
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0000c088  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000c4f8  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         0000e270  20000008  6000c500  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000260  2000e278  6001a770  00026278  2**2
                  ALLOC
  5 .comment      00000306  00000000  00000000  00026278  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000990  00000000  00000000  0002657e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000019a7  00000000  00000000  00026f0e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000de78  00000000  00000000  000288b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001c12  00000000  00000000  0003672d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005971  00000000  00000000  0003833f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002b94  00000000  00000000  0003dcb0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004ca7  00000000  00000000  00040844  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003c60  00000000  00000000  000454eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000760c9  00000000  00000000  0004914b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000bf214  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000910  00000000  00000000  000bf239  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
}

//only call if sound will not be played again for a long time
//this function is somewhat unnecessary. but i thought it should
//be included for completeness.
void speaker_kill () {
   0:	20010000 	.word	0x20010000
	ACE_disable_sdd(SDD0_OUT);
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
	}

	void LCD_eraseBlock(x1, y1, x2, y2)
	{
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x05};
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
		uint8_t message3[] = {x1};
  14:	0000030f 	.word	0x0000030f
		uint8_t message4[] = {y1};
  18:	00000311 	.word	0x00000311
	...
		//changes the back light intensity, range is 0-100.
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x02};
		uint8_t message3[] = {duty};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
  2c:	00000313 	.word	0x00000313

void print_distance()
{
	volatile uint32_t* distance_count = (volatile uint32_t*)DSNSR_ADDR;
	float distance = (*distance_count) * MULTIPLIER;
	printf("Distance (m): %f\r\n\r\n", distance);
  30:	00000315 	.word	0x00000315
}
  34:	00000000 	.word	0x00000000
  38:	00000317 	.word	0x00000317
  3c:	00000319 	.word	0x00000319
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
        g_outBuf[g_outWriteIndex++] = data[i];
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
  50:	00000323 	.word	0x00000323
    // check to see if we have enough space in our circular queue
    if (g_outLen + len > PIXY_OUTBUF_SIZE)
        return -1;

    g_outLen += len;
    for (i = 0; i < len; i++) {
  54:	00000325 	.word	0x00000325
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
        g_outBuf[g_outWriteIndex++] = data[i];
        if (g_outWriteIndex == PIXY_OUTBUF_SIZE)
            g_outWriteIndex = 0;
    }
    return len;
}
  68:	00002619 	.word	0x00002619
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
  6c:	00002645 	.word	0x00002645
  70:	00003195 	.word	0x00003195
		// @TODO: need to set delay(10); not sure how to
	}
  74:	000031c1 	.word	0x000031c1
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
  78:	00000337 	.word	0x00000337
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
  7c:	00000339 	.word	0x00000339
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );

        }
    }
}
  80:	0000033b 	.word	0x0000033b
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_MASTER_MASK;

    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~PROTOCOL_MODE_MASK) |
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
  84:	0000033d 	.word	0x0000033d
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    if(rx_overflow)
    {
         recover_from_rx_overflow(this_spi);
  88:	0000033f 	.word	0x0000033f
    /* Keep a copy of the slave tx frame value. */
    this_spi->slave_tx_frame = frame_value;
    
    /* Disable automatic fill of the TX FIFO with zeroes.*/
    this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
    this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
  8c:	00000341 	.word	0x00000341
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~PROTOCOL_MODE_MASK) |
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
                                
    this_spi->hw_reg->CLK_GEN = (uint32_t)clk_rate;
  90:	00001e1d 	.word	0x00001e1d
    this_spi->slave_rx_buffer = rx_buffer;
    this_spi->slave_rx_size = rx_buff_size;
    this_spi->slave_rx_idx = 0u;
    
    /* Initialise the transmit state data. */
    this_spi->slave_tx_buffer = tx_buffer;
  94:	00000345 	.word	0x00000345
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
                                
    this_spi->hw_reg->CLK_GEN = (uint32_t)clk_rate;
    
    /* Set number of data frames to 1 by default */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
  98:	00000347 	.word	0x00000347
     *
     * IMPORTANT: Note this must be done before writing to the TX_DATA register
     * as it seems that doing these in the opposite order causes the receive
     * and transmit interrupts to be disabled.
     */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
  9c:	00000349 	.word	0x00000349
    this_spi->slave_rx_idx = 0u;
    
    /* Initialise the transmit state data. */
    this_spi->slave_tx_buffer = tx_buffer;
    this_spi->slave_tx_size = tx_buff_size;
    this_spi->slave_tx_idx = 0u;
  a0:	0000034b 	.word	0x0000034b
	...
    
    /* Set number of data frames to 1 by default */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
  c4:	00000351 	.word	0x00000351
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);

    /* Recover from receive overflow if needs be */
    if(0u != (this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK))
    {
         recover_from_rx_overflow(this_spi);
  c8:	00000353 	.word	0x00000353
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
  cc:	00000355 	.word	0x00000355

    /* Flush Rx FIFO in case we are executing on A2F200. */
    while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    {
        volatile uint32_t dummy;
        dummy = this_spi->hw_reg->RX_DATA;
  d0:	00000357 	.word	0x00000357
    /* Load frame into Tx data register. */
    this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;

   /* Disable block specific interrupts */
    this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_SSEND_IRQ_MASK;
  d4:	00000359 	.word	0x00000359
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
}
  d8:	0000035b 	.word	0x0000035b
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and the Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_URUN_IRQ_EN_MASK | CTRL_OVFLOW_IRQ_EN_MASK |
                                 CTRL_RX_IRQ_EN_MASK;
    NVIC_EnableIRQ( this_spi->irqn );
  dc:	0000035d 	.word	0x0000035d
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
            GPIO->GPIO_OUT = outputs_state;
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
            config |= OUTPUT_BUFFER_ENABLE_MASK;
            *(g_config_reg_lut[gpio_idx]) = config;
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
            break;
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
            *(g_config_reg_lut[gpio_idx]) = config;
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
            break;
 118:	0000037b 	.word	0x0000037b
        default:
            ASSERT(0);
            break;
        }
    }
}
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
    frame_count = RX_IRQ_THRESHOLD;
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
    tx_idx = 0u;
    rx_idx = 0u;
    if(tx_idx < cmd_byte_size)
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
        ++tx_idx;
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
        ++transit;
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 140:	0000038f 	.word	0x0000038f
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
    else
    {
        if(tx_idx < transfer_size)
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
            ++tx_idx;
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
            ++transit;
 15c:	0000039d 	.word	0x0000039d
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        }
        else if(0u != this_spi->cmd_done)
 160:	0000039f 	.word	0x0000039f
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 164:	000003a1 	.word	0x000003a1
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        }
        else if(0u != this_spi->cmd_done)
        {
            /* Fill with 0s if no need to insert command response */
            this_spi->hw_reg->TX_DATA = 0x00u;
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
        }
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
 174:	000003a9 	.word	0x000003a9
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        if(0u == rx_fifo_empty)
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
 178:	000003ab 	.word	0x000003ab
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
 17c:	000003ad 	.word	0x000003ad
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        if(0u == rx_fifo_empty)
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
            if(transfer_idx >= cmd_byte_size)
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
            {
                if(rx_idx < rd_byte_size)
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
 19c:	000003bd 	.word	0x000003bd
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
                }
                ++rx_idx;
            }
            ++transfer_idx;
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5

    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
            }
            ++transfer_idx;
            --transit;
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
 1b8:	000003cb 	.word	0x000003cb
    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
            ++transfer_idx;
            --transit;
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
        if(0u == tx_fifo_full)
 1c4:	000003d1 	.word	0x000003d1
        {
            if(transit < RX_FIFO_SIZE)
 1c8:	000003d3 	.word	0x000003d3
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	000003d5 	.word	0x000003d5
        if(0u == tx_fifo_full)
        {
            if(transit < RX_FIFO_SIZE)
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
 1d8:	000003db 	.word	0x000003db
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
                    ++tx_idx;
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
                    ++transit;
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	000003e9 	.word	0x000003e9
                    ++tx_idx;
                    ++transit;
                }
                else
                {
                    if(tx_idx < transfer_size)
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
                        ++tx_idx;
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
                        ++transit;
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 218:	000039a9 	.word	0x000039a9
 21c:	000039d1 	.word	0x000039d1
                    }
                }
            }
        }
    }
}
 220:	000039f9 	.word	0x000039f9
 224:	00003a21 	.word	0x00003a21
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	00003a49 	.word	0x00003a49
 22c:	00003a71 	.word	0x00003a71
 230:	00003a99 	.word	0x00003a99
}
 234:	00003ac1 	.word	0x00003ac1
 238:	00003ae9 	.word	0x00003ae9
 23c:	00003b11 	.word	0x00003b11
 240:	00003b39 	.word	0x00003b39
 244:	00003b61 	.word	0x00003b61
 248:	00003b89 	.word	0x00003b89
 24c:	00003bb1 	.word	0x00003bb1
 250:	00003bd9 	.word	0x00003bd9
 254:	00003c01 	.word	0x00003c01
 258:	00003c29 	.word	0x00003c29
 25c:	00003c51 	.word	0x00003c51
 260:	00003c79 	.word	0x00003c79
 264:	00003ca1 	.word	0x00003ca1
 268:	00003cc9 	.word	0x00003cc9
 26c:	00003cf1 	.word	0x00003cf1
 270:	00003d19 	.word	0x00003d19
 274:	00003d41 	.word	0x00003d41
 278:	00003d69 	.word	0x00003d69
 27c:	00003d91 	.word	0x00003d91
 280:	00003db9 	.word	0x00003db9
 284:	00003de1 	.word	0x00003de1
 288:	00003e09 	.word	0x00003e09
 28c:	00003e31 	.word	0x00003e31
 290:	00003e59 	.word	0x00003e59
 294:	00003e81 	.word	0x00003e81

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>
 332:	e7fe      	b.n	332 <DMA_IRQHandler+0x6>
 334:	e7fe      	b.n	334 <DMA_IRQHandler+0x8>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	00003555 	.word	0x00003555
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	6000c500 	.word	0x6000c500
 454:	20000008 	.word	0x20000008
 458:	2000e278 	.word	0x2000e278
 45c:	00000000 	.word	0x00000000
 460:	2000e278 	.word	0x2000e278
 464:	2000e4d8 	.word	0x2000e4d8
 468:	00004c19 	.word	0x00004c19
 46c:	00001135 	.word	0x00001135

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f24e 2378 	movw	r3, #57976	; 0xe278
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <update_last_screen_state>:
    disp_update((void*)&g_disp_update_argument);
    start_hardware_timer();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
     4a0:	f24e 2388 	movw	r3, #57992	; 0xe288
     4a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4a8:	f24e 227c 	movw	r2, #57980	; 0xe27c
     4ac:	f2c2 0200 	movt	r2, #8192	; 0x2000
     4b0:	e892 0003 	ldmia.w	r2, {r0, r1}
     4b4:	e883 0003 	stmia.w	r3, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
     4b8:	f24e 2290 	movw	r2, #58000	; 0xe290
     4bc:	f2c2 0200 	movt	r2, #8192	; 0x2000
     4c0:	601a      	str	r2, [r3, #0]
    lasttrg=trg;
     4c2:	f24e 2398 	movw	r3, #58008	; 0xe298
     4c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4ca:	681b      	ldr	r3, [r3, #0]
     4cc:	f822 3b02 	strh.w	r3, [r2], #2
     4d0:	ea4f 4313 	mov.w	r3, r3, lsr #16
     4d4:	7013      	strb	r3, [r2, #0]
}
     4d6:	4770      	bx	lr

000004d8 <lcd_init>:

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
     4d8:	b510      	push	{r4, lr}
    disp_init();
     4da:	f001 fb65 	bl	1ba8 <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
     4de:	f24e 1000 	movw	r0, #57600	; 0xe100
     4e2:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
     4e6:	f001 fc05 	bl	1cf4 <set_clk>
    lcd_state.target_mode = MANUAL_MODE;
     4ea:	f24e 247c 	movw	r4, #57980	; 0xe27c
     4ee:	f2c2 0400 	movt	r4, #8192	; 0x2000
     4f2:	f04f 0300 	mov.w	r3, #0
     4f6:	71a3      	strb	r3, [r4, #6]
    lcd_state.distance = (uint8_t)get_distance();
     4f8:	f001 f952 	bl	17a0 <get_distance>
     4fc:	f004 fb6c 	bl	4bd8 <__aeabi_f2uiz>
     500:	7120      	strb	r0, [r4, #4]
    lcd_state.target_pos = &trg;
     502:	f24e 2298 	movw	r2, #58008	; 0xe298
     506:	f2c2 0200 	movt	r2, #8192	; 0x2000
     50a:	6022      	str	r2, [r4, #0]
    g_disp_update_argument.lcd_state = &lcd_state;
     50c:	f24e 306c 	movw	r0, #58220	; 0xe36c
     510:	f2c2 0000 	movt	r0, #8192	; 0x2000
     514:	6004      	str	r4, [r0, #0]
    lcd_last_state.target_pos = &trg;
     516:	f24e 2388 	movw	r3, #57992	; 0xe288
     51a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     51e:	601a      	str	r2, [r3, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
     520:	6043      	str	r3, [r0, #4]
    disp_update((void*)&g_disp_update_argument);
     522:	f001 fa65 	bl	19f0 <disp_update>
    start_hardware_timer();
     526:	f001 fb8d 	bl	1c44 <start_hardware_timer>
}
     52a:	bd10      	pop	{r4, pc}

0000052c <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
     52c:	b510      	push	{r4, lr}
    // Digital Pitch control
    if (n64_pressed(Down)) {
     52e:	7803      	ldrb	r3, [r0, #0]
     530:	f013 0420 	ands.w	r4, r3, #32
     534:	d00c      	beq.n	550 <do_servos_manual+0x24>
     536:	780a      	ldrb	r2, [r1, #0]
     538:	f002 0220 	and.w	r2, r2, #32
     53c:	b2d2      	uxtb	r2, r2
     53e:	b93a      	cbnz	r2, 550 <do_servos_manual+0x24>
        servo_do(Y_SET_FORWARD);
     540:	f240 1248 	movw	r2, #328	; 0x148
     544:	f2c4 0205 	movt	r2, #16389	; 0x4005
     548:	f04f 0400 	mov.w	r4, #0
     54c:	6014      	str	r4, [r2, #0]
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
    // Digital Pitch control
    if (n64_pressed(Down)) {
     54e:	e022      	b.n	596 <do_servos_manual+0x6a>
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
     550:	f003 0210 	and.w	r2, r3, #16
     554:	b2d2      	uxtb	r2, r2
     556:	b162      	cbz	r2, 572 <do_servos_manual+0x46>
     558:	780a      	ldrb	r2, [r1, #0]
     55a:	f002 0210 	and.w	r2, r2, #16
     55e:	b2d2      	uxtb	r2, r2
     560:	b962      	cbnz	r2, 57c <do_servos_manual+0x50>
        servo_do(Y_SET_REVERSE);
     562:	f240 124c 	movw	r2, #332	; 0x14c
     566:	f2c4 0205 	movt	r2, #16389	; 0x4005
     56a:	f04f 0400 	mov.w	r4, #0
     56e:	6014      	str	r4, [r2, #0]
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
     570:	e011      	b.n	596 <do_servos_manual+0x6a>
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
     572:	780a      	ldrb	r2, [r1, #0]
     574:	f002 0210 	and.w	r2, r2, #16
     578:	b2d2      	uxtb	r2, r2
     57a:	b92a      	cbnz	r2, 588 <do_servos_manual+0x5c>
     57c:	b95c      	cbnz	r4, 596 <do_servos_manual+0x6a>
     57e:	780a      	ldrb	r2, [r1, #0]
     580:	f002 0220 	and.w	r2, r2, #32
     584:	b2d2      	uxtb	r2, r2
     586:	b132      	cbz	r2, 596 <do_servos_manual+0x6a>
        servo_do(Y_SET_NEUTRAL);
     588:	f240 1244 	movw	r2, #324	; 0x144
     58c:	f2c4 0205 	movt	r2, #16389	; 0x4005
     590:	f04f 0400 	mov.w	r4, #0
     594:	6014      	str	r4, [r2, #0]
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
     596:	f013 0240 	ands.w	r2, r3, #64	; 0x40
     59a:	d00c      	beq.n	5b6 <do_servos_manual+0x8a>
     59c:	780c      	ldrb	r4, [r1, #0]
     59e:	f004 0440 	and.w	r4, r4, #64	; 0x40
     5a2:	b2e4      	uxtb	r4, r4
     5a4:	b93c      	cbnz	r4, 5b6 <do_servos_manual+0x8a>
        servo_do(X_SET_FORWARD);
     5a6:	f240 1308 	movw	r3, #264	; 0x108
     5aa:	f2c4 0305 	movt	r3, #16389	; 0x4005
     5ae:	f04f 0200 	mov.w	r2, #0
     5b2:	601a      	str	r2, [r3, #0]
        servo_do(Y_SET_NEUTRAL);
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
     5b4:	e022      	b.n	5fc <do_servos_manual+0xd0>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
     5b6:	f013 0380 	ands.w	r3, r3, #128	; 0x80
     5ba:	d00c      	beq.n	5d6 <do_servos_manual+0xaa>
     5bc:	780c      	ldrb	r4, [r1, #0]
     5be:	f004 0480 	and.w	r4, r4, #128	; 0x80
     5c2:	b2e4      	uxtb	r4, r4
     5c4:	b93c      	cbnz	r4, 5d6 <do_servos_manual+0xaa>
        servo_do(X_SET_REVERSE);
     5c6:	f240 130c 	movw	r3, #268	; 0x10c
     5ca:	f2c4 0305 	movt	r3, #16389	; 0x4005
     5ce:	f04f 0200 	mov.w	r2, #0
     5d2:	601a      	str	r2, [r3, #0]
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
     5d4:	e012      	b.n	5fc <do_servos_manual+0xd0>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        //printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
     5d6:	b922      	cbnz	r2, 5e2 <do_servos_manual+0xb6>
     5d8:	780a      	ldrb	r2, [r1, #0]
     5da:	f002 0240 	and.w	r2, r2, #64	; 0x40
     5de:	b2d2      	uxtb	r2, r2
     5e0:	b92a      	cbnz	r2, 5ee <do_servos_manual+0xc2>
     5e2:	b95b      	cbnz	r3, 5fc <do_servos_manual+0xd0>
     5e4:	780b      	ldrb	r3, [r1, #0]
     5e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
     5ea:	b2db      	uxtb	r3, r3
     5ec:	b133      	cbz	r3, 5fc <do_servos_manual+0xd0>
        servo_do(X_SET_NEUTRAL);
     5ee:	f240 1304 	movw	r3, #260	; 0x104
     5f2:	f2c4 0305 	movt	r3, #16389	; 0x4005
     5f6:	f04f 0200 	mov.w	r2, #0
     5fa:	601a      	str	r2, [r3, #0]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
     5fc:	f990 2002 	ldrsb.w	r2, [r0, #2]
     600:	f991 3002 	ldrsb.w	r3, [r1, #2]
     604:	429a      	cmp	r2, r3
     606:	d105      	bne.n	614 <do_servos_manual+0xe8>
    	state->Y_axis != last_state->Y_axis ) {
     608:	f990 2003 	ldrsb.w	r2, [r0, #3]
     60c:	f991 3003 	ldrsb.w	r3, [r1, #3]
     610:	429a      	cmp	r2, r3
     612:	d00c      	beq.n	62e <do_servos_manual+0x102>

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
     614:	f24e 24a0 	movw	r4, #58016	; 0xe2a0
     618:	f2c2 0400 	movt	r4, #8192	; 0x2000
     61c:	4621      	mov	r1, r4
     61e:	f001 f905 	bl	182c <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
     622:	6820      	ldr	r0, [r4, #0]
     624:	f001 f910 	bl	1848 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
     628:	6860      	ldr	r0, [r4, #4]
     62a:	f001 f91f 	bl	186c <set_y_servo_analog_pw>
     62e:	bd10      	pop	{r4, pc}

00000630 <_reload_motion>:
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
     630:	b508      	push	{r3, lr}
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
     632:	f64a 3098 	movw	r0, #43928	; 0xab98
     636:	f2c0 0002 	movt	r0, #2
     63a:	f001 f917 	bl	186c <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
     63e:	f240 1254 	movw	r2, #340	; 0x154
     642:	f2c4 0205 	movt	r2, #16389	; 0x4005
     646:	6813      	ldr	r3, [r2, #0]
     648:	2b00      	cmp	r3, #0
     64a:	d1fc      	bne.n	646 <_reload_motion+0x16>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
     64c:	f64e 0048 	movw	r0, #59464	; 0xe848
     650:	f2c0 0001 	movt	r0, #1
     654:	f001 f90a 	bl	186c <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
     658:	f04f 00fa 	mov.w	r0, #250	; 0xfa
     65c:	f001 fb7e 	bl	1d5c <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
     660:	f644 10f0 	movw	r0, #18928	; 0x49f0
     664:	f2c0 0002 	movt	r0, #2
     668:	f001 f900 	bl	186c <set_y_servo_analog_pw>
}
     66c:	bd08      	pop	{r3, pc}
     66e:	bf00      	nop

00000670 <lights_set>:
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);

}

void lights_set(uint8_t pattern) {
     670:	b570      	push	{r4, r5, r6, lr}
     672:	4604      	mov	r4, r0

	printf("Lights set: 0x%x\r\n", pattern);
     674:	f64b 60bc 	movw	r0, #48828	; 0xbebc
     678:	f2c0 0000 	movt	r0, #0
     67c:	4621      	mov	r1, r4
     67e:	f004 ff0b 	bl	5498 <printf>
	printf("bit0:%d\tbit1:%d\tbit2:%d\t\r\n",0x01 & pattern,((0x02 & pattern)>>1),((0x04 & pattern)>>2));
     682:	f3c4 0540 	ubfx	r5, r4, #1, #1
     686:	f3c4 0680 	ubfx	r6, r4, #2, #1
     68a:	f004 0401 	and.w	r4, r4, #1
     68e:	f64b 60d0 	movw	r0, #48848	; 0xbed0
     692:	f2c0 0000 	movt	r0, #0
     696:	4621      	mov	r1, r4
     698:	462a      	mov	r2, r5
     69a:	4633      	mov	r3, r6
     69c:	f004 fefc 	bl	5498 <printf>
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
     6a0:	f04f 0004 	mov.w	r0, #4
     6a4:	4621      	mov	r1, r4
     6a6:	f002 fe13 	bl	32d0 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, (((0x02 & pattern)>>1)));
     6aa:	f04f 0005 	mov.w	r0, #5
     6ae:	4629      	mov	r1, r5
     6b0:	f002 fe0e 	bl	32d0 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, (((0x04 & pattern)>>2))); // msp
     6b4:	f04f 0006 	mov.w	r0, #6
     6b8:	4631      	mov	r1, r6
     6ba:	f002 fe09 	bl	32d0 <MSS_GPIO_set_output>
}
     6be:	bd70      	pop	{r4, r5, r6, pc}

000006c0 <do_manual_reload>:
/*
 * Press A to start a manual reload, then load a single dart in the chamber.
 * When finished, press A again to return to firing position
 * Allows screen to keep track of if loaded
 */
void do_manual_reload(n64_state_t* state, n64_state_t* last_state) {
     6c0:	b538      	push	{r3, r4, r5, lr}

	// From testing
	static uint32_t x_return_time = 360;
	static uint32_t y_return_time = 250;

	if (n64_pressed(A)) {
     6c2:	7803      	ldrb	r3, [r0, #0]
     6c4:	f013 0f01 	tst.w	r3, #1
     6c8:	d079      	beq.n	7be <do_manual_reload+0xfe>
     6ca:	780b      	ldrb	r3, [r1, #0]
     6cc:	f013 0f01 	tst.w	r3, #1
     6d0:	d175      	bne.n	7be <do_manual_reload+0xfe>

		if (in_reload_position) {
     6d2:	f24e 2394 	movw	r3, #58004	; 0xe294
     6d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6da:	781b      	ldrb	r3, [r3, #0]
     6dc:	b36b      	cbz	r3, 73a <do_manual_reload+0x7a>
			lcd_state.chamber_status = CHAMBER_LOADED;
     6de:	f24e 237c 	movw	r3, #57980	; 0xe27c
     6e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6e6:	f04f 0201 	mov.w	r2, #1
     6ea:	715a      	strb	r2, [r3, #5]
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
     6ec:	f64e 0448 	movw	r4, #59464	; 0xe848
     6f0:	f2c0 0401 	movt	r4, #1
     6f4:	4620      	mov	r0, r4
     6f6:	f001 f8b9 	bl	186c <set_y_servo_analog_pw>
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
     6fa:	4620      	mov	r0, r4
     6fc:	f001 f8a4 	bl	1848 <set_x_servo_analog_pw>
		    use_me_carefully_ms_delay_timer(y_return_time);
     700:	f04f 00fa 	mov.w	r0, #250	; 0xfa
     704:	f001 fb2a 	bl	1d5c <use_me_carefully_ms_delay_timer>
		    servo_do(Y_SET_NEUTRAL);
     708:	f240 1344 	movw	r3, #324	; 0x144
     70c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     710:	f04f 0400 	mov.w	r4, #0
     714:	601c      	str	r4, [r3, #0]
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
     716:	f04f 006e 	mov.w	r0, #110	; 0x6e
     71a:	f001 fb1f 	bl	1d5c <use_me_carefully_ms_delay_timer>
			servo_do(X_SET_NEUTRAL);
     71e:	f240 1304 	movw	r3, #260	; 0x104
     722:	f2c4 0305 	movt	r3, #16389	; 0x4005
     726:	601c      	str	r4, [r3, #0]
			in_reload_position = 0;
     728:	f24e 2394 	movw	r3, #58004	; 0xe294
     72c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     730:	701c      	strb	r4, [r3, #0]
			lights_set(LIGHTS_IDLE);
     732:	4620      	mov	r0, r4
     734:	f7ff ff9c 	bl	670 <lights_set>
     738:	bd38      	pop	{r3, r4, r5, pc}
		}
		else {
			in_reload_position = 1;
     73a:	f24e 2394 	movw	r3, #58004	; 0xe294
     73e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     742:	f04f 0201 	mov.w	r2, #1
     746:	701a      	strb	r2, [r3, #0]
			lights_set(LIGHTS_RELOADING);
     748:	f04f 0004 	mov.w	r0, #4
     74c:	f7ff ff90 	bl	670 <lights_set>
			// go to down left limit
			set_x_servo_analog_pw(185000);
     750:	f24d 20a8 	movw	r0, #53928	; 0xd2a8
     754:	f2c0 0002 	movt	r0, #2
     758:	f001 f876 	bl	1848 <set_x_servo_analog_pw>
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
     75c:	f64a 3098 	movw	r0, #43928	; 0xab98
     760:	f2c0 0002 	movt	r0, #2
     764:	f001 f882 	bl	186c <set_y_servo_analog_pw>
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     768:	f240 1254 	movw	r2, #340	; 0x154
     76c:	f2c4 0205 	movt	r2, #16389	; 0x4005
     770:	f240 1110 	movw	r1, #272	; 0x110
     774:	f2c4 0105 	movt	r1, #16389	; 0x4005
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
     778:	f240 1444 	movw	r4, #324	; 0x144
     77c:	f2c4 0405 	movt	r4, #16389	; 0x4005
     780:	f04f 0000 	mov.w	r0, #0
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
     784:	f240 1504 	movw	r5, #260	; 0x104
     788:	f2c4 0505 	movt	r5, #16389	; 0x4005
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     78c:	e005      	b.n	79a <do_manual_reload+0xda>
				if (!servo_r(READ_LOWER_STOP)) {
     78e:	6813      	ldr	r3, [r2, #0]
     790:	b903      	cbnz	r3, 794 <do_manual_reload+0xd4>
					servo_do(Y_SET_NEUTRAL);
     792:	6020      	str	r0, [r4, #0]
				}
				if (!servo_r(READ_FORWARD_STOP)) {
     794:	680b      	ldr	r3, [r1, #0]
     796:	b903      	cbnz	r3, 79a <do_manual_reload+0xda>
					servo_do(X_SET_NEUTRAL);
     798:	6028      	str	r0, [r5, #0]
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     79a:	6813      	ldr	r3, [r2, #0]
     79c:	2b00      	cmp	r3, #0
     79e:	d1f6      	bne.n	78e <do_manual_reload+0xce>
     7a0:	680b      	ldr	r3, [r1, #0]
     7a2:	2b00      	cmp	r3, #0
     7a4:	d1f3      	bne.n	78e <do_manual_reload+0xce>
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
     7a6:	f240 1304 	movw	r3, #260	; 0x104
     7aa:	f2c4 0305 	movt	r3, #16389	; 0x4005
     7ae:	f04f 0200 	mov.w	r2, #0
     7b2:	601a      	str	r2, [r3, #0]
			servo_do(Y_SET_NEUTRAL);
     7b4:	f240 1344 	movw	r3, #324	; 0x144
     7b8:	f2c4 0305 	movt	r3, #16389	; 0x4005
     7bc:	601a      	str	r2, [r3, #0]
     7be:	bd38      	pop	{r3, r4, r5, pc}

000007c0 <do_ready_live_fire>:

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
     7c0:	b538      	push	{r3, r4, r5, lr}
     7c2:	4604      	mov	r4, r0
     7c4:	460d      	mov	r5, r1
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     7c6:	f24e 2384 	movw	r3, #57988	; 0xe284
     7ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7ce:	781b      	ldrb	r3, [r3, #0]
     7d0:	b9cb      	cbnz	r3, 806 <do_ready_live_fire+0x46>
     7d2:	7803      	ldrb	r3, [r0, #0]
     7d4:	f003 0308 	and.w	r3, r3, #8
     7d8:	b2db      	uxtb	r3, r3
     7da:	bb6b      	cbnz	r3, 838 <do_ready_live_fire+0x78>
     7dc:	780b      	ldrb	r3, [r1, #0]
     7de:	f003 0308 	and.w	r3, r3, #8
     7e2:	b2db      	uxtb	r3, r3
     7e4:	b343      	cbz	r3, 838 <do_ready_live_fire+0x78>
		g_live_fire_enabled = 1;
     7e6:	f24e 2384 	movw	r3, #57988	; 0xe284
     7ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7ee:	f04f 0001 	mov.w	r0, #1
     7f2:	7018      	strb	r0, [r3, #0]
		lights_set(LIGHTS_SAFETY_OFF);
     7f4:	f7ff ff3c 	bl	670 <lights_set>
		printf("DANGER ZONE: Live-fire enabled.\r\n");
     7f8:	f64b 60ec 	movw	r0, #48876	; 0xbeec
     7fc:	f2c0 0000 	movt	r0, #0
     800:	f004 feb8 	bl	5574 <puts>
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     804:	e018      	b.n	838 <do_ready_live_fire+0x78>
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
     806:	7803      	ldrb	r3, [r0, #0]
     808:	f003 0308 	and.w	r3, r3, #8
     80c:	b2db      	uxtb	r3, r3
     80e:	b99b      	cbnz	r3, 838 <do_ready_live_fire+0x78>
     810:	780b      	ldrb	r3, [r1, #0]
     812:	f003 0308 	and.w	r3, r3, #8
     816:	b2db      	uxtb	r3, r3
     818:	b173      	cbz	r3, 838 <do_ready_live_fire+0x78>
		g_live_fire_enabled = 0;
     81a:	f24e 2384 	movw	r3, #57988	; 0xe284
     81e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     822:	f04f 0000 	mov.w	r0, #0
     826:	7018      	strb	r0, [r3, #0]
		lights_set(LIGHTS_IDLE);
     828:	f7ff ff22 	bl	670 <lights_set>
		printf("Live-fire disabled.\r\n");
     82c:	f64b 7010 	movw	r0, #48912	; 0xbf10
     830:	f2c0 0000 	movt	r0, #0
     834:	f004 fe9e 	bl	5574 <puts>
	}

	// FOR VIDEO ONLY
	if (n64_pressed(C_Left)) {
     838:	7863      	ldrb	r3, [r4, #1]
     83a:	f003 0340 	and.w	r3, r3, #64	; 0x40
     83e:	b2db      	uxtb	r3, r3
     840:	b1cb      	cbz	r3, 876 <do_ready_live_fire+0xb6>
     842:	786b      	ldrb	r3, [r5, #1]
     844:	f003 0340 	and.w	r3, r3, #64	; 0x40
     848:	b2db      	uxtb	r3, r3
     84a:	b9a3      	cbnz	r3, 876 <do_ready_live_fire+0xb6>
		if (REPEATED_FIRING_MODE) {
     84c:	f24e 239c 	movw	r3, #58012	; 0xe29c
     850:	f2c2 0300 	movt	r3, #8192	; 0x2000
     854:	781b      	ldrb	r3, [r3, #0]
     856:	b13b      	cbz	r3, 868 <do_ready_live_fire+0xa8>
			REPEATED_FIRING_MODE = 0;
     858:	f24e 239c 	movw	r3, #58012	; 0xe29c
     85c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     860:	f04f 0200 	mov.w	r2, #0
     864:	701a      	strb	r2, [r3, #0]
     866:	bd38      	pop	{r3, r4, r5, pc}
		}
		else {
			REPEATED_FIRING_MODE = 1;
     868:	f24e 239c 	movw	r3, #58012	; 0xe29c
     86c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     870:	f04f 0201 	mov.w	r2, #1
     874:	701a      	strb	r2, [r3, #0]
     876:	bd38      	pop	{r3, r4, r5, pc}

00000878 <lights_init>:
#define LIGHTS_RELOADING   0x04
#define LIGHTS_b           0x05
#define LIGHTS_c           0x06
#define LIGHTS_d           0x07

void lights_init() {
     878:	b508      	push	{r3, lr}

    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
     87a:	f04f 0004 	mov.w	r0, #4
     87e:	f04f 0105 	mov.w	r1, #5
     882:	f002 fd07 	bl	3294 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
     886:	f04f 0005 	mov.w	r0, #5
     88a:	4601      	mov	r1, r0
     88c:	f002 fd02 	bl	3294 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
     890:	f04f 0006 	mov.w	r0, #6
     894:	f04f 0105 	mov.w	r1, #5
     898:	f002 fcfc 	bl	3294 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
     89c:	f04f 0004 	mov.w	r0, #4
     8a0:	f04f 0100 	mov.w	r1, #0
     8a4:	f002 fd14 	bl	32d0 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
     8a8:	f04f 0005 	mov.w	r0, #5
     8ac:	f04f 0100 	mov.w	r1, #0
     8b0:	f002 fd0e 	bl	32d0 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
     8b4:	f04f 0006 	mov.w	r0, #6
     8b8:	f04f 0100 	mov.w	r1, #0
     8bc:	f002 fd08 	bl	32d0 <MSS_GPIO_set_output>

}
     8c0:	bd08      	pop	{r3, pc}
     8c2:	bf00      	nop

000008c4 <trigger_solenoid_activate>:
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
}

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
     8c4:	b510      	push	{r4, lr}
     8c6:	4604      	mov	r4, r0

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
     8c8:	f04f 0001 	mov.w	r0, #1
     8cc:	4601      	mov	r1, r0
     8ce:	f002 fcff 	bl	32d0 <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
     8d2:	4620      	mov	r0, r4
     8d4:	f001 fa42 	bl	1d5c <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
     8d8:	f04f 0001 	mov.w	r0, #1
     8dc:	f04f 0100 	mov.w	r1, #0
     8e0:	f002 fcf6 	bl	32d0 <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
     8e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     8e8:	f001 fa38 	bl	1d5c <use_me_carefully_ms_delay_timer>
}
     8ec:	bd10      	pop	{r4, pc}
     8ee:	bf00      	nop

000008f0 <_fire_dart>:
}
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
     8f0:	b508      	push	{r3, lr}
	if ( ! g_live_fire_enabled) {
     8f2:	f24e 2384 	movw	r3, #57988	; 0xe284
     8f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8fa:	781b      	ldrb	r3, [r3, #0]
     8fc:	b933      	cbnz	r3, 90c <_fire_dart+0x1c>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
     8fe:	f64b 7028 	movw	r0, #48936	; 0xbf28
     902:	f2c0 0000 	movt	r0, #0
     906:	f004 fe35 	bl	5574 <puts>
		return;
     90a:	bd08      	pop	{r3, pc}
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
     90c:	f24e 237c 	movw	r3, #57980	; 0xe27c
     910:	f2c2 0300 	movt	r3, #8192	; 0x2000
     914:	f04f 0200 	mov.w	r2, #0
     918:	715a      	strb	r2, [r3, #5]
	disp_update((void*)&g_disp_update_argument);
     91a:	f24e 306c 	movw	r0, #58220	; 0xe36c
     91e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     922:	f001 f865 	bl	19f0 <disp_update>
	start_hardware_timer();
     926:	f001 f98d 	bl	1c44 <start_hardware_timer>

	lights_set(LIGHTS_FIRING);
     92a:	f04f 0003 	mov.w	r0, #3
     92e:	f7ff fe9f 	bl	670 <lights_set>
	trigger_solenoid_activate(TRIGGER_DURATION);
     932:	f04f 0064 	mov.w	r0, #100	; 0x64
     936:	f7ff ffc5 	bl	8c4 <trigger_solenoid_activate>
    _reload_motion();
     93a:	f7ff fe79 	bl	630 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
     93e:	f24e 239c 	movw	r3, #58012	; 0xe29c
     942:	f2c2 0300 	movt	r3, #8192	; 0x2000
     946:	781b      	ldrb	r3, [r3, #0]
     948:	b97b      	cbnz	r3, 96a <_fire_dart+0x7a>
    	g_live_fire_enabled = 0;
     94a:	f24e 2384 	movw	r3, #57988	; 0xe284
     94e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     952:	f04f 0000 	mov.w	r0, #0
     956:	7018      	strb	r0, [r3, #0]
    	lights_set(LIGHTS_IDLE);
     958:	f7ff fe8a 	bl	670 <lights_set>
    	printf("Live-fire disabled.\r\n");
     95c:	f64b 7010 	movw	r0, #48912	; 0xbf10
     960:	f2c0 0000 	movt	r0, #0
     964:	f004 fe06 	bl	5574 <puts>
     968:	bd08      	pop	{r3, pc}
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
     96a:	f04f 0001 	mov.w	r0, #1
     96e:	f7ff fe7f 	bl	670 <lights_set>
     972:	bd08      	pop	{r3, pc}

00000974 <trigger_solenoid_pin_init>:
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
     974:	b508      	push	{r3, lr}
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
     976:	f04f 0001 	mov.w	r0, #1
     97a:	f04f 0105 	mov.w	r1, #5
     97e:	f002 fc89 	bl	3294 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
     982:	f04f 0001 	mov.w	r0, #1
     986:	f04f 0100 	mov.w	r1, #0
     98a:	f002 fca1 	bl	32d0 <MSS_GPIO_set_output>
}
     98e:	bd08      	pop	{r3, pc}

00000990 <speaker_play>:
			SDD_VOLTAGE_MODE|SDD_RETURN_TO_ZERO,INDIVIDUAL_UPDATE);
	ACE_enable_sdd(SDD0_OUT);
}

//*NOTE* Blocking function
void speaker_play(enum sound_type sound) {
     990:	b5f0      	push	{r4, r5, r6, r7, lr}
     992:	b083      	sub	sp, #12
	volatile uint32_t i = 0;
     994:	f04f 0300 	mov.w	r3, #0
     998:	9301      	str	r3, [sp, #4]
	volatile uint32_t wait = 0;
     99a:	9300      	str	r3, [sp, #0]
	static manual_sounds man_sound_select = GOOD_SHOT;

	if (sound == BEGIN_AUTO) {
     99c:	bb30      	cbnz	r0, 9ec <speaker_play+0x5c>
		while (i < 14668) {
     99e:	9a01      	ldr	r2, [sp, #4]
     9a0:	f643 134b 	movw	r3, #14667	; 0x394b
     9a4:	429a      	cmp	r2, r3
     9a6:	f200 80dd 	bhi.w	b64 <speaker_play+0x1d4>
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(target[i]));
     9aa:	f646 46dc 	movw	r6, #27868	; 0x6cdc
     9ae:	f2c2 0600 	movt	r6, #8192	; 0x2000
     9b2:	f04f 0500 	mov.w	r5, #0
			for (wait = 0; wait < 340; ++wait) {}
     9b6:	f240 1453 	movw	r4, #339	; 0x153
	volatile uint32_t i = 0;
	volatile uint32_t wait = 0;
	static manual_sounds man_sound_select = GOOD_SHOT;

	if (sound == BEGIN_AUTO) {
		while (i < 14668) {
     9ba:	461f      	mov	r7, r3
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(target[i]));
     9bc:	9b01      	ldr	r3, [sp, #4]
     9be:	4628      	mov	r0, r5
     9c0:	5cf1      	ldrb	r1, [r6, r3]
     9c2:	f002 fda1 	bl	3508 <ACE_set_sdd_value>
			for (wait = 0; wait < 340; ++wait) {}
     9c6:	9500      	str	r5, [sp, #0]
     9c8:	9b00      	ldr	r3, [sp, #0]
     9ca:	42a3      	cmp	r3, r4
     9cc:	d806      	bhi.n	9dc <speaker_play+0x4c>
     9ce:	9b00      	ldr	r3, [sp, #0]
     9d0:	f103 0301 	add.w	r3, r3, #1
     9d4:	9300      	str	r3, [sp, #0]
     9d6:	9b00      	ldr	r3, [sp, #0]
     9d8:	42a3      	cmp	r3, r4
     9da:	d9f8      	bls.n	9ce <speaker_play+0x3e>
			i++;
     9dc:	9b01      	ldr	r3, [sp, #4]
     9de:	f103 0301 	add.w	r3, r3, #1
     9e2:	9301      	str	r3, [sp, #4]
	volatile uint32_t i = 0;
	volatile uint32_t wait = 0;
	static manual_sounds man_sound_select = GOOD_SHOT;

	if (sound == BEGIN_AUTO) {
		while (i < 14668) {
     9e4:	9b01      	ldr	r3, [sp, #4]
     9e6:	42bb      	cmp	r3, r7
     9e8:	d9e8      	bls.n	9bc <speaker_play+0x2c>
     9ea:	e0bb      	b.n	b64 <speaker_play+0x1d4>
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(target[i]));
			for (wait = 0; wait < 340; ++wait) {}
			i++;
		}
	}
	else if (sound == END_AUTO) {
     9ec:	2801      	cmp	r0, #1
     9ee:	d126      	bne.n	a3e <speaker_play+0xae>
		while (i < 14100) {
     9f0:	9a01      	ldr	r2, [sp, #4]
     9f2:	f243 7313 	movw	r3, #14099	; 0x3713
     9f6:	429a      	cmp	r2, r3
     9f8:	f200 80b4 	bhi.w	b64 <speaker_play+0x1d4>
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(fire[i]));
     9fc:	f24a 652c 	movw	r5, #42540	; 0xa62c
     a00:	f2c2 0500 	movt	r5, #8192	; 0x2000
     a04:	f04f 0400 	mov.w	r4, #0
			for (wait = 0; wait < 340; ++wait) {}
			i++;
		}
	}
	else if (sound == END_AUTO) {
		while (i < 14100) {
     a08:	461e      	mov	r6, r3
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(fire[i]));
     a0a:	9b01      	ldr	r3, [sp, #4]
     a0c:	4620      	mov	r0, r4
     a0e:	5ce9      	ldrb	r1, [r5, r3]
     a10:	f002 fd7a 	bl	3508 <ACE_set_sdd_value>
			for (wait = 0; wait < 375; ++wait) {}
     a14:	9400      	str	r4, [sp, #0]
     a16:	9b00      	ldr	r3, [sp, #0]
     a18:	f5b3 7fbb 	cmp.w	r3, #374	; 0x176
     a1c:	d807      	bhi.n	a2e <speaker_play+0x9e>
     a1e:	9b00      	ldr	r3, [sp, #0]
     a20:	f103 0301 	add.w	r3, r3, #1
     a24:	9300      	str	r3, [sp, #0]
     a26:	9b00      	ldr	r3, [sp, #0]
     a28:	f5b3 7fbb 	cmp.w	r3, #374	; 0x176
     a2c:	d9f7      	bls.n	a1e <speaker_play+0x8e>
			i++;
     a2e:	9b01      	ldr	r3, [sp, #4]
     a30:	f103 0301 	add.w	r3, r3, #1
     a34:	9301      	str	r3, [sp, #4]
			for (wait = 0; wait < 340; ++wait) {}
			i++;
		}
	}
	else if (sound == END_AUTO) {
		while (i < 14100) {
     a36:	9b01      	ldr	r3, [sp, #4]
     a38:	42b3      	cmp	r3, r6
     a3a:	d9e6      	bls.n	a0a <speaker_play+0x7a>
     a3c:	e092      	b.n	b64 <speaker_play+0x1d4>
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(fire[i]));
			for (wait = 0; wait < 375; ++wait) {}
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
     a3e:	2802      	cmp	r0, #2
     a40:	f040 8090 	bne.w	b64 <speaker_play+0x1d4>
		if (man_sound_select == GOOD_SHOT) {
     a44:	f24a 6328 	movw	r3, #42536	; 0xa628
     a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a4c:	781b      	ldrb	r3, [r3, #0]
     a4e:	2b01      	cmp	r3, #1
     a50:	d12c      	bne.n	aac <speaker_play+0x11c>
			while (i < 8605) {
     a52:	9a01      	ldr	r2, [sp, #4]
     a54:	f242 139c 	movw	r3, #8604	; 0x219c
     a58:	429a      	cmp	r2, r3
     a5a:	d81f      	bhi.n	a9c <speaker_play+0x10c>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
     a5c:	f240 0610 	movw	r6, #16
     a60:	f2c2 0600 	movt	r6, #8192	; 0x2000
     a64:	f04f 0500 	mov.w	r5, #0
				for (wait = 0; wait < 420; ++wait) {}
     a68:	f240 14a3 	movw	r4, #419	; 0x1a3
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
		if (man_sound_select == GOOD_SHOT) {
			while (i < 8605) {
     a6c:	461f      	mov	r7, r3
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
     a6e:	9b01      	ldr	r3, [sp, #4]
     a70:	4628      	mov	r0, r5
     a72:	5cf1      	ldrb	r1, [r6, r3]
     a74:	f002 fd48 	bl	3508 <ACE_set_sdd_value>
				for (wait = 0; wait < 420; ++wait) {}
     a78:	9500      	str	r5, [sp, #0]
     a7a:	9b00      	ldr	r3, [sp, #0]
     a7c:	42a3      	cmp	r3, r4
     a7e:	d806      	bhi.n	a8e <speaker_play+0xfe>
     a80:	9b00      	ldr	r3, [sp, #0]
     a82:	f103 0301 	add.w	r3, r3, #1
     a86:	9300      	str	r3, [sp, #0]
     a88:	9b00      	ldr	r3, [sp, #0]
     a8a:	42a3      	cmp	r3, r4
     a8c:	d9f8      	bls.n	a80 <speaker_play+0xf0>
				i++;
     a8e:	9b01      	ldr	r3, [sp, #4]
     a90:	f103 0301 	add.w	r3, r3, #1
     a94:	9301      	str	r3, [sp, #4]
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
		if (man_sound_select == GOOD_SHOT) {
			while (i < 8605) {
     a96:	9b01      	ldr	r3, [sp, #4]
     a98:	42bb      	cmp	r3, r7
     a9a:	d9e8      	bls.n	a6e <speaker_play+0xde>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
				for (wait = 0; wait < 420; ++wait) {}
				i++;
			}
			man_sound_select = WELL_DONE;
     a9c:	f24a 6328 	movw	r3, #42536	; 0xa628
     aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     aa4:	f04f 0202 	mov.w	r2, #2
     aa8:	701a      	strb	r2, [r3, #0]
     aaa:	e05b      	b.n	b64 <speaker_play+0x1d4>
		}
		else if (man_sound_select == WELL_DONE) {
     aac:	2b02      	cmp	r3, #2
     aae:	d12c      	bne.n	b0a <speaker_play+0x17a>
			while (i < 8024) {
     ab0:	9a01      	ldr	r2, [sp, #4]
     ab2:	f641 7357 	movw	r3, #8023	; 0x1f57
     ab6:	429a      	cmp	r2, r3
     ab8:	d81f      	bhi.n	afa <speaker_play+0x16a>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
     aba:	f644 5580 	movw	r5, #19840	; 0x4d80
     abe:	f2c2 0500 	movt	r5, #8192	; 0x2000
     ac2:	f04f 0400 	mov.w	r4, #0
				i++;
			}
			man_sound_select = WELL_DONE;
		}
		else if (man_sound_select == WELL_DONE) {
			while (i < 8024) {
     ac6:	461e      	mov	r6, r3
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
     ac8:	9b01      	ldr	r3, [sp, #4]
     aca:	4620      	mov	r0, r4
     acc:	5ce9      	ldrb	r1, [r5, r3]
     ace:	f002 fd1b 	bl	3508 <ACE_set_sdd_value>
				for (wait = 0; wait < 621; ++wait) {}
     ad2:	9400      	str	r4, [sp, #0]
     ad4:	9b00      	ldr	r3, [sp, #0]
     ad6:	f5b3 7f1b 	cmp.w	r3, #620	; 0x26c
     ada:	d807      	bhi.n	aec <speaker_play+0x15c>
     adc:	9b00      	ldr	r3, [sp, #0]
     ade:	f103 0301 	add.w	r3, r3, #1
     ae2:	9300      	str	r3, [sp, #0]
     ae4:	9b00      	ldr	r3, [sp, #0]
     ae6:	f5b3 7f1b 	cmp.w	r3, #620	; 0x26c
     aea:	d9f7      	bls.n	adc <speaker_play+0x14c>
				i++;
     aec:	9b01      	ldr	r3, [sp, #4]
     aee:	f103 0301 	add.w	r3, r3, #1
     af2:	9301      	str	r3, [sp, #4]
				i++;
			}
			man_sound_select = WELL_DONE;
		}
		else if (man_sound_select == WELL_DONE) {
			while (i < 8024) {
     af4:	9b01      	ldr	r3, [sp, #4]
     af6:	42b3      	cmp	r3, r6
     af8:	d9e6      	bls.n	ac8 <speaker_play+0x138>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
				for (wait = 0; wait < 621; ++wait) {}
				i++;
			}
			man_sound_select = PROVOKED;
     afa:	f24a 6328 	movw	r3, #42536	; 0xa628
     afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b02:	f04f 0200 	mov.w	r2, #0
     b06:	701a      	strb	r2, [r3, #0]
     b08:	e02c      	b.n	b64 <speaker_play+0x1d4>
		}
		else if (man_sound_select == PROVOKED) {
     b0a:	bb5b      	cbnz	r3, b64 <speaker_play+0x1d4>
			while (i < 11216) {
     b0c:	9a01      	ldr	r2, [sp, #4]
     b0e:	f642 33cf 	movw	r3, #11215	; 0x2bcf
     b12:	429a      	cmp	r2, r3
     b14:	d81f      	bhi.n	b56 <speaker_play+0x1c6>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(provoked[i]));
     b16:	f242 15b0 	movw	r5, #8624	; 0x21b0
     b1a:	f2c2 0500 	movt	r5, #8192	; 0x2000
     b1e:	f04f 0400 	mov.w	r4, #0
				i++;
			}
			man_sound_select = PROVOKED;
		}
		else if (man_sound_select == PROVOKED) {
			while (i < 11216) {
     b22:	461e      	mov	r6, r3
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(provoked[i]));
     b24:	9b01      	ldr	r3, [sp, #4]
     b26:	4620      	mov	r0, r4
     b28:	5ce9      	ldrb	r1, [r5, r3]
     b2a:	f002 fced 	bl	3508 <ACE_set_sdd_value>
				for (wait = 0; wait < 657; ++wait) {}
     b2e:	9400      	str	r4, [sp, #0]
     b30:	9b00      	ldr	r3, [sp, #0]
     b32:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
     b36:	d807      	bhi.n	b48 <speaker_play+0x1b8>
     b38:	9b00      	ldr	r3, [sp, #0]
     b3a:	f103 0301 	add.w	r3, r3, #1
     b3e:	9300      	str	r3, [sp, #0]
     b40:	9b00      	ldr	r3, [sp, #0]
     b42:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
     b46:	d9f7      	bls.n	b38 <speaker_play+0x1a8>
				i++;
     b48:	9b01      	ldr	r3, [sp, #4]
     b4a:	f103 0301 	add.w	r3, r3, #1
     b4e:	9301      	str	r3, [sp, #4]
				i++;
			}
			man_sound_select = PROVOKED;
		}
		else if (man_sound_select == PROVOKED) {
			while (i < 11216) {
     b50:	9b01      	ldr	r3, [sp, #4]
     b52:	42b3      	cmp	r3, r6
     b54:	d9e6      	bls.n	b24 <speaker_play+0x194>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(provoked[i]));
				for (wait = 0; wait < 657; ++wait) {}
				i++;
			}
			man_sound_select = GOOD_SHOT;
     b56:	f24a 6328 	movw	r3, #42536	; 0xa628
     b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b5e:	f04f 0201 	mov.w	r2, #1
     b62:	701a      	strb	r2, [r3, #0]
		}
	}
	ACE_set_sdd_value(SDD0_OUT,(uint32_t)(0));
     b64:	f04f 0000 	mov.w	r0, #0
     b68:	4601      	mov	r1, r0
     b6a:	f002 fccd 	bl	3508 <ACE_set_sdd_value>
}
     b6e:	b003      	add	sp, #12
     b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b72:	bf00      	nop
     b74:	0000      	lsls	r0, r0, #0
	...

00000b78 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
     b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     b7c:	b08d      	sub	sp, #52	; 0x34
     b7e:	4604      	mov	r4, r0
     b80:	460e      	mov	r6, r1
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
     b82:	f24e 2384 	movw	r3, #57988	; 0xe284
     b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b8a:	781b      	ldrb	r3, [r3, #0]
     b8c:	2b00      	cmp	r3, #0
     b8e:	f000 8294 	beq.w	10ba <PROCESS_STACK_SIZE+0xba>
     b92:	7843      	ldrb	r3, [r0, #1]
     b94:	f003 0308 	and.w	r3, r3, #8
     b98:	b2db      	uxtb	r3, r3
     b9a:	2b00      	cmp	r3, #0
     b9c:	f000 828d 	beq.w	10ba <PROCESS_STACK_SIZE+0xba>
     ba0:	784b      	ldrb	r3, [r1, #1]
     ba2:	f003 0308 	and.w	r3, r3, #8
     ba6:	b2db      	uxtb	r3, r3
     ba8:	2b00      	cmp	r3, #0
     baa:	f040 8286 	bne.w	10ba <PROCESS_STACK_SIZE+0xba>
        return;
    }
    /*lcd_state.target_mode = AUTO_MODE;*/

    printf("Beginning automated seek-and-destroy!\r\n");
     bae:	f64b 7060 	movw	r0, #48992	; 0xbf60
     bb2:	f2c0 0000 	movt	r0, #0
     bb6:	f004 fcdd 	bl	5574 <puts>
    lights_set(LIGHTS_AUTO_MODE);
     bba:	f04f 0002 	mov.w	r0, #2
     bbe:	f7ff fd57 	bl	670 <lights_set>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
     bc2:	f240 1304 	movw	r3, #260	; 0x104
     bc6:	f2c4 0305 	movt	r3, #16389	; 0x4005
     bca:	f04f 0700 	mov.w	r7, #0
     bce:	601f      	str	r7, [r3, #0]
    servo_do(Y_SET_NEUTRAL);
     bd0:	f240 1344 	movw	r3, #324	; 0x144
     bd4:	f2c4 0305 	movt	r3, #16389	; 0x4005
     bd8:	601f      	str	r7, [r3, #0]
    static uint16_t Y_SCALE_PW = Y_SCALE_PW_DEF;
    static uint16_t PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = MANUAL_MODE;
     bda:	f24e 237c 	movw	r3, #57980	; 0xe27c
     bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be2:	719f      	strb	r7, [r3, #6]
    
    speaker_play(BEGIN_AUTO);
     be4:	4638      	mov	r0, r7
     be6:	f7ff fed3 	bl	990 <speaker_play>
     bea:	9701      	str	r7, [sp, #4]
     bec:	9702      	str	r7, [sp, #8]
     bee:	f644 18f0 	movw	r8, #18928	; 0x49f0
     bf2:	f2c0 0802 	movt	r8, #2
     bf6:	46c2      	mov	sl, r8
     bf8:	f04f 0301 	mov.w	r3, #1
     bfc:	9303      	str	r3, [sp, #12]

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
     bfe:	f240 1304 	movw	r3, #260	; 0x104
     c02:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c06:	9307      	str	r3, [sp, #28]
     c08:	46b9      	mov	r9, r7
                servo_do(Y_SET_NEUTRAL);
     c0a:	f240 1344 	movw	r3, #324	; 0x144
     c0e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c12:	9308      	str	r3, [sp, #32]
     c14:	9706      	str	r7, [sp, #24]
     c16:	9709      	str	r7, [sp, #36]	; 0x24
        		active = 0;
        	}
        }
		lasttrg = trg;
     c18:	f24e 2b90 	movw	fp, #58000	; 0xe290
     c1c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
     c20:	4625      	mov	r5, r4
    
    speaker_play(BEGIN_AUTO);
    while (active) {

       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
     c22:	786b      	ldrb	r3, [r5, #1]
     c24:	f003 0388 	and.w	r3, r3, #136	; 0x88
     c28:	2b88      	cmp	r3, #136	; 0x88
     c2a:	d10c      	bne.n	c46 <do_automatic+0xce>
     c2c:	7873      	ldrb	r3, [r6, #1]
     c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
     c32:	b2db      	uxtb	r3, r3
     c34:	b93b      	cbnz	r3, c46 <do_automatic+0xce>
        	X_SCALE_PW += scaling_modifier;
     c36:	f240 030c 	movw	r3, #12
     c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c3e:	881a      	ldrh	r2, [r3, #0]
     c40:	f102 0214 	add.w	r2, r2, #20
     c44:	801a      	strh	r2, [r3, #0]
        }
        if (state->R && n64_pressed(C_Left)) {
     c46:	786b      	ldrb	r3, [r5, #1]
     c48:	f003 0348 	and.w	r3, r3, #72	; 0x48
     c4c:	2b48      	cmp	r3, #72	; 0x48
     c4e:	d10c      	bne.n	c6a <do_automatic+0xf2>
     c50:	7873      	ldrb	r3, [r6, #1]
     c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
     c56:	b2db      	uxtb	r3, r3
     c58:	b93b      	cbnz	r3, c6a <do_automatic+0xf2>
        	X_SCALE_PW -= scaling_modifier;
     c5a:	f240 030c 	movw	r3, #12
     c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c62:	881a      	ldrh	r2, [r3, #0]
     c64:	f1a2 0214 	sub.w	r2, r2, #20
     c68:	801a      	strh	r2, [r3, #0]
        }
        if (state->R && n64_pressed(C_Up)) {
     c6a:	786b      	ldrb	r3, [r5, #1]
     c6c:	f003 0318 	and.w	r3, r3, #24
     c70:	2b18      	cmp	r3, #24
     c72:	d10c      	bne.n	c8e <do_automatic+0x116>
     c74:	7873      	ldrb	r3, [r6, #1]
     c76:	f003 0310 	and.w	r3, r3, #16
     c7a:	b2db      	uxtb	r3, r3
     c7c:	b93b      	cbnz	r3, c8e <do_automatic+0x116>
        	Y_SCALE_PW += scaling_modifier;
     c7e:	f646 43d8 	movw	r3, #27864	; 0x6cd8
     c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c86:	881a      	ldrh	r2, [r3, #0]
     c88:	f102 0214 	add.w	r2, r2, #20
     c8c:	801a      	strh	r2, [r3, #0]
        }
        if (state->R && n64_pressed(C_Down)) {
     c8e:	786b      	ldrb	r3, [r5, #1]
     c90:	f003 0328 	and.w	r3, r3, #40	; 0x28
     c94:	2b28      	cmp	r3, #40	; 0x28
     c96:	d10c      	bne.n	cb2 <do_automatic+0x13a>
     c98:	7873      	ldrb	r3, [r6, #1]
     c9a:	f003 0320 	and.w	r3, r3, #32
     c9e:	b2db      	uxtb	r3, r3
     ca0:	b93b      	cbnz	r3, cb2 <do_automatic+0x13a>
        	Y_SCALE_PW -= scaling_modifier;
     ca2:	f646 43d8 	movw	r3, #27864	; 0x6cd8
     ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     caa:	881a      	ldrh	r2, [r3, #0]
     cac:	f1a2 0214 	sub.w	r2, r2, #20
     cb0:	801a      	strh	r2, [r3, #0]
        }

        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
     cb2:	782b      	ldrb	r3, [r5, #0]
     cb4:	f003 0304 	and.w	r3, r3, #4
     cb8:	b2db      	uxtb	r3, r3
     cba:	2b00      	cmp	r3, #0
     cbc:	d057      	beq.n	d6e <do_automatic+0x1f6>
     cbe:	786b      	ldrb	r3, [r5, #1]
     cc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
     cc4:	b2db      	uxtb	r3, r3
     cc6:	b193      	cbz	r3, cee <do_automatic+0x176>
     cc8:	7873      	ldrb	r3, [r6, #1]
     cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
     cce:	b2db      	uxtb	r3, r3
     cd0:	b96b      	cbnz	r3, cee <do_automatic+0x176>
        	PIXY_X_DEADZONE += 1;
     cd2:	f64d 5340 	movw	r3, #56640	; 0xdd40
     cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cda:	881a      	ldrh	r2, [r3, #0]
     cdc:	f102 0201 	add.w	r2, r2, #1
     ce0:	801a      	strh	r2, [r3, #0]
        }
        if (state->Z && n64_pressed(C_Left)) {
     ce2:	782b      	ldrb	r3, [r5, #0]
     ce4:	f003 0304 	and.w	r3, r3, #4
     ce8:	b2db      	uxtb	r3, r3
     cea:	2b00      	cmp	r3, #0
     cec:	d03f      	beq.n	d6e <do_automatic+0x1f6>
     cee:	786b      	ldrb	r3, [r5, #1]
     cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
     cf4:	b2db      	uxtb	r3, r3
     cf6:	b18b      	cbz	r3, d1c <do_automatic+0x1a4>
     cf8:	7873      	ldrb	r3, [r6, #1]
     cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
     cfe:	b2db      	uxtb	r3, r3
     d00:	b963      	cbnz	r3, d1c <do_automatic+0x1a4>
        	PIXY_X_DEADZONE -= 1;
     d02:	f64d 5340 	movw	r3, #56640	; 0xdd40
     d06:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d0a:	881a      	ldrh	r2, [r3, #0]
     d0c:	f102 32ff 	add.w	r2, r2, #4294967295
     d10:	801a      	strh	r2, [r3, #0]
        }
        if (state->Z && n64_pressed(C_Up)) {
     d12:	782b      	ldrb	r3, [r5, #0]
     d14:	f003 0304 	and.w	r3, r3, #4
     d18:	b2db      	uxtb	r3, r3
     d1a:	b343      	cbz	r3, d6e <do_automatic+0x1f6>
     d1c:	786b      	ldrb	r3, [r5, #1]
     d1e:	f003 0310 	and.w	r3, r3, #16
     d22:	b2db      	uxtb	r3, r3
     d24:	b18b      	cbz	r3, d4a <do_automatic+0x1d2>
     d26:	7873      	ldrb	r3, [r6, #1]
     d28:	f003 0310 	and.w	r3, r3, #16
     d2c:	b2db      	uxtb	r3, r3
     d2e:	b963      	cbnz	r3, d4a <do_automatic+0x1d2>
        	PIXY_Y_DEADZONE += 1;
     d30:	f64d 5342 	movw	r3, #56642	; 0xdd42
     d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d38:	881a      	ldrh	r2, [r3, #0]
     d3a:	f102 0201 	add.w	r2, r2, #1
     d3e:	801a      	strh	r2, [r3, #0]
        }
        if (state->Z && n64_pressed(C_Down)) {
     d40:	782b      	ldrb	r3, [r5, #0]
     d42:	f003 0304 	and.w	r3, r3, #4
     d46:	b2db      	uxtb	r3, r3
     d48:	b18b      	cbz	r3, d6e <do_automatic+0x1f6>
     d4a:	786b      	ldrb	r3, [r5, #1]
     d4c:	f003 0320 	and.w	r3, r3, #32
     d50:	b2db      	uxtb	r3, r3
     d52:	b163      	cbz	r3, d6e <do_automatic+0x1f6>
     d54:	7873      	ldrb	r3, [r6, #1]
     d56:	f003 0320 	and.w	r3, r3, #32
     d5a:	b2db      	uxtb	r3, r3
     d5c:	b93b      	cbnz	r3, d6e <do_automatic+0x1f6>
        	PIXY_Y_DEADZONE -= 1;
     d5e:	f64d 5342 	movw	r3, #56642	; 0xdd42
     d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d66:	881a      	ldrh	r2, [r3, #0]
     d68:	f102 32ff 	add.w	r2, r2, #4294967295
     d6c:	801a      	strh	r2, [r3, #0]
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
     d6e:	782b      	ldrb	r3, [r5, #0]
     d70:	f003 0308 	and.w	r3, r3, #8
     d74:	b2db      	uxtb	r3, r3
     d76:	b303      	cbz	r3, dba <do_automatic+0x242>
     d78:	7833      	ldrb	r3, [r6, #0]
     d7a:	f003 0308 	and.w	r3, r3, #8
     d7e:	b2db      	uxtb	r3, r3
     d80:	b9db      	cbnz	r3, dba <do_automatic+0x242>
        	X_SCALE_PW = X_SCALE_PW_DEF;
     d82:	f240 030c 	movw	r3, #12
     d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d8a:	f44f 72c8 	mov.w	r2, #400	; 0x190
     d8e:	801a      	strh	r2, [r3, #0]
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
     d90:	f646 43d8 	movw	r3, #27864	; 0x6cd8
     d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d98:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     d9c:	801a      	strh	r2, [r3, #0]
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
     d9e:	f64d 5340 	movw	r3, #56640	; 0xdd40
     da2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     da6:	f04f 0212 	mov.w	r2, #18
     daa:	801a      	strh	r2, [r3, #0]
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
     dac:	f64d 5342 	movw	r3, #56642	; 0xdd42
     db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     db4:	f04f 0210 	mov.w	r2, #16
     db8:	801a      	strh	r2, [r3, #0]
        }

        if ( Pixy_get_target_location(&target) == -1 ) {
     dba:	a80b      	add	r0, sp, #44	; 0x2c
     dbc:	f000 fcd8 	bl	1770 <Pixy_get_target_location>
     dc0:	f1b0 3fff 	cmp.w	r0, #4294967295
     dc4:	d10f      	bne.n	de6 <do_automatic+0x26e>

        	// TODO use a defined value
        	//use_me_carefully_ms_delay_timer(5);
        	junk_frame_count++;
     dc6:	f107 0701 	add.w	r7, r7, #1

        	if (junk_frame_count == 30) {
     dca:	2f1e      	cmp	r7, #30
     dcc:	f040 8123 	bne.w	1016 <PROCESS_STACK_SIZE+0x16>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
     dd0:	f644 14f0 	movw	r4, #18928	; 0x49f0
     dd4:	f2c0 0402 	movt	r4, #2
     dd8:	4620      	mov	r0, r4
     dda:	f000 fd35 	bl	1848 <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
     dde:	4620      	mov	r0, r4
     de0:	f000 fd44 	bl	186c <set_y_servo_analog_pw>
     de4:	e117      	b.n	1016 <PROCESS_STACK_SIZE+0x16>
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
     de6:	f64b 7088 	movw	r0, #49032	; 0xbf88
     dea:	f2c0 0000 	movt	r0, #0
     dee:	f9bd 102c 	ldrsh.w	r1, [sp, #44]	; 0x2c
     df2:	f9bd 202e 	ldrsh.w	r2, [sp, #46]	; 0x2e
     df6:	f004 fb4f 	bl	5498 <printf>
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
     dfa:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
     dfe:	b21a      	sxth	r2, r3
     e00:	2aa3      	cmp	r2, #163	; 0xa3
     e02:	dc15      	bgt.n	e30 <do_automatic+0x2b8>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
     e04:	f1c2 01a4 	rsb	r1, r2, #164	; 0xa4
     e08:	f240 020c 	movw	r2, #12
     e0c:	f2c2 0200 	movt	r2, #8192	; 0x2000
     e10:	8810      	ldrh	r0, [r2, #0]
     e12:	f645 5278 	movw	r2, #23928	; 0x5d78
     e16:	f2c0 0202 	movt	r2, #2
     e1a:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
     e1e:	f64a 3c98 	movw	ip, #43928	; 0xab98
     e22:	f2c0 0c02 	movt	ip, #2
     e26:	4562      	cmp	r2, ip
     e28:	bf28      	it	cs
     e2a:	4662      	movcs	r2, ip
     e2c:	9205      	str	r2, [sp, #20]
     e2e:	e017      	b.n	e60 <do_automatic+0x2e8>
		    }
		    else if (target.x > PIXY_X_CENTER) {
     e30:	b21a      	sxth	r2, r3
     e32:	2aa4      	cmp	r2, #164	; 0xa4
     e34:	dd14      	ble.n	e60 <do_automatic+0x2e8>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
     e36:	f1c2 01a4 	rsb	r1, r2, #164	; 0xa4
     e3a:	f240 020c 	movw	r2, #12
     e3e:	f2c2 0200 	movt	r2, #8192	; 0x2000
     e42:	8810      	ldrh	r0, [r2, #0]
     e44:	f643 6238 	movw	r2, #15928	; 0x3e38
     e48:	f2c0 0202 	movt	r2, #2
     e4c:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
     e50:	f64e 0c48 	movw	ip, #59464	; 0xe848
     e54:	f2c0 0c01 	movt	ip, #1
     e58:	4562      	cmp	r2, ip
     e5a:	bf38      	it	cc
     e5c:	4662      	movcc	r2, ip
     e5e:	9205      	str	r2, [sp, #20]
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
     e60:	b21b      	sxth	r3, r3
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
     e62:	f64d 5240 	movw	r2, #56640	; 0xdd40
     e66:	f2c2 0200 	movt	r2, #8192	; 0x2000
     e6a:	8812      	ldrh	r2, [r2, #0]
     e6c:	f1c2 01a4 	rsb	r1, r2, #164	; 0xa4
     e70:	428b      	cmp	r3, r1
     e72:	dd0f      	ble.n	e94 <do_automatic+0x31c>
     e74:	f102 02a4 	add.w	r2, r2, #164	; 0xa4
     e78:	4293      	cmp	r3, r2
     e7a:	da0b      	bge.n	e94 <do_automatic+0x31c>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
     e7c:	9a02      	ldr	r2, [sp, #8]
     e7e:	f102 0301 	add.w	r3, r2, #1
     e82:	b2db      	uxtb	r3, r3
     e84:	9302      	str	r3, [sp, #8]
		    	printf("X on target!\r\n");
     e86:	f64b 7098 	movw	r0, #49048	; 0xbf98
     e8a:	f2c0 0000 	movt	r0, #0
     e8e:	f004 fb71 	bl	5574 <puts>
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
     e92:	e001      	b.n	e98 <do_automatic+0x320>
     e94:	f8cd 9008 	str.w	r9, [sp, #8]
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
     e98:	4650      	mov	r0, sl
     e9a:	f003 f947 	bl	412c <__aeabi_ui2d>
     e9e:	a389      	add	r3, pc, #548	; (adr r3, 10c4 <PROCESS_STACK_SIZE+0xc4>)
     ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
     ea4:	f003 f9b8 	bl	4218 <__aeabi_dmul>
     ea8:	f003 fbc8 	bl	463c <__aeabi_d2uiz>
     eac:	4604      	mov	r4, r0
     eae:	9805      	ldr	r0, [sp, #20]
     eb0:	f003 f93c 	bl	412c <__aeabi_ui2d>
     eb4:	a385      	add	r3, pc, #532	; (adr r3, 10cc <PROCESS_STACK_SIZE+0xcc>)
     eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
     eba:	f003 f9ad 	bl	4218 <__aeabi_dmul>
     ebe:	f003 fbbd 	bl	463c <__aeabi_d2uiz>
     ec2:	eb00 0a04 	add.w	sl, r0, r4

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
     ec6:	f8bd 302e 	ldrh.w	r3, [sp, #46]	; 0x2e
     eca:	b21a      	sxth	r2, r3
     ecc:	2a69      	cmp	r2, #105	; 0x69
     ece:	dc15      	bgt.n	efc <do_automatic+0x384>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
     ed0:	f1a2 016a 	sub.w	r1, r2, #106	; 0x6a
     ed4:	f646 42d8 	movw	r2, #27864	; 0x6cd8
     ed8:	f2c2 0200 	movt	r2, #8192	; 0x2000
     edc:	8810      	ldrh	r0, [r2, #0]
     ede:	f643 6238 	movw	r2, #15928	; 0x3e38
     ee2:	f2c0 0202 	movt	r2, #2
     ee6:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
     eea:	f64e 0c48 	movw	ip, #59464	; 0xe848
     eee:	f2c0 0c01 	movt	ip, #1
     ef2:	4562      	cmp	r2, ip
     ef4:	bf38      	it	cc
     ef6:	4662      	movcc	r2, ip
     ef8:	9204      	str	r2, [sp, #16]
     efa:	e017      	b.n	f2c <do_automatic+0x3b4>
		    }
		    else if (target.y > PIXY_Y_CENTER) {
     efc:	b21a      	sxth	r2, r3
     efe:	2a6a      	cmp	r2, #106	; 0x6a
     f00:	dd14      	ble.n	f2c <do_automatic+0x3b4>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
     f02:	f1a2 016a 	sub.w	r1, r2, #106	; 0x6a
     f06:	f646 42d8 	movw	r2, #27864	; 0x6cd8
     f0a:	f2c2 0200 	movt	r2, #8192	; 0x2000
     f0e:	8810      	ldrh	r0, [r2, #0]
     f10:	f645 5278 	movw	r2, #23928	; 0x5d78
     f14:	f2c0 0202 	movt	r2, #2
     f18:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
     f1c:	f64a 3c98 	movw	ip, #43928	; 0xab98
     f20:	f2c0 0c02 	movt	ip, #2
     f24:	4562      	cmp	r2, ip
     f26:	bf28      	it	cs
     f28:	4662      	movcs	r2, ip
     f2a:	9204      	str	r2, [sp, #16]
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
     f2c:	b21b      	sxth	r3, r3
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
     f2e:	f64d 5242 	movw	r2, #56642	; 0xdd42
     f32:	f2c2 0200 	movt	r2, #8192	; 0x2000
     f36:	8812      	ldrh	r2, [r2, #0]
     f38:	f1c2 016a 	rsb	r1, r2, #106	; 0x6a
     f3c:	428b      	cmp	r3, r1
     f3e:	dd0f      	ble.n	f60 <do_automatic+0x3e8>
     f40:	f102 026a 	add.w	r2, r2, #106	; 0x6a
     f44:	4293      	cmp	r3, r2
     f46:	da0b      	bge.n	f60 <do_automatic+0x3e8>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
     f48:	f64b 70a8 	movw	r0, #49064	; 0xbfa8
     f4c:	f2c0 0000 	movt	r0, #0
     f50:	f004 fb10 	bl	5574 <puts>
		    	y_on_target++;
     f54:	9a01      	ldr	r2, [sp, #4]
     f56:	f102 0301 	add.w	r3, r2, #1
     f5a:	b2db      	uxtb	r3, r3
     f5c:	9301      	str	r3, [sp, #4]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
     f5e:	e001      	b.n	f64 <do_automatic+0x3ec>
     f60:	f8cd 9004 	str.w	r9, [sp, #4]
		    	y_on_target++;
		    }
		    else {
		    	y_on_target = 0;
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
     f64:	4640      	mov	r0, r8
     f66:	f003 f8e1 	bl	412c <__aeabi_ui2d>
     f6a:	a356      	add	r3, pc, #344	; (adr r3, 10c4 <PROCESS_STACK_SIZE+0xc4>)
     f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
     f70:	f003 f952 	bl	4218 <__aeabi_dmul>
     f74:	f003 fb62 	bl	463c <__aeabi_d2uiz>
     f78:	4604      	mov	r4, r0
     f7a:	9804      	ldr	r0, [sp, #16]
     f7c:	f003 f8d6 	bl	412c <__aeabi_ui2d>
     f80:	a352      	add	r3, pc, #328	; (adr r3, 10cc <PROCESS_STACK_SIZE+0xcc>)
     f82:	e9d3 2300 	ldrd	r2, r3, [r3]
     f86:	f003 f947 	bl	4218 <__aeabi_dmul>
     f8a:	f003 fb57 	bl	463c <__aeabi_d2uiz>
     f8e:	eb00 0804 	add.w	r8, r0, r4

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
     f92:	4650      	mov	r0, sl
     f94:	f000 fc58 	bl	1848 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
     f98:	4640      	mov	r0, r8
     f9a:	f000 fc67 	bl	186c <set_y_servo_analog_pw>

        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
     f9e:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
     fa2:	f000 fc7d 	bl	18a0 <disp_scale_x>
     fa6:	f24e 2498 	movw	r4, #58008	; 0xe298
     faa:	f2c2 0400 	movt	r4, #8192	; 0x2000
     fae:	7020      	strb	r0, [r4, #0]
        	trg.y = disp_scale_y(target.y);
     fb0:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
     fb4:	f000 fc82 	bl	18bc <disp_scale_y>
     fb8:	7060      	strb	r0, [r4, #1]
        	lcd_state.target_pos = &trg;
     fba:	f24e 237c 	movw	r3, #57980	; 0xe27c
     fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fc2:	601c      	str	r4, [r3, #0]
        	disp_update((void*)&g_disp_update_argument);
     fc4:	f24e 306c 	movw	r0, #58220	; 0xe36c
     fc8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fcc:	f000 fd10 	bl	19f0 <disp_update>
        	start_hardware_timer();
     fd0:	f000 fe38 	bl	1c44 <start_hardware_timer>
        	update_last_screen_state();
     fd4:	f7ff fa64 	bl	4a0 <update_last_screen_state>
            // spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
     fd8:	9a01      	ldr	r2, [sp, #4]
     fda:	2a0a      	cmp	r2, #10
     fdc:	bf94      	ite	ls
     fde:	2300      	movls	r3, #0
     fe0:	2301      	movhi	r3, #1
     fe2:	9a02      	ldr	r2, [sp, #8]
     fe4:	2a0a      	cmp	r2, #10
     fe6:	bf94      	ite	ls
     fe8:	2300      	movls	r3, #0
     fea:	f003 0301 	andhi.w	r3, r3, #1
     fee:	b90b      	cbnz	r3, ff4 <do_automatic+0x47c>
     ff0:	464f      	mov	r7, r9
     ff2:	e010      	b.n	1016 <PROCESS_STACK_SIZE+0x16>
        		printf("Target acquired, firing!\r\n");
     ff4:	f64b 70b8 	movw	r0, #49080	; 0xbfb8
     ff8:	f2c0 0000 	movt	r0, #0
     ffc:	f004 faba 	bl	5574 <puts>
        		_fire_dart();
    1000:	f7ff fc76 	bl	8f0 <_fire_dart>
        		servo_do(X_SET_NEUTRAL);
    1004:	9b07      	ldr	r3, [sp, #28]
    1006:	f8c3 9000 	str.w	r9, [r3]
                servo_do(Y_SET_NEUTRAL);
    100a:	9a08      	ldr	r2, [sp, #32]
    100c:	f8c2 9000 	str.w	r9, [r2]
    1010:	9f06      	ldr	r7, [sp, #24]
    1012:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1014:	9303      	str	r3, [sp, #12]
        		active = 0;
        	}
        }
		lasttrg = trg;
    1016:	f24e 2398 	movw	r3, #58008	; 0xe298
    101a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    101e:	681b      	ldr	r3, [r3, #0]
    1020:	f8ab 3000 	strh.w	r3, [fp]
    1024:	ea4f 4313 	mov.w	r3, r3, lsr #16
    1028:	4a25      	ldr	r2, [pc, #148]	; (10c0 <PROCESS_STACK_SIZE+0xc0>)
    102a:	7013      	strb	r3, [r2, #0]
        if (n64_pressed(B)) {
    102c:	782b      	ldrb	r3, [r5, #0]
    102e:	f003 0302 	and.w	r3, r3, #2
    1032:	b2db      	uxtb	r3, r3
    1034:	b34b      	cbz	r3, 108a <PROCESS_STACK_SIZE+0x8a>
    1036:	7833      	ldrb	r3, [r6, #0]
    1038:	f003 0302 	and.w	r3, r3, #2
    103c:	b2db      	uxtb	r3, r3
    103e:	bb23      	cbnz	r3, 108a <PROCESS_STACK_SIZE+0x8a>
    1040:	462c      	mov	r4, r5
            active = 0;
            servo_do(X_SET_NEUTRAL);
    1042:	f240 1304 	movw	r3, #260	; 0x104
    1046:	f2c4 0305 	movt	r3, #16389	; 0x4005
    104a:	f04f 0500 	mov.w	r5, #0
    104e:	601d      	str	r5, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
    1050:	f240 1344 	movw	r3, #324	; 0x144
    1054:	f2c4 0305 	movt	r3, #16389	; 0x4005
    1058:	601d      	str	r5, [r3, #0]
            g_live_fire_enabled = 0;
    105a:	f24e 2384 	movw	r3, #57988	; 0xe284
    105e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1062:	701d      	strb	r5, [r3, #0]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
    1064:	f64b 70d4 	movw	r0, #49108	; 0xbfd4
    1068:	f2c0 0000 	movt	r0, #0
    106c:	f004 fa82 	bl	5574 <puts>
            lights_set(LIGHTS_IDLE);
    1070:	4628      	mov	r0, r5
    1072:	f7ff fafd 	bl	670 <lights_set>
        }

        *last_state = *state;
    1076:	4630      	mov	r0, r6
    1078:	4621      	mov	r1, r4
    107a:	f04f 0204 	mov.w	r2, #4
    107e:	f004 f8d5 	bl	522c <memcpy>
        n64_get_state( state );
    1082:	4620      	mov	r0, r4
    1084:	f000 fba0 	bl	17c8 <n64_get_state>
    1088:	e00c      	b.n	10a4 <PROCESS_STACK_SIZE+0xa4>
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
            lights_set(LIGHTS_IDLE);
        }

        *last_state = *state;
    108a:	4630      	mov	r0, r6
    108c:	4629      	mov	r1, r5
    108e:	f04f 0204 	mov.w	r2, #4
    1092:	f004 f8cb 	bl	522c <memcpy>
        n64_get_state( state );
    1096:	4628      	mov	r0, r5
    1098:	f000 fb96 	bl	17c8 <n64_get_state>
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = MANUAL_MODE;
    
    speaker_play(BEGIN_AUTO);
    while (active) {
    109c:	9b03      	ldr	r3, [sp, #12]
    109e:	2b00      	cmp	r3, #0
    10a0:	f47f adbf 	bne.w	c22 <do_automatic+0xaa>
        }

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
    10a4:	f24e 237c 	movw	r3, #57980	; 0xe27c
    10a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10ac:	f04f 0200 	mov.w	r2, #0
    10b0:	719a      	strb	r2, [r3, #6]
    
    speaker_play(END_AUTO);
    10b2:	f04f 0001 	mov.w	r0, #1
    10b6:	f7ff fc6b 	bl	990 <speaker_play>

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
    10ba:	b00d      	add	sp, #52	; 0x34
    10bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    10c0:	2000e292 	.word	0x2000e292
    10c4:	33333333 	.word	0x33333333
    10c8:	3feb3333 	.word	0x3feb3333
    10cc:	33333333 	.word	0x33333333
    10d0:	3fc33333 	.word	0x3fc33333
    10d4:	f3af 8000 	nop.w

000010d8 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
    10d8:	b508      	push	{r3, lr}
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
    10da:	f24e 2384 	movw	r3, #57988	; 0xe284
    10de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e2:	781b      	ldrb	r3, [r3, #0]
    10e4:	b1ab      	cbz	r3, 1112 <do_solenoid+0x3a>
    10e6:	7803      	ldrb	r3, [r0, #0]
    10e8:	f003 0304 	and.w	r3, r3, #4
    10ec:	b2db      	uxtb	r3, r3
    10ee:	b183      	cbz	r3, 1112 <do_solenoid+0x3a>
    10f0:	780b      	ldrb	r3, [r1, #0]
    10f2:	f003 0304 	and.w	r3, r3, #4
    10f6:	b2db      	uxtb	r3, r3
    10f8:	b95b      	cbnz	r3, 1112 <do_solenoid+0x3a>
        printf("Z pressed, activating trigger solenoid\r\n");
    10fa:	f24c 0008 	movw	r0, #49160	; 0xc008
    10fe:	f2c0 0000 	movt	r0, #0
    1102:	f004 fa37 	bl	5574 <puts>
		_fire_dart();
    1106:	f7ff fbf3 	bl	8f0 <_fire_dart>
		speaker_play(SHOT_FIRED_MANUAL);
    110a:	f04f 0002 	mov.w	r0, #2
    110e:	f7ff fc3f 	bl	990 <speaker_play>
    1112:	bd08      	pop	{r3, pc}

00001114 <speaker_init>:
} manual_sounds;


//To be run once at startup, or if sound is desired
//after speaker_kill() has been run
void speaker_init() {
    1114:	b508      	push	{r3, lr}
	ACE_init();
    1116:	f002 f8fb 	bl	3310 <ACE_init>
	ACE_configure_sdd (SDD0_OUT, SDD_8_BITS,
    111a:	f04f 0000 	mov.w	r0, #0
    111e:	4601      	mov	r1, r0
    1120:	4602      	mov	r2, r0
    1122:	4603      	mov	r3, r0
    1124:	f002 f8fc 	bl	3320 <ACE_configure_sdd>
			SDD_VOLTAGE_MODE|SDD_RETURN_TO_ZERO,INDIVIDUAL_UPDATE);
	ACE_enable_sdd(SDD0_OUT);
    1128:	f04f 0000 	mov.w	r0, #0
    112c:	f002 f9c8 	bl	34c0 <ACE_enable_sdd>
}
    1130:	bd08      	pop	{r3, pc}
    1132:	bf00      	nop

00001134 <main>:
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;
static circle_t lasttrg;

int main() {
    1134:	b570      	push	{r4, r5, r6, lr}
    1136:	b082      	sub	sp, #8

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
    1138:	f002 f876 	bl	3228 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
    113c:	f04f 0000 	mov.w	r0, #0
    1140:	f04f 0105 	mov.w	r1, #5
    1144:	f002 f8a6 	bl	3294 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
    1148:	f04f 0000 	mov.w	r0, #0
    114c:	4601      	mov	r1, r0
    114e:	f002 f8bf 	bl	32d0 <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
    1152:	f7ff fc0f 	bl	974 <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
    1156:	f000 fb41 	bl	17dc <n64_reset>
    n64_enable();
    115a:	f000 fb47 	bl	17ec <n64_enable>

    n64_get_state(&last_buttons);
    115e:	4668      	mov	r0, sp
    1160:	f000 fb32 	bl	17c8 <n64_get_state>
    //_reload_motion();

    /*
     * Lights initialization
     */
    lights_init();
    1164:	f7ff fb88 	bl	878 <lights_init>
    lights_set(LIGHTS_IDLE);
    1168:	f04f 0000 	mov.w	r0, #0
    116c:	f7ff fa80 	bl	670 <lights_set>

    /*
     * Pixy initalization
     */
    Pixy_init();
    1170:	f000 f998 	bl	14a4 <Pixy_init>
    speaker_init();
    1174:	f7ff ffce 	bl	1114 <speaker_init>

    /*
    * Initialize the lcd screen
    */
    lcd_init();
    1178:	f7ff f9ae 	bl	4d8 <lcd_init>

    /*
     * Top-level control loop
     */
    printf("A.N.T.S. 3000, ready for action!\r\n");
    117c:	f24c 0030 	movw	r0, #49200	; 0xc030
    1180:	f2c0 0000 	movt	r0, #0
    1184:	f004 f9f6 	bl	5574 <puts>
    while (1) {

        n64_get_state( &n64_buttons );
    1188:	ac01      	add	r4, sp, #4
        do_automatic( &n64_buttons, &last_buttons );

        do_manual_reload( &n64_buttons, &last_buttons );

        update_last_screen_state();
        disp_update(&g_disp_update_argument);
    118a:	f24e 366c 	movw	r6, #58220	; 0xe36c
    118e:	f2c2 0600 	movt	r6, #8192	; 0x2000
     * Top-level control loop
     */
    printf("A.N.T.S. 3000, ready for action!\r\n");
    while (1) {

        n64_get_state( &n64_buttons );
    1192:	4620      	mov	r0, r4
    1194:	f000 fb18 	bl	17c8 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
    1198:	4620      	mov	r0, r4
    119a:	4669      	mov	r1, sp
    119c:	f7ff fb10 	bl	7c0 <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
    11a0:	4620      	mov	r0, r4
    11a2:	4669      	mov	r1, sp
    11a4:	f7ff ff98 	bl	10d8 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
    11a8:	4620      	mov	r0, r4
    11aa:	4669      	mov	r1, sp
    11ac:	f7ff f9be 	bl	52c <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
    11b0:	4620      	mov	r0, r4
    11b2:	4669      	mov	r1, sp
    11b4:	f7ff fce0 	bl	b78 <do_automatic>

        do_manual_reload( &n64_buttons, &last_buttons );
    11b8:	4620      	mov	r0, r4
    11ba:	4669      	mov	r1, sp
    11bc:	f7ff fa80 	bl	6c0 <do_manual_reload>

        update_last_screen_state();
    11c0:	f7ff f96e 	bl	4a0 <update_last_screen_state>
        disp_update(&g_disp_update_argument);
    11c4:	4630      	mov	r0, r6
    11c6:	f000 fc13 	bl	19f0 <disp_update>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
    11ca:	9b01      	ldr	r3, [sp, #4]
    11cc:	9300      	str	r3, [sp, #0]
    11ce:	e7e0      	b.n	1192 <main+0x5e>

000011d0 <LCD_drawCircle>:
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
    11d0:	b510      	push	{r4, lr}
    11d2:	b086      	sub	sp, #24
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
    11d4:	f04f 0c7c 	mov.w	ip, #124	; 0x7c
    11d8:	f88d c014 	strb.w	ip, [sp, #20]
		uint8_t message2[] = {0x03};
    11dc:	f04f 0c03 	mov.w	ip, #3
    11e0:	f88d c010 	strb.w	ip, [sp, #16]
		uint8_t message3[] = {x};
    11e4:	f88d 000c 	strb.w	r0, [sp, #12]
		uint8_t message4[] = {y};
    11e8:	f88d 1008 	strb.w	r1, [sp, #8]
		uint8_t message5[] = {rad};
    11ec:	f88d 2004 	strb.w	r2, [sp, #4]
		uint8_t message6[] = {set};
    11f0:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    11f4:	f24e 347c 	movw	r4, #58236	; 0xe37c
    11f8:	f2c2 0400 	movt	r4, #8192	; 0x2000
    11fc:	4620      	mov	r0, r4
    11fe:	a905      	add	r1, sp, #20
    1200:	f04f 0201 	mov.w	r2, #1
    1204:	f001 f81c 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    1208:	4620      	mov	r0, r4
    120a:	a904      	add	r1, sp, #16
    120c:	f04f 0201 	mov.w	r2, #1
    1210:	f001 f816 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1214:	4620      	mov	r0, r4
    1216:	a903      	add	r1, sp, #12
    1218:	f04f 0201 	mov.w	r2, #1
    121c:	f001 f810 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    1220:	4620      	mov	r0, r4
    1222:	a902      	add	r1, sp, #8
    1224:	f04f 0201 	mov.w	r2, #1
    1228:	f001 f80a 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    122c:	4620      	mov	r0, r4
    122e:	a901      	add	r1, sp, #4
    1230:	f04f 0201 	mov.w	r2, #1
    1234:	f001 f804 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    1238:	4620      	mov	r0, r4
    123a:	4669      	mov	r1, sp
    123c:	f04f 0201 	mov.w	r2, #1
    1240:	f000 fffe 	bl	2240 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
    1244:	b006      	add	sp, #24
    1246:	bd10      	pop	{r4, pc}

00001248 <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
    1248:	b510      	push	{r4, lr}
    124a:	b088      	sub	sp, #32
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
    124c:	f04f 0c7c 	mov.w	ip, #124	; 0x7c
    1250:	f88d c01c 	strb.w	ip, [sp, #28]
		uint8_t message2[] = {0x0C};
    1254:	f04f 0c0c 	mov.w	ip, #12
    1258:	f88d c018 	strb.w	ip, [sp, #24]
		uint8_t message3[] = {x1};
    125c:	f88d 0014 	strb.w	r0, [sp, #20]
		uint8_t message4[] = {y1};
    1260:	f88d 1010 	strb.w	r1, [sp, #16]
		uint8_t message5[] = {x2};
    1264:	f88d 200c 	strb.w	r2, [sp, #12]
		uint8_t message6[] = {y2};
    1268:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message7[] = {set};
    126c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    126e:	f88d 3004 	strb.w	r3, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1272:	f24e 347c 	movw	r4, #58236	; 0xe37c
    1276:	f2c2 0400 	movt	r4, #8192	; 0x2000
    127a:	4620      	mov	r0, r4
    127c:	a907      	add	r1, sp, #28
    127e:	f04f 0201 	mov.w	r2, #1
    1282:	f000 ffdd 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    1286:	4620      	mov	r0, r4
    1288:	a906      	add	r1, sp, #24
    128a:	f04f 0201 	mov.w	r2, #1
    128e:	f000 ffd7 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1292:	4620      	mov	r0, r4
    1294:	a905      	add	r1, sp, #20
    1296:	f04f 0201 	mov.w	r2, #1
    129a:	f000 ffd1 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    129e:	4620      	mov	r0, r4
    12a0:	a904      	add	r1, sp, #16
    12a2:	f04f 0201 	mov.w	r2, #1
    12a6:	f000 ffcb 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    12aa:	4620      	mov	r0, r4
    12ac:	a903      	add	r1, sp, #12
    12ae:	f04f 0201 	mov.w	r2, #1
    12b2:	f000 ffc5 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    12b6:	4620      	mov	r0, r4
    12b8:	a902      	add	r1, sp, #8
    12ba:	f04f 0201 	mov.w	r2, #1
    12be:	f000 ffbf 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
    12c2:	4620      	mov	r0, r4
    12c4:	a901      	add	r1, sp, #4
    12c6:	f04f 0201 	mov.w	r2, #1
    12ca:	f000 ffb9 	bl	2240 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
    12ce:	b008      	add	sp, #32
    12d0:	bd10      	pop	{r4, pc}
    12d2:	bf00      	nop

000012d4 <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
    12d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    12d8:	b088      	sub	sp, #32
    12da:	4605      	mov	r5, r0
    12dc:	460c      	mov	r4, r1
    12de:	4616      	mov	r6, r2
    12e0:	461f      	mov	r7, r3
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
    12e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    12e4:	2b00      	cmp	r3, #0
    12e6:	d038      	beq.n	135a <LCD_drawBox+0x86>
			uint8_t message[] = {0x7C};
    12e8:	f04f 037c 	mov.w	r3, #124	; 0x7c
    12ec:	f88d 301c 	strb.w	r3, [sp, #28]
			uint8_t message2[] = {0x0F};
    12f0:	f04f 030f 	mov.w	r3, #15
    12f4:	f88d 3018 	strb.w	r3, [sp, #24]
			uint8_t message3[] = {x1};
    12f8:	f88d 0014 	strb.w	r0, [sp, #20]
			uint8_t message4[] = {y1};
    12fc:	f88d 1010 	strb.w	r1, [sp, #16]
			uint8_t message5[] = {x2};
    1300:	f88d 200c 	strb.w	r2, [sp, #12]
			uint8_t message6[] = {y2};
    1304:	f88d 7008 	strb.w	r7, [sp, #8]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1308:	f24e 347c 	movw	r4, #58236	; 0xe37c
    130c:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1310:	4620      	mov	r0, r4
    1312:	a907      	add	r1, sp, #28
    1314:	f04f 0201 	mov.w	r2, #1
    1318:	f000 ff92 	bl	2240 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    131c:	4620      	mov	r0, r4
    131e:	a906      	add	r1, sp, #24
    1320:	f04f 0201 	mov.w	r2, #1
    1324:	f000 ff8c 	bl	2240 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1328:	4620      	mov	r0, r4
    132a:	a905      	add	r1, sp, #20
    132c:	f04f 0201 	mov.w	r2, #1
    1330:	f000 ff86 	bl	2240 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    1334:	4620      	mov	r0, r4
    1336:	a904      	add	r1, sp, #16
    1338:	f04f 0201 	mov.w	r2, #1
    133c:	f000 ff80 	bl	2240 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    1340:	4620      	mov	r0, r4
    1342:	a903      	add	r1, sp, #12
    1344:	f04f 0201 	mov.w	r2, #1
    1348:	f000 ff7a 	bl	2240 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    134c:	4620      	mov	r0, r4
    134e:	a902      	add	r1, sp, #8
    1350:	f04f 0201 	mov.w	r2, #1
    1354:	f000 ff74 	bl	2240 <MSS_UART_polled_tx>
    1358:	e01f      	b.n	139a <LCD_drawBox+0xc6>
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
    135a:	f04f 0800 	mov.w	r8, #0
    135e:	f8cd 8000 	str.w	r8, [sp]
    1362:	462a      	mov	r2, r5
    1364:	463b      	mov	r3, r7
    1366:	f7ff ff6f 	bl	1248 <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
    136a:	f8cd 8000 	str.w	r8, [sp]
    136e:	4628      	mov	r0, r5
    1370:	4621      	mov	r1, r4
    1372:	4632      	mov	r2, r6
    1374:	4623      	mov	r3, r4
    1376:	f7ff ff67 	bl	1248 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
    137a:	f8cd 8000 	str.w	r8, [sp]
    137e:	4628      	mov	r0, r5
    1380:	4639      	mov	r1, r7
    1382:	4632      	mov	r2, r6
    1384:	463b      	mov	r3, r7
    1386:	f7ff ff5f 	bl	1248 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
    138a:	f8cd 8000 	str.w	r8, [sp]
    138e:	4630      	mov	r0, r6
    1390:	4621      	mov	r1, r4
    1392:	4632      	mov	r2, r6
    1394:	463b      	mov	r3, r7
    1396:	f7ff ff57 	bl	1248 <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
    139a:	b008      	add	sp, #32
    139c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000013a0 <LCD_setY>:
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
    13a0:	b510      	push	{r4, lr}
    13a2:	b084      	sub	sp, #16
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
    13a4:	f04f 037c 	mov.w	r3, #124	; 0x7c
    13a8:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x19};
    13ac:	f04f 0319 	mov.w	r3, #25
    13b0:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posY};
    13b4:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    13b8:	f24e 347c 	movw	r4, #58236	; 0xe37c
    13bc:	f2c2 0400 	movt	r4, #8192	; 0x2000
    13c0:	4620      	mov	r0, r4
    13c2:	a903      	add	r1, sp, #12
    13c4:	f04f 0201 	mov.w	r2, #1
    13c8:	f000 ff3a 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    13cc:	4620      	mov	r0, r4
    13ce:	a902      	add	r1, sp, #8
    13d0:	f04f 0201 	mov.w	r2, #1
    13d4:	f000 ff34 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    13d8:	4620      	mov	r0, r4
    13da:	a901      	add	r1, sp, #4
    13dc:	f04f 0201 	mov.w	r2, #1
    13e0:	f000 ff2e 	bl	2240 <MSS_UART_polled_tx>
	}
    13e4:	b004      	add	sp, #16
    13e6:	bd10      	pop	{r4, pc}

000013e8 <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
    13e8:	b510      	push	{r4, lr}
    13ea:	b084      	sub	sp, #16
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
    13ec:	f04f 037c 	mov.w	r3, #124	; 0x7c
    13f0:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x18};
    13f4:	f04f 0318 	mov.w	r3, #24
    13f8:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posX};
    13fc:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1400:	f24e 347c 	movw	r4, #58236	; 0xe37c
    1404:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1408:	4620      	mov	r0, r4
    140a:	a903      	add	r1, sp, #12
    140c:	f04f 0201 	mov.w	r2, #1
    1410:	f000 ff16 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    1414:	4620      	mov	r0, r4
    1416:	a902      	add	r1, sp, #8
    1418:	f04f 0201 	mov.w	r2, #1
    141c:	f000 ff10 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1420:	4620      	mov	r0, r4
    1422:	a901      	add	r1, sp, #4
    1424:	f04f 0201 	mov.w	r2, #1
    1428:	f000 ff0a 	bl	2240 <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
    142c:	b004      	add	sp, #16
    142e:	bd10      	pop	{r4, pc}

00001430 <LCD_setPos>:
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
    1430:	b510      	push	{r4, lr}
    1432:	460c      	mov	r4, r1
		LCD_setX(posX);
    1434:	f7ff ffd8 	bl	13e8 <LCD_setX>
		LCD_setY(posY);
    1438:	4620      	mov	r0, r4
    143a:	f7ff ffb1 	bl	13a0 <LCD_setY>
	}
    143e:	bd10      	pop	{r4, pc}

00001440 <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
    1440:	b510      	push	{r4, lr}
    1442:	b082      	sub	sp, #8
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
    1444:	f04f 037c 	mov.w	r3, #124	; 0x7c
    1448:	f88d 3004 	strb.w	r3, [sp, #4]
		uint8_t message2[] = {0x00};
    144c:	f04f 0300 	mov.w	r3, #0
    1450:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1454:	f24e 347c 	movw	r4, #58236	; 0xe37c
    1458:	f2c2 0400 	movt	r4, #8192	; 0x2000
    145c:	4620      	mov	r0, r4
    145e:	a901      	add	r1, sp, #4
    1460:	f04f 0201 	mov.w	r2, #1
    1464:	f000 feec 	bl	2240 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    1468:	4620      	mov	r0, r4
    146a:	4669      	mov	r1, sp
    146c:	f04f 0201 	mov.w	r2, #1
    1470:	f000 fee6 	bl	2240 <MSS_UART_polled_tx>
	}
    1474:	b002      	add	sp, #8
    1476:	bd10      	pop	{r4, pc}

00001478 <LCD_printStr>:
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
	
	void LCD_printStr(char Str[78])
	{
    1478:	b508      	push	{r3, lr}
    147a:	4601      	mov	r1, r0
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
    147c:	f24e 307c 	movw	r0, #58236	; 0xe37c
    1480:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1484:	f000 ff4e 	bl	2324 <MSS_UART_polled_tx_string>
	}
    1488:	bd08      	pop	{r3, pc}
    148a:	bf00      	nop

0000148c <LCD_init>:
#include "LCD.h"
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
    148c:	b508      	push	{r3, lr}
		MSS_UART_init(
    148e:	f24e 307c 	movw	r0, #58236	; 0xe37c
    1492:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1496:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
    149a:	f04f 0203 	mov.w	r2, #3
    149e:	f000 fdcd 	bl	203c <MSS_UART_init>
			&g_mss_uart1,
			MSS_UART_115200_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
    14a2:	bd08      	pop	{r3, pc}

000014a4 <Pixy_init>:
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    14a4:	b510      	push	{r4, lr}
    14a6:	b082      	sub	sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
    14a8:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
    14ac:	f003 fbe4 	bl	4c78 <malloc>
    14b0:	f24e 3374 	movw	r3, #58228	; 0xe374
    14b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14b8:	6018      	str	r0, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
    14ba:	f24e 34cc 	movw	r4, #58316	; 0xe3cc
    14be:	f2c2 0400 	movt	r4, #8192	; 0x2000
    14c2:	4620      	mov	r0, r4
    14c4:	f001 f92c 	bl	2720 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
    14c8:	f04f 0308 	mov.w	r3, #8
    14cc:	9300      	str	r3, [sp, #0]
    14ce:	4620      	mov	r0, r4
    14d0:	f04f 0100 	mov.w	r1, #0
    14d4:	460a      	mov	r2, r1
    14d6:	f04f 0307 	mov.w	r3, #7
    14da:	f001 fa6b 	bl	29b4 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
    14de:	b002      	add	sp, #8
    14e0:	bd10      	pop	{r4, pc}
    14e2:	bf00      	nop

000014e4 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
    14e4:	b538      	push	{r3, r4, r5, lr}
    14e6:	4605      	mov	r5, r0

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    14e8:	f24e 34cc 	movw	r4, #58316	; 0xe3cc
    14ec:	f2c2 0400 	movt	r4, #8192	; 0x2000
    14f0:	4620      	mov	r0, r4
    14f2:	f04f 0100 	mov.w	r1, #0
    14f6:	f001 faed 	bl	2ad4 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
    14fa:	4620      	mov	r0, r4
    14fc:	4629      	mov	r1, r5
    14fe:	f001 fbb5 	bl	2c6c <MSS_SPI_transfer_frame>
    1502:	4605      	mov	r5, r0
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1504:	4620      	mov	r0, r4
    1506:	f04f 0100 	mov.w	r1, #0
    150a:	f001 fb67 	bl	2bdc <MSS_SPI_clear_slave_select>

    return in_rx;
}
    150e:	b2e8      	uxtb	r0, r5
    1510:	bd38      	pop	{r3, r4, r5, pc}
    1512:	bf00      	nop

00001514 <getWord>:

uint16_t getWord() {
    1514:	b510      	push	{r4, lr}
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
    1516:	f24e 23a9 	movw	r3, #58025	; 0xe2a9
    151a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    151e:	781b      	ldrb	r3, [r3, #0]
    1520:	b32b      	cbz	r3, 156e <getWord+0x5a>
        w = getByte(PIXY_SYNC_BYTE_DATA);
    1522:	f04f 005b 	mov.w	r0, #91	; 0x5b
    1526:	f7ff ffdd 	bl	14e4 <getByte>
        cout = g_outBuf[g_outReadIndex++];
    152a:	f24e 23a8 	movw	r3, #58024	; 0xe2a8
    152e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1532:	7819      	ldrb	r1, [r3, #0]
    1534:	f24e 22b0 	movw	r2, #58032	; 0xe2b0
    1538:	f2c2 0200 	movt	r2, #8192	; 0x2000
    153c:	5c52      	ldrb	r2, [r2, r1]
    153e:	f101 0101 	add.w	r1, r1, #1
    1542:	b2c9      	uxtb	r1, r1
    1544:	7019      	strb	r1, [r3, #0]
        g_outLen--;
    1546:	f24e 23a9 	movw	r3, #58025	; 0xe2a9
    154a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    154e:	f893 c000 	ldrb.w	ip, [r3]
    1552:	f10c 3cff 	add.w	ip, ip, #4294967295
    1556:	f883 c000 	strb.w	ip, [r3]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
    155a:	2940      	cmp	r1, #64	; 0x40
    155c:	d10d      	bne.n	157a <getWord+0x66>
            g_outReadIndex = 0;
    155e:	f24e 23a8 	movw	r3, #58024	; 0xe2a8
    1562:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1566:	f04f 0100 	mov.w	r1, #0
    156a:	7019      	strb	r1, [r3, #0]
    156c:	e005      	b.n	157a <getWord+0x66>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
    156e:	f04f 005a 	mov.w	r0, #90	; 0x5a
    1572:	f7ff ffb7 	bl	14e4 <getByte>
    1576:	f04f 0200 	mov.w	r2, #0

    w <<= 8;
    157a:	ea4f 2400 	mov.w	r4, r0, lsl #8
    157e:	b2a4      	uxth	r4, r4
    c = getByte(cout);  // send out data byte
    1580:	4610      	mov	r0, r2
    1582:	f7ff ffaf 	bl	14e4 <getByte>
    1586:	ea40 0004 	orr.w	r0, r0, r4
    w |= c;

    return w;
}
    158a:	b280      	uxth	r0, r0
    158c:	bd10      	pop	{r4, pc}
    158e:	bf00      	nop

00001590 <Pixy_get_start>:
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}

int Pixy_get_start(void) {
    1590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    1594:	f7ff ffbe 	bl	1514 <getWord>
    1598:	f64f 74ff 	movw	r4, #65535	; 0xffff
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
    159c:	f64a 2555 	movw	r5, #43605	; 0xaa55
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
    15a0:	f64a 2756 	movw	r7, #43606	; 0xaa56
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
    15a4:	f245 56aa 	movw	r6, #21930	; 0x55aa
            getByte(0);  // we're out of sync! (backwards)
    15a8:	f04f 0800 	mov.w	r8, #0
    15ac:	e006      	b.n	15bc <Pixy_get_start+0x2c>
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    15ae:	f7ff ffb1 	bl	1514 <getWord>
        if (w == 0 && lastw == 0)
    15b2:	ea44 0300 	orr.w	r3, r4, r0
    15b6:	b29b      	uxth	r3, r3
    15b8:	2b00      	cmp	r3, #0
    15ba:	d02c      	beq.n	1616 <Pixy_get_start+0x86>
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
    15bc:	42ac      	cmp	r4, r5
    15be:	bf14      	ite	ne
    15c0:	2400      	movne	r4, #0
    15c2:	2401      	moveq	r4, #1
    15c4:	42a8      	cmp	r0, r5
    15c6:	bf14      	ite	ne
    15c8:	2300      	movne	r3, #0
    15ca:	f004 0301 	andeq.w	r3, r4, #1
    15ce:	b153      	cbz	r3, 15e6 <Pixy_get_start+0x56>
            g_blockType = NORMAL_BLOCK;
    15d0:	f24e 3378 	movw	r3, #58232	; 0xe378
    15d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15d8:	f04f 0200 	mov.w	r2, #0
    15dc:	701a      	strb	r2, [r3, #0]
    15de:	f04f 0001 	mov.w	r0, #1
            return 1;  // code found!
    15e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
    15e6:	42b8      	cmp	r0, r7
    15e8:	bf14      	ite	ne
    15ea:	2400      	movne	r4, #0
    15ec:	f004 0401 	andeq.w	r4, r4, #1
    15f0:	b144      	cbz	r4, 1604 <Pixy_get_start+0x74>
            g_blockType = CC_BLOCK;  // found color code block
    15f2:	f24e 3378 	movw	r3, #58232	; 0xe378
    15f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15fa:	f04f 0001 	mov.w	r0, #1
    15fe:	7018      	strb	r0, [r3, #0]
            return 1;
    1600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        } else if (w == PIXY_START_WORDX)
    1604:	42b0      	cmp	r0, r6
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    1606:	bf18      	it	ne
    1608:	4604      	movne	r4, r0
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
    160a:	d1d0      	bne.n	15ae <Pixy_get_start+0x1e>
            getByte(0);  // we're out of sync! (backwards)
    160c:	4640      	mov	r0, r8
    160e:	f7ff ff69 	bl	14e4 <getByte>
    1612:	4634      	mov	r4, r6
    1614:	e7cb      	b.n	15ae <Pixy_get_start+0x1e>
    1616:	f04f 0000 	mov.w	r0, #0

        lastw = w;
    }
}
    161a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    161e:	bf00      	nop

00001620 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
    1620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1624:	b083      	sub	sp, #12
    1626:	9000      	str	r0, [sp, #0]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
    1628:	f24e 23ac 	movw	r3, #58028	; 0xe2ac
    162c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1630:	681b      	ldr	r3, [r3, #0]
    1632:	b91b      	cbnz	r3, 163c <Pixy_get_blocks+0x1c>
        if (Pixy_get_start() == 0)
    1634:	f7ff ffac 	bl	1590 <Pixy_get_start>
    1638:	b938      	cbnz	r0, 164a <Pixy_get_blocks+0x2a>
    163a:	e092      	b.n	1762 <Pixy_get_blocks+0x142>
            return 0;
    } else
        g_skipStart = 0;
    163c:	f24e 23ac 	movw	r3, #58028	; 0xe2ac
    1640:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1644:	f04f 0200 	mov.w	r2, #0
    1648:	601a      	str	r2, [r3, #0]
    164a:	f04f 0600 	mov.w	r6, #0
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
    164e:	f24e 3b74 	movw	fp, #58228	; 0xe374
    1652:	f2c2 0b00 	movt	fp, #8192	; 0x2000

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    1656:	f24e 3778 	movw	r7, #58232	; 0xe378
    165a:	f2c2 0700 	movt	r7, #8192	; 0x2000

        // check checksum
        if (checksum == sum)
            blockCount++;
        else
            printf("checksum error!\n");
    165e:	f24c 0288 	movw	r2, #49288	; 0xc088
    1662:	f2c0 0200 	movt	r2, #0
    1666:	9201      	str	r2, [sp, #4]
    1668:	e06e      	b.n	1748 <Pixy_get_blocks+0x128>
    } else
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
    166a:	f7ff ff53 	bl	1514 <getWord>
    166e:	4680      	mov	r8, r0
        if (checksum ==
    1670:	f64a 2355 	movw	r3, #43605	; 0xaa55
    1674:	4298      	cmp	r0, r3
    1676:	d10e      	bne.n	1696 <Pixy_get_blocks+0x76>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
    1678:	f24e 23ac 	movw	r3, #58028	; 0xe2ac
    167c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1680:	f04f 0201 	mov.w	r2, #1
    1684:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
    1686:	f24e 3378 	movw	r3, #58232	; 0xe378
    168a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    168e:	f04f 0200 	mov.w	r2, #0
    1692:	701a      	strb	r2, [r3, #0]
            return blockCount;
    1694:	e067      	b.n	1766 <Pixy_get_blocks+0x146>
        } else if (checksum == PIXY_START_WORD_CC) {
    1696:	f64a 2256 	movw	r2, #43606	; 0xaa56
    169a:	4290      	cmp	r0, r2
    169c:	d10c      	bne.n	16b8 <Pixy_get_blocks+0x98>
            g_skipStart = 1;
    169e:	f24e 23ac 	movw	r3, #58028	; 0xe2ac
    16a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16a6:	f04f 0201 	mov.w	r2, #1
    16aa:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
    16ac:	f24e 3378 	movw	r3, #58232	; 0xe378
    16b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16b4:	701a      	strb	r2, [r3, #0]
            return blockCount;
    16b6:	e056      	b.n	1766 <Pixy_get_blocks+0x146>
        } else if (checksum == 0)
    16b8:	2800      	cmp	r0, #0
    16ba:	d054      	beq.n	1766 <Pixy_get_blocks+0x146>
            return blockCount;

        block = g_blocks + blockCount;
    16bc:	eb06 0946 	add.w	r9, r6, r6, lsl #1
    16c0:	f8db 3000 	ldr.w	r3, [fp]
    16c4:	eb03 0989 	add.w	r9, r3, r9, lsl #2
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    16c8:	f7ff ff24 	bl	1514 <getWord>
            sum += w;
            *((uint16_t *)block + i) = w;
    16cc:	f8a9 0000 	strh.w	r0, [r9]
    16d0:	4605      	mov	r5, r0
    16d2:	f04f 0401 	mov.w	r4, #1
    16d6:	46c2      	mov	sl, r8
    16d8:	46b0      	mov	r8, r6
    16da:	464e      	mov	r6, r9
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    16dc:	783a      	ldrb	r2, [r7, #0]
    16de:	2c04      	cmp	r4, #4
    16e0:	bfd4      	ite	le
    16e2:	2300      	movle	r3, #0
    16e4:	2301      	movgt	r3, #1
    16e6:	2a00      	cmp	r2, #0
    16e8:	bf14      	ite	ne
    16ea:	2300      	movne	r3, #0
    16ec:	f003 0301 	andeq.w	r3, r3, #1
    16f0:	b133      	cbz	r3, 1700 <Pixy_get_blocks+0xe0>
    16f2:	4646      	mov	r6, r8
    16f4:	46d0      	mov	r8, sl
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
    16f6:	f04f 0300 	mov.w	r3, #0
    16fa:	f8a9 300a 	strh.w	r3, [r9, #10]
                break;
    16fe:	e00b      	b.n	1718 <Pixy_get_blocks+0xf8>
            }
            w = getWord();
    1700:	f7ff ff08 	bl	1514 <getWord>
            sum += w;
    1704:	4405      	add	r5, r0
    1706:	b2ad      	uxth	r5, r5
            *((uint16_t *)block + i) = w;
    1708:	f826 0014 	strh.w	r0, [r6, r4, lsl #1]
    170c:	f104 0401 	add.w	r4, r4, #1
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
    1710:	2c06      	cmp	r4, #6
    1712:	d1e3      	bne.n	16dc <Pixy_get_blocks+0xbc>
    1714:	4646      	mov	r6, r8
    1716:	46d0      	mov	r8, sl
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
    1718:	4545      	cmp	r5, r8
            blockCount++;
    171a:	bf04      	itt	eq
    171c:	3601      	addeq	r6, #1
    171e:	b2b6      	uxtheq	r6, r6
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
    1720:	d002      	beq.n	1728 <Pixy_get_blocks+0x108>
            blockCount++;
        else
            printf("checksum error!\n");
    1722:	9801      	ldr	r0, [sp, #4]
    1724:	f003 ff26 	bl	5574 <puts>

        w = getWord();
    1728:	f7ff fef4 	bl	1514 <getWord>
        if (w == PIXY_START_WORD)
    172c:	f64a 2255 	movw	r2, #43605	; 0xaa55
    1730:	4290      	cmp	r0, r2
            g_blockType = NORMAL_BLOCK;
    1732:	bf04      	itt	eq
    1734:	2300      	moveq	r3, #0
    1736:	703b      	strbeq	r3, [r7, #0]
            blockCount++;
        else
            printf("checksum error!\n");

        w = getWord();
        if (w == PIXY_START_WORD)
    1738:	d006      	beq.n	1748 <Pixy_get_blocks+0x128>
            g_blockType = NORMAL_BLOCK;
        else if (w == PIXY_START_WORD_CC)
    173a:	f64a 2256 	movw	r2, #43606	; 0xaa56
    173e:	4290      	cmp	r0, r2
    1740:	d111      	bne.n	1766 <Pixy_get_blocks+0x146>
            g_blockType = CC_BLOCK;
    1742:	f04f 0301 	mov.w	r3, #1
    1746:	703b      	strb	r3, [r7, #0]
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
    1748:	2e63      	cmp	r6, #99	; 0x63
    174a:	bf8c      	ite	hi
    174c:	2300      	movhi	r3, #0
    174e:	2301      	movls	r3, #1
    1750:	9a00      	ldr	r2, [sp, #0]
    1752:	4296      	cmp	r6, r2
    1754:	bf2c      	ite	cs
    1756:	2300      	movcs	r3, #0
    1758:	f003 0301 	andcc.w	r3, r3, #1
    175c:	2b00      	cmp	r3, #0
    175e:	d184      	bne.n	166a <Pixy_get_blocks+0x4a>
    1760:	e002      	b.n	1768 <Pixy_get_blocks+0x148>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
    1762:	f04f 0600 	mov.w	r6, #0
    1766:	4630      	mov	r0, r6
    1768:	b003      	add	sp, #12
    176a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    176e:	bf00      	nop

00001770 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
    1770:	b510      	push	{r4, lr}
    1772:	4604      	mov	r4, r0

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
    1774:	f04f 0001 	mov.w	r0, #1
    1778:	f7ff ff52 	bl	1620 <Pixy_get_blocks>
    177c:	b910      	cbnz	r0, 1784 <Pixy_get_target_location+0x14>
    177e:	f04f 30ff 	mov.w	r0, #4294967295
    1782:	bd10      	pop	{r4, pc}
        return -1;
    }

    target->x = g_blocks[0].x;
    1784:	f24e 3374 	movw	r3, #58228	; 0xe374
    1788:	f2c2 0300 	movt	r3, #8192	; 0x2000
    178c:	681a      	ldr	r2, [r3, #0]
    178e:	8852      	ldrh	r2, [r2, #2]
    1790:	8022      	strh	r2, [r4, #0]
    target->y = g_blocks[0].y;
    1792:	681b      	ldr	r3, [r3, #0]
    1794:	889b      	ldrh	r3, [r3, #4]
    1796:	8063      	strh	r3, [r4, #2]
    1798:	f04f 0000 	mov.w	r0, #0

    return 0;
}
    179c:	bd10      	pop	{r4, pc}
    179e:	bf00      	nop

000017a0 <get_distance>:

#include "dsensor_driver.h"

// read current distance
float get_distance()
{
    17a0:	b508      	push	{r3, lr}
	volatile uint32_t* distance_count = (volatile uint32_t*)DSNSR_ADDR;
	float distance = (*distance_count) * MULTIPLIER;
    17a2:	f240 2300 	movw	r3, #512	; 0x200
    17a6:	f2c4 0305 	movt	r3, #16389	; 0x4005
    17aa:	6818      	ldr	r0, [r3, #0]
    17ac:	f002 fcbe 	bl	412c <__aeabi_ui2d>
    17b0:	a303      	add	r3, pc, #12	; (adr r3, 17c0 <get_distance+0x20>)
    17b2:	e9d3 2300 	ldrd	r2, r3, [r3]
    17b6:	f002 fd2f 	bl	4218 <__aeabi_dmul>
    17ba:	f002 ff5f 	bl	467c <__aeabi_d2f>
	return distance;
}
    17be:	bd08      	pop	{r3, pc}
    17c0:	69346daf 	.word	0x69346daf
    17c4:	3ebcfd3c 	.word	0x3ebcfd3c

000017c8 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
    17c8:	b508      	push	{r3, lr}
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
    17ca:	f240 0100 	movw	r1, #0
    17ce:	f2c4 0105 	movt	r1, #16389	; 0x4005
    17d2:	f04f 0204 	mov.w	r2, #4
    17d6:	f003 fd29 	bl	522c <memcpy>
}
    17da:	bd08      	pop	{r3, pc}

000017dc <n64_reset>:

// send a reset signal
void n64_reset()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_RESET;
    17dc:	f240 0300 	movw	r3, #0
    17e0:	f2c4 0305 	movt	r3, #16389	; 0x4005
    17e4:	f04f 02ff 	mov.w	r2, #255	; 0xff
    17e8:	601a      	str	r2, [r3, #0]
}
    17ea:	4770      	bx	lr

000017ec <n64_enable>:

// enable button polling
void n64_enable()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_GET_BUTTONS;
    17ec:	f240 0300 	movw	r3, #0
    17f0:	f2c4 0305 	movt	r3, #16389	; 0x4005
    17f4:	f04f 0201 	mov.w	r2, #1
    17f8:	601a      	str	r2, [r3, #0]
}
    17fa:	4770      	bx	lr

000017fc <_map_n64_to_pwm_val>:

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
    17fc:	f100 0306 	add.w	r3, r0, #6
    1800:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    1804:	2b0c      	cmp	r3, #12
    1806:	bf98      	it	ls
    1808:	2000      	movls	r0, #0
    180a:	f06f 034f 	mvn.w	r3, #79	; 0x4f
    180e:	4298      	cmp	r0, r3
    1810:	bfb8      	it	lt
    1812:	4618      	movlt	r0, r3
    1814:	2850      	cmp	r0, #80	; 0x50
    1816:	bfa8      	it	ge
    1818:	2050      	movge	r0, #80	; 0x50
    181a:	f644 13f0 	movw	r3, #18928	; 0x49f0
    181e:	f2c0 0302 	movt	r3, #2
	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
}
    1822:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    1826:	fb02 3010 	mls	r0, r2, r0, r3
    182a:	4770      	bx	lr

0000182c <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
    182c:	b538      	push	{r3, r4, r5, lr}
    182e:	4605      	mov	r5, r0
    1830:	460c      	mov	r4, r1

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
    1832:	f990 0002 	ldrsb.w	r0, [r0, #2]
    1836:	f7ff ffe1 	bl	17fc <_map_n64_to_pwm_val>
    183a:	6020      	str	r0, [r4, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
    183c:	f995 0003 	ldrsb.w	r0, [r5, #3]
    1840:	f7ff ffdc 	bl	17fc <_map_n64_to_pwm_val>
    1844:	6060      	str	r0, [r4, #4]
}
    1846:	bd38      	pop	{r3, r4, r5, pc}

00001848 <set_x_servo_analog_pw>:
#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
    1848:	f64d 5344 	movw	r3, #56644	; 0xdd44
    184c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1850:	681b      	ldr	r3, [r3, #0]
    1852:	4298      	cmp	r0, r3
    1854:	d009      	beq.n	186a <set_x_servo_analog_pw+0x22>
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
    1856:	f240 1300 	movw	r3, #256	; 0x100
    185a:	f2c4 0305 	movt	r3, #16389	; 0x4005
    185e:	6018      	str	r0, [r3, #0]

    current_pw = new_pw;
    1860:	f64d 5344 	movw	r3, #56644	; 0xdd44
    1864:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1868:	6018      	str	r0, [r3, #0]
    186a:	4770      	bx	lr

0000186c <set_y_servo_analog_pw>:
}

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
    186c:	f64d 5348 	movw	r3, #56648	; 0xdd48
    1870:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1874:	681b      	ldr	r3, [r3, #0]
    1876:	4298      	cmp	r0, r3
    1878:	d009      	beq.n	188e <set_y_servo_analog_pw+0x22>
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
    187a:	f240 1340 	movw	r3, #320	; 0x140
    187e:	f2c4 0305 	movt	r3, #16389	; 0x4005
    1882:	6018      	str	r0, [r3, #0]

    current_pw = new_pw;
    1884:	f64d 5348 	movw	r3, #56648	; 0xdd48
    1888:	f2c2 0300 	movt	r3, #8192	; 0x2000
    188c:	6018      	str	r0, [r3, #0]
    188e:	4770      	bx	lr

00001890 <disp_upd_finish>:
}

//Clear the way for subsequent calls to update
//This guy should free the initial argument
void disp_upd_finish(void* u_arg_v){
	g_disp_update_lock = 0;
    1890:	f24e 3368 	movw	r3, #58216	; 0xe368
    1894:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1898:	f04f 0200 	mov.w	r2, #0
    189c:	701a      	strb	r2, [r3, #0]
	DBG("cleaning up update");
	//upd_disp_arg_t* u_arg = (upd_dist_arg_t*) u_arg_v;

}
    189e:	4770      	bx	lr

000018a0 <disp_scale_x>:
*/

/*
* pixy_x will be between 0 and 319
*/
uint8_t disp_scale_x(uint16_t pixy_x){
    18a0:	b508      	push	{r3, lr}
    18a2:	f002 fff1 	bl	4888 <__aeabi_ui2f>
    18a6:	f641 3149 	movw	r1, #6985	; 0x1b49
    18aa:	f6c3 61a2 	movt	r1, #16034	; 0x3ea2
    18ae:	f003 f843 	bl	4938 <__aeabi_fmul>
    18b2:	f003 f991 	bl	4bd8 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_X_MAX/ (float) PIXY_X_MAX;
	float scaled_value = (float) pixy_x * pixy_to_lcd;

	//DBG("scaled x val: %d, original: %d", (uint8_t) scaled_value, pixy_x);
	return (uint8_t) scaled_value;
}
    18b6:	b2c0      	uxtb	r0, r0
    18b8:	bd08      	pop	{r3, pc}
    18ba:	bf00      	nop

000018bc <disp_scale_y>:

/*
 * pixy_t will be between 0 and 199
 */
uint8_t disp_scale_y(uint16_t pixy_y){
    18bc:	b508      	push	{r3, lr}
    18be:	f002 ffe3 	bl	4888 <__aeabi_ui2f>
    18c2:	f64f 4124 	movw	r1, #64548	; 0xfc24
    18c6:	f6c3 61e4 	movt	r1, #16100	; 0x3ee4
    18ca:	f003 f835 	bl	4938 <__aeabi_fmul>
    18ce:	f003 f983 	bl	4bd8 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_Y_MAX/ (float) PIXY_Y_MAX;
	float scaled_value = (float) pixy_y * pixy_to_lcd;

	//DBG("scaled y val: %d, original: %d", (uint8_t) scaled_value, pixy_y);
	return (uint8_t) scaled_value;
}
    18d2:	b2c0      	uxtb	r0, r0
    18d4:	bd08      	pop	{r3, pc}
    18d6:	bf00      	nop

000018d8 <disp_write_mode>:
	sprintf(num, "%03d", distance);
	LCD_printStr(num);
	//DBG("writing distance %u", distance);
}

void disp_write_mode(void *m_v){
    18d8:	b508      	push	{r3, lr}
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
    18da:	7803      	ldrb	r3, [r0, #0]
    18dc:	2b01      	cmp	r3, #1
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    18de:	f04f 0007 	mov.w	r0, #7
    18e2:	f04f 0148 	mov.w	r1, #72	; 0x48

void disp_write_mode(void *m_v){
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
    18e6:	d108      	bne.n	18fa <disp_write_mode+0x22>
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    18e8:	f7ff fda2 	bl	1430 <LCD_setPos>
		LCD_printStr(AUTO_STR);
    18ec:	f24c 0098 	movw	r0, #49304	; 0xc098
    18f0:	f2c0 0000 	movt	r0, #0
    18f4:	f7ff fdc0 	bl	1478 <LCD_printStr>
    18f8:	bd08      	pop	{r3, pc}
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    18fa:	f7ff fd99 	bl	1430 <LCD_setPos>
		LCD_printStr(MANUAL_STR);
    18fe:	f24c 00a0 	movw	r0, #49312	; 0xc0a0
    1902:	f2c0 0000 	movt	r0, #0
    1906:	f7ff fdb7 	bl	1478 <LCD_printStr>
    190a:	bd08      	pop	{r3, pc}

0000190c <disp_write_shots>:
}

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
    190c:	b510      	push	{r4, lr}
	upd_shots_arg_t* s = (upd_shots_arg_t*) s_v;
	uint8_t status = s->chamber_status;
    190e:	7804      	ldrb	r4, [r0, #0]
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
    1910:	f04f 0007 	mov.w	r0, #7
    1914:	f04f 0166 	mov.w	r1, #102	; 0x66
    1918:	f7ff fd8a 	bl	1430 <LCD_setPos>
	if(status == CHAMBER_LOADED){
    191c:	2c01      	cmp	r4, #1
		LCD_printStr(SHOTS_LOADED_STR);
    191e:	bf07      	ittee	eq
    1920:	f24c 00a8 	movweq	r0, #49320	; 0xc0a8
    1924:	f2c0 0000 	movteq	r0, #0
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
    1928:	f24c 00b0 	movwne	r0, #49328	; 0xc0b0
    192c:	f2c0 0000 	movtne	r0, #0
    1930:	f7ff fda2 	bl	1478 <LCD_printStr>
    1934:	bd10      	pop	{r4, pc}
    1936:	bf00      	nop

00001938 <disp_write_dist>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
    1938:	b530      	push	{r4, r5, lr}
    193a:	b083      	sub	sp, #12
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;

	uint8_t distance = d->dist;
    193c:	7805      	ldrb	r5, [r0, #0]
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X + CHAR_WIDTH, DIST_POS_Y - CHAR_HEIGHT);
    193e:	f04f 0007 	mov.w	r0, #7
    1942:	f04f 012a 	mov.w	r1, #42	; 0x2a
    1946:	f7ff fd73 	bl	1430 <LCD_setPos>
	sprintf(num, "%03d", distance);
    194a:	ac01      	add	r4, sp, #4
    194c:	4620      	mov	r0, r4
    194e:	f24c 01b8 	movw	r1, #49336	; 0xc0b8
    1952:	f2c0 0100 	movt	r1, #0
    1956:	462a      	mov	r2, r5
    1958:	f003 fe28 	bl	55ac <sprintf>
	LCD_printStr(num);
    195c:	4620      	mov	r0, r4
    195e:	f7ff fd8b 	bl	1478 <LCD_printStr>
	//DBG("writing distance %u", distance);
}
    1962:	b003      	add	sp, #12
    1964:	bd30      	pop	{r4, r5, pc}
    1966:	bf00      	nop

00001968 <disp_write_target>:


//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_target(void *t_v){
    1968:	b5f0      	push	{r4, r5, r6, r7, lr}
    196a:	b083      	sub	sp, #12
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
    196c:	6803      	ldr	r3, [r0, #0]
	circle_t* lasttarg = t->lasttarg;
    196e:	6845      	ldr	r5, [r0, #4]
	uint8_t tx = targ->x;
    1970:	781e      	ldrb	r6, [r3, #0]
	uint8_t ty = targ->y;
    1972:	785f      	ldrb	r7, [r3, #1]
	uint8_t ly;

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
    1974:	f24c 04b8 	movw	r4, #49336	; 0xc0b8
    1978:	f2c0 0400 	movt	r4, #0
    197c:	a801      	add	r0, sp, #4
    197e:	4621      	mov	r1, r4
    1980:	4632      	mov	r2, r6
    1982:	f003 fe13 	bl	55ac <sprintf>
	sprintf(vert, "%03d", ty);
    1986:	4668      	mov	r0, sp
    1988:	4621      	mov	r1, r4
    198a:	463a      	mov	r2, r7
    198c:	f003 fe0e 	bl	55ac <sprintf>
	//This just clears the whole screen, inefficient
	//LCD_eraseBlock(TARGET_UL_POS_X, TARGET_UL_POS_Y, TARGET_LR_POS_X, TARGET_LR_POS_Y); //Clear X:aaaY:bbb
	//LCD_eraseBlock(TARGET_BOX_X1+1, TARGET_BOX_Y1+1, TARGET_BOX_X2-1, TARGET_BOX_Y2-1); //Clear entire target area
	//erase last circle only if the second arg isn't null
	if(lasttarg != NULL){
    1990:	b16d      	cbz	r5, 19ae <disp_write_target+0x46>
		lx = lasttarg->x;
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
    1992:	7828      	ldrb	r0, [r5, #0]
    1994:	f100 0036 	add.w	r0, r0, #54	; 0x36
    1998:	7869      	ldrb	r1, [r5, #1]
    199a:	f101 0122 	add.w	r1, r1, #34	; 0x22
    199e:	b2c0      	uxtb	r0, r0
    19a0:	b2c9      	uxtb	r1, r1
    19a2:	f04f 0203 	mov.w	r2, #3
    19a6:	f04f 0300 	mov.w	r3, #0
    19aa:	f7ff fc11 	bl	11d0 <LCD_drawCircle>
	}
	//X:
	LCD_setPos(TARGET_HORZ_POS_X + TARGET_HORZ_STR_SZ*CHAR_WIDTH, TARGET_HORZ_POS_Y);
    19ae:	f04f 0060 	mov.w	r0, #96	; 0x60
    19b2:	f04f 010f 	mov.w	r1, #15
    19b6:	f7ff fd3b 	bl	1430 <LCD_setPos>
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
    19ba:	a801      	add	r0, sp, #4
    19bc:	f7ff fd5c 	bl	1478 <LCD_printStr>
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
    19c0:	f04f 0088 	mov.w	r0, #136	; 0x88
    19c4:	f04f 010f 	mov.w	r1, #15
    19c8:	f7ff fd32 	bl	1430 <LCD_setPos>
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
    19cc:	4668      	mov	r0, sp
    19ce:	f7ff fd53 	bl	1478 <LCD_printStr>

	//Draw the new target
	//add radius + 1 to prevent clipping with edges of target box
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
    19d2:	f106 0036 	add.w	r0, r6, #54	; 0x36
    19d6:	f107 0122 	add.w	r1, r7, #34	; 0x22
    19da:	b2c0      	uxtb	r0, r0
    19dc:	b2c9      	uxtb	r1, r1
    19de:	f04f 0203 	mov.w	r2, #3
    19e2:	f04f 0301 	mov.w	r3, #1
    19e6:	f7ff fbf3 	bl	11d0 <LCD_drawCircle>
	DBG("drawing target (%u,%u)", tx, ty);

}
    19ea:	b003      	add	sp, #12
    19ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19ee:	bf00      	nop

000019f0 <disp_update>:
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
    19f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock || u_arg_v == NULL 
    19f4:	f24e 3368 	movw	r3, #58216	; 0xe368
    19f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19fc:	781b      	ldrb	r3, [r3, #0]
    19fe:	4602      	mov	r2, r0
    1a00:	f1d0 0001 	rsbs	r0, r0, #1
    1a04:	bf38      	it	cc
    1a06:	2000      	movcc	r0, #0
    1a08:	2b00      	cmp	r3, #0
    1a0a:	bf0c      	ite	eq
    1a0c:	4603      	moveq	r3, r0
    1a0e:	f040 0301 	orrne.w	r3, r0, #1
    1a12:	2b00      	cmp	r3, #0
    1a14:	f040 80c5 	bne.w	1ba2 <disp_update+0x1b2>
		||u_arg_global->lcd_state == NULL || u_arg_global->last_state == NULL){//This will probably drop some updates, and idgaf
    1a18:	6813      	ldr	r3, [r2, #0]
    1a1a:	2b00      	cmp	r3, #0
    1a1c:	f000 80c1 	beq.w	1ba2 <disp_update+0x1b2>
    1a20:	6853      	ldr	r3, [r2, #4]
    1a22:	2b00      	cmp	r3, #0
    1a24:	f000 80bd 	beq.w	1ba2 <disp_update+0x1b2>
		//	free(u_arg_global->last_state);
		DBG("upd in progress or arg is NULL");
	//	free(u_arg_v);
		return; //add frees
	}
	g_disp_update_lock = 1;
    1a28:	f24e 3368 	movw	r3, #58216	; 0xe368
    1a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a30:	f04f 0101 	mov.w	r1, #1
    1a34:	7019      	strb	r1, [r3, #0]

	DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	//upd_disp_arg_t *u_arg = malloc(sizeof(upd_disp_arg_t));
	u_arg = *u_arg_global;
    1a36:	f24e 330c 	movw	r3, #58124	; 0xe30c
    1a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a3e:	e892 0003 	ldmia.w	r2, {r0, r1}
    1a42:	e883 0003 	stmia.w	r3, {r0, r1}

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
    1a46:	4603      	mov	r3, r0
	lcd_screen_state_t* last_state = u_arg.last_state;
    1a48:	460c      	mov	r4, r1
	//circle_t *targ = lcd_state->target_pos;
	//circle_t *lasttarg = last_state->target_pos;
	//circle_t *targ = malloc(sizeof(circle_t));
	//circle_t *lasttarg = NULL;

	uint8_t dist 		= lcd_state->distance;
    1a4a:	7906      	ldrb	r6, [r0, #4]
	uint8_t chamber_status = lcd_state->chamber_status;
    1a4c:	7947      	ldrb	r7, [r0, #5]
	uint8_t mode 		= lcd_state->target_mode;
    1a4e:	f890 a006 	ldrb.w	sl, [r0, #6]
	//upd_targ_arg_t* t_arg = NULL;
	//upd_dist_arg_t* d_arg = NULL;
	//upd_shots_arg_t* s_arg = NULL;
	//upd_mode_arg_t* m_arg = NULL;

	targ = *(lcd_state->target_pos);
    1a52:	f24e 20f0 	movw	r0, #58096	; 0xe2f0
    1a56:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a5a:	6819      	ldr	r1, [r3, #0]
    1a5c:	f04f 0203 	mov.w	r2, #3
    1a60:	f003 fbe4 	bl	522c <memcpy>
	
	if(last_state){
    1a64:	b1c4      	cbz	r4, 1a98 <disp_update+0xa8>
		//lasttarg = malloc(sizeof(circle_t));
		lasttarg = *(last_state->target_pos);
    1a66:	f24e 25fc 	movw	r5, #58108	; 0xe2fc
    1a6a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    1a6e:	4628      	mov	r0, r5
    1a70:	6821      	ldr	r1, [r4, #0]
    1a72:	f04f 0203 	mov.w	r2, #3
    1a76:	f003 fbd9 	bl	522c <memcpy>

		lastdist= last_state->distance;
    1a7a:	f894 8004 	ldrb.w	r8, [r4, #4]
 		lastchamber = last_state->chamber_status;
    1a7e:	f894 9005 	ldrb.w	r9, [r4, #5]
 		lastmode= last_state->target_mode;
    1a82:	f894 b006 	ldrb.w	fp, [r4, #6]
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	//t_arg = malloc(sizeof(upd_targ_arg_t));
	if(last_state){
		if(targ.x != lasttarg.x || targ.y != lasttarg.y){
    1a86:	f24e 23f0 	movw	r3, #58096	; 0xe2f0
    1a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a8e:	781a      	ldrb	r2, [r3, #0]
    1a90:	782b      	ldrb	r3, [r5, #0]
    1a92:	429a      	cmp	r2, r3
    1a94:	d128      	bne.n	1ae8 <disp_update+0xf8>
    1a96:	e01b      	b.n	1ad0 <disp_update+0xe0>

		lastdist= last_state->distance;
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
	} else { //force update
		lastdist = dist+1;
    1a98:	f106 0801 	add.w	r8, r6, #1
    1a9c:	fa5f f888 	uxtb.w	r8, r8
		lastchamber = (chamber_status ? 0 : 1);
    1aa0:	f1d7 0901 	rsbs	r9, r7, #1
    1aa4:	bf38      	it	cc
    1aa6:	f04f 0900 	movcc.w	r9, #0
		lastmode = mode+1;
    1aaa:	f10a 0b01 	add.w	fp, sl, #1
    1aae:	fa5f fb8b 	uxtb.w	fp, fp
			t_arg.lasttarg = &lasttarg;
			disp_write_target(&t_arg);
		}
	}
	else{
		t_arg.targ = &targ;
    1ab2:	f24e 3004 	movw	r0, #58116	; 0xe304
    1ab6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1aba:	f24e 23f0 	movw	r3, #58096	; 0xe2f0
    1abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ac2:	6003      	str	r3, [r0, #0]
		t_arg.lasttarg = NULL;
    1ac4:	f04f 0300 	mov.w	r3, #0
    1ac8:	6043      	str	r3, [r0, #4]
		disp_write_target(&t_arg);
    1aca:	f7ff ff4d 	bl	1968 <disp_write_target>
    1ace:	e01b      	b.n	1b08 <disp_update+0x118>
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	//t_arg = malloc(sizeof(upd_targ_arg_t));
	if(last_state){
		if(targ.x != lasttarg.x || targ.y != lasttarg.y){
    1ad0:	f24e 22f0 	movw	r2, #58096	; 0xe2f0
    1ad4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1ad8:	f24e 23fc 	movw	r3, #58108	; 0xe2fc
    1adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ae0:	7852      	ldrb	r2, [r2, #1]
    1ae2:	785b      	ldrb	r3, [r3, #1]
    1ae4:	429a      	cmp	r2, r3
    1ae6:	d00f      	beq.n	1b08 <disp_update+0x118>
			t_arg.targ = &targ;
    1ae8:	f24e 3004 	movw	r0, #58116	; 0xe304
    1aec:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1af0:	f24e 23f0 	movw	r3, #58096	; 0xe2f0
    1af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1af8:	6003      	str	r3, [r0, #0]
			t_arg.lasttarg = &lasttarg;
    1afa:	f24e 23fc 	movw	r3, #58108	; 0xe2fc
    1afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b02:	6043      	str	r3, [r0, #4]
			disp_write_target(&t_arg);
    1b04:	f7ff ff30 	bl	1968 <disp_write_target>
	//refreshes its display
	//
	//Therefore, all arguments must be malloc'd to avoid problems w/stack
	//cleanup
	uint8_t upd_dur = TRG_DELAY_MS;
	if(dist != lastdist){ //Add to timer queue
    1b08:	4546      	cmp	r6, r8
    1b0a:	bf08      	it	eq
    1b0c:	240a      	moveq	r4, #10
    1b0e:	d012      	beq.n	1b36 <disp_update+0x146>
		DBG("adding distance update to fire in %u ms", upd_dur);
		//d_arg = malloc(sizeof(upd_dist_arg_t));
		d_arg.dist = dist;
    1b10:	f24e 24f4 	movw	r4, #58100	; 0xe2f4
    1b14:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1b18:	7026      	strb	r6, [r4, #0]
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
    1b1a:	f04f 000a 	mov.w	r0, #10
    1b1e:	f000 f8ef 	bl	1d00 <to_ticks>
    1b22:	4602      	mov	r2, r0
    1b24:	f641 1039 	movw	r0, #6457	; 0x1939
    1b28:	f2c0 0000 	movt	r0, #0
    1b2c:	4621      	mov	r1, r4
    1b2e:	f000 f90f 	bl	1d50 <add_timer_single>
    1b32:	f04f 0414 	mov.w	r4, #20
		//disp_write_dist(d_arg);
		upd_dur += DIST_DELAY_MS;
	}
	if(chamber_status != lastchamber){
    1b36:	454f      	cmp	r7, r9
    1b38:	d012      	beq.n	1b60 <disp_update+0x170>
		DBG("adding shots update to fire in %u ms", upd_dur);
		//s_arg = malloc(sizeof(upd_shots_arg_t));
		s_arg.chamber_status = chamber_status;
    1b3a:	f24e 3500 	movw	r5, #58112	; 0xe300
    1b3e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    1b42:	702f      	strb	r7, [r5, #0]
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
    1b44:	4620      	mov	r0, r4
    1b46:	f000 f8db 	bl	1d00 <to_ticks>
    1b4a:	4602      	mov	r2, r0
    1b4c:	f641 100d 	movw	r0, #6413	; 0x190d
    1b50:	f2c0 0000 	movt	r0, #0
    1b54:	4629      	mov	r1, r5
    1b56:	f000 f8fb 	bl	1d50 <add_timer_single>
		//disp_write_shots(shots);
		upd_dur += SHOTS_DELAY_MS;
    1b5a:	f104 040a 	add.w	r4, r4, #10
    1b5e:	b2e4      	uxtb	r4, r4
	}
	if(mode != lastmode){
    1b60:	45da      	cmp	sl, fp
    1b62:	d013      	beq.n	1b8c <disp_update+0x19c>
		DBG("adding mode update to fire in %u ms", upd_dur);
		//m_arg = malloc(sizeof(upd_mode_arg_t));
		m_arg.mode = mode;
    1b64:	f24e 25f8 	movw	r5, #58104	; 0xe2f8
    1b68:	f2c2 0500 	movt	r5, #8192	; 0x2000
    1b6c:	f885 a000 	strb.w	sl, [r5]
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
    1b70:	4620      	mov	r0, r4
    1b72:	f000 f8c5 	bl	1d00 <to_ticks>
    1b76:	4602      	mov	r2, r0
    1b78:	f641 00d9 	movw	r0, #6361	; 0x18d9
    1b7c:	f2c0 0000 	movt	r0, #0
    1b80:	4629      	mov	r1, r5
    1b82:	f000 f8e5 	bl	1d50 <add_timer_single>
		//disp_write_mode(mode);
		upd_dur += MODE_DELAY_MS;
    1b86:	f104 040a 	add.w	r4, r4, #10
    1b8a:	b2e4      	uxtb	r4, r4
	}
	DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, upd_dur);
    1b8c:	f641 0091 	movw	r0, #6289	; 0x1891
    1b90:	f2c0 0000 	movt	r0, #0
    1b94:	f24e 310c 	movw	r1, #58124	; 0xe30c
    1b98:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1b9c:	4622      	mov	r2, r4
    1b9e:	f000 f8d7 	bl	1d50 <add_timer_single>
    1ba2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1ba6:	bf00      	nop

00001ba8 <disp_init>:
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
    1ba8:	b510      	push	{r4, lr}
    1baa:	b082      	sub	sp, #8
	LCD_init();
    1bac:	f7ff fc6e 	bl	148c <LCD_init>
	LCD_clearScreen();
    1bb0:	f7ff fc46 	bl	1440 <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
    1bb4:	f04f 0401 	mov.w	r4, #1
    1bb8:	9400      	str	r4, [sp, #0]
    1bba:	f04f 0032 	mov.w	r0, #50	; 0x32
    1bbe:	f04f 011e 	mov.w	r1, #30
    1bc2:	f04f 029f 	mov.w	r2, #159	; 0x9f
    1bc6:	f04f 037f 	mov.w	r3, #127	; 0x7f
    1bca:	f7ff fb83 	bl	12d4 <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
    1bce:	f04f 004e 	mov.w	r0, #78	; 0x4e
    1bd2:	f04f 010f 	mov.w	r1, #15
    1bd6:	f7ff fc2b 	bl	1430 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
    1bda:	f24c 00c0 	movw	r0, #49344	; 0xc0c0
    1bde:	f2c0 0000 	movt	r0, #0
    1be2:	f7ff fc49 	bl	1478 <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
    1be6:	f04f 0076 	mov.w	r0, #118	; 0x76
    1bea:	f04f 010f 	mov.w	r1, #15
    1bee:	f7ff fc1f 	bl	1430 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
    1bf2:	f24c 00c4 	movw	r0, #49348	; 0xc0c4
    1bf6:	f2c0 0000 	movt	r0, #0
    1bfa:	f7ff fc3d 	bl	1478 <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
    1bfe:	4620      	mov	r0, r4
    1c00:	f04f 0132 	mov.w	r1, #50	; 0x32
    1c04:	f7ff fc14 	bl	1430 <LCD_setPos>
	LCD_printStr(DIST_STR);
    1c08:	f24c 00c8 	movw	r0, #49352	; 0xc0c8
    1c0c:	f2c0 0000 	movt	r0, #0
    1c10:	f7ff fc32 	bl	1478 <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
    1c14:	4620      	mov	r0, r4
    1c16:	f04f 016e 	mov.w	r1, #110	; 0x6e
    1c1a:	f7ff fc09 	bl	1430 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
    1c1e:	f24c 00d0 	movw	r0, #49360	; 0xc0d0
    1c22:	f2c0 0000 	movt	r0, #0
    1c26:	f7ff fc27 	bl	1478 <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
    1c2a:	4620      	mov	r0, r4
    1c2c:	f04f 0150 	mov.w	r1, #80	; 0x50
    1c30:	f7ff fbfe 	bl	1430 <LCD_setPos>
	LCD_printStr(MODE_STR);
    1c34:	f24c 00dc 	movw	r0, #49372	; 0xc0dc
    1c38:	f2c0 0000 	movt	r0, #0
    1c3c:	f7ff fc1c 	bl	1478 <LCD_printStr>
}
    1c40:	b002      	add	sp, #8
    1c42:	bd10      	pop	{r4, pc}

00001c44 <start_hardware_timer>:

        free(tmp);
    }
}

void start_hardware_timer() {
    1c44:	b430      	push	{r4, r5}
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1c46:	f24e 1200 	movw	r2, #57600	; 0xe100
    1c4a:	f2ce 0200 	movt	r2, #57344	; 0xe000
    1c4e:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
    1c52:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    1c56:	f242 0300 	movw	r3, #8192	; 0x2000
    1c5a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1c5e:	6b19      	ldr	r1, [r3, #48]	; 0x30
    1c60:	f021 0140 	bic.w	r1, r1, #64	; 0x40
    1c64:	6319      	str	r1, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    1c66:	f245 0100 	movw	r1, #20480	; 0x5000
    1c6a:	f2c4 0100 	movt	r1, #16384	; 0x4000
    1c6e:	f04f 0000 	mov.w	r0, #0
    1c72:	6548      	str	r0, [r1, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    1c74:	f240 0300 	movw	r3, #0
    1c78:	f2c4 230a 	movt	r3, #16906	; 0x420a
    1c7c:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
    1c80:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
    1c84:	f04f 0001 	mov.w	r0, #1
    1c88:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
    1c8c:	6108      	str	r0, [r1, #16]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1c8e:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
    MSS_TIM1_load_immediate(root->time_left);
    1c92:	f24e 3514 	movw	r5, #58132	; 0xe314
    1c96:	f2c2 0500 	movt	r5, #8192	; 0x2000
    1c9a:	682d      	ldr	r5, [r5, #0]
    1c9c:	686d      	ldr	r5, [r5, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
    1c9e:	604d      	str	r5, [r1, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    1ca0:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
    TIMER_BITBAND->TIM1INTEN = 1U;
    1ca4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1ca8:	6014      	str	r4, [r2, #0]
    MSS_TIM1_start();
    MSS_TIM1_enable_irq();
}
    1caa:	bc30      	pop	{r4, r5}
    1cac:	4770      	bx	lr
    1cae:	bf00      	nop

00001cb0 <insert_timer>:

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
    1cb0:	b410      	push	{r4}
	DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
    1cb2:	f24e 3314 	movw	r3, #58132	; 0xe314
    1cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cba:	681a      	ldr	r2, [r3, #0]
    1cbc:	b92a      	cbnz	r2, 1cca <insert_timer+0x1a>
        root = newtimer;
    1cbe:	f24e 3314 	movw	r3, #58132	; 0xe314
    1cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cc6:	6018      	str	r0, [r3, #0]
        return;
    1cc8:	e012      	b.n	1cf0 <insert_timer+0x40>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    1cca:	6844      	ldr	r4, [r0, #4]
    1ccc:	6853      	ldr	r3, [r2, #4]
    1cce:	429c      	cmp	r4, r3
    1cd0:	d207      	bcs.n	1ce2 <insert_timer+0x32>
    	DBG("inserting timer at root");
        newtimer->next = root;
    1cd2:	6102      	str	r2, [r0, #16]
        root = newtimer;
    1cd4:	f24e 3314 	movw	r3, #58132	; 0xe314
    1cd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cdc:	6018      	str	r0, [r3, #0]
        return;
    1cde:	e007      	b.n	1cf0 <insert_timer+0x40>
    1ce0:	461a      	mov	r2, r3
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
    1ce2:	6913      	ldr	r3, [r2, #16]
    1ce4:	b113      	cbz	r3, 1cec <insert_timer+0x3c>
    1ce6:	6859      	ldr	r1, [r3, #4]
    1ce8:	428c      	cmp	r4, r1
    1cea:	d8f9      	bhi.n	1ce0 <insert_timer+0x30>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
    1cec:	6103      	str	r3, [r0, #16]
    pos->next = newtimer;
    1cee:	6110      	str	r0, [r2, #16]
}
    1cf0:	bc10      	pop	{r4}
    1cf2:	4770      	bx	lr

00001cf4 <set_clk>:
    add_timer(handler, arg, period, ONE_SHOT);
}

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
	g_clk_hz = clk_hz;
    1cf4:	f24e 3318 	movw	r3, #58136	; 0xe318
    1cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cfc:	6018      	str	r0, [r3, #0]
}
    1cfe:	4770      	bx	lr

00001d00 <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
    1d00:	f24e 3318 	movw	r3, #58136	; 0xe318
    1d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d08:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1d0c:	fbb2 f2f0 	udiv	r2, r2, r0
    1d10:	6818      	ldr	r0, [r3, #0]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
	return ticks;
}
    1d12:	fbb0 f0f2 	udiv	r0, r0, r2
    1d16:	4770      	bx	lr

00001d18 <_end_delay_timer>:

// dumb delay timer callback lock
volatile uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
    1d18:	f24e 3379 	movw	r3, #58233	; 0xe379
    1d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d20:	f04f 0200 	mov.w	r2, #0
    1d24:	701a      	strb	r2, [r3, #0]
}
    1d26:	4770      	bx	lr

00001d28 <add_timer>:
    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
}

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    1d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1d2a:	4605      	mov	r5, r0
    1d2c:	460f      	mov	r7, r1
    1d2e:	4614      	mov	r4, r2
    1d30:	461e      	mov	r6, r3
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    1d32:	f04f 0018 	mov.w	r0, #24
    1d36:	f002 ff9f 	bl	4c78 <malloc>


    newtimer->handler = handler;
    1d3a:	6005      	str	r5, [r0, #0]
    newtimer->time_left = period;
    1d3c:	6044      	str	r4, [r0, #4]
    newtimer->period = period;
    1d3e:	6084      	str	r4, [r0, #8]
    newtimer->mode = mode;
    1d40:	60c6      	str	r6, [r0, #12]
    newtimer->next = NULL;
    1d42:	f04f 0200 	mov.w	r2, #0
    1d46:	6102      	str	r2, [r0, #16]
    newtimer->arg = arg;
    1d48:	6147      	str	r7, [r0, #20]

    insert_timer(newtimer);
    1d4a:	f7ff ffb1 	bl	1cb0 <insert_timer>
}
    1d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00001d50 <add_timer_single>:
	DBG("Adding periodic timer: %d", period);
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
    1d50:	b508      	push	{r3, lr}
    add_timer(handler, arg, period, ONE_SHOT);
    1d52:	f04f 0301 	mov.w	r3, #1
    1d56:	f7ff ffe7 	bl	1d28 <add_timer>
}
    1d5a:	bd08      	pop	{r3, pc}

00001d5c <use_me_carefully_ms_delay_timer>:
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {
    1d5c:	b508      	push	{r3, lr}

	delay_timer_lock = 1;
    1d5e:	f24e 3379 	movw	r3, #58233	; 0xe379
    1d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d66:	f04f 0201 	mov.w	r2, #1
    1d6a:	701a      	strb	r2, [r3, #0]
	DBG("delaying for %d", ms);
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
    1d6c:	f7ff ffc8 	bl	1d00 <to_ticks>
    1d70:	4602      	mov	r2, r0
    1d72:	f641 5019 	movw	r0, #7449	; 0x1d19
    1d76:	f2c0 0000 	movt	r0, #0
    1d7a:	f04f 0100 	mov.w	r1, #0
    1d7e:	f7ff ffe7 	bl	1d50 <add_timer_single>
	start_hardware_timer();
    1d82:	f7ff ff5f 	bl	1c44 <start_hardware_timer>
	while (delay_timer_lock) {}
    1d86:	f24e 3279 	movw	r2, #58233	; 0xe379
    1d8a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1d8e:	7813      	ldrb	r3, [r2, #0]
    1d90:	2b00      	cmp	r3, #0
    1d92:	d1fc      	bne.n	1d8e <use_me_carefully_ms_delay_timer+0x32>
}
    1d94:	bd08      	pop	{r3, pc}
    1d96:	bf00      	nop

00001d98 <update_timers>:
	return ticks;
}

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
    1d98:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    1d9c:	f24e 3314 	movw	r3, #58132	; 0xe314
    1da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1da4:	681b      	ldr	r3, [r3, #0]
    uint32_t elapsed = root->time_left;
    1da6:	6859      	ldr	r1, [r3, #4]

    while (node) {
    1da8:	b133      	cbz	r3, 1db8 <update_timers+0x20>
        node->time_left -= elapsed;
    1daa:	685a      	ldr	r2, [r3, #4]
    1dac:	ebc1 0202 	rsb	r2, r1, r2
    1db0:	605a      	str	r2, [r3, #4]
        node = node->next;
    1db2:	691b      	ldr	r3, [r3, #16]
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
    1db4:	2b00      	cmp	r3, #0
    1db6:	d1f8      	bne.n	1daa <update_timers+0x12>
    1db8:	f04f 0800 	mov.w	r8, #0
    1dbc:	4647      	mov	r7, r8
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
    1dbe:	f24e 3514 	movw	r5, #58132	; 0xe314
    1dc2:	f2c2 0500 	movt	r5, #8192	; 0x2000

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
    1dc6:	f04f 0a0c 	mov.w	sl, #12
        new_handler->handler = NULL;
    1dca:	4646      	mov	r6, r8
    1dcc:	e01e      	b.n	1e0c <update_timers+0x74>

    // second, deal with the zeroed timer
    while (root->time_left == 0) {

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
    1dce:	4650      	mov	r0, sl
    1dd0:	f002 ff52 	bl	4c78 <malloc>
    1dd4:	4604      	mov	r4, r0
        new_handler->handler = NULL;
    1dd6:	6006      	str	r6, [r0, #0]
        new_handler->next = NULL;
    1dd8:	6046      	str	r6, [r0, #4]

        if (handlers_root == NULL) {
    1dda:	f1b8 0f00 	cmp.w	r8, #0
    1dde:	d101      	bne.n	1de4 <update_timers+0x4c>
    1de0:	4680      	mov	r8, r0
    1de2:	e000      	b.n	1de6 <update_timers+0x4e>
            handlers_root = new_handler;
            handlers_tail = new_handler;
        }
        else {
        	DBG("returining multiple handlers");
            handlers_tail->next = new_handler;
    1de4:	6078      	str	r0, [r7, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
    1de6:	6828      	ldr	r0, [r5, #0]
        root = head->next;
    1de8:	6903      	ldr	r3, [r0, #16]
    1dea:	602b      	str	r3, [r5, #0]

        new_handler->handler = head->handler;
    1dec:	6803      	ldr	r3, [r0, #0]
    1dee:	6023      	str	r3, [r4, #0]
        new_handler->arg = head->arg;
    1df0:	6943      	ldr	r3, [r0, #20]
    1df2:	60a3      	str	r3, [r4, #8]
        if (head->mode == ONE_SHOT) {
    1df4:	68c3      	ldr	r3, [r0, #12]
    1df6:	2b01      	cmp	r3, #1
    1df8:	d102      	bne.n	1e00 <update_timers+0x68>
            free(head);
    1dfa:	f002 ff35 	bl	4c68 <free>
    1dfe:	e004      	b.n	1e0a <update_timers+0x72>
        }

        else {
            head->time_left = head->period;
    1e00:	6883      	ldr	r3, [r0, #8]
    1e02:	6043      	str	r3, [r0, #4]
            head->next = NULL;
    1e04:	6106      	str	r6, [r0, #16]
            insert_timer(head);
    1e06:	f7ff ff53 	bl	1cb0 <insert_timer>
    1e0a:	4627      	mov	r7, r4
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
    1e0c:	682b      	ldr	r3, [r5, #0]
    1e0e:	685b      	ldr	r3, [r3, #4]
    1e10:	2b00      	cmp	r3, #0
    1e12:	d0dc      	beq.n	1dce <update_timers+0x36>
            insert_timer(head);
        }
    }

    return handlers_root;
}
    1e14:	4640      	mov	r0, r8
    1e16:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    1e1a:	bf00      	nop

00001e1c <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
    1e1c:	b538      	push	{r3, r4, r5, lr}
	DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
    1e1e:	f7ff ffbb 	bl	1d98 <update_timers>
    1e22:	4604      	mov	r4, r0
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
    TIMER->TIM1_RIS = 1U;
    1e24:	f245 0300 	movw	r3, #20480	; 0x5000
    1e28:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e2c:	f04f 0201 	mov.w	r2, #1
    1e30:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
    1e32:	f3bf 8f4f 	dsb	sy

    MSS_TIM1_clear_irq();

    // if not empty, start the timer again
    if (root) {
    1e36:	f24e 3314 	movw	r3, #58132	; 0xe314
    1e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e3e:	681b      	ldr	r3, [r3, #0]
    1e40:	b16b      	cbz	r3, 1e5e <Timer1_IRQHandler+0x42>
        MSS_TIM1_load_immediate(root->time_left);
    1e42:	685a      	ldr	r2, [r3, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
    1e44:	f245 0300 	movw	r3, #20480	; 0x5000
    1e48:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1e4c:	605a      	str	r2, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    1e4e:	f240 0300 	movw	r3, #0
    1e52:	f2c4 230a 	movt	r3, #16906	; 0x420a
    1e56:	f04f 0201 	mov.w	r2, #1
    1e5a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
    1e5e:	b14c      	cbz	r4, 1e74 <Timer1_IRQHandler+0x58>
        handlers->handler(handlers->arg);
    1e60:	6823      	ldr	r3, [r4, #0]
    1e62:	68a0      	ldr	r0, [r4, #8]
    1e64:	4798      	blx	r3

        struct Handler* tmp = handlers;
        handlers = handlers->next;
    1e66:	6865      	ldr	r5, [r4, #4]

        free(tmp);
    1e68:	4620      	mov	r0, r4
    1e6a:	f002 fefd 	bl	4c68 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
    1e6e:	b10d      	cbz	r5, 1e74 <Timer1_IRQHandler+0x58>
    1e70:	462c      	mov	r4, r5
    1e72:	e7f5      	b.n	1e60 <Timer1_IRQHandler+0x44>
    1e74:	bd38      	pop	{r3, r4, r5, pc}
    1e76:	bf00      	nop

00001e78 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    1e78:	b480      	push	{r7}
    1e7a:	b083      	sub	sp, #12
    1e7c:	af00      	add	r7, sp, #0
    1e7e:	6078      	str	r0, [r7, #4]
    return -1;
    1e80:	f04f 33ff 	mov.w	r3, #4294967295
}
    1e84:	4618      	mov	r0, r3
    1e86:	f107 070c 	add.w	r7, r7, #12
    1e8a:	46bd      	mov	sp, r7
    1e8c:	bc80      	pop	{r7}
    1e8e:	4770      	bx	lr

00001e90 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    1e90:	b480      	push	{r7}
    1e92:	b083      	sub	sp, #12
    1e94:	af00      	add	r7, sp, #0
    1e96:	6078      	str	r0, [r7, #4]
    1e98:	e7fe      	b.n	1e98 <_exit+0x8>
    1e9a:	bf00      	nop

00001e9c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    1e9c:	b480      	push	{r7}
    1e9e:	b083      	sub	sp, #12
    1ea0:	af00      	add	r7, sp, #0
    1ea2:	6078      	str	r0, [r7, #4]
    1ea4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    1ea6:	683b      	ldr	r3, [r7, #0]
    1ea8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    1eac:	605a      	str	r2, [r3, #4]
    return 0;
    1eae:	f04f 0300 	mov.w	r3, #0
}
    1eb2:	4618      	mov	r0, r3
    1eb4:	f107 070c 	add.w	r7, r7, #12
    1eb8:	46bd      	mov	sp, r7
    1eba:	bc80      	pop	{r7}
    1ebc:	4770      	bx	lr
    1ebe:	bf00      	nop

00001ec0 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    1ec0:	b480      	push	{r7}
    1ec2:	b083      	sub	sp, #12
    1ec4:	af00      	add	r7, sp, #0
    1ec6:	6078      	str	r0, [r7, #4]
    return 1;
    1ec8:	f04f 0301 	mov.w	r3, #1
}
    1ecc:	4618      	mov	r0, r3
    1ece:	f107 070c 	add.w	r7, r7, #12
    1ed2:	46bd      	mov	sp, r7
    1ed4:	bc80      	pop	{r7}
    1ed6:	4770      	bx	lr

00001ed8 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    1ed8:	b480      	push	{r7}
    1eda:	b085      	sub	sp, #20
    1edc:	af00      	add	r7, sp, #0
    1ede:	60f8      	str	r0, [r7, #12]
    1ee0:	60b9      	str	r1, [r7, #8]
    1ee2:	607a      	str	r2, [r7, #4]
    return 0;
    1ee4:	f04f 0300 	mov.w	r3, #0
}
    1ee8:	4618      	mov	r0, r3
    1eea:	f107 0714 	add.w	r7, r7, #20
    1eee:	46bd      	mov	sp, r7
    1ef0:	bc80      	pop	{r7}
    1ef2:	4770      	bx	lr

00001ef4 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    1ef4:	b480      	push	{r7}
    1ef6:	b085      	sub	sp, #20
    1ef8:	af00      	add	r7, sp, #0
    1efa:	60f8      	str	r0, [r7, #12]
    1efc:	60b9      	str	r1, [r7, #8]
    1efe:	607a      	str	r2, [r7, #4]
    return 0;
    1f00:	f04f 0300 	mov.w	r3, #0
}
    1f04:	4618      	mov	r0, r3
    1f06:	f107 0714 	add.w	r7, r7, #20
    1f0a:	46bd      	mov	sp, r7
    1f0c:	bc80      	pop	{r7}
    1f0e:	4770      	bx	lr

00001f10 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    1f10:	b580      	push	{r7, lr}
    1f12:	b084      	sub	sp, #16
    1f14:	af00      	add	r7, sp, #0
    1f16:	60f8      	str	r0, [r7, #12]
    1f18:	60b9      	str	r1, [r7, #8]
    1f1a:	607a      	str	r2, [r7, #4]
    1f1c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    1f1e:	f24e 331c 	movw	r3, #58140	; 0xe31c
    1f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f26:	681b      	ldr	r3, [r3, #0]
    1f28:	2b00      	cmp	r3, #0
    1f2a:	d110      	bne.n	1f4e <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    1f2c:	f24e 30a4 	movw	r0, #58276	; 0xe3a4
    1f30:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1f34:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    1f38:	f04f 0203 	mov.w	r2, #3
    1f3c:	f000 f87e 	bl	203c <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    1f40:	f24e 331c 	movw	r3, #58140	; 0xe31c
    1f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f48:	f04f 0201 	mov.w	r2, #1
    1f4c:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    1f4e:	683b      	ldr	r3, [r7, #0]
    1f50:	f24e 30a4 	movw	r0, #58276	; 0xe3a4
    1f54:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1f58:	6879      	ldr	r1, [r7, #4]
    1f5a:	461a      	mov	r2, r3
    1f5c:	f000 f970 	bl	2240 <MSS_UART_polled_tx>
    
    return len;
    1f60:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    1f62:	4618      	mov	r0, r3
    1f64:	f107 0710 	add.w	r7, r7, #16
    1f68:	46bd      	mov	sp, r7
    1f6a:	bd80      	pop	{r7, pc}

00001f6c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    1f6c:	b580      	push	{r7, lr}
    1f6e:	b084      	sub	sp, #16
    1f70:	af00      	add	r7, sp, #0
    1f72:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    1f74:	f24e 3320 	movw	r3, #58144	; 0xe320
    1f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f7c:	681b      	ldr	r3, [r3, #0]
    1f7e:	2b00      	cmp	r3, #0
    1f80:	d108      	bne.n	1f94 <_sbrk+0x28>
    {
      heap_end = &_end;
    1f82:	f24e 3320 	movw	r3, #58144	; 0xe320
    1f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f8a:	f24e 42d8 	movw	r2, #58584	; 0xe4d8
    1f8e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1f92:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    1f94:	f24e 3320 	movw	r3, #58144	; 0xe320
    1f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f9c:	681b      	ldr	r3, [r3, #0]
    1f9e:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    1fa0:	f3ef 8308 	mrs	r3, MSP
    1fa4:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    1fa6:	f24e 3320 	movw	r3, #58144	; 0xe320
    1faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fae:	681a      	ldr	r2, [r3, #0]
    1fb0:	687b      	ldr	r3, [r7, #4]
    1fb2:	441a      	add	r2, r3
    1fb4:	68fb      	ldr	r3, [r7, #12]
    1fb6:	429a      	cmp	r2, r3
    1fb8:	d90f      	bls.n	1fda <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    1fba:	f04f 0000 	mov.w	r0, #0
    1fbe:	f04f 0101 	mov.w	r1, #1
    1fc2:	f24c 02e4 	movw	r2, #49380	; 0xc0e4
    1fc6:	f2c0 0200 	movt	r2, #0
    1fca:	f04f 0319 	mov.w	r3, #25
    1fce:	f7ff ff9f 	bl	1f10 <_write_r>
      _exit (1);
    1fd2:	f04f 0001 	mov.w	r0, #1
    1fd6:	f7ff ff5b 	bl	1e90 <_exit>
    }
  
    heap_end += incr;
    1fda:	f24e 3320 	movw	r3, #58144	; 0xe320
    1fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fe2:	681a      	ldr	r2, [r3, #0]
    1fe4:	687b      	ldr	r3, [r7, #4]
    1fe6:	441a      	add	r2, r3
    1fe8:	f24e 3320 	movw	r3, #58144	; 0xe320
    1fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ff0:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    1ff2:	68bb      	ldr	r3, [r7, #8]
}
    1ff4:	4618      	mov	r0, r3
    1ff6:	f107 0710 	add.w	r7, r7, #16
    1ffa:	46bd      	mov	sp, r7
    1ffc:	bd80      	pop	{r7, pc}
    1ffe:	bf00      	nop

00002000 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2000:	b480      	push	{r7}
    2002:	b083      	sub	sp, #12
    2004:	af00      	add	r7, sp, #0
    2006:	4603      	mov	r3, r0
    2008:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    200a:	f24e 1300 	movw	r3, #57600	; 0xe100
    200e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2012:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2016:	ea4f 1252 	mov.w	r2, r2, lsr #5
    201a:	88f9      	ldrh	r1, [r7, #6]
    201c:	f001 011f 	and.w	r1, r1, #31
    2020:	f04f 0001 	mov.w	r0, #1
    2024:	fa00 f101 	lsl.w	r1, r0, r1
    2028:	f102 0260 	add.w	r2, r2, #96	; 0x60
    202c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2030:	f107 070c 	add.w	r7, r7, #12
    2034:	46bd      	mov	sp, r7
    2036:	bc80      	pop	{r7}
    2038:	4770      	bx	lr
    203a:	bf00      	nop

0000203c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    203c:	b580      	push	{r7, lr}
    203e:	b088      	sub	sp, #32
    2040:	af00      	add	r7, sp, #0
    2042:	60f8      	str	r0, [r7, #12]
    2044:	60b9      	str	r1, [r7, #8]
    2046:	4613      	mov	r3, r2
    2048:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    204a:	f04f 0301 	mov.w	r3, #1
    204e:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    2050:	f04f 0300 	mov.w	r3, #0
    2054:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2056:	68fa      	ldr	r2, [r7, #12]
    2058:	f24e 33a4 	movw	r3, #58276	; 0xe3a4
    205c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2060:	429a      	cmp	r2, r3
    2062:	d007      	beq.n	2074 <MSS_UART_init+0x38>
    2064:	68fa      	ldr	r2, [r7, #12]
    2066:	f24e 337c 	movw	r3, #58236	; 0xe37c
    206a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    206e:	429a      	cmp	r2, r3
    2070:	d000      	beq.n	2074 <MSS_UART_init+0x38>
    2072:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    2074:	68bb      	ldr	r3, [r7, #8]
    2076:	2b00      	cmp	r3, #0
    2078:	d100      	bne.n	207c <MSS_UART_init+0x40>
    207a:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    207c:	f001 fa70 	bl	3560 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    2080:	68fa      	ldr	r2, [r7, #12]
    2082:	f24e 33a4 	movw	r3, #58276	; 0xe3a4
    2086:	f2c2 0300 	movt	r3, #8192	; 0x2000
    208a:	429a      	cmp	r2, r3
    208c:	d12e      	bne.n	20ec <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    208e:	68fb      	ldr	r3, [r7, #12]
    2090:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2094:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    2096:	68fb      	ldr	r3, [r7, #12]
    2098:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    209c:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    209e:	68fb      	ldr	r3, [r7, #12]
    20a0:	f04f 020a 	mov.w	r2, #10
    20a4:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    20a6:	f64d 5354 	movw	r3, #56660	; 0xdd54
    20aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ae:	681b      	ldr	r3, [r3, #0]
    20b0:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    20b2:	f242 0300 	movw	r3, #8192	; 0x2000
    20b6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20ba:	f242 0200 	movw	r2, #8192	; 0x2000
    20be:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20c2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    20c8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    20ca:	f04f 000a 	mov.w	r0, #10
    20ce:	f7ff ff97 	bl	2000 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    20d2:	f242 0300 	movw	r3, #8192	; 0x2000
    20d6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20da:	f242 0200 	movw	r2, #8192	; 0x2000
    20de:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    20e8:	631a      	str	r2, [r3, #48]	; 0x30
    20ea:	e031      	b.n	2150 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    20ec:	68fa      	ldr	r2, [r7, #12]
    20ee:	f240 0300 	movw	r3, #0
    20f2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    20f6:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    20f8:	68fa      	ldr	r2, [r7, #12]
    20fa:	f240 0300 	movw	r3, #0
    20fe:	f2c4 2320 	movt	r3, #16928	; 0x4220
    2102:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    2104:	68fb      	ldr	r3, [r7, #12]
    2106:	f04f 020b 	mov.w	r2, #11
    210a:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    210c:	f64d 5358 	movw	r3, #56664	; 0xdd58
    2110:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2114:	681b      	ldr	r3, [r3, #0]
    2116:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    2118:	f242 0300 	movw	r3, #8192	; 0x2000
    211c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2120:	f242 0200 	movw	r2, #8192	; 0x2000
    2124:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2128:	6b12      	ldr	r2, [r2, #48]	; 0x30
    212a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    212e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    2130:	f04f 000b 	mov.w	r0, #11
    2134:	f7ff ff64 	bl	2000 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    2138:	f242 0300 	movw	r3, #8192	; 0x2000
    213c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2140:	f242 0200 	movw	r2, #8192	; 0x2000
    2144:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2148:	6b12      	ldr	r2, [r2, #48]	; 0x30
    214a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    214e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    2150:	68fb      	ldr	r3, [r7, #12]
    2152:	681b      	ldr	r3, [r3, #0]
    2154:	f04f 0200 	mov.w	r2, #0
    2158:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    215a:	68bb      	ldr	r3, [r7, #8]
    215c:	2b00      	cmp	r3, #0
    215e:	d021      	beq.n	21a4 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    2160:	69ba      	ldr	r2, [r7, #24]
    2162:	68bb      	ldr	r3, [r7, #8]
    2164:	fbb2 f3f3 	udiv	r3, r2, r3
    2168:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    216a:	69fb      	ldr	r3, [r7, #28]
    216c:	f003 0308 	and.w	r3, r3, #8
    2170:	2b00      	cmp	r3, #0
    2172:	d006      	beq.n	2182 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    2174:	69fb      	ldr	r3, [r7, #28]
    2176:	ea4f 1313 	mov.w	r3, r3, lsr #4
    217a:	f103 0301 	add.w	r3, r3, #1
    217e:	61fb      	str	r3, [r7, #28]
    2180:	e003      	b.n	218a <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    2182:	69fb      	ldr	r3, [r7, #28]
    2184:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2188:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    218a:	69fa      	ldr	r2, [r7, #28]
    218c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2190:	429a      	cmp	r2, r3
    2192:	d900      	bls.n	2196 <MSS_UART_init+0x15a>
    2194:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    2196:	69fa      	ldr	r2, [r7, #28]
    2198:	f64f 73ff 	movw	r3, #65535	; 0xffff
    219c:	429a      	cmp	r2, r3
    219e:	d801      	bhi.n	21a4 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    21a0:	69fb      	ldr	r3, [r7, #28]
    21a2:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    21a4:	68fb      	ldr	r3, [r7, #12]
    21a6:	685b      	ldr	r3, [r3, #4]
    21a8:	f04f 0201 	mov.w	r2, #1
    21ac:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    21b0:	68fb      	ldr	r3, [r7, #12]
    21b2:	681b      	ldr	r3, [r3, #0]
    21b4:	8afa      	ldrh	r2, [r7, #22]
    21b6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    21ba:	b292      	uxth	r2, r2
    21bc:	b2d2      	uxtb	r2, r2
    21be:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    21c0:	68fb      	ldr	r3, [r7, #12]
    21c2:	681b      	ldr	r3, [r3, #0]
    21c4:	8afa      	ldrh	r2, [r7, #22]
    21c6:	b2d2      	uxtb	r2, r2
    21c8:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    21ca:	68fb      	ldr	r3, [r7, #12]
    21cc:	685b      	ldr	r3, [r3, #4]
    21ce:	f04f 0200 	mov.w	r2, #0
    21d2:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    21d6:	68fb      	ldr	r3, [r7, #12]
    21d8:	681b      	ldr	r3, [r3, #0]
    21da:	79fa      	ldrb	r2, [r7, #7]
    21dc:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    21de:	68fb      	ldr	r3, [r7, #12]
    21e0:	681b      	ldr	r3, [r3, #0]
    21e2:	f04f 020e 	mov.w	r2, #14
    21e6:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    21e8:	68fb      	ldr	r3, [r7, #12]
    21ea:	685b      	ldr	r3, [r3, #4]
    21ec:	f04f 0200 	mov.w	r2, #0
    21f0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    21f4:	68fb      	ldr	r3, [r7, #12]
    21f6:	f04f 0200 	mov.w	r2, #0
    21fa:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    21fc:	68fb      	ldr	r3, [r7, #12]
    21fe:	f04f 0200 	mov.w	r2, #0
    2202:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    2204:	68fb      	ldr	r3, [r7, #12]
    2206:	f04f 0200 	mov.w	r2, #0
    220a:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    220c:	68fb      	ldr	r3, [r7, #12]
    220e:	f04f 0200 	mov.w	r2, #0
    2212:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    2214:	68fa      	ldr	r2, [r7, #12]
    2216:	f242 5311 	movw	r3, #9489	; 0x2511
    221a:	f2c0 0300 	movt	r3, #0
    221e:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    2220:	68fb      	ldr	r3, [r7, #12]
    2222:	f04f 0200 	mov.w	r2, #0
    2226:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    2228:	68fb      	ldr	r3, [r7, #12]
    222a:	f04f 0200 	mov.w	r2, #0
    222e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    2230:	68fb      	ldr	r3, [r7, #12]
    2232:	f04f 0200 	mov.w	r2, #0
    2236:	729a      	strb	r2, [r3, #10]
}
    2238:	f107 0720 	add.w	r7, r7, #32
    223c:	46bd      	mov	sp, r7
    223e:	bd80      	pop	{r7, pc}

00002240 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    2240:	b480      	push	{r7}
    2242:	b089      	sub	sp, #36	; 0x24
    2244:	af00      	add	r7, sp, #0
    2246:	60f8      	str	r0, [r7, #12]
    2248:	60b9      	str	r1, [r7, #8]
    224a:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    224c:	f04f 0300 	mov.w	r3, #0
    2250:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2252:	68fa      	ldr	r2, [r7, #12]
    2254:	f24e 33a4 	movw	r3, #58276	; 0xe3a4
    2258:	f2c2 0300 	movt	r3, #8192	; 0x2000
    225c:	429a      	cmp	r2, r3
    225e:	d007      	beq.n	2270 <MSS_UART_polled_tx+0x30>
    2260:	68fa      	ldr	r2, [r7, #12]
    2262:	f24e 337c 	movw	r3, #58236	; 0xe37c
    2266:	f2c2 0300 	movt	r3, #8192	; 0x2000
    226a:	429a      	cmp	r2, r3
    226c:	d000      	beq.n	2270 <MSS_UART_polled_tx+0x30>
    226e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    2270:	68bb      	ldr	r3, [r7, #8]
    2272:	2b00      	cmp	r3, #0
    2274:	d100      	bne.n	2278 <MSS_UART_polled_tx+0x38>
    2276:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2278:	687b      	ldr	r3, [r7, #4]
    227a:	2b00      	cmp	r3, #0
    227c:	d100      	bne.n	2280 <MSS_UART_polled_tx+0x40>
    227e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2280:	68fa      	ldr	r2, [r7, #12]
    2282:	f24e 33a4 	movw	r3, #58276	; 0xe3a4
    2286:	f2c2 0300 	movt	r3, #8192	; 0x2000
    228a:	429a      	cmp	r2, r3
    228c:	d006      	beq.n	229c <MSS_UART_polled_tx+0x5c>
    228e:	68fa      	ldr	r2, [r7, #12]
    2290:	f24e 337c 	movw	r3, #58236	; 0xe37c
    2294:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2298:	429a      	cmp	r2, r3
    229a:	d13d      	bne.n	2318 <MSS_UART_polled_tx+0xd8>
    229c:	68bb      	ldr	r3, [r7, #8]
    229e:	2b00      	cmp	r3, #0
    22a0:	d03a      	beq.n	2318 <MSS_UART_polled_tx+0xd8>
    22a2:	687b      	ldr	r3, [r7, #4]
    22a4:	2b00      	cmp	r3, #0
    22a6:	d037      	beq.n	2318 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    22a8:	68fb      	ldr	r3, [r7, #12]
    22aa:	681b      	ldr	r3, [r3, #0]
    22ac:	7d1b      	ldrb	r3, [r3, #20]
    22ae:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    22b0:	68fb      	ldr	r3, [r7, #12]
    22b2:	7a9a      	ldrb	r2, [r3, #10]
    22b4:	7efb      	ldrb	r3, [r7, #27]
    22b6:	ea42 0303 	orr.w	r3, r2, r3
    22ba:	b2da      	uxtb	r2, r3
    22bc:	68fb      	ldr	r3, [r7, #12]
    22be:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    22c0:	7efb      	ldrb	r3, [r7, #27]
    22c2:	f003 0320 	and.w	r3, r3, #32
    22c6:	2b00      	cmp	r3, #0
    22c8:	d023      	beq.n	2312 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    22ca:	f04f 0310 	mov.w	r3, #16
    22ce:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    22d0:	687b      	ldr	r3, [r7, #4]
    22d2:	2b0f      	cmp	r3, #15
    22d4:	d801      	bhi.n	22da <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    22d6:	687b      	ldr	r3, [r7, #4]
    22d8:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    22da:	f04f 0300 	mov.w	r3, #0
    22de:	617b      	str	r3, [r7, #20]
    22e0:	e00e      	b.n	2300 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    22e2:	68fb      	ldr	r3, [r7, #12]
    22e4:	681b      	ldr	r3, [r3, #0]
    22e6:	68b9      	ldr	r1, [r7, #8]
    22e8:	693a      	ldr	r2, [r7, #16]
    22ea:	440a      	add	r2, r1
    22ec:	7812      	ldrb	r2, [r2, #0]
    22ee:	701a      	strb	r2, [r3, #0]
    22f0:	693b      	ldr	r3, [r7, #16]
    22f2:	f103 0301 	add.w	r3, r3, #1
    22f6:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    22f8:	697b      	ldr	r3, [r7, #20]
    22fa:	f103 0301 	add.w	r3, r3, #1
    22fe:	617b      	str	r3, [r7, #20]
    2300:	697a      	ldr	r2, [r7, #20]
    2302:	69fb      	ldr	r3, [r7, #28]
    2304:	429a      	cmp	r2, r3
    2306:	d3ec      	bcc.n	22e2 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    2308:	687a      	ldr	r2, [r7, #4]
    230a:	697b      	ldr	r3, [r7, #20]
    230c:	ebc3 0302 	rsb	r3, r3, r2
    2310:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    2312:	687b      	ldr	r3, [r7, #4]
    2314:	2b00      	cmp	r3, #0
    2316:	d1c7      	bne.n	22a8 <MSS_UART_polled_tx+0x68>
    }
}
    2318:	f107 0724 	add.w	r7, r7, #36	; 0x24
    231c:	46bd      	mov	sp, r7
    231e:	bc80      	pop	{r7}
    2320:	4770      	bx	lr
    2322:	bf00      	nop

00002324 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    2324:	b480      	push	{r7}
    2326:	b087      	sub	sp, #28
    2328:	af00      	add	r7, sp, #0
    232a:	6078      	str	r0, [r7, #4]
    232c:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    232e:	f04f 0300 	mov.w	r3, #0
    2332:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2334:	687a      	ldr	r2, [r7, #4]
    2336:	f24e 33a4 	movw	r3, #58276	; 0xe3a4
    233a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    233e:	429a      	cmp	r2, r3
    2340:	d007      	beq.n	2352 <MSS_UART_polled_tx_string+0x2e>
    2342:	687a      	ldr	r2, [r7, #4]
    2344:	f24e 337c 	movw	r3, #58236	; 0xe37c
    2348:	f2c2 0300 	movt	r3, #8192	; 0x2000
    234c:	429a      	cmp	r2, r3
    234e:	d000      	beq.n	2352 <MSS_UART_polled_tx_string+0x2e>
    2350:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    2352:	683b      	ldr	r3, [r7, #0]
    2354:	2b00      	cmp	r3, #0
    2356:	d100      	bne.n	235a <MSS_UART_polled_tx_string+0x36>
    2358:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    235a:	687a      	ldr	r2, [r7, #4]
    235c:	f24e 33a4 	movw	r3, #58276	; 0xe3a4
    2360:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2364:	429a      	cmp	r2, r3
    2366:	d006      	beq.n	2376 <MSS_UART_polled_tx_string+0x52>
    2368:	687a      	ldr	r2, [r7, #4]
    236a:	f24e 337c 	movw	r3, #58236	; 0xe37c
    236e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2372:	429a      	cmp	r2, r3
    2374:	d138      	bne.n	23e8 <MSS_UART_polled_tx_string+0xc4>
    2376:	683b      	ldr	r3, [r7, #0]
    2378:	2b00      	cmp	r3, #0
    237a:	d035      	beq.n	23e8 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    237c:	683a      	ldr	r2, [r7, #0]
    237e:	68bb      	ldr	r3, [r7, #8]
    2380:	4413      	add	r3, r2
    2382:	781b      	ldrb	r3, [r3, #0]
    2384:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    2386:	e02c      	b.n	23e2 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    2388:	687b      	ldr	r3, [r7, #4]
    238a:	681b      	ldr	r3, [r3, #0]
    238c:	7d1b      	ldrb	r3, [r3, #20]
    238e:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    2390:	687b      	ldr	r3, [r7, #4]
    2392:	7a9a      	ldrb	r2, [r3, #10]
    2394:	7dfb      	ldrb	r3, [r7, #23]
    2396:	ea42 0303 	orr.w	r3, r2, r3
    239a:	b2da      	uxtb	r2, r3
    239c:	687b      	ldr	r3, [r7, #4]
    239e:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    23a0:	7dfb      	ldrb	r3, [r7, #23]
    23a2:	f003 0320 	and.w	r3, r3, #32
    23a6:	2b00      	cmp	r3, #0
    23a8:	d0ee      	beq.n	2388 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    23aa:	f04f 0300 	mov.w	r3, #0
    23ae:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    23b0:	e011      	b.n	23d6 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    23b2:	687b      	ldr	r3, [r7, #4]
    23b4:	681b      	ldr	r3, [r3, #0]
    23b6:	693a      	ldr	r2, [r7, #16]
    23b8:	b2d2      	uxtb	r2, r2
    23ba:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    23bc:	68fb      	ldr	r3, [r7, #12]
    23be:	f103 0301 	add.w	r3, r3, #1
    23c2:	60fb      	str	r3, [r7, #12]
                char_idx++;
    23c4:	68bb      	ldr	r3, [r7, #8]
    23c6:	f103 0301 	add.w	r3, r3, #1
    23ca:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    23cc:	683a      	ldr	r2, [r7, #0]
    23ce:	68bb      	ldr	r3, [r7, #8]
    23d0:	4413      	add	r3, r2
    23d2:	781b      	ldrb	r3, [r3, #0]
    23d4:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    23d6:	693b      	ldr	r3, [r7, #16]
    23d8:	2b00      	cmp	r3, #0
    23da:	d002      	beq.n	23e2 <MSS_UART_polled_tx_string+0xbe>
    23dc:	68fb      	ldr	r3, [r7, #12]
    23de:	2b0f      	cmp	r3, #15
    23e0:	d9e7      	bls.n	23b2 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    23e2:	693b      	ldr	r3, [r7, #16]
    23e4:	2b00      	cmp	r3, #0
    23e6:	d1cf      	bne.n	2388 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    23e8:	f107 071c 	add.w	r7, r7, #28
    23ec:	46bd      	mov	sp, r7
    23ee:	bc80      	pop	{r7}
    23f0:	4770      	bx	lr
    23f2:	bf00      	nop

000023f4 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    23f4:	b580      	push	{r7, lr}
    23f6:	b084      	sub	sp, #16
    23f8:	af00      	add	r7, sp, #0
    23fa:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    23fc:	687a      	ldr	r2, [r7, #4]
    23fe:	f24e 33a4 	movw	r3, #58276	; 0xe3a4
    2402:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2406:	429a      	cmp	r2, r3
    2408:	d007      	beq.n	241a <MSS_UART_isr+0x26>
    240a:	687a      	ldr	r2, [r7, #4]
    240c:	f24e 337c 	movw	r3, #58236	; 0xe37c
    2410:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2414:	429a      	cmp	r2, r3
    2416:	d000      	beq.n	241a <MSS_UART_isr+0x26>
    2418:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    241a:	687a      	ldr	r2, [r7, #4]
    241c:	f24e 33a4 	movw	r3, #58276	; 0xe3a4
    2420:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2424:	429a      	cmp	r2, r3
    2426:	d006      	beq.n	2436 <MSS_UART_isr+0x42>
    2428:	687a      	ldr	r2, [r7, #4]
    242a:	f24e 337c 	movw	r3, #58236	; 0xe37c
    242e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2432:	429a      	cmp	r2, r3
    2434:	d167      	bne.n	2506 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    2436:	687b      	ldr	r3, [r7, #4]
    2438:	681b      	ldr	r3, [r3, #0]
    243a:	7a1b      	ldrb	r3, [r3, #8]
    243c:	b2db      	uxtb	r3, r3
    243e:	f003 030f 	and.w	r3, r3, #15
    2442:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    2444:	7bfb      	ldrb	r3, [r7, #15]
    2446:	2b0c      	cmp	r3, #12
    2448:	d854      	bhi.n	24f4 <MSS_UART_isr+0x100>
    244a:	a201      	add	r2, pc, #4	; (adr r2, 2450 <MSS_UART_isr+0x5c>)
    244c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2450:	00002485 	.word	0x00002485
    2454:	000024f5 	.word	0x000024f5
    2458:	000024a1 	.word	0x000024a1
    245c:	000024f5 	.word	0x000024f5
    2460:	000024bd 	.word	0x000024bd
    2464:	000024f5 	.word	0x000024f5
    2468:	000024d9 	.word	0x000024d9
    246c:	000024f5 	.word	0x000024f5
    2470:	000024f5 	.word	0x000024f5
    2474:	000024f5 	.word	0x000024f5
    2478:	000024f5 	.word	0x000024f5
    247c:	000024f5 	.word	0x000024f5
    2480:	000024bd 	.word	0x000024bd
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2484:	687b      	ldr	r3, [r7, #4]
    2486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2488:	2b00      	cmp	r3, #0
    248a:	d100      	bne.n	248e <MSS_UART_isr+0x9a>
    248c:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    248e:	687b      	ldr	r3, [r7, #4]
    2490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2492:	2b00      	cmp	r3, #0
    2494:	d030      	beq.n	24f8 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    2496:	687b      	ldr	r3, [r7, #4]
    2498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    249a:	6878      	ldr	r0, [r7, #4]
    249c:	4798      	blx	r3
                }
            }
            break;
    249e:	e032      	b.n	2506 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    24a0:	687b      	ldr	r3, [r7, #4]
    24a2:	6a1b      	ldr	r3, [r3, #32]
    24a4:	2b00      	cmp	r3, #0
    24a6:	d100      	bne.n	24aa <MSS_UART_isr+0xb6>
    24a8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    24aa:	687b      	ldr	r3, [r7, #4]
    24ac:	6a1b      	ldr	r3, [r3, #32]
    24ae:	2b00      	cmp	r3, #0
    24b0:	d024      	beq.n	24fc <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    24b2:	687b      	ldr	r3, [r7, #4]
    24b4:	6a1b      	ldr	r3, [r3, #32]
    24b6:	6878      	ldr	r0, [r7, #4]
    24b8:	4798      	blx	r3
                }
            }
            break;
    24ba:	e024      	b.n	2506 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    24bc:	687b      	ldr	r3, [r7, #4]
    24be:	69db      	ldr	r3, [r3, #28]
    24c0:	2b00      	cmp	r3, #0
    24c2:	d100      	bne.n	24c6 <MSS_UART_isr+0xd2>
    24c4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    24c6:	687b      	ldr	r3, [r7, #4]
    24c8:	69db      	ldr	r3, [r3, #28]
    24ca:	2b00      	cmp	r3, #0
    24cc:	d018      	beq.n	2500 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    24ce:	687b      	ldr	r3, [r7, #4]
    24d0:	69db      	ldr	r3, [r3, #28]
    24d2:	6878      	ldr	r0, [r7, #4]
    24d4:	4798      	blx	r3
                }
            }
            break;
    24d6:	e016      	b.n	2506 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    24d8:	687b      	ldr	r3, [r7, #4]
    24da:	699b      	ldr	r3, [r3, #24]
    24dc:	2b00      	cmp	r3, #0
    24de:	d100      	bne.n	24e2 <MSS_UART_isr+0xee>
    24e0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    24e2:	687b      	ldr	r3, [r7, #4]
    24e4:	699b      	ldr	r3, [r3, #24]
    24e6:	2b00      	cmp	r3, #0
    24e8:	d00c      	beq.n	2504 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    24ea:	687b      	ldr	r3, [r7, #4]
    24ec:	699b      	ldr	r3, [r3, #24]
    24ee:	6878      	ldr	r0, [r7, #4]
    24f0:	4798      	blx	r3
                }
            }
            break;
    24f2:	e008      	b.n	2506 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    24f4:	be00      	bkpt	0x0000
    24f6:	e006      	b.n	2506 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    24f8:	bf00      	nop
    24fa:	e004      	b.n	2506 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    24fc:	bf00      	nop
    24fe:	e002      	b.n	2506 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    2500:	bf00      	nop
    2502:	e000      	b.n	2506 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    2504:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    2506:	f107 0710 	add.w	r7, r7, #16
    250a:	46bd      	mov	sp, r7
    250c:	bd80      	pop	{r7, pc}
    250e:	bf00      	nop

00002510 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    2510:	b480      	push	{r7}
    2512:	b087      	sub	sp, #28
    2514:	af00      	add	r7, sp, #0
    2516:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2518:	687a      	ldr	r2, [r7, #4]
    251a:	f24e 33a4 	movw	r3, #58276	; 0xe3a4
    251e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2522:	429a      	cmp	r2, r3
    2524:	d007      	beq.n	2536 <default_tx_handler+0x26>
    2526:	687a      	ldr	r2, [r7, #4]
    2528:	f24e 337c 	movw	r3, #58236	; 0xe37c
    252c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2530:	429a      	cmp	r2, r3
    2532:	d000      	beq.n	2536 <default_tx_handler+0x26>
    2534:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    2536:	687b      	ldr	r3, [r7, #4]
    2538:	68db      	ldr	r3, [r3, #12]
    253a:	2b00      	cmp	r3, #0
    253c:	d100      	bne.n	2540 <default_tx_handler+0x30>
    253e:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    2540:	687b      	ldr	r3, [r7, #4]
    2542:	691b      	ldr	r3, [r3, #16]
    2544:	2b00      	cmp	r3, #0
    2546:	d100      	bne.n	254a <default_tx_handler+0x3a>
    2548:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    254a:	687a      	ldr	r2, [r7, #4]
    254c:	f24e 33a4 	movw	r3, #58276	; 0xe3a4
    2550:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2554:	429a      	cmp	r2, r3
    2556:	d006      	beq.n	2566 <default_tx_handler+0x56>
    2558:	687a      	ldr	r2, [r7, #4]
    255a:	f24e 337c 	movw	r3, #58236	; 0xe37c
    255e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2562:	429a      	cmp	r2, r3
    2564:	d152      	bne.n	260c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    2566:	687b      	ldr	r3, [r7, #4]
    2568:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    256a:	2b00      	cmp	r3, #0
    256c:	d04e      	beq.n	260c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    256e:	687b      	ldr	r3, [r7, #4]
    2570:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2572:	2b00      	cmp	r3, #0
    2574:	d04a      	beq.n	260c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2576:	687b      	ldr	r3, [r7, #4]
    2578:	681b      	ldr	r3, [r3, #0]
    257a:	7d1b      	ldrb	r3, [r3, #20]
    257c:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    257e:	687b      	ldr	r3, [r7, #4]
    2580:	7a9a      	ldrb	r2, [r3, #10]
    2582:	7afb      	ldrb	r3, [r7, #11]
    2584:	ea42 0303 	orr.w	r3, r2, r3
    2588:	b2da      	uxtb	r2, r3
    258a:	687b      	ldr	r3, [r7, #4]
    258c:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    258e:	7afb      	ldrb	r3, [r7, #11]
    2590:	f003 0320 	and.w	r3, r3, #32
    2594:	2b00      	cmp	r3, #0
    2596:	d029      	beq.n	25ec <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    2598:	f04f 0310 	mov.w	r3, #16
    259c:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    259e:	687b      	ldr	r3, [r7, #4]
    25a0:	691a      	ldr	r2, [r3, #16]
    25a2:	687b      	ldr	r3, [r7, #4]
    25a4:	695b      	ldr	r3, [r3, #20]
    25a6:	ebc3 0302 	rsb	r3, r3, r2
    25aa:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    25ac:	697b      	ldr	r3, [r7, #20]
    25ae:	2b0f      	cmp	r3, #15
    25b0:	d801      	bhi.n	25b6 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    25b2:	697b      	ldr	r3, [r7, #20]
    25b4:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    25b6:	f04f 0300 	mov.w	r3, #0
    25ba:	60fb      	str	r3, [r7, #12]
    25bc:	e012      	b.n	25e4 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    25be:	687b      	ldr	r3, [r7, #4]
    25c0:	681b      	ldr	r3, [r3, #0]
    25c2:	687a      	ldr	r2, [r7, #4]
    25c4:	68d1      	ldr	r1, [r2, #12]
    25c6:	687a      	ldr	r2, [r7, #4]
    25c8:	6952      	ldr	r2, [r2, #20]
    25ca:	440a      	add	r2, r1
    25cc:	7812      	ldrb	r2, [r2, #0]
    25ce:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    25d0:	687b      	ldr	r3, [r7, #4]
    25d2:	695b      	ldr	r3, [r3, #20]
    25d4:	f103 0201 	add.w	r2, r3, #1
    25d8:	687b      	ldr	r3, [r7, #4]
    25da:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    25dc:	68fb      	ldr	r3, [r7, #12]
    25de:	f103 0301 	add.w	r3, r3, #1
    25e2:	60fb      	str	r3, [r7, #12]
    25e4:	68fa      	ldr	r2, [r7, #12]
    25e6:	693b      	ldr	r3, [r7, #16]
    25e8:	429a      	cmp	r2, r3
    25ea:	d3e8      	bcc.n	25be <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    25ec:	687b      	ldr	r3, [r7, #4]
    25ee:	695a      	ldr	r2, [r3, #20]
    25f0:	687b      	ldr	r3, [r7, #4]
    25f2:	691b      	ldr	r3, [r3, #16]
    25f4:	429a      	cmp	r2, r3
    25f6:	d109      	bne.n	260c <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    25f8:	687b      	ldr	r3, [r7, #4]
    25fa:	f04f 0200 	mov.w	r2, #0
    25fe:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    2600:	687b      	ldr	r3, [r7, #4]
    2602:	685b      	ldr	r3, [r3, #4]
    2604:	f04f 0200 	mov.w	r2, #0
    2608:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    260c:	f107 071c 	add.w	r7, r7, #28
    2610:	46bd      	mov	sp, r7
    2612:	bc80      	pop	{r7}
    2614:	4770      	bx	lr
    2616:	bf00      	nop

00002618 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2618:	4668      	mov	r0, sp
    261a:	f020 0107 	bic.w	r1, r0, #7
    261e:	468d      	mov	sp, r1
    2620:	b589      	push	{r0, r3, r7, lr}
    2622:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2624:	f24e 30a4 	movw	r0, #58276	; 0xe3a4
    2628:	f2c2 0000 	movt	r0, #8192	; 0x2000
    262c:	f7ff fee2 	bl	23f4 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    2630:	f04f 000a 	mov.w	r0, #10
    2634:	f7ff fce4 	bl	2000 <NVIC_ClearPendingIRQ>
}
    2638:	46bd      	mov	sp, r7
    263a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    263e:	4685      	mov	sp, r0
    2640:	4770      	bx	lr
    2642:	bf00      	nop

00002644 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2644:	4668      	mov	r0, sp
    2646:	f020 0107 	bic.w	r1, r0, #7
    264a:	468d      	mov	sp, r1
    264c:	b589      	push	{r0, r3, r7, lr}
    264e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    2650:	f24e 307c 	movw	r0, #58236	; 0xe37c
    2654:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2658:	f7ff fecc 	bl	23f4 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    265c:	f04f 000b 	mov.w	r0, #11
    2660:	f7ff fcce 	bl	2000 <NVIC_ClearPendingIRQ>
}
    2664:	46bd      	mov	sp, r7
    2666:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    266a:	4685      	mov	sp, r0
    266c:	4770      	bx	lr
    266e:	bf00      	nop

00002670 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2670:	b480      	push	{r7}
    2672:	b083      	sub	sp, #12
    2674:	af00      	add	r7, sp, #0
    2676:	4603      	mov	r3, r0
    2678:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    267a:	f24e 1300 	movw	r3, #57600	; 0xe100
    267e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2682:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2686:	ea4f 1252 	mov.w	r2, r2, lsr #5
    268a:	88f9      	ldrh	r1, [r7, #6]
    268c:	f001 011f 	and.w	r1, r1, #31
    2690:	f04f 0001 	mov.w	r0, #1
    2694:	fa00 f101 	lsl.w	r1, r0, r1
    2698:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    269c:	f107 070c 	add.w	r7, r7, #12
    26a0:	46bd      	mov	sp, r7
    26a2:	bc80      	pop	{r7}
    26a4:	4770      	bx	lr
    26a6:	bf00      	nop

000026a8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    26a8:	b480      	push	{r7}
    26aa:	b083      	sub	sp, #12
    26ac:	af00      	add	r7, sp, #0
    26ae:	4603      	mov	r3, r0
    26b0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    26b2:	f24e 1300 	movw	r3, #57600	; 0xe100
    26b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    26ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    26be:	ea4f 1252 	mov.w	r2, r2, lsr #5
    26c2:	88f9      	ldrh	r1, [r7, #6]
    26c4:	f001 011f 	and.w	r1, r1, #31
    26c8:	f04f 0001 	mov.w	r0, #1
    26cc:	fa00 f101 	lsl.w	r1, r0, r1
    26d0:	f102 0220 	add.w	r2, r2, #32
    26d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    26d8:	f107 070c 	add.w	r7, r7, #12
    26dc:	46bd      	mov	sp, r7
    26de:	bc80      	pop	{r7}
    26e0:	4770      	bx	lr
    26e2:	bf00      	nop

000026e4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    26e4:	b480      	push	{r7}
    26e6:	b083      	sub	sp, #12
    26e8:	af00      	add	r7, sp, #0
    26ea:	4603      	mov	r3, r0
    26ec:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    26ee:	f24e 1300 	movw	r3, #57600	; 0xe100
    26f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    26f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    26fa:	ea4f 1252 	mov.w	r2, r2, lsr #5
    26fe:	88f9      	ldrh	r1, [r7, #6]
    2700:	f001 011f 	and.w	r1, r1, #31
    2704:	f04f 0001 	mov.w	r0, #1
    2708:	fa00 f101 	lsl.w	r1, r0, r1
    270c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2714:	f107 070c 	add.w	r7, r7, #12
    2718:	46bd      	mov	sp, r7
    271a:	bc80      	pop	{r7}
    271c:	4770      	bx	lr
    271e:	bf00      	nop

00002720 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    2720:	b580      	push	{r7, lr}
    2722:	b084      	sub	sp, #16
    2724:	af00      	add	r7, sp, #0
    2726:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2728:	687a      	ldr	r2, [r7, #4]
    272a:	f24e 4350 	movw	r3, #58448	; 0xe450
    272e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2732:	429a      	cmp	r2, r3
    2734:	d007      	beq.n	2746 <MSS_SPI_init+0x26>
    2736:	687a      	ldr	r2, [r7, #4]
    2738:	f24e 33cc 	movw	r3, #58316	; 0xe3cc
    273c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2740:	429a      	cmp	r2, r3
    2742:	d000      	beq.n	2746 <MSS_SPI_init+0x26>
    2744:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2746:	687b      	ldr	r3, [r7, #4]
    2748:	889b      	ldrh	r3, [r3, #4]
    274a:	b21b      	sxth	r3, r3
    274c:	4618      	mov	r0, r3
    274e:	f7ff ffab 	bl	26a8 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    2752:	6878      	ldr	r0, [r7, #4]
    2754:	f04f 0100 	mov.w	r1, #0
    2758:	f04f 0284 	mov.w	r2, #132	; 0x84
    275c:	f002 fe2e 	bl	53bc <memset>
    
    this_spi->cmd_done = 1u;
    2760:	687b      	ldr	r3, [r7, #4]
    2762:	f04f 0201 	mov.w	r2, #1
    2766:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    2768:	f04f 0300 	mov.w	r3, #0
    276c:	81fb      	strh	r3, [r7, #14]
    276e:	e00d      	b.n	278c <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    2770:	89fb      	ldrh	r3, [r7, #14]
    2772:	687a      	ldr	r2, [r7, #4]
    2774:	f103 0306 	add.w	r3, r3, #6
    2778:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    277c:	4413      	add	r3, r2
    277e:	f04f 32ff 	mov.w	r2, #4294967295
    2782:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    2784:	89fb      	ldrh	r3, [r7, #14]
    2786:	f103 0301 	add.w	r3, r3, #1
    278a:	81fb      	strh	r3, [r7, #14]
    278c:	89fb      	ldrh	r3, [r7, #14]
    278e:	2b07      	cmp	r3, #7
    2790:	d9ee      	bls.n	2770 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    2792:	687a      	ldr	r2, [r7, #4]
    2794:	f24e 4350 	movw	r3, #58448	; 0xe450
    2798:	f2c2 0300 	movt	r3, #8192	; 0x2000
    279c:	429a      	cmp	r2, r3
    279e:	d126      	bne.n	27ee <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    27a0:	687a      	ldr	r2, [r7, #4]
    27a2:	f241 0300 	movw	r3, #4096	; 0x1000
    27a6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    27aa:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    27ac:	687b      	ldr	r3, [r7, #4]
    27ae:	f04f 020c 	mov.w	r2, #12
    27b2:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    27b4:	f242 0300 	movw	r3, #8192	; 0x2000
    27b8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    27bc:	f242 0200 	movw	r2, #8192	; 0x2000
    27c0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    27c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    27c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    27ca:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    27cc:	f04f 000c 	mov.w	r0, #12
    27d0:	f7ff ff88 	bl	26e4 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    27d4:	f242 0300 	movw	r3, #8192	; 0x2000
    27d8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    27dc:	f242 0200 	movw	r2, #8192	; 0x2000
    27e0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    27e4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    27e6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    27ea:	631a      	str	r2, [r3, #48]	; 0x30
    27ec:	e025      	b.n	283a <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    27ee:	687a      	ldr	r2, [r7, #4]
    27f0:	f241 0300 	movw	r3, #4096	; 0x1000
    27f4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    27f8:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    27fa:	687b      	ldr	r3, [r7, #4]
    27fc:	f04f 020d 	mov.w	r2, #13
    2800:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    2802:	f242 0300 	movw	r3, #8192	; 0x2000
    2806:	f2ce 0304 	movt	r3, #57348	; 0xe004
    280a:	f242 0200 	movw	r2, #8192	; 0x2000
    280e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2812:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2814:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    2818:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    281a:	f04f 000d 	mov.w	r0, #13
    281e:	f7ff ff61 	bl	26e4 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    2822:	f242 0300 	movw	r3, #8192	; 0x2000
    2826:	f2ce 0304 	movt	r3, #57348	; 0xe004
    282a:	f242 0200 	movw	r2, #8192	; 0x2000
    282e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2832:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2834:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    2838:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    283a:	687b      	ldr	r3, [r7, #4]
    283c:	681b      	ldr	r3, [r3, #0]
    283e:	687a      	ldr	r2, [r7, #4]
    2840:	6812      	ldr	r2, [r2, #0]
    2842:	6812      	ldr	r2, [r2, #0]
    2844:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2848:	601a      	str	r2, [r3, #0]
}
    284a:	f107 0710 	add.w	r7, r7, #16
    284e:	46bd      	mov	sp, r7
    2850:	bd80      	pop	{r7, pc}
    2852:	bf00      	nop

00002854 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    2854:	b580      	push	{r7, lr}
    2856:	b08a      	sub	sp, #40	; 0x28
    2858:	af00      	add	r7, sp, #0
    285a:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    285c:	687b      	ldr	r3, [r7, #4]
    285e:	681b      	ldr	r3, [r3, #0]
    2860:	681b      	ldr	r3, [r3, #0]
    2862:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    2864:	687b      	ldr	r3, [r7, #4]
    2866:	681b      	ldr	r3, [r3, #0]
    2868:	699b      	ldr	r3, [r3, #24]
    286a:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    286c:	687b      	ldr	r3, [r7, #4]
    286e:	681b      	ldr	r3, [r3, #0]
    2870:	685b      	ldr	r3, [r3, #4]
    2872:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    2874:	687b      	ldr	r3, [r7, #4]
    2876:	681b      	ldr	r3, [r3, #0]
    2878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    287a:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    287c:	687b      	ldr	r3, [r7, #4]
    287e:	681b      	ldr	r3, [r3, #0]
    2880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2882:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    2884:	687b      	ldr	r3, [r7, #4]
    2886:	681b      	ldr	r3, [r3, #0]
    2888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    288a:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    288c:	687b      	ldr	r3, [r7, #4]
    288e:	681b      	ldr	r3, [r3, #0]
    2890:	69db      	ldr	r3, [r3, #28]
    2892:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    2894:	687a      	ldr	r2, [r7, #4]
    2896:	f24e 4350 	movw	r3, #58448	; 0xe450
    289a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    289e:	429a      	cmp	r2, r3
    28a0:	d12e      	bne.n	2900 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    28a2:	687a      	ldr	r2, [r7, #4]
    28a4:	f241 0300 	movw	r3, #4096	; 0x1000
    28a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    28ac:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    28ae:	687b      	ldr	r3, [r7, #4]
    28b0:	f04f 020c 	mov.w	r2, #12
    28b4:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    28b6:	f242 0300 	movw	r3, #8192	; 0x2000
    28ba:	f2ce 0304 	movt	r3, #57348	; 0xe004
    28be:	f242 0200 	movw	r2, #8192	; 0x2000
    28c2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    28c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    28c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    28cc:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    28ce:	f04f 000c 	mov.w	r0, #12
    28d2:	f7ff ff07 	bl	26e4 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    28d6:	f242 0300 	movw	r3, #8192	; 0x2000
    28da:	f2ce 0304 	movt	r3, #57348	; 0xe004
    28de:	f242 0200 	movw	r2, #8192	; 0x2000
    28e2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    28e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    28e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    28ec:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    28ee:	687b      	ldr	r3, [r7, #4]
    28f0:	681b      	ldr	r3, [r3, #0]
    28f2:	687a      	ldr	r2, [r7, #4]
    28f4:	6812      	ldr	r2, [r2, #0]
    28f6:	6812      	ldr	r2, [r2, #0]
    28f8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    28fc:	601a      	str	r2, [r3, #0]
    28fe:	e02d      	b.n	295c <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    2900:	687a      	ldr	r2, [r7, #4]
    2902:	f241 0300 	movw	r3, #4096	; 0x1000
    2906:	f2c4 0301 	movt	r3, #16385	; 0x4001
    290a:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    290c:	687b      	ldr	r3, [r7, #4]
    290e:	f04f 020d 	mov.w	r2, #13
    2912:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    2914:	f242 0300 	movw	r3, #8192	; 0x2000
    2918:	f2ce 0304 	movt	r3, #57348	; 0xe004
    291c:	f242 0200 	movw	r2, #8192	; 0x2000
    2920:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2924:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2926:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    292a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    292c:	f04f 000d 	mov.w	r0, #13
    2930:	f7ff fed8 	bl	26e4 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    2934:	f242 0300 	movw	r3, #8192	; 0x2000
    2938:	f2ce 0304 	movt	r3, #57348	; 0xe004
    293c:	f242 0200 	movw	r2, #8192	; 0x2000
    2940:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2944:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2946:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    294a:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    294c:	687b      	ldr	r3, [r7, #4]
    294e:	681b      	ldr	r3, [r3, #0]
    2950:	687a      	ldr	r2, [r7, #4]
    2952:	6812      	ldr	r2, [r2, #0]
    2954:	6812      	ldr	r2, [r2, #0]
    2956:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    295a:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    295c:	68fb      	ldr	r3, [r7, #12]
    295e:	f023 0301 	bic.w	r3, r3, #1
    2962:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    2964:	687b      	ldr	r3, [r7, #4]
    2966:	681b      	ldr	r3, [r3, #0]
    2968:	68fa      	ldr	r2, [r7, #12]
    296a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    296c:	687b      	ldr	r3, [r7, #4]
    296e:	681b      	ldr	r3, [r3, #0]
    2970:	693a      	ldr	r2, [r7, #16]
    2972:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    2974:	687b      	ldr	r3, [r7, #4]
    2976:	681b      	ldr	r3, [r3, #0]
    2978:	697a      	ldr	r2, [r7, #20]
    297a:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    297c:	687b      	ldr	r3, [r7, #4]
    297e:	681b      	ldr	r3, [r3, #0]
    2980:	687a      	ldr	r2, [r7, #4]
    2982:	6812      	ldr	r2, [r2, #0]
    2984:	6812      	ldr	r2, [r2, #0]
    2986:	f042 0201 	orr.w	r2, r2, #1
    298a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    298c:	687b      	ldr	r3, [r7, #4]
    298e:	681b      	ldr	r3, [r3, #0]
    2990:	69ba      	ldr	r2, [r7, #24]
    2992:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    2994:	687b      	ldr	r3, [r7, #4]
    2996:	681b      	ldr	r3, [r3, #0]
    2998:	69fa      	ldr	r2, [r7, #28]
    299a:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    299c:	687b      	ldr	r3, [r7, #4]
    299e:	681b      	ldr	r3, [r3, #0]
    29a0:	6a3a      	ldr	r2, [r7, #32]
    29a2:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    29a4:	687b      	ldr	r3, [r7, #4]
    29a6:	681b      	ldr	r3, [r3, #0]
    29a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    29aa:	61da      	str	r2, [r3, #28]
}
    29ac:	f107 0728 	add.w	r7, r7, #40	; 0x28
    29b0:	46bd      	mov	sp, r7
    29b2:	bd80      	pop	{r7, pc}

000029b4 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    29b4:	b580      	push	{r7, lr}
    29b6:	b084      	sub	sp, #16
    29b8:	af00      	add	r7, sp, #0
    29ba:	60f8      	str	r0, [r7, #12]
    29bc:	607a      	str	r2, [r7, #4]
    29be:	460a      	mov	r2, r1
    29c0:	72fa      	strb	r2, [r7, #11]
    29c2:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    29c4:	68fa      	ldr	r2, [r7, #12]
    29c6:	f24e 4350 	movw	r3, #58448	; 0xe450
    29ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29ce:	429a      	cmp	r2, r3
    29d0:	d007      	beq.n	29e2 <MSS_SPI_configure_master_mode+0x2e>
    29d2:	68fa      	ldr	r2, [r7, #12]
    29d4:	f24e 33cc 	movw	r3, #58316	; 0xe3cc
    29d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29dc:	429a      	cmp	r2, r3
    29de:	d000      	beq.n	29e2 <MSS_SPI_configure_master_mode+0x2e>
    29e0:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    29e2:	7afb      	ldrb	r3, [r7, #11]
    29e4:	2b07      	cmp	r3, #7
    29e6:	d900      	bls.n	29ea <MSS_SPI_configure_master_mode+0x36>
    29e8:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    29ea:	7e3b      	ldrb	r3, [r7, #24]
    29ec:	2b20      	cmp	r3, #32
    29ee:	d900      	bls.n	29f2 <MSS_SPI_configure_master_mode+0x3e>
    29f0:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    29f2:	68fb      	ldr	r3, [r7, #12]
    29f4:	889b      	ldrh	r3, [r3, #4]
    29f6:	b21b      	sxth	r3, r3
    29f8:	4618      	mov	r0, r3
    29fa:	f7ff fe55 	bl	26a8 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    29fe:	68fb      	ldr	r3, [r7, #12]
    2a00:	f04f 0200 	mov.w	r2, #0
    2a04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2a08:	68fb      	ldr	r3, [r7, #12]
    2a0a:	681b      	ldr	r3, [r3, #0]
    2a0c:	68fa      	ldr	r2, [r7, #12]
    2a0e:	6812      	ldr	r2, [r2, #0]
    2a10:	6812      	ldr	r2, [r2, #0]
    2a12:	f022 0201 	bic.w	r2, r2, #1
    2a16:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    2a18:	68fb      	ldr	r3, [r7, #12]
    2a1a:	681b      	ldr	r3, [r3, #0]
    2a1c:	68fa      	ldr	r2, [r7, #12]
    2a1e:	6812      	ldr	r2, [r2, #0]
    2a20:	6812      	ldr	r2, [r2, #0]
    2a22:	f042 0202 	orr.w	r2, r2, #2
    2a26:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2a28:	68fb      	ldr	r3, [r7, #12]
    2a2a:	681b      	ldr	r3, [r3, #0]
    2a2c:	68fa      	ldr	r2, [r7, #12]
    2a2e:	6812      	ldr	r2, [r2, #0]
    2a30:	6812      	ldr	r2, [r2, #0]
    2a32:	f042 0201 	orr.w	r2, r2, #1
    2a36:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    2a38:	7afb      	ldrb	r3, [r7, #11]
    2a3a:	2b07      	cmp	r3, #7
    2a3c:	d83f      	bhi.n	2abe <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    2a3e:	687b      	ldr	r3, [r7, #4]
    2a40:	2b00      	cmp	r3, #0
    2a42:	d00b      	beq.n	2a5c <MSS_SPI_configure_master_mode+0xa8>
    2a44:	687b      	ldr	r3, [r7, #4]
    2a46:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    2a4a:	d007      	beq.n	2a5c <MSS_SPI_configure_master_mode+0xa8>
    2a4c:	687b      	ldr	r3, [r7, #4]
    2a4e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    2a52:	d003      	beq.n	2a5c <MSS_SPI_configure_master_mode+0xa8>
    2a54:	687b      	ldr	r3, [r7, #4]
    2a56:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    2a5a:	d10f      	bne.n	2a7c <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    2a5c:	7afa      	ldrb	r2, [r7, #11]
    2a5e:	6879      	ldr	r1, [r7, #4]
    2a60:	f240 1302 	movw	r3, #258	; 0x102
    2a64:	f2c2 4300 	movt	r3, #9216	; 0x2400
    2a68:	ea41 0303 	orr.w	r3, r1, r3
    2a6c:	68f9      	ldr	r1, [r7, #12]
    2a6e:	f102 0206 	add.w	r2, r2, #6
    2a72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2a76:	440a      	add	r2, r1
    2a78:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    2a7a:	e00e      	b.n	2a9a <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    2a7c:	7afa      	ldrb	r2, [r7, #11]
    2a7e:	6879      	ldr	r1, [r7, #4]
    2a80:	f240 1302 	movw	r3, #258	; 0x102
    2a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a88:	ea41 0303 	orr.w	r3, r1, r3
    2a8c:	68f9      	ldr	r1, [r7, #12]
    2a8e:	f102 0206 	add.w	r2, r2, #6
    2a92:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2a96:	440a      	add	r2, r1
    2a98:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    2a9a:	7afb      	ldrb	r3, [r7, #11]
    2a9c:	68fa      	ldr	r2, [r7, #12]
    2a9e:	f103 0306 	add.w	r3, r3, #6
    2aa2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2aa6:	4413      	add	r3, r2
    2aa8:	7e3a      	ldrb	r2, [r7, #24]
    2aaa:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    2aac:	7afb      	ldrb	r3, [r7, #11]
    2aae:	68fa      	ldr	r2, [r7, #12]
    2ab0:	f103 0306 	add.w	r3, r3, #6
    2ab4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2ab8:	4413      	add	r3, r2
    2aba:	78fa      	ldrb	r2, [r7, #3]
    2abc:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2abe:	68fb      	ldr	r3, [r7, #12]
    2ac0:	889b      	ldrh	r3, [r3, #4]
    2ac2:	b21b      	sxth	r3, r3
    2ac4:	4618      	mov	r0, r3
    2ac6:	f7ff fdd3 	bl	2670 <NVIC_EnableIRQ>
}
    2aca:	f107 0710 	add.w	r7, r7, #16
    2ace:	46bd      	mov	sp, r7
    2ad0:	bd80      	pop	{r7, pc}
    2ad2:	bf00      	nop

00002ad4 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2ad4:	b580      	push	{r7, lr}
    2ad6:	b084      	sub	sp, #16
    2ad8:	af00      	add	r7, sp, #0
    2ada:	6078      	str	r0, [r7, #4]
    2adc:	460b      	mov	r3, r1
    2ade:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2ae0:	687a      	ldr	r2, [r7, #4]
    2ae2:	f24e 4350 	movw	r3, #58448	; 0xe450
    2ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aea:	429a      	cmp	r2, r3
    2aec:	d007      	beq.n	2afe <MSS_SPI_set_slave_select+0x2a>
    2aee:	687a      	ldr	r2, [r7, #4]
    2af0:	f24e 33cc 	movw	r3, #58316	; 0xe3cc
    2af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2af8:	429a      	cmp	r2, r3
    2afa:	d000      	beq.n	2afe <MSS_SPI_set_slave_select+0x2a>
    2afc:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2afe:	687b      	ldr	r3, [r7, #4]
    2b00:	681b      	ldr	r3, [r3, #0]
    2b02:	681b      	ldr	r3, [r3, #0]
    2b04:	f003 0302 	and.w	r3, r3, #2
    2b08:	2b00      	cmp	r3, #0
    2b0a:	d100      	bne.n	2b0e <MSS_SPI_set_slave_select+0x3a>
    2b0c:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    2b0e:	78fb      	ldrb	r3, [r7, #3]
    2b10:	687a      	ldr	r2, [r7, #4]
    2b12:	f103 0306 	add.w	r3, r3, #6
    2b16:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2b1a:	4413      	add	r3, r2
    2b1c:	685b      	ldr	r3, [r3, #4]
    2b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
    2b22:	d100      	bne.n	2b26 <MSS_SPI_set_slave_select+0x52>
    2b24:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2b26:	687b      	ldr	r3, [r7, #4]
    2b28:	889b      	ldrh	r3, [r3, #4]
    2b2a:	b21b      	sxth	r3, r3
    2b2c:	4618      	mov	r0, r3
    2b2e:	f7ff fdbb 	bl	26a8 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2b32:	687b      	ldr	r3, [r7, #4]
    2b34:	681b      	ldr	r3, [r3, #0]
    2b36:	689b      	ldr	r3, [r3, #8]
    2b38:	f003 0304 	and.w	r3, r3, #4
    2b3c:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    2b3e:	68fb      	ldr	r3, [r7, #12]
    2b40:	2b00      	cmp	r3, #0
    2b42:	d002      	beq.n	2b4a <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    2b44:	6878      	ldr	r0, [r7, #4]
    2b46:	f7ff fe85 	bl	2854 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2b4a:	687b      	ldr	r3, [r7, #4]
    2b4c:	681b      	ldr	r3, [r3, #0]
    2b4e:	687a      	ldr	r2, [r7, #4]
    2b50:	6812      	ldr	r2, [r2, #0]
    2b52:	6812      	ldr	r2, [r2, #0]
    2b54:	f022 0201 	bic.w	r2, r2, #1
    2b58:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    2b5a:	687b      	ldr	r3, [r7, #4]
    2b5c:	681a      	ldr	r2, [r3, #0]
    2b5e:	78fb      	ldrb	r3, [r7, #3]
    2b60:	6879      	ldr	r1, [r7, #4]
    2b62:	f103 0306 	add.w	r3, r3, #6
    2b66:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2b6a:	440b      	add	r3, r1
    2b6c:	685b      	ldr	r3, [r3, #4]
    2b6e:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    2b70:	687b      	ldr	r3, [r7, #4]
    2b72:	681a      	ldr	r2, [r3, #0]
    2b74:	78fb      	ldrb	r3, [r7, #3]
    2b76:	6879      	ldr	r1, [r7, #4]
    2b78:	f103 0306 	add.w	r3, r3, #6
    2b7c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2b80:	440b      	add	r3, r1
    2b82:	7a5b      	ldrb	r3, [r3, #9]
    2b84:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    2b86:	687b      	ldr	r3, [r7, #4]
    2b88:	681a      	ldr	r2, [r3, #0]
    2b8a:	78fb      	ldrb	r3, [r7, #3]
    2b8c:	6879      	ldr	r1, [r7, #4]
    2b8e:	f103 0306 	add.w	r3, r3, #6
    2b92:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2b96:	440b      	add	r3, r1
    2b98:	7a1b      	ldrb	r3, [r3, #8]
    2b9a:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2b9c:	687b      	ldr	r3, [r7, #4]
    2b9e:	681b      	ldr	r3, [r3, #0]
    2ba0:	687a      	ldr	r2, [r7, #4]
    2ba2:	6812      	ldr	r2, [r2, #0]
    2ba4:	6812      	ldr	r2, [r2, #0]
    2ba6:	f042 0201 	orr.w	r2, r2, #1
    2baa:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    2bac:	687b      	ldr	r3, [r7, #4]
    2bae:	681b      	ldr	r3, [r3, #0]
    2bb0:	687a      	ldr	r2, [r7, #4]
    2bb2:	6812      	ldr	r2, [r2, #0]
    2bb4:	69d1      	ldr	r1, [r2, #28]
    2bb6:	78fa      	ldrb	r2, [r7, #3]
    2bb8:	f04f 0001 	mov.w	r0, #1
    2bbc:	fa00 f202 	lsl.w	r2, r0, r2
    2bc0:	ea41 0202 	orr.w	r2, r1, r2
    2bc4:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2bc6:	687b      	ldr	r3, [r7, #4]
    2bc8:	889b      	ldrh	r3, [r3, #4]
    2bca:	b21b      	sxth	r3, r3
    2bcc:	4618      	mov	r0, r3
    2bce:	f7ff fd4f 	bl	2670 <NVIC_EnableIRQ>
}
    2bd2:	f107 0710 	add.w	r7, r7, #16
    2bd6:	46bd      	mov	sp, r7
    2bd8:	bd80      	pop	{r7, pc}
    2bda:	bf00      	nop

00002bdc <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2bdc:	b580      	push	{r7, lr}
    2bde:	b084      	sub	sp, #16
    2be0:	af00      	add	r7, sp, #0
    2be2:	6078      	str	r0, [r7, #4]
    2be4:	460b      	mov	r3, r1
    2be6:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2be8:	687a      	ldr	r2, [r7, #4]
    2bea:	f24e 4350 	movw	r3, #58448	; 0xe450
    2bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bf2:	429a      	cmp	r2, r3
    2bf4:	d007      	beq.n	2c06 <MSS_SPI_clear_slave_select+0x2a>
    2bf6:	687a      	ldr	r2, [r7, #4]
    2bf8:	f24e 33cc 	movw	r3, #58316	; 0xe3cc
    2bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c00:	429a      	cmp	r2, r3
    2c02:	d000      	beq.n	2c06 <MSS_SPI_clear_slave_select+0x2a>
    2c04:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2c06:	687b      	ldr	r3, [r7, #4]
    2c08:	681b      	ldr	r3, [r3, #0]
    2c0a:	681b      	ldr	r3, [r3, #0]
    2c0c:	f003 0302 	and.w	r3, r3, #2
    2c10:	2b00      	cmp	r3, #0
    2c12:	d100      	bne.n	2c16 <MSS_SPI_clear_slave_select+0x3a>
    2c14:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2c16:	687b      	ldr	r3, [r7, #4]
    2c18:	889b      	ldrh	r3, [r3, #4]
    2c1a:	b21b      	sxth	r3, r3
    2c1c:	4618      	mov	r0, r3
    2c1e:	f7ff fd43 	bl	26a8 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2c22:	687b      	ldr	r3, [r7, #4]
    2c24:	681b      	ldr	r3, [r3, #0]
    2c26:	689b      	ldr	r3, [r3, #8]
    2c28:	f003 0304 	and.w	r3, r3, #4
    2c2c:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    2c2e:	68fb      	ldr	r3, [r7, #12]
    2c30:	2b00      	cmp	r3, #0
    2c32:	d002      	beq.n	2c3a <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    2c34:	6878      	ldr	r0, [r7, #4]
    2c36:	f7ff fe0d 	bl	2854 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    2c3a:	687b      	ldr	r3, [r7, #4]
    2c3c:	681b      	ldr	r3, [r3, #0]
    2c3e:	687a      	ldr	r2, [r7, #4]
    2c40:	6812      	ldr	r2, [r2, #0]
    2c42:	69d1      	ldr	r1, [r2, #28]
    2c44:	78fa      	ldrb	r2, [r7, #3]
    2c46:	f04f 0001 	mov.w	r0, #1
    2c4a:	fa00 f202 	lsl.w	r2, r0, r2
    2c4e:	ea6f 0202 	mvn.w	r2, r2
    2c52:	ea01 0202 	and.w	r2, r1, r2
    2c56:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2c58:	687b      	ldr	r3, [r7, #4]
    2c5a:	889b      	ldrh	r3, [r3, #4]
    2c5c:	b21b      	sxth	r3, r3
    2c5e:	4618      	mov	r0, r3
    2c60:	f7ff fd06 	bl	2670 <NVIC_EnableIRQ>
}
    2c64:	f107 0710 	add.w	r7, r7, #16
    2c68:	46bd      	mov	sp, r7
    2c6a:	bd80      	pop	{r7, pc}

00002c6c <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    2c6c:	b480      	push	{r7}
    2c6e:	b087      	sub	sp, #28
    2c70:	af00      	add	r7, sp, #0
    2c72:	6078      	str	r0, [r7, #4]
    2c74:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2c76:	687a      	ldr	r2, [r7, #4]
    2c78:	f24e 4350 	movw	r3, #58448	; 0xe450
    2c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c80:	429a      	cmp	r2, r3
    2c82:	d007      	beq.n	2c94 <MSS_SPI_transfer_frame+0x28>
    2c84:	687a      	ldr	r2, [r7, #4]
    2c86:	f24e 33cc 	movw	r3, #58316	; 0xe3cc
    2c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c8e:	429a      	cmp	r2, r3
    2c90:	d000      	beq.n	2c94 <MSS_SPI_transfer_frame+0x28>
    2c92:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2c94:	687b      	ldr	r3, [r7, #4]
    2c96:	681b      	ldr	r3, [r3, #0]
    2c98:	681b      	ldr	r3, [r3, #0]
    2c9a:	f003 0302 	and.w	r3, r3, #2
    2c9e:	2b00      	cmp	r3, #0
    2ca0:	d100      	bne.n	2ca4 <MSS_SPI_transfer_frame+0x38>
    2ca2:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2ca4:	687b      	ldr	r3, [r7, #4]
    2ca6:	681a      	ldr	r2, [r3, #0]
    2ca8:	687b      	ldr	r3, [r7, #4]
    2caa:	681b      	ldr	r3, [r3, #0]
    2cac:	6819      	ldr	r1, [r3, #0]
    2cae:	f240 03ff 	movw	r3, #255	; 0xff
    2cb2:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2cb6:	ea01 0303 	and.w	r3, r1, r3
    2cba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2cbe:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2cc0:	687b      	ldr	r3, [r7, #4]
    2cc2:	681b      	ldr	r3, [r3, #0]
    2cc4:	687a      	ldr	r2, [r7, #4]
    2cc6:	6812      	ldr	r2, [r2, #0]
    2cc8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2cca:	f042 020c 	orr.w	r2, r2, #12
    2cce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2cd0:	687b      	ldr	r3, [r7, #4]
    2cd2:	681b      	ldr	r3, [r3, #0]
    2cd4:	689b      	ldr	r3, [r3, #8]
    2cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2cda:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
    2cdc:	e00b      	b.n	2cf6 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
    2cde:	687b      	ldr	r3, [r7, #4]
    2ce0:	681b      	ldr	r3, [r3, #0]
    2ce2:	691b      	ldr	r3, [r3, #16]
    2ce4:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
    2ce6:	68bb      	ldr	r3, [r7, #8]
    2ce8:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2cea:	687b      	ldr	r3, [r7, #4]
    2cec:	681b      	ldr	r3, [r3, #0]
    2cee:	689b      	ldr	r3, [r3, #8]
    2cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2cf4:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    2cf6:	68fb      	ldr	r3, [r7, #12]
    2cf8:	2b00      	cmp	r3, #0
    2cfa:	d0f0      	beq.n	2cde <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    2cfc:	687b      	ldr	r3, [r7, #4]
    2cfe:	681b      	ldr	r3, [r3, #0]
    2d00:	683a      	ldr	r2, [r7, #0]
    2d02:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    2d04:	687b      	ldr	r3, [r7, #4]
    2d06:	681b      	ldr	r3, [r3, #0]
    2d08:	689b      	ldr	r3, [r3, #8]
    2d0a:	f003 0301 	and.w	r3, r3, #1
    2d0e:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
    2d10:	e005      	b.n	2d1e <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    2d12:	687b      	ldr	r3, [r7, #4]
    2d14:	681b      	ldr	r3, [r3, #0]
    2d16:	689b      	ldr	r3, [r3, #8]
    2d18:	f003 0301 	and.w	r3, r3, #1
    2d1c:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
    2d1e:	697b      	ldr	r3, [r7, #20]
    2d20:	2b00      	cmp	r3, #0
    2d22:	d0f6      	beq.n	2d12 <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    2d24:	687b      	ldr	r3, [r7, #4]
    2d26:	681b      	ldr	r3, [r3, #0]
    2d28:	689b      	ldr	r3, [r3, #8]
    2d2a:	f003 0302 	and.w	r3, r3, #2
    2d2e:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
    2d30:	e005      	b.n	2d3e <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    2d32:	687b      	ldr	r3, [r7, #4]
    2d34:	681b      	ldr	r3, [r3, #0]
    2d36:	689b      	ldr	r3, [r3, #8]
    2d38:	f003 0302 	and.w	r3, r3, #2
    2d3c:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
    2d3e:	693b      	ldr	r3, [r7, #16]
    2d40:	2b00      	cmp	r3, #0
    2d42:	d0f6      	beq.n	2d32 <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
    2d44:	687b      	ldr	r3, [r7, #4]
    2d46:	681b      	ldr	r3, [r3, #0]
    2d48:	691b      	ldr	r3, [r3, #16]
}
    2d4a:	4618      	mov	r0, r3
    2d4c:	f107 071c 	add.w	r7, r7, #28
    2d50:	46bd      	mov	sp, r7
    2d52:	bc80      	pop	{r7}
    2d54:	4770      	bx	lr
    2d56:	bf00      	nop

00002d58 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2d58:	b480      	push	{r7}
    2d5a:	b085      	sub	sp, #20
    2d5c:	af00      	add	r7, sp, #0
    2d5e:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    2d60:	f04f 0300 	mov.w	r3, #0
    2d64:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d66:	e00e      	b.n	2d86 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    2d68:	687b      	ldr	r3, [r7, #4]
    2d6a:	681b      	ldr	r3, [r3, #0]
    2d6c:	687a      	ldr	r2, [r7, #4]
    2d6e:	6891      	ldr	r1, [r2, #8]
    2d70:	687a      	ldr	r2, [r7, #4]
    2d72:	6912      	ldr	r2, [r2, #16]
    2d74:	440a      	add	r2, r1
    2d76:	7812      	ldrb	r2, [r2, #0]
    2d78:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    2d7a:	687b      	ldr	r3, [r7, #4]
    2d7c:	691b      	ldr	r3, [r3, #16]
    2d7e:	f103 0201 	add.w	r2, r3, #1
    2d82:	687b      	ldr	r3, [r7, #4]
    2d84:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d86:	687b      	ldr	r3, [r7, #4]
    2d88:	681b      	ldr	r3, [r3, #0]
    2d8a:	689b      	ldr	r3, [r3, #8]
    2d8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2d90:	2b00      	cmp	r3, #0
    2d92:	d105      	bne.n	2da0 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    2d94:	687b      	ldr	r3, [r7, #4]
    2d96:	691a      	ldr	r2, [r3, #16]
    2d98:	687b      	ldr	r3, [r7, #4]
    2d9a:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d9c:	429a      	cmp	r2, r3
    2d9e:	d3e3      	bcc.n	2d68 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    2da0:	687b      	ldr	r3, [r7, #4]
    2da2:	691a      	ldr	r2, [r3, #16]
    2da4:	687b      	ldr	r3, [r7, #4]
    2da6:	68db      	ldr	r3, [r3, #12]
    2da8:	429a      	cmp	r2, r3
    2daa:	d31c      	bcc.n	2de6 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2dac:	e00e      	b.n	2dcc <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    2dae:	687b      	ldr	r3, [r7, #4]
    2db0:	681b      	ldr	r3, [r3, #0]
    2db2:	687a      	ldr	r2, [r7, #4]
    2db4:	6951      	ldr	r1, [r2, #20]
    2db6:	687a      	ldr	r2, [r7, #4]
    2db8:	69d2      	ldr	r2, [r2, #28]
    2dba:	440a      	add	r2, r1
    2dbc:	7812      	ldrb	r2, [r2, #0]
    2dbe:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    2dc0:	687b      	ldr	r3, [r7, #4]
    2dc2:	69db      	ldr	r3, [r3, #28]
    2dc4:	f103 0201 	add.w	r2, r3, #1
    2dc8:	687b      	ldr	r3, [r7, #4]
    2dca:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2dcc:	687b      	ldr	r3, [r7, #4]
    2dce:	681b      	ldr	r3, [r3, #0]
    2dd0:	689b      	ldr	r3, [r3, #8]
    2dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2dd6:	2b00      	cmp	r3, #0
    2dd8:	d105      	bne.n	2de6 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    2dda:	687b      	ldr	r3, [r7, #4]
    2ddc:	69da      	ldr	r2, [r3, #28]
    2dde:	687b      	ldr	r3, [r7, #4]
    2de0:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2de2:	429a      	cmp	r2, r3
    2de4:	d3e3      	bcc.n	2dae <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2de6:	687b      	ldr	r3, [r7, #4]
    2de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2dea:	2b00      	cmp	r3, #0
    2dec:	d01f      	beq.n	2e2e <fill_slave_tx_fifo+0xd6>
    2dee:	687b      	ldr	r3, [r7, #4]
    2df0:	691a      	ldr	r2, [r3, #16]
    2df2:	687b      	ldr	r3, [r7, #4]
    2df4:	68db      	ldr	r3, [r3, #12]
    2df6:	429a      	cmp	r2, r3
    2df8:	d319      	bcc.n	2e2e <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    2dfa:	687b      	ldr	r3, [r7, #4]
    2dfc:	69da      	ldr	r2, [r3, #28]
    2dfe:	687b      	ldr	r3, [r7, #4]
    2e00:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2e02:	429a      	cmp	r2, r3
    2e04:	d313      	bcc.n	2e2e <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2e06:	e008      	b.n	2e1a <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    2e08:	687b      	ldr	r3, [r7, #4]
    2e0a:	681b      	ldr	r3, [r3, #0]
    2e0c:	f04f 0200 	mov.w	r2, #0
    2e10:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    2e12:	68fb      	ldr	r3, [r7, #12]
    2e14:	f103 0301 	add.w	r3, r3, #1
    2e18:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2e1a:	687b      	ldr	r3, [r7, #4]
    2e1c:	681b      	ldr	r3, [r3, #0]
    2e1e:	689b      	ldr	r3, [r3, #8]
    2e20:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2e24:	2b00      	cmp	r3, #0
    2e26:	d102      	bne.n	2e2e <fill_slave_tx_fifo+0xd6>
    2e28:	68fb      	ldr	r3, [r7, #12]
    2e2a:	2b1f      	cmp	r3, #31
    2e2c:	d9ec      	bls.n	2e08 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    2e2e:	f107 0714 	add.w	r7, r7, #20
    2e32:	46bd      	mov	sp, r7
    2e34:	bc80      	pop	{r7}
    2e36:	4770      	bx	lr

00002e38 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2e38:	b580      	push	{r7, lr}
    2e3a:	b084      	sub	sp, #16
    2e3c:	af00      	add	r7, sp, #0
    2e3e:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2e40:	687b      	ldr	r3, [r7, #4]
    2e42:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2e46:	2b02      	cmp	r3, #2
    2e48:	d115      	bne.n	2e76 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2e4a:	e00c      	b.n	2e66 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    2e4c:	687b      	ldr	r3, [r7, #4]
    2e4e:	681b      	ldr	r3, [r3, #0]
    2e50:	691b      	ldr	r3, [r3, #16]
    2e52:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    2e54:	687b      	ldr	r3, [r7, #4]
    2e56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2e58:	2b00      	cmp	r3, #0
    2e5a:	d004      	beq.n	2e66 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    2e5c:	687b      	ldr	r3, [r7, #4]
    2e5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2e60:	68fa      	ldr	r2, [r7, #12]
    2e62:	4610      	mov	r0, r2
    2e64:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2e66:	687b      	ldr	r3, [r7, #4]
    2e68:	681b      	ldr	r3, [r3, #0]
    2e6a:	689b      	ldr	r3, [r3, #8]
    2e6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2e70:	2b00      	cmp	r3, #0
    2e72:	d0eb      	beq.n	2e4c <read_slave_rx_fifo+0x14>
    2e74:	e032      	b.n	2edc <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2e76:	687b      	ldr	r3, [r7, #4]
    2e78:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2e7c:	2b01      	cmp	r3, #1
    2e7e:	d125      	bne.n	2ecc <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2e80:	e017      	b.n	2eb2 <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2e82:	687b      	ldr	r3, [r7, #4]
    2e84:	681b      	ldr	r3, [r3, #0]
    2e86:	691b      	ldr	r3, [r3, #16]
    2e88:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    2e8a:	687b      	ldr	r3, [r7, #4]
    2e8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2e8e:	687b      	ldr	r3, [r7, #4]
    2e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2e92:	429a      	cmp	r2, r3
    2e94:	d207      	bcs.n	2ea6 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2e96:	687b      	ldr	r3, [r7, #4]
    2e98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2e9a:	687b      	ldr	r3, [r7, #4]
    2e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2e9e:	4413      	add	r3, r2
    2ea0:	68fa      	ldr	r2, [r7, #12]
    2ea2:	b2d2      	uxtb	r2, r2
    2ea4:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    2ea6:	687b      	ldr	r3, [r7, #4]
    2ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2eaa:	f103 0201 	add.w	r2, r3, #1
    2eae:	687b      	ldr	r3, [r7, #4]
    2eb0:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2eb2:	687b      	ldr	r3, [r7, #4]
    2eb4:	681b      	ldr	r3, [r3, #0]
    2eb6:	689b      	ldr	r3, [r3, #8]
    2eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2ebc:	2b00      	cmp	r3, #0
    2ebe:	d0e0      	beq.n	2e82 <read_slave_rx_fifo+0x4a>
    2ec0:	e00c      	b.n	2edc <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2ec2:	687b      	ldr	r3, [r7, #4]
    2ec4:	681b      	ldr	r3, [r3, #0]
    2ec6:	691b      	ldr	r3, [r3, #16]
    2ec8:	60fb      	str	r3, [r7, #12]
    2eca:	e000      	b.n	2ece <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2ecc:	bf00      	nop
    2ece:	687b      	ldr	r3, [r7, #4]
    2ed0:	681b      	ldr	r3, [r3, #0]
    2ed2:	689b      	ldr	r3, [r3, #8]
    2ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2ed8:	2b00      	cmp	r3, #0
    2eda:	d0f2      	beq.n	2ec2 <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    2edc:	f107 0710 	add.w	r7, r7, #16
    2ee0:	46bd      	mov	sp, r7
    2ee2:	bd80      	pop	{r7, pc}

00002ee4 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    2ee4:	b580      	push	{r7, lr}
    2ee6:	b086      	sub	sp, #24
    2ee8:	af00      	add	r7, sp, #0
    2eea:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    2eec:	687b      	ldr	r3, [r7, #4]
    2eee:	681b      	ldr	r3, [r3, #0]
    2ef0:	f103 0320 	add.w	r3, r3, #32
    2ef4:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2ef6:	687a      	ldr	r2, [r7, #4]
    2ef8:	f24e 4350 	movw	r3, #58448	; 0xe450
    2efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f00:	429a      	cmp	r2, r3
    2f02:	d007      	beq.n	2f14 <mss_spi_isr+0x30>
    2f04:	687a      	ldr	r2, [r7, #4]
    2f06:	f24e 33cc 	movw	r3, #58316	; 0xe3cc
    2f0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f0e:	429a      	cmp	r2, r3
    2f10:	d000      	beq.n	2f14 <mss_spi_isr+0x30>
    2f12:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    2f14:	693b      	ldr	r3, [r7, #16]
    2f16:	681b      	ldr	r3, [r3, #0]
    2f18:	f003 0302 	and.w	r3, r3, #2
    2f1c:	2b00      	cmp	r3, #0
    2f1e:	d052      	beq.n	2fc6 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2f20:	687b      	ldr	r3, [r7, #4]
    2f22:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2f26:	2b02      	cmp	r3, #2
    2f28:	d115      	bne.n	2f56 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2f2a:	e00c      	b.n	2f46 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2f2c:	687b      	ldr	r3, [r7, #4]
    2f2e:	681b      	ldr	r3, [r3, #0]
    2f30:	691b      	ldr	r3, [r3, #16]
    2f32:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    2f34:	687b      	ldr	r3, [r7, #4]
    2f36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2f38:	2b00      	cmp	r3, #0
    2f3a:	d004      	beq.n	2f46 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    2f3c:	687b      	ldr	r3, [r7, #4]
    2f3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2f40:	68fa      	ldr	r2, [r7, #12]
    2f42:	4610      	mov	r0, r2
    2f44:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2f46:	687b      	ldr	r3, [r7, #4]
    2f48:	681b      	ldr	r3, [r3, #0]
    2f4a:	689b      	ldr	r3, [r3, #8]
    2f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2f50:	2b00      	cmp	r3, #0
    2f52:	d0eb      	beq.n	2f2c <mss_spi_isr+0x48>
    2f54:	e032      	b.n	2fbc <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2f56:	687b      	ldr	r3, [r7, #4]
    2f58:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2f5c:	2b01      	cmp	r3, #1
    2f5e:	d125      	bne.n	2fac <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2f60:	e017      	b.n	2f92 <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    2f62:	687b      	ldr	r3, [r7, #4]
    2f64:	681b      	ldr	r3, [r3, #0]
    2f66:	691b      	ldr	r3, [r3, #16]
    2f68:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    2f6a:	687b      	ldr	r3, [r7, #4]
    2f6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2f6e:	687b      	ldr	r3, [r7, #4]
    2f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2f72:	429a      	cmp	r2, r3
    2f74:	d207      	bcs.n	2f86 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2f76:	687b      	ldr	r3, [r7, #4]
    2f78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2f7a:	687b      	ldr	r3, [r7, #4]
    2f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2f7e:	4413      	add	r3, r2
    2f80:	68fa      	ldr	r2, [r7, #12]
    2f82:	b2d2      	uxtb	r2, r2
    2f84:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    2f86:	687b      	ldr	r3, [r7, #4]
    2f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2f8a:	f103 0201 	add.w	r2, r3, #1
    2f8e:	687b      	ldr	r3, [r7, #4]
    2f90:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2f92:	687b      	ldr	r3, [r7, #4]
    2f94:	681b      	ldr	r3, [r3, #0]
    2f96:	689b      	ldr	r3, [r3, #8]
    2f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2f9c:	2b00      	cmp	r3, #0
    2f9e:	d0e0      	beq.n	2f62 <mss_spi_isr+0x7e>
    2fa0:	e00c      	b.n	2fbc <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2fa2:	687b      	ldr	r3, [r7, #4]
    2fa4:	681b      	ldr	r3, [r3, #0]
    2fa6:	691b      	ldr	r3, [r3, #16]
    2fa8:	60fb      	str	r3, [r7, #12]
    2faa:	e000      	b.n	2fae <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2fac:	bf00      	nop
    2fae:	687b      	ldr	r3, [r7, #4]
    2fb0:	681b      	ldr	r3, [r3, #0]
    2fb2:	689b      	ldr	r3, [r3, #8]
    2fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2fb8:	2b00      	cmp	r3, #0
    2fba:	d0f2      	beq.n	2fa2 <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    2fbc:	687b      	ldr	r3, [r7, #4]
    2fbe:	681b      	ldr	r3, [r3, #0]
    2fc0:	f04f 0202 	mov.w	r2, #2
    2fc4:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    2fc6:	693b      	ldr	r3, [r7, #16]
    2fc8:	681b      	ldr	r3, [r3, #0]
    2fca:	f003 0301 	and.w	r3, r3, #1
    2fce:	b2db      	uxtb	r3, r3
    2fd0:	2b00      	cmp	r3, #0
    2fd2:	d012      	beq.n	2ffa <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2fd4:	687b      	ldr	r3, [r7, #4]
    2fd6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2fda:	2b02      	cmp	r3, #2
    2fdc:	d105      	bne.n	2fea <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2fde:	687b      	ldr	r3, [r7, #4]
    2fe0:	681b      	ldr	r3, [r3, #0]
    2fe2:	687a      	ldr	r2, [r7, #4]
    2fe4:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2fe6:	615a      	str	r2, [r3, #20]
    2fe8:	e002      	b.n	2ff0 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    2fea:	6878      	ldr	r0, [r7, #4]
    2fec:	f7ff feb4 	bl	2d58 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    2ff0:	687b      	ldr	r3, [r7, #4]
    2ff2:	681b      	ldr	r3, [r3, #0]
    2ff4:	f04f 0201 	mov.w	r2, #1
    2ff8:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    2ffa:	693b      	ldr	r3, [r7, #16]
    2ffc:	681b      	ldr	r3, [r3, #0]
    2ffe:	f003 0310 	and.w	r3, r3, #16
    3002:	2b00      	cmp	r3, #0
    3004:	d023      	beq.n	304e <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    3006:	6878      	ldr	r0, [r7, #4]
    3008:	f7ff ff16 	bl	2e38 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    300c:	687b      	ldr	r3, [r7, #4]
    300e:	6a1b      	ldr	r3, [r3, #32]
    3010:	2b00      	cmp	r3, #0
    3012:	d00b      	beq.n	302c <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    3014:	687b      	ldr	r3, [r7, #4]
    3016:	6a1b      	ldr	r3, [r3, #32]
    3018:	687a      	ldr	r2, [r7, #4]
    301a:	6a91      	ldr	r1, [r2, #40]	; 0x28
    301c:	687a      	ldr	r2, [r7, #4]
    301e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3020:	4608      	mov	r0, r1
    3022:	4611      	mov	r1, r2
    3024:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    3026:	6878      	ldr	r0, [r7, #4]
    3028:	f7ff fe96 	bl	2d58 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    302c:	687b      	ldr	r3, [r7, #4]
    302e:	f04f 0201 	mov.w	r2, #1
    3032:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    3034:	687b      	ldr	r3, [r7, #4]
    3036:	681b      	ldr	r3, [r3, #0]
    3038:	687a      	ldr	r2, [r7, #4]
    303a:	6812      	ldr	r2, [r2, #0]
    303c:	6a92      	ldr	r2, [r2, #40]	; 0x28
    303e:	f022 0210 	bic.w	r2, r2, #16
    3042:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    3044:	687b      	ldr	r3, [r7, #4]
    3046:	681b      	ldr	r3, [r3, #0]
    3048:	f04f 0210 	mov.w	r2, #16
    304c:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    304e:	693b      	ldr	r3, [r7, #16]
    3050:	681b      	ldr	r3, [r3, #0]
    3052:	f003 0304 	and.w	r3, r3, #4
    3056:	2b00      	cmp	r3, #0
    3058:	d00f      	beq.n	307a <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    305a:	687b      	ldr	r3, [r7, #4]
    305c:	681b      	ldr	r3, [r3, #0]
    305e:	687a      	ldr	r2, [r7, #4]
    3060:	6812      	ldr	r2, [r2, #0]
    3062:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3064:	f042 0204 	orr.w	r2, r2, #4
    3068:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    306a:	6878      	ldr	r0, [r7, #4]
    306c:	f7ff fbf2 	bl	2854 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    3070:	687b      	ldr	r3, [r7, #4]
    3072:	681b      	ldr	r3, [r3, #0]
    3074:	f04f 0204 	mov.w	r2, #4
    3078:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    307a:	693b      	ldr	r3, [r7, #16]
    307c:	681b      	ldr	r3, [r3, #0]
    307e:	f003 0308 	and.w	r3, r3, #8
    3082:	2b00      	cmp	r3, #0
    3084:	d031      	beq.n	30ea <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    3086:	687b      	ldr	r3, [r7, #4]
    3088:	681b      	ldr	r3, [r3, #0]
    308a:	687a      	ldr	r2, [r7, #4]
    308c:	6812      	ldr	r2, [r2, #0]
    308e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3090:	f042 0208 	orr.w	r2, r2, #8
    3094:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    3096:	687b      	ldr	r3, [r7, #4]
    3098:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    309c:	2b02      	cmp	r3, #2
    309e:	d113      	bne.n	30c8 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    30a0:	687b      	ldr	r3, [r7, #4]
    30a2:	681a      	ldr	r2, [r3, #0]
    30a4:	687b      	ldr	r3, [r7, #4]
    30a6:	681b      	ldr	r3, [r3, #0]
    30a8:	6819      	ldr	r1, [r3, #0]
    30aa:	f240 03ff 	movw	r3, #255	; 0xff
    30ae:	f6cf 7300 	movt	r3, #65280	; 0xff00
    30b2:	ea01 0303 	and.w	r3, r1, r3
    30b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    30ba:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    30bc:	687b      	ldr	r3, [r7, #4]
    30be:	681b      	ldr	r3, [r3, #0]
    30c0:	687a      	ldr	r2, [r7, #4]
    30c2:	6f92      	ldr	r2, [r2, #120]	; 0x78
    30c4:	615a      	str	r2, [r3, #20]
    30c6:	e00b      	b.n	30e0 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    30c8:	687b      	ldr	r3, [r7, #4]
    30ca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    30ce:	2b01      	cmp	r3, #1
    30d0:	d106      	bne.n	30e0 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    30d2:	687b      	ldr	r3, [r7, #4]
    30d4:	f04f 0200 	mov.w	r2, #0
    30d8:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    30da:	6878      	ldr	r0, [r7, #4]
    30dc:	f7ff fe3c 	bl	2d58 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    30e0:	687b      	ldr	r3, [r7, #4]
    30e2:	681b      	ldr	r3, [r3, #0]
    30e4:	f04f 0208 	mov.w	r2, #8
    30e8:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    30ea:	693b      	ldr	r3, [r7, #16]
    30ec:	681b      	ldr	r3, [r3, #0]
    30ee:	f003 0320 	and.w	r3, r3, #32
    30f2:	2b00      	cmp	r3, #0
    30f4:	d049      	beq.n	318a <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    30f6:	6878      	ldr	r0, [r7, #4]
    30f8:	f7ff fe9e 	bl	2e38 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    30fc:	687b      	ldr	r3, [r7, #4]
    30fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3100:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    3102:	687b      	ldr	r3, [r7, #4]
    3104:	6a1b      	ldr	r3, [r3, #32]
    3106:	2b00      	cmp	r3, #0
    3108:	d01c      	beq.n	3144 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    310a:	687b      	ldr	r3, [r7, #4]
    310c:	f04f 0200 	mov.w	r2, #0
    3110:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    3112:	687b      	ldr	r3, [r7, #4]
    3114:	f04f 0200 	mov.w	r2, #0
    3118:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    311a:	687b      	ldr	r3, [r7, #4]
    311c:	f04f 0200 	mov.w	r2, #0
    3120:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    3122:	687b      	ldr	r3, [r7, #4]
    3124:	f04f 0200 	mov.w	r2, #0
    3128:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    312a:	687b      	ldr	r3, [r7, #4]
    312c:	681b      	ldr	r3, [r3, #0]
    312e:	f04f 0210 	mov.w	r2, #16
    3132:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    3134:	687b      	ldr	r3, [r7, #4]
    3136:	681b      	ldr	r3, [r3, #0]
    3138:	687a      	ldr	r2, [r7, #4]
    313a:	6812      	ldr	r2, [r2, #0]
    313c:	6a92      	ldr	r2, [r2, #40]	; 0x28
    313e:	f042 0210 	orr.w	r2, r2, #16
    3142:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    3144:	687b      	ldr	r3, [r7, #4]
    3146:	f04f 0200 	mov.w	r2, #0
    314a:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    314c:	687b      	ldr	r3, [r7, #4]
    314e:	681b      	ldr	r3, [r3, #0]
    3150:	687a      	ldr	r2, [r7, #4]
    3152:	6812      	ldr	r2, [r2, #0]
    3154:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3156:	f042 020c 	orr.w	r2, r2, #12
    315a:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    315c:	6878      	ldr	r0, [r7, #4]
    315e:	f7ff fdfb 	bl	2d58 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    3162:	687b      	ldr	r3, [r7, #4]
    3164:	f04f 0200 	mov.w	r2, #0
    3168:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    316a:	687b      	ldr	r3, [r7, #4]
    316c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    316e:	2b00      	cmp	r3, #0
    3170:	d006      	beq.n	3180 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    3172:	687b      	ldr	r3, [r7, #4]
    3174:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    3176:	687a      	ldr	r2, [r7, #4]
    3178:	6a92      	ldr	r2, [r2, #40]	; 0x28
    317a:	4610      	mov	r0, r2
    317c:	6979      	ldr	r1, [r7, #20]
    317e:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    3180:	687b      	ldr	r3, [r7, #4]
    3182:	681b      	ldr	r3, [r3, #0]
    3184:	f04f 0220 	mov.w	r2, #32
    3188:	60da      	str	r2, [r3, #12]
    }
}
    318a:	f107 0718 	add.w	r7, r7, #24
    318e:	46bd      	mov	sp, r7
    3190:	bd80      	pop	{r7, pc}
    3192:	bf00      	nop

00003194 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    3194:	4668      	mov	r0, sp
    3196:	f020 0107 	bic.w	r1, r0, #7
    319a:	468d      	mov	sp, r1
    319c:	b589      	push	{r0, r3, r7, lr}
    319e:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    31a0:	f24e 4050 	movw	r0, #58448	; 0xe450
    31a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    31a8:	f7ff fe9c 	bl	2ee4 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    31ac:	f04f 000c 	mov.w	r0, #12
    31b0:	f7ff fa98 	bl	26e4 <NVIC_ClearPendingIRQ>
}
    31b4:	46bd      	mov	sp, r7
    31b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    31ba:	4685      	mov	sp, r0
    31bc:	4770      	bx	lr
    31be:	bf00      	nop

000031c0 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    31c0:	4668      	mov	r0, sp
    31c2:	f020 0107 	bic.w	r1, r0, #7
    31c6:	468d      	mov	sp, r1
    31c8:	b589      	push	{r0, r3, r7, lr}
    31ca:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    31cc:	f24e 30cc 	movw	r0, #58316	; 0xe3cc
    31d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    31d4:	f7ff fe86 	bl	2ee4 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    31d8:	f04f 000d 	mov.w	r0, #13
    31dc:	f7ff fa82 	bl	26e4 <NVIC_ClearPendingIRQ>
}
    31e0:	46bd      	mov	sp, r7
    31e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    31e6:	4685      	mov	sp, r0
    31e8:	4770      	bx	lr
    31ea:	bf00      	nop

000031ec <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    31ec:	b480      	push	{r7}
    31ee:	b083      	sub	sp, #12
    31f0:	af00      	add	r7, sp, #0
    31f2:	4603      	mov	r3, r0
    31f4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    31f6:	f24e 1300 	movw	r3, #57600	; 0xe100
    31fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    31fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3202:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3206:	88f9      	ldrh	r1, [r7, #6]
    3208:	f001 011f 	and.w	r1, r1, #31
    320c:	f04f 0001 	mov.w	r0, #1
    3210:	fa00 f101 	lsl.w	r1, r0, r1
    3214:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3218:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    321c:	f107 070c 	add.w	r7, r7, #12
    3220:	46bd      	mov	sp, r7
    3222:	bc80      	pop	{r7}
    3224:	4770      	bx	lr
    3226:	bf00      	nop

00003228 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    3228:	b580      	push	{r7, lr}
    322a:	b082      	sub	sp, #8
    322c:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    322e:	f242 0300 	movw	r3, #8192	; 0x2000
    3232:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3236:	f242 0200 	movw	r2, #8192	; 0x2000
    323a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    323e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3240:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    3244:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3246:	f04f 0300 	mov.w	r3, #0
    324a:	607b      	str	r3, [r7, #4]
    324c:	e00e      	b.n	326c <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    324e:	687a      	ldr	r2, [r7, #4]
    3250:	f24c 1380 	movw	r3, #49536	; 0xc180
    3254:	f2c0 0300 	movt	r3, #0
    3258:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    325c:	b21b      	sxth	r3, r3
    325e:	4618      	mov	r0, r3
    3260:	f7ff ffc4 	bl	31ec <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3264:	687b      	ldr	r3, [r7, #4]
    3266:	f103 0301 	add.w	r3, r3, #1
    326a:	607b      	str	r3, [r7, #4]
    326c:	687b      	ldr	r3, [r7, #4]
    326e:	2b1f      	cmp	r3, #31
    3270:	d9ed      	bls.n	324e <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    3272:	f242 0300 	movw	r3, #8192	; 0x2000
    3276:	f2ce 0304 	movt	r3, #57348	; 0xe004
    327a:	f242 0200 	movw	r2, #8192	; 0x2000
    327e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3282:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3284:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    3288:	631a      	str	r2, [r3, #48]	; 0x30
}
    328a:	f107 0708 	add.w	r7, r7, #8
    328e:	46bd      	mov	sp, r7
    3290:	bd80      	pop	{r7, pc}
    3292:	bf00      	nop

00003294 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    3294:	b480      	push	{r7}
    3296:	b085      	sub	sp, #20
    3298:	af00      	add	r7, sp, #0
    329a:	4603      	mov	r3, r0
    329c:	6039      	str	r1, [r7, #0]
    329e:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    32a0:	79fb      	ldrb	r3, [r7, #7]
    32a2:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    32a4:	68fb      	ldr	r3, [r7, #12]
    32a6:	2b1f      	cmp	r3, #31
    32a8:	d900      	bls.n	32ac <MSS_GPIO_config+0x18>
    32aa:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    32ac:	68fb      	ldr	r3, [r7, #12]
    32ae:	2b1f      	cmp	r3, #31
    32b0:	d808      	bhi.n	32c4 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    32b2:	68fa      	ldr	r2, [r7, #12]
    32b4:	f24c 1300 	movw	r3, #49408	; 0xc100
    32b8:	f2c0 0300 	movt	r3, #0
    32bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    32c0:	683a      	ldr	r2, [r7, #0]
    32c2:	601a      	str	r2, [r3, #0]
    }
}
    32c4:	f107 0714 	add.w	r7, r7, #20
    32c8:	46bd      	mov	sp, r7
    32ca:	bc80      	pop	{r7}
    32cc:	4770      	bx	lr
    32ce:	bf00      	nop

000032d0 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    32d0:	b480      	push	{r7}
    32d2:	b085      	sub	sp, #20
    32d4:	af00      	add	r7, sp, #0
    32d6:	4602      	mov	r2, r0
    32d8:	460b      	mov	r3, r1
    32da:	71fa      	strb	r2, [r7, #7]
    32dc:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    32de:	79fb      	ldrb	r3, [r7, #7]
    32e0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    32e2:	68fb      	ldr	r3, [r7, #12]
    32e4:	2b1f      	cmp	r3, #31
    32e6:	d900      	bls.n	32ea <MSS_GPIO_set_output+0x1a>
    32e8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    32ea:	68fb      	ldr	r3, [r7, #12]
    32ec:	2b1f      	cmp	r3, #31
    32ee:	d809      	bhi.n	3304 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    32f0:	f240 0300 	movw	r3, #0
    32f4:	f2c4 2326 	movt	r3, #16934	; 0x4226
    32f8:	68fa      	ldr	r2, [r7, #12]
    32fa:	79b9      	ldrb	r1, [r7, #6]
    32fc:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    3300:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    3304:	f107 0714 	add.w	r7, r7, #20
    3308:	46bd      	mov	sp, r7
    330a:	bc80      	pop	{r7}
    330c:	4770      	bx	lr
    330e:	bf00      	nop

00003310 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    3310:	b580      	push	{r7, lr}
    3312:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    3314:	f000 fb38 	bl	3988 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    3318:	f000 fa3e 	bl	3798 <ace_init_convert>
}
    331c:	bd80      	pop	{r7, pc}
    331e:	bf00      	nop

00003320 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    3320:	b490      	push	{r4, r7}
    3322:	b086      	sub	sp, #24
    3324:	af00      	add	r7, sp, #0
    3326:	71f8      	strb	r0, [r7, #7]
    3328:	71b9      	strb	r1, [r7, #6]
    332a:	717a      	strb	r2, [r7, #5]
    332c:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    332e:	79fb      	ldrb	r3, [r7, #7]
    3330:	2b02      	cmp	r3, #2
    3332:	d900      	bls.n	3336 <ACE_configure_sdd+0x16>
    3334:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    3336:	79fb      	ldrb	r3, [r7, #7]
    3338:	2b02      	cmp	r3, #2
    333a:	f200 80bc 	bhi.w	34b6 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    333e:	f24c 12f4 	movw	r2, #49652	; 0xc1f4
    3342:	f2c0 0200 	movt	r2, #0
    3346:	f107 030c 	add.w	r3, r7, #12
    334a:	6812      	ldr	r2, [r2, #0]
    334c:	4611      	mov	r1, r2
    334e:	8019      	strh	r1, [r3, #0]
    3350:	f103 0302 	add.w	r3, r3, #2
    3354:	ea4f 4212 	mov.w	r2, r2, lsr #16
    3358:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    335a:	f04f 0301 	mov.w	r3, #1
    335e:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    3360:	f04f 0300 	mov.w	r3, #0
    3364:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    3366:	79fb      	ldrb	r3, [r7, #7]
    3368:	f107 0218 	add.w	r2, r7, #24
    336c:	4413      	add	r3, r2
    336e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    3372:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    3374:	f240 0300 	movw	r3, #0
    3378:	f2c4 0302 	movt	r3, #16386	; 0x4002
    337c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    3380:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    3382:	f240 0300 	movw	r3, #0
    3386:	f2c4 0302 	movt	r3, #16386	; 0x4002
    338a:	f04f 0200 	mov.w	r2, #0
    338e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    3392:	f240 0200 	movw	r2, #0
    3396:	f2c4 0202 	movt	r2, #16386	; 0x4002
    339a:	7c79      	ldrb	r1, [r7, #17]
    339c:	460b      	mov	r3, r1
    339e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    33a2:	440b      	add	r3, r1
    33a4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    33a8:	4413      	add	r3, r2
    33aa:	f503 7306 	add.w	r3, r3, #536	; 0x218
    33ae:	797a      	ldrb	r2, [r7, #5]
    33b0:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    33b2:	797b      	ldrb	r3, [r7, #5]
    33b4:	f003 0301 	and.w	r3, r3, #1
    33b8:	b2db      	uxtb	r3, r3
    33ba:	2b00      	cmp	r3, #0
    33bc:	d002      	beq.n	33c4 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    33be:	f04f 0300 	mov.w	r3, #0
    33c2:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    33c4:	797b      	ldrb	r3, [r7, #5]
    33c6:	f003 0302 	and.w	r3, r3, #2
    33ca:	2b00      	cmp	r3, #0
    33cc:	d002      	beq.n	33d4 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    33ce:	f04f 0301 	mov.w	r3, #1
    33d2:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    33d4:	f240 0200 	movw	r2, #0
    33d8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    33dc:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    33de:	f24c 13f0 	movw	r3, #49648	; 0xc1f0
    33e2:	f2c0 0300 	movt	r3, #0
    33e6:	681b      	ldr	r3, [r3, #0]
    33e8:	79fc      	ldrb	r4, [r7, #7]
    33ea:	f897 c012 	ldrb.w	ip, [r7, #18]
    33ee:	7cf8      	ldrb	r0, [r7, #19]
    33f0:	ea4f 0444 	mov.w	r4, r4, lsl #1
    33f4:	44a4      	add	ip, r4
    33f6:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    33fa:	4460      	add	r0, ip
    33fc:	4403      	add	r3, r0
    33fe:	f103 0380 	add.w	r3, r3, #128	; 0x80
    3402:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    3404:	460b      	mov	r3, r1
    3406:	ea4f 0343 	mov.w	r3, r3, lsl #1
    340a:	440b      	add	r3, r1
    340c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3410:	4413      	add	r3, r2
    3412:	f503 7304 	add.w	r3, r3, #528	; 0x210
    3416:	4602      	mov	r2, r0
    3418:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    341a:	f240 0300 	movw	r3, #0
    341e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3422:	697a      	ldr	r2, [r7, #20]
    3424:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    3428:	79fa      	ldrb	r2, [r7, #7]
    342a:	f24c 13c0 	movw	r3, #49600	; 0xc1c0
    342e:	f2c0 0300 	movt	r3, #0
    3432:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3436:	79ba      	ldrb	r2, [r7, #6]
    3438:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    343a:	79fa      	ldrb	r2, [r7, #7]
    343c:	f24c 13c0 	movw	r3, #49600	; 0xc1c0
    3440:	f2c0 0300 	movt	r3, #0
    3444:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3448:	79f9      	ldrb	r1, [r7, #7]
    344a:	f24c 13c0 	movw	r3, #49600	; 0xc1c0
    344e:	f2c0 0300 	movt	r3, #0
    3452:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    3456:	681b      	ldr	r3, [r3, #0]
    3458:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    345c:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    345e:	793b      	ldrb	r3, [r7, #4]
    3460:	2b00      	cmp	r3, #0
    3462:	d115      	bne.n	3490 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    3464:	f240 0300 	movw	r3, #0
    3468:	f2c4 0302 	movt	r3, #16386	; 0x4002
    346c:	f240 0200 	movw	r2, #0
    3470:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3474:	6911      	ldr	r1, [r2, #16]
    3476:	79f8      	ldrb	r0, [r7, #7]
    3478:	f24c 12cc 	movw	r2, #49612	; 0xc1cc
    347c:	f2c0 0200 	movt	r2, #0
    3480:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    3484:	ea6f 0202 	mvn.w	r2, r2
    3488:	ea01 0202 	and.w	r2, r1, r2
    348c:	611a      	str	r2, [r3, #16]
    348e:	e012      	b.n	34b6 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    3490:	f240 0300 	movw	r3, #0
    3494:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3498:	f240 0200 	movw	r2, #0
    349c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    34a0:	6911      	ldr	r1, [r2, #16]
    34a2:	79f8      	ldrb	r0, [r7, #7]
    34a4:	f24c 12cc 	movw	r2, #49612	; 0xc1cc
    34a8:	f2c0 0200 	movt	r2, #0
    34ac:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    34b0:	ea41 0202 	orr.w	r2, r1, r2
    34b4:	611a      	str	r2, [r3, #16]
        }
    }
}
    34b6:	f107 0718 	add.w	r7, r7, #24
    34ba:	46bd      	mov	sp, r7
    34bc:	bc90      	pop	{r4, r7}
    34be:	4770      	bx	lr

000034c0 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    34c0:	b480      	push	{r7}
    34c2:	b083      	sub	sp, #12
    34c4:	af00      	add	r7, sp, #0
    34c6:	4603      	mov	r3, r0
    34c8:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    34ca:	79fb      	ldrb	r3, [r7, #7]
    34cc:	2b02      	cmp	r3, #2
    34ce:	d900      	bls.n	34d2 <ACE_enable_sdd+0x12>
    34d0:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    34d2:	79fb      	ldrb	r3, [r7, #7]
    34d4:	2b02      	cmp	r3, #2
    34d6:	d811      	bhi.n	34fc <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    34d8:	79fa      	ldrb	r2, [r7, #7]
    34da:	f24c 13c0 	movw	r3, #49600	; 0xc1c0
    34de:	f2c0 0300 	movt	r3, #0
    34e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    34e6:	79f9      	ldrb	r1, [r7, #7]
    34e8:	f24c 13c0 	movw	r3, #49600	; 0xc1c0
    34ec:	f2c0 0300 	movt	r3, #0
    34f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    34f4:	681b      	ldr	r3, [r3, #0]
    34f6:	f043 0320 	orr.w	r3, r3, #32
    34fa:	6013      	str	r3, [r2, #0]
    }
}
    34fc:	f107 070c 	add.w	r7, r7, #12
    3500:	46bd      	mov	sp, r7
    3502:	bc80      	pop	{r7}
    3504:	4770      	bx	lr
    3506:	bf00      	nop

00003508 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    3508:	b480      	push	{r7}
    350a:	b083      	sub	sp, #12
    350c:	af00      	add	r7, sp, #0
    350e:	4603      	mov	r3, r0
    3510:	6039      	str	r1, [r7, #0]
    3512:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    3514:	79fb      	ldrb	r3, [r7, #7]
    3516:	2b02      	cmp	r3, #2
    3518:	d900      	bls.n	351c <ACE_set_sdd_value+0x14>
    351a:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    351c:	79fb      	ldrb	r3, [r7, #7]
    351e:	2b02      	cmp	r3, #2
    3520:	d813      	bhi.n	354a <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    3522:	79fa      	ldrb	r2, [r7, #7]
    3524:	f24c 13e4 	movw	r3, #49636	; 0xc1e4
    3528:	f2c0 0300 	movt	r3, #0
    352c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3530:	683a      	ldr	r2, [r7, #0]
    3532:	ea4f 4212 	mov.w	r2, r2, lsr #16
    3536:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    3538:	79fa      	ldrb	r2, [r7, #7]
    353a:	f24c 13d8 	movw	r3, #49624	; 0xc1d8
    353e:	f2c0 0300 	movt	r3, #0
    3542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3546:	683a      	ldr	r2, [r7, #0]
    3548:	601a      	str	r2, [r3, #0]
    }
}
    354a:	f107 070c 	add.w	r7, r7, #12
    354e:	46bd      	mov	sp, r7
    3550:	bc80      	pop	{r7}
    3552:	4770      	bx	lr

00003554 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    3554:	b480      	push	{r7}
    3556:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    3558:	46bd      	mov	sp, r7
    355a:	bc80      	pop	{r7}
    355c:	4770      	bx	lr
    355e:	bf00      	nop

00003560 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    3560:	b580      	push	{r7, lr}
    3562:	b08a      	sub	sp, #40	; 0x28
    3564:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    3566:	f24c 13f8 	movw	r3, #49656	; 0xc1f8
    356a:	f2c0 0300 	movt	r3, #0
    356e:	46bc      	mov	ip, r7
    3570:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    3572:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    3576:	f242 0300 	movw	r3, #8192	; 0x2000
    357a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    357e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3580:	ea4f 0393 	mov.w	r3, r3, lsr #2
    3584:	f003 0303 	and.w	r3, r3, #3
    3588:	ea4f 0383 	mov.w	r3, r3, lsl #2
    358c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    3590:	4413      	add	r3, r2
    3592:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3596:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    3598:	f242 0300 	movw	r3, #8192	; 0x2000
    359c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    35a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    35a2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    35a6:	f003 0303 	and.w	r3, r3, #3
    35aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    35ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
    35b2:	4413      	add	r3, r2
    35b4:	f853 3c28 	ldr.w	r3, [r3, #-40]
    35b8:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    35ba:	f242 0300 	movw	r3, #8192	; 0x2000
    35be:	f2ce 0304 	movt	r3, #57348	; 0xe004
    35c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    35c4:	ea4f 1393 	mov.w	r3, r3, lsr #6
    35c8:	f003 0303 	and.w	r3, r3, #3
    35cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    35d0:	f107 0228 	add.w	r2, r7, #40	; 0x28
    35d4:	4413      	add	r3, r2
    35d6:	f853 3c28 	ldr.w	r3, [r3, #-40]
    35da:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    35dc:	f242 0300 	movw	r3, #8192	; 0x2000
    35e0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    35e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    35e6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    35ea:	f003 031f 	and.w	r3, r3, #31
    35ee:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    35f0:	f242 0300 	movw	r3, #8192	; 0x2000
    35f4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    35f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    35fa:	ea4f 3353 	mov.w	r3, r3, lsr #13
    35fe:	f003 0301 	and.w	r3, r3, #1
    3602:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    3604:	6a3b      	ldr	r3, [r7, #32]
    3606:	f103 0301 	add.w	r3, r3, #1
    360a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    360c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    360e:	2b00      	cmp	r3, #0
    3610:	d003      	beq.n	361a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    3612:	69fb      	ldr	r3, [r7, #28]
    3614:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3618:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    361a:	f000 f849 	bl	36b0 <GetSystemClock>
    361e:	4602      	mov	r2, r0
    3620:	f64d 5350 	movw	r3, #56656	; 0xdd50
    3624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3628:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    362a:	f64d 5350 	movw	r3, #56656	; 0xdd50
    362e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3632:	681a      	ldr	r2, [r3, #0]
    3634:	693b      	ldr	r3, [r7, #16]
    3636:	fbb2 f2f3 	udiv	r2, r2, r3
    363a:	f64d 5354 	movw	r3, #56660	; 0xdd54
    363e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3642:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    3644:	f64d 5350 	movw	r3, #56656	; 0xdd50
    3648:	f2c2 0300 	movt	r3, #8192	; 0x2000
    364c:	681a      	ldr	r2, [r3, #0]
    364e:	697b      	ldr	r3, [r7, #20]
    3650:	fbb2 f2f3 	udiv	r2, r2, r3
    3654:	f64d 5358 	movw	r3, #56664	; 0xdd58
    3658:	f2c2 0300 	movt	r3, #8192	; 0x2000
    365c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    365e:	f64d 5350 	movw	r3, #56656	; 0xdd50
    3662:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3666:	681a      	ldr	r2, [r3, #0]
    3668:	69bb      	ldr	r3, [r7, #24]
    366a:	fbb2 f2f3 	udiv	r2, r2, r3
    366e:	f64d 535c 	movw	r3, #56668	; 0xdd5c
    3672:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3676:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    3678:	f64d 5350 	movw	r3, #56656	; 0xdd50
    367c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3680:	681a      	ldr	r2, [r3, #0]
    3682:	69fb      	ldr	r3, [r7, #28]
    3684:	fbb2 f2f3 	udiv	r2, r2, r3
    3688:	f64d 5360 	movw	r3, #56672	; 0xdd60
    368c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3690:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    3692:	f64d 5350 	movw	r3, #56656	; 0xdd50
    3696:	f2c2 0300 	movt	r3, #8192	; 0x2000
    369a:	681a      	ldr	r2, [r3, #0]
    369c:	f64d 534c 	movw	r3, #56652	; 0xdd4c
    36a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    36a4:	601a      	str	r2, [r3, #0]
}
    36a6:	f107 0728 	add.w	r7, r7, #40	; 0x28
    36aa:	46bd      	mov	sp, r7
    36ac:	bd80      	pop	{r7, pc}
    36ae:	bf00      	nop

000036b0 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    36b0:	b480      	push	{r7}
    36b2:	b08b      	sub	sp, #44	; 0x2c
    36b4:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    36b6:	f04f 0300 	mov.w	r3, #0
    36ba:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    36bc:	f640 031c 	movw	r3, #2076	; 0x81c
    36c0:	f2c6 0308 	movt	r3, #24584	; 0x6008
    36c4:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    36c6:	f240 2330 	movw	r3, #560	; 0x230
    36ca:	f2c6 0308 	movt	r3, #24584	; 0x6008
    36ce:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    36d0:	68fb      	ldr	r3, [r7, #12]
    36d2:	681b      	ldr	r3, [r3, #0]
    36d4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    36d8:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    36da:	693a      	ldr	r2, [r7, #16]
    36dc:	f241 13cf 	movw	r3, #4559	; 0x11cf
    36e0:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    36e4:	429a      	cmp	r2, r3
    36e6:	d108      	bne.n	36fa <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    36e8:	f64e 732c 	movw	r3, #61228	; 0xef2c
    36ec:	f2c6 0301 	movt	r3, #24577	; 0x6001
    36f0:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    36f2:	697b      	ldr	r3, [r7, #20]
    36f4:	681b      	ldr	r3, [r3, #0]
    36f6:	607b      	str	r3, [r7, #4]
    36f8:	e03d      	b.n	3776 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    36fa:	68bb      	ldr	r3, [r7, #8]
    36fc:	681a      	ldr	r2, [r3, #0]
    36fe:	f244 3341 	movw	r3, #17217	; 0x4341
    3702:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    3706:	429a      	cmp	r2, r3
    3708:	d135      	bne.n	3776 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    370a:	f640 0340 	movw	r3, #2112	; 0x840
    370e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3712:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    3714:	69bb      	ldr	r3, [r7, #24]
    3716:	681b      	ldr	r3, [r3, #0]
    3718:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    371a:	69fb      	ldr	r3, [r7, #28]
    371c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    3720:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    3722:	69fa      	ldr	r2, [r7, #28]
    3724:	f240 3300 	movw	r3, #768	; 0x300
    3728:	f2c0 0301 	movt	r3, #1
    372c:	429a      	cmp	r2, r3
    372e:	d922      	bls.n	3776 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    3730:	69fa      	ldr	r2, [r7, #28]
    3732:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3736:	f2c0 0301 	movt	r3, #1
    373a:	429a      	cmp	r2, r3
    373c:	d808      	bhi.n	3750 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    373e:	f241 632c 	movw	r3, #5676	; 0x162c
    3742:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3746:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    3748:	6a3b      	ldr	r3, [r7, #32]
    374a:	681b      	ldr	r3, [r3, #0]
    374c:	607b      	str	r3, [r7, #4]
    374e:	e012      	b.n	3776 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    3750:	69fa      	ldr	r2, [r7, #28]
    3752:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3756:	f2c0 0302 	movt	r3, #2
    375a:	429a      	cmp	r2, r3
    375c:	d808      	bhi.n	3770 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    375e:	f641 63ac 	movw	r3, #7852	; 0x1eac
    3762:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3766:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    3768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    376a:	681b      	ldr	r3, [r3, #0]
    376c:	607b      	str	r3, [r7, #4]
    376e:	e002      	b.n	3776 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    3770:	f04f 0300 	mov.w	r3, #0
    3774:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    3776:	687b      	ldr	r3, [r7, #4]
    3778:	2b00      	cmp	r3, #0
    377a:	d105      	bne.n	3788 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    377c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    377e:	f647 0340 	movw	r3, #30784	; 0x7840
    3782:	f2c0 137d 	movt	r3, #381	; 0x17d
    3786:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    3788:	687b      	ldr	r3, [r7, #4]
}
    378a:	4618      	mov	r0, r3
    378c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    3790:	46bd      	mov	sp, r7
    3792:	bc80      	pop	{r7}
    3794:	4770      	bx	lr
    3796:	bf00      	nop

00003798 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    3798:	b480      	push	{r7}
    379a:	b087      	sub	sp, #28
    379c:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    379e:	f240 0300 	movw	r3, #0
    37a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    37a6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    37aa:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    37ac:	f240 0300 	movw	r3, #0
    37b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    37b4:	f04f 0200 	mov.w	r2, #0
    37b8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    37bc:	f04f 0300 	mov.w	r3, #0
    37c0:	71fb      	strb	r3, [r7, #7]
    37c2:	e039      	b.n	3838 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    37c4:	79fb      	ldrb	r3, [r7, #7]
    37c6:	ea4f 0353 	mov.w	r3, r3, lsr #1
    37ca:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    37cc:	f240 0200 	movw	r2, #0
    37d0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    37d4:	7c79      	ldrb	r1, [r7, #17]
    37d6:	460b      	mov	r3, r1
    37d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    37dc:	440b      	add	r3, r1
    37de:	ea4f 1303 	mov.w	r3, r3, lsl #4
    37e2:	4413      	add	r3, r2
    37e4:	f503 7308 	add.w	r3, r3, #544	; 0x220
    37e8:	791b      	ldrb	r3, [r3, #4]
    37ea:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    37ec:	79fb      	ldrb	r3, [r7, #7]
    37ee:	f003 0301 	and.w	r3, r3, #1
    37f2:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    37f4:	7cfb      	ldrb	r3, [r7, #19]
    37f6:	2b00      	cmp	r3, #0
    37f8:	d00d      	beq.n	3816 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    37fa:	79f9      	ldrb	r1, [r7, #7]
    37fc:	7cbb      	ldrb	r3, [r7, #18]
    37fe:	ea4f 1353 	mov.w	r3, r3, lsr #5
    3802:	b2db      	uxtb	r3, r3
    3804:	461a      	mov	r2, r3
    3806:	f002 0203 	and.w	r2, r2, #3
    380a:	f24e 3324 	movw	r3, #58148	; 0xe324
    380e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3812:	545a      	strb	r2, [r3, r1]
    3814:	e00c      	b.n	3830 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    3816:	79f9      	ldrb	r1, [r7, #7]
    3818:	7cbb      	ldrb	r3, [r7, #18]
    381a:	ea4f 0353 	mov.w	r3, r3, lsr #1
    381e:	b2db      	uxtb	r3, r3
    3820:	461a      	mov	r2, r3
    3822:	f002 0203 	and.w	r2, r2, #3
    3826:	f24e 3324 	movw	r3, #58148	; 0xe324
    382a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    382e:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    3830:	79fb      	ldrb	r3, [r7, #7]
    3832:	f103 0301 	add.w	r3, r3, #1
    3836:	71fb      	strb	r3, [r7, #7]
    3838:	79fb      	ldrb	r3, [r7, #7]
    383a:	2b09      	cmp	r3, #9
    383c:	d9c2      	bls.n	37c4 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    383e:	f04f 0300 	mov.w	r3, #0
    3842:	60bb      	str	r3, [r7, #8]
    3844:	e073      	b.n	392e <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    3846:	68ba      	ldr	r2, [r7, #8]
    3848:	f64d 5364 	movw	r3, #56676	; 0xdd64
    384c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3850:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3854:	4413      	add	r3, r2
    3856:	791b      	ldrb	r3, [r3, #4]
    3858:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    385a:	7dba      	ldrb	r2, [r7, #22]
    385c:	f24c 2340 	movw	r3, #49728	; 0xc240
    3860:	f2c0 0300 	movt	r3, #0
    3864:	5c9b      	ldrb	r3, [r3, r2]
    3866:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    3868:	7dba      	ldrb	r2, [r7, #22]
    386a:	f24c 2310 	movw	r3, #49680	; 0xc210
    386e:	f2c0 0300 	movt	r3, #0
    3872:	5c9b      	ldrb	r3, [r3, r2]
    3874:	2b01      	cmp	r3, #1
    3876:	d007      	beq.n	3888 <ace_init_convert+0xf0>
    3878:	2b02      	cmp	r3, #2
    387a:	d027      	beq.n	38cc <ace_init_convert+0x134>
    387c:	2b00      	cmp	r3, #0
    387e:	d147      	bne.n	3910 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    3880:	f04f 0300 	mov.w	r3, #0
    3884:	75fb      	strb	r3, [r7, #23]
                break;
    3886:	e047      	b.n	3918 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    3888:	7d3b      	ldrb	r3, [r7, #20]
    388a:	2bff      	cmp	r3, #255	; 0xff
    388c:	d100      	bne.n	3890 <ace_init_convert+0xf8>
    388e:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    3890:	f240 0200 	movw	r2, #0
    3894:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3898:	7d39      	ldrb	r1, [r7, #20]
    389a:	460b      	mov	r3, r1
    389c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    38a0:	440b      	add	r3, r1
    38a2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    38a6:	4413      	add	r3, r2
    38a8:	f503 7308 	add.w	r3, r3, #544	; 0x220
    38ac:	7a1b      	ldrb	r3, [r3, #8]
    38ae:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    38b0:	7d7b      	ldrb	r3, [r7, #21]
    38b2:	f003 0301 	and.w	r3, r3, #1
    38b6:	b2db      	uxtb	r3, r3
    38b8:	2b00      	cmp	r3, #0
    38ba:	d003      	beq.n	38c4 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    38bc:	f04f 0300 	mov.w	r3, #0
    38c0:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    38c2:	e029      	b.n	3918 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    38c4:	f04f 0301 	mov.w	r3, #1
    38c8:	75fb      	strb	r3, [r7, #23]
                }
                break;
    38ca:	e025      	b.n	3918 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    38cc:	7d3b      	ldrb	r3, [r7, #20]
    38ce:	2bff      	cmp	r3, #255	; 0xff
    38d0:	d100      	bne.n	38d4 <ace_init_convert+0x13c>
    38d2:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    38d4:	f240 0200 	movw	r2, #0
    38d8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    38dc:	7d39      	ldrb	r1, [r7, #20]
    38de:	460b      	mov	r3, r1
    38e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    38e4:	440b      	add	r3, r1
    38e6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    38ea:	4413      	add	r3, r2
    38ec:	f503 730a 	add.w	r3, r3, #552	; 0x228
    38f0:	791b      	ldrb	r3, [r3, #4]
    38f2:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    38f4:	7d7b      	ldrb	r3, [r7, #21]
    38f6:	f003 0301 	and.w	r3, r3, #1
    38fa:	b2db      	uxtb	r3, r3
    38fc:	2b00      	cmp	r3, #0
    38fe:	d003      	beq.n	3908 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    3900:	f04f 0300 	mov.w	r3, #0
    3904:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    3906:	e007      	b.n	3918 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    3908:	f04f 0302 	mov.w	r3, #2
    390c:	75fb      	strb	r3, [r7, #23]
                }
                break;
    390e:	e003      	b.n	3918 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    3910:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    3912:	f04f 0300 	mov.w	r3, #0
    3916:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    3918:	68ba      	ldr	r2, [r7, #8]
    391a:	f24e 3330 	movw	r3, #58160	; 0xe330
    391e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3922:	7df9      	ldrb	r1, [r7, #23]
    3924:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    3926:	68bb      	ldr	r3, [r7, #8]
    3928:	f103 0301 	add.w	r3, r3, #1
    392c:	60bb      	str	r3, [r7, #8]
    392e:	68bb      	ldr	r3, [r7, #8]
    3930:	2b00      	cmp	r3, #0
    3932:	dd88      	ble.n	3846 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    3934:	f240 0300 	movw	r3, #0
    3938:	f2c4 0302 	movt	r3, #16386	; 0x4002
    393c:	68fa      	ldr	r2, [r7, #12]
    393e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    3942:	f107 071c 	add.w	r7, r7, #28
    3946:	46bd      	mov	sp, r7
    3948:	bc80      	pop	{r7}
    394a:	4770      	bx	lr

0000394c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    394c:	b480      	push	{r7}
    394e:	b083      	sub	sp, #12
    3950:	af00      	add	r7, sp, #0
    3952:	4603      	mov	r3, r0
    3954:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3956:	f24e 1300 	movw	r3, #57600	; 0xe100
    395a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    395e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3962:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3966:	88f9      	ldrh	r1, [r7, #6]
    3968:	f001 011f 	and.w	r1, r1, #31
    396c:	f04f 0001 	mov.w	r0, #1
    3970:	fa00 f101 	lsl.w	r1, r0, r1
    3974:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    397c:	f107 070c 	add.w	r7, r7, #12
    3980:	46bd      	mov	sp, r7
    3982:	bc80      	pop	{r7}
    3984:	4770      	bx	lr
    3986:	bf00      	nop

00003988 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    3988:	b480      	push	{r7}
    398a:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    398c:	46bd      	mov	sp, r7
    398e:	bc80      	pop	{r7}
    3990:	4770      	bx	lr
    3992:	bf00      	nop

00003994 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    3994:	b480      	push	{r7}
    3996:	b083      	sub	sp, #12
    3998:	af00      	add	r7, sp, #0
    399a:	4603      	mov	r3, r0
    399c:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    399e:	f107 070c 	add.w	r7, r7, #12
    39a2:	46bd      	mov	sp, r7
    39a4:	bc80      	pop	{r7}
    39a6:	4770      	bx	lr

000039a8 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    39a8:	4668      	mov	r0, sp
    39aa:	f020 0107 	bic.w	r1, r0, #7
    39ae:	468d      	mov	sp, r1
    39b0:	b589      	push	{r0, r3, r7, lr}
    39b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    39b4:	f04f 0000 	mov.w	r0, #0
    39b8:	f7ff ffec 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    39bc:	f04f 0076 	mov.w	r0, #118	; 0x76
    39c0:	f7ff ffc4 	bl	394c <NVIC_ClearPendingIRQ>
}
    39c4:	46bd      	mov	sp, r7
    39c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    39ca:	4685      	mov	sp, r0
    39cc:	4770      	bx	lr
    39ce:	bf00      	nop

000039d0 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    39d0:	4668      	mov	r0, sp
    39d2:	f020 0107 	bic.w	r1, r0, #7
    39d6:	468d      	mov	sp, r1
    39d8:	b589      	push	{r0, r3, r7, lr}
    39da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    39dc:	f04f 0001 	mov.w	r0, #1
    39e0:	f7ff ffd8 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    39e4:	f04f 0077 	mov.w	r0, #119	; 0x77
    39e8:	f7ff ffb0 	bl	394c <NVIC_ClearPendingIRQ>
}
    39ec:	46bd      	mov	sp, r7
    39ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    39f2:	4685      	mov	sp, r0
    39f4:	4770      	bx	lr
    39f6:	bf00      	nop

000039f8 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    39f8:	4668      	mov	r0, sp
    39fa:	f020 0107 	bic.w	r1, r0, #7
    39fe:	468d      	mov	sp, r1
    3a00:	b589      	push	{r0, r3, r7, lr}
    3a02:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    3a04:	f04f 0002 	mov.w	r0, #2
    3a08:	f7ff ffc4 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    3a0c:	f04f 0078 	mov.w	r0, #120	; 0x78
    3a10:	f7ff ff9c 	bl	394c <NVIC_ClearPendingIRQ>
}
    3a14:	46bd      	mov	sp, r7
    3a16:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3a1a:	4685      	mov	sp, r0
    3a1c:	4770      	bx	lr
    3a1e:	bf00      	nop

00003a20 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    3a20:	4668      	mov	r0, sp
    3a22:	f020 0107 	bic.w	r1, r0, #7
    3a26:	468d      	mov	sp, r1
    3a28:	b589      	push	{r0, r3, r7, lr}
    3a2a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    3a2c:	f04f 0003 	mov.w	r0, #3
    3a30:	f7ff ffb0 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    3a34:	f04f 0079 	mov.w	r0, #121	; 0x79
    3a38:	f7ff ff88 	bl	394c <NVIC_ClearPendingIRQ>
}
    3a3c:	46bd      	mov	sp, r7
    3a3e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3a42:	4685      	mov	sp, r0
    3a44:	4770      	bx	lr
    3a46:	bf00      	nop

00003a48 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    3a48:	4668      	mov	r0, sp
    3a4a:	f020 0107 	bic.w	r1, r0, #7
    3a4e:	468d      	mov	sp, r1
    3a50:	b589      	push	{r0, r3, r7, lr}
    3a52:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    3a54:	f04f 0004 	mov.w	r0, #4
    3a58:	f7ff ff9c 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    3a5c:	f04f 007a 	mov.w	r0, #122	; 0x7a
    3a60:	f7ff ff74 	bl	394c <NVIC_ClearPendingIRQ>
}
    3a64:	46bd      	mov	sp, r7
    3a66:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3a6a:	4685      	mov	sp, r0
    3a6c:	4770      	bx	lr
    3a6e:	bf00      	nop

00003a70 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    3a70:	4668      	mov	r0, sp
    3a72:	f020 0107 	bic.w	r1, r0, #7
    3a76:	468d      	mov	sp, r1
    3a78:	b589      	push	{r0, r3, r7, lr}
    3a7a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    3a7c:	f04f 0005 	mov.w	r0, #5
    3a80:	f7ff ff88 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    3a84:	f04f 007b 	mov.w	r0, #123	; 0x7b
    3a88:	f7ff ff60 	bl	394c <NVIC_ClearPendingIRQ>
}
    3a8c:	46bd      	mov	sp, r7
    3a8e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3a92:	4685      	mov	sp, r0
    3a94:	4770      	bx	lr
    3a96:	bf00      	nop

00003a98 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    3a98:	4668      	mov	r0, sp
    3a9a:	f020 0107 	bic.w	r1, r0, #7
    3a9e:	468d      	mov	sp, r1
    3aa0:	b589      	push	{r0, r3, r7, lr}
    3aa2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    3aa4:	f04f 0006 	mov.w	r0, #6
    3aa8:	f7ff ff74 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    3aac:	f04f 007c 	mov.w	r0, #124	; 0x7c
    3ab0:	f7ff ff4c 	bl	394c <NVIC_ClearPendingIRQ>
}
    3ab4:	46bd      	mov	sp, r7
    3ab6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3aba:	4685      	mov	sp, r0
    3abc:	4770      	bx	lr
    3abe:	bf00      	nop

00003ac0 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    3ac0:	4668      	mov	r0, sp
    3ac2:	f020 0107 	bic.w	r1, r0, #7
    3ac6:	468d      	mov	sp, r1
    3ac8:	b589      	push	{r0, r3, r7, lr}
    3aca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    3acc:	f04f 0007 	mov.w	r0, #7
    3ad0:	f7ff ff60 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    3ad4:	f04f 007d 	mov.w	r0, #125	; 0x7d
    3ad8:	f7ff ff38 	bl	394c <NVIC_ClearPendingIRQ>
}
    3adc:	46bd      	mov	sp, r7
    3ade:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3ae2:	4685      	mov	sp, r0
    3ae4:	4770      	bx	lr
    3ae6:	bf00      	nop

00003ae8 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    3ae8:	4668      	mov	r0, sp
    3aea:	f020 0107 	bic.w	r1, r0, #7
    3aee:	468d      	mov	sp, r1
    3af0:	b589      	push	{r0, r3, r7, lr}
    3af2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    3af4:	f04f 0008 	mov.w	r0, #8
    3af8:	f7ff ff4c 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    3afc:	f04f 007e 	mov.w	r0, #126	; 0x7e
    3b00:	f7ff ff24 	bl	394c <NVIC_ClearPendingIRQ>
}
    3b04:	46bd      	mov	sp, r7
    3b06:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3b0a:	4685      	mov	sp, r0
    3b0c:	4770      	bx	lr
    3b0e:	bf00      	nop

00003b10 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    3b10:	4668      	mov	r0, sp
    3b12:	f020 0107 	bic.w	r1, r0, #7
    3b16:	468d      	mov	sp, r1
    3b18:	b589      	push	{r0, r3, r7, lr}
    3b1a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    3b1c:	f04f 0009 	mov.w	r0, #9
    3b20:	f7ff ff38 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    3b24:	f04f 007f 	mov.w	r0, #127	; 0x7f
    3b28:	f7ff ff10 	bl	394c <NVIC_ClearPendingIRQ>
}
    3b2c:	46bd      	mov	sp, r7
    3b2e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3b32:	4685      	mov	sp, r0
    3b34:	4770      	bx	lr
    3b36:	bf00      	nop

00003b38 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    3b38:	4668      	mov	r0, sp
    3b3a:	f020 0107 	bic.w	r1, r0, #7
    3b3e:	468d      	mov	sp, r1
    3b40:	b589      	push	{r0, r3, r7, lr}
    3b42:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    3b44:	f04f 000a 	mov.w	r0, #10
    3b48:	f7ff ff24 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    3b4c:	f04f 0080 	mov.w	r0, #128	; 0x80
    3b50:	f7ff fefc 	bl	394c <NVIC_ClearPendingIRQ>
}
    3b54:	46bd      	mov	sp, r7
    3b56:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3b5a:	4685      	mov	sp, r0
    3b5c:	4770      	bx	lr
    3b5e:	bf00      	nop

00003b60 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    3b60:	4668      	mov	r0, sp
    3b62:	f020 0107 	bic.w	r1, r0, #7
    3b66:	468d      	mov	sp, r1
    3b68:	b589      	push	{r0, r3, r7, lr}
    3b6a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    3b6c:	f04f 000b 	mov.w	r0, #11
    3b70:	f7ff ff10 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    3b74:	f04f 0081 	mov.w	r0, #129	; 0x81
    3b78:	f7ff fee8 	bl	394c <NVIC_ClearPendingIRQ>
}
    3b7c:	46bd      	mov	sp, r7
    3b7e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3b82:	4685      	mov	sp, r0
    3b84:	4770      	bx	lr
    3b86:	bf00      	nop

00003b88 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    3b88:	4668      	mov	r0, sp
    3b8a:	f020 0107 	bic.w	r1, r0, #7
    3b8e:	468d      	mov	sp, r1
    3b90:	b589      	push	{r0, r3, r7, lr}
    3b92:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    3b94:	f04f 000c 	mov.w	r0, #12
    3b98:	f7ff fefc 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    3b9c:	f04f 0082 	mov.w	r0, #130	; 0x82
    3ba0:	f7ff fed4 	bl	394c <NVIC_ClearPendingIRQ>
}
    3ba4:	46bd      	mov	sp, r7
    3ba6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3baa:	4685      	mov	sp, r0
    3bac:	4770      	bx	lr
    3bae:	bf00      	nop

00003bb0 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    3bb0:	4668      	mov	r0, sp
    3bb2:	f020 0107 	bic.w	r1, r0, #7
    3bb6:	468d      	mov	sp, r1
    3bb8:	b589      	push	{r0, r3, r7, lr}
    3bba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    3bbc:	f04f 000d 	mov.w	r0, #13
    3bc0:	f7ff fee8 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    3bc4:	f04f 0083 	mov.w	r0, #131	; 0x83
    3bc8:	f7ff fec0 	bl	394c <NVIC_ClearPendingIRQ>
}
    3bcc:	46bd      	mov	sp, r7
    3bce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3bd2:	4685      	mov	sp, r0
    3bd4:	4770      	bx	lr
    3bd6:	bf00      	nop

00003bd8 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    3bd8:	4668      	mov	r0, sp
    3bda:	f020 0107 	bic.w	r1, r0, #7
    3bde:	468d      	mov	sp, r1
    3be0:	b589      	push	{r0, r3, r7, lr}
    3be2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    3be4:	f04f 000e 	mov.w	r0, #14
    3be8:	f7ff fed4 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    3bec:	f04f 0084 	mov.w	r0, #132	; 0x84
    3bf0:	f7ff feac 	bl	394c <NVIC_ClearPendingIRQ>
}
    3bf4:	46bd      	mov	sp, r7
    3bf6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3bfa:	4685      	mov	sp, r0
    3bfc:	4770      	bx	lr
    3bfe:	bf00      	nop

00003c00 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    3c00:	4668      	mov	r0, sp
    3c02:	f020 0107 	bic.w	r1, r0, #7
    3c06:	468d      	mov	sp, r1
    3c08:	b589      	push	{r0, r3, r7, lr}
    3c0a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    3c0c:	f04f 000f 	mov.w	r0, #15
    3c10:	f7ff fec0 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    3c14:	f04f 0085 	mov.w	r0, #133	; 0x85
    3c18:	f7ff fe98 	bl	394c <NVIC_ClearPendingIRQ>
}
    3c1c:	46bd      	mov	sp, r7
    3c1e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3c22:	4685      	mov	sp, r0
    3c24:	4770      	bx	lr
    3c26:	bf00      	nop

00003c28 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    3c28:	4668      	mov	r0, sp
    3c2a:	f020 0107 	bic.w	r1, r0, #7
    3c2e:	468d      	mov	sp, r1
    3c30:	b589      	push	{r0, r3, r7, lr}
    3c32:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    3c34:	f04f 0010 	mov.w	r0, #16
    3c38:	f7ff feac 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    3c3c:	f04f 0086 	mov.w	r0, #134	; 0x86
    3c40:	f7ff fe84 	bl	394c <NVIC_ClearPendingIRQ>
}
    3c44:	46bd      	mov	sp, r7
    3c46:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3c4a:	4685      	mov	sp, r0
    3c4c:	4770      	bx	lr
    3c4e:	bf00      	nop

00003c50 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    3c50:	4668      	mov	r0, sp
    3c52:	f020 0107 	bic.w	r1, r0, #7
    3c56:	468d      	mov	sp, r1
    3c58:	b589      	push	{r0, r3, r7, lr}
    3c5a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    3c5c:	f04f 0011 	mov.w	r0, #17
    3c60:	f7ff fe98 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    3c64:	f04f 0087 	mov.w	r0, #135	; 0x87
    3c68:	f7ff fe70 	bl	394c <NVIC_ClearPendingIRQ>
}
    3c6c:	46bd      	mov	sp, r7
    3c6e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3c72:	4685      	mov	sp, r0
    3c74:	4770      	bx	lr
    3c76:	bf00      	nop

00003c78 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    3c78:	4668      	mov	r0, sp
    3c7a:	f020 0107 	bic.w	r1, r0, #7
    3c7e:	468d      	mov	sp, r1
    3c80:	b589      	push	{r0, r3, r7, lr}
    3c82:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    3c84:	f04f 0012 	mov.w	r0, #18
    3c88:	f7ff fe84 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    3c8c:	f04f 0088 	mov.w	r0, #136	; 0x88
    3c90:	f7ff fe5c 	bl	394c <NVIC_ClearPendingIRQ>
}
    3c94:	46bd      	mov	sp, r7
    3c96:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3c9a:	4685      	mov	sp, r0
    3c9c:	4770      	bx	lr
    3c9e:	bf00      	nop

00003ca0 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    3ca0:	4668      	mov	r0, sp
    3ca2:	f020 0107 	bic.w	r1, r0, #7
    3ca6:	468d      	mov	sp, r1
    3ca8:	b589      	push	{r0, r3, r7, lr}
    3caa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    3cac:	f04f 0013 	mov.w	r0, #19
    3cb0:	f7ff fe70 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    3cb4:	f04f 0089 	mov.w	r0, #137	; 0x89
    3cb8:	f7ff fe48 	bl	394c <NVIC_ClearPendingIRQ>
}
    3cbc:	46bd      	mov	sp, r7
    3cbe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3cc2:	4685      	mov	sp, r0
    3cc4:	4770      	bx	lr
    3cc6:	bf00      	nop

00003cc8 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    3cc8:	4668      	mov	r0, sp
    3cca:	f020 0107 	bic.w	r1, r0, #7
    3cce:	468d      	mov	sp, r1
    3cd0:	b589      	push	{r0, r3, r7, lr}
    3cd2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    3cd4:	f04f 0014 	mov.w	r0, #20
    3cd8:	f7ff fe5c 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    3cdc:	f04f 008a 	mov.w	r0, #138	; 0x8a
    3ce0:	f7ff fe34 	bl	394c <NVIC_ClearPendingIRQ>
}
    3ce4:	46bd      	mov	sp, r7
    3ce6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3cea:	4685      	mov	sp, r0
    3cec:	4770      	bx	lr
    3cee:	bf00      	nop

00003cf0 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    3cf0:	4668      	mov	r0, sp
    3cf2:	f020 0107 	bic.w	r1, r0, #7
    3cf6:	468d      	mov	sp, r1
    3cf8:	b589      	push	{r0, r3, r7, lr}
    3cfa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    3cfc:	f04f 0015 	mov.w	r0, #21
    3d00:	f7ff fe48 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    3d04:	f04f 008b 	mov.w	r0, #139	; 0x8b
    3d08:	f7ff fe20 	bl	394c <NVIC_ClearPendingIRQ>
}
    3d0c:	46bd      	mov	sp, r7
    3d0e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3d12:	4685      	mov	sp, r0
    3d14:	4770      	bx	lr
    3d16:	bf00      	nop

00003d18 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    3d18:	4668      	mov	r0, sp
    3d1a:	f020 0107 	bic.w	r1, r0, #7
    3d1e:	468d      	mov	sp, r1
    3d20:	b589      	push	{r0, r3, r7, lr}
    3d22:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    3d24:	f04f 0016 	mov.w	r0, #22
    3d28:	f7ff fe34 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    3d2c:	f04f 008c 	mov.w	r0, #140	; 0x8c
    3d30:	f7ff fe0c 	bl	394c <NVIC_ClearPendingIRQ>
}
    3d34:	46bd      	mov	sp, r7
    3d36:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3d3a:	4685      	mov	sp, r0
    3d3c:	4770      	bx	lr
    3d3e:	bf00      	nop

00003d40 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    3d40:	4668      	mov	r0, sp
    3d42:	f020 0107 	bic.w	r1, r0, #7
    3d46:	468d      	mov	sp, r1
    3d48:	b589      	push	{r0, r3, r7, lr}
    3d4a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    3d4c:	f04f 0017 	mov.w	r0, #23
    3d50:	f7ff fe20 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    3d54:	f04f 008d 	mov.w	r0, #141	; 0x8d
    3d58:	f7ff fdf8 	bl	394c <NVIC_ClearPendingIRQ>
}
    3d5c:	46bd      	mov	sp, r7
    3d5e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3d62:	4685      	mov	sp, r0
    3d64:	4770      	bx	lr
    3d66:	bf00      	nop

00003d68 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    3d68:	4668      	mov	r0, sp
    3d6a:	f020 0107 	bic.w	r1, r0, #7
    3d6e:	468d      	mov	sp, r1
    3d70:	b589      	push	{r0, r3, r7, lr}
    3d72:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    3d74:	f04f 0018 	mov.w	r0, #24
    3d78:	f7ff fe0c 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    3d7c:	f04f 008e 	mov.w	r0, #142	; 0x8e
    3d80:	f7ff fde4 	bl	394c <NVIC_ClearPendingIRQ>
}
    3d84:	46bd      	mov	sp, r7
    3d86:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3d8a:	4685      	mov	sp, r0
    3d8c:	4770      	bx	lr
    3d8e:	bf00      	nop

00003d90 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    3d90:	4668      	mov	r0, sp
    3d92:	f020 0107 	bic.w	r1, r0, #7
    3d96:	468d      	mov	sp, r1
    3d98:	b589      	push	{r0, r3, r7, lr}
    3d9a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    3d9c:	f04f 0019 	mov.w	r0, #25
    3da0:	f7ff fdf8 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    3da4:	f04f 008f 	mov.w	r0, #143	; 0x8f
    3da8:	f7ff fdd0 	bl	394c <NVIC_ClearPendingIRQ>
}
    3dac:	46bd      	mov	sp, r7
    3dae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3db2:	4685      	mov	sp, r0
    3db4:	4770      	bx	lr
    3db6:	bf00      	nop

00003db8 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    3db8:	4668      	mov	r0, sp
    3dba:	f020 0107 	bic.w	r1, r0, #7
    3dbe:	468d      	mov	sp, r1
    3dc0:	b589      	push	{r0, r3, r7, lr}
    3dc2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    3dc4:	f04f 001a 	mov.w	r0, #26
    3dc8:	f7ff fde4 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    3dcc:	f04f 0090 	mov.w	r0, #144	; 0x90
    3dd0:	f7ff fdbc 	bl	394c <NVIC_ClearPendingIRQ>
}
    3dd4:	46bd      	mov	sp, r7
    3dd6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3dda:	4685      	mov	sp, r0
    3ddc:	4770      	bx	lr
    3dde:	bf00      	nop

00003de0 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    3de0:	4668      	mov	r0, sp
    3de2:	f020 0107 	bic.w	r1, r0, #7
    3de6:	468d      	mov	sp, r1
    3de8:	b589      	push	{r0, r3, r7, lr}
    3dea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    3dec:	f04f 001b 	mov.w	r0, #27
    3df0:	f7ff fdd0 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    3df4:	f04f 0091 	mov.w	r0, #145	; 0x91
    3df8:	f7ff fda8 	bl	394c <NVIC_ClearPendingIRQ>
}
    3dfc:	46bd      	mov	sp, r7
    3dfe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e02:	4685      	mov	sp, r0
    3e04:	4770      	bx	lr
    3e06:	bf00      	nop

00003e08 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    3e08:	4668      	mov	r0, sp
    3e0a:	f020 0107 	bic.w	r1, r0, #7
    3e0e:	468d      	mov	sp, r1
    3e10:	b589      	push	{r0, r3, r7, lr}
    3e12:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    3e14:	f04f 001c 	mov.w	r0, #28
    3e18:	f7ff fdbc 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    3e1c:	f04f 0092 	mov.w	r0, #146	; 0x92
    3e20:	f7ff fd94 	bl	394c <NVIC_ClearPendingIRQ>
}
    3e24:	46bd      	mov	sp, r7
    3e26:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e2a:	4685      	mov	sp, r0
    3e2c:	4770      	bx	lr
    3e2e:	bf00      	nop

00003e30 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    3e30:	4668      	mov	r0, sp
    3e32:	f020 0107 	bic.w	r1, r0, #7
    3e36:	468d      	mov	sp, r1
    3e38:	b589      	push	{r0, r3, r7, lr}
    3e3a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    3e3c:	f04f 001d 	mov.w	r0, #29
    3e40:	f7ff fda8 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    3e44:	f04f 0093 	mov.w	r0, #147	; 0x93
    3e48:	f7ff fd80 	bl	394c <NVIC_ClearPendingIRQ>
}
    3e4c:	46bd      	mov	sp, r7
    3e4e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e52:	4685      	mov	sp, r0
    3e54:	4770      	bx	lr
    3e56:	bf00      	nop

00003e58 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    3e58:	4668      	mov	r0, sp
    3e5a:	f020 0107 	bic.w	r1, r0, #7
    3e5e:	468d      	mov	sp, r1
    3e60:	b589      	push	{r0, r3, r7, lr}
    3e62:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    3e64:	f04f 001e 	mov.w	r0, #30
    3e68:	f7ff fd94 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    3e6c:	f04f 0094 	mov.w	r0, #148	; 0x94
    3e70:	f7ff fd6c 	bl	394c <NVIC_ClearPendingIRQ>
}
    3e74:	46bd      	mov	sp, r7
    3e76:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e7a:	4685      	mov	sp, r0
    3e7c:	4770      	bx	lr
    3e7e:	bf00      	nop

00003e80 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    3e80:	4668      	mov	r0, sp
    3e82:	f020 0107 	bic.w	r1, r0, #7
    3e86:	468d      	mov	sp, r1
    3e88:	b589      	push	{r0, r3, r7, lr}
    3e8a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    3e8c:	f04f 001f 	mov.w	r0, #31
    3e90:	f7ff fd80 	bl	3994 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    3e94:	f04f 0095 	mov.w	r0, #149	; 0x95
    3e98:	f7ff fd58 	bl	394c <NVIC_ClearPendingIRQ>
}
    3e9c:	46bd      	mov	sp, r7
    3e9e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3ea2:	4685      	mov	sp, r0
    3ea4:	4770      	bx	lr
    3ea6:	bf00      	nop

00003ea8 <__aeabi_drsub>:
    3ea8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    3eac:	e002      	b.n	3eb4 <__adddf3>
    3eae:	bf00      	nop

00003eb0 <__aeabi_dsub>:
    3eb0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00003eb4 <__adddf3>:
    3eb4:	b530      	push	{r4, r5, lr}
    3eb6:	ea4f 0441 	mov.w	r4, r1, lsl #1
    3eba:	ea4f 0543 	mov.w	r5, r3, lsl #1
    3ebe:	ea94 0f05 	teq	r4, r5
    3ec2:	bf08      	it	eq
    3ec4:	ea90 0f02 	teqeq	r0, r2
    3ec8:	bf1f      	itttt	ne
    3eca:	ea54 0c00 	orrsne.w	ip, r4, r0
    3ece:	ea55 0c02 	orrsne.w	ip, r5, r2
    3ed2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    3ed6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    3eda:	f000 80e2 	beq.w	40a2 <__adddf3+0x1ee>
    3ede:	ea4f 5454 	mov.w	r4, r4, lsr #21
    3ee2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    3ee6:	bfb8      	it	lt
    3ee8:	426d      	neglt	r5, r5
    3eea:	dd0c      	ble.n	3f06 <__adddf3+0x52>
    3eec:	442c      	add	r4, r5
    3eee:	ea80 0202 	eor.w	r2, r0, r2
    3ef2:	ea81 0303 	eor.w	r3, r1, r3
    3ef6:	ea82 0000 	eor.w	r0, r2, r0
    3efa:	ea83 0101 	eor.w	r1, r3, r1
    3efe:	ea80 0202 	eor.w	r2, r0, r2
    3f02:	ea81 0303 	eor.w	r3, r1, r3
    3f06:	2d36      	cmp	r5, #54	; 0x36
    3f08:	bf88      	it	hi
    3f0a:	bd30      	pophi	{r4, r5, pc}
    3f0c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    3f10:	ea4f 3101 	mov.w	r1, r1, lsl #12
    3f14:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    3f18:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    3f1c:	d002      	beq.n	3f24 <__adddf3+0x70>
    3f1e:	4240      	negs	r0, r0
    3f20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    3f24:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    3f28:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3f2c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    3f30:	d002      	beq.n	3f38 <__adddf3+0x84>
    3f32:	4252      	negs	r2, r2
    3f34:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    3f38:	ea94 0f05 	teq	r4, r5
    3f3c:	f000 80a7 	beq.w	408e <__adddf3+0x1da>
    3f40:	f1a4 0401 	sub.w	r4, r4, #1
    3f44:	f1d5 0e20 	rsbs	lr, r5, #32
    3f48:	db0d      	blt.n	3f66 <__adddf3+0xb2>
    3f4a:	fa02 fc0e 	lsl.w	ip, r2, lr
    3f4e:	fa22 f205 	lsr.w	r2, r2, r5
    3f52:	1880      	adds	r0, r0, r2
    3f54:	f141 0100 	adc.w	r1, r1, #0
    3f58:	fa03 f20e 	lsl.w	r2, r3, lr
    3f5c:	1880      	adds	r0, r0, r2
    3f5e:	fa43 f305 	asr.w	r3, r3, r5
    3f62:	4159      	adcs	r1, r3
    3f64:	e00e      	b.n	3f84 <__adddf3+0xd0>
    3f66:	f1a5 0520 	sub.w	r5, r5, #32
    3f6a:	f10e 0e20 	add.w	lr, lr, #32
    3f6e:	2a01      	cmp	r2, #1
    3f70:	fa03 fc0e 	lsl.w	ip, r3, lr
    3f74:	bf28      	it	cs
    3f76:	f04c 0c02 	orrcs.w	ip, ip, #2
    3f7a:	fa43 f305 	asr.w	r3, r3, r5
    3f7e:	18c0      	adds	r0, r0, r3
    3f80:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    3f84:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3f88:	d507      	bpl.n	3f9a <__adddf3+0xe6>
    3f8a:	f04f 0e00 	mov.w	lr, #0
    3f8e:	f1dc 0c00 	rsbs	ip, ip, #0
    3f92:	eb7e 0000 	sbcs.w	r0, lr, r0
    3f96:	eb6e 0101 	sbc.w	r1, lr, r1
    3f9a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    3f9e:	d31b      	bcc.n	3fd8 <__adddf3+0x124>
    3fa0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    3fa4:	d30c      	bcc.n	3fc0 <__adddf3+0x10c>
    3fa6:	0849      	lsrs	r1, r1, #1
    3fa8:	ea5f 0030 	movs.w	r0, r0, rrx
    3fac:	ea4f 0c3c 	mov.w	ip, ip, rrx
    3fb0:	f104 0401 	add.w	r4, r4, #1
    3fb4:	ea4f 5244 	mov.w	r2, r4, lsl #21
    3fb8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    3fbc:	f080 809a 	bcs.w	40f4 <__adddf3+0x240>
    3fc0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    3fc4:	bf08      	it	eq
    3fc6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    3fca:	f150 0000 	adcs.w	r0, r0, #0
    3fce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    3fd2:	ea41 0105 	orr.w	r1, r1, r5
    3fd6:	bd30      	pop	{r4, r5, pc}
    3fd8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    3fdc:	4140      	adcs	r0, r0
    3fde:	eb41 0101 	adc.w	r1, r1, r1
    3fe2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3fe6:	f1a4 0401 	sub.w	r4, r4, #1
    3fea:	d1e9      	bne.n	3fc0 <__adddf3+0x10c>
    3fec:	f091 0f00 	teq	r1, #0
    3ff0:	bf04      	itt	eq
    3ff2:	4601      	moveq	r1, r0
    3ff4:	2000      	moveq	r0, #0
    3ff6:	fab1 f381 	clz	r3, r1
    3ffa:	bf08      	it	eq
    3ffc:	3320      	addeq	r3, #32
    3ffe:	f1a3 030b 	sub.w	r3, r3, #11
    4002:	f1b3 0220 	subs.w	r2, r3, #32
    4006:	da0c      	bge.n	4022 <__adddf3+0x16e>
    4008:	320c      	adds	r2, #12
    400a:	dd08      	ble.n	401e <__adddf3+0x16a>
    400c:	f102 0c14 	add.w	ip, r2, #20
    4010:	f1c2 020c 	rsb	r2, r2, #12
    4014:	fa01 f00c 	lsl.w	r0, r1, ip
    4018:	fa21 f102 	lsr.w	r1, r1, r2
    401c:	e00c      	b.n	4038 <__adddf3+0x184>
    401e:	f102 0214 	add.w	r2, r2, #20
    4022:	bfd8      	it	le
    4024:	f1c2 0c20 	rsble	ip, r2, #32
    4028:	fa01 f102 	lsl.w	r1, r1, r2
    402c:	fa20 fc0c 	lsr.w	ip, r0, ip
    4030:	bfdc      	itt	le
    4032:	ea41 010c 	orrle.w	r1, r1, ip
    4036:	4090      	lslle	r0, r2
    4038:	1ae4      	subs	r4, r4, r3
    403a:	bfa2      	ittt	ge
    403c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    4040:	4329      	orrge	r1, r5
    4042:	bd30      	popge	{r4, r5, pc}
    4044:	ea6f 0404 	mvn.w	r4, r4
    4048:	3c1f      	subs	r4, #31
    404a:	da1c      	bge.n	4086 <__adddf3+0x1d2>
    404c:	340c      	adds	r4, #12
    404e:	dc0e      	bgt.n	406e <__adddf3+0x1ba>
    4050:	f104 0414 	add.w	r4, r4, #20
    4054:	f1c4 0220 	rsb	r2, r4, #32
    4058:	fa20 f004 	lsr.w	r0, r0, r4
    405c:	fa01 f302 	lsl.w	r3, r1, r2
    4060:	ea40 0003 	orr.w	r0, r0, r3
    4064:	fa21 f304 	lsr.w	r3, r1, r4
    4068:	ea45 0103 	orr.w	r1, r5, r3
    406c:	bd30      	pop	{r4, r5, pc}
    406e:	f1c4 040c 	rsb	r4, r4, #12
    4072:	f1c4 0220 	rsb	r2, r4, #32
    4076:	fa20 f002 	lsr.w	r0, r0, r2
    407a:	fa01 f304 	lsl.w	r3, r1, r4
    407e:	ea40 0003 	orr.w	r0, r0, r3
    4082:	4629      	mov	r1, r5
    4084:	bd30      	pop	{r4, r5, pc}
    4086:	fa21 f004 	lsr.w	r0, r1, r4
    408a:	4629      	mov	r1, r5
    408c:	bd30      	pop	{r4, r5, pc}
    408e:	f094 0f00 	teq	r4, #0
    4092:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    4096:	bf06      	itte	eq
    4098:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    409c:	3401      	addeq	r4, #1
    409e:	3d01      	subne	r5, #1
    40a0:	e74e      	b.n	3f40 <__adddf3+0x8c>
    40a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    40a6:	bf18      	it	ne
    40a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    40ac:	d029      	beq.n	4102 <__adddf3+0x24e>
    40ae:	ea94 0f05 	teq	r4, r5
    40b2:	bf08      	it	eq
    40b4:	ea90 0f02 	teqeq	r0, r2
    40b8:	d005      	beq.n	40c6 <__adddf3+0x212>
    40ba:	ea54 0c00 	orrs.w	ip, r4, r0
    40be:	bf04      	itt	eq
    40c0:	4619      	moveq	r1, r3
    40c2:	4610      	moveq	r0, r2
    40c4:	bd30      	pop	{r4, r5, pc}
    40c6:	ea91 0f03 	teq	r1, r3
    40ca:	bf1e      	ittt	ne
    40cc:	2100      	movne	r1, #0
    40ce:	2000      	movne	r0, #0
    40d0:	bd30      	popne	{r4, r5, pc}
    40d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    40d6:	d105      	bne.n	40e4 <__adddf3+0x230>
    40d8:	0040      	lsls	r0, r0, #1
    40da:	4149      	adcs	r1, r1
    40dc:	bf28      	it	cs
    40de:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    40e2:	bd30      	pop	{r4, r5, pc}
    40e4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    40e8:	bf3c      	itt	cc
    40ea:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    40ee:	bd30      	popcc	{r4, r5, pc}
    40f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    40f4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    40f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    40fc:	f04f 0000 	mov.w	r0, #0
    4100:	bd30      	pop	{r4, r5, pc}
    4102:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    4106:	bf1a      	itte	ne
    4108:	4619      	movne	r1, r3
    410a:	4610      	movne	r0, r2
    410c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    4110:	bf1c      	itt	ne
    4112:	460b      	movne	r3, r1
    4114:	4602      	movne	r2, r0
    4116:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    411a:	bf06      	itte	eq
    411c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    4120:	ea91 0f03 	teqeq	r1, r3
    4124:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    4128:	bd30      	pop	{r4, r5, pc}
    412a:	bf00      	nop

0000412c <__aeabi_ui2d>:
    412c:	f090 0f00 	teq	r0, #0
    4130:	bf04      	itt	eq
    4132:	2100      	moveq	r1, #0
    4134:	4770      	bxeq	lr
    4136:	b530      	push	{r4, r5, lr}
    4138:	f44f 6480 	mov.w	r4, #1024	; 0x400
    413c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    4140:	f04f 0500 	mov.w	r5, #0
    4144:	f04f 0100 	mov.w	r1, #0
    4148:	e750      	b.n	3fec <__adddf3+0x138>
    414a:	bf00      	nop

0000414c <__aeabi_i2d>:
    414c:	f090 0f00 	teq	r0, #0
    4150:	bf04      	itt	eq
    4152:	2100      	moveq	r1, #0
    4154:	4770      	bxeq	lr
    4156:	b530      	push	{r4, r5, lr}
    4158:	f44f 6480 	mov.w	r4, #1024	; 0x400
    415c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    4160:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    4164:	bf48      	it	mi
    4166:	4240      	negmi	r0, r0
    4168:	f04f 0100 	mov.w	r1, #0
    416c:	e73e      	b.n	3fec <__adddf3+0x138>
    416e:	bf00      	nop

00004170 <__aeabi_f2d>:
    4170:	0042      	lsls	r2, r0, #1
    4172:	ea4f 01e2 	mov.w	r1, r2, asr #3
    4176:	ea4f 0131 	mov.w	r1, r1, rrx
    417a:	ea4f 7002 	mov.w	r0, r2, lsl #28
    417e:	bf1f      	itttt	ne
    4180:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    4184:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    4188:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    418c:	4770      	bxne	lr
    418e:	f092 0f00 	teq	r2, #0
    4192:	bf14      	ite	ne
    4194:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    4198:	4770      	bxeq	lr
    419a:	b530      	push	{r4, r5, lr}
    419c:	f44f 7460 	mov.w	r4, #896	; 0x380
    41a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    41a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    41a8:	e720      	b.n	3fec <__adddf3+0x138>
    41aa:	bf00      	nop

000041ac <__aeabi_ul2d>:
    41ac:	ea50 0201 	orrs.w	r2, r0, r1
    41b0:	bf08      	it	eq
    41b2:	4770      	bxeq	lr
    41b4:	b530      	push	{r4, r5, lr}
    41b6:	f04f 0500 	mov.w	r5, #0
    41ba:	e00a      	b.n	41d2 <__aeabi_l2d+0x16>

000041bc <__aeabi_l2d>:
    41bc:	ea50 0201 	orrs.w	r2, r0, r1
    41c0:	bf08      	it	eq
    41c2:	4770      	bxeq	lr
    41c4:	b530      	push	{r4, r5, lr}
    41c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    41ca:	d502      	bpl.n	41d2 <__aeabi_l2d+0x16>
    41cc:	4240      	negs	r0, r0
    41ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    41d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
    41d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
    41da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    41de:	f43f aedc 	beq.w	3f9a <__adddf3+0xe6>
    41e2:	f04f 0203 	mov.w	r2, #3
    41e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    41ea:	bf18      	it	ne
    41ec:	3203      	addne	r2, #3
    41ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    41f2:	bf18      	it	ne
    41f4:	3203      	addne	r2, #3
    41f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    41fa:	f1c2 0320 	rsb	r3, r2, #32
    41fe:	fa00 fc03 	lsl.w	ip, r0, r3
    4202:	fa20 f002 	lsr.w	r0, r0, r2
    4206:	fa01 fe03 	lsl.w	lr, r1, r3
    420a:	ea40 000e 	orr.w	r0, r0, lr
    420e:	fa21 f102 	lsr.w	r1, r1, r2
    4212:	4414      	add	r4, r2
    4214:	e6c1      	b.n	3f9a <__adddf3+0xe6>
    4216:	bf00      	nop

00004218 <__aeabi_dmul>:
    4218:	b570      	push	{r4, r5, r6, lr}
    421a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    421e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    4222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    4226:	bf1d      	ittte	ne
    4228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    422c:	ea94 0f0c 	teqne	r4, ip
    4230:	ea95 0f0c 	teqne	r5, ip
    4234:	f000 f8de 	bleq	43f4 <__aeabi_dmul+0x1dc>
    4238:	442c      	add	r4, r5
    423a:	ea81 0603 	eor.w	r6, r1, r3
    423e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    4242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    4246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    424a:	bf18      	it	ne
    424c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    4250:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4254:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    4258:	d038      	beq.n	42cc <__aeabi_dmul+0xb4>
    425a:	fba0 ce02 	umull	ip, lr, r0, r2
    425e:	f04f 0500 	mov.w	r5, #0
    4262:	fbe1 e502 	umlal	lr, r5, r1, r2
    4266:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    426a:	fbe0 e503 	umlal	lr, r5, r0, r3
    426e:	f04f 0600 	mov.w	r6, #0
    4272:	fbe1 5603 	umlal	r5, r6, r1, r3
    4276:	f09c 0f00 	teq	ip, #0
    427a:	bf18      	it	ne
    427c:	f04e 0e01 	orrne.w	lr, lr, #1
    4280:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    4284:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    4288:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    428c:	d204      	bcs.n	4298 <__aeabi_dmul+0x80>
    428e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    4292:	416d      	adcs	r5, r5
    4294:	eb46 0606 	adc.w	r6, r6, r6
    4298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    429c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    42a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    42a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    42a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    42ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    42b0:	bf88      	it	hi
    42b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    42b6:	d81e      	bhi.n	42f6 <__aeabi_dmul+0xde>
    42b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    42bc:	bf08      	it	eq
    42be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    42c2:	f150 0000 	adcs.w	r0, r0, #0
    42c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    42ca:	bd70      	pop	{r4, r5, r6, pc}
    42cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    42d0:	ea46 0101 	orr.w	r1, r6, r1
    42d4:	ea40 0002 	orr.w	r0, r0, r2
    42d8:	ea81 0103 	eor.w	r1, r1, r3
    42dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    42e0:	bfc2      	ittt	gt
    42e2:	ebd4 050c 	rsbsgt	r5, r4, ip
    42e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    42ea:	bd70      	popgt	{r4, r5, r6, pc}
    42ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    42f0:	f04f 0e00 	mov.w	lr, #0
    42f4:	3c01      	subs	r4, #1
    42f6:	f300 80ab 	bgt.w	4450 <__aeabi_dmul+0x238>
    42fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
    42fe:	bfde      	ittt	le
    4300:	2000      	movle	r0, #0
    4302:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    4306:	bd70      	pople	{r4, r5, r6, pc}
    4308:	f1c4 0400 	rsb	r4, r4, #0
    430c:	3c20      	subs	r4, #32
    430e:	da35      	bge.n	437c <__aeabi_dmul+0x164>
    4310:	340c      	adds	r4, #12
    4312:	dc1b      	bgt.n	434c <__aeabi_dmul+0x134>
    4314:	f104 0414 	add.w	r4, r4, #20
    4318:	f1c4 0520 	rsb	r5, r4, #32
    431c:	fa00 f305 	lsl.w	r3, r0, r5
    4320:	fa20 f004 	lsr.w	r0, r0, r4
    4324:	fa01 f205 	lsl.w	r2, r1, r5
    4328:	ea40 0002 	orr.w	r0, r0, r2
    432c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    4330:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    4334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    4338:	fa21 f604 	lsr.w	r6, r1, r4
    433c:	eb42 0106 	adc.w	r1, r2, r6
    4340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4344:	bf08      	it	eq
    4346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    434a:	bd70      	pop	{r4, r5, r6, pc}
    434c:	f1c4 040c 	rsb	r4, r4, #12
    4350:	f1c4 0520 	rsb	r5, r4, #32
    4354:	fa00 f304 	lsl.w	r3, r0, r4
    4358:	fa20 f005 	lsr.w	r0, r0, r5
    435c:	fa01 f204 	lsl.w	r2, r1, r4
    4360:	ea40 0002 	orr.w	r0, r0, r2
    4364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    436c:	f141 0100 	adc.w	r1, r1, #0
    4370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4374:	bf08      	it	eq
    4376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    437a:	bd70      	pop	{r4, r5, r6, pc}
    437c:	f1c4 0520 	rsb	r5, r4, #32
    4380:	fa00 f205 	lsl.w	r2, r0, r5
    4384:	ea4e 0e02 	orr.w	lr, lr, r2
    4388:	fa20 f304 	lsr.w	r3, r0, r4
    438c:	fa01 f205 	lsl.w	r2, r1, r5
    4390:	ea43 0302 	orr.w	r3, r3, r2
    4394:	fa21 f004 	lsr.w	r0, r1, r4
    4398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    439c:	fa21 f204 	lsr.w	r2, r1, r4
    43a0:	ea20 0002 	bic.w	r0, r0, r2
    43a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    43a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    43ac:	bf08      	it	eq
    43ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    43b2:	bd70      	pop	{r4, r5, r6, pc}
    43b4:	f094 0f00 	teq	r4, #0
    43b8:	d10f      	bne.n	43da <__aeabi_dmul+0x1c2>
    43ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    43be:	0040      	lsls	r0, r0, #1
    43c0:	eb41 0101 	adc.w	r1, r1, r1
    43c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    43c8:	bf08      	it	eq
    43ca:	3c01      	subeq	r4, #1
    43cc:	d0f7      	beq.n	43be <__aeabi_dmul+0x1a6>
    43ce:	ea41 0106 	orr.w	r1, r1, r6
    43d2:	f095 0f00 	teq	r5, #0
    43d6:	bf18      	it	ne
    43d8:	4770      	bxne	lr
    43da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    43de:	0052      	lsls	r2, r2, #1
    43e0:	eb43 0303 	adc.w	r3, r3, r3
    43e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    43e8:	bf08      	it	eq
    43ea:	3d01      	subeq	r5, #1
    43ec:	d0f7      	beq.n	43de <__aeabi_dmul+0x1c6>
    43ee:	ea43 0306 	orr.w	r3, r3, r6
    43f2:	4770      	bx	lr
    43f4:	ea94 0f0c 	teq	r4, ip
    43f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    43fc:	bf18      	it	ne
    43fe:	ea95 0f0c 	teqne	r5, ip
    4402:	d00c      	beq.n	441e <__aeabi_dmul+0x206>
    4404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4408:	bf18      	it	ne
    440a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    440e:	d1d1      	bne.n	43b4 <__aeabi_dmul+0x19c>
    4410:	ea81 0103 	eor.w	r1, r1, r3
    4414:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4418:	f04f 0000 	mov.w	r0, #0
    441c:	bd70      	pop	{r4, r5, r6, pc}
    441e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4422:	bf06      	itte	eq
    4424:	4610      	moveq	r0, r2
    4426:	4619      	moveq	r1, r3
    4428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    442c:	d019      	beq.n	4462 <__aeabi_dmul+0x24a>
    442e:	ea94 0f0c 	teq	r4, ip
    4432:	d102      	bne.n	443a <__aeabi_dmul+0x222>
    4434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    4438:	d113      	bne.n	4462 <__aeabi_dmul+0x24a>
    443a:	ea95 0f0c 	teq	r5, ip
    443e:	d105      	bne.n	444c <__aeabi_dmul+0x234>
    4440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    4444:	bf1c      	itt	ne
    4446:	4610      	movne	r0, r2
    4448:	4619      	movne	r1, r3
    444a:	d10a      	bne.n	4462 <__aeabi_dmul+0x24a>
    444c:	ea81 0103 	eor.w	r1, r1, r3
    4450:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4454:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    4458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    445c:	f04f 0000 	mov.w	r0, #0
    4460:	bd70      	pop	{r4, r5, r6, pc}
    4462:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    4466:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    446a:	bd70      	pop	{r4, r5, r6, pc}

0000446c <__aeabi_ddiv>:
    446c:	b570      	push	{r4, r5, r6, lr}
    446e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    4472:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    4476:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    447a:	bf1d      	ittte	ne
    447c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    4480:	ea94 0f0c 	teqne	r4, ip
    4484:	ea95 0f0c 	teqne	r5, ip
    4488:	f000 f8a7 	bleq	45da <__aeabi_ddiv+0x16e>
    448c:	eba4 0405 	sub.w	r4, r4, r5
    4490:	ea81 0e03 	eor.w	lr, r1, r3
    4494:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    4498:	ea4f 3101 	mov.w	r1, r1, lsl #12
    449c:	f000 8088 	beq.w	45b0 <__aeabi_ddiv+0x144>
    44a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
    44a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    44a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    44ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    44b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
    44b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    44b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    44bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
    44c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    44c4:	429d      	cmp	r5, r3
    44c6:	bf08      	it	eq
    44c8:	4296      	cmpeq	r6, r2
    44ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    44ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
    44d2:	d202      	bcs.n	44da <__aeabi_ddiv+0x6e>
    44d4:	085b      	lsrs	r3, r3, #1
    44d6:	ea4f 0232 	mov.w	r2, r2, rrx
    44da:	1ab6      	subs	r6, r6, r2
    44dc:	eb65 0503 	sbc.w	r5, r5, r3
    44e0:	085b      	lsrs	r3, r3, #1
    44e2:	ea4f 0232 	mov.w	r2, r2, rrx
    44e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    44ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    44ee:	ebb6 0e02 	subs.w	lr, r6, r2
    44f2:	eb75 0e03 	sbcs.w	lr, r5, r3
    44f6:	bf22      	ittt	cs
    44f8:	1ab6      	subcs	r6, r6, r2
    44fa:	4675      	movcs	r5, lr
    44fc:	ea40 000c 	orrcs.w	r0, r0, ip
    4500:	085b      	lsrs	r3, r3, #1
    4502:	ea4f 0232 	mov.w	r2, r2, rrx
    4506:	ebb6 0e02 	subs.w	lr, r6, r2
    450a:	eb75 0e03 	sbcs.w	lr, r5, r3
    450e:	bf22      	ittt	cs
    4510:	1ab6      	subcs	r6, r6, r2
    4512:	4675      	movcs	r5, lr
    4514:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    4518:	085b      	lsrs	r3, r3, #1
    451a:	ea4f 0232 	mov.w	r2, r2, rrx
    451e:	ebb6 0e02 	subs.w	lr, r6, r2
    4522:	eb75 0e03 	sbcs.w	lr, r5, r3
    4526:	bf22      	ittt	cs
    4528:	1ab6      	subcs	r6, r6, r2
    452a:	4675      	movcs	r5, lr
    452c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    4530:	085b      	lsrs	r3, r3, #1
    4532:	ea4f 0232 	mov.w	r2, r2, rrx
    4536:	ebb6 0e02 	subs.w	lr, r6, r2
    453a:	eb75 0e03 	sbcs.w	lr, r5, r3
    453e:	bf22      	ittt	cs
    4540:	1ab6      	subcs	r6, r6, r2
    4542:	4675      	movcs	r5, lr
    4544:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    4548:	ea55 0e06 	orrs.w	lr, r5, r6
    454c:	d018      	beq.n	4580 <__aeabi_ddiv+0x114>
    454e:	ea4f 1505 	mov.w	r5, r5, lsl #4
    4552:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    4556:	ea4f 1606 	mov.w	r6, r6, lsl #4
    455a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    455e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    4562:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    4566:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    456a:	d1c0      	bne.n	44ee <__aeabi_ddiv+0x82>
    456c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4570:	d10b      	bne.n	458a <__aeabi_ddiv+0x11e>
    4572:	ea41 0100 	orr.w	r1, r1, r0
    4576:	f04f 0000 	mov.w	r0, #0
    457a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    457e:	e7b6      	b.n	44ee <__aeabi_ddiv+0x82>
    4580:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4584:	bf04      	itt	eq
    4586:	4301      	orreq	r1, r0
    4588:	2000      	moveq	r0, #0
    458a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    458e:	bf88      	it	hi
    4590:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    4594:	f63f aeaf 	bhi.w	42f6 <__aeabi_dmul+0xde>
    4598:	ebb5 0c03 	subs.w	ip, r5, r3
    459c:	bf04      	itt	eq
    459e:	ebb6 0c02 	subseq.w	ip, r6, r2
    45a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    45a6:	f150 0000 	adcs.w	r0, r0, #0
    45aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    45ae:	bd70      	pop	{r4, r5, r6, pc}
    45b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    45b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    45b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    45bc:	bfc2      	ittt	gt
    45be:	ebd4 050c 	rsbsgt	r5, r4, ip
    45c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    45c6:	bd70      	popgt	{r4, r5, r6, pc}
    45c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    45cc:	f04f 0e00 	mov.w	lr, #0
    45d0:	3c01      	subs	r4, #1
    45d2:	e690      	b.n	42f6 <__aeabi_dmul+0xde>
    45d4:	ea45 0e06 	orr.w	lr, r5, r6
    45d8:	e68d      	b.n	42f6 <__aeabi_dmul+0xde>
    45da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    45de:	ea94 0f0c 	teq	r4, ip
    45e2:	bf08      	it	eq
    45e4:	ea95 0f0c 	teqeq	r5, ip
    45e8:	f43f af3b 	beq.w	4462 <__aeabi_dmul+0x24a>
    45ec:	ea94 0f0c 	teq	r4, ip
    45f0:	d10a      	bne.n	4608 <__aeabi_ddiv+0x19c>
    45f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    45f6:	f47f af34 	bne.w	4462 <__aeabi_dmul+0x24a>
    45fa:	ea95 0f0c 	teq	r5, ip
    45fe:	f47f af25 	bne.w	444c <__aeabi_dmul+0x234>
    4602:	4610      	mov	r0, r2
    4604:	4619      	mov	r1, r3
    4606:	e72c      	b.n	4462 <__aeabi_dmul+0x24a>
    4608:	ea95 0f0c 	teq	r5, ip
    460c:	d106      	bne.n	461c <__aeabi_ddiv+0x1b0>
    460e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    4612:	f43f aefd 	beq.w	4410 <__aeabi_dmul+0x1f8>
    4616:	4610      	mov	r0, r2
    4618:	4619      	mov	r1, r3
    461a:	e722      	b.n	4462 <__aeabi_dmul+0x24a>
    461c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4620:	bf18      	it	ne
    4622:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    4626:	f47f aec5 	bne.w	43b4 <__aeabi_dmul+0x19c>
    462a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    462e:	f47f af0d 	bne.w	444c <__aeabi_dmul+0x234>
    4632:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    4636:	f47f aeeb 	bne.w	4410 <__aeabi_dmul+0x1f8>
    463a:	e712      	b.n	4462 <__aeabi_dmul+0x24a>

0000463c <__aeabi_d2uiz>:
    463c:	004a      	lsls	r2, r1, #1
    463e:	d211      	bcs.n	4664 <__aeabi_d2uiz+0x28>
    4640:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    4644:	d211      	bcs.n	466a <__aeabi_d2uiz+0x2e>
    4646:	d50d      	bpl.n	4664 <__aeabi_d2uiz+0x28>
    4648:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    464c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    4650:	d40e      	bmi.n	4670 <__aeabi_d2uiz+0x34>
    4652:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    4656:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    465a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    465e:	fa23 f002 	lsr.w	r0, r3, r2
    4662:	4770      	bx	lr
    4664:	f04f 0000 	mov.w	r0, #0
    4668:	4770      	bx	lr
    466a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    466e:	d102      	bne.n	4676 <__aeabi_d2uiz+0x3a>
    4670:	f04f 30ff 	mov.w	r0, #4294967295
    4674:	4770      	bx	lr
    4676:	f04f 0000 	mov.w	r0, #0
    467a:	4770      	bx	lr

0000467c <__aeabi_d2f>:
    467c:	ea4f 0241 	mov.w	r2, r1, lsl #1
    4680:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    4684:	bf24      	itt	cs
    4686:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    468a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    468e:	d90d      	bls.n	46ac <__aeabi_d2f+0x30>
    4690:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    4694:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    4698:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    469c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    46a0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    46a4:	bf08      	it	eq
    46a6:	f020 0001 	biceq.w	r0, r0, #1
    46aa:	4770      	bx	lr
    46ac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    46b0:	d121      	bne.n	46f6 <__aeabi_d2f+0x7a>
    46b2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    46b6:	bfbc      	itt	lt
    46b8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    46bc:	4770      	bxlt	lr
    46be:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    46c2:	ea4f 5252 	mov.w	r2, r2, lsr #21
    46c6:	f1c2 0218 	rsb	r2, r2, #24
    46ca:	f1c2 0c20 	rsb	ip, r2, #32
    46ce:	fa10 f30c 	lsls.w	r3, r0, ip
    46d2:	fa20 f002 	lsr.w	r0, r0, r2
    46d6:	bf18      	it	ne
    46d8:	f040 0001 	orrne.w	r0, r0, #1
    46dc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    46e0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    46e4:	fa03 fc0c 	lsl.w	ip, r3, ip
    46e8:	ea40 000c 	orr.w	r0, r0, ip
    46ec:	fa23 f302 	lsr.w	r3, r3, r2
    46f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    46f4:	e7cc      	b.n	4690 <__aeabi_d2f+0x14>
    46f6:	ea7f 5362 	mvns.w	r3, r2, asr #21
    46fa:	d107      	bne.n	470c <__aeabi_d2f+0x90>
    46fc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    4700:	bf1e      	ittt	ne
    4702:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    4706:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    470a:	4770      	bxne	lr
    470c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    4710:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    4714:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4718:	4770      	bx	lr
    471a:	bf00      	nop

0000471c <__aeabi_frsub>:
    471c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    4720:	e002      	b.n	4728 <__addsf3>
    4722:	bf00      	nop

00004724 <__aeabi_fsub>:
    4724:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00004728 <__addsf3>:
    4728:	0042      	lsls	r2, r0, #1
    472a:	bf1f      	itttt	ne
    472c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    4730:	ea92 0f03 	teqne	r2, r3
    4734:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    4738:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    473c:	d06a      	beq.n	4814 <__addsf3+0xec>
    473e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4742:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    4746:	bfc1      	itttt	gt
    4748:	18d2      	addgt	r2, r2, r3
    474a:	4041      	eorgt	r1, r0
    474c:	4048      	eorgt	r0, r1
    474e:	4041      	eorgt	r1, r0
    4750:	bfb8      	it	lt
    4752:	425b      	neglt	r3, r3
    4754:	2b19      	cmp	r3, #25
    4756:	bf88      	it	hi
    4758:	4770      	bxhi	lr
    475a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    475e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4762:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    4766:	bf18      	it	ne
    4768:	4240      	negne	r0, r0
    476a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    476e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    4772:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    4776:	bf18      	it	ne
    4778:	4249      	negne	r1, r1
    477a:	ea92 0f03 	teq	r2, r3
    477e:	d03f      	beq.n	4800 <__addsf3+0xd8>
    4780:	f1a2 0201 	sub.w	r2, r2, #1
    4784:	fa41 fc03 	asr.w	ip, r1, r3
    4788:	eb10 000c 	adds.w	r0, r0, ip
    478c:	f1c3 0320 	rsb	r3, r3, #32
    4790:	fa01 f103 	lsl.w	r1, r1, r3
    4794:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    4798:	d502      	bpl.n	47a0 <__addsf3+0x78>
    479a:	4249      	negs	r1, r1
    479c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    47a0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    47a4:	d313      	bcc.n	47ce <__addsf3+0xa6>
    47a6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    47aa:	d306      	bcc.n	47ba <__addsf3+0x92>
    47ac:	0840      	lsrs	r0, r0, #1
    47ae:	ea4f 0131 	mov.w	r1, r1, rrx
    47b2:	f102 0201 	add.w	r2, r2, #1
    47b6:	2afe      	cmp	r2, #254	; 0xfe
    47b8:	d251      	bcs.n	485e <__addsf3+0x136>
    47ba:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    47be:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    47c2:	bf08      	it	eq
    47c4:	f020 0001 	biceq.w	r0, r0, #1
    47c8:	ea40 0003 	orr.w	r0, r0, r3
    47cc:	4770      	bx	lr
    47ce:	0049      	lsls	r1, r1, #1
    47d0:	eb40 0000 	adc.w	r0, r0, r0
    47d4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    47d8:	f1a2 0201 	sub.w	r2, r2, #1
    47dc:	d1ed      	bne.n	47ba <__addsf3+0x92>
    47de:	fab0 fc80 	clz	ip, r0
    47e2:	f1ac 0c08 	sub.w	ip, ip, #8
    47e6:	ebb2 020c 	subs.w	r2, r2, ip
    47ea:	fa00 f00c 	lsl.w	r0, r0, ip
    47ee:	bfaa      	itet	ge
    47f0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    47f4:	4252      	neglt	r2, r2
    47f6:	4318      	orrge	r0, r3
    47f8:	bfbc      	itt	lt
    47fa:	40d0      	lsrlt	r0, r2
    47fc:	4318      	orrlt	r0, r3
    47fe:	4770      	bx	lr
    4800:	f092 0f00 	teq	r2, #0
    4804:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    4808:	bf06      	itte	eq
    480a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    480e:	3201      	addeq	r2, #1
    4810:	3b01      	subne	r3, #1
    4812:	e7b5      	b.n	4780 <__addsf3+0x58>
    4814:	ea4f 0341 	mov.w	r3, r1, lsl #1
    4818:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    481c:	bf18      	it	ne
    481e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    4822:	d021      	beq.n	4868 <__addsf3+0x140>
    4824:	ea92 0f03 	teq	r2, r3
    4828:	d004      	beq.n	4834 <__addsf3+0x10c>
    482a:	f092 0f00 	teq	r2, #0
    482e:	bf08      	it	eq
    4830:	4608      	moveq	r0, r1
    4832:	4770      	bx	lr
    4834:	ea90 0f01 	teq	r0, r1
    4838:	bf1c      	itt	ne
    483a:	2000      	movne	r0, #0
    483c:	4770      	bxne	lr
    483e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    4842:	d104      	bne.n	484e <__addsf3+0x126>
    4844:	0040      	lsls	r0, r0, #1
    4846:	bf28      	it	cs
    4848:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    484c:	4770      	bx	lr
    484e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    4852:	bf3c      	itt	cc
    4854:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    4858:	4770      	bxcc	lr
    485a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    485e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    4862:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4866:	4770      	bx	lr
    4868:	ea7f 6222 	mvns.w	r2, r2, asr #24
    486c:	bf16      	itet	ne
    486e:	4608      	movne	r0, r1
    4870:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    4874:	4601      	movne	r1, r0
    4876:	0242      	lsls	r2, r0, #9
    4878:	bf06      	itte	eq
    487a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    487e:	ea90 0f01 	teqeq	r0, r1
    4882:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    4886:	4770      	bx	lr

00004888 <__aeabi_ui2f>:
    4888:	f04f 0300 	mov.w	r3, #0
    488c:	e004      	b.n	4898 <__aeabi_i2f+0x8>
    488e:	bf00      	nop

00004890 <__aeabi_i2f>:
    4890:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    4894:	bf48      	it	mi
    4896:	4240      	negmi	r0, r0
    4898:	ea5f 0c00 	movs.w	ip, r0
    489c:	bf08      	it	eq
    489e:	4770      	bxeq	lr
    48a0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    48a4:	4601      	mov	r1, r0
    48a6:	f04f 0000 	mov.w	r0, #0
    48aa:	e01c      	b.n	48e6 <__aeabi_l2f+0x2a>

000048ac <__aeabi_ul2f>:
    48ac:	ea50 0201 	orrs.w	r2, r0, r1
    48b0:	bf08      	it	eq
    48b2:	4770      	bxeq	lr
    48b4:	f04f 0300 	mov.w	r3, #0
    48b8:	e00a      	b.n	48d0 <__aeabi_l2f+0x14>
    48ba:	bf00      	nop

000048bc <__aeabi_l2f>:
    48bc:	ea50 0201 	orrs.w	r2, r0, r1
    48c0:	bf08      	it	eq
    48c2:	4770      	bxeq	lr
    48c4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    48c8:	d502      	bpl.n	48d0 <__aeabi_l2f+0x14>
    48ca:	4240      	negs	r0, r0
    48cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    48d0:	ea5f 0c01 	movs.w	ip, r1
    48d4:	bf02      	ittt	eq
    48d6:	4684      	moveq	ip, r0
    48d8:	4601      	moveq	r1, r0
    48da:	2000      	moveq	r0, #0
    48dc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    48e0:	bf08      	it	eq
    48e2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    48e6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    48ea:	fabc f28c 	clz	r2, ip
    48ee:	3a08      	subs	r2, #8
    48f0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    48f4:	db10      	blt.n	4918 <__aeabi_l2f+0x5c>
    48f6:	fa01 fc02 	lsl.w	ip, r1, r2
    48fa:	4463      	add	r3, ip
    48fc:	fa00 fc02 	lsl.w	ip, r0, r2
    4900:	f1c2 0220 	rsb	r2, r2, #32
    4904:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    4908:	fa20 f202 	lsr.w	r2, r0, r2
    490c:	eb43 0002 	adc.w	r0, r3, r2
    4910:	bf08      	it	eq
    4912:	f020 0001 	biceq.w	r0, r0, #1
    4916:	4770      	bx	lr
    4918:	f102 0220 	add.w	r2, r2, #32
    491c:	fa01 fc02 	lsl.w	ip, r1, r2
    4920:	f1c2 0220 	rsb	r2, r2, #32
    4924:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    4928:	fa21 f202 	lsr.w	r2, r1, r2
    492c:	eb43 0002 	adc.w	r0, r3, r2
    4930:	bf08      	it	eq
    4932:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    4936:	4770      	bx	lr

00004938 <__aeabi_fmul>:
    4938:	f04f 0cff 	mov.w	ip, #255	; 0xff
    493c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    4940:	bf1e      	ittt	ne
    4942:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    4946:	ea92 0f0c 	teqne	r2, ip
    494a:	ea93 0f0c 	teqne	r3, ip
    494e:	d06f      	beq.n	4a30 <__aeabi_fmul+0xf8>
    4950:	441a      	add	r2, r3
    4952:	ea80 0c01 	eor.w	ip, r0, r1
    4956:	0240      	lsls	r0, r0, #9
    4958:	bf18      	it	ne
    495a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    495e:	d01e      	beq.n	499e <__aeabi_fmul+0x66>
    4960:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    4964:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    4968:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    496c:	fba0 3101 	umull	r3, r1, r0, r1
    4970:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    4974:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    4978:	bf3e      	ittt	cc
    497a:	0049      	lslcc	r1, r1, #1
    497c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    4980:	005b      	lslcc	r3, r3, #1
    4982:	ea40 0001 	orr.w	r0, r0, r1
    4986:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    498a:	2afd      	cmp	r2, #253	; 0xfd
    498c:	d81d      	bhi.n	49ca <__aeabi_fmul+0x92>
    498e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4992:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    4996:	bf08      	it	eq
    4998:	f020 0001 	biceq.w	r0, r0, #1
    499c:	4770      	bx	lr
    499e:	f090 0f00 	teq	r0, #0
    49a2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    49a6:	bf08      	it	eq
    49a8:	0249      	lsleq	r1, r1, #9
    49aa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    49ae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    49b2:	3a7f      	subs	r2, #127	; 0x7f
    49b4:	bfc2      	ittt	gt
    49b6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    49ba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    49be:	4770      	bxgt	lr
    49c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    49c4:	f04f 0300 	mov.w	r3, #0
    49c8:	3a01      	subs	r2, #1
    49ca:	dc5d      	bgt.n	4a88 <__aeabi_fmul+0x150>
    49cc:	f112 0f19 	cmn.w	r2, #25
    49d0:	bfdc      	itt	le
    49d2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    49d6:	4770      	bxle	lr
    49d8:	f1c2 0200 	rsb	r2, r2, #0
    49dc:	0041      	lsls	r1, r0, #1
    49de:	fa21 f102 	lsr.w	r1, r1, r2
    49e2:	f1c2 0220 	rsb	r2, r2, #32
    49e6:	fa00 fc02 	lsl.w	ip, r0, r2
    49ea:	ea5f 0031 	movs.w	r0, r1, rrx
    49ee:	f140 0000 	adc.w	r0, r0, #0
    49f2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    49f6:	bf08      	it	eq
    49f8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    49fc:	4770      	bx	lr
    49fe:	f092 0f00 	teq	r2, #0
    4a02:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    4a06:	bf02      	ittt	eq
    4a08:	0040      	lsleq	r0, r0, #1
    4a0a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    4a0e:	3a01      	subeq	r2, #1
    4a10:	d0f9      	beq.n	4a06 <__aeabi_fmul+0xce>
    4a12:	ea40 000c 	orr.w	r0, r0, ip
    4a16:	f093 0f00 	teq	r3, #0
    4a1a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    4a1e:	bf02      	ittt	eq
    4a20:	0049      	lsleq	r1, r1, #1
    4a22:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    4a26:	3b01      	subeq	r3, #1
    4a28:	d0f9      	beq.n	4a1e <__aeabi_fmul+0xe6>
    4a2a:	ea41 010c 	orr.w	r1, r1, ip
    4a2e:	e78f      	b.n	4950 <__aeabi_fmul+0x18>
    4a30:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    4a34:	ea92 0f0c 	teq	r2, ip
    4a38:	bf18      	it	ne
    4a3a:	ea93 0f0c 	teqne	r3, ip
    4a3e:	d00a      	beq.n	4a56 <__aeabi_fmul+0x11e>
    4a40:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    4a44:	bf18      	it	ne
    4a46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    4a4a:	d1d8      	bne.n	49fe <__aeabi_fmul+0xc6>
    4a4c:	ea80 0001 	eor.w	r0, r0, r1
    4a50:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    4a54:	4770      	bx	lr
    4a56:	f090 0f00 	teq	r0, #0
    4a5a:	bf17      	itett	ne
    4a5c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    4a60:	4608      	moveq	r0, r1
    4a62:	f091 0f00 	teqne	r1, #0
    4a66:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    4a6a:	d014      	beq.n	4a96 <__aeabi_fmul+0x15e>
    4a6c:	ea92 0f0c 	teq	r2, ip
    4a70:	d101      	bne.n	4a76 <__aeabi_fmul+0x13e>
    4a72:	0242      	lsls	r2, r0, #9
    4a74:	d10f      	bne.n	4a96 <__aeabi_fmul+0x15e>
    4a76:	ea93 0f0c 	teq	r3, ip
    4a7a:	d103      	bne.n	4a84 <__aeabi_fmul+0x14c>
    4a7c:	024b      	lsls	r3, r1, #9
    4a7e:	bf18      	it	ne
    4a80:	4608      	movne	r0, r1
    4a82:	d108      	bne.n	4a96 <__aeabi_fmul+0x15e>
    4a84:	ea80 0001 	eor.w	r0, r0, r1
    4a88:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    4a8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    4a90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4a94:	4770      	bx	lr
    4a96:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    4a9a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    4a9e:	4770      	bx	lr

00004aa0 <__aeabi_fdiv>:
    4aa0:	f04f 0cff 	mov.w	ip, #255	; 0xff
    4aa4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    4aa8:	bf1e      	ittt	ne
    4aaa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    4aae:	ea92 0f0c 	teqne	r2, ip
    4ab2:	ea93 0f0c 	teqne	r3, ip
    4ab6:	d069      	beq.n	4b8c <__aeabi_fdiv+0xec>
    4ab8:	eba2 0203 	sub.w	r2, r2, r3
    4abc:	ea80 0c01 	eor.w	ip, r0, r1
    4ac0:	0249      	lsls	r1, r1, #9
    4ac2:	ea4f 2040 	mov.w	r0, r0, lsl #9
    4ac6:	d037      	beq.n	4b38 <__aeabi_fdiv+0x98>
    4ac8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4acc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    4ad0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    4ad4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    4ad8:	428b      	cmp	r3, r1
    4ada:	bf38      	it	cc
    4adc:	005b      	lslcc	r3, r3, #1
    4ade:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    4ae2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    4ae6:	428b      	cmp	r3, r1
    4ae8:	bf24      	itt	cs
    4aea:	1a5b      	subcs	r3, r3, r1
    4aec:	ea40 000c 	orrcs.w	r0, r0, ip
    4af0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    4af4:	bf24      	itt	cs
    4af6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    4afa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    4afe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    4b02:	bf24      	itt	cs
    4b04:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    4b08:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    4b0c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    4b10:	bf24      	itt	cs
    4b12:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    4b16:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    4b1a:	011b      	lsls	r3, r3, #4
    4b1c:	bf18      	it	ne
    4b1e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    4b22:	d1e0      	bne.n	4ae6 <__aeabi_fdiv+0x46>
    4b24:	2afd      	cmp	r2, #253	; 0xfd
    4b26:	f63f af50 	bhi.w	49ca <__aeabi_fmul+0x92>
    4b2a:	428b      	cmp	r3, r1
    4b2c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    4b30:	bf08      	it	eq
    4b32:	f020 0001 	biceq.w	r0, r0, #1
    4b36:	4770      	bx	lr
    4b38:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    4b3c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    4b40:	327f      	adds	r2, #127	; 0x7f
    4b42:	bfc2      	ittt	gt
    4b44:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    4b48:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    4b4c:	4770      	bxgt	lr
    4b4e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4b52:	f04f 0300 	mov.w	r3, #0
    4b56:	3a01      	subs	r2, #1
    4b58:	e737      	b.n	49ca <__aeabi_fmul+0x92>
    4b5a:	f092 0f00 	teq	r2, #0
    4b5e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    4b62:	bf02      	ittt	eq
    4b64:	0040      	lsleq	r0, r0, #1
    4b66:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    4b6a:	3a01      	subeq	r2, #1
    4b6c:	d0f9      	beq.n	4b62 <__aeabi_fdiv+0xc2>
    4b6e:	ea40 000c 	orr.w	r0, r0, ip
    4b72:	f093 0f00 	teq	r3, #0
    4b76:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    4b7a:	bf02      	ittt	eq
    4b7c:	0049      	lsleq	r1, r1, #1
    4b7e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    4b82:	3b01      	subeq	r3, #1
    4b84:	d0f9      	beq.n	4b7a <__aeabi_fdiv+0xda>
    4b86:	ea41 010c 	orr.w	r1, r1, ip
    4b8a:	e795      	b.n	4ab8 <__aeabi_fdiv+0x18>
    4b8c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    4b90:	ea92 0f0c 	teq	r2, ip
    4b94:	d108      	bne.n	4ba8 <__aeabi_fdiv+0x108>
    4b96:	0242      	lsls	r2, r0, #9
    4b98:	f47f af7d 	bne.w	4a96 <__aeabi_fmul+0x15e>
    4b9c:	ea93 0f0c 	teq	r3, ip
    4ba0:	f47f af70 	bne.w	4a84 <__aeabi_fmul+0x14c>
    4ba4:	4608      	mov	r0, r1
    4ba6:	e776      	b.n	4a96 <__aeabi_fmul+0x15e>
    4ba8:	ea93 0f0c 	teq	r3, ip
    4bac:	d104      	bne.n	4bb8 <__aeabi_fdiv+0x118>
    4bae:	024b      	lsls	r3, r1, #9
    4bb0:	f43f af4c 	beq.w	4a4c <__aeabi_fmul+0x114>
    4bb4:	4608      	mov	r0, r1
    4bb6:	e76e      	b.n	4a96 <__aeabi_fmul+0x15e>
    4bb8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    4bbc:	bf18      	it	ne
    4bbe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    4bc2:	d1ca      	bne.n	4b5a <__aeabi_fdiv+0xba>
    4bc4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    4bc8:	f47f af5c 	bne.w	4a84 <__aeabi_fmul+0x14c>
    4bcc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    4bd0:	f47f af3c 	bne.w	4a4c <__aeabi_fmul+0x114>
    4bd4:	e75f      	b.n	4a96 <__aeabi_fmul+0x15e>
    4bd6:	bf00      	nop

00004bd8 <__aeabi_f2uiz>:
    4bd8:	0042      	lsls	r2, r0, #1
    4bda:	d20e      	bcs.n	4bfa <__aeabi_f2uiz+0x22>
    4bdc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    4be0:	d30b      	bcc.n	4bfa <__aeabi_f2uiz+0x22>
    4be2:	f04f 039e 	mov.w	r3, #158	; 0x9e
    4be6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    4bea:	d409      	bmi.n	4c00 <__aeabi_f2uiz+0x28>
    4bec:	ea4f 2300 	mov.w	r3, r0, lsl #8
    4bf0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    4bf4:	fa23 f002 	lsr.w	r0, r3, r2
    4bf8:	4770      	bx	lr
    4bfa:	f04f 0000 	mov.w	r0, #0
    4bfe:	4770      	bx	lr
    4c00:	f112 0f61 	cmn.w	r2, #97	; 0x61
    4c04:	d101      	bne.n	4c0a <__aeabi_f2uiz+0x32>
    4c06:	0242      	lsls	r2, r0, #9
    4c08:	d102      	bne.n	4c10 <__aeabi_f2uiz+0x38>
    4c0a:	f04f 30ff 	mov.w	r0, #4294967295
    4c0e:	4770      	bx	lr
    4c10:	f04f 0000 	mov.w	r0, #0
    4c14:	4770      	bx	lr
    4c16:	bf00      	nop

00004c18 <__libc_init_array>:
    4c18:	b570      	push	{r4, r5, r6, lr}
    4c1a:	f24c 46f0 	movw	r6, #50416	; 0xc4f0
    4c1e:	f24c 45f0 	movw	r5, #50416	; 0xc4f0
    4c22:	f2c0 0600 	movt	r6, #0
    4c26:	f2c0 0500 	movt	r5, #0
    4c2a:	1b76      	subs	r6, r6, r5
    4c2c:	10b6      	asrs	r6, r6, #2
    4c2e:	d006      	beq.n	4c3e <__libc_init_array+0x26>
    4c30:	2400      	movs	r4, #0
    4c32:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    4c36:	3401      	adds	r4, #1
    4c38:	4798      	blx	r3
    4c3a:	42a6      	cmp	r6, r4
    4c3c:	d8f9      	bhi.n	4c32 <__libc_init_array+0x1a>
    4c3e:	f24c 45f0 	movw	r5, #50416	; 0xc4f0
    4c42:	f24c 46f4 	movw	r6, #50420	; 0xc4f4
    4c46:	f2c0 0500 	movt	r5, #0
    4c4a:	f2c0 0600 	movt	r6, #0
    4c4e:	1b76      	subs	r6, r6, r5
    4c50:	f007 fc42 	bl	c4d8 <_init>
    4c54:	10b6      	asrs	r6, r6, #2
    4c56:	d006      	beq.n	4c66 <__libc_init_array+0x4e>
    4c58:	2400      	movs	r4, #0
    4c5a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    4c5e:	3401      	adds	r4, #1
    4c60:	4798      	blx	r3
    4c62:	42a6      	cmp	r6, r4
    4c64:	d8f9      	bhi.n	4c5a <__libc_init_array+0x42>
    4c66:	bd70      	pop	{r4, r5, r6, pc}

00004c68 <free>:
    4c68:	f64d 5374 	movw	r3, #56692	; 0xdd74
    4c6c:	4601      	mov	r1, r0
    4c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c72:	6818      	ldr	r0, [r3, #0]
    4c74:	f004 bedc 	b.w	9a30 <_free_r>

00004c78 <malloc>:
    4c78:	f64d 5374 	movw	r3, #56692	; 0xdd74
    4c7c:	4601      	mov	r1, r0
    4c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c82:	6818      	ldr	r0, [r3, #0]
    4c84:	f000 b800 	b.w	4c88 <_malloc_r>

00004c88 <_malloc_r>:
    4c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4c8c:	f101 040b 	add.w	r4, r1, #11
    4c90:	2c16      	cmp	r4, #22
    4c92:	b083      	sub	sp, #12
    4c94:	4606      	mov	r6, r0
    4c96:	d82f      	bhi.n	4cf8 <_malloc_r+0x70>
    4c98:	2300      	movs	r3, #0
    4c9a:	2410      	movs	r4, #16
    4c9c:	428c      	cmp	r4, r1
    4c9e:	bf2c      	ite	cs
    4ca0:	4619      	movcs	r1, r3
    4ca2:	f043 0101 	orrcc.w	r1, r3, #1
    4ca6:	2900      	cmp	r1, #0
    4ca8:	d130      	bne.n	4d0c <_malloc_r+0x84>
    4caa:	4630      	mov	r0, r6
    4cac:	f000 fbf0 	bl	5490 <__malloc_lock>
    4cb0:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    4cb4:	d22e      	bcs.n	4d14 <_malloc_r+0x8c>
    4cb6:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    4cba:	f64d 6568 	movw	r5, #56936	; 0xde68
    4cbe:	f2c2 0500 	movt	r5, #8192	; 0x2000
    4cc2:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    4cc6:	68d3      	ldr	r3, [r2, #12]
    4cc8:	4293      	cmp	r3, r2
    4cca:	f000 8206 	beq.w	50da <_malloc_r+0x452>
    4cce:	685a      	ldr	r2, [r3, #4]
    4cd0:	f103 0508 	add.w	r5, r3, #8
    4cd4:	68d9      	ldr	r1, [r3, #12]
    4cd6:	4630      	mov	r0, r6
    4cd8:	f022 0c03 	bic.w	ip, r2, #3
    4cdc:	689a      	ldr	r2, [r3, #8]
    4cde:	4463      	add	r3, ip
    4ce0:	685c      	ldr	r4, [r3, #4]
    4ce2:	608a      	str	r2, [r1, #8]
    4ce4:	f044 0401 	orr.w	r4, r4, #1
    4ce8:	60d1      	str	r1, [r2, #12]
    4cea:	605c      	str	r4, [r3, #4]
    4cec:	f000 fbd2 	bl	5494 <__malloc_unlock>
    4cf0:	4628      	mov	r0, r5
    4cf2:	b003      	add	sp, #12
    4cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4cf8:	f024 0407 	bic.w	r4, r4, #7
    4cfc:	0fe3      	lsrs	r3, r4, #31
    4cfe:	428c      	cmp	r4, r1
    4d00:	bf2c      	ite	cs
    4d02:	4619      	movcs	r1, r3
    4d04:	f043 0101 	orrcc.w	r1, r3, #1
    4d08:	2900      	cmp	r1, #0
    4d0a:	d0ce      	beq.n	4caa <_malloc_r+0x22>
    4d0c:	230c      	movs	r3, #12
    4d0e:	2500      	movs	r5, #0
    4d10:	6033      	str	r3, [r6, #0]
    4d12:	e7ed      	b.n	4cf0 <_malloc_r+0x68>
    4d14:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    4d18:	bf04      	itt	eq
    4d1a:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    4d1e:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    4d22:	f040 8090 	bne.w	4e46 <_malloc_r+0x1be>
    4d26:	f64d 6568 	movw	r5, #56936	; 0xde68
    4d2a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    4d2e:	1828      	adds	r0, r5, r0
    4d30:	68c3      	ldr	r3, [r0, #12]
    4d32:	4298      	cmp	r0, r3
    4d34:	d106      	bne.n	4d44 <_malloc_r+0xbc>
    4d36:	e00d      	b.n	4d54 <_malloc_r+0xcc>
    4d38:	2a00      	cmp	r2, #0
    4d3a:	f280 816f 	bge.w	501c <_malloc_r+0x394>
    4d3e:	68db      	ldr	r3, [r3, #12]
    4d40:	4298      	cmp	r0, r3
    4d42:	d007      	beq.n	4d54 <_malloc_r+0xcc>
    4d44:	6859      	ldr	r1, [r3, #4]
    4d46:	f021 0103 	bic.w	r1, r1, #3
    4d4a:	1b0a      	subs	r2, r1, r4
    4d4c:	2a0f      	cmp	r2, #15
    4d4e:	ddf3      	ble.n	4d38 <_malloc_r+0xb0>
    4d50:	f10e 3eff 	add.w	lr, lr, #4294967295
    4d54:	f10e 0e01 	add.w	lr, lr, #1
    4d58:	f64d 6768 	movw	r7, #56936	; 0xde68
    4d5c:	f2c2 0700 	movt	r7, #8192	; 0x2000
    4d60:	f107 0108 	add.w	r1, r7, #8
    4d64:	688b      	ldr	r3, [r1, #8]
    4d66:	4299      	cmp	r1, r3
    4d68:	bf08      	it	eq
    4d6a:	687a      	ldreq	r2, [r7, #4]
    4d6c:	d026      	beq.n	4dbc <_malloc_r+0x134>
    4d6e:	685a      	ldr	r2, [r3, #4]
    4d70:	f022 0c03 	bic.w	ip, r2, #3
    4d74:	ebc4 020c 	rsb	r2, r4, ip
    4d78:	2a0f      	cmp	r2, #15
    4d7a:	f300 8194 	bgt.w	50a6 <_malloc_r+0x41e>
    4d7e:	2a00      	cmp	r2, #0
    4d80:	60c9      	str	r1, [r1, #12]
    4d82:	6089      	str	r1, [r1, #8]
    4d84:	f280 8099 	bge.w	4eba <_malloc_r+0x232>
    4d88:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    4d8c:	f080 8165 	bcs.w	505a <_malloc_r+0x3d2>
    4d90:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    4d94:	f04f 0a01 	mov.w	sl, #1
    4d98:	687a      	ldr	r2, [r7, #4]
    4d9a:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    4d9e:	ea4f 0cac 	mov.w	ip, ip, asr #2
    4da2:	fa0a fc0c 	lsl.w	ip, sl, ip
    4da6:	60d8      	str	r0, [r3, #12]
    4da8:	f8d0 8008 	ldr.w	r8, [r0, #8]
    4dac:	ea4c 0202 	orr.w	r2, ip, r2
    4db0:	607a      	str	r2, [r7, #4]
    4db2:	f8c3 8008 	str.w	r8, [r3, #8]
    4db6:	f8c8 300c 	str.w	r3, [r8, #12]
    4dba:	6083      	str	r3, [r0, #8]
    4dbc:	f04f 0c01 	mov.w	ip, #1
    4dc0:	ea4f 03ae 	mov.w	r3, lr, asr #2
    4dc4:	fa0c fc03 	lsl.w	ip, ip, r3
    4dc8:	4594      	cmp	ip, r2
    4dca:	f200 8082 	bhi.w	4ed2 <_malloc_r+0x24a>
    4dce:	ea12 0f0c 	tst.w	r2, ip
    4dd2:	d108      	bne.n	4de6 <_malloc_r+0x15e>
    4dd4:	f02e 0e03 	bic.w	lr, lr, #3
    4dd8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4ddc:	f10e 0e04 	add.w	lr, lr, #4
    4de0:	ea12 0f0c 	tst.w	r2, ip
    4de4:	d0f8      	beq.n	4dd8 <_malloc_r+0x150>
    4de6:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    4dea:	46f2      	mov	sl, lr
    4dec:	46c8      	mov	r8, r9
    4dee:	f8d8 300c 	ldr.w	r3, [r8, #12]
    4df2:	4598      	cmp	r8, r3
    4df4:	d107      	bne.n	4e06 <_malloc_r+0x17e>
    4df6:	e168      	b.n	50ca <_malloc_r+0x442>
    4df8:	2a00      	cmp	r2, #0
    4dfa:	f280 8178 	bge.w	50ee <_malloc_r+0x466>
    4dfe:	68db      	ldr	r3, [r3, #12]
    4e00:	4598      	cmp	r8, r3
    4e02:	f000 8162 	beq.w	50ca <_malloc_r+0x442>
    4e06:	6858      	ldr	r0, [r3, #4]
    4e08:	f020 0003 	bic.w	r0, r0, #3
    4e0c:	1b02      	subs	r2, r0, r4
    4e0e:	2a0f      	cmp	r2, #15
    4e10:	ddf2      	ble.n	4df8 <_malloc_r+0x170>
    4e12:	461d      	mov	r5, r3
    4e14:	191f      	adds	r7, r3, r4
    4e16:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    4e1a:	f044 0e01 	orr.w	lr, r4, #1
    4e1e:	f855 4f08 	ldr.w	r4, [r5, #8]!
    4e22:	4630      	mov	r0, r6
    4e24:	50ba      	str	r2, [r7, r2]
    4e26:	f042 0201 	orr.w	r2, r2, #1
    4e2a:	f8c3 e004 	str.w	lr, [r3, #4]
    4e2e:	f8cc 4008 	str.w	r4, [ip, #8]
    4e32:	f8c4 c00c 	str.w	ip, [r4, #12]
    4e36:	608f      	str	r7, [r1, #8]
    4e38:	60cf      	str	r7, [r1, #12]
    4e3a:	607a      	str	r2, [r7, #4]
    4e3c:	60b9      	str	r1, [r7, #8]
    4e3e:	60f9      	str	r1, [r7, #12]
    4e40:	f000 fb28 	bl	5494 <__malloc_unlock>
    4e44:	e754      	b.n	4cf0 <_malloc_r+0x68>
    4e46:	f1be 0f04 	cmp.w	lr, #4
    4e4a:	bf9e      	ittt	ls
    4e4c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    4e50:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    4e54:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4e58:	f67f af65 	bls.w	4d26 <_malloc_r+0x9e>
    4e5c:	f1be 0f14 	cmp.w	lr, #20
    4e60:	bf9c      	itt	ls
    4e62:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    4e66:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4e6a:	f67f af5c 	bls.w	4d26 <_malloc_r+0x9e>
    4e6e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    4e72:	bf9e      	ittt	ls
    4e74:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    4e78:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    4e7c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4e80:	f67f af51 	bls.w	4d26 <_malloc_r+0x9e>
    4e84:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    4e88:	bf9e      	ittt	ls
    4e8a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    4e8e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    4e92:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4e96:	f67f af46 	bls.w	4d26 <_malloc_r+0x9e>
    4e9a:	f240 5354 	movw	r3, #1364	; 0x554
    4e9e:	459e      	cmp	lr, r3
    4ea0:	bf95      	itete	ls
    4ea2:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    4ea6:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    4eaa:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    4eae:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    4eb2:	bf98      	it	ls
    4eb4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4eb8:	e735      	b.n	4d26 <_malloc_r+0x9e>
    4eba:	eb03 020c 	add.w	r2, r3, ip
    4ebe:	f103 0508 	add.w	r5, r3, #8
    4ec2:	4630      	mov	r0, r6
    4ec4:	6853      	ldr	r3, [r2, #4]
    4ec6:	f043 0301 	orr.w	r3, r3, #1
    4eca:	6053      	str	r3, [r2, #4]
    4ecc:	f000 fae2 	bl	5494 <__malloc_unlock>
    4ed0:	e70e      	b.n	4cf0 <_malloc_r+0x68>
    4ed2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4ed6:	f8d8 3004 	ldr.w	r3, [r8, #4]
    4eda:	f023 0903 	bic.w	r9, r3, #3
    4ede:	ebc4 0209 	rsb	r2, r4, r9
    4ee2:	454c      	cmp	r4, r9
    4ee4:	bf94      	ite	ls
    4ee6:	2300      	movls	r3, #0
    4ee8:	2301      	movhi	r3, #1
    4eea:	2a0f      	cmp	r2, #15
    4eec:	bfd8      	it	le
    4eee:	f043 0301 	orrle.w	r3, r3, #1
    4ef2:	2b00      	cmp	r3, #0
    4ef4:	f000 80a1 	beq.w	503a <_malloc_r+0x3b2>
    4ef8:	f24e 3b34 	movw	fp, #58164	; 0xe334
    4efc:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    4f00:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    4f04:	f8db 3000 	ldr.w	r3, [fp]
    4f08:	3310      	adds	r3, #16
    4f0a:	191b      	adds	r3, r3, r4
    4f0c:	f1b2 3fff 	cmp.w	r2, #4294967295
    4f10:	d006      	beq.n	4f20 <_malloc_r+0x298>
    4f12:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    4f16:	331f      	adds	r3, #31
    4f18:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    4f1c:	f023 031f 	bic.w	r3, r3, #31
    4f20:	4619      	mov	r1, r3
    4f22:	4630      	mov	r0, r6
    4f24:	9301      	str	r3, [sp, #4]
    4f26:	f000 fb2d 	bl	5584 <_sbrk_r>
    4f2a:	9b01      	ldr	r3, [sp, #4]
    4f2c:	f1b0 3fff 	cmp.w	r0, #4294967295
    4f30:	4682      	mov	sl, r0
    4f32:	f000 80f4 	beq.w	511e <_malloc_r+0x496>
    4f36:	eb08 0109 	add.w	r1, r8, r9
    4f3a:	4281      	cmp	r1, r0
    4f3c:	f200 80ec 	bhi.w	5118 <_malloc_r+0x490>
    4f40:	f8db 2004 	ldr.w	r2, [fp, #4]
    4f44:	189a      	adds	r2, r3, r2
    4f46:	4551      	cmp	r1, sl
    4f48:	f8cb 2004 	str.w	r2, [fp, #4]
    4f4c:	f000 8145 	beq.w	51da <_malloc_r+0x552>
    4f50:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    4f54:	f64d 6068 	movw	r0, #56936	; 0xde68
    4f58:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4f5c:	f1b5 3fff 	cmp.w	r5, #4294967295
    4f60:	bf08      	it	eq
    4f62:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    4f66:	d003      	beq.n	4f70 <_malloc_r+0x2e8>
    4f68:	4452      	add	r2, sl
    4f6a:	1a51      	subs	r1, r2, r1
    4f6c:	f8cb 1004 	str.w	r1, [fp, #4]
    4f70:	f01a 0507 	ands.w	r5, sl, #7
    4f74:	4630      	mov	r0, r6
    4f76:	bf17      	itett	ne
    4f78:	f1c5 0508 	rsbne	r5, r5, #8
    4f7c:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    4f80:	44aa      	addne	sl, r5
    4f82:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    4f86:	4453      	add	r3, sl
    4f88:	051b      	lsls	r3, r3, #20
    4f8a:	0d1b      	lsrs	r3, r3, #20
    4f8c:	1aed      	subs	r5, r5, r3
    4f8e:	4629      	mov	r1, r5
    4f90:	f000 faf8 	bl	5584 <_sbrk_r>
    4f94:	f1b0 3fff 	cmp.w	r0, #4294967295
    4f98:	f000 812c 	beq.w	51f4 <_malloc_r+0x56c>
    4f9c:	ebca 0100 	rsb	r1, sl, r0
    4fa0:	1949      	adds	r1, r1, r5
    4fa2:	f041 0101 	orr.w	r1, r1, #1
    4fa6:	f8db 2004 	ldr.w	r2, [fp, #4]
    4faa:	f24e 3334 	movw	r3, #58164	; 0xe334
    4fae:	f8c7 a008 	str.w	sl, [r7, #8]
    4fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fb6:	18aa      	adds	r2, r5, r2
    4fb8:	45b8      	cmp	r8, r7
    4fba:	f8cb 2004 	str.w	r2, [fp, #4]
    4fbe:	f8ca 1004 	str.w	r1, [sl, #4]
    4fc2:	d017      	beq.n	4ff4 <_malloc_r+0x36c>
    4fc4:	f1b9 0f0f 	cmp.w	r9, #15
    4fc8:	f240 80df 	bls.w	518a <_malloc_r+0x502>
    4fcc:	f1a9 010c 	sub.w	r1, r9, #12
    4fd0:	2505      	movs	r5, #5
    4fd2:	f021 0107 	bic.w	r1, r1, #7
    4fd6:	eb08 0001 	add.w	r0, r8, r1
    4fda:	290f      	cmp	r1, #15
    4fdc:	6085      	str	r5, [r0, #8]
    4fde:	6045      	str	r5, [r0, #4]
    4fe0:	f8d8 0004 	ldr.w	r0, [r8, #4]
    4fe4:	f000 0001 	and.w	r0, r0, #1
    4fe8:	ea41 0000 	orr.w	r0, r1, r0
    4fec:	f8c8 0004 	str.w	r0, [r8, #4]
    4ff0:	f200 80ac 	bhi.w	514c <_malloc_r+0x4c4>
    4ff4:	46d0      	mov	r8, sl
    4ff6:	f24e 3334 	movw	r3, #58164	; 0xe334
    4ffa:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    4ffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5002:	428a      	cmp	r2, r1
    5004:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    5008:	bf88      	it	hi
    500a:	62da      	strhi	r2, [r3, #44]	; 0x2c
    500c:	f24e 3334 	movw	r3, #58164	; 0xe334
    5010:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5014:	428a      	cmp	r2, r1
    5016:	bf88      	it	hi
    5018:	631a      	strhi	r2, [r3, #48]	; 0x30
    501a:	e082      	b.n	5122 <_malloc_r+0x49a>
    501c:	185c      	adds	r4, r3, r1
    501e:	689a      	ldr	r2, [r3, #8]
    5020:	68d9      	ldr	r1, [r3, #12]
    5022:	4630      	mov	r0, r6
    5024:	6866      	ldr	r6, [r4, #4]
    5026:	f103 0508 	add.w	r5, r3, #8
    502a:	608a      	str	r2, [r1, #8]
    502c:	f046 0301 	orr.w	r3, r6, #1
    5030:	60d1      	str	r1, [r2, #12]
    5032:	6063      	str	r3, [r4, #4]
    5034:	f000 fa2e 	bl	5494 <__malloc_unlock>
    5038:	e65a      	b.n	4cf0 <_malloc_r+0x68>
    503a:	eb08 0304 	add.w	r3, r8, r4
    503e:	f042 0201 	orr.w	r2, r2, #1
    5042:	f044 0401 	orr.w	r4, r4, #1
    5046:	4630      	mov	r0, r6
    5048:	f8c8 4004 	str.w	r4, [r8, #4]
    504c:	f108 0508 	add.w	r5, r8, #8
    5050:	605a      	str	r2, [r3, #4]
    5052:	60bb      	str	r3, [r7, #8]
    5054:	f000 fa1e 	bl	5494 <__malloc_unlock>
    5058:	e64a      	b.n	4cf0 <_malloc_r+0x68>
    505a:	ea4f 225c 	mov.w	r2, ip, lsr #9
    505e:	2a04      	cmp	r2, #4
    5060:	d954      	bls.n	510c <_malloc_r+0x484>
    5062:	2a14      	cmp	r2, #20
    5064:	f200 8089 	bhi.w	517a <_malloc_r+0x4f2>
    5068:	325b      	adds	r2, #91	; 0x5b
    506a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    506e:	44a8      	add	r8, r5
    5070:	f64d 6768 	movw	r7, #56936	; 0xde68
    5074:	f2c2 0700 	movt	r7, #8192	; 0x2000
    5078:	f8d8 0008 	ldr.w	r0, [r8, #8]
    507c:	4540      	cmp	r0, r8
    507e:	d103      	bne.n	5088 <_malloc_r+0x400>
    5080:	e06f      	b.n	5162 <_malloc_r+0x4da>
    5082:	6880      	ldr	r0, [r0, #8]
    5084:	4580      	cmp	r8, r0
    5086:	d004      	beq.n	5092 <_malloc_r+0x40a>
    5088:	6842      	ldr	r2, [r0, #4]
    508a:	f022 0203 	bic.w	r2, r2, #3
    508e:	4594      	cmp	ip, r2
    5090:	d3f7      	bcc.n	5082 <_malloc_r+0x3fa>
    5092:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    5096:	f8c3 c00c 	str.w	ip, [r3, #12]
    509a:	6098      	str	r0, [r3, #8]
    509c:	687a      	ldr	r2, [r7, #4]
    509e:	60c3      	str	r3, [r0, #12]
    50a0:	f8cc 3008 	str.w	r3, [ip, #8]
    50a4:	e68a      	b.n	4dbc <_malloc_r+0x134>
    50a6:	191f      	adds	r7, r3, r4
    50a8:	4630      	mov	r0, r6
    50aa:	f044 0401 	orr.w	r4, r4, #1
    50ae:	60cf      	str	r7, [r1, #12]
    50b0:	605c      	str	r4, [r3, #4]
    50b2:	f103 0508 	add.w	r5, r3, #8
    50b6:	50ba      	str	r2, [r7, r2]
    50b8:	f042 0201 	orr.w	r2, r2, #1
    50bc:	608f      	str	r7, [r1, #8]
    50be:	607a      	str	r2, [r7, #4]
    50c0:	60b9      	str	r1, [r7, #8]
    50c2:	60f9      	str	r1, [r7, #12]
    50c4:	f000 f9e6 	bl	5494 <__malloc_unlock>
    50c8:	e612      	b.n	4cf0 <_malloc_r+0x68>
    50ca:	f10a 0a01 	add.w	sl, sl, #1
    50ce:	f01a 0f03 	tst.w	sl, #3
    50d2:	d05f      	beq.n	5194 <_malloc_r+0x50c>
    50d4:	f103 0808 	add.w	r8, r3, #8
    50d8:	e689      	b.n	4dee <_malloc_r+0x166>
    50da:	f103 0208 	add.w	r2, r3, #8
    50de:	68d3      	ldr	r3, [r2, #12]
    50e0:	429a      	cmp	r2, r3
    50e2:	bf08      	it	eq
    50e4:	f10e 0e02 	addeq.w	lr, lr, #2
    50e8:	f43f ae36 	beq.w	4d58 <_malloc_r+0xd0>
    50ec:	e5ef      	b.n	4cce <_malloc_r+0x46>
    50ee:	461d      	mov	r5, r3
    50f0:	1819      	adds	r1, r3, r0
    50f2:	68da      	ldr	r2, [r3, #12]
    50f4:	4630      	mov	r0, r6
    50f6:	f855 3f08 	ldr.w	r3, [r5, #8]!
    50fa:	684c      	ldr	r4, [r1, #4]
    50fc:	6093      	str	r3, [r2, #8]
    50fe:	f044 0401 	orr.w	r4, r4, #1
    5102:	60da      	str	r2, [r3, #12]
    5104:	604c      	str	r4, [r1, #4]
    5106:	f000 f9c5 	bl	5494 <__malloc_unlock>
    510a:	e5f1      	b.n	4cf0 <_malloc_r+0x68>
    510c:	ea4f 129c 	mov.w	r2, ip, lsr #6
    5110:	3238      	adds	r2, #56	; 0x38
    5112:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5116:	e7aa      	b.n	506e <_malloc_r+0x3e6>
    5118:	45b8      	cmp	r8, r7
    511a:	f43f af11 	beq.w	4f40 <_malloc_r+0x2b8>
    511e:	f8d7 8008 	ldr.w	r8, [r7, #8]
    5122:	f8d8 2004 	ldr.w	r2, [r8, #4]
    5126:	f022 0203 	bic.w	r2, r2, #3
    512a:	4294      	cmp	r4, r2
    512c:	bf94      	ite	ls
    512e:	2300      	movls	r3, #0
    5130:	2301      	movhi	r3, #1
    5132:	1b12      	subs	r2, r2, r4
    5134:	2a0f      	cmp	r2, #15
    5136:	bfd8      	it	le
    5138:	f043 0301 	orrle.w	r3, r3, #1
    513c:	2b00      	cmp	r3, #0
    513e:	f43f af7c 	beq.w	503a <_malloc_r+0x3b2>
    5142:	4630      	mov	r0, r6
    5144:	2500      	movs	r5, #0
    5146:	f000 f9a5 	bl	5494 <__malloc_unlock>
    514a:	e5d1      	b.n	4cf0 <_malloc_r+0x68>
    514c:	f108 0108 	add.w	r1, r8, #8
    5150:	4630      	mov	r0, r6
    5152:	9301      	str	r3, [sp, #4]
    5154:	f004 fc6c 	bl	9a30 <_free_r>
    5158:	9b01      	ldr	r3, [sp, #4]
    515a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    515e:	685a      	ldr	r2, [r3, #4]
    5160:	e749      	b.n	4ff6 <_malloc_r+0x36e>
    5162:	f04f 0a01 	mov.w	sl, #1
    5166:	f8d7 8004 	ldr.w	r8, [r7, #4]
    516a:	1092      	asrs	r2, r2, #2
    516c:	4684      	mov	ip, r0
    516e:	fa0a f202 	lsl.w	r2, sl, r2
    5172:	ea48 0202 	orr.w	r2, r8, r2
    5176:	607a      	str	r2, [r7, #4]
    5178:	e78d      	b.n	5096 <_malloc_r+0x40e>
    517a:	2a54      	cmp	r2, #84	; 0x54
    517c:	d824      	bhi.n	51c8 <_malloc_r+0x540>
    517e:	ea4f 321c 	mov.w	r2, ip, lsr #12
    5182:	326e      	adds	r2, #110	; 0x6e
    5184:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5188:	e771      	b.n	506e <_malloc_r+0x3e6>
    518a:	2301      	movs	r3, #1
    518c:	46d0      	mov	r8, sl
    518e:	f8ca 3004 	str.w	r3, [sl, #4]
    5192:	e7c6      	b.n	5122 <_malloc_r+0x49a>
    5194:	464a      	mov	r2, r9
    5196:	f01e 0f03 	tst.w	lr, #3
    519a:	4613      	mov	r3, r2
    519c:	f10e 3eff 	add.w	lr, lr, #4294967295
    51a0:	d033      	beq.n	520a <_malloc_r+0x582>
    51a2:	f853 2908 	ldr.w	r2, [r3], #-8
    51a6:	429a      	cmp	r2, r3
    51a8:	d0f5      	beq.n	5196 <_malloc_r+0x50e>
    51aa:	687b      	ldr	r3, [r7, #4]
    51ac:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    51b0:	459c      	cmp	ip, r3
    51b2:	f63f ae8e 	bhi.w	4ed2 <_malloc_r+0x24a>
    51b6:	f1bc 0f00 	cmp.w	ip, #0
    51ba:	f43f ae8a 	beq.w	4ed2 <_malloc_r+0x24a>
    51be:	ea1c 0f03 	tst.w	ip, r3
    51c2:	d027      	beq.n	5214 <_malloc_r+0x58c>
    51c4:	46d6      	mov	lr, sl
    51c6:	e60e      	b.n	4de6 <_malloc_r+0x15e>
    51c8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    51cc:	d815      	bhi.n	51fa <_malloc_r+0x572>
    51ce:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    51d2:	3277      	adds	r2, #119	; 0x77
    51d4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    51d8:	e749      	b.n	506e <_malloc_r+0x3e6>
    51da:	0508      	lsls	r0, r1, #20
    51dc:	0d00      	lsrs	r0, r0, #20
    51de:	2800      	cmp	r0, #0
    51e0:	f47f aeb6 	bne.w	4f50 <_malloc_r+0x2c8>
    51e4:	f8d7 8008 	ldr.w	r8, [r7, #8]
    51e8:	444b      	add	r3, r9
    51ea:	f043 0301 	orr.w	r3, r3, #1
    51ee:	f8c8 3004 	str.w	r3, [r8, #4]
    51f2:	e700      	b.n	4ff6 <_malloc_r+0x36e>
    51f4:	2101      	movs	r1, #1
    51f6:	2500      	movs	r5, #0
    51f8:	e6d5      	b.n	4fa6 <_malloc_r+0x31e>
    51fa:	f240 5054 	movw	r0, #1364	; 0x554
    51fe:	4282      	cmp	r2, r0
    5200:	d90d      	bls.n	521e <_malloc_r+0x596>
    5202:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    5206:	227e      	movs	r2, #126	; 0x7e
    5208:	e731      	b.n	506e <_malloc_r+0x3e6>
    520a:	687b      	ldr	r3, [r7, #4]
    520c:	ea23 030c 	bic.w	r3, r3, ip
    5210:	607b      	str	r3, [r7, #4]
    5212:	e7cb      	b.n	51ac <_malloc_r+0x524>
    5214:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    5218:	f10a 0a04 	add.w	sl, sl, #4
    521c:	e7cf      	b.n	51be <_malloc_r+0x536>
    521e:	ea4f 429c 	mov.w	r2, ip, lsr #18
    5222:	327c      	adds	r2, #124	; 0x7c
    5224:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5228:	e721      	b.n	506e <_malloc_r+0x3e6>
    522a:	bf00      	nop

0000522c <memcpy>:
    522c:	2a03      	cmp	r2, #3
    522e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    5232:	d80b      	bhi.n	524c <memcpy+0x20>
    5234:	b13a      	cbz	r2, 5246 <memcpy+0x1a>
    5236:	2300      	movs	r3, #0
    5238:	f811 c003 	ldrb.w	ip, [r1, r3]
    523c:	f800 c003 	strb.w	ip, [r0, r3]
    5240:	3301      	adds	r3, #1
    5242:	4293      	cmp	r3, r2
    5244:	d1f8      	bne.n	5238 <memcpy+0xc>
    5246:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    524a:	4770      	bx	lr
    524c:	1882      	adds	r2, r0, r2
    524e:	460c      	mov	r4, r1
    5250:	4603      	mov	r3, r0
    5252:	e003      	b.n	525c <memcpy+0x30>
    5254:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    5258:	f803 1c01 	strb.w	r1, [r3, #-1]
    525c:	f003 0603 	and.w	r6, r3, #3
    5260:	4619      	mov	r1, r3
    5262:	46a4      	mov	ip, r4
    5264:	3301      	adds	r3, #1
    5266:	3401      	adds	r4, #1
    5268:	2e00      	cmp	r6, #0
    526a:	d1f3      	bne.n	5254 <memcpy+0x28>
    526c:	f01c 0403 	ands.w	r4, ip, #3
    5270:	4663      	mov	r3, ip
    5272:	bf08      	it	eq
    5274:	ebc1 0c02 	rsbeq	ip, r1, r2
    5278:	d068      	beq.n	534c <memcpy+0x120>
    527a:	4265      	negs	r5, r4
    527c:	f1c4 0a04 	rsb	sl, r4, #4
    5280:	eb0c 0705 	add.w	r7, ip, r5
    5284:	4633      	mov	r3, r6
    5286:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    528a:	f85c 6005 	ldr.w	r6, [ip, r5]
    528e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    5292:	1a55      	subs	r5, r2, r1
    5294:	e008      	b.n	52a8 <memcpy+0x7c>
    5296:	f857 4f04 	ldr.w	r4, [r7, #4]!
    529a:	4626      	mov	r6, r4
    529c:	fa04 f40a 	lsl.w	r4, r4, sl
    52a0:	ea49 0404 	orr.w	r4, r9, r4
    52a4:	50cc      	str	r4, [r1, r3]
    52a6:	3304      	adds	r3, #4
    52a8:	185c      	adds	r4, r3, r1
    52aa:	2d03      	cmp	r5, #3
    52ac:	fa26 f908 	lsr.w	r9, r6, r8
    52b0:	f1a5 0504 	sub.w	r5, r5, #4
    52b4:	eb0c 0603 	add.w	r6, ip, r3
    52b8:	dced      	bgt.n	5296 <memcpy+0x6a>
    52ba:	2300      	movs	r3, #0
    52bc:	e002      	b.n	52c4 <memcpy+0x98>
    52be:	5cf1      	ldrb	r1, [r6, r3]
    52c0:	54e1      	strb	r1, [r4, r3]
    52c2:	3301      	adds	r3, #1
    52c4:	1919      	adds	r1, r3, r4
    52c6:	4291      	cmp	r1, r2
    52c8:	d3f9      	bcc.n	52be <memcpy+0x92>
    52ca:	e7bc      	b.n	5246 <memcpy+0x1a>
    52cc:	f853 4c40 	ldr.w	r4, [r3, #-64]
    52d0:	f841 4c40 	str.w	r4, [r1, #-64]
    52d4:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    52d8:	f841 4c3c 	str.w	r4, [r1, #-60]
    52dc:	f853 4c38 	ldr.w	r4, [r3, #-56]
    52e0:	f841 4c38 	str.w	r4, [r1, #-56]
    52e4:	f853 4c34 	ldr.w	r4, [r3, #-52]
    52e8:	f841 4c34 	str.w	r4, [r1, #-52]
    52ec:	f853 4c30 	ldr.w	r4, [r3, #-48]
    52f0:	f841 4c30 	str.w	r4, [r1, #-48]
    52f4:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    52f8:	f841 4c2c 	str.w	r4, [r1, #-44]
    52fc:	f853 4c28 	ldr.w	r4, [r3, #-40]
    5300:	f841 4c28 	str.w	r4, [r1, #-40]
    5304:	f853 4c24 	ldr.w	r4, [r3, #-36]
    5308:	f841 4c24 	str.w	r4, [r1, #-36]
    530c:	f853 4c20 	ldr.w	r4, [r3, #-32]
    5310:	f841 4c20 	str.w	r4, [r1, #-32]
    5314:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    5318:	f841 4c1c 	str.w	r4, [r1, #-28]
    531c:	f853 4c18 	ldr.w	r4, [r3, #-24]
    5320:	f841 4c18 	str.w	r4, [r1, #-24]
    5324:	f853 4c14 	ldr.w	r4, [r3, #-20]
    5328:	f841 4c14 	str.w	r4, [r1, #-20]
    532c:	f853 4c10 	ldr.w	r4, [r3, #-16]
    5330:	f841 4c10 	str.w	r4, [r1, #-16]
    5334:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    5338:	f841 4c0c 	str.w	r4, [r1, #-12]
    533c:	f853 4c08 	ldr.w	r4, [r3, #-8]
    5340:	f841 4c08 	str.w	r4, [r1, #-8]
    5344:	f853 4c04 	ldr.w	r4, [r3, #-4]
    5348:	f841 4c04 	str.w	r4, [r1, #-4]
    534c:	461c      	mov	r4, r3
    534e:	460d      	mov	r5, r1
    5350:	3340      	adds	r3, #64	; 0x40
    5352:	3140      	adds	r1, #64	; 0x40
    5354:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    5358:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    535c:	dcb6      	bgt.n	52cc <memcpy+0xa0>
    535e:	4621      	mov	r1, r4
    5360:	462b      	mov	r3, r5
    5362:	1b54      	subs	r4, r2, r5
    5364:	e00f      	b.n	5386 <memcpy+0x15a>
    5366:	f851 5c10 	ldr.w	r5, [r1, #-16]
    536a:	f843 5c10 	str.w	r5, [r3, #-16]
    536e:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    5372:	f843 5c0c 	str.w	r5, [r3, #-12]
    5376:	f851 5c08 	ldr.w	r5, [r1, #-8]
    537a:	f843 5c08 	str.w	r5, [r3, #-8]
    537e:	f851 5c04 	ldr.w	r5, [r1, #-4]
    5382:	f843 5c04 	str.w	r5, [r3, #-4]
    5386:	2c0f      	cmp	r4, #15
    5388:	460d      	mov	r5, r1
    538a:	469c      	mov	ip, r3
    538c:	f101 0110 	add.w	r1, r1, #16
    5390:	f103 0310 	add.w	r3, r3, #16
    5394:	f1a4 0410 	sub.w	r4, r4, #16
    5398:	dce5      	bgt.n	5366 <memcpy+0x13a>
    539a:	ebcc 0102 	rsb	r1, ip, r2
    539e:	2300      	movs	r3, #0
    53a0:	e003      	b.n	53aa <memcpy+0x17e>
    53a2:	58ec      	ldr	r4, [r5, r3]
    53a4:	f84c 4003 	str.w	r4, [ip, r3]
    53a8:	3304      	adds	r3, #4
    53aa:	195e      	adds	r6, r3, r5
    53ac:	2903      	cmp	r1, #3
    53ae:	eb03 040c 	add.w	r4, r3, ip
    53b2:	f1a1 0104 	sub.w	r1, r1, #4
    53b6:	dcf4      	bgt.n	53a2 <memcpy+0x176>
    53b8:	e77f      	b.n	52ba <memcpy+0x8e>
    53ba:	bf00      	nop

000053bc <memset>:
    53bc:	2a03      	cmp	r2, #3
    53be:	b2c9      	uxtb	r1, r1
    53c0:	b430      	push	{r4, r5}
    53c2:	d807      	bhi.n	53d4 <memset+0x18>
    53c4:	b122      	cbz	r2, 53d0 <memset+0x14>
    53c6:	2300      	movs	r3, #0
    53c8:	54c1      	strb	r1, [r0, r3]
    53ca:	3301      	adds	r3, #1
    53cc:	4293      	cmp	r3, r2
    53ce:	d1fb      	bne.n	53c8 <memset+0xc>
    53d0:	bc30      	pop	{r4, r5}
    53d2:	4770      	bx	lr
    53d4:	eb00 0c02 	add.w	ip, r0, r2
    53d8:	4603      	mov	r3, r0
    53da:	e001      	b.n	53e0 <memset+0x24>
    53dc:	f803 1c01 	strb.w	r1, [r3, #-1]
    53e0:	f003 0403 	and.w	r4, r3, #3
    53e4:	461a      	mov	r2, r3
    53e6:	3301      	adds	r3, #1
    53e8:	2c00      	cmp	r4, #0
    53ea:	d1f7      	bne.n	53dc <memset+0x20>
    53ec:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    53f0:	ebc2 040c 	rsb	r4, r2, ip
    53f4:	fb03 f301 	mul.w	r3, r3, r1
    53f8:	e01f      	b.n	543a <memset+0x7e>
    53fa:	f842 3c40 	str.w	r3, [r2, #-64]
    53fe:	f842 3c3c 	str.w	r3, [r2, #-60]
    5402:	f842 3c38 	str.w	r3, [r2, #-56]
    5406:	f842 3c34 	str.w	r3, [r2, #-52]
    540a:	f842 3c30 	str.w	r3, [r2, #-48]
    540e:	f842 3c2c 	str.w	r3, [r2, #-44]
    5412:	f842 3c28 	str.w	r3, [r2, #-40]
    5416:	f842 3c24 	str.w	r3, [r2, #-36]
    541a:	f842 3c20 	str.w	r3, [r2, #-32]
    541e:	f842 3c1c 	str.w	r3, [r2, #-28]
    5422:	f842 3c18 	str.w	r3, [r2, #-24]
    5426:	f842 3c14 	str.w	r3, [r2, #-20]
    542a:	f842 3c10 	str.w	r3, [r2, #-16]
    542e:	f842 3c0c 	str.w	r3, [r2, #-12]
    5432:	f842 3c08 	str.w	r3, [r2, #-8]
    5436:	f842 3c04 	str.w	r3, [r2, #-4]
    543a:	4615      	mov	r5, r2
    543c:	3240      	adds	r2, #64	; 0x40
    543e:	2c3f      	cmp	r4, #63	; 0x3f
    5440:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    5444:	dcd9      	bgt.n	53fa <memset+0x3e>
    5446:	462a      	mov	r2, r5
    5448:	ebc5 040c 	rsb	r4, r5, ip
    544c:	e007      	b.n	545e <memset+0xa2>
    544e:	f842 3c10 	str.w	r3, [r2, #-16]
    5452:	f842 3c0c 	str.w	r3, [r2, #-12]
    5456:	f842 3c08 	str.w	r3, [r2, #-8]
    545a:	f842 3c04 	str.w	r3, [r2, #-4]
    545e:	4615      	mov	r5, r2
    5460:	3210      	adds	r2, #16
    5462:	2c0f      	cmp	r4, #15
    5464:	f1a4 0410 	sub.w	r4, r4, #16
    5468:	dcf1      	bgt.n	544e <memset+0x92>
    546a:	462a      	mov	r2, r5
    546c:	ebc5 050c 	rsb	r5, r5, ip
    5470:	e001      	b.n	5476 <memset+0xba>
    5472:	f842 3c04 	str.w	r3, [r2, #-4]
    5476:	4614      	mov	r4, r2
    5478:	3204      	adds	r2, #4
    547a:	2d03      	cmp	r5, #3
    547c:	f1a5 0504 	sub.w	r5, r5, #4
    5480:	dcf7      	bgt.n	5472 <memset+0xb6>
    5482:	e001      	b.n	5488 <memset+0xcc>
    5484:	f804 1b01 	strb.w	r1, [r4], #1
    5488:	4564      	cmp	r4, ip
    548a:	d3fb      	bcc.n	5484 <memset+0xc8>
    548c:	e7a0      	b.n	53d0 <memset+0x14>
    548e:	bf00      	nop

00005490 <__malloc_lock>:
    5490:	4770      	bx	lr
    5492:	bf00      	nop

00005494 <__malloc_unlock>:
    5494:	4770      	bx	lr
    5496:	bf00      	nop

00005498 <printf>:
    5498:	b40f      	push	{r0, r1, r2, r3}
    549a:	f64d 5374 	movw	r3, #56692	; 0xdd74
    549e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54a2:	b510      	push	{r4, lr}
    54a4:	681c      	ldr	r4, [r3, #0]
    54a6:	b082      	sub	sp, #8
    54a8:	b124      	cbz	r4, 54b4 <printf+0x1c>
    54aa:	69a3      	ldr	r3, [r4, #24]
    54ac:	b913      	cbnz	r3, 54b4 <printf+0x1c>
    54ae:	4620      	mov	r0, r4
    54b0:	f004 fa3a 	bl	9928 <__sinit>
    54b4:	4620      	mov	r0, r4
    54b6:	ac05      	add	r4, sp, #20
    54b8:	9a04      	ldr	r2, [sp, #16]
    54ba:	4623      	mov	r3, r4
    54bc:	6881      	ldr	r1, [r0, #8]
    54be:	9401      	str	r4, [sp, #4]
    54c0:	f001 fbd0 	bl	6c64 <_vfprintf_r>
    54c4:	b002      	add	sp, #8
    54c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    54ca:	b004      	add	sp, #16
    54cc:	4770      	bx	lr
    54ce:	bf00      	nop

000054d0 <_printf_r>:
    54d0:	b40e      	push	{r1, r2, r3}
    54d2:	b510      	push	{r4, lr}
    54d4:	4604      	mov	r4, r0
    54d6:	b083      	sub	sp, #12
    54d8:	b118      	cbz	r0, 54e2 <_printf_r+0x12>
    54da:	6983      	ldr	r3, [r0, #24]
    54dc:	b90b      	cbnz	r3, 54e2 <_printf_r+0x12>
    54de:	f004 fa23 	bl	9928 <__sinit>
    54e2:	4620      	mov	r0, r4
    54e4:	ac06      	add	r4, sp, #24
    54e6:	9a05      	ldr	r2, [sp, #20]
    54e8:	4623      	mov	r3, r4
    54ea:	6881      	ldr	r1, [r0, #8]
    54ec:	9401      	str	r4, [sp, #4]
    54ee:	f001 fbb9 	bl	6c64 <_vfprintf_r>
    54f2:	b003      	add	sp, #12
    54f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    54f8:	b003      	add	sp, #12
    54fa:	4770      	bx	lr

000054fc <_puts_r>:
    54fc:	b530      	push	{r4, r5, lr}
    54fe:	4604      	mov	r4, r0
    5500:	b089      	sub	sp, #36	; 0x24
    5502:	4608      	mov	r0, r1
    5504:	460d      	mov	r5, r1
    5506:	f000 f89b 	bl	5640 <strlen>
    550a:	f24c 0384 	movw	r3, #49284	; 0xc084
    550e:	9501      	str	r5, [sp, #4]
    5510:	f2c0 0300 	movt	r3, #0
    5514:	9303      	str	r3, [sp, #12]
    5516:	9002      	str	r0, [sp, #8]
    5518:	1c43      	adds	r3, r0, #1
    551a:	9307      	str	r3, [sp, #28]
    551c:	2301      	movs	r3, #1
    551e:	9304      	str	r3, [sp, #16]
    5520:	ab01      	add	r3, sp, #4
    5522:	9305      	str	r3, [sp, #20]
    5524:	2302      	movs	r3, #2
    5526:	9306      	str	r3, [sp, #24]
    5528:	b10c      	cbz	r4, 552e <_puts_r+0x32>
    552a:	69a3      	ldr	r3, [r4, #24]
    552c:	b1eb      	cbz	r3, 556a <_puts_r+0x6e>
    552e:	f64d 5374 	movw	r3, #56692	; 0xdd74
    5532:	4620      	mov	r0, r4
    5534:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5538:	681b      	ldr	r3, [r3, #0]
    553a:	689b      	ldr	r3, [r3, #8]
    553c:	899a      	ldrh	r2, [r3, #12]
    553e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    5542:	bf01      	itttt	eq
    5544:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    5548:	819a      	strheq	r2, [r3, #12]
    554a:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    554c:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    5550:	68a1      	ldr	r1, [r4, #8]
    5552:	bf08      	it	eq
    5554:	665a      	streq	r2, [r3, #100]	; 0x64
    5556:	aa05      	add	r2, sp, #20
    5558:	f004 fb4a 	bl	9bf0 <__sfvwrite_r>
    555c:	2800      	cmp	r0, #0
    555e:	bf14      	ite	ne
    5560:	f04f 30ff 	movne.w	r0, #4294967295
    5564:	200a      	moveq	r0, #10
    5566:	b009      	add	sp, #36	; 0x24
    5568:	bd30      	pop	{r4, r5, pc}
    556a:	4620      	mov	r0, r4
    556c:	f004 f9dc 	bl	9928 <__sinit>
    5570:	e7dd      	b.n	552e <_puts_r+0x32>
    5572:	bf00      	nop

00005574 <puts>:
    5574:	f64d 5374 	movw	r3, #56692	; 0xdd74
    5578:	4601      	mov	r1, r0
    557a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    557e:	6818      	ldr	r0, [r3, #0]
    5580:	e7bc      	b.n	54fc <_puts_r>
    5582:	bf00      	nop

00005584 <_sbrk_r>:
    5584:	b538      	push	{r3, r4, r5, lr}
    5586:	f24e 44d4 	movw	r4, #58580	; 0xe4d4
    558a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    558e:	4605      	mov	r5, r0
    5590:	4608      	mov	r0, r1
    5592:	2300      	movs	r3, #0
    5594:	6023      	str	r3, [r4, #0]
    5596:	f7fc fce9 	bl	1f6c <_sbrk>
    559a:	f1b0 3fff 	cmp.w	r0, #4294967295
    559e:	d000      	beq.n	55a2 <_sbrk_r+0x1e>
    55a0:	bd38      	pop	{r3, r4, r5, pc}
    55a2:	6823      	ldr	r3, [r4, #0]
    55a4:	2b00      	cmp	r3, #0
    55a6:	d0fb      	beq.n	55a0 <_sbrk_r+0x1c>
    55a8:	602b      	str	r3, [r5, #0]
    55aa:	bd38      	pop	{r3, r4, r5, pc}

000055ac <sprintf>:
    55ac:	b40e      	push	{r1, r2, r3}
    55ae:	f64d 5374 	movw	r3, #56692	; 0xdd74
    55b2:	b530      	push	{r4, r5, lr}
    55b4:	b09c      	sub	sp, #112	; 0x70
    55b6:	ac1f      	add	r4, sp, #124	; 0x7c
    55b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55bc:	4605      	mov	r5, r0
    55be:	a901      	add	r1, sp, #4
    55c0:	f854 2b04 	ldr.w	r2, [r4], #4
    55c4:	f04f 3cff 	mov.w	ip, #4294967295
    55c8:	6818      	ldr	r0, [r3, #0]
    55ca:	f44f 7302 	mov.w	r3, #520	; 0x208
    55ce:	f8ad 3010 	strh.w	r3, [sp, #16]
    55d2:	4623      	mov	r3, r4
    55d4:	9505      	str	r5, [sp, #20]
    55d6:	9501      	str	r5, [sp, #4]
    55d8:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    55dc:	f8ad c012 	strh.w	ip, [sp, #18]
    55e0:	9506      	str	r5, [sp, #24]
    55e2:	9503      	str	r5, [sp, #12]
    55e4:	941b      	str	r4, [sp, #108]	; 0x6c
    55e6:	f000 f8e9 	bl	57bc <_svfprintf_r>
    55ea:	9b01      	ldr	r3, [sp, #4]
    55ec:	2200      	movs	r2, #0
    55ee:	701a      	strb	r2, [r3, #0]
    55f0:	b01c      	add	sp, #112	; 0x70
    55f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    55f6:	b003      	add	sp, #12
    55f8:	4770      	bx	lr
    55fa:	bf00      	nop

000055fc <_sprintf_r>:
    55fc:	b40c      	push	{r2, r3}
    55fe:	460b      	mov	r3, r1
    5600:	b510      	push	{r4, lr}
    5602:	b09c      	sub	sp, #112	; 0x70
    5604:	ac1e      	add	r4, sp, #120	; 0x78
    5606:	a901      	add	r1, sp, #4
    5608:	9305      	str	r3, [sp, #20]
    560a:	f44f 7c02 	mov.w	ip, #520	; 0x208
    560e:	f854 2b04 	ldr.w	r2, [r4], #4
    5612:	9301      	str	r3, [sp, #4]
    5614:	f04f 33ff 	mov.w	r3, #4294967295
    5618:	f8ad 3012 	strh.w	r3, [sp, #18]
    561c:	4623      	mov	r3, r4
    561e:	941b      	str	r4, [sp, #108]	; 0x6c
    5620:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    5624:	f8ad c010 	strh.w	ip, [sp, #16]
    5628:	9406      	str	r4, [sp, #24]
    562a:	9403      	str	r4, [sp, #12]
    562c:	f000 f8c6 	bl	57bc <_svfprintf_r>
    5630:	9b01      	ldr	r3, [sp, #4]
    5632:	2200      	movs	r2, #0
    5634:	701a      	strb	r2, [r3, #0]
    5636:	b01c      	add	sp, #112	; 0x70
    5638:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    563c:	b002      	add	sp, #8
    563e:	4770      	bx	lr

00005640 <strlen>:
    5640:	f020 0103 	bic.w	r1, r0, #3
    5644:	f010 0003 	ands.w	r0, r0, #3
    5648:	f1c0 0000 	rsb	r0, r0, #0
    564c:	f851 3b04 	ldr.w	r3, [r1], #4
    5650:	f100 0c04 	add.w	ip, r0, #4
    5654:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    5658:	f06f 0200 	mvn.w	r2, #0
    565c:	bf1c      	itt	ne
    565e:	fa22 f20c 	lsrne.w	r2, r2, ip
    5662:	4313      	orrne	r3, r2
    5664:	f04f 0c01 	mov.w	ip, #1
    5668:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    566c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    5670:	eba3 020c 	sub.w	r2, r3, ip
    5674:	ea22 0203 	bic.w	r2, r2, r3
    5678:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    567c:	bf04      	itt	eq
    567e:	f851 3b04 	ldreq.w	r3, [r1], #4
    5682:	3004      	addeq	r0, #4
    5684:	d0f4      	beq.n	5670 <strlen+0x30>
    5686:	f013 0fff 	tst.w	r3, #255	; 0xff
    568a:	bf1f      	itttt	ne
    568c:	3001      	addne	r0, #1
    568e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    5692:	3001      	addne	r0, #1
    5694:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    5698:	bf18      	it	ne
    569a:	3001      	addne	r0, #1
    569c:	4770      	bx	lr
    569e:	bf00      	nop

000056a0 <__sprint_r>:
    56a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    56a4:	b085      	sub	sp, #20
    56a6:	4692      	mov	sl, r2
    56a8:	460c      	mov	r4, r1
    56aa:	9003      	str	r0, [sp, #12]
    56ac:	6890      	ldr	r0, [r2, #8]
    56ae:	6817      	ldr	r7, [r2, #0]
    56b0:	2800      	cmp	r0, #0
    56b2:	f000 8081 	beq.w	57b8 <__sprint_r+0x118>
    56b6:	f04f 0900 	mov.w	r9, #0
    56ba:	680b      	ldr	r3, [r1, #0]
    56bc:	464d      	mov	r5, r9
    56be:	2d00      	cmp	r5, #0
    56c0:	d054      	beq.n	576c <__sprint_r+0xcc>
    56c2:	68a6      	ldr	r6, [r4, #8]
    56c4:	42b5      	cmp	r5, r6
    56c6:	46b0      	mov	r8, r6
    56c8:	bf3e      	ittt	cc
    56ca:	4618      	movcc	r0, r3
    56cc:	462e      	movcc	r6, r5
    56ce:	46a8      	movcc	r8, r5
    56d0:	d33c      	bcc.n	574c <__sprint_r+0xac>
    56d2:	89a0      	ldrh	r0, [r4, #12]
    56d4:	f410 6f90 	tst.w	r0, #1152	; 0x480
    56d8:	bf08      	it	eq
    56da:	4618      	moveq	r0, r3
    56dc:	d036      	beq.n	574c <__sprint_r+0xac>
    56de:	6962      	ldr	r2, [r4, #20]
    56e0:	6921      	ldr	r1, [r4, #16]
    56e2:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    56e6:	1a5b      	subs	r3, r3, r1
    56e8:	f103 0c01 	add.w	ip, r3, #1
    56ec:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    56f0:	44ac      	add	ip, r5
    56f2:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    56f6:	45e3      	cmp	fp, ip
    56f8:	465a      	mov	r2, fp
    56fa:	bf3c      	itt	cc
    56fc:	46e3      	movcc	fp, ip
    56fe:	465a      	movcc	r2, fp
    5700:	f410 6f80 	tst.w	r0, #1024	; 0x400
    5704:	d037      	beq.n	5776 <__sprint_r+0xd6>
    5706:	4611      	mov	r1, r2
    5708:	9803      	ldr	r0, [sp, #12]
    570a:	9301      	str	r3, [sp, #4]
    570c:	f7ff fabc 	bl	4c88 <_malloc_r>
    5710:	9b01      	ldr	r3, [sp, #4]
    5712:	2800      	cmp	r0, #0
    5714:	d03b      	beq.n	578e <__sprint_r+0xee>
    5716:	461a      	mov	r2, r3
    5718:	6921      	ldr	r1, [r4, #16]
    571a:	9301      	str	r3, [sp, #4]
    571c:	9002      	str	r0, [sp, #8]
    571e:	f7ff fd85 	bl	522c <memcpy>
    5722:	89a2      	ldrh	r2, [r4, #12]
    5724:	9b01      	ldr	r3, [sp, #4]
    5726:	f8dd c008 	ldr.w	ip, [sp, #8]
    572a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    572e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    5732:	81a2      	strh	r2, [r4, #12]
    5734:	462e      	mov	r6, r5
    5736:	46a8      	mov	r8, r5
    5738:	ebc3 020b 	rsb	r2, r3, fp
    573c:	eb0c 0003 	add.w	r0, ip, r3
    5740:	60a2      	str	r2, [r4, #8]
    5742:	f8c4 c010 	str.w	ip, [r4, #16]
    5746:	6020      	str	r0, [r4, #0]
    5748:	f8c4 b014 	str.w	fp, [r4, #20]
    574c:	4642      	mov	r2, r8
    574e:	4649      	mov	r1, r9
    5750:	f004 fd1a 	bl	a188 <memmove>
    5754:	68a2      	ldr	r2, [r4, #8]
    5756:	6823      	ldr	r3, [r4, #0]
    5758:	1b96      	subs	r6, r2, r6
    575a:	60a6      	str	r6, [r4, #8]
    575c:	f8da 2008 	ldr.w	r2, [sl, #8]
    5760:	4443      	add	r3, r8
    5762:	6023      	str	r3, [r4, #0]
    5764:	1b55      	subs	r5, r2, r5
    5766:	f8ca 5008 	str.w	r5, [sl, #8]
    576a:	b1fd      	cbz	r5, 57ac <__sprint_r+0x10c>
    576c:	f8d7 9000 	ldr.w	r9, [r7]
    5770:	687d      	ldr	r5, [r7, #4]
    5772:	3708      	adds	r7, #8
    5774:	e7a3      	b.n	56be <__sprint_r+0x1e>
    5776:	9803      	ldr	r0, [sp, #12]
    5778:	9301      	str	r3, [sp, #4]
    577a:	f005 fa0d 	bl	ab98 <_realloc_r>
    577e:	9b01      	ldr	r3, [sp, #4]
    5780:	4684      	mov	ip, r0
    5782:	2800      	cmp	r0, #0
    5784:	d1d6      	bne.n	5734 <__sprint_r+0x94>
    5786:	9803      	ldr	r0, [sp, #12]
    5788:	6921      	ldr	r1, [r4, #16]
    578a:	f004 f951 	bl	9a30 <_free_r>
    578e:	9a03      	ldr	r2, [sp, #12]
    5790:	230c      	movs	r3, #12
    5792:	f04f 30ff 	mov.w	r0, #4294967295
    5796:	6013      	str	r3, [r2, #0]
    5798:	2300      	movs	r3, #0
    579a:	89a2      	ldrh	r2, [r4, #12]
    579c:	f8ca 3004 	str.w	r3, [sl, #4]
    57a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    57a4:	f8ca 3008 	str.w	r3, [sl, #8]
    57a8:	81a2      	strh	r2, [r4, #12]
    57aa:	e002      	b.n	57b2 <__sprint_r+0x112>
    57ac:	4628      	mov	r0, r5
    57ae:	f8ca 5004 	str.w	r5, [sl, #4]
    57b2:	b005      	add	sp, #20
    57b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    57b8:	6050      	str	r0, [r2, #4]
    57ba:	e7fa      	b.n	57b2 <__sprint_r+0x112>

000057bc <_svfprintf_r>:
    57bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    57c0:	b0c5      	sub	sp, #276	; 0x114
    57c2:	460e      	mov	r6, r1
    57c4:	469a      	mov	sl, r3
    57c6:	4615      	mov	r5, r2
    57c8:	9009      	str	r0, [sp, #36]	; 0x24
    57ca:	f004 fc01 	bl	9fd0 <_localeconv_r>
    57ce:	89b3      	ldrh	r3, [r6, #12]
    57d0:	f013 0f80 	tst.w	r3, #128	; 0x80
    57d4:	6800      	ldr	r0, [r0, #0]
    57d6:	901b      	str	r0, [sp, #108]	; 0x6c
    57d8:	d003      	beq.n	57e2 <_svfprintf_r+0x26>
    57da:	6933      	ldr	r3, [r6, #16]
    57dc:	2b00      	cmp	r3, #0
    57de:	f001 808c 	beq.w	68fa <_svfprintf_r+0x113e>
    57e2:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    57e6:	46b3      	mov	fp, r6
    57e8:	464c      	mov	r4, r9
    57ea:	2200      	movs	r2, #0
    57ec:	9210      	str	r2, [sp, #64]	; 0x40
    57ee:	2300      	movs	r3, #0
    57f0:	9218      	str	r2, [sp, #96]	; 0x60
    57f2:	9217      	str	r2, [sp, #92]	; 0x5c
    57f4:	921a      	str	r2, [sp, #104]	; 0x68
    57f6:	920d      	str	r2, [sp, #52]	; 0x34
    57f8:	aa2d      	add	r2, sp, #180	; 0xb4
    57fa:	9319      	str	r3, [sp, #100]	; 0x64
    57fc:	3228      	adds	r2, #40	; 0x28
    57fe:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    5802:	9216      	str	r2, [sp, #88]	; 0x58
    5804:	9307      	str	r3, [sp, #28]
    5806:	2300      	movs	r3, #0
    5808:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    580c:	9338      	str	r3, [sp, #224]	; 0xe0
    580e:	9339      	str	r3, [sp, #228]	; 0xe4
    5810:	782b      	ldrb	r3, [r5, #0]
    5812:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    5816:	bf18      	it	ne
    5818:	2201      	movne	r2, #1
    581a:	2b00      	cmp	r3, #0
    581c:	bf0c      	ite	eq
    581e:	2200      	moveq	r2, #0
    5820:	f002 0201 	andne.w	r2, r2, #1
    5824:	b302      	cbz	r2, 5868 <_svfprintf_r+0xac>
    5826:	462e      	mov	r6, r5
    5828:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    582c:	1e1a      	subs	r2, r3, #0
    582e:	bf18      	it	ne
    5830:	2201      	movne	r2, #1
    5832:	2b25      	cmp	r3, #37	; 0x25
    5834:	bf0c      	ite	eq
    5836:	2200      	moveq	r2, #0
    5838:	f002 0201 	andne.w	r2, r2, #1
    583c:	2a00      	cmp	r2, #0
    583e:	d1f3      	bne.n	5828 <_svfprintf_r+0x6c>
    5840:	1b77      	subs	r7, r6, r5
    5842:	bf08      	it	eq
    5844:	4635      	moveq	r5, r6
    5846:	d00f      	beq.n	5868 <_svfprintf_r+0xac>
    5848:	6067      	str	r7, [r4, #4]
    584a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    584c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    584e:	3301      	adds	r3, #1
    5850:	6025      	str	r5, [r4, #0]
    5852:	19d2      	adds	r2, r2, r7
    5854:	2b07      	cmp	r3, #7
    5856:	9239      	str	r2, [sp, #228]	; 0xe4
    5858:	9338      	str	r3, [sp, #224]	; 0xe0
    585a:	dc79      	bgt.n	5950 <_svfprintf_r+0x194>
    585c:	3408      	adds	r4, #8
    585e:	980d      	ldr	r0, [sp, #52]	; 0x34
    5860:	4635      	mov	r5, r6
    5862:	19c0      	adds	r0, r0, r7
    5864:	900d      	str	r0, [sp, #52]	; 0x34
    5866:	7833      	ldrb	r3, [r6, #0]
    5868:	2b00      	cmp	r3, #0
    586a:	f000 8737 	beq.w	66dc <_svfprintf_r+0xf20>
    586e:	2100      	movs	r1, #0
    5870:	f04f 0200 	mov.w	r2, #0
    5874:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    5878:	1c6b      	adds	r3, r5, #1
    587a:	910c      	str	r1, [sp, #48]	; 0x30
    587c:	f04f 38ff 	mov.w	r8, #4294967295
    5880:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    5884:	468a      	mov	sl, r1
    5886:	786a      	ldrb	r2, [r5, #1]
    5888:	202b      	movs	r0, #43	; 0x2b
    588a:	f04f 0c20 	mov.w	ip, #32
    588e:	1c5d      	adds	r5, r3, #1
    5890:	f1a2 0320 	sub.w	r3, r2, #32
    5894:	2b58      	cmp	r3, #88	; 0x58
    5896:	f200 8219 	bhi.w	5ccc <_svfprintf_r+0x510>
    589a:	e8df f013 	tbh	[pc, r3, lsl #1]
    589e:	0229      	.short	0x0229
    58a0:	02170217 	.word	0x02170217
    58a4:	02170235 	.word	0x02170235
    58a8:	02170217 	.word	0x02170217
    58ac:	02170217 	.word	0x02170217
    58b0:	023c0217 	.word	0x023c0217
    58b4:	02170248 	.word	0x02170248
    58b8:	02cf02c8 	.word	0x02cf02c8
    58bc:	02ef0217 	.word	0x02ef0217
    58c0:	02f602f6 	.word	0x02f602f6
    58c4:	02f602f6 	.word	0x02f602f6
    58c8:	02f602f6 	.word	0x02f602f6
    58cc:	02f602f6 	.word	0x02f602f6
    58d0:	021702f6 	.word	0x021702f6
    58d4:	02170217 	.word	0x02170217
    58d8:	02170217 	.word	0x02170217
    58dc:	02170217 	.word	0x02170217
    58e0:	02170217 	.word	0x02170217
    58e4:	024f0217 	.word	0x024f0217
    58e8:	02170288 	.word	0x02170288
    58ec:	02170288 	.word	0x02170288
    58f0:	02170217 	.word	0x02170217
    58f4:	02c10217 	.word	0x02c10217
    58f8:	02170217 	.word	0x02170217
    58fc:	021703ee 	.word	0x021703ee
    5900:	02170217 	.word	0x02170217
    5904:	02170217 	.word	0x02170217
    5908:	02170393 	.word	0x02170393
    590c:	03ad0217 	.word	0x03ad0217
    5910:	02170217 	.word	0x02170217
    5914:	02170217 	.word	0x02170217
    5918:	02170217 	.word	0x02170217
    591c:	02170217 	.word	0x02170217
    5920:	02170217 	.word	0x02170217
    5924:	03d803c7 	.word	0x03d803c7
    5928:	02880288 	.word	0x02880288
    592c:	030b0288 	.word	0x030b0288
    5930:	021703d8 	.word	0x021703d8
    5934:	030f0217 	.word	0x030f0217
    5938:	03190217 	.word	0x03190217
    593c:	033e0329 	.word	0x033e0329
    5940:	0217038c 	.word	0x0217038c
    5944:	02170359 	.word	0x02170359
    5948:	02170384 	.word	0x02170384
    594c:	00ea0217 	.word	0x00ea0217
    5950:	9809      	ldr	r0, [sp, #36]	; 0x24
    5952:	4659      	mov	r1, fp
    5954:	aa37      	add	r2, sp, #220	; 0xdc
    5956:	f7ff fea3 	bl	56a0 <__sprint_r>
    595a:	2800      	cmp	r0, #0
    595c:	d17c      	bne.n	5a58 <_svfprintf_r+0x29c>
    595e:	464c      	mov	r4, r9
    5960:	e77d      	b.n	585e <_svfprintf_r+0xa2>
    5962:	9918      	ldr	r1, [sp, #96]	; 0x60
    5964:	2901      	cmp	r1, #1
    5966:	f340 8452 	ble.w	620e <_svfprintf_r+0xa52>
    596a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    596c:	2301      	movs	r3, #1
    596e:	6063      	str	r3, [r4, #4]
    5970:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5972:	6022      	str	r2, [r4, #0]
    5974:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5976:	3301      	adds	r3, #1
    5978:	9338      	str	r3, [sp, #224]	; 0xe0
    597a:	3201      	adds	r2, #1
    597c:	2b07      	cmp	r3, #7
    597e:	9239      	str	r2, [sp, #228]	; 0xe4
    5980:	f300 8596 	bgt.w	64b0 <_svfprintf_r+0xcf4>
    5984:	3408      	adds	r4, #8
    5986:	2301      	movs	r3, #1
    5988:	6063      	str	r3, [r4, #4]
    598a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    598c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    598e:	3301      	adds	r3, #1
    5990:	981b      	ldr	r0, [sp, #108]	; 0x6c
    5992:	3201      	adds	r2, #1
    5994:	2b07      	cmp	r3, #7
    5996:	9239      	str	r2, [sp, #228]	; 0xe4
    5998:	6020      	str	r0, [r4, #0]
    599a:	9338      	str	r3, [sp, #224]	; 0xe0
    599c:	f300 857d 	bgt.w	649a <_svfprintf_r+0xcde>
    59a0:	3408      	adds	r4, #8
    59a2:	9810      	ldr	r0, [sp, #64]	; 0x40
    59a4:	2200      	movs	r2, #0
    59a6:	2300      	movs	r3, #0
    59a8:	9919      	ldr	r1, [sp, #100]	; 0x64
    59aa:	f005 feb9 	bl	b720 <__aeabi_dcmpeq>
    59ae:	2800      	cmp	r0, #0
    59b0:	f040 8503 	bne.w	63ba <_svfprintf_r+0xbfe>
    59b4:	9918      	ldr	r1, [sp, #96]	; 0x60
    59b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
    59b8:	1e4a      	subs	r2, r1, #1
    59ba:	6062      	str	r2, [r4, #4]
    59bc:	1c59      	adds	r1, r3, #1
    59be:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    59c0:	6021      	str	r1, [r4, #0]
    59c2:	9939      	ldr	r1, [sp, #228]	; 0xe4
    59c4:	3301      	adds	r3, #1
    59c6:	9338      	str	r3, [sp, #224]	; 0xe0
    59c8:	188a      	adds	r2, r1, r2
    59ca:	2b07      	cmp	r3, #7
    59cc:	9239      	str	r2, [sp, #228]	; 0xe4
    59ce:	f300 842f 	bgt.w	6230 <_svfprintf_r+0xa74>
    59d2:	3408      	adds	r4, #8
    59d4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    59d6:	981a      	ldr	r0, [sp, #104]	; 0x68
    59d8:	6062      	str	r2, [r4, #4]
    59da:	aa3e      	add	r2, sp, #248	; 0xf8
    59dc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    59de:	6022      	str	r2, [r4, #0]
    59e0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    59e2:	3301      	adds	r3, #1
    59e4:	9338      	str	r3, [sp, #224]	; 0xe0
    59e6:	1812      	adds	r2, r2, r0
    59e8:	2b07      	cmp	r3, #7
    59ea:	9239      	str	r2, [sp, #228]	; 0xe4
    59ec:	f300 814f 	bgt.w	5c8e <_svfprintf_r+0x4d2>
    59f0:	f104 0308 	add.w	r3, r4, #8
    59f4:	f01a 0f04 	tst.w	sl, #4
    59f8:	f000 8156 	beq.w	5ca8 <_svfprintf_r+0x4ec>
    59fc:	990c      	ldr	r1, [sp, #48]	; 0x30
    59fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5a00:	1a8e      	subs	r6, r1, r2
    5a02:	2e00      	cmp	r6, #0
    5a04:	f340 8150 	ble.w	5ca8 <_svfprintf_r+0x4ec>
    5a08:	2e10      	cmp	r6, #16
    5a0a:	f24c 2778 	movw	r7, #49784	; 0xc278
    5a0e:	bfd8      	it	le
    5a10:	f2c0 0700 	movtle	r7, #0
    5a14:	f340 83de 	ble.w	61d4 <_svfprintf_r+0xa18>
    5a18:	2410      	movs	r4, #16
    5a1a:	f2c0 0700 	movt	r7, #0
    5a1e:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    5a22:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    5a26:	e003      	b.n	5a30 <_svfprintf_r+0x274>
    5a28:	3e10      	subs	r6, #16
    5a2a:	2e10      	cmp	r6, #16
    5a2c:	f340 83d2 	ble.w	61d4 <_svfprintf_r+0xa18>
    5a30:	605c      	str	r4, [r3, #4]
    5a32:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5a34:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5a36:	3201      	adds	r2, #1
    5a38:	601f      	str	r7, [r3, #0]
    5a3a:	3110      	adds	r1, #16
    5a3c:	2a07      	cmp	r2, #7
    5a3e:	9139      	str	r1, [sp, #228]	; 0xe4
    5a40:	f103 0308 	add.w	r3, r3, #8
    5a44:	9238      	str	r2, [sp, #224]	; 0xe0
    5a46:	ddef      	ble.n	5a28 <_svfprintf_r+0x26c>
    5a48:	4650      	mov	r0, sl
    5a4a:	4659      	mov	r1, fp
    5a4c:	4642      	mov	r2, r8
    5a4e:	f7ff fe27 	bl	56a0 <__sprint_r>
    5a52:	464b      	mov	r3, r9
    5a54:	2800      	cmp	r0, #0
    5a56:	d0e7      	beq.n	5a28 <_svfprintf_r+0x26c>
    5a58:	465e      	mov	r6, fp
    5a5a:	89b3      	ldrh	r3, [r6, #12]
    5a5c:	980d      	ldr	r0, [sp, #52]	; 0x34
    5a5e:	f013 0f40 	tst.w	r3, #64	; 0x40
    5a62:	bf18      	it	ne
    5a64:	f04f 30ff 	movne.w	r0, #4294967295
    5a68:	900d      	str	r0, [sp, #52]	; 0x34
    5a6a:	980d      	ldr	r0, [sp, #52]	; 0x34
    5a6c:	b045      	add	sp, #276	; 0x114
    5a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5a72:	f01a 0f20 	tst.w	sl, #32
    5a76:	f24c 20bc 	movw	r0, #49852	; 0xc2bc
    5a7a:	f2c0 0000 	movt	r0, #0
    5a7e:	9214      	str	r2, [sp, #80]	; 0x50
    5a80:	9017      	str	r0, [sp, #92]	; 0x5c
    5a82:	f000 82c3 	beq.w	600c <_svfprintf_r+0x850>
    5a86:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a88:	1dcb      	adds	r3, r1, #7
    5a8a:	f023 0307 	bic.w	r3, r3, #7
    5a8e:	f103 0208 	add.w	r2, r3, #8
    5a92:	920a      	str	r2, [sp, #40]	; 0x28
    5a94:	e9d3 6700 	ldrd	r6, r7, [r3]
    5a98:	ea56 0107 	orrs.w	r1, r6, r7
    5a9c:	bf0c      	ite	eq
    5a9e:	2200      	moveq	r2, #0
    5aa0:	2201      	movne	r2, #1
    5aa2:	ea1a 0f02 	tst.w	sl, r2
    5aa6:	f040 84bc 	bne.w	6422 <_svfprintf_r+0xc66>
    5aaa:	2302      	movs	r3, #2
    5aac:	f04f 0100 	mov.w	r1, #0
    5ab0:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    5ab4:	f1b8 0f00 	cmp.w	r8, #0
    5ab8:	bfa8      	it	ge
    5aba:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    5abe:	f1b8 0f00 	cmp.w	r8, #0
    5ac2:	bf18      	it	ne
    5ac4:	f042 0201 	orrne.w	r2, r2, #1
    5ac8:	2a00      	cmp	r2, #0
    5aca:	f000 8160 	beq.w	5d8e <_svfprintf_r+0x5d2>
    5ace:	2b01      	cmp	r3, #1
    5ad0:	f000 8434 	beq.w	633c <_svfprintf_r+0xb80>
    5ad4:	2b02      	cmp	r3, #2
    5ad6:	f000 8417 	beq.w	6308 <_svfprintf_r+0xb4c>
    5ada:	9916      	ldr	r1, [sp, #88]	; 0x58
    5adc:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    5ae0:	9111      	str	r1, [sp, #68]	; 0x44
    5ae2:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    5ae6:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    5aea:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    5aee:	f006 0007 	and.w	r0, r6, #7
    5af2:	4667      	mov	r7, ip
    5af4:	4646      	mov	r6, r8
    5af6:	3030      	adds	r0, #48	; 0x30
    5af8:	ea56 0207 	orrs.w	r2, r6, r7
    5afc:	f801 0d01 	strb.w	r0, [r1, #-1]!
    5b00:	d1ef      	bne.n	5ae2 <_svfprintf_r+0x326>
    5b02:	f01a 0f01 	tst.w	sl, #1
    5b06:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    5b0a:	9111      	str	r1, [sp, #68]	; 0x44
    5b0c:	f040 84db 	bne.w	64c6 <_svfprintf_r+0xd0a>
    5b10:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5b12:	1a5b      	subs	r3, r3, r1
    5b14:	930e      	str	r3, [sp, #56]	; 0x38
    5b16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5b18:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    5b1c:	4543      	cmp	r3, r8
    5b1e:	bfb8      	it	lt
    5b20:	4643      	movlt	r3, r8
    5b22:	930b      	str	r3, [sp, #44]	; 0x2c
    5b24:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5b28:	b113      	cbz	r3, 5b30 <_svfprintf_r+0x374>
    5b2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5b2c:	3101      	adds	r1, #1
    5b2e:	910b      	str	r1, [sp, #44]	; 0x2c
    5b30:	f01a 0202 	ands.w	r2, sl, #2
    5b34:	9213      	str	r2, [sp, #76]	; 0x4c
    5b36:	d002      	beq.n	5b3e <_svfprintf_r+0x382>
    5b38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5b3a:	3302      	adds	r3, #2
    5b3c:	930b      	str	r3, [sp, #44]	; 0x2c
    5b3e:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    5b42:	9012      	str	r0, [sp, #72]	; 0x48
    5b44:	d138      	bne.n	5bb8 <_svfprintf_r+0x3fc>
    5b46:	990c      	ldr	r1, [sp, #48]	; 0x30
    5b48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5b4a:	1a8e      	subs	r6, r1, r2
    5b4c:	2e00      	cmp	r6, #0
    5b4e:	dd33      	ble.n	5bb8 <_svfprintf_r+0x3fc>
    5b50:	2e10      	cmp	r6, #16
    5b52:	f24c 2778 	movw	r7, #49784	; 0xc278
    5b56:	bfd8      	it	le
    5b58:	f2c0 0700 	movtle	r7, #0
    5b5c:	dd20      	ble.n	5ba0 <_svfprintf_r+0x3e4>
    5b5e:	f04f 0810 	mov.w	r8, #16
    5b62:	f2c0 0700 	movt	r7, #0
    5b66:	e002      	b.n	5b6e <_svfprintf_r+0x3b2>
    5b68:	3e10      	subs	r6, #16
    5b6a:	2e10      	cmp	r6, #16
    5b6c:	dd18      	ble.n	5ba0 <_svfprintf_r+0x3e4>
    5b6e:	f8c4 8004 	str.w	r8, [r4, #4]
    5b72:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5b74:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5b76:	3301      	adds	r3, #1
    5b78:	6027      	str	r7, [r4, #0]
    5b7a:	3210      	adds	r2, #16
    5b7c:	2b07      	cmp	r3, #7
    5b7e:	9239      	str	r2, [sp, #228]	; 0xe4
    5b80:	f104 0408 	add.w	r4, r4, #8
    5b84:	9338      	str	r3, [sp, #224]	; 0xe0
    5b86:	ddef      	ble.n	5b68 <_svfprintf_r+0x3ac>
    5b88:	9809      	ldr	r0, [sp, #36]	; 0x24
    5b8a:	4659      	mov	r1, fp
    5b8c:	aa37      	add	r2, sp, #220	; 0xdc
    5b8e:	464c      	mov	r4, r9
    5b90:	f7ff fd86 	bl	56a0 <__sprint_r>
    5b94:	2800      	cmp	r0, #0
    5b96:	f47f af5f 	bne.w	5a58 <_svfprintf_r+0x29c>
    5b9a:	3e10      	subs	r6, #16
    5b9c:	2e10      	cmp	r6, #16
    5b9e:	dce6      	bgt.n	5b6e <_svfprintf_r+0x3b2>
    5ba0:	6066      	str	r6, [r4, #4]
    5ba2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5ba4:	6027      	str	r7, [r4, #0]
    5ba6:	1c5a      	adds	r2, r3, #1
    5ba8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5baa:	9238      	str	r2, [sp, #224]	; 0xe0
    5bac:	199b      	adds	r3, r3, r6
    5bae:	2a07      	cmp	r2, #7
    5bb0:	9339      	str	r3, [sp, #228]	; 0xe4
    5bb2:	f300 83f7 	bgt.w	63a4 <_svfprintf_r+0xbe8>
    5bb6:	3408      	adds	r4, #8
    5bb8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5bbc:	b173      	cbz	r3, 5bdc <_svfprintf_r+0x420>
    5bbe:	2301      	movs	r3, #1
    5bc0:	6063      	str	r3, [r4, #4]
    5bc2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5bc4:	aa43      	add	r2, sp, #268	; 0x10c
    5bc6:	3203      	adds	r2, #3
    5bc8:	6022      	str	r2, [r4, #0]
    5bca:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5bcc:	3301      	adds	r3, #1
    5bce:	9338      	str	r3, [sp, #224]	; 0xe0
    5bd0:	3201      	adds	r2, #1
    5bd2:	2b07      	cmp	r3, #7
    5bd4:	9239      	str	r2, [sp, #228]	; 0xe4
    5bd6:	f300 8340 	bgt.w	625a <_svfprintf_r+0xa9e>
    5bda:	3408      	adds	r4, #8
    5bdc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5bde:	b16b      	cbz	r3, 5bfc <_svfprintf_r+0x440>
    5be0:	2302      	movs	r3, #2
    5be2:	6063      	str	r3, [r4, #4]
    5be4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5be6:	aa43      	add	r2, sp, #268	; 0x10c
    5be8:	6022      	str	r2, [r4, #0]
    5bea:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5bec:	3301      	adds	r3, #1
    5bee:	9338      	str	r3, [sp, #224]	; 0xe0
    5bf0:	3202      	adds	r2, #2
    5bf2:	2b07      	cmp	r3, #7
    5bf4:	9239      	str	r2, [sp, #228]	; 0xe4
    5bf6:	f300 833a 	bgt.w	626e <_svfprintf_r+0xab2>
    5bfa:	3408      	adds	r4, #8
    5bfc:	9812      	ldr	r0, [sp, #72]	; 0x48
    5bfe:	2880      	cmp	r0, #128	; 0x80
    5c00:	f000 82b2 	beq.w	6168 <_svfprintf_r+0x9ac>
    5c04:	9815      	ldr	r0, [sp, #84]	; 0x54
    5c06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5c08:	1ac6      	subs	r6, r0, r3
    5c0a:	2e00      	cmp	r6, #0
    5c0c:	dd2e      	ble.n	5c6c <_svfprintf_r+0x4b0>
    5c0e:	2e10      	cmp	r6, #16
    5c10:	4fa7      	ldr	r7, [pc, #668]	; (5eb0 <_svfprintf_r+0x6f4>)
    5c12:	bfc8      	it	gt
    5c14:	f04f 0810 	movgt.w	r8, #16
    5c18:	dc03      	bgt.n	5c22 <_svfprintf_r+0x466>
    5c1a:	e01b      	b.n	5c54 <_svfprintf_r+0x498>
    5c1c:	3e10      	subs	r6, #16
    5c1e:	2e10      	cmp	r6, #16
    5c20:	dd18      	ble.n	5c54 <_svfprintf_r+0x498>
    5c22:	f8c4 8004 	str.w	r8, [r4, #4]
    5c26:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5c28:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5c2a:	3301      	adds	r3, #1
    5c2c:	6027      	str	r7, [r4, #0]
    5c2e:	3210      	adds	r2, #16
    5c30:	2b07      	cmp	r3, #7
    5c32:	9239      	str	r2, [sp, #228]	; 0xe4
    5c34:	f104 0408 	add.w	r4, r4, #8
    5c38:	9338      	str	r3, [sp, #224]	; 0xe0
    5c3a:	ddef      	ble.n	5c1c <_svfprintf_r+0x460>
    5c3c:	9809      	ldr	r0, [sp, #36]	; 0x24
    5c3e:	4659      	mov	r1, fp
    5c40:	aa37      	add	r2, sp, #220	; 0xdc
    5c42:	464c      	mov	r4, r9
    5c44:	f7ff fd2c 	bl	56a0 <__sprint_r>
    5c48:	2800      	cmp	r0, #0
    5c4a:	f47f af05 	bne.w	5a58 <_svfprintf_r+0x29c>
    5c4e:	3e10      	subs	r6, #16
    5c50:	2e10      	cmp	r6, #16
    5c52:	dce6      	bgt.n	5c22 <_svfprintf_r+0x466>
    5c54:	6066      	str	r6, [r4, #4]
    5c56:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5c58:	6027      	str	r7, [r4, #0]
    5c5a:	1c5a      	adds	r2, r3, #1
    5c5c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5c5e:	9238      	str	r2, [sp, #224]	; 0xe0
    5c60:	199b      	adds	r3, r3, r6
    5c62:	2a07      	cmp	r2, #7
    5c64:	9339      	str	r3, [sp, #228]	; 0xe4
    5c66:	f300 82ee 	bgt.w	6246 <_svfprintf_r+0xa8a>
    5c6a:	3408      	adds	r4, #8
    5c6c:	f41a 7f80 	tst.w	sl, #256	; 0x100
    5c70:	f040 8219 	bne.w	60a6 <_svfprintf_r+0x8ea>
    5c74:	990e      	ldr	r1, [sp, #56]	; 0x38
    5c76:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5c78:	6061      	str	r1, [r4, #4]
    5c7a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5c7c:	6022      	str	r2, [r4, #0]
    5c7e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5c80:	3301      	adds	r3, #1
    5c82:	9338      	str	r3, [sp, #224]	; 0xe0
    5c84:	1852      	adds	r2, r2, r1
    5c86:	2b07      	cmp	r3, #7
    5c88:	9239      	str	r2, [sp, #228]	; 0xe4
    5c8a:	f77f aeb1 	ble.w	59f0 <_svfprintf_r+0x234>
    5c8e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5c90:	4659      	mov	r1, fp
    5c92:	aa37      	add	r2, sp, #220	; 0xdc
    5c94:	f7ff fd04 	bl	56a0 <__sprint_r>
    5c98:	2800      	cmp	r0, #0
    5c9a:	f47f aedd 	bne.w	5a58 <_svfprintf_r+0x29c>
    5c9e:	f01a 0f04 	tst.w	sl, #4
    5ca2:	464b      	mov	r3, r9
    5ca4:	f47f aeaa 	bne.w	59fc <_svfprintf_r+0x240>
    5ca8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5caa:	980d      	ldr	r0, [sp, #52]	; 0x34
    5cac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5cae:	990c      	ldr	r1, [sp, #48]	; 0x30
    5cb0:	428a      	cmp	r2, r1
    5cb2:	bfac      	ite	ge
    5cb4:	1880      	addge	r0, r0, r2
    5cb6:	1840      	addlt	r0, r0, r1
    5cb8:	900d      	str	r0, [sp, #52]	; 0x34
    5cba:	2b00      	cmp	r3, #0
    5cbc:	f040 829e 	bne.w	61fc <_svfprintf_r+0xa40>
    5cc0:	2300      	movs	r3, #0
    5cc2:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    5cc6:	9338      	str	r3, [sp, #224]	; 0xe0
    5cc8:	464c      	mov	r4, r9
    5cca:	e5a1      	b.n	5810 <_svfprintf_r+0x54>
    5ccc:	9214      	str	r2, [sp, #80]	; 0x50
    5cce:	2a00      	cmp	r2, #0
    5cd0:	f000 8504 	beq.w	66dc <_svfprintf_r+0xf20>
    5cd4:	2001      	movs	r0, #1
    5cd6:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    5cda:	f04f 0100 	mov.w	r1, #0
    5cde:	aa2d      	add	r2, sp, #180	; 0xb4
    5ce0:	900b      	str	r0, [sp, #44]	; 0x2c
    5ce2:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    5ce6:	9211      	str	r2, [sp, #68]	; 0x44
    5ce8:	900e      	str	r0, [sp, #56]	; 0x38
    5cea:	2100      	movs	r1, #0
    5cec:	9115      	str	r1, [sp, #84]	; 0x54
    5cee:	e71f      	b.n	5b30 <_svfprintf_r+0x374>
    5cf0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5cf4:	2b00      	cmp	r3, #0
    5cf6:	f040 840c 	bne.w	6512 <_svfprintf_r+0xd56>
    5cfa:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cfc:	462b      	mov	r3, r5
    5cfe:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    5d02:	782a      	ldrb	r2, [r5, #0]
    5d04:	910a      	str	r1, [sp, #40]	; 0x28
    5d06:	e5c2      	b.n	588e <_svfprintf_r+0xd2>
    5d08:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d0a:	f04a 0a01 	orr.w	sl, sl, #1
    5d0e:	782a      	ldrb	r2, [r5, #0]
    5d10:	462b      	mov	r3, r5
    5d12:	910a      	str	r1, [sp, #40]	; 0x28
    5d14:	e5bb      	b.n	588e <_svfprintf_r+0xd2>
    5d16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5d18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5d1a:	681b      	ldr	r3, [r3, #0]
    5d1c:	1d11      	adds	r1, r2, #4
    5d1e:	2b00      	cmp	r3, #0
    5d20:	930c      	str	r3, [sp, #48]	; 0x30
    5d22:	f2c0 85b2 	blt.w	688a <_svfprintf_r+0x10ce>
    5d26:	782a      	ldrb	r2, [r5, #0]
    5d28:	462b      	mov	r3, r5
    5d2a:	910a      	str	r1, [sp, #40]	; 0x28
    5d2c:	e5af      	b.n	588e <_svfprintf_r+0xd2>
    5d2e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d30:	462b      	mov	r3, r5
    5d32:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    5d36:	782a      	ldrb	r2, [r5, #0]
    5d38:	910a      	str	r1, [sp, #40]	; 0x28
    5d3a:	e5a8      	b.n	588e <_svfprintf_r+0xd2>
    5d3c:	f04a 0a10 	orr.w	sl, sl, #16
    5d40:	9214      	str	r2, [sp, #80]	; 0x50
    5d42:	f01a 0f20 	tst.w	sl, #32
    5d46:	f000 8187 	beq.w	6058 <_svfprintf_r+0x89c>
    5d4a:	980a      	ldr	r0, [sp, #40]	; 0x28
    5d4c:	1dc3      	adds	r3, r0, #7
    5d4e:	f023 0307 	bic.w	r3, r3, #7
    5d52:	f103 0108 	add.w	r1, r3, #8
    5d56:	910a      	str	r1, [sp, #40]	; 0x28
    5d58:	e9d3 6700 	ldrd	r6, r7, [r3]
    5d5c:	2e00      	cmp	r6, #0
    5d5e:	f177 0000 	sbcs.w	r0, r7, #0
    5d62:	f2c0 8376 	blt.w	6452 <_svfprintf_r+0xc96>
    5d66:	ea56 0107 	orrs.w	r1, r6, r7
    5d6a:	f04f 0301 	mov.w	r3, #1
    5d6e:	bf0c      	ite	eq
    5d70:	2200      	moveq	r2, #0
    5d72:	2201      	movne	r2, #1
    5d74:	f1b8 0f00 	cmp.w	r8, #0
    5d78:	bfa8      	it	ge
    5d7a:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    5d7e:	f1b8 0f00 	cmp.w	r8, #0
    5d82:	bf18      	it	ne
    5d84:	f042 0201 	orrne.w	r2, r2, #1
    5d88:	2a00      	cmp	r2, #0
    5d8a:	f47f aea0 	bne.w	5ace <_svfprintf_r+0x312>
    5d8e:	2b00      	cmp	r3, #0
    5d90:	f040 81e5 	bne.w	615e <_svfprintf_r+0x9a2>
    5d94:	f01a 0f01 	tst.w	sl, #1
    5d98:	f000 81e1 	beq.w	615e <_svfprintf_r+0x9a2>
    5d9c:	2330      	movs	r3, #48	; 0x30
    5d9e:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    5da2:	ab2d      	add	r3, sp, #180	; 0xb4
    5da4:	2001      	movs	r0, #1
    5da6:	3327      	adds	r3, #39	; 0x27
    5da8:	900e      	str	r0, [sp, #56]	; 0x38
    5daa:	9311      	str	r3, [sp, #68]	; 0x44
    5dac:	e6b3      	b.n	5b16 <_svfprintf_r+0x35a>
    5dae:	f01a 0f08 	tst.w	sl, #8
    5db2:	9214      	str	r2, [sp, #80]	; 0x50
    5db4:	f000 83bf 	beq.w	6536 <_svfprintf_r+0xd7a>
    5db8:	980a      	ldr	r0, [sp, #40]	; 0x28
    5dba:	1dc3      	adds	r3, r0, #7
    5dbc:	f023 0307 	bic.w	r3, r3, #7
    5dc0:	f103 0108 	add.w	r1, r3, #8
    5dc4:	910a      	str	r1, [sp, #40]	; 0x28
    5dc6:	685e      	ldr	r6, [r3, #4]
    5dc8:	681f      	ldr	r7, [r3, #0]
    5dca:	9619      	str	r6, [sp, #100]	; 0x64
    5dcc:	9710      	str	r7, [sp, #64]	; 0x40
    5dce:	4638      	mov	r0, r7
    5dd0:	4631      	mov	r1, r6
    5dd2:	f005 f8bb 	bl	af4c <__isinfd>
    5dd6:	4603      	mov	r3, r0
    5dd8:	2800      	cmp	r0, #0
    5dda:	f000 8493 	beq.w	6704 <_svfprintf_r+0xf48>
    5dde:	4638      	mov	r0, r7
    5de0:	2200      	movs	r2, #0
    5de2:	2300      	movs	r3, #0
    5de4:	4631      	mov	r1, r6
    5de6:	f005 fca5 	bl	b734 <__aeabi_dcmplt>
    5dea:	2800      	cmp	r0, #0
    5dec:	f040 8415 	bne.w	661a <_svfprintf_r+0xe5e>
    5df0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5df4:	2003      	movs	r0, #3
    5df6:	f24c 22b0 	movw	r2, #49840	; 0xc2b0
    5dfa:	f24c 21ac 	movw	r1, #49836	; 0xc2ac
    5dfe:	900b      	str	r0, [sp, #44]	; 0x2c
    5e00:	9814      	ldr	r0, [sp, #80]	; 0x50
    5e02:	f2c0 0100 	movt	r1, #0
    5e06:	f2c0 0200 	movt	r2, #0
    5e0a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    5e0e:	2847      	cmp	r0, #71	; 0x47
    5e10:	bfd8      	it	le
    5e12:	460a      	movle	r2, r1
    5e14:	2103      	movs	r1, #3
    5e16:	9211      	str	r2, [sp, #68]	; 0x44
    5e18:	2200      	movs	r2, #0
    5e1a:	910e      	str	r1, [sp, #56]	; 0x38
    5e1c:	9215      	str	r2, [sp, #84]	; 0x54
    5e1e:	e683      	b.n	5b28 <_svfprintf_r+0x36c>
    5e20:	990a      	ldr	r1, [sp, #40]	; 0x28
    5e22:	f04a 0a08 	orr.w	sl, sl, #8
    5e26:	782a      	ldrb	r2, [r5, #0]
    5e28:	462b      	mov	r3, r5
    5e2a:	910a      	str	r1, [sp, #40]	; 0x28
    5e2c:	e52f      	b.n	588e <_svfprintf_r+0xd2>
    5e2e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5e30:	782a      	ldrb	r2, [r5, #0]
    5e32:	f04a 0a04 	orr.w	sl, sl, #4
    5e36:	462b      	mov	r3, r5
    5e38:	910a      	str	r1, [sp, #40]	; 0x28
    5e3a:	e528      	b.n	588e <_svfprintf_r+0xd2>
    5e3c:	462b      	mov	r3, r5
    5e3e:	f813 2b01 	ldrb.w	r2, [r3], #1
    5e42:	2a2a      	cmp	r2, #42	; 0x2a
    5e44:	f000 86cf 	beq.w	6be6 <_svfprintf_r+0x142a>
    5e48:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5e4c:	2909      	cmp	r1, #9
    5e4e:	bf88      	it	hi
    5e50:	f04f 0800 	movhi.w	r8, #0
    5e54:	d810      	bhi.n	5e78 <_svfprintf_r+0x6bc>
    5e56:	3502      	adds	r5, #2
    5e58:	f04f 0800 	mov.w	r8, #0
    5e5c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    5e60:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    5e64:	462b      	mov	r3, r5
    5e66:	3501      	adds	r5, #1
    5e68:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    5e6c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5e70:	2909      	cmp	r1, #9
    5e72:	d9f3      	bls.n	5e5c <_svfprintf_r+0x6a0>
    5e74:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    5e78:	461d      	mov	r5, r3
    5e7a:	e509      	b.n	5890 <_svfprintf_r+0xd4>
    5e7c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5e7e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    5e82:	782a      	ldrb	r2, [r5, #0]
    5e84:	462b      	mov	r3, r5
    5e86:	910a      	str	r1, [sp, #40]	; 0x28
    5e88:	e501      	b.n	588e <_svfprintf_r+0xd2>
    5e8a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5e8e:	2600      	movs	r6, #0
    5e90:	462b      	mov	r3, r5
    5e92:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    5e96:	f813 2b01 	ldrb.w	r2, [r3], #1
    5e9a:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    5e9e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5ea2:	461d      	mov	r5, r3
    5ea4:	2909      	cmp	r1, #9
    5ea6:	d9f3      	bls.n	5e90 <_svfprintf_r+0x6d4>
    5ea8:	960c      	str	r6, [sp, #48]	; 0x30
    5eaa:	461d      	mov	r5, r3
    5eac:	e4f0      	b.n	5890 <_svfprintf_r+0xd4>
    5eae:	bf00      	nop
    5eb0:	0000c288 	.word	0x0000c288
    5eb4:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    5eb8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5eba:	e734      	b.n	5d26 <_svfprintf_r+0x56a>
    5ebc:	782a      	ldrb	r2, [r5, #0]
    5ebe:	2a6c      	cmp	r2, #108	; 0x6c
    5ec0:	f000 8418 	beq.w	66f4 <_svfprintf_r+0xf38>
    5ec4:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ec6:	f04a 0a10 	orr.w	sl, sl, #16
    5eca:	462b      	mov	r3, r5
    5ecc:	910a      	str	r1, [sp, #40]	; 0x28
    5ece:	e4de      	b.n	588e <_svfprintf_r+0xd2>
    5ed0:	f01a 0f20 	tst.w	sl, #32
    5ed4:	f000 8323 	beq.w	651e <_svfprintf_r+0xd62>
    5ed8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5eda:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5edc:	680b      	ldr	r3, [r1, #0]
    5ede:	4610      	mov	r0, r2
    5ee0:	ea4f 71e0 	mov.w	r1, r0, asr #31
    5ee4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5ee6:	e9c3 0100 	strd	r0, r1, [r3]
    5eea:	f102 0a04 	add.w	sl, r2, #4
    5eee:	e48f      	b.n	5810 <_svfprintf_r+0x54>
    5ef0:	f01a 0320 	ands.w	r3, sl, #32
    5ef4:	9214      	str	r2, [sp, #80]	; 0x50
    5ef6:	f000 80c7 	beq.w	6088 <_svfprintf_r+0x8cc>
    5efa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5efc:	1dda      	adds	r2, r3, #7
    5efe:	2300      	movs	r3, #0
    5f00:	f022 0207 	bic.w	r2, r2, #7
    5f04:	f102 0008 	add.w	r0, r2, #8
    5f08:	900a      	str	r0, [sp, #40]	; 0x28
    5f0a:	e9d2 6700 	ldrd	r6, r7, [r2]
    5f0e:	ea56 0107 	orrs.w	r1, r6, r7
    5f12:	bf0c      	ite	eq
    5f14:	2200      	moveq	r2, #0
    5f16:	2201      	movne	r2, #1
    5f18:	e5c8      	b.n	5aac <_svfprintf_r+0x2f0>
    5f1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5f1c:	f24c 20bc 	movw	r0, #49852	; 0xc2bc
    5f20:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f22:	2378      	movs	r3, #120	; 0x78
    5f24:	f2c0 0000 	movt	r0, #0
    5f28:	9314      	str	r3, [sp, #80]	; 0x50
    5f2a:	6816      	ldr	r6, [r2, #0]
    5f2c:	3104      	adds	r1, #4
    5f2e:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    5f32:	f04a 0a02 	orr.w	sl, sl, #2
    5f36:	2330      	movs	r3, #48	; 0x30
    5f38:	1e32      	subs	r2, r6, #0
    5f3a:	bf18      	it	ne
    5f3c:	2201      	movne	r2, #1
    5f3e:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    5f42:	4636      	mov	r6, r6
    5f44:	f04f 0700 	mov.w	r7, #0
    5f48:	9017      	str	r0, [sp, #92]	; 0x5c
    5f4a:	2302      	movs	r3, #2
    5f4c:	910a      	str	r1, [sp, #40]	; 0x28
    5f4e:	e5ad      	b.n	5aac <_svfprintf_r+0x2f0>
    5f50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5f52:	9214      	str	r2, [sp, #80]	; 0x50
    5f54:	f04f 0200 	mov.w	r2, #0
    5f58:	1d18      	adds	r0, r3, #4
    5f5a:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    5f5e:	681b      	ldr	r3, [r3, #0]
    5f60:	900a      	str	r0, [sp, #40]	; 0x28
    5f62:	9311      	str	r3, [sp, #68]	; 0x44
    5f64:	2b00      	cmp	r3, #0
    5f66:	f000 854d 	beq.w	6a04 <_svfprintf_r+0x1248>
    5f6a:	f1b8 0f00 	cmp.w	r8, #0
    5f6e:	9811      	ldr	r0, [sp, #68]	; 0x44
    5f70:	f2c0 852a 	blt.w	69c8 <_svfprintf_r+0x120c>
    5f74:	2100      	movs	r1, #0
    5f76:	4642      	mov	r2, r8
    5f78:	f004 f8cc 	bl	a114 <memchr>
    5f7c:	4603      	mov	r3, r0
    5f7e:	2800      	cmp	r0, #0
    5f80:	f000 856e 	beq.w	6a60 <_svfprintf_r+0x12a4>
    5f84:	9811      	ldr	r0, [sp, #68]	; 0x44
    5f86:	1a1b      	subs	r3, r3, r0
    5f88:	930e      	str	r3, [sp, #56]	; 0x38
    5f8a:	4543      	cmp	r3, r8
    5f8c:	f340 8482 	ble.w	6894 <_svfprintf_r+0x10d8>
    5f90:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    5f94:	2100      	movs	r1, #0
    5f96:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    5f9a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5f9e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    5fa2:	9115      	str	r1, [sp, #84]	; 0x54
    5fa4:	e5c0      	b.n	5b28 <_svfprintf_r+0x36c>
    5fa6:	f01a 0f20 	tst.w	sl, #32
    5faa:	9214      	str	r2, [sp, #80]	; 0x50
    5fac:	d010      	beq.n	5fd0 <_svfprintf_r+0x814>
    5fae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5fb0:	1dda      	adds	r2, r3, #7
    5fb2:	2301      	movs	r3, #1
    5fb4:	e7a4      	b.n	5f00 <_svfprintf_r+0x744>
    5fb6:	990a      	ldr	r1, [sp, #40]	; 0x28
    5fb8:	f04a 0a20 	orr.w	sl, sl, #32
    5fbc:	782a      	ldrb	r2, [r5, #0]
    5fbe:	462b      	mov	r3, r5
    5fc0:	910a      	str	r1, [sp, #40]	; 0x28
    5fc2:	e464      	b.n	588e <_svfprintf_r+0xd2>
    5fc4:	f04a 0a10 	orr.w	sl, sl, #16
    5fc8:	9214      	str	r2, [sp, #80]	; 0x50
    5fca:	f01a 0f20 	tst.w	sl, #32
    5fce:	d1ee      	bne.n	5fae <_svfprintf_r+0x7f2>
    5fd0:	f01a 0f10 	tst.w	sl, #16
    5fd4:	f040 8254 	bne.w	6480 <_svfprintf_r+0xcc4>
    5fd8:	f01a 0f40 	tst.w	sl, #64	; 0x40
    5fdc:	f000 8250 	beq.w	6480 <_svfprintf_r+0xcc4>
    5fe0:	980a      	ldr	r0, [sp, #40]	; 0x28
    5fe2:	2301      	movs	r3, #1
    5fe4:	1d01      	adds	r1, r0, #4
    5fe6:	910a      	str	r1, [sp, #40]	; 0x28
    5fe8:	8806      	ldrh	r6, [r0, #0]
    5fea:	1e32      	subs	r2, r6, #0
    5fec:	bf18      	it	ne
    5fee:	2201      	movne	r2, #1
    5ff0:	4636      	mov	r6, r6
    5ff2:	f04f 0700 	mov.w	r7, #0
    5ff6:	e559      	b.n	5aac <_svfprintf_r+0x2f0>
    5ff8:	f01a 0f20 	tst.w	sl, #32
    5ffc:	9214      	str	r2, [sp, #80]	; 0x50
    5ffe:	f24c 2298 	movw	r2, #49816	; 0xc298
    6002:	f2c0 0200 	movt	r2, #0
    6006:	9217      	str	r2, [sp, #92]	; 0x5c
    6008:	f47f ad3d 	bne.w	5a86 <_svfprintf_r+0x2ca>
    600c:	f01a 0f10 	tst.w	sl, #16
    6010:	f040 822d 	bne.w	646e <_svfprintf_r+0xcb2>
    6014:	f01a 0f40 	tst.w	sl, #64	; 0x40
    6018:	f000 8229 	beq.w	646e <_svfprintf_r+0xcb2>
    601c:	990a      	ldr	r1, [sp, #40]	; 0x28
    601e:	1d0a      	adds	r2, r1, #4
    6020:	920a      	str	r2, [sp, #40]	; 0x28
    6022:	880e      	ldrh	r6, [r1, #0]
    6024:	4636      	mov	r6, r6
    6026:	f04f 0700 	mov.w	r7, #0
    602a:	e535      	b.n	5a98 <_svfprintf_r+0x2dc>
    602c:	9214      	str	r2, [sp, #80]	; 0x50
    602e:	2001      	movs	r0, #1
    6030:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6032:	f04f 0100 	mov.w	r1, #0
    6036:	900b      	str	r0, [sp, #44]	; 0x2c
    6038:	900e      	str	r0, [sp, #56]	; 0x38
    603a:	6813      	ldr	r3, [r2, #0]
    603c:	3204      	adds	r2, #4
    603e:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    6042:	920a      	str	r2, [sp, #40]	; 0x28
    6044:	aa2d      	add	r2, sp, #180	; 0xb4
    6046:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    604a:	9211      	str	r2, [sp, #68]	; 0x44
    604c:	e64d      	b.n	5cea <_svfprintf_r+0x52e>
    604e:	f01a 0f20 	tst.w	sl, #32
    6052:	9214      	str	r2, [sp, #80]	; 0x50
    6054:	f47f ae79 	bne.w	5d4a <_svfprintf_r+0x58e>
    6058:	f01a 0f10 	tst.w	sl, #16
    605c:	f040 81ed 	bne.w	643a <_svfprintf_r+0xc7e>
    6060:	f01a 0f40 	tst.w	sl, #64	; 0x40
    6064:	f000 81e9 	beq.w	643a <_svfprintf_r+0xc7e>
    6068:	980a      	ldr	r0, [sp, #40]	; 0x28
    606a:	1d01      	adds	r1, r0, #4
    606c:	910a      	str	r1, [sp, #40]	; 0x28
    606e:	f9b0 6000 	ldrsh.w	r6, [r0]
    6072:	4636      	mov	r6, r6
    6074:	ea4f 77e6 	mov.w	r7, r6, asr #31
    6078:	e670      	b.n	5d5c <_svfprintf_r+0x5a0>
    607a:	f04a 0a10 	orr.w	sl, sl, #16
    607e:	9214      	str	r2, [sp, #80]	; 0x50
    6080:	f01a 0320 	ands.w	r3, sl, #32
    6084:	f47f af39 	bne.w	5efa <_svfprintf_r+0x73e>
    6088:	f01a 0210 	ands.w	r2, sl, #16
    608c:	f000 825f 	beq.w	654e <_svfprintf_r+0xd92>
    6090:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6092:	1d10      	adds	r0, r2, #4
    6094:	900a      	str	r0, [sp, #40]	; 0x28
    6096:	6816      	ldr	r6, [r2, #0]
    6098:	1e32      	subs	r2, r6, #0
    609a:	bf18      	it	ne
    609c:	2201      	movne	r2, #1
    609e:	4636      	mov	r6, r6
    60a0:	f04f 0700 	mov.w	r7, #0
    60a4:	e502      	b.n	5aac <_svfprintf_r+0x2f0>
    60a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    60a8:	2b65      	cmp	r3, #101	; 0x65
    60aa:	f77f ac5a 	ble.w	5962 <_svfprintf_r+0x1a6>
    60ae:	9810      	ldr	r0, [sp, #64]	; 0x40
    60b0:	2200      	movs	r2, #0
    60b2:	2300      	movs	r3, #0
    60b4:	9919      	ldr	r1, [sp, #100]	; 0x64
    60b6:	f005 fb33 	bl	b720 <__aeabi_dcmpeq>
    60ba:	2800      	cmp	r0, #0
    60bc:	f000 80e1 	beq.w	6282 <_svfprintf_r+0xac6>
    60c0:	2301      	movs	r3, #1
    60c2:	6063      	str	r3, [r4, #4]
    60c4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    60c6:	f24c 23d8 	movw	r3, #49880	; 0xc2d8
    60ca:	f2c0 0300 	movt	r3, #0
    60ce:	6023      	str	r3, [r4, #0]
    60d0:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    60d2:	3201      	adds	r2, #1
    60d4:	9238      	str	r2, [sp, #224]	; 0xe0
    60d6:	3301      	adds	r3, #1
    60d8:	2a07      	cmp	r2, #7
    60da:	9339      	str	r3, [sp, #228]	; 0xe4
    60dc:	bfd8      	it	le
    60de:	f104 0308 	addle.w	r3, r4, #8
    60e2:	f300 829f 	bgt.w	6624 <_svfprintf_r+0xe68>
    60e6:	9a42      	ldr	r2, [sp, #264]	; 0x108
    60e8:	9818      	ldr	r0, [sp, #96]	; 0x60
    60ea:	4282      	cmp	r2, r0
    60ec:	db03      	blt.n	60f6 <_svfprintf_r+0x93a>
    60ee:	f01a 0f01 	tst.w	sl, #1
    60f2:	f43f ac7f 	beq.w	59f4 <_svfprintf_r+0x238>
    60f6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    60f8:	2201      	movs	r2, #1
    60fa:	605a      	str	r2, [r3, #4]
    60fc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    60fe:	6019      	str	r1, [r3, #0]
    6100:	9939      	ldr	r1, [sp, #228]	; 0xe4
    6102:	3201      	adds	r2, #1
    6104:	9238      	str	r2, [sp, #224]	; 0xe0
    6106:	3101      	adds	r1, #1
    6108:	2a07      	cmp	r2, #7
    610a:	9139      	str	r1, [sp, #228]	; 0xe4
    610c:	f300 83eb 	bgt.w	68e6 <_svfprintf_r+0x112a>
    6110:	3308      	adds	r3, #8
    6112:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6114:	1e56      	subs	r6, r2, #1
    6116:	2e00      	cmp	r6, #0
    6118:	f77f ac6c 	ble.w	59f4 <_svfprintf_r+0x238>
    611c:	2e10      	cmp	r6, #16
    611e:	4fa0      	ldr	r7, [pc, #640]	; (63a0 <_svfprintf_r+0xbe4>)
    6120:	f340 81e9 	ble.w	64f6 <_svfprintf_r+0xd3a>
    6124:	2410      	movs	r4, #16
    6126:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    612a:	e003      	b.n	6134 <_svfprintf_r+0x978>
    612c:	3e10      	subs	r6, #16
    612e:	2e10      	cmp	r6, #16
    6130:	f340 81e1 	ble.w	64f6 <_svfprintf_r+0xd3a>
    6134:	605c      	str	r4, [r3, #4]
    6136:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6138:	9939      	ldr	r1, [sp, #228]	; 0xe4
    613a:	3201      	adds	r2, #1
    613c:	601f      	str	r7, [r3, #0]
    613e:	3110      	adds	r1, #16
    6140:	2a07      	cmp	r2, #7
    6142:	9139      	str	r1, [sp, #228]	; 0xe4
    6144:	f103 0308 	add.w	r3, r3, #8
    6148:	9238      	str	r2, [sp, #224]	; 0xe0
    614a:	ddef      	ble.n	612c <_svfprintf_r+0x970>
    614c:	9809      	ldr	r0, [sp, #36]	; 0x24
    614e:	4659      	mov	r1, fp
    6150:	4642      	mov	r2, r8
    6152:	f7ff faa5 	bl	56a0 <__sprint_r>
    6156:	464b      	mov	r3, r9
    6158:	2800      	cmp	r0, #0
    615a:	d0e7      	beq.n	612c <_svfprintf_r+0x970>
    615c:	e47c      	b.n	5a58 <_svfprintf_r+0x29c>
    615e:	9916      	ldr	r1, [sp, #88]	; 0x58
    6160:	2200      	movs	r2, #0
    6162:	920e      	str	r2, [sp, #56]	; 0x38
    6164:	9111      	str	r1, [sp, #68]	; 0x44
    6166:	e4d6      	b.n	5b16 <_svfprintf_r+0x35a>
    6168:	990c      	ldr	r1, [sp, #48]	; 0x30
    616a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    616c:	1a8e      	subs	r6, r1, r2
    616e:	2e00      	cmp	r6, #0
    6170:	f77f ad48 	ble.w	5c04 <_svfprintf_r+0x448>
    6174:	2e10      	cmp	r6, #16
    6176:	4f8a      	ldr	r7, [pc, #552]	; (63a0 <_svfprintf_r+0xbe4>)
    6178:	bfc8      	it	gt
    617a:	f04f 0810 	movgt.w	r8, #16
    617e:	dc03      	bgt.n	6188 <_svfprintf_r+0x9cc>
    6180:	e01b      	b.n	61ba <_svfprintf_r+0x9fe>
    6182:	3e10      	subs	r6, #16
    6184:	2e10      	cmp	r6, #16
    6186:	dd18      	ble.n	61ba <_svfprintf_r+0x9fe>
    6188:	f8c4 8004 	str.w	r8, [r4, #4]
    618c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    618e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    6190:	3301      	adds	r3, #1
    6192:	6027      	str	r7, [r4, #0]
    6194:	3210      	adds	r2, #16
    6196:	2b07      	cmp	r3, #7
    6198:	9239      	str	r2, [sp, #228]	; 0xe4
    619a:	f104 0408 	add.w	r4, r4, #8
    619e:	9338      	str	r3, [sp, #224]	; 0xe0
    61a0:	ddef      	ble.n	6182 <_svfprintf_r+0x9c6>
    61a2:	9809      	ldr	r0, [sp, #36]	; 0x24
    61a4:	4659      	mov	r1, fp
    61a6:	aa37      	add	r2, sp, #220	; 0xdc
    61a8:	464c      	mov	r4, r9
    61aa:	f7ff fa79 	bl	56a0 <__sprint_r>
    61ae:	2800      	cmp	r0, #0
    61b0:	f47f ac52 	bne.w	5a58 <_svfprintf_r+0x29c>
    61b4:	3e10      	subs	r6, #16
    61b6:	2e10      	cmp	r6, #16
    61b8:	dce6      	bgt.n	6188 <_svfprintf_r+0x9cc>
    61ba:	6066      	str	r6, [r4, #4]
    61bc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    61be:	6027      	str	r7, [r4, #0]
    61c0:	1c5a      	adds	r2, r3, #1
    61c2:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    61c4:	9238      	str	r2, [sp, #224]	; 0xe0
    61c6:	199b      	adds	r3, r3, r6
    61c8:	2a07      	cmp	r2, #7
    61ca:	9339      	str	r3, [sp, #228]	; 0xe4
    61cc:	f300 8188 	bgt.w	64e0 <_svfprintf_r+0xd24>
    61d0:	3408      	adds	r4, #8
    61d2:	e517      	b.n	5c04 <_svfprintf_r+0x448>
    61d4:	605e      	str	r6, [r3, #4]
    61d6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    61d8:	601f      	str	r7, [r3, #0]
    61da:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    61dc:	3201      	adds	r2, #1
    61de:	9238      	str	r2, [sp, #224]	; 0xe0
    61e0:	18f3      	adds	r3, r6, r3
    61e2:	2a07      	cmp	r2, #7
    61e4:	9339      	str	r3, [sp, #228]	; 0xe4
    61e6:	f77f ad60 	ble.w	5caa <_svfprintf_r+0x4ee>
    61ea:	9809      	ldr	r0, [sp, #36]	; 0x24
    61ec:	4659      	mov	r1, fp
    61ee:	aa37      	add	r2, sp, #220	; 0xdc
    61f0:	f7ff fa56 	bl	56a0 <__sprint_r>
    61f4:	2800      	cmp	r0, #0
    61f6:	f43f ad57 	beq.w	5ca8 <_svfprintf_r+0x4ec>
    61fa:	e42d      	b.n	5a58 <_svfprintf_r+0x29c>
    61fc:	9809      	ldr	r0, [sp, #36]	; 0x24
    61fe:	4659      	mov	r1, fp
    6200:	aa37      	add	r2, sp, #220	; 0xdc
    6202:	f7ff fa4d 	bl	56a0 <__sprint_r>
    6206:	2800      	cmp	r0, #0
    6208:	f43f ad5a 	beq.w	5cc0 <_svfprintf_r+0x504>
    620c:	e424      	b.n	5a58 <_svfprintf_r+0x29c>
    620e:	f01a 0f01 	tst.w	sl, #1
    6212:	f47f abaa 	bne.w	596a <_svfprintf_r+0x1ae>
    6216:	2301      	movs	r3, #1
    6218:	6063      	str	r3, [r4, #4]
    621a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    621c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    621e:	3301      	adds	r3, #1
    6220:	9911      	ldr	r1, [sp, #68]	; 0x44
    6222:	3201      	adds	r2, #1
    6224:	2b07      	cmp	r3, #7
    6226:	9239      	str	r2, [sp, #228]	; 0xe4
    6228:	6021      	str	r1, [r4, #0]
    622a:	9338      	str	r3, [sp, #224]	; 0xe0
    622c:	f77f abd1 	ble.w	59d2 <_svfprintf_r+0x216>
    6230:	9809      	ldr	r0, [sp, #36]	; 0x24
    6232:	4659      	mov	r1, fp
    6234:	aa37      	add	r2, sp, #220	; 0xdc
    6236:	f7ff fa33 	bl	56a0 <__sprint_r>
    623a:	2800      	cmp	r0, #0
    623c:	f47f ac0c 	bne.w	5a58 <_svfprintf_r+0x29c>
    6240:	464c      	mov	r4, r9
    6242:	f7ff bbc7 	b.w	59d4 <_svfprintf_r+0x218>
    6246:	9809      	ldr	r0, [sp, #36]	; 0x24
    6248:	4659      	mov	r1, fp
    624a:	aa37      	add	r2, sp, #220	; 0xdc
    624c:	f7ff fa28 	bl	56a0 <__sprint_r>
    6250:	2800      	cmp	r0, #0
    6252:	f47f ac01 	bne.w	5a58 <_svfprintf_r+0x29c>
    6256:	464c      	mov	r4, r9
    6258:	e508      	b.n	5c6c <_svfprintf_r+0x4b0>
    625a:	9809      	ldr	r0, [sp, #36]	; 0x24
    625c:	4659      	mov	r1, fp
    625e:	aa37      	add	r2, sp, #220	; 0xdc
    6260:	f7ff fa1e 	bl	56a0 <__sprint_r>
    6264:	2800      	cmp	r0, #0
    6266:	f47f abf7 	bne.w	5a58 <_svfprintf_r+0x29c>
    626a:	464c      	mov	r4, r9
    626c:	e4b6      	b.n	5bdc <_svfprintf_r+0x420>
    626e:	9809      	ldr	r0, [sp, #36]	; 0x24
    6270:	4659      	mov	r1, fp
    6272:	aa37      	add	r2, sp, #220	; 0xdc
    6274:	f7ff fa14 	bl	56a0 <__sprint_r>
    6278:	2800      	cmp	r0, #0
    627a:	f47f abed 	bne.w	5a58 <_svfprintf_r+0x29c>
    627e:	464c      	mov	r4, r9
    6280:	e4bc      	b.n	5bfc <_svfprintf_r+0x440>
    6282:	9b42      	ldr	r3, [sp, #264]	; 0x108
    6284:	2b00      	cmp	r3, #0
    6286:	f340 81d9 	ble.w	663c <_svfprintf_r+0xe80>
    628a:	9918      	ldr	r1, [sp, #96]	; 0x60
    628c:	428b      	cmp	r3, r1
    628e:	f2c0 816f 	blt.w	6570 <_svfprintf_r+0xdb4>
    6292:	9a11      	ldr	r2, [sp, #68]	; 0x44
    6294:	6061      	str	r1, [r4, #4]
    6296:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    6298:	6022      	str	r2, [r4, #0]
    629a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    629c:	3301      	adds	r3, #1
    629e:	9338      	str	r3, [sp, #224]	; 0xe0
    62a0:	1852      	adds	r2, r2, r1
    62a2:	2b07      	cmp	r3, #7
    62a4:	9239      	str	r2, [sp, #228]	; 0xe4
    62a6:	bfd8      	it	le
    62a8:	f104 0308 	addle.w	r3, r4, #8
    62ac:	f300 83ba 	bgt.w	6a24 <_svfprintf_r+0x1268>
    62b0:	9c42      	ldr	r4, [sp, #264]	; 0x108
    62b2:	9818      	ldr	r0, [sp, #96]	; 0x60
    62b4:	1a24      	subs	r4, r4, r0
    62b6:	2c00      	cmp	r4, #0
    62b8:	f340 819b 	ble.w	65f2 <_svfprintf_r+0xe36>
    62bc:	2c10      	cmp	r4, #16
    62be:	4f38      	ldr	r7, [pc, #224]	; (63a0 <_svfprintf_r+0xbe4>)
    62c0:	f340 818b 	ble.w	65da <_svfprintf_r+0xe1e>
    62c4:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    62c8:	2610      	movs	r6, #16
    62ca:	46aa      	mov	sl, r5
    62cc:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    62d0:	9d09      	ldr	r5, [sp, #36]	; 0x24
    62d2:	e003      	b.n	62dc <_svfprintf_r+0xb20>
    62d4:	3c10      	subs	r4, #16
    62d6:	2c10      	cmp	r4, #16
    62d8:	f340 817c 	ble.w	65d4 <_svfprintf_r+0xe18>
    62dc:	605e      	str	r6, [r3, #4]
    62de:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    62e0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    62e2:	3201      	adds	r2, #1
    62e4:	601f      	str	r7, [r3, #0]
    62e6:	3110      	adds	r1, #16
    62e8:	2a07      	cmp	r2, #7
    62ea:	9139      	str	r1, [sp, #228]	; 0xe4
    62ec:	f103 0308 	add.w	r3, r3, #8
    62f0:	9238      	str	r2, [sp, #224]	; 0xe0
    62f2:	ddef      	ble.n	62d4 <_svfprintf_r+0xb18>
    62f4:	4628      	mov	r0, r5
    62f6:	4659      	mov	r1, fp
    62f8:	4642      	mov	r2, r8
    62fa:	f7ff f9d1 	bl	56a0 <__sprint_r>
    62fe:	464b      	mov	r3, r9
    6300:	2800      	cmp	r0, #0
    6302:	d0e7      	beq.n	62d4 <_svfprintf_r+0xb18>
    6304:	f7ff bba8 	b.w	5a58 <_svfprintf_r+0x29c>
    6308:	9816      	ldr	r0, [sp, #88]	; 0x58
    630a:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    630e:	4603      	mov	r3, r0
    6310:	9011      	str	r0, [sp, #68]	; 0x44
    6312:	0931      	lsrs	r1, r6, #4
    6314:	f006 020f 	and.w	r2, r6, #15
    6318:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    631c:	0938      	lsrs	r0, r7, #4
    631e:	f81c 2002 	ldrb.w	r2, [ip, r2]
    6322:	460e      	mov	r6, r1
    6324:	4607      	mov	r7, r0
    6326:	ea56 0107 	orrs.w	r1, r6, r7
    632a:	f803 2d01 	strb.w	r2, [r3, #-1]!
    632e:	d1f0      	bne.n	6312 <_svfprintf_r+0xb56>
    6330:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6332:	9311      	str	r3, [sp, #68]	; 0x44
    6334:	1ad2      	subs	r2, r2, r3
    6336:	920e      	str	r2, [sp, #56]	; 0x38
    6338:	f7ff bbed 	b.w	5b16 <_svfprintf_r+0x35a>
    633c:	2300      	movs	r3, #0
    633e:	2209      	movs	r2, #9
    6340:	42b2      	cmp	r2, r6
    6342:	eb73 0007 	sbcs.w	r0, r3, r7
    6346:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6348:	bf3e      	ittt	cc
    634a:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    634e:	46a0      	movcc	r8, r4
    6350:	461c      	movcc	r4, r3
    6352:	d21a      	bcs.n	638a <_svfprintf_r+0xbce>
    6354:	4630      	mov	r0, r6
    6356:	4639      	mov	r1, r7
    6358:	220a      	movs	r2, #10
    635a:	2300      	movs	r3, #0
    635c:	f005 fa3a 	bl	b7d4 <__aeabi_uldivmod>
    6360:	4630      	mov	r0, r6
    6362:	4639      	mov	r1, r7
    6364:	2300      	movs	r3, #0
    6366:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    636a:	220a      	movs	r2, #10
    636c:	f804 cd01 	strb.w	ip, [r4, #-1]!
    6370:	f005 fa30 	bl	b7d4 <__aeabi_uldivmod>
    6374:	4606      	mov	r6, r0
    6376:	460f      	mov	r7, r1
    6378:	2009      	movs	r0, #9
    637a:	2100      	movs	r1, #0
    637c:	42b0      	cmp	r0, r6
    637e:	41b9      	sbcs	r1, r7
    6380:	d3e8      	bcc.n	6354 <_svfprintf_r+0xb98>
    6382:	4623      	mov	r3, r4
    6384:	4644      	mov	r4, r8
    6386:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    638a:	1e5a      	subs	r2, r3, #1
    638c:	3630      	adds	r6, #48	; 0x30
    638e:	9211      	str	r2, [sp, #68]	; 0x44
    6390:	f803 6c01 	strb.w	r6, [r3, #-1]
    6394:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6396:	1a9b      	subs	r3, r3, r2
    6398:	930e      	str	r3, [sp, #56]	; 0x38
    639a:	f7ff bbbc 	b.w	5b16 <_svfprintf_r+0x35a>
    639e:	bf00      	nop
    63a0:	0000c288 	.word	0x0000c288
    63a4:	9809      	ldr	r0, [sp, #36]	; 0x24
    63a6:	4659      	mov	r1, fp
    63a8:	aa37      	add	r2, sp, #220	; 0xdc
    63aa:	f7ff f979 	bl	56a0 <__sprint_r>
    63ae:	2800      	cmp	r0, #0
    63b0:	f47f ab52 	bne.w	5a58 <_svfprintf_r+0x29c>
    63b4:	464c      	mov	r4, r9
    63b6:	f7ff bbff 	b.w	5bb8 <_svfprintf_r+0x3fc>
    63ba:	9818      	ldr	r0, [sp, #96]	; 0x60
    63bc:	1e46      	subs	r6, r0, #1
    63be:	2e00      	cmp	r6, #0
    63c0:	f77f ab08 	ble.w	59d4 <_svfprintf_r+0x218>
    63c4:	2e10      	cmp	r6, #16
    63c6:	4f9c      	ldr	r7, [pc, #624]	; (6638 <_svfprintf_r+0xe7c>)
    63c8:	bfc8      	it	gt
    63ca:	f04f 0810 	movgt.w	r8, #16
    63ce:	dc03      	bgt.n	63d8 <_svfprintf_r+0xc1c>
    63d0:	e01b      	b.n	640a <_svfprintf_r+0xc4e>
    63d2:	3e10      	subs	r6, #16
    63d4:	2e10      	cmp	r6, #16
    63d6:	dd18      	ble.n	640a <_svfprintf_r+0xc4e>
    63d8:	f8c4 8004 	str.w	r8, [r4, #4]
    63dc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    63de:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    63e0:	3301      	adds	r3, #1
    63e2:	6027      	str	r7, [r4, #0]
    63e4:	3210      	adds	r2, #16
    63e6:	2b07      	cmp	r3, #7
    63e8:	9239      	str	r2, [sp, #228]	; 0xe4
    63ea:	f104 0408 	add.w	r4, r4, #8
    63ee:	9338      	str	r3, [sp, #224]	; 0xe0
    63f0:	ddef      	ble.n	63d2 <_svfprintf_r+0xc16>
    63f2:	9809      	ldr	r0, [sp, #36]	; 0x24
    63f4:	4659      	mov	r1, fp
    63f6:	aa37      	add	r2, sp, #220	; 0xdc
    63f8:	464c      	mov	r4, r9
    63fa:	f7ff f951 	bl	56a0 <__sprint_r>
    63fe:	2800      	cmp	r0, #0
    6400:	f47f ab2a 	bne.w	5a58 <_svfprintf_r+0x29c>
    6404:	3e10      	subs	r6, #16
    6406:	2e10      	cmp	r6, #16
    6408:	dce6      	bgt.n	63d8 <_svfprintf_r+0xc1c>
    640a:	6066      	str	r6, [r4, #4]
    640c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    640e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    6410:	3301      	adds	r3, #1
    6412:	6027      	str	r7, [r4, #0]
    6414:	1992      	adds	r2, r2, r6
    6416:	2b07      	cmp	r3, #7
    6418:	9239      	str	r2, [sp, #228]	; 0xe4
    641a:	9338      	str	r3, [sp, #224]	; 0xe0
    641c:	f77f aad9 	ble.w	59d2 <_svfprintf_r+0x216>
    6420:	e706      	b.n	6230 <_svfprintf_r+0xa74>
    6422:	9814      	ldr	r0, [sp, #80]	; 0x50
    6424:	2130      	movs	r1, #48	; 0x30
    6426:	f04a 0a02 	orr.w	sl, sl, #2
    642a:	2201      	movs	r2, #1
    642c:	2302      	movs	r3, #2
    642e:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    6432:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    6436:	f7ff bb39 	b.w	5aac <_svfprintf_r+0x2f0>
    643a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    643c:	1d13      	adds	r3, r2, #4
    643e:	6816      	ldr	r6, [r2, #0]
    6440:	930a      	str	r3, [sp, #40]	; 0x28
    6442:	4636      	mov	r6, r6
    6444:	ea4f 77e6 	mov.w	r7, r6, asr #31
    6448:	2e00      	cmp	r6, #0
    644a:	f177 0000 	sbcs.w	r0, r7, #0
    644e:	f6bf ac8a 	bge.w	5d66 <_svfprintf_r+0x5aa>
    6452:	4276      	negs	r6, r6
    6454:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    6458:	232d      	movs	r3, #45	; 0x2d
    645a:	ea56 0207 	orrs.w	r2, r6, r7
    645e:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    6462:	bf0c      	ite	eq
    6464:	2200      	moveq	r2, #0
    6466:	2201      	movne	r2, #1
    6468:	2301      	movs	r3, #1
    646a:	f7ff bb23 	b.w	5ab4 <_svfprintf_r+0x2f8>
    646e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6470:	1d18      	adds	r0, r3, #4
    6472:	681e      	ldr	r6, [r3, #0]
    6474:	900a      	str	r0, [sp, #40]	; 0x28
    6476:	4636      	mov	r6, r6
    6478:	f04f 0700 	mov.w	r7, #0
    647c:	f7ff bb0c 	b.w	5a98 <_svfprintf_r+0x2dc>
    6480:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6482:	1d13      	adds	r3, r2, #4
    6484:	6816      	ldr	r6, [r2, #0]
    6486:	930a      	str	r3, [sp, #40]	; 0x28
    6488:	2301      	movs	r3, #1
    648a:	1e32      	subs	r2, r6, #0
    648c:	bf18      	it	ne
    648e:	2201      	movne	r2, #1
    6490:	4636      	mov	r6, r6
    6492:	f04f 0700 	mov.w	r7, #0
    6496:	f7ff bb09 	b.w	5aac <_svfprintf_r+0x2f0>
    649a:	9809      	ldr	r0, [sp, #36]	; 0x24
    649c:	4659      	mov	r1, fp
    649e:	aa37      	add	r2, sp, #220	; 0xdc
    64a0:	f7ff f8fe 	bl	56a0 <__sprint_r>
    64a4:	2800      	cmp	r0, #0
    64a6:	f47f aad7 	bne.w	5a58 <_svfprintf_r+0x29c>
    64aa:	464c      	mov	r4, r9
    64ac:	f7ff ba79 	b.w	59a2 <_svfprintf_r+0x1e6>
    64b0:	9809      	ldr	r0, [sp, #36]	; 0x24
    64b2:	4659      	mov	r1, fp
    64b4:	aa37      	add	r2, sp, #220	; 0xdc
    64b6:	f7ff f8f3 	bl	56a0 <__sprint_r>
    64ba:	2800      	cmp	r0, #0
    64bc:	f47f aacc 	bne.w	5a58 <_svfprintf_r+0x29c>
    64c0:	464c      	mov	r4, r9
    64c2:	f7ff ba60 	b.w	5986 <_svfprintf_r+0x1ca>
    64c6:	2830      	cmp	r0, #48	; 0x30
    64c8:	f000 8296 	beq.w	69f8 <_svfprintf_r+0x123c>
    64cc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    64ce:	2330      	movs	r3, #48	; 0x30
    64d0:	f802 3d01 	strb.w	r3, [r2, #-1]!
    64d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
    64d6:	9211      	str	r2, [sp, #68]	; 0x44
    64d8:	1a9b      	subs	r3, r3, r2
    64da:	930e      	str	r3, [sp, #56]	; 0x38
    64dc:	f7ff bb1b 	b.w	5b16 <_svfprintf_r+0x35a>
    64e0:	9809      	ldr	r0, [sp, #36]	; 0x24
    64e2:	4659      	mov	r1, fp
    64e4:	aa37      	add	r2, sp, #220	; 0xdc
    64e6:	f7ff f8db 	bl	56a0 <__sprint_r>
    64ea:	2800      	cmp	r0, #0
    64ec:	f47f aab4 	bne.w	5a58 <_svfprintf_r+0x29c>
    64f0:	464c      	mov	r4, r9
    64f2:	f7ff bb87 	b.w	5c04 <_svfprintf_r+0x448>
    64f6:	605e      	str	r6, [r3, #4]
    64f8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    64fa:	9939      	ldr	r1, [sp, #228]	; 0xe4
    64fc:	3201      	adds	r2, #1
    64fe:	601f      	str	r7, [r3, #0]
    6500:	1989      	adds	r1, r1, r6
    6502:	2a07      	cmp	r2, #7
    6504:	9139      	str	r1, [sp, #228]	; 0xe4
    6506:	9238      	str	r2, [sp, #224]	; 0xe0
    6508:	f73f abc1 	bgt.w	5c8e <_svfprintf_r+0x4d2>
    650c:	3308      	adds	r3, #8
    650e:	f7ff ba71 	b.w	59f4 <_svfprintf_r+0x238>
    6512:	990a      	ldr	r1, [sp, #40]	; 0x28
    6514:	462b      	mov	r3, r5
    6516:	782a      	ldrb	r2, [r5, #0]
    6518:	910a      	str	r1, [sp, #40]	; 0x28
    651a:	f7ff b9b8 	b.w	588e <_svfprintf_r+0xd2>
    651e:	f01a 0f10 	tst.w	sl, #16
    6522:	f000 81cd 	beq.w	68c0 <_svfprintf_r+0x1104>
    6526:	980a      	ldr	r0, [sp, #40]	; 0x28
    6528:	990d      	ldr	r1, [sp, #52]	; 0x34
    652a:	f100 0a04 	add.w	sl, r0, #4
    652e:	6803      	ldr	r3, [r0, #0]
    6530:	6019      	str	r1, [r3, #0]
    6532:	f7ff b96d 	b.w	5810 <_svfprintf_r+0x54>
    6536:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6538:	1dd3      	adds	r3, r2, #7
    653a:	f023 0307 	bic.w	r3, r3, #7
    653e:	f103 0008 	add.w	r0, r3, #8
    6542:	900a      	str	r0, [sp, #40]	; 0x28
    6544:	685e      	ldr	r6, [r3, #4]
    6546:	681f      	ldr	r7, [r3, #0]
    6548:	9619      	str	r6, [sp, #100]	; 0x64
    654a:	9710      	str	r7, [sp, #64]	; 0x40
    654c:	e43f      	b.n	5dce <_svfprintf_r+0x612>
    654e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    6552:	f000 81a9 	beq.w	68a8 <_svfprintf_r+0x10ec>
    6556:	990a      	ldr	r1, [sp, #40]	; 0x28
    6558:	4613      	mov	r3, r2
    655a:	1d0a      	adds	r2, r1, #4
    655c:	920a      	str	r2, [sp, #40]	; 0x28
    655e:	880e      	ldrh	r6, [r1, #0]
    6560:	1e32      	subs	r2, r6, #0
    6562:	bf18      	it	ne
    6564:	2201      	movne	r2, #1
    6566:	4636      	mov	r6, r6
    6568:	f04f 0700 	mov.w	r7, #0
    656c:	f7ff ba9e 	b.w	5aac <_svfprintf_r+0x2f0>
    6570:	9a11      	ldr	r2, [sp, #68]	; 0x44
    6572:	6063      	str	r3, [r4, #4]
    6574:	9938      	ldr	r1, [sp, #224]	; 0xe0
    6576:	6022      	str	r2, [r4, #0]
    6578:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    657a:	3101      	adds	r1, #1
    657c:	9138      	str	r1, [sp, #224]	; 0xe0
    657e:	18d3      	adds	r3, r2, r3
    6580:	2907      	cmp	r1, #7
    6582:	9339      	str	r3, [sp, #228]	; 0xe4
    6584:	f300 8262 	bgt.w	6a4c <_svfprintf_r+0x1290>
    6588:	3408      	adds	r4, #8
    658a:	2301      	movs	r3, #1
    658c:	9e42      	ldr	r6, [sp, #264]	; 0x108
    658e:	6063      	str	r3, [r4, #4]
    6590:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    6592:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    6594:	3301      	adds	r3, #1
    6596:	981b      	ldr	r0, [sp, #108]	; 0x6c
    6598:	3201      	adds	r2, #1
    659a:	2b07      	cmp	r3, #7
    659c:	9338      	str	r3, [sp, #224]	; 0xe0
    659e:	bfd8      	it	le
    65a0:	f104 0308 	addle.w	r3, r4, #8
    65a4:	6020      	str	r0, [r4, #0]
    65a6:	9239      	str	r2, [sp, #228]	; 0xe4
    65a8:	f300 8246 	bgt.w	6a38 <_svfprintf_r+0x127c>
    65ac:	9a42      	ldr	r2, [sp, #264]	; 0x108
    65ae:	9911      	ldr	r1, [sp, #68]	; 0x44
    65b0:	9818      	ldr	r0, [sp, #96]	; 0x60
    65b2:	198e      	adds	r6, r1, r6
    65b4:	601e      	str	r6, [r3, #0]
    65b6:	1a81      	subs	r1, r0, r2
    65b8:	6059      	str	r1, [r3, #4]
    65ba:	9939      	ldr	r1, [sp, #228]	; 0xe4
    65bc:	1a8a      	subs	r2, r1, r2
    65be:	9938      	ldr	r1, [sp, #224]	; 0xe0
    65c0:	1812      	adds	r2, r2, r0
    65c2:	9239      	str	r2, [sp, #228]	; 0xe4
    65c4:	3101      	adds	r1, #1
    65c6:	9138      	str	r1, [sp, #224]	; 0xe0
    65c8:	2907      	cmp	r1, #7
    65ca:	f73f ab60 	bgt.w	5c8e <_svfprintf_r+0x4d2>
    65ce:	3308      	adds	r3, #8
    65d0:	f7ff ba10 	b.w	59f4 <_svfprintf_r+0x238>
    65d4:	4655      	mov	r5, sl
    65d6:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    65da:	605c      	str	r4, [r3, #4]
    65dc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    65de:	9939      	ldr	r1, [sp, #228]	; 0xe4
    65e0:	3201      	adds	r2, #1
    65e2:	601f      	str	r7, [r3, #0]
    65e4:	1909      	adds	r1, r1, r4
    65e6:	2a07      	cmp	r2, #7
    65e8:	9139      	str	r1, [sp, #228]	; 0xe4
    65ea:	9238      	str	r2, [sp, #224]	; 0xe0
    65ec:	f300 827f 	bgt.w	6aee <_svfprintf_r+0x1332>
    65f0:	3308      	adds	r3, #8
    65f2:	f01a 0f01 	tst.w	sl, #1
    65f6:	f43f a9fd 	beq.w	59f4 <_svfprintf_r+0x238>
    65fa:	991b      	ldr	r1, [sp, #108]	; 0x6c
    65fc:	2201      	movs	r2, #1
    65fe:	605a      	str	r2, [r3, #4]
    6600:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6602:	6019      	str	r1, [r3, #0]
    6604:	9939      	ldr	r1, [sp, #228]	; 0xe4
    6606:	3201      	adds	r2, #1
    6608:	9238      	str	r2, [sp, #224]	; 0xe0
    660a:	3101      	adds	r1, #1
    660c:	2a07      	cmp	r2, #7
    660e:	9139      	str	r1, [sp, #228]	; 0xe4
    6610:	f73f ab3d 	bgt.w	5c8e <_svfprintf_r+0x4d2>
    6614:	3308      	adds	r3, #8
    6616:	f7ff b9ed 	b.w	59f4 <_svfprintf_r+0x238>
    661a:	232d      	movs	r3, #45	; 0x2d
    661c:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    6620:	f7ff bbe8 	b.w	5df4 <_svfprintf_r+0x638>
    6624:	9809      	ldr	r0, [sp, #36]	; 0x24
    6626:	4659      	mov	r1, fp
    6628:	aa37      	add	r2, sp, #220	; 0xdc
    662a:	f7ff f839 	bl	56a0 <__sprint_r>
    662e:	2800      	cmp	r0, #0
    6630:	f47f aa12 	bne.w	5a58 <_svfprintf_r+0x29c>
    6634:	464b      	mov	r3, r9
    6636:	e556      	b.n	60e6 <_svfprintf_r+0x92a>
    6638:	0000c288 	.word	0x0000c288
    663c:	2301      	movs	r3, #1
    663e:	6063      	str	r3, [r4, #4]
    6640:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6642:	f24c 23d8 	movw	r3, #49880	; 0xc2d8
    6646:	f2c0 0300 	movt	r3, #0
    664a:	6023      	str	r3, [r4, #0]
    664c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    664e:	3201      	adds	r2, #1
    6650:	9238      	str	r2, [sp, #224]	; 0xe0
    6652:	3301      	adds	r3, #1
    6654:	2a07      	cmp	r2, #7
    6656:	9339      	str	r3, [sp, #228]	; 0xe4
    6658:	bfd8      	it	le
    665a:	f104 0308 	addle.w	r3, r4, #8
    665e:	f300 8173 	bgt.w	6948 <_svfprintf_r+0x118c>
    6662:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6664:	b92a      	cbnz	r2, 6672 <_svfprintf_r+0xeb6>
    6666:	9818      	ldr	r0, [sp, #96]	; 0x60
    6668:	b918      	cbnz	r0, 6672 <_svfprintf_r+0xeb6>
    666a:	f01a 0f01 	tst.w	sl, #1
    666e:	f43f a9c1 	beq.w	59f4 <_svfprintf_r+0x238>
    6672:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6674:	2201      	movs	r2, #1
    6676:	605a      	str	r2, [r3, #4]
    6678:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    667a:	6019      	str	r1, [r3, #0]
    667c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    667e:	3201      	adds	r2, #1
    6680:	9238      	str	r2, [sp, #224]	; 0xe0
    6682:	3101      	adds	r1, #1
    6684:	2a07      	cmp	r2, #7
    6686:	9139      	str	r1, [sp, #228]	; 0xe4
    6688:	f300 8168 	bgt.w	695c <_svfprintf_r+0x11a0>
    668c:	3308      	adds	r3, #8
    668e:	9c42      	ldr	r4, [sp, #264]	; 0x108
    6690:	4264      	negs	r4, r4
    6692:	2c00      	cmp	r4, #0
    6694:	f340 8187 	ble.w	69a6 <_svfprintf_r+0x11ea>
    6698:	2c10      	cmp	r4, #16
    669a:	4f9e      	ldr	r7, [pc, #632]	; (6914 <_svfprintf_r+0x1158>)
    669c:	f340 81a0 	ble.w	69e0 <_svfprintf_r+0x1224>
    66a0:	2610      	movs	r6, #16
    66a2:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    66a6:	e003      	b.n	66b0 <_svfprintf_r+0xef4>
    66a8:	3c10      	subs	r4, #16
    66aa:	2c10      	cmp	r4, #16
    66ac:	f340 8198 	ble.w	69e0 <_svfprintf_r+0x1224>
    66b0:	605e      	str	r6, [r3, #4]
    66b2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    66b4:	9939      	ldr	r1, [sp, #228]	; 0xe4
    66b6:	3201      	adds	r2, #1
    66b8:	601f      	str	r7, [r3, #0]
    66ba:	3110      	adds	r1, #16
    66bc:	2a07      	cmp	r2, #7
    66be:	9139      	str	r1, [sp, #228]	; 0xe4
    66c0:	f103 0308 	add.w	r3, r3, #8
    66c4:	9238      	str	r2, [sp, #224]	; 0xe0
    66c6:	ddef      	ble.n	66a8 <_svfprintf_r+0xeec>
    66c8:	9809      	ldr	r0, [sp, #36]	; 0x24
    66ca:	4659      	mov	r1, fp
    66cc:	4642      	mov	r2, r8
    66ce:	f7fe ffe7 	bl	56a0 <__sprint_r>
    66d2:	464b      	mov	r3, r9
    66d4:	2800      	cmp	r0, #0
    66d6:	d0e7      	beq.n	66a8 <_svfprintf_r+0xeec>
    66d8:	f7ff b9be 	b.w	5a58 <_svfprintf_r+0x29c>
    66dc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    66de:	465e      	mov	r6, fp
    66e0:	2b00      	cmp	r3, #0
    66e2:	f43f a9ba 	beq.w	5a5a <_svfprintf_r+0x29e>
    66e6:	9809      	ldr	r0, [sp, #36]	; 0x24
    66e8:	4659      	mov	r1, fp
    66ea:	aa37      	add	r2, sp, #220	; 0xdc
    66ec:	f7fe ffd8 	bl	56a0 <__sprint_r>
    66f0:	f7ff b9b3 	b.w	5a5a <_svfprintf_r+0x29e>
    66f4:	990a      	ldr	r1, [sp, #40]	; 0x28
    66f6:	f04a 0a20 	orr.w	sl, sl, #32
    66fa:	786a      	ldrb	r2, [r5, #1]
    66fc:	1c6b      	adds	r3, r5, #1
    66fe:	910a      	str	r1, [sp, #40]	; 0x28
    6700:	f7ff b8c5 	b.w	588e <_svfprintf_r+0xd2>
    6704:	4638      	mov	r0, r7
    6706:	4631      	mov	r1, r6
    6708:	9308      	str	r3, [sp, #32]
    670a:	f004 fc31 	bl	af70 <__isnand>
    670e:	9b08      	ldr	r3, [sp, #32]
    6710:	2800      	cmp	r0, #0
    6712:	f040 8101 	bne.w	6918 <_svfprintf_r+0x115c>
    6716:	f1b8 3fff 	cmp.w	r8, #4294967295
    671a:	bf08      	it	eq
    671c:	f108 0807 	addeq.w	r8, r8, #7
    6720:	d00e      	beq.n	6740 <_svfprintf_r+0xf84>
    6722:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6724:	2a67      	cmp	r2, #103	; 0x67
    6726:	bf14      	ite	ne
    6728:	2300      	movne	r3, #0
    672a:	2301      	moveq	r3, #1
    672c:	2a47      	cmp	r2, #71	; 0x47
    672e:	bf08      	it	eq
    6730:	f043 0301 	orreq.w	r3, r3, #1
    6734:	b123      	cbz	r3, 6740 <_svfprintf_r+0xf84>
    6736:	f1b8 0f00 	cmp.w	r8, #0
    673a:	bf08      	it	eq
    673c:	f04f 0801 	moveq.w	r8, #1
    6740:	4633      	mov	r3, r6
    6742:	463a      	mov	r2, r7
    6744:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    6748:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    674c:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    674e:	2b00      	cmp	r3, #0
    6750:	f2c0 820a 	blt.w	6b68 <_svfprintf_r+0x13ac>
    6754:	2300      	movs	r3, #0
    6756:	9315      	str	r3, [sp, #84]	; 0x54
    6758:	9914      	ldr	r1, [sp, #80]	; 0x50
    675a:	2966      	cmp	r1, #102	; 0x66
    675c:	bf14      	ite	ne
    675e:	2300      	movne	r3, #0
    6760:	2301      	moveq	r3, #1
    6762:	2946      	cmp	r1, #70	; 0x46
    6764:	bf08      	it	eq
    6766:	f043 0301 	orreq.w	r3, r3, #1
    676a:	9312      	str	r3, [sp, #72]	; 0x48
    676c:	2b00      	cmp	r3, #0
    676e:	f000 818a 	beq.w	6a86 <_svfprintf_r+0x12ca>
    6772:	2303      	movs	r3, #3
    6774:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    6778:	990b      	ldr	r1, [sp, #44]	; 0x2c
    677a:	970e      	str	r7, [sp, #56]	; 0x38
    677c:	960f      	str	r6, [sp, #60]	; 0x3c
    677e:	9300      	str	r3, [sp, #0]
    6780:	9809      	ldr	r0, [sp, #36]	; 0x24
    6782:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    6786:	9101      	str	r1, [sp, #4]
    6788:	a942      	add	r1, sp, #264	; 0x108
    678a:	9102      	str	r1, [sp, #8]
    678c:	a941      	add	r1, sp, #260	; 0x104
    678e:	9103      	str	r1, [sp, #12]
    6790:	a940      	add	r1, sp, #256	; 0x100
    6792:	9104      	str	r1, [sp, #16]
    6794:	f002 f80c 	bl	87b0 <_dtoa_r>
    6798:	9a14      	ldr	r2, [sp, #80]	; 0x50
    679a:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    679e:	bf18      	it	ne
    67a0:	2301      	movne	r3, #1
    67a2:	2a47      	cmp	r2, #71	; 0x47
    67a4:	bf0c      	ite	eq
    67a6:	2300      	moveq	r3, #0
    67a8:	f003 0301 	andne.w	r3, r3, #1
    67ac:	9011      	str	r0, [sp, #68]	; 0x44
    67ae:	b92b      	cbnz	r3, 67bc <_svfprintf_r+0x1000>
    67b0:	f01a 0f01 	tst.w	sl, #1
    67b4:	bf08      	it	eq
    67b6:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    67ba:	d01a      	beq.n	67f2 <_svfprintf_r+0x1036>
    67bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    67be:	980b      	ldr	r0, [sp, #44]	; 0x2c
    67c0:	9912      	ldr	r1, [sp, #72]	; 0x48
    67c2:	eb03 0c00 	add.w	ip, r3, r0
    67c6:	b129      	cbz	r1, 67d4 <_svfprintf_r+0x1018>
    67c8:	781b      	ldrb	r3, [r3, #0]
    67ca:	2b30      	cmp	r3, #48	; 0x30
    67cc:	f000 80d0 	beq.w	6970 <_svfprintf_r+0x11b4>
    67d0:	9b42      	ldr	r3, [sp, #264]	; 0x108
    67d2:	449c      	add	ip, r3
    67d4:	4638      	mov	r0, r7
    67d6:	2200      	movs	r2, #0
    67d8:	2300      	movs	r3, #0
    67da:	4631      	mov	r1, r6
    67dc:	f8cd c020 	str.w	ip, [sp, #32]
    67e0:	f004 ff9e 	bl	b720 <__aeabi_dcmpeq>
    67e4:	f8dd c020 	ldr.w	ip, [sp, #32]
    67e8:	2800      	cmp	r0, #0
    67ea:	f000 8173 	beq.w	6ad4 <_svfprintf_r+0x1318>
    67ee:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    67f2:	9814      	ldr	r0, [sp, #80]	; 0x50
    67f4:	9911      	ldr	r1, [sp, #68]	; 0x44
    67f6:	2867      	cmp	r0, #103	; 0x67
    67f8:	bf14      	ite	ne
    67fa:	2300      	movne	r3, #0
    67fc:	2301      	moveq	r3, #1
    67fe:	2847      	cmp	r0, #71	; 0x47
    6800:	bf08      	it	eq
    6802:	f043 0301 	orreq.w	r3, r3, #1
    6806:	ebc1 010c 	rsb	r1, r1, ip
    680a:	9118      	str	r1, [sp, #96]	; 0x60
    680c:	2b00      	cmp	r3, #0
    680e:	f000 814a 	beq.w	6aa6 <_svfprintf_r+0x12ea>
    6812:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6814:	f112 0f03 	cmn.w	r2, #3
    6818:	920e      	str	r2, [sp, #56]	; 0x38
    681a:	db02      	blt.n	6822 <_svfprintf_r+0x1066>
    681c:	4590      	cmp	r8, r2
    681e:	f280 814b 	bge.w	6ab8 <_svfprintf_r+0x12fc>
    6822:	9b14      	ldr	r3, [sp, #80]	; 0x50
    6824:	3b02      	subs	r3, #2
    6826:	9314      	str	r3, [sp, #80]	; 0x50
    6828:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    682a:	9814      	ldr	r0, [sp, #80]	; 0x50
    682c:	1e53      	subs	r3, r2, #1
    682e:	9342      	str	r3, [sp, #264]	; 0x108
    6830:	2b00      	cmp	r3, #0
    6832:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    6836:	f2c0 81d1 	blt.w	6bdc <_svfprintf_r+0x1420>
    683a:	222b      	movs	r2, #43	; 0x2b
    683c:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    6840:	2b09      	cmp	r3, #9
    6842:	f300 8162 	bgt.w	6b0a <_svfprintf_r+0x134e>
    6846:	a93f      	add	r1, sp, #252	; 0xfc
    6848:	3330      	adds	r3, #48	; 0x30
    684a:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    684e:	2330      	movs	r3, #48	; 0x30
    6850:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    6854:	ab3e      	add	r3, sp, #248	; 0xf8
    6856:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6858:	1acb      	subs	r3, r1, r3
    685a:	9918      	ldr	r1, [sp, #96]	; 0x60
    685c:	931a      	str	r3, [sp, #104]	; 0x68
    685e:	1859      	adds	r1, r3, r1
    6860:	2a01      	cmp	r2, #1
    6862:	910e      	str	r1, [sp, #56]	; 0x38
    6864:	f340 81cc 	ble.w	6c00 <_svfprintf_r+0x1444>
    6868:	980e      	ldr	r0, [sp, #56]	; 0x38
    686a:	3001      	adds	r0, #1
    686c:	900e      	str	r0, [sp, #56]	; 0x38
    686e:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    6872:	910b      	str	r1, [sp, #44]	; 0x2c
    6874:	9b15      	ldr	r3, [sp, #84]	; 0x54
    6876:	2b00      	cmp	r3, #0
    6878:	f000 80fd 	beq.w	6a76 <_svfprintf_r+0x12ba>
    687c:	232d      	movs	r3, #45	; 0x2d
    687e:	2000      	movs	r0, #0
    6880:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    6884:	9015      	str	r0, [sp, #84]	; 0x54
    6886:	f7ff b950 	b.w	5b2a <_svfprintf_r+0x36e>
    688a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    688c:	425b      	negs	r3, r3
    688e:	930c      	str	r3, [sp, #48]	; 0x30
    6890:	f7ff bace 	b.w	5e30 <_svfprintf_r+0x674>
    6894:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6896:	2000      	movs	r0, #0
    6898:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    689c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    68a0:	9015      	str	r0, [sp, #84]	; 0x54
    68a2:	920b      	str	r2, [sp, #44]	; 0x2c
    68a4:	f7ff b940 	b.w	5b28 <_svfprintf_r+0x36c>
    68a8:	980a      	ldr	r0, [sp, #40]	; 0x28
    68aa:	1d01      	adds	r1, r0, #4
    68ac:	910a      	str	r1, [sp, #40]	; 0x28
    68ae:	6806      	ldr	r6, [r0, #0]
    68b0:	1e32      	subs	r2, r6, #0
    68b2:	bf18      	it	ne
    68b4:	2201      	movne	r2, #1
    68b6:	4636      	mov	r6, r6
    68b8:	f04f 0700 	mov.w	r7, #0
    68bc:	f7ff b8f6 	b.w	5aac <_svfprintf_r+0x2f0>
    68c0:	f01a 0f40 	tst.w	sl, #64	; 0x40
    68c4:	bf17      	itett	ne
    68c6:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    68c8:	990a      	ldreq	r1, [sp, #40]	; 0x28
    68ca:	980d      	ldrne	r0, [sp, #52]	; 0x34
    68cc:	f102 0a04 	addne.w	sl, r2, #4
    68d0:	bf11      	iteee	ne
    68d2:	6813      	ldrne	r3, [r2, #0]
    68d4:	f101 0a04 	addeq.w	sl, r1, #4
    68d8:	680b      	ldreq	r3, [r1, #0]
    68da:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    68dc:	bf14      	ite	ne
    68de:	8018      	strhne	r0, [r3, #0]
    68e0:	601a      	streq	r2, [r3, #0]
    68e2:	f7fe bf95 	b.w	5810 <_svfprintf_r+0x54>
    68e6:	9809      	ldr	r0, [sp, #36]	; 0x24
    68e8:	4659      	mov	r1, fp
    68ea:	aa37      	add	r2, sp, #220	; 0xdc
    68ec:	f7fe fed8 	bl	56a0 <__sprint_r>
    68f0:	2800      	cmp	r0, #0
    68f2:	f47f a8b1 	bne.w	5a58 <_svfprintf_r+0x29c>
    68f6:	464b      	mov	r3, r9
    68f8:	e40b      	b.n	6112 <_svfprintf_r+0x956>
    68fa:	9809      	ldr	r0, [sp, #36]	; 0x24
    68fc:	2140      	movs	r1, #64	; 0x40
    68fe:	f7fe f9c3 	bl	4c88 <_malloc_r>
    6902:	6030      	str	r0, [r6, #0]
    6904:	6130      	str	r0, [r6, #16]
    6906:	2800      	cmp	r0, #0
    6908:	f000 818d 	beq.w	6c26 <_svfprintf_r+0x146a>
    690c:	2340      	movs	r3, #64	; 0x40
    690e:	6173      	str	r3, [r6, #20]
    6910:	f7fe bf67 	b.w	57e2 <_svfprintf_r+0x26>
    6914:	0000c288 	.word	0x0000c288
    6918:	2003      	movs	r0, #3
    691a:	f24c 22b8 	movw	r2, #49848	; 0xc2b8
    691e:	f24c 21b4 	movw	r1, #49844	; 0xc2b4
    6922:	900b      	str	r0, [sp, #44]	; 0x2c
    6924:	9814      	ldr	r0, [sp, #80]	; 0x50
    6926:	f2c0 0100 	movt	r1, #0
    692a:	f2c0 0200 	movt	r2, #0
    692e:	9315      	str	r3, [sp, #84]	; 0x54
    6930:	2847      	cmp	r0, #71	; 0x47
    6932:	bfd8      	it	le
    6934:	460a      	movle	r2, r1
    6936:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    693a:	2103      	movs	r1, #3
    693c:	9211      	str	r2, [sp, #68]	; 0x44
    693e:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6942:	910e      	str	r1, [sp, #56]	; 0x38
    6944:	f7ff b8f0 	b.w	5b28 <_svfprintf_r+0x36c>
    6948:	9809      	ldr	r0, [sp, #36]	; 0x24
    694a:	4659      	mov	r1, fp
    694c:	aa37      	add	r2, sp, #220	; 0xdc
    694e:	f7fe fea7 	bl	56a0 <__sprint_r>
    6952:	2800      	cmp	r0, #0
    6954:	f47f a880 	bne.w	5a58 <_svfprintf_r+0x29c>
    6958:	464b      	mov	r3, r9
    695a:	e682      	b.n	6662 <_svfprintf_r+0xea6>
    695c:	9809      	ldr	r0, [sp, #36]	; 0x24
    695e:	4659      	mov	r1, fp
    6960:	aa37      	add	r2, sp, #220	; 0xdc
    6962:	f7fe fe9d 	bl	56a0 <__sprint_r>
    6966:	2800      	cmp	r0, #0
    6968:	f47f a876 	bne.w	5a58 <_svfprintf_r+0x29c>
    696c:	464b      	mov	r3, r9
    696e:	e68e      	b.n	668e <_svfprintf_r+0xed2>
    6970:	4638      	mov	r0, r7
    6972:	2200      	movs	r2, #0
    6974:	2300      	movs	r3, #0
    6976:	4631      	mov	r1, r6
    6978:	f8cd c020 	str.w	ip, [sp, #32]
    697c:	f004 fed0 	bl	b720 <__aeabi_dcmpeq>
    6980:	f8dd c020 	ldr.w	ip, [sp, #32]
    6984:	2800      	cmp	r0, #0
    6986:	f47f af23 	bne.w	67d0 <_svfprintf_r+0x1014>
    698a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    698c:	f1c2 0301 	rsb	r3, r2, #1
    6990:	9342      	str	r3, [sp, #264]	; 0x108
    6992:	e71e      	b.n	67d2 <_svfprintf_r+0x1016>
    6994:	9809      	ldr	r0, [sp, #36]	; 0x24
    6996:	4659      	mov	r1, fp
    6998:	aa37      	add	r2, sp, #220	; 0xdc
    699a:	f7fe fe81 	bl	56a0 <__sprint_r>
    699e:	2800      	cmp	r0, #0
    69a0:	f47f a85a 	bne.w	5a58 <_svfprintf_r+0x29c>
    69a4:	464b      	mov	r3, r9
    69a6:	9a18      	ldr	r2, [sp, #96]	; 0x60
    69a8:	9811      	ldr	r0, [sp, #68]	; 0x44
    69aa:	605a      	str	r2, [r3, #4]
    69ac:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    69ae:	9939      	ldr	r1, [sp, #228]	; 0xe4
    69b0:	6018      	str	r0, [r3, #0]
    69b2:	3201      	adds	r2, #1
    69b4:	9818      	ldr	r0, [sp, #96]	; 0x60
    69b6:	9238      	str	r2, [sp, #224]	; 0xe0
    69b8:	1809      	adds	r1, r1, r0
    69ba:	2a07      	cmp	r2, #7
    69bc:	9139      	str	r1, [sp, #228]	; 0xe4
    69be:	f73f a966 	bgt.w	5c8e <_svfprintf_r+0x4d2>
    69c2:	3308      	adds	r3, #8
    69c4:	f7ff b816 	b.w	59f4 <_svfprintf_r+0x238>
    69c8:	2100      	movs	r1, #0
    69ca:	9115      	str	r1, [sp, #84]	; 0x54
    69cc:	f7fe fe38 	bl	5640 <strlen>
    69d0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    69d4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    69d8:	900e      	str	r0, [sp, #56]	; 0x38
    69da:	920b      	str	r2, [sp, #44]	; 0x2c
    69dc:	f7ff b8a4 	b.w	5b28 <_svfprintf_r+0x36c>
    69e0:	605c      	str	r4, [r3, #4]
    69e2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    69e4:	601f      	str	r7, [r3, #0]
    69e6:	1c51      	adds	r1, r2, #1
    69e8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    69ea:	9138      	str	r1, [sp, #224]	; 0xe0
    69ec:	1912      	adds	r2, r2, r4
    69ee:	2907      	cmp	r1, #7
    69f0:	9239      	str	r2, [sp, #228]	; 0xe4
    69f2:	dccf      	bgt.n	6994 <_svfprintf_r+0x11d8>
    69f4:	3308      	adds	r3, #8
    69f6:	e7d6      	b.n	69a6 <_svfprintf_r+0x11ea>
    69f8:	9916      	ldr	r1, [sp, #88]	; 0x58
    69fa:	9811      	ldr	r0, [sp, #68]	; 0x44
    69fc:	1a08      	subs	r0, r1, r0
    69fe:	900e      	str	r0, [sp, #56]	; 0x38
    6a00:	f7ff b889 	b.w	5b16 <_svfprintf_r+0x35a>
    6a04:	f1b8 0f06 	cmp.w	r8, #6
    6a08:	bf34      	ite	cc
    6a0a:	4641      	movcc	r1, r8
    6a0c:	2106      	movcs	r1, #6
    6a0e:	f24c 22d0 	movw	r2, #49872	; 0xc2d0
    6a12:	f2c0 0200 	movt	r2, #0
    6a16:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    6a1a:	910e      	str	r1, [sp, #56]	; 0x38
    6a1c:	9211      	str	r2, [sp, #68]	; 0x44
    6a1e:	930b      	str	r3, [sp, #44]	; 0x2c
    6a20:	f7ff b963 	b.w	5cea <_svfprintf_r+0x52e>
    6a24:	9809      	ldr	r0, [sp, #36]	; 0x24
    6a26:	4659      	mov	r1, fp
    6a28:	aa37      	add	r2, sp, #220	; 0xdc
    6a2a:	f7fe fe39 	bl	56a0 <__sprint_r>
    6a2e:	2800      	cmp	r0, #0
    6a30:	f47f a812 	bne.w	5a58 <_svfprintf_r+0x29c>
    6a34:	464b      	mov	r3, r9
    6a36:	e43b      	b.n	62b0 <_svfprintf_r+0xaf4>
    6a38:	9809      	ldr	r0, [sp, #36]	; 0x24
    6a3a:	4659      	mov	r1, fp
    6a3c:	aa37      	add	r2, sp, #220	; 0xdc
    6a3e:	f7fe fe2f 	bl	56a0 <__sprint_r>
    6a42:	2800      	cmp	r0, #0
    6a44:	f47f a808 	bne.w	5a58 <_svfprintf_r+0x29c>
    6a48:	464b      	mov	r3, r9
    6a4a:	e5af      	b.n	65ac <_svfprintf_r+0xdf0>
    6a4c:	9809      	ldr	r0, [sp, #36]	; 0x24
    6a4e:	4659      	mov	r1, fp
    6a50:	aa37      	add	r2, sp, #220	; 0xdc
    6a52:	f7fe fe25 	bl	56a0 <__sprint_r>
    6a56:	2800      	cmp	r0, #0
    6a58:	f47e affe 	bne.w	5a58 <_svfprintf_r+0x29c>
    6a5c:	464c      	mov	r4, r9
    6a5e:	e594      	b.n	658a <_svfprintf_r+0xdce>
    6a60:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    6a64:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    6a68:	9015      	str	r0, [sp, #84]	; 0x54
    6a6a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    6a6e:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6a72:	f7ff b859 	b.w	5b28 <_svfprintf_r+0x36c>
    6a76:	980e      	ldr	r0, [sp, #56]	; 0x38
    6a78:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6a7c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    6a80:	900b      	str	r0, [sp, #44]	; 0x2c
    6a82:	f7ff b851 	b.w	5b28 <_svfprintf_r+0x36c>
    6a86:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6a88:	2a65      	cmp	r2, #101	; 0x65
    6a8a:	bf14      	ite	ne
    6a8c:	2300      	movne	r3, #0
    6a8e:	2301      	moveq	r3, #1
    6a90:	2a45      	cmp	r2, #69	; 0x45
    6a92:	bf08      	it	eq
    6a94:	f043 0301 	orreq.w	r3, r3, #1
    6a98:	2b00      	cmp	r3, #0
    6a9a:	d032      	beq.n	6b02 <_svfprintf_r+0x1346>
    6a9c:	f108 0301 	add.w	r3, r8, #1
    6aa0:	930b      	str	r3, [sp, #44]	; 0x2c
    6aa2:	2302      	movs	r3, #2
    6aa4:	e668      	b.n	6778 <_svfprintf_r+0xfbc>
    6aa6:	9814      	ldr	r0, [sp, #80]	; 0x50
    6aa8:	2865      	cmp	r0, #101	; 0x65
    6aaa:	dd62      	ble.n	6b72 <_svfprintf_r+0x13b6>
    6aac:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6aae:	2a66      	cmp	r2, #102	; 0x66
    6ab0:	bf1c      	itt	ne
    6ab2:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    6ab4:	930e      	strne	r3, [sp, #56]	; 0x38
    6ab6:	d06f      	beq.n	6b98 <_svfprintf_r+0x13dc>
    6ab8:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6aba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6abc:	429a      	cmp	r2, r3
    6abe:	dc5b      	bgt.n	6b78 <_svfprintf_r+0x13bc>
    6ac0:	f01a 0f01 	tst.w	sl, #1
    6ac4:	f040 8081 	bne.w	6bca <_svfprintf_r+0x140e>
    6ac8:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    6acc:	2167      	movs	r1, #103	; 0x67
    6ace:	900b      	str	r0, [sp, #44]	; 0x2c
    6ad0:	9114      	str	r1, [sp, #80]	; 0x50
    6ad2:	e6cf      	b.n	6874 <_svfprintf_r+0x10b8>
    6ad4:	9b40      	ldr	r3, [sp, #256]	; 0x100
    6ad6:	459c      	cmp	ip, r3
    6ad8:	bf98      	it	ls
    6ada:	469c      	movls	ip, r3
    6adc:	f67f ae89 	bls.w	67f2 <_svfprintf_r+0x1036>
    6ae0:	2230      	movs	r2, #48	; 0x30
    6ae2:	f803 2b01 	strb.w	r2, [r3], #1
    6ae6:	459c      	cmp	ip, r3
    6ae8:	9340      	str	r3, [sp, #256]	; 0x100
    6aea:	d8fa      	bhi.n	6ae2 <_svfprintf_r+0x1326>
    6aec:	e681      	b.n	67f2 <_svfprintf_r+0x1036>
    6aee:	9809      	ldr	r0, [sp, #36]	; 0x24
    6af0:	4659      	mov	r1, fp
    6af2:	aa37      	add	r2, sp, #220	; 0xdc
    6af4:	f7fe fdd4 	bl	56a0 <__sprint_r>
    6af8:	2800      	cmp	r0, #0
    6afa:	f47e afad 	bne.w	5a58 <_svfprintf_r+0x29c>
    6afe:	464b      	mov	r3, r9
    6b00:	e577      	b.n	65f2 <_svfprintf_r+0xe36>
    6b02:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    6b06:	3302      	adds	r3, #2
    6b08:	e636      	b.n	6778 <_svfprintf_r+0xfbc>
    6b0a:	f246 6c67 	movw	ip, #26215	; 0x6667
    6b0e:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    6b12:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    6b16:	fb8c 2103 	smull	r2, r1, ip, r3
    6b1a:	17da      	asrs	r2, r3, #31
    6b1c:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    6b20:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    6b24:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    6b28:	4613      	mov	r3, r2
    6b2a:	3130      	adds	r1, #48	; 0x30
    6b2c:	2a09      	cmp	r2, #9
    6b2e:	f800 1d01 	strb.w	r1, [r0, #-1]!
    6b32:	dcf0      	bgt.n	6b16 <_svfprintf_r+0x135a>
    6b34:	3330      	adds	r3, #48	; 0x30
    6b36:	1e42      	subs	r2, r0, #1
    6b38:	b2d9      	uxtb	r1, r3
    6b3a:	f800 1c01 	strb.w	r1, [r0, #-1]
    6b3e:	9b07      	ldr	r3, [sp, #28]
    6b40:	4293      	cmp	r3, r2
    6b42:	bf98      	it	ls
    6b44:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    6b48:	f67f ae84 	bls.w	6854 <_svfprintf_r+0x1098>
    6b4c:	4602      	mov	r2, r0
    6b4e:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    6b52:	e001      	b.n	6b58 <_svfprintf_r+0x139c>
    6b54:	f812 1b01 	ldrb.w	r1, [r2], #1
    6b58:	f803 1c01 	strb.w	r1, [r3, #-1]
    6b5c:	4619      	mov	r1, r3
    6b5e:	9807      	ldr	r0, [sp, #28]
    6b60:	3301      	adds	r3, #1
    6b62:	4290      	cmp	r0, r2
    6b64:	d8f6      	bhi.n	6b54 <_svfprintf_r+0x1398>
    6b66:	e675      	b.n	6854 <_svfprintf_r+0x1098>
    6b68:	202d      	movs	r0, #45	; 0x2d
    6b6a:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    6b6e:	9015      	str	r0, [sp, #84]	; 0x54
    6b70:	e5f2      	b.n	6758 <_svfprintf_r+0xf9c>
    6b72:	9942      	ldr	r1, [sp, #264]	; 0x108
    6b74:	910e      	str	r1, [sp, #56]	; 0x38
    6b76:	e657      	b.n	6828 <_svfprintf_r+0x106c>
    6b78:	990e      	ldr	r1, [sp, #56]	; 0x38
    6b7a:	9818      	ldr	r0, [sp, #96]	; 0x60
    6b7c:	2900      	cmp	r1, #0
    6b7e:	bfda      	itte	le
    6b80:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    6b82:	f1c2 0302 	rsble	r3, r2, #2
    6b86:	2301      	movgt	r3, #1
    6b88:	181b      	adds	r3, r3, r0
    6b8a:	2167      	movs	r1, #103	; 0x67
    6b8c:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    6b90:	930e      	str	r3, [sp, #56]	; 0x38
    6b92:	9114      	str	r1, [sp, #80]	; 0x50
    6b94:	920b      	str	r2, [sp, #44]	; 0x2c
    6b96:	e66d      	b.n	6874 <_svfprintf_r+0x10b8>
    6b98:	9842      	ldr	r0, [sp, #264]	; 0x108
    6b9a:	2800      	cmp	r0, #0
    6b9c:	900e      	str	r0, [sp, #56]	; 0x38
    6b9e:	dd38      	ble.n	6c12 <_svfprintf_r+0x1456>
    6ba0:	f1b8 0f00 	cmp.w	r8, #0
    6ba4:	d107      	bne.n	6bb6 <_svfprintf_r+0x13fa>
    6ba6:	f01a 0f01 	tst.w	sl, #1
    6baa:	bf04      	itt	eq
    6bac:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    6bb0:	910b      	streq	r1, [sp, #44]	; 0x2c
    6bb2:	f43f ae5f 	beq.w	6874 <_svfprintf_r+0x10b8>
    6bb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6bb8:	2066      	movs	r0, #102	; 0x66
    6bba:	9014      	str	r0, [sp, #80]	; 0x50
    6bbc:	1c53      	adds	r3, r2, #1
    6bbe:	4443      	add	r3, r8
    6bc0:	930e      	str	r3, [sp, #56]	; 0x38
    6bc2:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    6bc6:	910b      	str	r1, [sp, #44]	; 0x2c
    6bc8:	e654      	b.n	6874 <_svfprintf_r+0x10b8>
    6bca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6bcc:	2367      	movs	r3, #103	; 0x67
    6bce:	9314      	str	r3, [sp, #80]	; 0x50
    6bd0:	3201      	adds	r2, #1
    6bd2:	920e      	str	r2, [sp, #56]	; 0x38
    6bd4:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    6bd8:	900b      	str	r0, [sp, #44]	; 0x2c
    6bda:	e64b      	b.n	6874 <_svfprintf_r+0x10b8>
    6bdc:	222d      	movs	r2, #45	; 0x2d
    6bde:	425b      	negs	r3, r3
    6be0:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    6be4:	e62c      	b.n	6840 <_svfprintf_r+0x1084>
    6be6:	990a      	ldr	r1, [sp, #40]	; 0x28
    6be8:	781a      	ldrb	r2, [r3, #0]
    6bea:	f8d1 8000 	ldr.w	r8, [r1]
    6bee:	3104      	adds	r1, #4
    6bf0:	910a      	str	r1, [sp, #40]	; 0x28
    6bf2:	f1b8 0f00 	cmp.w	r8, #0
    6bf6:	bfb8      	it	lt
    6bf8:	f04f 38ff 	movlt.w	r8, #4294967295
    6bfc:	f7fe be47 	b.w	588e <_svfprintf_r+0xd2>
    6c00:	f01a 0f01 	tst.w	sl, #1
    6c04:	bf04      	itt	eq
    6c06:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    6c0a:	930b      	streq	r3, [sp, #44]	; 0x2c
    6c0c:	f43f ae32 	beq.w	6874 <_svfprintf_r+0x10b8>
    6c10:	e62a      	b.n	6868 <_svfprintf_r+0x10ac>
    6c12:	f1b8 0f00 	cmp.w	r8, #0
    6c16:	d10e      	bne.n	6c36 <_svfprintf_r+0x147a>
    6c18:	f01a 0f01 	tst.w	sl, #1
    6c1c:	d10b      	bne.n	6c36 <_svfprintf_r+0x147a>
    6c1e:	2201      	movs	r2, #1
    6c20:	920b      	str	r2, [sp, #44]	; 0x2c
    6c22:	920e      	str	r2, [sp, #56]	; 0x38
    6c24:	e626      	b.n	6874 <_svfprintf_r+0x10b8>
    6c26:	9809      	ldr	r0, [sp, #36]	; 0x24
    6c28:	230c      	movs	r3, #12
    6c2a:	f04f 31ff 	mov.w	r1, #4294967295
    6c2e:	910d      	str	r1, [sp, #52]	; 0x34
    6c30:	6003      	str	r3, [r0, #0]
    6c32:	f7fe bf1a 	b.w	5a6a <_svfprintf_r+0x2ae>
    6c36:	f108 0302 	add.w	r3, r8, #2
    6c3a:	2066      	movs	r0, #102	; 0x66
    6c3c:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    6c40:	930e      	str	r3, [sp, #56]	; 0x38
    6c42:	9014      	str	r0, [sp, #80]	; 0x50
    6c44:	910b      	str	r1, [sp, #44]	; 0x2c
    6c46:	e615      	b.n	6874 <_svfprintf_r+0x10b8>

00006c48 <__sprint_r>:
    6c48:	6893      	ldr	r3, [r2, #8]
    6c4a:	b510      	push	{r4, lr}
    6c4c:	4614      	mov	r4, r2
    6c4e:	b913      	cbnz	r3, 6c56 <__sprint_r+0xe>
    6c50:	6053      	str	r3, [r2, #4]
    6c52:	4618      	mov	r0, r3
    6c54:	bd10      	pop	{r4, pc}
    6c56:	f002 ffcb 	bl	9bf0 <__sfvwrite_r>
    6c5a:	2300      	movs	r3, #0
    6c5c:	6063      	str	r3, [r4, #4]
    6c5e:	60a3      	str	r3, [r4, #8]
    6c60:	bd10      	pop	{r4, pc}
    6c62:	bf00      	nop

00006c64 <_vfprintf_r>:
    6c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6c68:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    6c6c:	b083      	sub	sp, #12
    6c6e:	460e      	mov	r6, r1
    6c70:	4615      	mov	r5, r2
    6c72:	469a      	mov	sl, r3
    6c74:	4681      	mov	r9, r0
    6c76:	f003 f9ab 	bl	9fd0 <_localeconv_r>
    6c7a:	6800      	ldr	r0, [r0, #0]
    6c7c:	901d      	str	r0, [sp, #116]	; 0x74
    6c7e:	f1b9 0f00 	cmp.w	r9, #0
    6c82:	d004      	beq.n	6c8e <_vfprintf_r+0x2a>
    6c84:	f8d9 3018 	ldr.w	r3, [r9, #24]
    6c88:	2b00      	cmp	r3, #0
    6c8a:	f000 815a 	beq.w	6f42 <_vfprintf_r+0x2de>
    6c8e:	f24c 330c 	movw	r3, #49932	; 0xc30c
    6c92:	f2c0 0300 	movt	r3, #0
    6c96:	429e      	cmp	r6, r3
    6c98:	bf08      	it	eq
    6c9a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    6c9e:	d010      	beq.n	6cc2 <_vfprintf_r+0x5e>
    6ca0:	f24c 332c 	movw	r3, #49964	; 0xc32c
    6ca4:	f2c0 0300 	movt	r3, #0
    6ca8:	429e      	cmp	r6, r3
    6caa:	bf08      	it	eq
    6cac:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    6cb0:	d007      	beq.n	6cc2 <_vfprintf_r+0x5e>
    6cb2:	f24c 334c 	movw	r3, #49996	; 0xc34c
    6cb6:	f2c0 0300 	movt	r3, #0
    6cba:	429e      	cmp	r6, r3
    6cbc:	bf08      	it	eq
    6cbe:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    6cc2:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    6cc6:	fa1f f38c 	uxth.w	r3, ip
    6cca:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    6cce:	d109      	bne.n	6ce4 <_vfprintf_r+0x80>
    6cd0:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    6cd4:	6e72      	ldr	r2, [r6, #100]	; 0x64
    6cd6:	f8a6 c00c 	strh.w	ip, [r6, #12]
    6cda:	fa1f f38c 	uxth.w	r3, ip
    6cde:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    6ce2:	6672      	str	r2, [r6, #100]	; 0x64
    6ce4:	f013 0f08 	tst.w	r3, #8
    6ce8:	f001 8301 	beq.w	82ee <_vfprintf_r+0x168a>
    6cec:	6932      	ldr	r2, [r6, #16]
    6cee:	2a00      	cmp	r2, #0
    6cf0:	f001 82fd 	beq.w	82ee <_vfprintf_r+0x168a>
    6cf4:	f003 031a 	and.w	r3, r3, #26
    6cf8:	2b0a      	cmp	r3, #10
    6cfa:	f000 80e0 	beq.w	6ebe <_vfprintf_r+0x25a>
    6cfe:	2200      	movs	r2, #0
    6d00:	9212      	str	r2, [sp, #72]	; 0x48
    6d02:	921a      	str	r2, [sp, #104]	; 0x68
    6d04:	2300      	movs	r3, #0
    6d06:	921c      	str	r2, [sp, #112]	; 0x70
    6d08:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6d0c:	9211      	str	r2, [sp, #68]	; 0x44
    6d0e:	3404      	adds	r4, #4
    6d10:	9219      	str	r2, [sp, #100]	; 0x64
    6d12:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    6d16:	931b      	str	r3, [sp, #108]	; 0x6c
    6d18:	3204      	adds	r2, #4
    6d1a:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    6d1e:	3228      	adds	r2, #40	; 0x28
    6d20:	3303      	adds	r3, #3
    6d22:	9218      	str	r2, [sp, #96]	; 0x60
    6d24:	9307      	str	r3, [sp, #28]
    6d26:	2300      	movs	r3, #0
    6d28:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    6d2c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6d30:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6d34:	782b      	ldrb	r3, [r5, #0]
    6d36:	1e1a      	subs	r2, r3, #0
    6d38:	bf18      	it	ne
    6d3a:	2201      	movne	r2, #1
    6d3c:	2b25      	cmp	r3, #37	; 0x25
    6d3e:	bf0c      	ite	eq
    6d40:	2200      	moveq	r2, #0
    6d42:	f002 0201 	andne.w	r2, r2, #1
    6d46:	b332      	cbz	r2, 6d96 <_vfprintf_r+0x132>
    6d48:	462f      	mov	r7, r5
    6d4a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    6d4e:	1e1a      	subs	r2, r3, #0
    6d50:	bf18      	it	ne
    6d52:	2201      	movne	r2, #1
    6d54:	2b25      	cmp	r3, #37	; 0x25
    6d56:	bf0c      	ite	eq
    6d58:	2200      	moveq	r2, #0
    6d5a:	f002 0201 	andne.w	r2, r2, #1
    6d5e:	2a00      	cmp	r2, #0
    6d60:	d1f3      	bne.n	6d4a <_vfprintf_r+0xe6>
    6d62:	ebb7 0805 	subs.w	r8, r7, r5
    6d66:	bf08      	it	eq
    6d68:	463d      	moveq	r5, r7
    6d6a:	d014      	beq.n	6d96 <_vfprintf_r+0x132>
    6d6c:	f8c4 8004 	str.w	r8, [r4, #4]
    6d70:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6d74:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6d78:	3301      	adds	r3, #1
    6d7a:	6025      	str	r5, [r4, #0]
    6d7c:	2b07      	cmp	r3, #7
    6d7e:	4442      	add	r2, r8
    6d80:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6d84:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6d88:	dc78      	bgt.n	6e7c <_vfprintf_r+0x218>
    6d8a:	3408      	adds	r4, #8
    6d8c:	9811      	ldr	r0, [sp, #68]	; 0x44
    6d8e:	463d      	mov	r5, r7
    6d90:	4440      	add	r0, r8
    6d92:	9011      	str	r0, [sp, #68]	; 0x44
    6d94:	783b      	ldrb	r3, [r7, #0]
    6d96:	2b00      	cmp	r3, #0
    6d98:	d07c      	beq.n	6e94 <_vfprintf_r+0x230>
    6d9a:	1c6b      	adds	r3, r5, #1
    6d9c:	f04f 37ff 	mov.w	r7, #4294967295
    6da0:	202b      	movs	r0, #43	; 0x2b
    6da2:	f04f 0c20 	mov.w	ip, #32
    6da6:	2100      	movs	r1, #0
    6da8:	f04f 0200 	mov.w	r2, #0
    6dac:	910f      	str	r1, [sp, #60]	; 0x3c
    6dae:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    6db2:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    6db6:	786a      	ldrb	r2, [r5, #1]
    6db8:	910a      	str	r1, [sp, #40]	; 0x28
    6dba:	1c5d      	adds	r5, r3, #1
    6dbc:	f1a2 0320 	sub.w	r3, r2, #32
    6dc0:	2b58      	cmp	r3, #88	; 0x58
    6dc2:	f200 8286 	bhi.w	72d2 <_vfprintf_r+0x66e>
    6dc6:	e8df f013 	tbh	[pc, r3, lsl #1]
    6dca:	0298      	.short	0x0298
    6dcc:	02840284 	.word	0x02840284
    6dd0:	028402a4 	.word	0x028402a4
    6dd4:	02840284 	.word	0x02840284
    6dd8:	02840284 	.word	0x02840284
    6ddc:	02ad0284 	.word	0x02ad0284
    6de0:	028402ba 	.word	0x028402ba
    6de4:	02ca02c1 	.word	0x02ca02c1
    6de8:	02e70284 	.word	0x02e70284
    6dec:	02f002f0 	.word	0x02f002f0
    6df0:	02f002f0 	.word	0x02f002f0
    6df4:	02f002f0 	.word	0x02f002f0
    6df8:	02f002f0 	.word	0x02f002f0
    6dfc:	028402f0 	.word	0x028402f0
    6e00:	02840284 	.word	0x02840284
    6e04:	02840284 	.word	0x02840284
    6e08:	02840284 	.word	0x02840284
    6e0c:	02840284 	.word	0x02840284
    6e10:	03040284 	.word	0x03040284
    6e14:	02840326 	.word	0x02840326
    6e18:	02840326 	.word	0x02840326
    6e1c:	02840284 	.word	0x02840284
    6e20:	036a0284 	.word	0x036a0284
    6e24:	02840284 	.word	0x02840284
    6e28:	02840481 	.word	0x02840481
    6e2c:	02840284 	.word	0x02840284
    6e30:	02840284 	.word	0x02840284
    6e34:	02840414 	.word	0x02840414
    6e38:	042f0284 	.word	0x042f0284
    6e3c:	02840284 	.word	0x02840284
    6e40:	02840284 	.word	0x02840284
    6e44:	02840284 	.word	0x02840284
    6e48:	02840284 	.word	0x02840284
    6e4c:	02840284 	.word	0x02840284
    6e50:	0465044f 	.word	0x0465044f
    6e54:	03260326 	.word	0x03260326
    6e58:	03730326 	.word	0x03730326
    6e5c:	02840465 	.word	0x02840465
    6e60:	03790284 	.word	0x03790284
    6e64:	03850284 	.word	0x03850284
    6e68:	03ad0396 	.word	0x03ad0396
    6e6c:	0284040a 	.word	0x0284040a
    6e70:	028403cc 	.word	0x028403cc
    6e74:	028403f4 	.word	0x028403f4
    6e78:	00c00284 	.word	0x00c00284
    6e7c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6e80:	4648      	mov	r0, r9
    6e82:	4631      	mov	r1, r6
    6e84:	320c      	adds	r2, #12
    6e86:	f7ff fedf 	bl	6c48 <__sprint_r>
    6e8a:	b958      	cbnz	r0, 6ea4 <_vfprintf_r+0x240>
    6e8c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6e90:	3404      	adds	r4, #4
    6e92:	e77b      	b.n	6d8c <_vfprintf_r+0x128>
    6e94:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6e98:	2b00      	cmp	r3, #0
    6e9a:	f041 8192 	bne.w	81c2 <_vfprintf_r+0x155e>
    6e9e:	2300      	movs	r3, #0
    6ea0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6ea4:	89b3      	ldrh	r3, [r6, #12]
    6ea6:	f013 0f40 	tst.w	r3, #64	; 0x40
    6eaa:	d002      	beq.n	6eb2 <_vfprintf_r+0x24e>
    6eac:	f04f 30ff 	mov.w	r0, #4294967295
    6eb0:	9011      	str	r0, [sp, #68]	; 0x44
    6eb2:	9811      	ldr	r0, [sp, #68]	; 0x44
    6eb4:	b05f      	add	sp, #380	; 0x17c
    6eb6:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    6eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6ebe:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    6ec2:	2b00      	cmp	r3, #0
    6ec4:	f6ff af1b 	blt.w	6cfe <_vfprintf_r+0x9a>
    6ec8:	6a37      	ldr	r7, [r6, #32]
    6eca:	f02c 0c02 	bic.w	ip, ip, #2
    6ece:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    6ed2:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    6ed6:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    6eda:	340c      	adds	r4, #12
    6edc:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    6ee0:	462a      	mov	r2, r5
    6ee2:	4653      	mov	r3, sl
    6ee4:	4648      	mov	r0, r9
    6ee6:	4621      	mov	r1, r4
    6ee8:	ad1f      	add	r5, sp, #124	; 0x7c
    6eea:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    6eee:	2700      	movs	r7, #0
    6ef0:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    6ef4:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    6ef8:	f44f 6580 	mov.w	r5, #1024	; 0x400
    6efc:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    6f00:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    6f04:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    6f08:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    6f0c:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    6f10:	f7ff fea8 	bl	6c64 <_vfprintf_r>
    6f14:	2800      	cmp	r0, #0
    6f16:	9011      	str	r0, [sp, #68]	; 0x44
    6f18:	db09      	blt.n	6f2e <_vfprintf_r+0x2ca>
    6f1a:	4621      	mov	r1, r4
    6f1c:	4648      	mov	r0, r9
    6f1e:	f002 fb93 	bl	9648 <_fflush_r>
    6f22:	9911      	ldr	r1, [sp, #68]	; 0x44
    6f24:	42b8      	cmp	r0, r7
    6f26:	bf18      	it	ne
    6f28:	f04f 31ff 	movne.w	r1, #4294967295
    6f2c:	9111      	str	r1, [sp, #68]	; 0x44
    6f2e:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    6f32:	f013 0f40 	tst.w	r3, #64	; 0x40
    6f36:	d0bc      	beq.n	6eb2 <_vfprintf_r+0x24e>
    6f38:	89b3      	ldrh	r3, [r6, #12]
    6f3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6f3e:	81b3      	strh	r3, [r6, #12]
    6f40:	e7b7      	b.n	6eb2 <_vfprintf_r+0x24e>
    6f42:	4648      	mov	r0, r9
    6f44:	f002 fcf0 	bl	9928 <__sinit>
    6f48:	e6a1      	b.n	6c8e <_vfprintf_r+0x2a>
    6f4a:	980a      	ldr	r0, [sp, #40]	; 0x28
    6f4c:	f24c 2cbc 	movw	ip, #49852	; 0xc2bc
    6f50:	f2c0 0c00 	movt	ip, #0
    6f54:	9216      	str	r2, [sp, #88]	; 0x58
    6f56:	f010 0f20 	tst.w	r0, #32
    6f5a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    6f5e:	f000 836e 	beq.w	763e <_vfprintf_r+0x9da>
    6f62:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6f64:	1dcb      	adds	r3, r1, #7
    6f66:	f023 0307 	bic.w	r3, r3, #7
    6f6a:	f103 0208 	add.w	r2, r3, #8
    6f6e:	920b      	str	r2, [sp, #44]	; 0x2c
    6f70:	e9d3 ab00 	ldrd	sl, fp, [r3]
    6f74:	ea5a 020b 	orrs.w	r2, sl, fp
    6f78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6f7a:	bf0c      	ite	eq
    6f7c:	2200      	moveq	r2, #0
    6f7e:	2201      	movne	r2, #1
    6f80:	4213      	tst	r3, r2
    6f82:	f040 866b 	bne.w	7c5c <_vfprintf_r+0xff8>
    6f86:	2302      	movs	r3, #2
    6f88:	f04f 0100 	mov.w	r1, #0
    6f8c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    6f90:	2f00      	cmp	r7, #0
    6f92:	bfa2      	ittt	ge
    6f94:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    6f98:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    6f9c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    6fa0:	2f00      	cmp	r7, #0
    6fa2:	bf18      	it	ne
    6fa4:	f042 0201 	orrne.w	r2, r2, #1
    6fa8:	2a00      	cmp	r2, #0
    6faa:	f000 841e 	beq.w	77ea <_vfprintf_r+0xb86>
    6fae:	2b01      	cmp	r3, #1
    6fb0:	f000 85de 	beq.w	7b70 <_vfprintf_r+0xf0c>
    6fb4:	2b02      	cmp	r3, #2
    6fb6:	f000 85c1 	beq.w	7b3c <_vfprintf_r+0xed8>
    6fba:	9918      	ldr	r1, [sp, #96]	; 0x60
    6fbc:	9113      	str	r1, [sp, #76]	; 0x4c
    6fbe:	ea4f 08da 	mov.w	r8, sl, lsr #3
    6fc2:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    6fc6:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    6fca:	f00a 0007 	and.w	r0, sl, #7
    6fce:	46e3      	mov	fp, ip
    6fd0:	46c2      	mov	sl, r8
    6fd2:	3030      	adds	r0, #48	; 0x30
    6fd4:	ea5a 020b 	orrs.w	r2, sl, fp
    6fd8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    6fdc:	d1ef      	bne.n	6fbe <_vfprintf_r+0x35a>
    6fde:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6fe2:	9113      	str	r1, [sp, #76]	; 0x4c
    6fe4:	f01c 0f01 	tst.w	ip, #1
    6fe8:	f040 868c 	bne.w	7d04 <_vfprintf_r+0x10a0>
    6fec:	9818      	ldr	r0, [sp, #96]	; 0x60
    6fee:	1a40      	subs	r0, r0, r1
    6ff0:	9010      	str	r0, [sp, #64]	; 0x40
    6ff2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6ff6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6ff8:	9717      	str	r7, [sp, #92]	; 0x5c
    6ffa:	42ba      	cmp	r2, r7
    6ffc:	bfb8      	it	lt
    6ffe:	463a      	movlt	r2, r7
    7000:	920c      	str	r2, [sp, #48]	; 0x30
    7002:	b113      	cbz	r3, 700a <_vfprintf_r+0x3a6>
    7004:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7006:	3201      	adds	r2, #1
    7008:	920c      	str	r2, [sp, #48]	; 0x30
    700a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    700c:	980a      	ldr	r0, [sp, #40]	; 0x28
    700e:	f013 0302 	ands.w	r3, r3, #2
    7012:	9315      	str	r3, [sp, #84]	; 0x54
    7014:	bf1e      	ittt	ne
    7016:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    701a:	f10c 0c02 	addne.w	ip, ip, #2
    701e:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    7022:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    7026:	9014      	str	r0, [sp, #80]	; 0x50
    7028:	d14d      	bne.n	70c6 <_vfprintf_r+0x462>
    702a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    702c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    702e:	1a8f      	subs	r7, r1, r2
    7030:	2f00      	cmp	r7, #0
    7032:	dd48      	ble.n	70c6 <_vfprintf_r+0x462>
    7034:	2f10      	cmp	r7, #16
    7036:	f24c 28dc 	movw	r8, #49884	; 0xc2dc
    703a:	bfd8      	it	le
    703c:	f2c0 0800 	movtle	r8, #0
    7040:	dd30      	ble.n	70a4 <_vfprintf_r+0x440>
    7042:	f2c0 0800 	movt	r8, #0
    7046:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    704a:	4643      	mov	r3, r8
    704c:	f04f 0a10 	mov.w	sl, #16
    7050:	46a8      	mov	r8, r5
    7052:	f10b 0b0c 	add.w	fp, fp, #12
    7056:	461d      	mov	r5, r3
    7058:	e002      	b.n	7060 <_vfprintf_r+0x3fc>
    705a:	3f10      	subs	r7, #16
    705c:	2f10      	cmp	r7, #16
    705e:	dd1e      	ble.n	709e <_vfprintf_r+0x43a>
    7060:	f8c4 a004 	str.w	sl, [r4, #4]
    7064:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7068:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    706c:	3301      	adds	r3, #1
    706e:	6025      	str	r5, [r4, #0]
    7070:	3210      	adds	r2, #16
    7072:	2b07      	cmp	r3, #7
    7074:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7078:	f104 0408 	add.w	r4, r4, #8
    707c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7080:	ddeb      	ble.n	705a <_vfprintf_r+0x3f6>
    7082:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7086:	4648      	mov	r0, r9
    7088:	4631      	mov	r1, r6
    708a:	465a      	mov	r2, fp
    708c:	3404      	adds	r4, #4
    708e:	f7ff fddb 	bl	6c48 <__sprint_r>
    7092:	2800      	cmp	r0, #0
    7094:	f47f af06 	bne.w	6ea4 <_vfprintf_r+0x240>
    7098:	3f10      	subs	r7, #16
    709a:	2f10      	cmp	r7, #16
    709c:	dce0      	bgt.n	7060 <_vfprintf_r+0x3fc>
    709e:	462b      	mov	r3, r5
    70a0:	4645      	mov	r5, r8
    70a2:	4698      	mov	r8, r3
    70a4:	6067      	str	r7, [r4, #4]
    70a6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    70aa:	f8c4 8000 	str.w	r8, [r4]
    70ae:	1c5a      	adds	r2, r3, #1
    70b0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    70b4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    70b8:	19db      	adds	r3, r3, r7
    70ba:	2a07      	cmp	r2, #7
    70bc:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    70c0:	f300 858a 	bgt.w	7bd8 <_vfprintf_r+0xf74>
    70c4:	3408      	adds	r4, #8
    70c6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    70ca:	b19b      	cbz	r3, 70f4 <_vfprintf_r+0x490>
    70cc:	2301      	movs	r3, #1
    70ce:	6063      	str	r3, [r4, #4]
    70d0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    70d4:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    70d8:	3207      	adds	r2, #7
    70da:	6022      	str	r2, [r4, #0]
    70dc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    70e0:	3301      	adds	r3, #1
    70e2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    70e6:	3201      	adds	r2, #1
    70e8:	2b07      	cmp	r3, #7
    70ea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    70ee:	f300 84b6 	bgt.w	7a5e <_vfprintf_r+0xdfa>
    70f2:	3408      	adds	r4, #8
    70f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
    70f6:	b19b      	cbz	r3, 7120 <_vfprintf_r+0x4bc>
    70f8:	2302      	movs	r3, #2
    70fa:	6063      	str	r3, [r4, #4]
    70fc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7100:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    7104:	3204      	adds	r2, #4
    7106:	6022      	str	r2, [r4, #0]
    7108:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    710c:	3301      	adds	r3, #1
    710e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7112:	3202      	adds	r2, #2
    7114:	2b07      	cmp	r3, #7
    7116:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    711a:	f300 84af 	bgt.w	7a7c <_vfprintf_r+0xe18>
    711e:	3408      	adds	r4, #8
    7120:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    7124:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    7128:	f000 8376 	beq.w	7818 <_vfprintf_r+0xbb4>
    712c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    712e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7130:	1a9f      	subs	r7, r3, r2
    7132:	2f00      	cmp	r7, #0
    7134:	dd43      	ble.n	71be <_vfprintf_r+0x55a>
    7136:	2f10      	cmp	r7, #16
    7138:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 7cc8 <_vfprintf_r+0x1064>
    713c:	dd2e      	ble.n	719c <_vfprintf_r+0x538>
    713e:	4643      	mov	r3, r8
    7140:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    7144:	46a8      	mov	r8, r5
    7146:	f04f 0a10 	mov.w	sl, #16
    714a:	f10b 0b0c 	add.w	fp, fp, #12
    714e:	461d      	mov	r5, r3
    7150:	e002      	b.n	7158 <_vfprintf_r+0x4f4>
    7152:	3f10      	subs	r7, #16
    7154:	2f10      	cmp	r7, #16
    7156:	dd1e      	ble.n	7196 <_vfprintf_r+0x532>
    7158:	f8c4 a004 	str.w	sl, [r4, #4]
    715c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7160:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7164:	3301      	adds	r3, #1
    7166:	6025      	str	r5, [r4, #0]
    7168:	3210      	adds	r2, #16
    716a:	2b07      	cmp	r3, #7
    716c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7170:	f104 0408 	add.w	r4, r4, #8
    7174:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7178:	ddeb      	ble.n	7152 <_vfprintf_r+0x4ee>
    717a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    717e:	4648      	mov	r0, r9
    7180:	4631      	mov	r1, r6
    7182:	465a      	mov	r2, fp
    7184:	3404      	adds	r4, #4
    7186:	f7ff fd5f 	bl	6c48 <__sprint_r>
    718a:	2800      	cmp	r0, #0
    718c:	f47f ae8a 	bne.w	6ea4 <_vfprintf_r+0x240>
    7190:	3f10      	subs	r7, #16
    7192:	2f10      	cmp	r7, #16
    7194:	dce0      	bgt.n	7158 <_vfprintf_r+0x4f4>
    7196:	462b      	mov	r3, r5
    7198:	4645      	mov	r5, r8
    719a:	4698      	mov	r8, r3
    719c:	6067      	str	r7, [r4, #4]
    719e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    71a2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    71a6:	3301      	adds	r3, #1
    71a8:	f8c4 8000 	str.w	r8, [r4]
    71ac:	19d2      	adds	r2, r2, r7
    71ae:	2b07      	cmp	r3, #7
    71b0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    71b4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    71b8:	f300 8442 	bgt.w	7a40 <_vfprintf_r+0xddc>
    71bc:	3408      	adds	r4, #8
    71be:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    71c2:	f41c 7f80 	tst.w	ip, #256	; 0x100
    71c6:	f040 829d 	bne.w	7704 <_vfprintf_r+0xaa0>
    71ca:	9810      	ldr	r0, [sp, #64]	; 0x40
    71cc:	9913      	ldr	r1, [sp, #76]	; 0x4c
    71ce:	6060      	str	r0, [r4, #4]
    71d0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    71d4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    71d8:	3301      	adds	r3, #1
    71da:	6021      	str	r1, [r4, #0]
    71dc:	1812      	adds	r2, r2, r0
    71de:	2b07      	cmp	r3, #7
    71e0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    71e4:	bfd8      	it	le
    71e6:	f104 0308 	addle.w	r3, r4, #8
    71ea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    71ee:	f300 839b 	bgt.w	7928 <_vfprintf_r+0xcc4>
    71f2:	990a      	ldr	r1, [sp, #40]	; 0x28
    71f4:	f011 0f04 	tst.w	r1, #4
    71f8:	d055      	beq.n	72a6 <_vfprintf_r+0x642>
    71fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    71fc:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    7200:	ebcc 0702 	rsb	r7, ip, r2
    7204:	2f00      	cmp	r7, #0
    7206:	dd4e      	ble.n	72a6 <_vfprintf_r+0x642>
    7208:	2f10      	cmp	r7, #16
    720a:	f24c 28dc 	movw	r8, #49884	; 0xc2dc
    720e:	bfd8      	it	le
    7210:	f2c0 0800 	movtle	r8, #0
    7214:	dd2e      	ble.n	7274 <_vfprintf_r+0x610>
    7216:	f2c0 0800 	movt	r8, #0
    721a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    721e:	4642      	mov	r2, r8
    7220:	2410      	movs	r4, #16
    7222:	46a8      	mov	r8, r5
    7224:	f10a 0a0c 	add.w	sl, sl, #12
    7228:	4615      	mov	r5, r2
    722a:	e002      	b.n	7232 <_vfprintf_r+0x5ce>
    722c:	3f10      	subs	r7, #16
    722e:	2f10      	cmp	r7, #16
    7230:	dd1d      	ble.n	726e <_vfprintf_r+0x60a>
    7232:	605c      	str	r4, [r3, #4]
    7234:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7238:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    723c:	3201      	adds	r2, #1
    723e:	601d      	str	r5, [r3, #0]
    7240:	3110      	adds	r1, #16
    7242:	2a07      	cmp	r2, #7
    7244:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7248:	f103 0308 	add.w	r3, r3, #8
    724c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7250:	ddec      	ble.n	722c <_vfprintf_r+0x5c8>
    7252:	4648      	mov	r0, r9
    7254:	4631      	mov	r1, r6
    7256:	4652      	mov	r2, sl
    7258:	f7ff fcf6 	bl	6c48 <__sprint_r>
    725c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7260:	3304      	adds	r3, #4
    7262:	2800      	cmp	r0, #0
    7264:	f47f ae1e 	bne.w	6ea4 <_vfprintf_r+0x240>
    7268:	3f10      	subs	r7, #16
    726a:	2f10      	cmp	r7, #16
    726c:	dce1      	bgt.n	7232 <_vfprintf_r+0x5ce>
    726e:	462a      	mov	r2, r5
    7270:	4645      	mov	r5, r8
    7272:	4690      	mov	r8, r2
    7274:	605f      	str	r7, [r3, #4]
    7276:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    727a:	f8c3 8000 	str.w	r8, [r3]
    727e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    7282:	3201      	adds	r2, #1
    7284:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7288:	18fb      	adds	r3, r7, r3
    728a:	2a07      	cmp	r2, #7
    728c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    7290:	dd0b      	ble.n	72aa <_vfprintf_r+0x646>
    7292:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7296:	4648      	mov	r0, r9
    7298:	4631      	mov	r1, r6
    729a:	320c      	adds	r2, #12
    729c:	f7ff fcd4 	bl	6c48 <__sprint_r>
    72a0:	2800      	cmp	r0, #0
    72a2:	f47f adff 	bne.w	6ea4 <_vfprintf_r+0x240>
    72a6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    72aa:	9811      	ldr	r0, [sp, #68]	; 0x44
    72ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    72ae:	990f      	ldr	r1, [sp, #60]	; 0x3c
    72b0:	428a      	cmp	r2, r1
    72b2:	bfac      	ite	ge
    72b4:	1880      	addge	r0, r0, r2
    72b6:	1840      	addlt	r0, r0, r1
    72b8:	9011      	str	r0, [sp, #68]	; 0x44
    72ba:	2b00      	cmp	r3, #0
    72bc:	f040 8342 	bne.w	7944 <_vfprintf_r+0xce0>
    72c0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    72c4:	2300      	movs	r3, #0
    72c6:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    72ca:	3404      	adds	r4, #4
    72cc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    72d0:	e530      	b.n	6d34 <_vfprintf_r+0xd0>
    72d2:	9216      	str	r2, [sp, #88]	; 0x58
    72d4:	2a00      	cmp	r2, #0
    72d6:	f43f addd 	beq.w	6e94 <_vfprintf_r+0x230>
    72da:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    72de:	2301      	movs	r3, #1
    72e0:	f04f 0c00 	mov.w	ip, #0
    72e4:	3004      	adds	r0, #4
    72e6:	930c      	str	r3, [sp, #48]	; 0x30
    72e8:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    72ec:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    72f0:	9013      	str	r0, [sp, #76]	; 0x4c
    72f2:	9310      	str	r3, [sp, #64]	; 0x40
    72f4:	2100      	movs	r1, #0
    72f6:	9117      	str	r1, [sp, #92]	; 0x5c
    72f8:	e687      	b.n	700a <_vfprintf_r+0x3a6>
    72fa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    72fe:	2b00      	cmp	r3, #0
    7300:	f040 852b 	bne.w	7d5a <_vfprintf_r+0x10f6>
    7304:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7306:	462b      	mov	r3, r5
    7308:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    730c:	782a      	ldrb	r2, [r5, #0]
    730e:	910b      	str	r1, [sp, #44]	; 0x2c
    7310:	e553      	b.n	6dba <_vfprintf_r+0x156>
    7312:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7314:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7316:	f043 0301 	orr.w	r3, r3, #1
    731a:	930a      	str	r3, [sp, #40]	; 0x28
    731c:	462b      	mov	r3, r5
    731e:	782a      	ldrb	r2, [r5, #0]
    7320:	910b      	str	r1, [sp, #44]	; 0x2c
    7322:	e54a      	b.n	6dba <_vfprintf_r+0x156>
    7324:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7326:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7328:	6809      	ldr	r1, [r1, #0]
    732a:	910f      	str	r1, [sp, #60]	; 0x3c
    732c:	1d11      	adds	r1, r2, #4
    732e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7330:	2b00      	cmp	r3, #0
    7332:	f2c0 8780 	blt.w	8236 <_vfprintf_r+0x15d2>
    7336:	782a      	ldrb	r2, [r5, #0]
    7338:	462b      	mov	r3, r5
    733a:	910b      	str	r1, [sp, #44]	; 0x2c
    733c:	e53d      	b.n	6dba <_vfprintf_r+0x156>
    733e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7340:	462b      	mov	r3, r5
    7342:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    7346:	782a      	ldrb	r2, [r5, #0]
    7348:	910b      	str	r1, [sp, #44]	; 0x2c
    734a:	e536      	b.n	6dba <_vfprintf_r+0x156>
    734c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    734e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7350:	f043 0304 	orr.w	r3, r3, #4
    7354:	930a      	str	r3, [sp, #40]	; 0x28
    7356:	462b      	mov	r3, r5
    7358:	782a      	ldrb	r2, [r5, #0]
    735a:	910b      	str	r1, [sp, #44]	; 0x2c
    735c:	e52d      	b.n	6dba <_vfprintf_r+0x156>
    735e:	462b      	mov	r3, r5
    7360:	f813 2b01 	ldrb.w	r2, [r3], #1
    7364:	2a2a      	cmp	r2, #42	; 0x2a
    7366:	f001 80cd 	beq.w	8504 <_vfprintf_r+0x18a0>
    736a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    736e:	2909      	cmp	r1, #9
    7370:	f201 8037 	bhi.w	83e2 <_vfprintf_r+0x177e>
    7374:	3502      	adds	r5, #2
    7376:	2700      	movs	r7, #0
    7378:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    737c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    7380:	462b      	mov	r3, r5
    7382:	3501      	adds	r5, #1
    7384:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    7388:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    738c:	2909      	cmp	r1, #9
    738e:	d9f3      	bls.n	7378 <_vfprintf_r+0x714>
    7390:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    7394:	461d      	mov	r5, r3
    7396:	e511      	b.n	6dbc <_vfprintf_r+0x158>
    7398:	990b      	ldr	r1, [sp, #44]	; 0x2c
    739a:	462b      	mov	r3, r5
    739c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    739e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    73a2:	920a      	str	r2, [sp, #40]	; 0x28
    73a4:	782a      	ldrb	r2, [r5, #0]
    73a6:	910b      	str	r1, [sp, #44]	; 0x2c
    73a8:	e507      	b.n	6dba <_vfprintf_r+0x156>
    73aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    73ae:	f04f 0800 	mov.w	r8, #0
    73b2:	462b      	mov	r3, r5
    73b4:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    73b8:	f813 2b01 	ldrb.w	r2, [r3], #1
    73bc:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    73c0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    73c4:	461d      	mov	r5, r3
    73c6:	2909      	cmp	r1, #9
    73c8:	d9f3      	bls.n	73b2 <_vfprintf_r+0x74e>
    73ca:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    73ce:	461d      	mov	r5, r3
    73d0:	e4f4      	b.n	6dbc <_vfprintf_r+0x158>
    73d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    73d4:	9216      	str	r2, [sp, #88]	; 0x58
    73d6:	f043 0310 	orr.w	r3, r3, #16
    73da:	930a      	str	r3, [sp, #40]	; 0x28
    73dc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    73e0:	f01c 0f20 	tst.w	ip, #32
    73e4:	f000 815d 	beq.w	76a2 <_vfprintf_r+0xa3e>
    73e8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    73ea:	1dc3      	adds	r3, r0, #7
    73ec:	f023 0307 	bic.w	r3, r3, #7
    73f0:	f103 0108 	add.w	r1, r3, #8
    73f4:	910b      	str	r1, [sp, #44]	; 0x2c
    73f6:	e9d3 ab00 	ldrd	sl, fp, [r3]
    73fa:	f1ba 0f00 	cmp.w	sl, #0
    73fe:	f17b 0200 	sbcs.w	r2, fp, #0
    7402:	f2c0 849b 	blt.w	7d3c <_vfprintf_r+0x10d8>
    7406:	ea5a 030b 	orrs.w	r3, sl, fp
    740a:	f04f 0301 	mov.w	r3, #1
    740e:	bf0c      	ite	eq
    7410:	2200      	moveq	r2, #0
    7412:	2201      	movne	r2, #1
    7414:	e5bc      	b.n	6f90 <_vfprintf_r+0x32c>
    7416:	980a      	ldr	r0, [sp, #40]	; 0x28
    7418:	9216      	str	r2, [sp, #88]	; 0x58
    741a:	f010 0f08 	tst.w	r0, #8
    741e:	f000 84ed 	beq.w	7dfc <_vfprintf_r+0x1198>
    7422:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7424:	1dcb      	adds	r3, r1, #7
    7426:	f023 0307 	bic.w	r3, r3, #7
    742a:	f103 0208 	add.w	r2, r3, #8
    742e:	920b      	str	r2, [sp, #44]	; 0x2c
    7430:	f8d3 8004 	ldr.w	r8, [r3, #4]
    7434:	f8d3 a000 	ldr.w	sl, [r3]
    7438:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    743c:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    7440:	4650      	mov	r0, sl
    7442:	4641      	mov	r1, r8
    7444:	f003 fd82 	bl	af4c <__isinfd>
    7448:	4683      	mov	fp, r0
    744a:	2800      	cmp	r0, #0
    744c:	f000 8599 	beq.w	7f82 <_vfprintf_r+0x131e>
    7450:	4650      	mov	r0, sl
    7452:	2200      	movs	r2, #0
    7454:	2300      	movs	r3, #0
    7456:	4641      	mov	r1, r8
    7458:	f004 f96c 	bl	b734 <__aeabi_dcmplt>
    745c:	2800      	cmp	r0, #0
    745e:	f040 850b 	bne.w	7e78 <_vfprintf_r+0x1214>
    7462:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7466:	f24c 21b0 	movw	r1, #49840	; 0xc2b0
    746a:	f24c 22ac 	movw	r2, #49836	; 0xc2ac
    746e:	9816      	ldr	r0, [sp, #88]	; 0x58
    7470:	f2c0 0100 	movt	r1, #0
    7474:	f2c0 0200 	movt	r2, #0
    7478:	f04f 0c03 	mov.w	ip, #3
    747c:	2847      	cmp	r0, #71	; 0x47
    747e:	bfd8      	it	le
    7480:	4611      	movle	r1, r2
    7482:	9113      	str	r1, [sp, #76]	; 0x4c
    7484:	990a      	ldr	r1, [sp, #40]	; 0x28
    7486:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    748a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    748e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    7492:	910a      	str	r1, [sp, #40]	; 0x28
    7494:	f04f 0c00 	mov.w	ip, #0
    7498:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    749c:	e5b1      	b.n	7002 <_vfprintf_r+0x39e>
    749e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    74a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    74a2:	f043 0308 	orr.w	r3, r3, #8
    74a6:	930a      	str	r3, [sp, #40]	; 0x28
    74a8:	462b      	mov	r3, r5
    74aa:	782a      	ldrb	r2, [r5, #0]
    74ac:	910b      	str	r1, [sp, #44]	; 0x2c
    74ae:	e484      	b.n	6dba <_vfprintf_r+0x156>
    74b0:	990a      	ldr	r1, [sp, #40]	; 0x28
    74b2:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    74b6:	910a      	str	r1, [sp, #40]	; 0x28
    74b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    74ba:	e73c      	b.n	7336 <_vfprintf_r+0x6d2>
    74bc:	782a      	ldrb	r2, [r5, #0]
    74be:	2a6c      	cmp	r2, #108	; 0x6c
    74c0:	f000 8555 	beq.w	7f6e <_vfprintf_r+0x130a>
    74c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    74c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    74c8:	910b      	str	r1, [sp, #44]	; 0x2c
    74ca:	f043 0310 	orr.w	r3, r3, #16
    74ce:	930a      	str	r3, [sp, #40]	; 0x28
    74d0:	462b      	mov	r3, r5
    74d2:	e472      	b.n	6dba <_vfprintf_r+0x156>
    74d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    74d6:	f012 0f20 	tst.w	r2, #32
    74da:	f000 8482 	beq.w	7de2 <_vfprintf_r+0x117e>
    74de:	980b      	ldr	r0, [sp, #44]	; 0x2c
    74e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    74e2:	6803      	ldr	r3, [r0, #0]
    74e4:	4610      	mov	r0, r2
    74e6:	ea4f 71e0 	mov.w	r1, r0, asr #31
    74ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    74ec:	e9c3 0100 	strd	r0, r1, [r3]
    74f0:	f102 0a04 	add.w	sl, r2, #4
    74f4:	e41e      	b.n	6d34 <_vfprintf_r+0xd0>
    74f6:	9216      	str	r2, [sp, #88]	; 0x58
    74f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    74fa:	f012 0320 	ands.w	r3, r2, #32
    74fe:	f000 80ef 	beq.w	76e0 <_vfprintf_r+0xa7c>
    7502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7504:	1dda      	adds	r2, r3, #7
    7506:	2300      	movs	r3, #0
    7508:	f022 0207 	bic.w	r2, r2, #7
    750c:	f102 0c08 	add.w	ip, r2, #8
    7510:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    7514:	e9d2 ab00 	ldrd	sl, fp, [r2]
    7518:	ea5a 000b 	orrs.w	r0, sl, fp
    751c:	bf0c      	ite	eq
    751e:	2200      	moveq	r2, #0
    7520:	2201      	movne	r2, #1
    7522:	e531      	b.n	6f88 <_vfprintf_r+0x324>
    7524:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7526:	2178      	movs	r1, #120	; 0x78
    7528:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    752c:	9116      	str	r1, [sp, #88]	; 0x58
    752e:	6803      	ldr	r3, [r0, #0]
    7530:	f24c 20bc 	movw	r0, #49852	; 0xc2bc
    7534:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    7538:	2130      	movs	r1, #48	; 0x30
    753a:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    753e:	f04c 0c02 	orr.w	ip, ip, #2
    7542:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7544:	1e1a      	subs	r2, r3, #0
    7546:	bf18      	it	ne
    7548:	2201      	movne	r2, #1
    754a:	f2c0 0000 	movt	r0, #0
    754e:	469a      	mov	sl, r3
    7550:	f04f 0b00 	mov.w	fp, #0
    7554:	3104      	adds	r1, #4
    7556:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    755a:	9019      	str	r0, [sp, #100]	; 0x64
    755c:	2302      	movs	r3, #2
    755e:	910b      	str	r1, [sp, #44]	; 0x2c
    7560:	e512      	b.n	6f88 <_vfprintf_r+0x324>
    7562:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7564:	9216      	str	r2, [sp, #88]	; 0x58
    7566:	f04f 0200 	mov.w	r2, #0
    756a:	1d18      	adds	r0, r3, #4
    756c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    7570:	681b      	ldr	r3, [r3, #0]
    7572:	900b      	str	r0, [sp, #44]	; 0x2c
    7574:	9313      	str	r3, [sp, #76]	; 0x4c
    7576:	2b00      	cmp	r3, #0
    7578:	f000 86c6 	beq.w	8308 <_vfprintf_r+0x16a4>
    757c:	2f00      	cmp	r7, #0
    757e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7580:	f2c0 868f 	blt.w	82a2 <_vfprintf_r+0x163e>
    7584:	2100      	movs	r1, #0
    7586:	463a      	mov	r2, r7
    7588:	f002 fdc4 	bl	a114 <memchr>
    758c:	4603      	mov	r3, r0
    758e:	2800      	cmp	r0, #0
    7590:	f000 86f5 	beq.w	837e <_vfprintf_r+0x171a>
    7594:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7596:	1a1b      	subs	r3, r3, r0
    7598:	9310      	str	r3, [sp, #64]	; 0x40
    759a:	42bb      	cmp	r3, r7
    759c:	f340 85be 	ble.w	811c <_vfprintf_r+0x14b8>
    75a0:	9710      	str	r7, [sp, #64]	; 0x40
    75a2:	2100      	movs	r1, #0
    75a4:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    75a8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    75ac:	970c      	str	r7, [sp, #48]	; 0x30
    75ae:	9117      	str	r1, [sp, #92]	; 0x5c
    75b0:	e527      	b.n	7002 <_vfprintf_r+0x39e>
    75b2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    75b6:	9216      	str	r2, [sp, #88]	; 0x58
    75b8:	f01c 0f20 	tst.w	ip, #32
    75bc:	d023      	beq.n	7606 <_vfprintf_r+0x9a2>
    75be:	980b      	ldr	r0, [sp, #44]	; 0x2c
    75c0:	2301      	movs	r3, #1
    75c2:	1dc2      	adds	r2, r0, #7
    75c4:	f022 0207 	bic.w	r2, r2, #7
    75c8:	f102 0108 	add.w	r1, r2, #8
    75cc:	910b      	str	r1, [sp, #44]	; 0x2c
    75ce:	e9d2 ab00 	ldrd	sl, fp, [r2]
    75d2:	ea5a 020b 	orrs.w	r2, sl, fp
    75d6:	bf0c      	ite	eq
    75d8:	2200      	moveq	r2, #0
    75da:	2201      	movne	r2, #1
    75dc:	e4d4      	b.n	6f88 <_vfprintf_r+0x324>
    75de:	990a      	ldr	r1, [sp, #40]	; 0x28
    75e0:	462b      	mov	r3, r5
    75e2:	f041 0120 	orr.w	r1, r1, #32
    75e6:	910a      	str	r1, [sp, #40]	; 0x28
    75e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    75ea:	782a      	ldrb	r2, [r5, #0]
    75ec:	910b      	str	r1, [sp, #44]	; 0x2c
    75ee:	f7ff bbe4 	b.w	6dba <_vfprintf_r+0x156>
    75f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    75f4:	9216      	str	r2, [sp, #88]	; 0x58
    75f6:	f043 0310 	orr.w	r3, r3, #16
    75fa:	930a      	str	r3, [sp, #40]	; 0x28
    75fc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7600:	f01c 0f20 	tst.w	ip, #32
    7604:	d1db      	bne.n	75be <_vfprintf_r+0x95a>
    7606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7608:	f013 0f10 	tst.w	r3, #16
    760c:	f000 83d5 	beq.w	7dba <_vfprintf_r+0x1156>
    7610:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7612:	2301      	movs	r3, #1
    7614:	1d02      	adds	r2, r0, #4
    7616:	920b      	str	r2, [sp, #44]	; 0x2c
    7618:	6801      	ldr	r1, [r0, #0]
    761a:	1e0a      	subs	r2, r1, #0
    761c:	bf18      	it	ne
    761e:	2201      	movne	r2, #1
    7620:	468a      	mov	sl, r1
    7622:	f04f 0b00 	mov.w	fp, #0
    7626:	e4af      	b.n	6f88 <_vfprintf_r+0x324>
    7628:	980a      	ldr	r0, [sp, #40]	; 0x28
    762a:	9216      	str	r2, [sp, #88]	; 0x58
    762c:	f24c 2298 	movw	r2, #49816	; 0xc298
    7630:	f010 0f20 	tst.w	r0, #32
    7634:	f2c0 0200 	movt	r2, #0
    7638:	9219      	str	r2, [sp, #100]	; 0x64
    763a:	f47f ac92 	bne.w	6f62 <_vfprintf_r+0x2fe>
    763e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7640:	f013 0f10 	tst.w	r3, #16
    7644:	f040 831a 	bne.w	7c7c <_vfprintf_r+0x1018>
    7648:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    764a:	f012 0f40 	tst.w	r2, #64	; 0x40
    764e:	f000 8315 	beq.w	7c7c <_vfprintf_r+0x1018>
    7652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7654:	f103 0c04 	add.w	ip, r3, #4
    7658:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    765c:	f8b3 a000 	ldrh.w	sl, [r3]
    7660:	46d2      	mov	sl, sl
    7662:	f04f 0b00 	mov.w	fp, #0
    7666:	e485      	b.n	6f74 <_vfprintf_r+0x310>
    7668:	9216      	str	r2, [sp, #88]	; 0x58
    766a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    766e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7670:	f04f 0c01 	mov.w	ip, #1
    7674:	f04f 0000 	mov.w	r0, #0
    7678:	3104      	adds	r1, #4
    767a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    767e:	6813      	ldr	r3, [r2, #0]
    7680:	3204      	adds	r2, #4
    7682:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    7686:	920b      	str	r2, [sp, #44]	; 0x2c
    7688:	9113      	str	r1, [sp, #76]	; 0x4c
    768a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    768e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    7692:	e62f      	b.n	72f4 <_vfprintf_r+0x690>
    7694:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7698:	9216      	str	r2, [sp, #88]	; 0x58
    769a:	f01c 0f20 	tst.w	ip, #32
    769e:	f47f aea3 	bne.w	73e8 <_vfprintf_r+0x784>
    76a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    76a4:	f012 0f10 	tst.w	r2, #16
    76a8:	f040 82f1 	bne.w	7c8e <_vfprintf_r+0x102a>
    76ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    76ae:	f012 0f40 	tst.w	r2, #64	; 0x40
    76b2:	f000 82ec 	beq.w	7c8e <_vfprintf_r+0x102a>
    76b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    76b8:	f103 0c04 	add.w	ip, r3, #4
    76bc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    76c0:	f9b3 a000 	ldrsh.w	sl, [r3]
    76c4:	46d2      	mov	sl, sl
    76c6:	ea4f 7bea 	mov.w	fp, sl, asr #31
    76ca:	e696      	b.n	73fa <_vfprintf_r+0x796>
    76cc:	990a      	ldr	r1, [sp, #40]	; 0x28
    76ce:	9216      	str	r2, [sp, #88]	; 0x58
    76d0:	f041 0110 	orr.w	r1, r1, #16
    76d4:	910a      	str	r1, [sp, #40]	; 0x28
    76d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    76d8:	f012 0320 	ands.w	r3, r2, #32
    76dc:	f47f af11 	bne.w	7502 <_vfprintf_r+0x89e>
    76e0:	990a      	ldr	r1, [sp, #40]	; 0x28
    76e2:	f011 0210 	ands.w	r2, r1, #16
    76e6:	f000 8354 	beq.w	7d92 <_vfprintf_r+0x112e>
    76ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    76ec:	f102 0c04 	add.w	ip, r2, #4
    76f0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    76f4:	6811      	ldr	r1, [r2, #0]
    76f6:	1e0a      	subs	r2, r1, #0
    76f8:	bf18      	it	ne
    76fa:	2201      	movne	r2, #1
    76fc:	468a      	mov	sl, r1
    76fe:	f04f 0b00 	mov.w	fp, #0
    7702:	e441      	b.n	6f88 <_vfprintf_r+0x324>
    7704:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7706:	2a65      	cmp	r2, #101	; 0x65
    7708:	f340 8128 	ble.w	795c <_vfprintf_r+0xcf8>
    770c:	9812      	ldr	r0, [sp, #72]	; 0x48
    770e:	2200      	movs	r2, #0
    7710:	2300      	movs	r3, #0
    7712:	991b      	ldr	r1, [sp, #108]	; 0x6c
    7714:	f004 f804 	bl	b720 <__aeabi_dcmpeq>
    7718:	2800      	cmp	r0, #0
    771a:	f000 81be 	beq.w	7a9a <_vfprintf_r+0xe36>
    771e:	2301      	movs	r3, #1
    7720:	6063      	str	r3, [r4, #4]
    7722:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7726:	f24c 23d8 	movw	r3, #49880	; 0xc2d8
    772a:	f2c0 0300 	movt	r3, #0
    772e:	6023      	str	r3, [r4, #0]
    7730:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    7734:	3201      	adds	r2, #1
    7736:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    773a:	3301      	adds	r3, #1
    773c:	2a07      	cmp	r2, #7
    773e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    7742:	bfd8      	it	le
    7744:	f104 0308 	addle.w	r3, r4, #8
    7748:	f300 839b 	bgt.w	7e82 <_vfprintf_r+0x121e>
    774c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    7750:	981a      	ldr	r0, [sp, #104]	; 0x68
    7752:	4282      	cmp	r2, r0
    7754:	db04      	blt.n	7760 <_vfprintf_r+0xafc>
    7756:	990a      	ldr	r1, [sp, #40]	; 0x28
    7758:	f011 0f01 	tst.w	r1, #1
    775c:	f43f ad49 	beq.w	71f2 <_vfprintf_r+0x58e>
    7760:	2201      	movs	r2, #1
    7762:	605a      	str	r2, [r3, #4]
    7764:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7768:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    776c:	3201      	adds	r2, #1
    776e:	981d      	ldr	r0, [sp, #116]	; 0x74
    7770:	3101      	adds	r1, #1
    7772:	2a07      	cmp	r2, #7
    7774:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7778:	6018      	str	r0, [r3, #0]
    777a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    777e:	f300 855f 	bgt.w	8240 <_vfprintf_r+0x15dc>
    7782:	3308      	adds	r3, #8
    7784:	991a      	ldr	r1, [sp, #104]	; 0x68
    7786:	1e4f      	subs	r7, r1, #1
    7788:	2f00      	cmp	r7, #0
    778a:	f77f ad32 	ble.w	71f2 <_vfprintf_r+0x58e>
    778e:	2f10      	cmp	r7, #16
    7790:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 7cc8 <_vfprintf_r+0x1064>
    7794:	f340 82ea 	ble.w	7d6c <_vfprintf_r+0x1108>
    7798:	4642      	mov	r2, r8
    779a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    779e:	46a8      	mov	r8, r5
    77a0:	2410      	movs	r4, #16
    77a2:	f10a 0a0c 	add.w	sl, sl, #12
    77a6:	4615      	mov	r5, r2
    77a8:	e003      	b.n	77b2 <_vfprintf_r+0xb4e>
    77aa:	3f10      	subs	r7, #16
    77ac:	2f10      	cmp	r7, #16
    77ae:	f340 82da 	ble.w	7d66 <_vfprintf_r+0x1102>
    77b2:	605c      	str	r4, [r3, #4]
    77b4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    77b8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    77bc:	3201      	adds	r2, #1
    77be:	601d      	str	r5, [r3, #0]
    77c0:	3110      	adds	r1, #16
    77c2:	2a07      	cmp	r2, #7
    77c4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    77c8:	f103 0308 	add.w	r3, r3, #8
    77cc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    77d0:	ddeb      	ble.n	77aa <_vfprintf_r+0xb46>
    77d2:	4648      	mov	r0, r9
    77d4:	4631      	mov	r1, r6
    77d6:	4652      	mov	r2, sl
    77d8:	f7ff fa36 	bl	6c48 <__sprint_r>
    77dc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    77e0:	3304      	adds	r3, #4
    77e2:	2800      	cmp	r0, #0
    77e4:	d0e1      	beq.n	77aa <_vfprintf_r+0xb46>
    77e6:	f7ff bb5d 	b.w	6ea4 <_vfprintf_r+0x240>
    77ea:	b97b      	cbnz	r3, 780c <_vfprintf_r+0xba8>
    77ec:	990a      	ldr	r1, [sp, #40]	; 0x28
    77ee:	f011 0f01 	tst.w	r1, #1
    77f2:	d00b      	beq.n	780c <_vfprintf_r+0xba8>
    77f4:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    77f8:	2330      	movs	r3, #48	; 0x30
    77fa:	3204      	adds	r2, #4
    77fc:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    7800:	3227      	adds	r2, #39	; 0x27
    7802:	2301      	movs	r3, #1
    7804:	9213      	str	r2, [sp, #76]	; 0x4c
    7806:	9310      	str	r3, [sp, #64]	; 0x40
    7808:	f7ff bbf3 	b.w	6ff2 <_vfprintf_r+0x38e>
    780c:	9818      	ldr	r0, [sp, #96]	; 0x60
    780e:	2100      	movs	r1, #0
    7810:	9110      	str	r1, [sp, #64]	; 0x40
    7812:	9013      	str	r0, [sp, #76]	; 0x4c
    7814:	f7ff bbed 	b.w	6ff2 <_vfprintf_r+0x38e>
    7818:	980f      	ldr	r0, [sp, #60]	; 0x3c
    781a:	990c      	ldr	r1, [sp, #48]	; 0x30
    781c:	1a47      	subs	r7, r0, r1
    781e:	2f00      	cmp	r7, #0
    7820:	f77f ac84 	ble.w	712c <_vfprintf_r+0x4c8>
    7824:	2f10      	cmp	r7, #16
    7826:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 7cc8 <_vfprintf_r+0x1064>
    782a:	dd2e      	ble.n	788a <_vfprintf_r+0xc26>
    782c:	4643      	mov	r3, r8
    782e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    7832:	46a8      	mov	r8, r5
    7834:	f04f 0a10 	mov.w	sl, #16
    7838:	f10b 0b0c 	add.w	fp, fp, #12
    783c:	461d      	mov	r5, r3
    783e:	e002      	b.n	7846 <_vfprintf_r+0xbe2>
    7840:	3f10      	subs	r7, #16
    7842:	2f10      	cmp	r7, #16
    7844:	dd1e      	ble.n	7884 <_vfprintf_r+0xc20>
    7846:	f8c4 a004 	str.w	sl, [r4, #4]
    784a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    784e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7852:	3301      	adds	r3, #1
    7854:	6025      	str	r5, [r4, #0]
    7856:	3210      	adds	r2, #16
    7858:	2b07      	cmp	r3, #7
    785a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    785e:	f104 0408 	add.w	r4, r4, #8
    7862:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7866:	ddeb      	ble.n	7840 <_vfprintf_r+0xbdc>
    7868:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    786c:	4648      	mov	r0, r9
    786e:	4631      	mov	r1, r6
    7870:	465a      	mov	r2, fp
    7872:	3404      	adds	r4, #4
    7874:	f7ff f9e8 	bl	6c48 <__sprint_r>
    7878:	2800      	cmp	r0, #0
    787a:	f47f ab13 	bne.w	6ea4 <_vfprintf_r+0x240>
    787e:	3f10      	subs	r7, #16
    7880:	2f10      	cmp	r7, #16
    7882:	dce0      	bgt.n	7846 <_vfprintf_r+0xbe2>
    7884:	462b      	mov	r3, r5
    7886:	4645      	mov	r5, r8
    7888:	4698      	mov	r8, r3
    788a:	6067      	str	r7, [r4, #4]
    788c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7890:	f8c4 8000 	str.w	r8, [r4]
    7894:	1c5a      	adds	r2, r3, #1
    7896:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    789a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    789e:	19db      	adds	r3, r3, r7
    78a0:	2a07      	cmp	r2, #7
    78a2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    78a6:	f300 823a 	bgt.w	7d1e <_vfprintf_r+0x10ba>
    78aa:	3408      	adds	r4, #8
    78ac:	e43e      	b.n	712c <_vfprintf_r+0x4c8>
    78ae:	9913      	ldr	r1, [sp, #76]	; 0x4c
    78b0:	6063      	str	r3, [r4, #4]
    78b2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    78b6:	6021      	str	r1, [r4, #0]
    78b8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    78bc:	3201      	adds	r2, #1
    78be:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    78c2:	18cb      	adds	r3, r1, r3
    78c4:	2a07      	cmp	r2, #7
    78c6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    78ca:	f300 8549 	bgt.w	8360 <_vfprintf_r+0x16fc>
    78ce:	3408      	adds	r4, #8
    78d0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    78d2:	2301      	movs	r3, #1
    78d4:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    78d8:	6063      	str	r3, [r4, #4]
    78da:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    78de:	6022      	str	r2, [r4, #0]
    78e0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    78e4:	3301      	adds	r3, #1
    78e6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    78ea:	3201      	adds	r2, #1
    78ec:	2b07      	cmp	r3, #7
    78ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    78f2:	bfd8      	it	le
    78f4:	f104 0308 	addle.w	r3, r4, #8
    78f8:	f300 8523 	bgt.w	8342 <_vfprintf_r+0x16de>
    78fc:	9813      	ldr	r0, [sp, #76]	; 0x4c
    78fe:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    7902:	19c7      	adds	r7, r0, r7
    7904:	981a      	ldr	r0, [sp, #104]	; 0x68
    7906:	601f      	str	r7, [r3, #0]
    7908:	1a81      	subs	r1, r0, r2
    790a:	6059      	str	r1, [r3, #4]
    790c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7910:	1a8a      	subs	r2, r1, r2
    7912:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    7916:	1812      	adds	r2, r2, r0
    7918:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    791c:	3101      	adds	r1, #1
    791e:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    7922:	2907      	cmp	r1, #7
    7924:	f340 8232 	ble.w	7d8c <_vfprintf_r+0x1128>
    7928:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    792c:	4648      	mov	r0, r9
    792e:	4631      	mov	r1, r6
    7930:	320c      	adds	r2, #12
    7932:	f7ff f989 	bl	6c48 <__sprint_r>
    7936:	2800      	cmp	r0, #0
    7938:	f47f aab4 	bne.w	6ea4 <_vfprintf_r+0x240>
    793c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7940:	3304      	adds	r3, #4
    7942:	e456      	b.n	71f2 <_vfprintf_r+0x58e>
    7944:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7948:	4648      	mov	r0, r9
    794a:	4631      	mov	r1, r6
    794c:	320c      	adds	r2, #12
    794e:	f7ff f97b 	bl	6c48 <__sprint_r>
    7952:	2800      	cmp	r0, #0
    7954:	f43f acb4 	beq.w	72c0 <_vfprintf_r+0x65c>
    7958:	f7ff baa4 	b.w	6ea4 <_vfprintf_r+0x240>
    795c:	991a      	ldr	r1, [sp, #104]	; 0x68
    795e:	2901      	cmp	r1, #1
    7960:	dd4c      	ble.n	79fc <_vfprintf_r+0xd98>
    7962:	2301      	movs	r3, #1
    7964:	6063      	str	r3, [r4, #4]
    7966:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    796a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    796e:	3301      	adds	r3, #1
    7970:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7972:	3201      	adds	r2, #1
    7974:	2b07      	cmp	r3, #7
    7976:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    797a:	6020      	str	r0, [r4, #0]
    797c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7980:	f300 81b2 	bgt.w	7ce8 <_vfprintf_r+0x1084>
    7984:	3408      	adds	r4, #8
    7986:	2301      	movs	r3, #1
    7988:	6063      	str	r3, [r4, #4]
    798a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    798e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7992:	3301      	adds	r3, #1
    7994:	991d      	ldr	r1, [sp, #116]	; 0x74
    7996:	3201      	adds	r2, #1
    7998:	2b07      	cmp	r3, #7
    799a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    799e:	6021      	str	r1, [r4, #0]
    79a0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    79a4:	f300 8192 	bgt.w	7ccc <_vfprintf_r+0x1068>
    79a8:	3408      	adds	r4, #8
    79aa:	9812      	ldr	r0, [sp, #72]	; 0x48
    79ac:	2200      	movs	r2, #0
    79ae:	2300      	movs	r3, #0
    79b0:	991b      	ldr	r1, [sp, #108]	; 0x6c
    79b2:	f003 feb5 	bl	b720 <__aeabi_dcmpeq>
    79b6:	2800      	cmp	r0, #0
    79b8:	f040 811d 	bne.w	7bf6 <_vfprintf_r+0xf92>
    79bc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    79be:	9813      	ldr	r0, [sp, #76]	; 0x4c
    79c0:	1e5a      	subs	r2, r3, #1
    79c2:	6062      	str	r2, [r4, #4]
    79c4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    79c8:	1c41      	adds	r1, r0, #1
    79ca:	6021      	str	r1, [r4, #0]
    79cc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    79d0:	3301      	adds	r3, #1
    79d2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    79d6:	188a      	adds	r2, r1, r2
    79d8:	2b07      	cmp	r3, #7
    79da:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    79de:	dc21      	bgt.n	7a24 <_vfprintf_r+0xdc0>
    79e0:	3408      	adds	r4, #8
    79e2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    79e4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    79e8:	981c      	ldr	r0, [sp, #112]	; 0x70
    79ea:	6022      	str	r2, [r4, #0]
    79ec:	6063      	str	r3, [r4, #4]
    79ee:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    79f2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    79f6:	3301      	adds	r3, #1
    79f8:	f7ff bbf0 	b.w	71dc <_vfprintf_r+0x578>
    79fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    79fe:	f012 0f01 	tst.w	r2, #1
    7a02:	d1ae      	bne.n	7962 <_vfprintf_r+0xcfe>
    7a04:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7a06:	2301      	movs	r3, #1
    7a08:	6063      	str	r3, [r4, #4]
    7a0a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7a0e:	6022      	str	r2, [r4, #0]
    7a10:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7a14:	3301      	adds	r3, #1
    7a16:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7a1a:	3201      	adds	r2, #1
    7a1c:	2b07      	cmp	r3, #7
    7a1e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7a22:	dddd      	ble.n	79e0 <_vfprintf_r+0xd7c>
    7a24:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7a28:	4648      	mov	r0, r9
    7a2a:	4631      	mov	r1, r6
    7a2c:	320c      	adds	r2, #12
    7a2e:	f7ff f90b 	bl	6c48 <__sprint_r>
    7a32:	2800      	cmp	r0, #0
    7a34:	f47f aa36 	bne.w	6ea4 <_vfprintf_r+0x240>
    7a38:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7a3c:	3404      	adds	r4, #4
    7a3e:	e7d0      	b.n	79e2 <_vfprintf_r+0xd7e>
    7a40:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7a44:	4648      	mov	r0, r9
    7a46:	4631      	mov	r1, r6
    7a48:	320c      	adds	r2, #12
    7a4a:	f7ff f8fd 	bl	6c48 <__sprint_r>
    7a4e:	2800      	cmp	r0, #0
    7a50:	f47f aa28 	bne.w	6ea4 <_vfprintf_r+0x240>
    7a54:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7a58:	3404      	adds	r4, #4
    7a5a:	f7ff bbb0 	b.w	71be <_vfprintf_r+0x55a>
    7a5e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7a62:	4648      	mov	r0, r9
    7a64:	4631      	mov	r1, r6
    7a66:	320c      	adds	r2, #12
    7a68:	f7ff f8ee 	bl	6c48 <__sprint_r>
    7a6c:	2800      	cmp	r0, #0
    7a6e:	f47f aa19 	bne.w	6ea4 <_vfprintf_r+0x240>
    7a72:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7a76:	3404      	adds	r4, #4
    7a78:	f7ff bb3c 	b.w	70f4 <_vfprintf_r+0x490>
    7a7c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7a80:	4648      	mov	r0, r9
    7a82:	4631      	mov	r1, r6
    7a84:	320c      	adds	r2, #12
    7a86:	f7ff f8df 	bl	6c48 <__sprint_r>
    7a8a:	2800      	cmp	r0, #0
    7a8c:	f47f aa0a 	bne.w	6ea4 <_vfprintf_r+0x240>
    7a90:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7a94:	3404      	adds	r4, #4
    7a96:	f7ff bb43 	b.w	7120 <_vfprintf_r+0x4bc>
    7a9a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    7a9e:	2b00      	cmp	r3, #0
    7aa0:	f340 81fd 	ble.w	7e9e <_vfprintf_r+0x123a>
    7aa4:	991a      	ldr	r1, [sp, #104]	; 0x68
    7aa6:	428b      	cmp	r3, r1
    7aa8:	f6ff af01 	blt.w	78ae <_vfprintf_r+0xc4a>
    7aac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7aae:	6061      	str	r1, [r4, #4]
    7ab0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7ab4:	6022      	str	r2, [r4, #0]
    7ab6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7aba:	3301      	adds	r3, #1
    7abc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7ac0:	1852      	adds	r2, r2, r1
    7ac2:	2b07      	cmp	r3, #7
    7ac4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7ac8:	bfd8      	it	le
    7aca:	f104 0308 	addle.w	r3, r4, #8
    7ace:	f300 8429 	bgt.w	8324 <_vfprintf_r+0x16c0>
    7ad2:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    7ad6:	981a      	ldr	r0, [sp, #104]	; 0x68
    7ad8:	1a24      	subs	r4, r4, r0
    7ada:	2c00      	cmp	r4, #0
    7adc:	f340 81b3 	ble.w	7e46 <_vfprintf_r+0x11e2>
    7ae0:	2c10      	cmp	r4, #16
    7ae2:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 7cc8 <_vfprintf_r+0x1064>
    7ae6:	f340 819d 	ble.w	7e24 <_vfprintf_r+0x11c0>
    7aea:	4642      	mov	r2, r8
    7aec:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    7af0:	46a8      	mov	r8, r5
    7af2:	2710      	movs	r7, #16
    7af4:	f10a 0a0c 	add.w	sl, sl, #12
    7af8:	4615      	mov	r5, r2
    7afa:	e003      	b.n	7b04 <_vfprintf_r+0xea0>
    7afc:	3c10      	subs	r4, #16
    7afe:	2c10      	cmp	r4, #16
    7b00:	f340 818d 	ble.w	7e1e <_vfprintf_r+0x11ba>
    7b04:	605f      	str	r7, [r3, #4]
    7b06:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7b0a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7b0e:	3201      	adds	r2, #1
    7b10:	601d      	str	r5, [r3, #0]
    7b12:	3110      	adds	r1, #16
    7b14:	2a07      	cmp	r2, #7
    7b16:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7b1a:	f103 0308 	add.w	r3, r3, #8
    7b1e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7b22:	ddeb      	ble.n	7afc <_vfprintf_r+0xe98>
    7b24:	4648      	mov	r0, r9
    7b26:	4631      	mov	r1, r6
    7b28:	4652      	mov	r2, sl
    7b2a:	f7ff f88d 	bl	6c48 <__sprint_r>
    7b2e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7b32:	3304      	adds	r3, #4
    7b34:	2800      	cmp	r0, #0
    7b36:	d0e1      	beq.n	7afc <_vfprintf_r+0xe98>
    7b38:	f7ff b9b4 	b.w	6ea4 <_vfprintf_r+0x240>
    7b3c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    7b3e:	9819      	ldr	r0, [sp, #100]	; 0x64
    7b40:	4613      	mov	r3, r2
    7b42:	9213      	str	r2, [sp, #76]	; 0x4c
    7b44:	f00a 020f 	and.w	r2, sl, #15
    7b48:	ea4f 111a 	mov.w	r1, sl, lsr #4
    7b4c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    7b50:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    7b54:	5c82      	ldrb	r2, [r0, r2]
    7b56:	468a      	mov	sl, r1
    7b58:	46e3      	mov	fp, ip
    7b5a:	ea5a 0c0b 	orrs.w	ip, sl, fp
    7b5e:	f803 2d01 	strb.w	r2, [r3, #-1]!
    7b62:	d1ef      	bne.n	7b44 <_vfprintf_r+0xee0>
    7b64:	9818      	ldr	r0, [sp, #96]	; 0x60
    7b66:	9313      	str	r3, [sp, #76]	; 0x4c
    7b68:	1ac0      	subs	r0, r0, r3
    7b6a:	9010      	str	r0, [sp, #64]	; 0x40
    7b6c:	f7ff ba41 	b.w	6ff2 <_vfprintf_r+0x38e>
    7b70:	2209      	movs	r2, #9
    7b72:	2300      	movs	r3, #0
    7b74:	4552      	cmp	r2, sl
    7b76:	eb73 000b 	sbcs.w	r0, r3, fp
    7b7a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    7b7e:	d21f      	bcs.n	7bc0 <_vfprintf_r+0xf5c>
    7b80:	4623      	mov	r3, r4
    7b82:	4644      	mov	r4, r8
    7b84:	46b8      	mov	r8, r7
    7b86:	461f      	mov	r7, r3
    7b88:	4650      	mov	r0, sl
    7b8a:	4659      	mov	r1, fp
    7b8c:	220a      	movs	r2, #10
    7b8e:	2300      	movs	r3, #0
    7b90:	f003 fe20 	bl	b7d4 <__aeabi_uldivmod>
    7b94:	2300      	movs	r3, #0
    7b96:	4650      	mov	r0, sl
    7b98:	4659      	mov	r1, fp
    7b9a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    7b9e:	220a      	movs	r2, #10
    7ba0:	f804 cd01 	strb.w	ip, [r4, #-1]!
    7ba4:	f003 fe16 	bl	b7d4 <__aeabi_uldivmod>
    7ba8:	2209      	movs	r2, #9
    7baa:	2300      	movs	r3, #0
    7bac:	4682      	mov	sl, r0
    7bae:	468b      	mov	fp, r1
    7bb0:	4552      	cmp	r2, sl
    7bb2:	eb73 030b 	sbcs.w	r3, r3, fp
    7bb6:	d3e7      	bcc.n	7b88 <_vfprintf_r+0xf24>
    7bb8:	463b      	mov	r3, r7
    7bba:	4647      	mov	r7, r8
    7bbc:	46a0      	mov	r8, r4
    7bbe:	461c      	mov	r4, r3
    7bc0:	f108 30ff 	add.w	r0, r8, #4294967295
    7bc4:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    7bc8:	9013      	str	r0, [sp, #76]	; 0x4c
    7bca:	f808 ac01 	strb.w	sl, [r8, #-1]
    7bce:	9918      	ldr	r1, [sp, #96]	; 0x60
    7bd0:	1a09      	subs	r1, r1, r0
    7bd2:	9110      	str	r1, [sp, #64]	; 0x40
    7bd4:	f7ff ba0d 	b.w	6ff2 <_vfprintf_r+0x38e>
    7bd8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7bdc:	4648      	mov	r0, r9
    7bde:	4631      	mov	r1, r6
    7be0:	320c      	adds	r2, #12
    7be2:	f7ff f831 	bl	6c48 <__sprint_r>
    7be6:	2800      	cmp	r0, #0
    7be8:	f47f a95c 	bne.w	6ea4 <_vfprintf_r+0x240>
    7bec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7bf0:	3404      	adds	r4, #4
    7bf2:	f7ff ba68 	b.w	70c6 <_vfprintf_r+0x462>
    7bf6:	991a      	ldr	r1, [sp, #104]	; 0x68
    7bf8:	1e4f      	subs	r7, r1, #1
    7bfa:	2f00      	cmp	r7, #0
    7bfc:	f77f aef1 	ble.w	79e2 <_vfprintf_r+0xd7e>
    7c00:	2f10      	cmp	r7, #16
    7c02:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 7cc8 <_vfprintf_r+0x1064>
    7c06:	dd4e      	ble.n	7ca6 <_vfprintf_r+0x1042>
    7c08:	4643      	mov	r3, r8
    7c0a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    7c0e:	46a8      	mov	r8, r5
    7c10:	f04f 0a10 	mov.w	sl, #16
    7c14:	f10b 0b0c 	add.w	fp, fp, #12
    7c18:	461d      	mov	r5, r3
    7c1a:	e002      	b.n	7c22 <_vfprintf_r+0xfbe>
    7c1c:	3f10      	subs	r7, #16
    7c1e:	2f10      	cmp	r7, #16
    7c20:	dd3e      	ble.n	7ca0 <_vfprintf_r+0x103c>
    7c22:	f8c4 a004 	str.w	sl, [r4, #4]
    7c26:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7c2a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7c2e:	3301      	adds	r3, #1
    7c30:	6025      	str	r5, [r4, #0]
    7c32:	3210      	adds	r2, #16
    7c34:	2b07      	cmp	r3, #7
    7c36:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7c3a:	f104 0408 	add.w	r4, r4, #8
    7c3e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7c42:	ddeb      	ble.n	7c1c <_vfprintf_r+0xfb8>
    7c44:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7c48:	4648      	mov	r0, r9
    7c4a:	4631      	mov	r1, r6
    7c4c:	465a      	mov	r2, fp
    7c4e:	3404      	adds	r4, #4
    7c50:	f7fe fffa 	bl	6c48 <__sprint_r>
    7c54:	2800      	cmp	r0, #0
    7c56:	d0e1      	beq.n	7c1c <_vfprintf_r+0xfb8>
    7c58:	f7ff b924 	b.w	6ea4 <_vfprintf_r+0x240>
    7c5c:	9816      	ldr	r0, [sp, #88]	; 0x58
    7c5e:	2130      	movs	r1, #48	; 0x30
    7c60:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7c64:	2201      	movs	r2, #1
    7c66:	2302      	movs	r3, #2
    7c68:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    7c6c:	f04c 0c02 	orr.w	ip, ip, #2
    7c70:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    7c74:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    7c78:	f7ff b986 	b.w	6f88 <_vfprintf_r+0x324>
    7c7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7c7e:	1d01      	adds	r1, r0, #4
    7c80:	6803      	ldr	r3, [r0, #0]
    7c82:	910b      	str	r1, [sp, #44]	; 0x2c
    7c84:	469a      	mov	sl, r3
    7c86:	f04f 0b00 	mov.w	fp, #0
    7c8a:	f7ff b973 	b.w	6f74 <_vfprintf_r+0x310>
    7c8e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7c90:	1d01      	adds	r1, r0, #4
    7c92:	6803      	ldr	r3, [r0, #0]
    7c94:	910b      	str	r1, [sp, #44]	; 0x2c
    7c96:	469a      	mov	sl, r3
    7c98:	ea4f 7bea 	mov.w	fp, sl, asr #31
    7c9c:	f7ff bbad 	b.w	73fa <_vfprintf_r+0x796>
    7ca0:	462b      	mov	r3, r5
    7ca2:	4645      	mov	r5, r8
    7ca4:	4698      	mov	r8, r3
    7ca6:	6067      	str	r7, [r4, #4]
    7ca8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7cac:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7cb0:	3301      	adds	r3, #1
    7cb2:	f8c4 8000 	str.w	r8, [r4]
    7cb6:	19d2      	adds	r2, r2, r7
    7cb8:	2b07      	cmp	r3, #7
    7cba:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7cbe:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7cc2:	f77f ae8d 	ble.w	79e0 <_vfprintf_r+0xd7c>
    7cc6:	e6ad      	b.n	7a24 <_vfprintf_r+0xdc0>
    7cc8:	0000c2ec 	.word	0x0000c2ec
    7ccc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7cd0:	4648      	mov	r0, r9
    7cd2:	4631      	mov	r1, r6
    7cd4:	320c      	adds	r2, #12
    7cd6:	f7fe ffb7 	bl	6c48 <__sprint_r>
    7cda:	2800      	cmp	r0, #0
    7cdc:	f47f a8e2 	bne.w	6ea4 <_vfprintf_r+0x240>
    7ce0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7ce4:	3404      	adds	r4, #4
    7ce6:	e660      	b.n	79aa <_vfprintf_r+0xd46>
    7ce8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7cec:	4648      	mov	r0, r9
    7cee:	4631      	mov	r1, r6
    7cf0:	320c      	adds	r2, #12
    7cf2:	f7fe ffa9 	bl	6c48 <__sprint_r>
    7cf6:	2800      	cmp	r0, #0
    7cf8:	f47f a8d4 	bne.w	6ea4 <_vfprintf_r+0x240>
    7cfc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7d00:	3404      	adds	r4, #4
    7d02:	e640      	b.n	7986 <_vfprintf_r+0xd22>
    7d04:	2830      	cmp	r0, #48	; 0x30
    7d06:	f000 82ec 	beq.w	82e2 <_vfprintf_r+0x167e>
    7d0a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7d0c:	2330      	movs	r3, #48	; 0x30
    7d0e:	f800 3d01 	strb.w	r3, [r0, #-1]!
    7d12:	9918      	ldr	r1, [sp, #96]	; 0x60
    7d14:	9013      	str	r0, [sp, #76]	; 0x4c
    7d16:	1a09      	subs	r1, r1, r0
    7d18:	9110      	str	r1, [sp, #64]	; 0x40
    7d1a:	f7ff b96a 	b.w	6ff2 <_vfprintf_r+0x38e>
    7d1e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7d22:	4648      	mov	r0, r9
    7d24:	4631      	mov	r1, r6
    7d26:	320c      	adds	r2, #12
    7d28:	f7fe ff8e 	bl	6c48 <__sprint_r>
    7d2c:	2800      	cmp	r0, #0
    7d2e:	f47f a8b9 	bne.w	6ea4 <_vfprintf_r+0x240>
    7d32:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7d36:	3404      	adds	r4, #4
    7d38:	f7ff b9f8 	b.w	712c <_vfprintf_r+0x4c8>
    7d3c:	f1da 0a00 	rsbs	sl, sl, #0
    7d40:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    7d44:	232d      	movs	r3, #45	; 0x2d
    7d46:	ea5a 0c0b 	orrs.w	ip, sl, fp
    7d4a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    7d4e:	bf0c      	ite	eq
    7d50:	2200      	moveq	r2, #0
    7d52:	2201      	movne	r2, #1
    7d54:	2301      	movs	r3, #1
    7d56:	f7ff b91b 	b.w	6f90 <_vfprintf_r+0x32c>
    7d5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7d5c:	462b      	mov	r3, r5
    7d5e:	782a      	ldrb	r2, [r5, #0]
    7d60:	910b      	str	r1, [sp, #44]	; 0x2c
    7d62:	f7ff b82a 	b.w	6dba <_vfprintf_r+0x156>
    7d66:	462a      	mov	r2, r5
    7d68:	4645      	mov	r5, r8
    7d6a:	4690      	mov	r8, r2
    7d6c:	605f      	str	r7, [r3, #4]
    7d6e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7d72:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7d76:	3201      	adds	r2, #1
    7d78:	f8c3 8000 	str.w	r8, [r3]
    7d7c:	19c9      	adds	r1, r1, r7
    7d7e:	2a07      	cmp	r2, #7
    7d80:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7d84:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7d88:	f73f adce 	bgt.w	7928 <_vfprintf_r+0xcc4>
    7d8c:	3308      	adds	r3, #8
    7d8e:	f7ff ba30 	b.w	71f2 <_vfprintf_r+0x58e>
    7d92:	980a      	ldr	r0, [sp, #40]	; 0x28
    7d94:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    7d98:	f000 81ed 	beq.w	8176 <_vfprintf_r+0x1512>
    7d9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7d9e:	4613      	mov	r3, r2
    7da0:	1d0a      	adds	r2, r1, #4
    7da2:	920b      	str	r2, [sp, #44]	; 0x2c
    7da4:	f8b1 a000 	ldrh.w	sl, [r1]
    7da8:	f1ba 0200 	subs.w	r2, sl, #0
    7dac:	bf18      	it	ne
    7dae:	2201      	movne	r2, #1
    7db0:	46d2      	mov	sl, sl
    7db2:	f04f 0b00 	mov.w	fp, #0
    7db6:	f7ff b8e7 	b.w	6f88 <_vfprintf_r+0x324>
    7dba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7dbc:	f013 0f40 	tst.w	r3, #64	; 0x40
    7dc0:	f000 81cc 	beq.w	815c <_vfprintf_r+0x14f8>
    7dc4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7dc6:	2301      	movs	r3, #1
    7dc8:	1d01      	adds	r1, r0, #4
    7dca:	910b      	str	r1, [sp, #44]	; 0x2c
    7dcc:	f8b0 a000 	ldrh.w	sl, [r0]
    7dd0:	f1ba 0200 	subs.w	r2, sl, #0
    7dd4:	bf18      	it	ne
    7dd6:	2201      	movne	r2, #1
    7dd8:	46d2      	mov	sl, sl
    7dda:	f04f 0b00 	mov.w	fp, #0
    7dde:	f7ff b8d3 	b.w	6f88 <_vfprintf_r+0x324>
    7de2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7de4:	f013 0f10 	tst.w	r3, #16
    7de8:	f000 81a4 	beq.w	8134 <_vfprintf_r+0x14d0>
    7dec:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7dee:	9911      	ldr	r1, [sp, #68]	; 0x44
    7df0:	f100 0a04 	add.w	sl, r0, #4
    7df4:	6803      	ldr	r3, [r0, #0]
    7df6:	6019      	str	r1, [r3, #0]
    7df8:	f7fe bf9c 	b.w	6d34 <_vfprintf_r+0xd0>
    7dfc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7dfe:	1dc3      	adds	r3, r0, #7
    7e00:	f023 0307 	bic.w	r3, r3, #7
    7e04:	f103 0108 	add.w	r1, r3, #8
    7e08:	910b      	str	r1, [sp, #44]	; 0x2c
    7e0a:	f8d3 8004 	ldr.w	r8, [r3, #4]
    7e0e:	f8d3 a000 	ldr.w	sl, [r3]
    7e12:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    7e16:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    7e1a:	f7ff bb11 	b.w	7440 <_vfprintf_r+0x7dc>
    7e1e:	462a      	mov	r2, r5
    7e20:	4645      	mov	r5, r8
    7e22:	4690      	mov	r8, r2
    7e24:	605c      	str	r4, [r3, #4]
    7e26:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7e2a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7e2e:	3201      	adds	r2, #1
    7e30:	f8c3 8000 	str.w	r8, [r3]
    7e34:	1909      	adds	r1, r1, r4
    7e36:	2a07      	cmp	r2, #7
    7e38:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7e3c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7e40:	f300 82ea 	bgt.w	8418 <_vfprintf_r+0x17b4>
    7e44:	3308      	adds	r3, #8
    7e46:	990a      	ldr	r1, [sp, #40]	; 0x28
    7e48:	f011 0f01 	tst.w	r1, #1
    7e4c:	f43f a9d1 	beq.w	71f2 <_vfprintf_r+0x58e>
    7e50:	2201      	movs	r2, #1
    7e52:	605a      	str	r2, [r3, #4]
    7e54:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7e58:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7e5c:	3201      	adds	r2, #1
    7e5e:	981d      	ldr	r0, [sp, #116]	; 0x74
    7e60:	3101      	adds	r1, #1
    7e62:	2a07      	cmp	r2, #7
    7e64:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7e68:	6018      	str	r0, [r3, #0]
    7e6a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7e6e:	f73f ad5b 	bgt.w	7928 <_vfprintf_r+0xcc4>
    7e72:	3308      	adds	r3, #8
    7e74:	f7ff b9bd 	b.w	71f2 <_vfprintf_r+0x58e>
    7e78:	232d      	movs	r3, #45	; 0x2d
    7e7a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    7e7e:	f7ff baf2 	b.w	7466 <_vfprintf_r+0x802>
    7e82:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7e86:	4648      	mov	r0, r9
    7e88:	4631      	mov	r1, r6
    7e8a:	320c      	adds	r2, #12
    7e8c:	f7fe fedc 	bl	6c48 <__sprint_r>
    7e90:	2800      	cmp	r0, #0
    7e92:	f47f a807 	bne.w	6ea4 <_vfprintf_r+0x240>
    7e96:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7e9a:	3304      	adds	r3, #4
    7e9c:	e456      	b.n	774c <_vfprintf_r+0xae8>
    7e9e:	2301      	movs	r3, #1
    7ea0:	6063      	str	r3, [r4, #4]
    7ea2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7ea6:	f24c 23d8 	movw	r3, #49880	; 0xc2d8
    7eaa:	f2c0 0300 	movt	r3, #0
    7eae:	6023      	str	r3, [r4, #0]
    7eb0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    7eb4:	3201      	adds	r2, #1
    7eb6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7eba:	3301      	adds	r3, #1
    7ebc:	2a07      	cmp	r2, #7
    7ebe:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    7ec2:	bfd8      	it	le
    7ec4:	f104 0308 	addle.w	r3, r4, #8
    7ec8:	f300 8187 	bgt.w	81da <_vfprintf_r+0x1576>
    7ecc:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    7ed0:	b93a      	cbnz	r2, 7ee2 <_vfprintf_r+0x127e>
    7ed2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    7ed4:	b92a      	cbnz	r2, 7ee2 <_vfprintf_r+0x127e>
    7ed6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7eda:	f01c 0f01 	tst.w	ip, #1
    7ede:	f43f a988 	beq.w	71f2 <_vfprintf_r+0x58e>
    7ee2:	2201      	movs	r2, #1
    7ee4:	605a      	str	r2, [r3, #4]
    7ee6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7eea:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7eee:	3201      	adds	r2, #1
    7ef0:	981d      	ldr	r0, [sp, #116]	; 0x74
    7ef2:	3101      	adds	r1, #1
    7ef4:	2a07      	cmp	r2, #7
    7ef6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7efa:	6018      	str	r0, [r3, #0]
    7efc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7f00:	f300 8179 	bgt.w	81f6 <_vfprintf_r+0x1592>
    7f04:	3308      	adds	r3, #8
    7f06:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    7f0a:	427f      	negs	r7, r7
    7f0c:	2f00      	cmp	r7, #0
    7f0e:	f340 81b3 	ble.w	8278 <_vfprintf_r+0x1614>
    7f12:	2f10      	cmp	r7, #16
    7f14:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 8568 <_vfprintf_r+0x1904>
    7f18:	f340 81d2 	ble.w	82c0 <_vfprintf_r+0x165c>
    7f1c:	4642      	mov	r2, r8
    7f1e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    7f22:	46a8      	mov	r8, r5
    7f24:	2410      	movs	r4, #16
    7f26:	f10a 0a0c 	add.w	sl, sl, #12
    7f2a:	4615      	mov	r5, r2
    7f2c:	e003      	b.n	7f36 <_vfprintf_r+0x12d2>
    7f2e:	3f10      	subs	r7, #16
    7f30:	2f10      	cmp	r7, #16
    7f32:	f340 81c2 	ble.w	82ba <_vfprintf_r+0x1656>
    7f36:	605c      	str	r4, [r3, #4]
    7f38:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7f3c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7f40:	3201      	adds	r2, #1
    7f42:	601d      	str	r5, [r3, #0]
    7f44:	3110      	adds	r1, #16
    7f46:	2a07      	cmp	r2, #7
    7f48:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7f4c:	f103 0308 	add.w	r3, r3, #8
    7f50:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7f54:	ddeb      	ble.n	7f2e <_vfprintf_r+0x12ca>
    7f56:	4648      	mov	r0, r9
    7f58:	4631      	mov	r1, r6
    7f5a:	4652      	mov	r2, sl
    7f5c:	f7fe fe74 	bl	6c48 <__sprint_r>
    7f60:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7f64:	3304      	adds	r3, #4
    7f66:	2800      	cmp	r0, #0
    7f68:	d0e1      	beq.n	7f2e <_vfprintf_r+0x12ca>
    7f6a:	f7fe bf9b 	b.w	6ea4 <_vfprintf_r+0x240>
    7f6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7f70:	1c6b      	adds	r3, r5, #1
    7f72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7f74:	f042 0220 	orr.w	r2, r2, #32
    7f78:	920a      	str	r2, [sp, #40]	; 0x28
    7f7a:	786a      	ldrb	r2, [r5, #1]
    7f7c:	910b      	str	r1, [sp, #44]	; 0x2c
    7f7e:	f7fe bf1c 	b.w	6dba <_vfprintf_r+0x156>
    7f82:	4650      	mov	r0, sl
    7f84:	4641      	mov	r1, r8
    7f86:	f002 fff3 	bl	af70 <__isnand>
    7f8a:	2800      	cmp	r0, #0
    7f8c:	f040 80ff 	bne.w	818e <_vfprintf_r+0x152a>
    7f90:	f1b7 3fff 	cmp.w	r7, #4294967295
    7f94:	f000 8251 	beq.w	843a <_vfprintf_r+0x17d6>
    7f98:	9816      	ldr	r0, [sp, #88]	; 0x58
    7f9a:	2867      	cmp	r0, #103	; 0x67
    7f9c:	bf14      	ite	ne
    7f9e:	2300      	movne	r3, #0
    7fa0:	2301      	moveq	r3, #1
    7fa2:	2847      	cmp	r0, #71	; 0x47
    7fa4:	bf08      	it	eq
    7fa6:	f043 0301 	orreq.w	r3, r3, #1
    7faa:	b113      	cbz	r3, 7fb2 <_vfprintf_r+0x134e>
    7fac:	2f00      	cmp	r7, #0
    7fae:	bf08      	it	eq
    7fb0:	2701      	moveq	r7, #1
    7fb2:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    7fb6:	4643      	mov	r3, r8
    7fb8:	4652      	mov	r2, sl
    7fba:	990a      	ldr	r1, [sp, #40]	; 0x28
    7fbc:	e9c0 2300 	strd	r2, r3, [r0]
    7fc0:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    7fc4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    7fc8:	910a      	str	r1, [sp, #40]	; 0x28
    7fca:	2b00      	cmp	r3, #0
    7fcc:	f2c0 8264 	blt.w	8498 <_vfprintf_r+0x1834>
    7fd0:	2100      	movs	r1, #0
    7fd2:	9117      	str	r1, [sp, #92]	; 0x5c
    7fd4:	9816      	ldr	r0, [sp, #88]	; 0x58
    7fd6:	2866      	cmp	r0, #102	; 0x66
    7fd8:	bf14      	ite	ne
    7fda:	2300      	movne	r3, #0
    7fdc:	2301      	moveq	r3, #1
    7fde:	2846      	cmp	r0, #70	; 0x46
    7fe0:	bf08      	it	eq
    7fe2:	f043 0301 	orreq.w	r3, r3, #1
    7fe6:	9310      	str	r3, [sp, #64]	; 0x40
    7fe8:	2b00      	cmp	r3, #0
    7fea:	f000 81d1 	beq.w	8390 <_vfprintf_r+0x172c>
    7fee:	46bc      	mov	ip, r7
    7ff0:	2303      	movs	r3, #3
    7ff2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    7ff6:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    7ffa:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    7ffe:	4648      	mov	r0, r9
    8000:	9300      	str	r3, [sp, #0]
    8002:	9102      	str	r1, [sp, #8]
    8004:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    8008:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    800c:	310c      	adds	r1, #12
    800e:	f8cd c004 	str.w	ip, [sp, #4]
    8012:	9103      	str	r1, [sp, #12]
    8014:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    8018:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    801c:	9104      	str	r1, [sp, #16]
    801e:	f000 fbc7 	bl	87b0 <_dtoa_r>
    8022:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8024:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    8028:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    802c:	bf18      	it	ne
    802e:	2301      	movne	r3, #1
    8030:	2a47      	cmp	r2, #71	; 0x47
    8032:	bf0c      	ite	eq
    8034:	2300      	moveq	r3, #0
    8036:	f003 0301 	andne.w	r3, r3, #1
    803a:	9013      	str	r0, [sp, #76]	; 0x4c
    803c:	b933      	cbnz	r3, 804c <_vfprintf_r+0x13e8>
    803e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8040:	f013 0f01 	tst.w	r3, #1
    8044:	bf08      	it	eq
    8046:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    804a:	d016      	beq.n	807a <_vfprintf_r+0x1416>
    804c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    804e:	9910      	ldr	r1, [sp, #64]	; 0x40
    8050:	eb00 0b0c 	add.w	fp, r0, ip
    8054:	b131      	cbz	r1, 8064 <_vfprintf_r+0x1400>
    8056:	7803      	ldrb	r3, [r0, #0]
    8058:	2b30      	cmp	r3, #48	; 0x30
    805a:	f000 80da 	beq.w	8212 <_vfprintf_r+0x15ae>
    805e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    8062:	449b      	add	fp, r3
    8064:	4650      	mov	r0, sl
    8066:	2200      	movs	r2, #0
    8068:	2300      	movs	r3, #0
    806a:	4641      	mov	r1, r8
    806c:	f003 fb58 	bl	b720 <__aeabi_dcmpeq>
    8070:	2800      	cmp	r0, #0
    8072:	f000 81c2 	beq.w	83fa <_vfprintf_r+0x1796>
    8076:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    807a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    807c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    807e:	2a67      	cmp	r2, #103	; 0x67
    8080:	bf14      	ite	ne
    8082:	2300      	movne	r3, #0
    8084:	2301      	moveq	r3, #1
    8086:	2a47      	cmp	r2, #71	; 0x47
    8088:	bf08      	it	eq
    808a:	f043 0301 	orreq.w	r3, r3, #1
    808e:	ebc0 000b 	rsb	r0, r0, fp
    8092:	901a      	str	r0, [sp, #104]	; 0x68
    8094:	2b00      	cmp	r3, #0
    8096:	f000 818a 	beq.w	83ae <_vfprintf_r+0x174a>
    809a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    809e:	f111 0f03 	cmn.w	r1, #3
    80a2:	9110      	str	r1, [sp, #64]	; 0x40
    80a4:	db02      	blt.n	80ac <_vfprintf_r+0x1448>
    80a6:	428f      	cmp	r7, r1
    80a8:	f280 818c 	bge.w	83c4 <_vfprintf_r+0x1760>
    80ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
    80ae:	3a02      	subs	r2, #2
    80b0:	9216      	str	r2, [sp, #88]	; 0x58
    80b2:	9910      	ldr	r1, [sp, #64]	; 0x40
    80b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    80b6:	1e4b      	subs	r3, r1, #1
    80b8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    80bc:	2b00      	cmp	r3, #0
    80be:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    80c2:	f2c0 8234 	blt.w	852e <_vfprintf_r+0x18ca>
    80c6:	222b      	movs	r2, #43	; 0x2b
    80c8:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    80cc:	2b09      	cmp	r3, #9
    80ce:	f300 81b6 	bgt.w	843e <_vfprintf_r+0x17da>
    80d2:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    80d6:	3330      	adds	r3, #48	; 0x30
    80d8:	3204      	adds	r2, #4
    80da:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    80de:	2330      	movs	r3, #48	; 0x30
    80e0:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    80e4:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    80e8:	981a      	ldr	r0, [sp, #104]	; 0x68
    80ea:	991a      	ldr	r1, [sp, #104]	; 0x68
    80ec:	1ad3      	subs	r3, r2, r3
    80ee:	1818      	adds	r0, r3, r0
    80f0:	931c      	str	r3, [sp, #112]	; 0x70
    80f2:	2901      	cmp	r1, #1
    80f4:	9010      	str	r0, [sp, #64]	; 0x40
    80f6:	f340 8210 	ble.w	851a <_vfprintf_r+0x18b6>
    80fa:	9810      	ldr	r0, [sp, #64]	; 0x40
    80fc:	3001      	adds	r0, #1
    80fe:	9010      	str	r0, [sp, #64]	; 0x40
    8100:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    8104:	910c      	str	r1, [sp, #48]	; 0x30
    8106:	9817      	ldr	r0, [sp, #92]	; 0x5c
    8108:	2800      	cmp	r0, #0
    810a:	f000 816e 	beq.w	83ea <_vfprintf_r+0x1786>
    810e:	232d      	movs	r3, #45	; 0x2d
    8110:	2100      	movs	r1, #0
    8112:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    8116:	9117      	str	r1, [sp, #92]	; 0x5c
    8118:	f7fe bf74 	b.w	7004 <_vfprintf_r+0x3a0>
    811c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    811e:	f04f 0c00 	mov.w	ip, #0
    8122:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    8126:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    812a:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    812e:	920c      	str	r2, [sp, #48]	; 0x30
    8130:	f7fe bf67 	b.w	7002 <_vfprintf_r+0x39e>
    8134:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8136:	f012 0f40 	tst.w	r2, #64	; 0x40
    813a:	bf17      	itett	ne
    813c:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    813e:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    8140:	9911      	ldrne	r1, [sp, #68]	; 0x44
    8142:	f100 0a04 	addne.w	sl, r0, #4
    8146:	bf11      	iteee	ne
    8148:	6803      	ldrne	r3, [r0, #0]
    814a:	f102 0a04 	addeq.w	sl, r2, #4
    814e:	6813      	ldreq	r3, [r2, #0]
    8150:	9811      	ldreq	r0, [sp, #68]	; 0x44
    8152:	bf14      	ite	ne
    8154:	8019      	strhne	r1, [r3, #0]
    8156:	6018      	streq	r0, [r3, #0]
    8158:	f7fe bdec 	b.w	6d34 <_vfprintf_r+0xd0>
    815c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    815e:	1d13      	adds	r3, r2, #4
    8160:	930b      	str	r3, [sp, #44]	; 0x2c
    8162:	6811      	ldr	r1, [r2, #0]
    8164:	2301      	movs	r3, #1
    8166:	1e0a      	subs	r2, r1, #0
    8168:	bf18      	it	ne
    816a:	2201      	movne	r2, #1
    816c:	468a      	mov	sl, r1
    816e:	f04f 0b00 	mov.w	fp, #0
    8172:	f7fe bf09 	b.w	6f88 <_vfprintf_r+0x324>
    8176:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8178:	1d02      	adds	r2, r0, #4
    817a:	920b      	str	r2, [sp, #44]	; 0x2c
    817c:	6801      	ldr	r1, [r0, #0]
    817e:	1e0a      	subs	r2, r1, #0
    8180:	bf18      	it	ne
    8182:	2201      	movne	r2, #1
    8184:	468a      	mov	sl, r1
    8186:	f04f 0b00 	mov.w	fp, #0
    818a:	f7fe befd 	b.w	6f88 <_vfprintf_r+0x324>
    818e:	f24c 22b8 	movw	r2, #49848	; 0xc2b8
    8192:	f24c 23b4 	movw	r3, #49844	; 0xc2b4
    8196:	9916      	ldr	r1, [sp, #88]	; 0x58
    8198:	f2c0 0300 	movt	r3, #0
    819c:	f2c0 0200 	movt	r2, #0
    81a0:	2003      	movs	r0, #3
    81a2:	2947      	cmp	r1, #71	; 0x47
    81a4:	bfd8      	it	le
    81a6:	461a      	movle	r2, r3
    81a8:	9213      	str	r2, [sp, #76]	; 0x4c
    81aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    81ac:	900c      	str	r0, [sp, #48]	; 0x30
    81ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    81b2:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    81b6:	920a      	str	r2, [sp, #40]	; 0x28
    81b8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    81bc:	9010      	str	r0, [sp, #64]	; 0x40
    81be:	f7fe bf20 	b.w	7002 <_vfprintf_r+0x39e>
    81c2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    81c6:	4648      	mov	r0, r9
    81c8:	4631      	mov	r1, r6
    81ca:	320c      	adds	r2, #12
    81cc:	f7fe fd3c 	bl	6c48 <__sprint_r>
    81d0:	2800      	cmp	r0, #0
    81d2:	f47e ae67 	bne.w	6ea4 <_vfprintf_r+0x240>
    81d6:	f7fe be62 	b.w	6e9e <_vfprintf_r+0x23a>
    81da:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    81de:	4648      	mov	r0, r9
    81e0:	4631      	mov	r1, r6
    81e2:	320c      	adds	r2, #12
    81e4:	f7fe fd30 	bl	6c48 <__sprint_r>
    81e8:	2800      	cmp	r0, #0
    81ea:	f47e ae5b 	bne.w	6ea4 <_vfprintf_r+0x240>
    81ee:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    81f2:	3304      	adds	r3, #4
    81f4:	e66a      	b.n	7ecc <_vfprintf_r+0x1268>
    81f6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    81fa:	4648      	mov	r0, r9
    81fc:	4631      	mov	r1, r6
    81fe:	320c      	adds	r2, #12
    8200:	f7fe fd22 	bl	6c48 <__sprint_r>
    8204:	2800      	cmp	r0, #0
    8206:	f47e ae4d 	bne.w	6ea4 <_vfprintf_r+0x240>
    820a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    820e:	3304      	adds	r3, #4
    8210:	e679      	b.n	7f06 <_vfprintf_r+0x12a2>
    8212:	4650      	mov	r0, sl
    8214:	2200      	movs	r2, #0
    8216:	2300      	movs	r3, #0
    8218:	4641      	mov	r1, r8
    821a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    821e:	f003 fa7f 	bl	b720 <__aeabi_dcmpeq>
    8222:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    8226:	2800      	cmp	r0, #0
    8228:	f47f af19 	bne.w	805e <_vfprintf_r+0x13fa>
    822c:	f1cc 0301 	rsb	r3, ip, #1
    8230:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    8234:	e715      	b.n	8062 <_vfprintf_r+0x13fe>
    8236:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8238:	4252      	negs	r2, r2
    823a:	920f      	str	r2, [sp, #60]	; 0x3c
    823c:	f7ff b887 	b.w	734e <_vfprintf_r+0x6ea>
    8240:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8244:	4648      	mov	r0, r9
    8246:	4631      	mov	r1, r6
    8248:	320c      	adds	r2, #12
    824a:	f7fe fcfd 	bl	6c48 <__sprint_r>
    824e:	2800      	cmp	r0, #0
    8250:	f47e ae28 	bne.w	6ea4 <_vfprintf_r+0x240>
    8254:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8258:	3304      	adds	r3, #4
    825a:	f7ff ba93 	b.w	7784 <_vfprintf_r+0xb20>
    825e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8262:	4648      	mov	r0, r9
    8264:	4631      	mov	r1, r6
    8266:	320c      	adds	r2, #12
    8268:	f7fe fcee 	bl	6c48 <__sprint_r>
    826c:	2800      	cmp	r0, #0
    826e:	f47e ae19 	bne.w	6ea4 <_vfprintf_r+0x240>
    8272:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8276:	3304      	adds	r3, #4
    8278:	991a      	ldr	r1, [sp, #104]	; 0x68
    827a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    827c:	6059      	str	r1, [r3, #4]
    827e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8282:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    8286:	6018      	str	r0, [r3, #0]
    8288:	3201      	adds	r2, #1
    828a:	981a      	ldr	r0, [sp, #104]	; 0x68
    828c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    8290:	1809      	adds	r1, r1, r0
    8292:	2a07      	cmp	r2, #7
    8294:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8298:	f73f ab46 	bgt.w	7928 <_vfprintf_r+0xcc4>
    829c:	3308      	adds	r3, #8
    829e:	f7fe bfa8 	b.w	71f2 <_vfprintf_r+0x58e>
    82a2:	2100      	movs	r1, #0
    82a4:	9117      	str	r1, [sp, #92]	; 0x5c
    82a6:	f7fd f9cb 	bl	5640 <strlen>
    82aa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    82ae:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    82b2:	9010      	str	r0, [sp, #64]	; 0x40
    82b4:	920c      	str	r2, [sp, #48]	; 0x30
    82b6:	f7fe bea4 	b.w	7002 <_vfprintf_r+0x39e>
    82ba:	462a      	mov	r2, r5
    82bc:	4645      	mov	r5, r8
    82be:	4690      	mov	r8, r2
    82c0:	605f      	str	r7, [r3, #4]
    82c2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    82c6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    82ca:	3201      	adds	r2, #1
    82cc:	f8c3 8000 	str.w	r8, [r3]
    82d0:	19c9      	adds	r1, r1, r7
    82d2:	2a07      	cmp	r2, #7
    82d4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    82d8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    82dc:	dcbf      	bgt.n	825e <_vfprintf_r+0x15fa>
    82de:	3308      	adds	r3, #8
    82e0:	e7ca      	b.n	8278 <_vfprintf_r+0x1614>
    82e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    82e4:	9913      	ldr	r1, [sp, #76]	; 0x4c
    82e6:	1a51      	subs	r1, r2, r1
    82e8:	9110      	str	r1, [sp, #64]	; 0x40
    82ea:	f7fe be82 	b.w	6ff2 <_vfprintf_r+0x38e>
    82ee:	4648      	mov	r0, r9
    82f0:	4631      	mov	r1, r6
    82f2:	f000 f949 	bl	8588 <__swsetup_r>
    82f6:	2800      	cmp	r0, #0
    82f8:	f47e add8 	bne.w	6eac <_vfprintf_r+0x248>
    82fc:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    8300:	fa1f f38c 	uxth.w	r3, ip
    8304:	f7fe bcf6 	b.w	6cf4 <_vfprintf_r+0x90>
    8308:	2f06      	cmp	r7, #6
    830a:	bf28      	it	cs
    830c:	2706      	movcs	r7, #6
    830e:	f24c 21d0 	movw	r1, #49872	; 0xc2d0
    8312:	f2c0 0100 	movt	r1, #0
    8316:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    831a:	9710      	str	r7, [sp, #64]	; 0x40
    831c:	9113      	str	r1, [sp, #76]	; 0x4c
    831e:	920c      	str	r2, [sp, #48]	; 0x30
    8320:	f7fe bfe8 	b.w	72f4 <_vfprintf_r+0x690>
    8324:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8328:	4648      	mov	r0, r9
    832a:	4631      	mov	r1, r6
    832c:	320c      	adds	r2, #12
    832e:	f7fe fc8b 	bl	6c48 <__sprint_r>
    8332:	2800      	cmp	r0, #0
    8334:	f47e adb6 	bne.w	6ea4 <_vfprintf_r+0x240>
    8338:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    833c:	3304      	adds	r3, #4
    833e:	f7ff bbc8 	b.w	7ad2 <_vfprintf_r+0xe6e>
    8342:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8346:	4648      	mov	r0, r9
    8348:	4631      	mov	r1, r6
    834a:	320c      	adds	r2, #12
    834c:	f7fe fc7c 	bl	6c48 <__sprint_r>
    8350:	2800      	cmp	r0, #0
    8352:	f47e ada7 	bne.w	6ea4 <_vfprintf_r+0x240>
    8356:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    835a:	3304      	adds	r3, #4
    835c:	f7ff bace 	b.w	78fc <_vfprintf_r+0xc98>
    8360:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8364:	4648      	mov	r0, r9
    8366:	4631      	mov	r1, r6
    8368:	320c      	adds	r2, #12
    836a:	f7fe fc6d 	bl	6c48 <__sprint_r>
    836e:	2800      	cmp	r0, #0
    8370:	f47e ad98 	bne.w	6ea4 <_vfprintf_r+0x240>
    8374:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8378:	3404      	adds	r4, #4
    837a:	f7ff baa9 	b.w	78d0 <_vfprintf_r+0xc6c>
    837e:	9710      	str	r7, [sp, #64]	; 0x40
    8380:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    8384:	9017      	str	r0, [sp, #92]	; 0x5c
    8386:	970c      	str	r7, [sp, #48]	; 0x30
    8388:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    838c:	f7fe be39 	b.w	7002 <_vfprintf_r+0x39e>
    8390:	9916      	ldr	r1, [sp, #88]	; 0x58
    8392:	2965      	cmp	r1, #101	; 0x65
    8394:	bf14      	ite	ne
    8396:	2300      	movne	r3, #0
    8398:	2301      	moveq	r3, #1
    839a:	2945      	cmp	r1, #69	; 0x45
    839c:	bf08      	it	eq
    839e:	f043 0301 	orreq.w	r3, r3, #1
    83a2:	2b00      	cmp	r3, #0
    83a4:	d046      	beq.n	8434 <_vfprintf_r+0x17d0>
    83a6:	f107 0c01 	add.w	ip, r7, #1
    83aa:	2302      	movs	r3, #2
    83ac:	e621      	b.n	7ff2 <_vfprintf_r+0x138e>
    83ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
    83b0:	2b65      	cmp	r3, #101	; 0x65
    83b2:	dd76      	ble.n	84a2 <_vfprintf_r+0x183e>
    83b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    83b6:	2a66      	cmp	r2, #102	; 0x66
    83b8:	bf1c      	itt	ne
    83ba:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    83be:	9310      	strne	r3, [sp, #64]	; 0x40
    83c0:	f000 8083 	beq.w	84ca <_vfprintf_r+0x1866>
    83c4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    83c6:	9810      	ldr	r0, [sp, #64]	; 0x40
    83c8:	4283      	cmp	r3, r0
    83ca:	dc6e      	bgt.n	84aa <_vfprintf_r+0x1846>
    83cc:	990a      	ldr	r1, [sp, #40]	; 0x28
    83ce:	f011 0f01 	tst.w	r1, #1
    83d2:	f040 808e 	bne.w	84f2 <_vfprintf_r+0x188e>
    83d6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    83da:	2367      	movs	r3, #103	; 0x67
    83dc:	920c      	str	r2, [sp, #48]	; 0x30
    83de:	9316      	str	r3, [sp, #88]	; 0x58
    83e0:	e691      	b.n	8106 <_vfprintf_r+0x14a2>
    83e2:	2700      	movs	r7, #0
    83e4:	461d      	mov	r5, r3
    83e6:	f7fe bce9 	b.w	6dbc <_vfprintf_r+0x158>
    83ea:	9910      	ldr	r1, [sp, #64]	; 0x40
    83ec:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    83f0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    83f4:	910c      	str	r1, [sp, #48]	; 0x30
    83f6:	f7fe be04 	b.w	7002 <_vfprintf_r+0x39e>
    83fa:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    83fe:	459b      	cmp	fp, r3
    8400:	bf98      	it	ls
    8402:	469b      	movls	fp, r3
    8404:	f67f ae39 	bls.w	807a <_vfprintf_r+0x1416>
    8408:	2230      	movs	r2, #48	; 0x30
    840a:	f803 2b01 	strb.w	r2, [r3], #1
    840e:	459b      	cmp	fp, r3
    8410:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    8414:	d8f9      	bhi.n	840a <_vfprintf_r+0x17a6>
    8416:	e630      	b.n	807a <_vfprintf_r+0x1416>
    8418:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    841c:	4648      	mov	r0, r9
    841e:	4631      	mov	r1, r6
    8420:	320c      	adds	r2, #12
    8422:	f7fe fc11 	bl	6c48 <__sprint_r>
    8426:	2800      	cmp	r0, #0
    8428:	f47e ad3c 	bne.w	6ea4 <_vfprintf_r+0x240>
    842c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8430:	3304      	adds	r3, #4
    8432:	e508      	b.n	7e46 <_vfprintf_r+0x11e2>
    8434:	46bc      	mov	ip, r7
    8436:	3302      	adds	r3, #2
    8438:	e5db      	b.n	7ff2 <_vfprintf_r+0x138e>
    843a:	3707      	adds	r7, #7
    843c:	e5b9      	b.n	7fb2 <_vfprintf_r+0x134e>
    843e:	f246 6c67 	movw	ip, #26215	; 0x6667
    8442:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    8446:	3103      	adds	r1, #3
    8448:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    844c:	fb8c 2003 	smull	r2, r0, ip, r3
    8450:	17da      	asrs	r2, r3, #31
    8452:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    8456:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    845a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    845e:	4613      	mov	r3, r2
    8460:	3030      	adds	r0, #48	; 0x30
    8462:	2a09      	cmp	r2, #9
    8464:	f801 0d01 	strb.w	r0, [r1, #-1]!
    8468:	dcf0      	bgt.n	844c <_vfprintf_r+0x17e8>
    846a:	3330      	adds	r3, #48	; 0x30
    846c:	1e48      	subs	r0, r1, #1
    846e:	b2da      	uxtb	r2, r3
    8470:	f801 2c01 	strb.w	r2, [r1, #-1]
    8474:	9b07      	ldr	r3, [sp, #28]
    8476:	4283      	cmp	r3, r0
    8478:	d96a      	bls.n	8550 <_vfprintf_r+0x18ec>
    847a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    847e:	3303      	adds	r3, #3
    8480:	e001      	b.n	8486 <_vfprintf_r+0x1822>
    8482:	f811 2b01 	ldrb.w	r2, [r1], #1
    8486:	f803 2c01 	strb.w	r2, [r3, #-1]
    848a:	461a      	mov	r2, r3
    848c:	f8dd c01c 	ldr.w	ip, [sp, #28]
    8490:	3301      	adds	r3, #1
    8492:	458c      	cmp	ip, r1
    8494:	d8f5      	bhi.n	8482 <_vfprintf_r+0x181e>
    8496:	e625      	b.n	80e4 <_vfprintf_r+0x1480>
    8498:	222d      	movs	r2, #45	; 0x2d
    849a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    849e:	9217      	str	r2, [sp, #92]	; 0x5c
    84a0:	e598      	b.n	7fd4 <_vfprintf_r+0x1370>
    84a2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    84a6:	9010      	str	r0, [sp, #64]	; 0x40
    84a8:	e603      	b.n	80b2 <_vfprintf_r+0x144e>
    84aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
    84ac:	991a      	ldr	r1, [sp, #104]	; 0x68
    84ae:	2b00      	cmp	r3, #0
    84b0:	bfda      	itte	le
    84b2:	9810      	ldrle	r0, [sp, #64]	; 0x40
    84b4:	f1c0 0302 	rsble	r3, r0, #2
    84b8:	2301      	movgt	r3, #1
    84ba:	185b      	adds	r3, r3, r1
    84bc:	2267      	movs	r2, #103	; 0x67
    84be:	9310      	str	r3, [sp, #64]	; 0x40
    84c0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    84c4:	9216      	str	r2, [sp, #88]	; 0x58
    84c6:	930c      	str	r3, [sp, #48]	; 0x30
    84c8:	e61d      	b.n	8106 <_vfprintf_r+0x14a2>
    84ca:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    84ce:	2800      	cmp	r0, #0
    84d0:	9010      	str	r0, [sp, #64]	; 0x40
    84d2:	dd31      	ble.n	8538 <_vfprintf_r+0x18d4>
    84d4:	b91f      	cbnz	r7, 84de <_vfprintf_r+0x187a>
    84d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    84d8:	f011 0f01 	tst.w	r1, #1
    84dc:	d00e      	beq.n	84fc <_vfprintf_r+0x1898>
    84de:	9810      	ldr	r0, [sp, #64]	; 0x40
    84e0:	2166      	movs	r1, #102	; 0x66
    84e2:	9116      	str	r1, [sp, #88]	; 0x58
    84e4:	1c43      	adds	r3, r0, #1
    84e6:	19db      	adds	r3, r3, r7
    84e8:	9310      	str	r3, [sp, #64]	; 0x40
    84ea:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    84ee:	920c      	str	r2, [sp, #48]	; 0x30
    84f0:	e609      	b.n	8106 <_vfprintf_r+0x14a2>
    84f2:	9810      	ldr	r0, [sp, #64]	; 0x40
    84f4:	2167      	movs	r1, #103	; 0x67
    84f6:	9116      	str	r1, [sp, #88]	; 0x58
    84f8:	3001      	adds	r0, #1
    84fa:	9010      	str	r0, [sp, #64]	; 0x40
    84fc:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    8500:	920c      	str	r2, [sp, #48]	; 0x30
    8502:	e600      	b.n	8106 <_vfprintf_r+0x14a2>
    8504:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8506:	781a      	ldrb	r2, [r3, #0]
    8508:	680f      	ldr	r7, [r1, #0]
    850a:	3104      	adds	r1, #4
    850c:	910b      	str	r1, [sp, #44]	; 0x2c
    850e:	2f00      	cmp	r7, #0
    8510:	bfb8      	it	lt
    8512:	f04f 37ff 	movlt.w	r7, #4294967295
    8516:	f7fe bc50 	b.w	6dba <_vfprintf_r+0x156>
    851a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    851c:	f012 0f01 	tst.w	r2, #1
    8520:	bf04      	itt	eq
    8522:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    8526:	930c      	streq	r3, [sp, #48]	; 0x30
    8528:	f43f aded 	beq.w	8106 <_vfprintf_r+0x14a2>
    852c:	e5e5      	b.n	80fa <_vfprintf_r+0x1496>
    852e:	222d      	movs	r2, #45	; 0x2d
    8530:	425b      	negs	r3, r3
    8532:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    8536:	e5c9      	b.n	80cc <_vfprintf_r+0x1468>
    8538:	b977      	cbnz	r7, 8558 <_vfprintf_r+0x18f4>
    853a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    853c:	f013 0f01 	tst.w	r3, #1
    8540:	d10a      	bne.n	8558 <_vfprintf_r+0x18f4>
    8542:	f04f 0c01 	mov.w	ip, #1
    8546:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    854a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    854e:	e5da      	b.n	8106 <_vfprintf_r+0x14a2>
    8550:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    8554:	3202      	adds	r2, #2
    8556:	e5c5      	b.n	80e4 <_vfprintf_r+0x1480>
    8558:	3702      	adds	r7, #2
    855a:	2166      	movs	r1, #102	; 0x66
    855c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    8560:	9710      	str	r7, [sp, #64]	; 0x40
    8562:	9116      	str	r1, [sp, #88]	; 0x58
    8564:	920c      	str	r2, [sp, #48]	; 0x30
    8566:	e5ce      	b.n	8106 <_vfprintf_r+0x14a2>
    8568:	0000c2ec 	.word	0x0000c2ec

0000856c <vfprintf>:
    856c:	b410      	push	{r4}
    856e:	f64d 5474 	movw	r4, #56692	; 0xdd74
    8572:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8576:	468c      	mov	ip, r1
    8578:	4613      	mov	r3, r2
    857a:	4601      	mov	r1, r0
    857c:	4662      	mov	r2, ip
    857e:	6820      	ldr	r0, [r4, #0]
    8580:	bc10      	pop	{r4}
    8582:	f7fe bb6f 	b.w	6c64 <_vfprintf_r>
    8586:	bf00      	nop

00008588 <__swsetup_r>:
    8588:	b570      	push	{r4, r5, r6, lr}
    858a:	f64d 5574 	movw	r5, #56692	; 0xdd74
    858e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    8592:	4606      	mov	r6, r0
    8594:	460c      	mov	r4, r1
    8596:	6828      	ldr	r0, [r5, #0]
    8598:	b110      	cbz	r0, 85a0 <__swsetup_r+0x18>
    859a:	6983      	ldr	r3, [r0, #24]
    859c:	2b00      	cmp	r3, #0
    859e:	d036      	beq.n	860e <__swsetup_r+0x86>
    85a0:	f24c 330c 	movw	r3, #49932	; 0xc30c
    85a4:	f2c0 0300 	movt	r3, #0
    85a8:	429c      	cmp	r4, r3
    85aa:	d038      	beq.n	861e <__swsetup_r+0x96>
    85ac:	f24c 332c 	movw	r3, #49964	; 0xc32c
    85b0:	f2c0 0300 	movt	r3, #0
    85b4:	429c      	cmp	r4, r3
    85b6:	d041      	beq.n	863c <__swsetup_r+0xb4>
    85b8:	f24c 334c 	movw	r3, #49996	; 0xc34c
    85bc:	f2c0 0300 	movt	r3, #0
    85c0:	429c      	cmp	r4, r3
    85c2:	bf04      	itt	eq
    85c4:	682b      	ldreq	r3, [r5, #0]
    85c6:	68dc      	ldreq	r4, [r3, #12]
    85c8:	89a2      	ldrh	r2, [r4, #12]
    85ca:	4611      	mov	r1, r2
    85cc:	b293      	uxth	r3, r2
    85ce:	f013 0f08 	tst.w	r3, #8
    85d2:	4618      	mov	r0, r3
    85d4:	bf18      	it	ne
    85d6:	6922      	ldrne	r2, [r4, #16]
    85d8:	d033      	beq.n	8642 <__swsetup_r+0xba>
    85da:	b31a      	cbz	r2, 8624 <__swsetup_r+0x9c>
    85dc:	f013 0101 	ands.w	r1, r3, #1
    85e0:	d007      	beq.n	85f2 <__swsetup_r+0x6a>
    85e2:	6963      	ldr	r3, [r4, #20]
    85e4:	2100      	movs	r1, #0
    85e6:	60a1      	str	r1, [r4, #8]
    85e8:	425b      	negs	r3, r3
    85ea:	61a3      	str	r3, [r4, #24]
    85ec:	b142      	cbz	r2, 8600 <__swsetup_r+0x78>
    85ee:	2000      	movs	r0, #0
    85f0:	bd70      	pop	{r4, r5, r6, pc}
    85f2:	f013 0f02 	tst.w	r3, #2
    85f6:	bf08      	it	eq
    85f8:	6961      	ldreq	r1, [r4, #20]
    85fa:	60a1      	str	r1, [r4, #8]
    85fc:	2a00      	cmp	r2, #0
    85fe:	d1f6      	bne.n	85ee <__swsetup_r+0x66>
    8600:	89a3      	ldrh	r3, [r4, #12]
    8602:	f013 0f80 	tst.w	r3, #128	; 0x80
    8606:	d0f2      	beq.n	85ee <__swsetup_r+0x66>
    8608:	f04f 30ff 	mov.w	r0, #4294967295
    860c:	bd70      	pop	{r4, r5, r6, pc}
    860e:	f001 f98b 	bl	9928 <__sinit>
    8612:	f24c 330c 	movw	r3, #49932	; 0xc30c
    8616:	f2c0 0300 	movt	r3, #0
    861a:	429c      	cmp	r4, r3
    861c:	d1c6      	bne.n	85ac <__swsetup_r+0x24>
    861e:	682b      	ldr	r3, [r5, #0]
    8620:	685c      	ldr	r4, [r3, #4]
    8622:	e7d1      	b.n	85c8 <__swsetup_r+0x40>
    8624:	f403 7120 	and.w	r1, r3, #640	; 0x280
    8628:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    862c:	d0d6      	beq.n	85dc <__swsetup_r+0x54>
    862e:	4630      	mov	r0, r6
    8630:	4621      	mov	r1, r4
    8632:	f001 fd01 	bl	a038 <__smakebuf_r>
    8636:	89a3      	ldrh	r3, [r4, #12]
    8638:	6922      	ldr	r2, [r4, #16]
    863a:	e7cf      	b.n	85dc <__swsetup_r+0x54>
    863c:	682b      	ldr	r3, [r5, #0]
    863e:	689c      	ldr	r4, [r3, #8]
    8640:	e7c2      	b.n	85c8 <__swsetup_r+0x40>
    8642:	f013 0f10 	tst.w	r3, #16
    8646:	d0df      	beq.n	8608 <__swsetup_r+0x80>
    8648:	f013 0f04 	tst.w	r3, #4
    864c:	bf08      	it	eq
    864e:	6922      	ldreq	r2, [r4, #16]
    8650:	d017      	beq.n	8682 <__swsetup_r+0xfa>
    8652:	6b61      	ldr	r1, [r4, #52]	; 0x34
    8654:	b151      	cbz	r1, 866c <__swsetup_r+0xe4>
    8656:	f104 0344 	add.w	r3, r4, #68	; 0x44
    865a:	4299      	cmp	r1, r3
    865c:	d003      	beq.n	8666 <__swsetup_r+0xde>
    865e:	4630      	mov	r0, r6
    8660:	f001 f9e6 	bl	9a30 <_free_r>
    8664:	89a2      	ldrh	r2, [r4, #12]
    8666:	b290      	uxth	r0, r2
    8668:	2300      	movs	r3, #0
    866a:	6363      	str	r3, [r4, #52]	; 0x34
    866c:	6922      	ldr	r2, [r4, #16]
    866e:	f64f 71db 	movw	r1, #65499	; 0xffdb
    8672:	f2c0 0100 	movt	r1, #0
    8676:	2300      	movs	r3, #0
    8678:	ea00 0101 	and.w	r1, r0, r1
    867c:	6063      	str	r3, [r4, #4]
    867e:	81a1      	strh	r1, [r4, #12]
    8680:	6022      	str	r2, [r4, #0]
    8682:	f041 0308 	orr.w	r3, r1, #8
    8686:	81a3      	strh	r3, [r4, #12]
    8688:	b29b      	uxth	r3, r3
    868a:	e7a6      	b.n	85da <__swsetup_r+0x52>
    868c:	0000      	lsls	r0, r0, #0
	...

00008690 <quorem>:
    8690:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8694:	6903      	ldr	r3, [r0, #16]
    8696:	690e      	ldr	r6, [r1, #16]
    8698:	4682      	mov	sl, r0
    869a:	4689      	mov	r9, r1
    869c:	429e      	cmp	r6, r3
    869e:	f300 8083 	bgt.w	87a8 <quorem+0x118>
    86a2:	1cf2      	adds	r2, r6, #3
    86a4:	f101 0514 	add.w	r5, r1, #20
    86a8:	f100 0414 	add.w	r4, r0, #20
    86ac:	3e01      	subs	r6, #1
    86ae:	0092      	lsls	r2, r2, #2
    86b0:	188b      	adds	r3, r1, r2
    86b2:	1812      	adds	r2, r2, r0
    86b4:	f103 0804 	add.w	r8, r3, #4
    86b8:	6859      	ldr	r1, [r3, #4]
    86ba:	6850      	ldr	r0, [r2, #4]
    86bc:	3101      	adds	r1, #1
    86be:	f002 fe9b 	bl	b3f8 <__aeabi_uidiv>
    86c2:	4607      	mov	r7, r0
    86c4:	2800      	cmp	r0, #0
    86c6:	d039      	beq.n	873c <quorem+0xac>
    86c8:	2300      	movs	r3, #0
    86ca:	469c      	mov	ip, r3
    86cc:	461a      	mov	r2, r3
    86ce:	58e9      	ldr	r1, [r5, r3]
    86d0:	58e0      	ldr	r0, [r4, r3]
    86d2:	fa1f fe81 	uxth.w	lr, r1
    86d6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    86da:	b281      	uxth	r1, r0
    86dc:	fb0e ce07 	mla	lr, lr, r7, ip
    86e0:	1851      	adds	r1, r2, r1
    86e2:	fb0b fc07 	mul.w	ip, fp, r7
    86e6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    86ea:	fa1f fe8e 	uxth.w	lr, lr
    86ee:	ebce 0101 	rsb	r1, lr, r1
    86f2:	fa1f f28c 	uxth.w	r2, ip
    86f6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    86fa:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    86fe:	fa1f fe81 	uxth.w	lr, r1
    8702:	eb02 4221 	add.w	r2, r2, r1, asr #16
    8706:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    870a:	50e1      	str	r1, [r4, r3]
    870c:	3304      	adds	r3, #4
    870e:	1412      	asrs	r2, r2, #16
    8710:	1959      	adds	r1, r3, r5
    8712:	4588      	cmp	r8, r1
    8714:	d2db      	bcs.n	86ce <quorem+0x3e>
    8716:	1d32      	adds	r2, r6, #4
    8718:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    871c:	6859      	ldr	r1, [r3, #4]
    871e:	b969      	cbnz	r1, 873c <quorem+0xac>
    8720:	429c      	cmp	r4, r3
    8722:	d209      	bcs.n	8738 <quorem+0xa8>
    8724:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    8728:	b112      	cbz	r2, 8730 <quorem+0xa0>
    872a:	e005      	b.n	8738 <quorem+0xa8>
    872c:	681a      	ldr	r2, [r3, #0]
    872e:	b91a      	cbnz	r2, 8738 <quorem+0xa8>
    8730:	3b04      	subs	r3, #4
    8732:	3e01      	subs	r6, #1
    8734:	429c      	cmp	r4, r3
    8736:	d3f9      	bcc.n	872c <quorem+0x9c>
    8738:	f8ca 6010 	str.w	r6, [sl, #16]
    873c:	4649      	mov	r1, r9
    873e:	4650      	mov	r0, sl
    8740:	f001 fdd0 	bl	a2e4 <__mcmp>
    8744:	2800      	cmp	r0, #0
    8746:	db2c      	blt.n	87a2 <quorem+0x112>
    8748:	2300      	movs	r3, #0
    874a:	3701      	adds	r7, #1
    874c:	469c      	mov	ip, r3
    874e:	58ea      	ldr	r2, [r5, r3]
    8750:	58e0      	ldr	r0, [r4, r3]
    8752:	b291      	uxth	r1, r2
    8754:	0c12      	lsrs	r2, r2, #16
    8756:	fa1f f980 	uxth.w	r9, r0
    875a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    875e:	ebc1 0109 	rsb	r1, r1, r9
    8762:	4461      	add	r1, ip
    8764:	eb02 4221 	add.w	r2, r2, r1, asr #16
    8768:	b289      	uxth	r1, r1
    876a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    876e:	50e1      	str	r1, [r4, r3]
    8770:	3304      	adds	r3, #4
    8772:	ea4f 4c22 	mov.w	ip, r2, asr #16
    8776:	195a      	adds	r2, r3, r5
    8778:	4590      	cmp	r8, r2
    877a:	d2e8      	bcs.n	874e <quorem+0xbe>
    877c:	1d32      	adds	r2, r6, #4
    877e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    8782:	6859      	ldr	r1, [r3, #4]
    8784:	b969      	cbnz	r1, 87a2 <quorem+0x112>
    8786:	429c      	cmp	r4, r3
    8788:	d209      	bcs.n	879e <quorem+0x10e>
    878a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    878e:	b112      	cbz	r2, 8796 <quorem+0x106>
    8790:	e005      	b.n	879e <quorem+0x10e>
    8792:	681a      	ldr	r2, [r3, #0]
    8794:	b91a      	cbnz	r2, 879e <quorem+0x10e>
    8796:	3b04      	subs	r3, #4
    8798:	3e01      	subs	r6, #1
    879a:	429c      	cmp	r4, r3
    879c:	d3f9      	bcc.n	8792 <quorem+0x102>
    879e:	f8ca 6010 	str.w	r6, [sl, #16]
    87a2:	4638      	mov	r0, r7
    87a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    87a8:	2000      	movs	r0, #0
    87aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    87ae:	bf00      	nop

000087b0 <_dtoa_r>:
    87b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    87b4:	6a46      	ldr	r6, [r0, #36]	; 0x24
    87b6:	b0a1      	sub	sp, #132	; 0x84
    87b8:	4604      	mov	r4, r0
    87ba:	4690      	mov	r8, r2
    87bc:	4699      	mov	r9, r3
    87be:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    87c0:	2e00      	cmp	r6, #0
    87c2:	f000 8423 	beq.w	900c <_dtoa_r+0x85c>
    87c6:	6832      	ldr	r2, [r6, #0]
    87c8:	b182      	cbz	r2, 87ec <_dtoa_r+0x3c>
    87ca:	6a61      	ldr	r1, [r4, #36]	; 0x24
    87cc:	f04f 0c01 	mov.w	ip, #1
    87d0:	6876      	ldr	r6, [r6, #4]
    87d2:	4620      	mov	r0, r4
    87d4:	680b      	ldr	r3, [r1, #0]
    87d6:	6056      	str	r6, [r2, #4]
    87d8:	684a      	ldr	r2, [r1, #4]
    87da:	4619      	mov	r1, r3
    87dc:	fa0c f202 	lsl.w	r2, ip, r2
    87e0:	609a      	str	r2, [r3, #8]
    87e2:	f001 feb9 	bl	a558 <_Bfree>
    87e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    87e8:	2200      	movs	r2, #0
    87ea:	601a      	str	r2, [r3, #0]
    87ec:	f1b9 0600 	subs.w	r6, r9, #0
    87f0:	db38      	blt.n	8864 <_dtoa_r+0xb4>
    87f2:	2300      	movs	r3, #0
    87f4:	602b      	str	r3, [r5, #0]
    87f6:	f240 0300 	movw	r3, #0
    87fa:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    87fe:	461a      	mov	r2, r3
    8800:	ea06 0303 	and.w	r3, r6, r3
    8804:	4293      	cmp	r3, r2
    8806:	d017      	beq.n	8838 <_dtoa_r+0x88>
    8808:	2200      	movs	r2, #0
    880a:	2300      	movs	r3, #0
    880c:	4640      	mov	r0, r8
    880e:	4649      	mov	r1, r9
    8810:	e9cd 8906 	strd	r8, r9, [sp, #24]
    8814:	f002 ff84 	bl	b720 <__aeabi_dcmpeq>
    8818:	2800      	cmp	r0, #0
    881a:	d029      	beq.n	8870 <_dtoa_r+0xc0>
    881c:	982c      	ldr	r0, [sp, #176]	; 0xb0
    881e:	2301      	movs	r3, #1
    8820:	992e      	ldr	r1, [sp, #184]	; 0xb8
    8822:	6003      	str	r3, [r0, #0]
    8824:	2900      	cmp	r1, #0
    8826:	f000 80d0 	beq.w	89ca <_dtoa_r+0x21a>
    882a:	4b79      	ldr	r3, [pc, #484]	; (8a10 <_dtoa_r+0x260>)
    882c:	1e58      	subs	r0, r3, #1
    882e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    8830:	6013      	str	r3, [r2, #0]
    8832:	b021      	add	sp, #132	; 0x84
    8834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8838:	982c      	ldr	r0, [sp, #176]	; 0xb0
    883a:	f242 730f 	movw	r3, #9999	; 0x270f
    883e:	6003      	str	r3, [r0, #0]
    8840:	f1b8 0f00 	cmp.w	r8, #0
    8844:	f000 8095 	beq.w	8972 <_dtoa_r+0x1c2>
    8848:	f24c 3008 	movw	r0, #49928	; 0xc308
    884c:	f2c0 0000 	movt	r0, #0
    8850:	992e      	ldr	r1, [sp, #184]	; 0xb8
    8852:	2900      	cmp	r1, #0
    8854:	d0ed      	beq.n	8832 <_dtoa_r+0x82>
    8856:	78c2      	ldrb	r2, [r0, #3]
    8858:	1cc3      	adds	r3, r0, #3
    885a:	2a00      	cmp	r2, #0
    885c:	d0e7      	beq.n	882e <_dtoa_r+0x7e>
    885e:	f100 0308 	add.w	r3, r0, #8
    8862:	e7e4      	b.n	882e <_dtoa_r+0x7e>
    8864:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    8868:	2301      	movs	r3, #1
    886a:	46b1      	mov	r9, r6
    886c:	602b      	str	r3, [r5, #0]
    886e:	e7c2      	b.n	87f6 <_dtoa_r+0x46>
    8870:	4620      	mov	r0, r4
    8872:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    8876:	a91e      	add	r1, sp, #120	; 0x78
    8878:	9100      	str	r1, [sp, #0]
    887a:	a91f      	add	r1, sp, #124	; 0x7c
    887c:	9101      	str	r1, [sp, #4]
    887e:	f001 febd 	bl	a5fc <__d2b>
    8882:	f3c6 550a 	ubfx	r5, r6, #20, #11
    8886:	4683      	mov	fp, r0
    8888:	2d00      	cmp	r5, #0
    888a:	d07e      	beq.n	898a <_dtoa_r+0x1da>
    888c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8890:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    8894:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    8896:	3d07      	subs	r5, #7
    8898:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    889c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    88a0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    88a4:	2300      	movs	r3, #0
    88a6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    88aa:	9319      	str	r3, [sp, #100]	; 0x64
    88ac:	f240 0300 	movw	r3, #0
    88b0:	2200      	movs	r2, #0
    88b2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    88b6:	f7fb fafb 	bl	3eb0 <__aeabi_dsub>
    88ba:	a34f      	add	r3, pc, #316	; (adr r3, 89f8 <_dtoa_r+0x248>)
    88bc:	e9d3 2300 	ldrd	r2, r3, [r3]
    88c0:	f7fb fcaa 	bl	4218 <__aeabi_dmul>
    88c4:	a34e      	add	r3, pc, #312	; (adr r3, 8a00 <_dtoa_r+0x250>)
    88c6:	e9d3 2300 	ldrd	r2, r3, [r3]
    88ca:	f7fb faf3 	bl	3eb4 <__adddf3>
    88ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
    88d2:	4628      	mov	r0, r5
    88d4:	f7fb fc3a 	bl	414c <__aeabi_i2d>
    88d8:	a34b      	add	r3, pc, #300	; (adr r3, 8a08 <_dtoa_r+0x258>)
    88da:	e9d3 2300 	ldrd	r2, r3, [r3]
    88de:	f7fb fc9b 	bl	4218 <__aeabi_dmul>
    88e2:	4602      	mov	r2, r0
    88e4:	460b      	mov	r3, r1
    88e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    88ea:	f7fb fae3 	bl	3eb4 <__adddf3>
    88ee:	e9cd 0108 	strd	r0, r1, [sp, #32]
    88f2:	f002 ff47 	bl	b784 <__aeabi_d2iz>
    88f6:	2200      	movs	r2, #0
    88f8:	2300      	movs	r3, #0
    88fa:	4606      	mov	r6, r0
    88fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    8900:	f002 ff18 	bl	b734 <__aeabi_dcmplt>
    8904:	b140      	cbz	r0, 8918 <_dtoa_r+0x168>
    8906:	4630      	mov	r0, r6
    8908:	f7fb fc20 	bl	414c <__aeabi_i2d>
    890c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    8910:	f002 ff06 	bl	b720 <__aeabi_dcmpeq>
    8914:	b900      	cbnz	r0, 8918 <_dtoa_r+0x168>
    8916:	3e01      	subs	r6, #1
    8918:	2e16      	cmp	r6, #22
    891a:	d95b      	bls.n	89d4 <_dtoa_r+0x224>
    891c:	2301      	movs	r3, #1
    891e:	9318      	str	r3, [sp, #96]	; 0x60
    8920:	3f01      	subs	r7, #1
    8922:	ebb7 0a05 	subs.w	sl, r7, r5
    8926:	bf42      	ittt	mi
    8928:	f1ca 0a00 	rsbmi	sl, sl, #0
    892c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    8930:	f04f 0a00 	movmi.w	sl, #0
    8934:	d401      	bmi.n	893a <_dtoa_r+0x18a>
    8936:	2200      	movs	r2, #0
    8938:	920f      	str	r2, [sp, #60]	; 0x3c
    893a:	2e00      	cmp	r6, #0
    893c:	f2c0 8371 	blt.w	9022 <_dtoa_r+0x872>
    8940:	44b2      	add	sl, r6
    8942:	2300      	movs	r3, #0
    8944:	9617      	str	r6, [sp, #92]	; 0x5c
    8946:	9315      	str	r3, [sp, #84]	; 0x54
    8948:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    894a:	2b09      	cmp	r3, #9
    894c:	d862      	bhi.n	8a14 <_dtoa_r+0x264>
    894e:	2b05      	cmp	r3, #5
    8950:	f340 8677 	ble.w	9642 <_dtoa_r+0xe92>
    8954:	982a      	ldr	r0, [sp, #168]	; 0xa8
    8956:	2700      	movs	r7, #0
    8958:	3804      	subs	r0, #4
    895a:	902a      	str	r0, [sp, #168]	; 0xa8
    895c:	992a      	ldr	r1, [sp, #168]	; 0xa8
    895e:	1e8b      	subs	r3, r1, #2
    8960:	2b03      	cmp	r3, #3
    8962:	f200 83dd 	bhi.w	9120 <_dtoa_r+0x970>
    8966:	e8df f013 	tbh	[pc, r3, lsl #1]
    896a:	03a5      	.short	0x03a5
    896c:	03d503d8 	.word	0x03d503d8
    8970:	03c4      	.short	0x03c4
    8972:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    8976:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    897a:	2e00      	cmp	r6, #0
    897c:	f47f af64 	bne.w	8848 <_dtoa_r+0x98>
    8980:	f24c 20fc 	movw	r0, #49916	; 0xc2fc
    8984:	f2c0 0000 	movt	r0, #0
    8988:	e762      	b.n	8850 <_dtoa_r+0xa0>
    898a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    898c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    898e:	18fb      	adds	r3, r7, r3
    8990:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    8994:	1c9d      	adds	r5, r3, #2
    8996:	2d20      	cmp	r5, #32
    8998:	bfdc      	itt	le
    899a:	f1c5 0020 	rsble	r0, r5, #32
    899e:	fa08 f000 	lslle.w	r0, r8, r0
    89a2:	dd08      	ble.n	89b6 <_dtoa_r+0x206>
    89a4:	3b1e      	subs	r3, #30
    89a6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    89aa:	fa16 f202 	lsls.w	r2, r6, r2
    89ae:	fa28 f303 	lsr.w	r3, r8, r3
    89b2:	ea42 0003 	orr.w	r0, r2, r3
    89b6:	f7fb fbb9 	bl	412c <__aeabi_ui2d>
    89ba:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    89be:	2201      	movs	r2, #1
    89c0:	3d03      	subs	r5, #3
    89c2:	9219      	str	r2, [sp, #100]	; 0x64
    89c4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    89c8:	e770      	b.n	88ac <_dtoa_r+0xfc>
    89ca:	f24c 20d8 	movw	r0, #49880	; 0xc2d8
    89ce:	f2c0 0000 	movt	r0, #0
    89d2:	e72e      	b.n	8832 <_dtoa_r+0x82>
    89d4:	f24c 33b0 	movw	r3, #50096	; 0xc3b0
    89d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    89dc:	f2c0 0300 	movt	r3, #0
    89e0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    89e4:	e9d3 2300 	ldrd	r2, r3, [r3]
    89e8:	f002 fea4 	bl	b734 <__aeabi_dcmplt>
    89ec:	2800      	cmp	r0, #0
    89ee:	f040 8320 	bne.w	9032 <_dtoa_r+0x882>
    89f2:	9018      	str	r0, [sp, #96]	; 0x60
    89f4:	e794      	b.n	8920 <_dtoa_r+0x170>
    89f6:	bf00      	nop
    89f8:	636f4361 	.word	0x636f4361
    89fc:	3fd287a7 	.word	0x3fd287a7
    8a00:	8b60c8b3 	.word	0x8b60c8b3
    8a04:	3fc68a28 	.word	0x3fc68a28
    8a08:	509f79fb 	.word	0x509f79fb
    8a0c:	3fd34413 	.word	0x3fd34413
    8a10:	0000c2d9 	.word	0x0000c2d9
    8a14:	2300      	movs	r3, #0
    8a16:	f04f 30ff 	mov.w	r0, #4294967295
    8a1a:	461f      	mov	r7, r3
    8a1c:	2101      	movs	r1, #1
    8a1e:	932a      	str	r3, [sp, #168]	; 0xa8
    8a20:	9011      	str	r0, [sp, #68]	; 0x44
    8a22:	9116      	str	r1, [sp, #88]	; 0x58
    8a24:	9008      	str	r0, [sp, #32]
    8a26:	932b      	str	r3, [sp, #172]	; 0xac
    8a28:	6a65      	ldr	r5, [r4, #36]	; 0x24
    8a2a:	2300      	movs	r3, #0
    8a2c:	606b      	str	r3, [r5, #4]
    8a2e:	4620      	mov	r0, r4
    8a30:	6869      	ldr	r1, [r5, #4]
    8a32:	f001 fdad 	bl	a590 <_Balloc>
    8a36:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8a38:	6028      	str	r0, [r5, #0]
    8a3a:	681b      	ldr	r3, [r3, #0]
    8a3c:	9310      	str	r3, [sp, #64]	; 0x40
    8a3e:	2f00      	cmp	r7, #0
    8a40:	f000 815b 	beq.w	8cfa <_dtoa_r+0x54a>
    8a44:	2e00      	cmp	r6, #0
    8a46:	f340 842a 	ble.w	929e <_dtoa_r+0xaee>
    8a4a:	f24c 33b0 	movw	r3, #50096	; 0xc3b0
    8a4e:	f006 020f 	and.w	r2, r6, #15
    8a52:	f2c0 0300 	movt	r3, #0
    8a56:	1135      	asrs	r5, r6, #4
    8a58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    8a5c:	f015 0f10 	tst.w	r5, #16
    8a60:	e9d3 0100 	ldrd	r0, r1, [r3]
    8a64:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8a68:	f000 82e7 	beq.w	903a <_dtoa_r+0x88a>
    8a6c:	f24c 4388 	movw	r3, #50312	; 0xc488
    8a70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8a74:	f2c0 0300 	movt	r3, #0
    8a78:	f005 050f 	and.w	r5, r5, #15
    8a7c:	f04f 0803 	mov.w	r8, #3
    8a80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    8a84:	f7fb fcf2 	bl	446c <__aeabi_ddiv>
    8a88:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    8a8c:	b1bd      	cbz	r5, 8abe <_dtoa_r+0x30e>
    8a8e:	f24c 4788 	movw	r7, #50312	; 0xc488
    8a92:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8a96:	f2c0 0700 	movt	r7, #0
    8a9a:	f015 0f01 	tst.w	r5, #1
    8a9e:	4610      	mov	r0, r2
    8aa0:	4619      	mov	r1, r3
    8aa2:	d007      	beq.n	8ab4 <_dtoa_r+0x304>
    8aa4:	e9d7 2300 	ldrd	r2, r3, [r7]
    8aa8:	f108 0801 	add.w	r8, r8, #1
    8aac:	f7fb fbb4 	bl	4218 <__aeabi_dmul>
    8ab0:	4602      	mov	r2, r0
    8ab2:	460b      	mov	r3, r1
    8ab4:	3708      	adds	r7, #8
    8ab6:	106d      	asrs	r5, r5, #1
    8ab8:	d1ef      	bne.n	8a9a <_dtoa_r+0x2ea>
    8aba:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    8abe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8ac2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    8ac6:	f7fb fcd1 	bl	446c <__aeabi_ddiv>
    8aca:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8ace:	9918      	ldr	r1, [sp, #96]	; 0x60
    8ad0:	2900      	cmp	r1, #0
    8ad2:	f000 80de 	beq.w	8c92 <_dtoa_r+0x4e2>
    8ad6:	f240 0300 	movw	r3, #0
    8ada:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8ade:	2200      	movs	r2, #0
    8ae0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    8ae4:	f04f 0500 	mov.w	r5, #0
    8ae8:	f002 fe24 	bl	b734 <__aeabi_dcmplt>
    8aec:	b108      	cbz	r0, 8af2 <_dtoa_r+0x342>
    8aee:	f04f 0501 	mov.w	r5, #1
    8af2:	9a08      	ldr	r2, [sp, #32]
    8af4:	2a00      	cmp	r2, #0
    8af6:	bfd4      	ite	le
    8af8:	2500      	movle	r5, #0
    8afa:	f005 0501 	andgt.w	r5, r5, #1
    8afe:	2d00      	cmp	r5, #0
    8b00:	f000 80c7 	beq.w	8c92 <_dtoa_r+0x4e2>
    8b04:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8b06:	2b00      	cmp	r3, #0
    8b08:	f340 80f5 	ble.w	8cf6 <_dtoa_r+0x546>
    8b0c:	f240 0300 	movw	r3, #0
    8b10:	2200      	movs	r2, #0
    8b12:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8b16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8b1a:	f7fb fb7d 	bl	4218 <__aeabi_dmul>
    8b1e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8b22:	f108 0001 	add.w	r0, r8, #1
    8b26:	1e71      	subs	r1, r6, #1
    8b28:	9112      	str	r1, [sp, #72]	; 0x48
    8b2a:	f7fb fb0f 	bl	414c <__aeabi_i2d>
    8b2e:	4602      	mov	r2, r0
    8b30:	460b      	mov	r3, r1
    8b32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8b36:	f7fb fb6f 	bl	4218 <__aeabi_dmul>
    8b3a:	f240 0300 	movw	r3, #0
    8b3e:	2200      	movs	r2, #0
    8b40:	f2c4 031c 	movt	r3, #16412	; 0x401c
    8b44:	f7fb f9b6 	bl	3eb4 <__adddf3>
    8b48:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    8b4c:	4680      	mov	r8, r0
    8b4e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    8b52:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8b54:	2b00      	cmp	r3, #0
    8b56:	f000 83ad 	beq.w	92b4 <_dtoa_r+0xb04>
    8b5a:	f24c 33b0 	movw	r3, #50096	; 0xc3b0
    8b5e:	f240 0100 	movw	r1, #0
    8b62:	f2c0 0300 	movt	r3, #0
    8b66:	2000      	movs	r0, #0
    8b68:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    8b6c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    8b70:	f8cd c00c 	str.w	ip, [sp, #12]
    8b74:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    8b78:	f7fb fc78 	bl	446c <__aeabi_ddiv>
    8b7c:	4642      	mov	r2, r8
    8b7e:	464b      	mov	r3, r9
    8b80:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8b82:	f7fb f995 	bl	3eb0 <__aeabi_dsub>
    8b86:	4680      	mov	r8, r0
    8b88:	4689      	mov	r9, r1
    8b8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8b8e:	f002 fdf9 	bl	b784 <__aeabi_d2iz>
    8b92:	4607      	mov	r7, r0
    8b94:	f7fb fada 	bl	414c <__aeabi_i2d>
    8b98:	4602      	mov	r2, r0
    8b9a:	460b      	mov	r3, r1
    8b9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8ba0:	f7fb f986 	bl	3eb0 <__aeabi_dsub>
    8ba4:	f107 0330 	add.w	r3, r7, #48	; 0x30
    8ba8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8bac:	4640      	mov	r0, r8
    8bae:	f805 3b01 	strb.w	r3, [r5], #1
    8bb2:	4649      	mov	r1, r9
    8bb4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8bb8:	f002 fdda 	bl	b770 <__aeabi_dcmpgt>
    8bbc:	2800      	cmp	r0, #0
    8bbe:	f040 8213 	bne.w	8fe8 <_dtoa_r+0x838>
    8bc2:	f240 0100 	movw	r1, #0
    8bc6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8bca:	2000      	movs	r0, #0
    8bcc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    8bd0:	f7fb f96e 	bl	3eb0 <__aeabi_dsub>
    8bd4:	4602      	mov	r2, r0
    8bd6:	460b      	mov	r3, r1
    8bd8:	4640      	mov	r0, r8
    8bda:	4649      	mov	r1, r9
    8bdc:	f002 fdc8 	bl	b770 <__aeabi_dcmpgt>
    8be0:	f8dd c00c 	ldr.w	ip, [sp, #12]
    8be4:	2800      	cmp	r0, #0
    8be6:	f040 83e7 	bne.w	93b8 <_dtoa_r+0xc08>
    8bea:	f1bc 0f01 	cmp.w	ip, #1
    8bee:	f340 8082 	ble.w	8cf6 <_dtoa_r+0x546>
    8bf2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    8bf6:	2701      	movs	r7, #1
    8bf8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    8bfc:	961d      	str	r6, [sp, #116]	; 0x74
    8bfe:	4666      	mov	r6, ip
    8c00:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    8c04:	940c      	str	r4, [sp, #48]	; 0x30
    8c06:	e010      	b.n	8c2a <_dtoa_r+0x47a>
    8c08:	f240 0100 	movw	r1, #0
    8c0c:	2000      	movs	r0, #0
    8c0e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    8c12:	f7fb f94d 	bl	3eb0 <__aeabi_dsub>
    8c16:	4642      	mov	r2, r8
    8c18:	464b      	mov	r3, r9
    8c1a:	f002 fd8b 	bl	b734 <__aeabi_dcmplt>
    8c1e:	2800      	cmp	r0, #0
    8c20:	f040 83c7 	bne.w	93b2 <_dtoa_r+0xc02>
    8c24:	42b7      	cmp	r7, r6
    8c26:	f280 848b 	bge.w	9540 <_dtoa_r+0xd90>
    8c2a:	f240 0300 	movw	r3, #0
    8c2e:	4640      	mov	r0, r8
    8c30:	4649      	mov	r1, r9
    8c32:	2200      	movs	r2, #0
    8c34:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8c38:	3501      	adds	r5, #1
    8c3a:	f7fb faed 	bl	4218 <__aeabi_dmul>
    8c3e:	f240 0300 	movw	r3, #0
    8c42:	2200      	movs	r2, #0
    8c44:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8c48:	4680      	mov	r8, r0
    8c4a:	4689      	mov	r9, r1
    8c4c:	4650      	mov	r0, sl
    8c4e:	4659      	mov	r1, fp
    8c50:	f7fb fae2 	bl	4218 <__aeabi_dmul>
    8c54:	468b      	mov	fp, r1
    8c56:	4682      	mov	sl, r0
    8c58:	f002 fd94 	bl	b784 <__aeabi_d2iz>
    8c5c:	4604      	mov	r4, r0
    8c5e:	f7fb fa75 	bl	414c <__aeabi_i2d>
    8c62:	3430      	adds	r4, #48	; 0x30
    8c64:	4602      	mov	r2, r0
    8c66:	460b      	mov	r3, r1
    8c68:	4650      	mov	r0, sl
    8c6a:	4659      	mov	r1, fp
    8c6c:	f7fb f920 	bl	3eb0 <__aeabi_dsub>
    8c70:	9a10      	ldr	r2, [sp, #64]	; 0x40
    8c72:	464b      	mov	r3, r9
    8c74:	55d4      	strb	r4, [r2, r7]
    8c76:	4642      	mov	r2, r8
    8c78:	3701      	adds	r7, #1
    8c7a:	4682      	mov	sl, r0
    8c7c:	468b      	mov	fp, r1
    8c7e:	f002 fd59 	bl	b734 <__aeabi_dcmplt>
    8c82:	4652      	mov	r2, sl
    8c84:	465b      	mov	r3, fp
    8c86:	2800      	cmp	r0, #0
    8c88:	d0be      	beq.n	8c08 <_dtoa_r+0x458>
    8c8a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    8c8e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8c90:	e1aa      	b.n	8fe8 <_dtoa_r+0x838>
    8c92:	4640      	mov	r0, r8
    8c94:	f7fb fa5a 	bl	414c <__aeabi_i2d>
    8c98:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8c9c:	f7fb fabc 	bl	4218 <__aeabi_dmul>
    8ca0:	f240 0300 	movw	r3, #0
    8ca4:	2200      	movs	r2, #0
    8ca6:	f2c4 031c 	movt	r3, #16412	; 0x401c
    8caa:	f7fb f903 	bl	3eb4 <__adddf3>
    8cae:	9a08      	ldr	r2, [sp, #32]
    8cb0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    8cb4:	4680      	mov	r8, r0
    8cb6:	46a9      	mov	r9, r5
    8cb8:	2a00      	cmp	r2, #0
    8cba:	f040 82ec 	bne.w	9296 <_dtoa_r+0xae6>
    8cbe:	f240 0300 	movw	r3, #0
    8cc2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8cc6:	2200      	movs	r2, #0
    8cc8:	f2c4 0314 	movt	r3, #16404	; 0x4014
    8ccc:	f7fb f8f0 	bl	3eb0 <__aeabi_dsub>
    8cd0:	4642      	mov	r2, r8
    8cd2:	462b      	mov	r3, r5
    8cd4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8cd8:	f002 fd4a 	bl	b770 <__aeabi_dcmpgt>
    8cdc:	2800      	cmp	r0, #0
    8cde:	f040 824a 	bne.w	9176 <_dtoa_r+0x9c6>
    8ce2:	4642      	mov	r2, r8
    8ce4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8ce8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    8cec:	f002 fd22 	bl	b734 <__aeabi_dcmplt>
    8cf0:	2800      	cmp	r0, #0
    8cf2:	f040 81d5 	bne.w	90a0 <_dtoa_r+0x8f0>
    8cf6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    8cfa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    8cfc:	ea6f 0703 	mvn.w	r7, r3
    8d00:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    8d04:	2e0e      	cmp	r6, #14
    8d06:	bfcc      	ite	gt
    8d08:	2700      	movgt	r7, #0
    8d0a:	f007 0701 	andle.w	r7, r7, #1
    8d0e:	2f00      	cmp	r7, #0
    8d10:	f000 80b7 	beq.w	8e82 <_dtoa_r+0x6d2>
    8d14:	982b      	ldr	r0, [sp, #172]	; 0xac
    8d16:	f24c 33b0 	movw	r3, #50096	; 0xc3b0
    8d1a:	f2c0 0300 	movt	r3, #0
    8d1e:	9908      	ldr	r1, [sp, #32]
    8d20:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    8d24:	0fc2      	lsrs	r2, r0, #31
    8d26:	2900      	cmp	r1, #0
    8d28:	bfcc      	ite	gt
    8d2a:	2200      	movgt	r2, #0
    8d2c:	f002 0201 	andle.w	r2, r2, #1
    8d30:	e9d3 0100 	ldrd	r0, r1, [r3]
    8d34:	e9cd 0104 	strd	r0, r1, [sp, #16]
    8d38:	2a00      	cmp	r2, #0
    8d3a:	f040 81a0 	bne.w	907e <_dtoa_r+0x8ce>
    8d3e:	4602      	mov	r2, r0
    8d40:	460b      	mov	r3, r1
    8d42:	4640      	mov	r0, r8
    8d44:	4649      	mov	r1, r9
    8d46:	f7fb fb91 	bl	446c <__aeabi_ddiv>
    8d4a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8d4c:	f002 fd1a 	bl	b784 <__aeabi_d2iz>
    8d50:	4682      	mov	sl, r0
    8d52:	f7fb f9fb 	bl	414c <__aeabi_i2d>
    8d56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    8d5a:	f7fb fa5d 	bl	4218 <__aeabi_dmul>
    8d5e:	4602      	mov	r2, r0
    8d60:	460b      	mov	r3, r1
    8d62:	4640      	mov	r0, r8
    8d64:	4649      	mov	r1, r9
    8d66:	f7fb f8a3 	bl	3eb0 <__aeabi_dsub>
    8d6a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    8d6e:	f805 3b01 	strb.w	r3, [r5], #1
    8d72:	9a08      	ldr	r2, [sp, #32]
    8d74:	2a01      	cmp	r2, #1
    8d76:	4680      	mov	r8, r0
    8d78:	4689      	mov	r9, r1
    8d7a:	d052      	beq.n	8e22 <_dtoa_r+0x672>
    8d7c:	f240 0300 	movw	r3, #0
    8d80:	2200      	movs	r2, #0
    8d82:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8d86:	f7fb fa47 	bl	4218 <__aeabi_dmul>
    8d8a:	2200      	movs	r2, #0
    8d8c:	2300      	movs	r3, #0
    8d8e:	e9cd 0106 	strd	r0, r1, [sp, #24]
    8d92:	f002 fcc5 	bl	b720 <__aeabi_dcmpeq>
    8d96:	2800      	cmp	r0, #0
    8d98:	f040 81eb 	bne.w	9172 <_dtoa_r+0x9c2>
    8d9c:	9810      	ldr	r0, [sp, #64]	; 0x40
    8d9e:	f04f 0801 	mov.w	r8, #1
    8da2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    8da6:	46a3      	mov	fp, r4
    8da8:	1c87      	adds	r7, r0, #2
    8daa:	960f      	str	r6, [sp, #60]	; 0x3c
    8dac:	f8dd 9020 	ldr.w	r9, [sp, #32]
    8db0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    8db4:	e00a      	b.n	8dcc <_dtoa_r+0x61c>
    8db6:	f7fb fa2f 	bl	4218 <__aeabi_dmul>
    8dba:	2200      	movs	r2, #0
    8dbc:	2300      	movs	r3, #0
    8dbe:	4604      	mov	r4, r0
    8dc0:	460d      	mov	r5, r1
    8dc2:	f002 fcad 	bl	b720 <__aeabi_dcmpeq>
    8dc6:	2800      	cmp	r0, #0
    8dc8:	f040 81ce 	bne.w	9168 <_dtoa_r+0x9b8>
    8dcc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    8dd0:	4620      	mov	r0, r4
    8dd2:	4629      	mov	r1, r5
    8dd4:	f108 0801 	add.w	r8, r8, #1
    8dd8:	f7fb fb48 	bl	446c <__aeabi_ddiv>
    8ddc:	463e      	mov	r6, r7
    8dde:	f002 fcd1 	bl	b784 <__aeabi_d2iz>
    8de2:	4682      	mov	sl, r0
    8de4:	f7fb f9b2 	bl	414c <__aeabi_i2d>
    8de8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    8dec:	f7fb fa14 	bl	4218 <__aeabi_dmul>
    8df0:	4602      	mov	r2, r0
    8df2:	460b      	mov	r3, r1
    8df4:	4620      	mov	r0, r4
    8df6:	4629      	mov	r1, r5
    8df8:	f7fb f85a 	bl	3eb0 <__aeabi_dsub>
    8dfc:	2200      	movs	r2, #0
    8dfe:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    8e02:	f807 cc01 	strb.w	ip, [r7, #-1]
    8e06:	3701      	adds	r7, #1
    8e08:	45c1      	cmp	r9, r8
    8e0a:	f240 0300 	movw	r3, #0
    8e0e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8e12:	d1d0      	bne.n	8db6 <_dtoa_r+0x606>
    8e14:	4635      	mov	r5, r6
    8e16:	465c      	mov	r4, fp
    8e18:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    8e1a:	4680      	mov	r8, r0
    8e1c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    8e20:	4689      	mov	r9, r1
    8e22:	4642      	mov	r2, r8
    8e24:	464b      	mov	r3, r9
    8e26:	4640      	mov	r0, r8
    8e28:	4649      	mov	r1, r9
    8e2a:	f7fb f843 	bl	3eb4 <__adddf3>
    8e2e:	4680      	mov	r8, r0
    8e30:	4689      	mov	r9, r1
    8e32:	4642      	mov	r2, r8
    8e34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    8e38:	464b      	mov	r3, r9
    8e3a:	f002 fc7b 	bl	b734 <__aeabi_dcmplt>
    8e3e:	b960      	cbnz	r0, 8e5a <_dtoa_r+0x6aa>
    8e40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    8e44:	4642      	mov	r2, r8
    8e46:	464b      	mov	r3, r9
    8e48:	f002 fc6a 	bl	b720 <__aeabi_dcmpeq>
    8e4c:	2800      	cmp	r0, #0
    8e4e:	f000 8190 	beq.w	9172 <_dtoa_r+0x9c2>
    8e52:	f01a 0f01 	tst.w	sl, #1
    8e56:	f000 818c 	beq.w	9172 <_dtoa_r+0x9c2>
    8e5a:	9910      	ldr	r1, [sp, #64]	; 0x40
    8e5c:	e000      	b.n	8e60 <_dtoa_r+0x6b0>
    8e5e:	461d      	mov	r5, r3
    8e60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    8e64:	1e6b      	subs	r3, r5, #1
    8e66:	2a39      	cmp	r2, #57	; 0x39
    8e68:	f040 8367 	bne.w	953a <_dtoa_r+0xd8a>
    8e6c:	428b      	cmp	r3, r1
    8e6e:	d1f6      	bne.n	8e5e <_dtoa_r+0x6ae>
    8e70:	9910      	ldr	r1, [sp, #64]	; 0x40
    8e72:	2330      	movs	r3, #48	; 0x30
    8e74:	3601      	adds	r6, #1
    8e76:	2231      	movs	r2, #49	; 0x31
    8e78:	700b      	strb	r3, [r1, #0]
    8e7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8e7c:	701a      	strb	r2, [r3, #0]
    8e7e:	9612      	str	r6, [sp, #72]	; 0x48
    8e80:	e0b2      	b.n	8fe8 <_dtoa_r+0x838>
    8e82:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8e84:	2a00      	cmp	r2, #0
    8e86:	f040 80df 	bne.w	9048 <_dtoa_r+0x898>
    8e8a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    8e8c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8e8e:	920c      	str	r2, [sp, #48]	; 0x30
    8e90:	2d00      	cmp	r5, #0
    8e92:	bfd4      	ite	le
    8e94:	2300      	movle	r3, #0
    8e96:	2301      	movgt	r3, #1
    8e98:	f1ba 0f00 	cmp.w	sl, #0
    8e9c:	bfd4      	ite	le
    8e9e:	2300      	movle	r3, #0
    8ea0:	f003 0301 	andgt.w	r3, r3, #1
    8ea4:	b14b      	cbz	r3, 8eba <_dtoa_r+0x70a>
    8ea6:	45aa      	cmp	sl, r5
    8ea8:	bfb4      	ite	lt
    8eaa:	4653      	movlt	r3, sl
    8eac:	462b      	movge	r3, r5
    8eae:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8eb0:	ebc3 0a0a 	rsb	sl, r3, sl
    8eb4:	1aed      	subs	r5, r5, r3
    8eb6:	1ac0      	subs	r0, r0, r3
    8eb8:	900f      	str	r0, [sp, #60]	; 0x3c
    8eba:	9915      	ldr	r1, [sp, #84]	; 0x54
    8ebc:	2900      	cmp	r1, #0
    8ebe:	dd1c      	ble.n	8efa <_dtoa_r+0x74a>
    8ec0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8ec2:	2a00      	cmp	r2, #0
    8ec4:	f000 82e9 	beq.w	949a <_dtoa_r+0xcea>
    8ec8:	2f00      	cmp	r7, #0
    8eca:	dd12      	ble.n	8ef2 <_dtoa_r+0x742>
    8ecc:	990c      	ldr	r1, [sp, #48]	; 0x30
    8ece:	463a      	mov	r2, r7
    8ed0:	4620      	mov	r0, r4
    8ed2:	f001 fdbd 	bl	aa50 <__pow5mult>
    8ed6:	465a      	mov	r2, fp
    8ed8:	900c      	str	r0, [sp, #48]	; 0x30
    8eda:	4620      	mov	r0, r4
    8edc:	990c      	ldr	r1, [sp, #48]	; 0x30
    8ede:	f001 fccf 	bl	a880 <__multiply>
    8ee2:	4659      	mov	r1, fp
    8ee4:	4603      	mov	r3, r0
    8ee6:	4620      	mov	r0, r4
    8ee8:	9303      	str	r3, [sp, #12]
    8eea:	f001 fb35 	bl	a558 <_Bfree>
    8eee:	9b03      	ldr	r3, [sp, #12]
    8ef0:	469b      	mov	fp, r3
    8ef2:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8ef4:	1bda      	subs	r2, r3, r7
    8ef6:	f040 8311 	bne.w	951c <_dtoa_r+0xd6c>
    8efa:	2101      	movs	r1, #1
    8efc:	4620      	mov	r0, r4
    8efe:	f001 fd59 	bl	a9b4 <__i2b>
    8f02:	9006      	str	r0, [sp, #24]
    8f04:	9817      	ldr	r0, [sp, #92]	; 0x5c
    8f06:	2800      	cmp	r0, #0
    8f08:	dd05      	ble.n	8f16 <_dtoa_r+0x766>
    8f0a:	9906      	ldr	r1, [sp, #24]
    8f0c:	4620      	mov	r0, r4
    8f0e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    8f10:	f001 fd9e 	bl	aa50 <__pow5mult>
    8f14:	9006      	str	r0, [sp, #24]
    8f16:	992a      	ldr	r1, [sp, #168]	; 0xa8
    8f18:	2901      	cmp	r1, #1
    8f1a:	f340 810a 	ble.w	9132 <_dtoa_r+0x982>
    8f1e:	2700      	movs	r7, #0
    8f20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    8f22:	2b00      	cmp	r3, #0
    8f24:	f040 8261 	bne.w	93ea <_dtoa_r+0xc3a>
    8f28:	2301      	movs	r3, #1
    8f2a:	4453      	add	r3, sl
    8f2c:	f013 031f 	ands.w	r3, r3, #31
    8f30:	f040 812a 	bne.w	9188 <_dtoa_r+0x9d8>
    8f34:	231c      	movs	r3, #28
    8f36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8f38:	449a      	add	sl, r3
    8f3a:	18ed      	adds	r5, r5, r3
    8f3c:	18d2      	adds	r2, r2, r3
    8f3e:	920f      	str	r2, [sp, #60]	; 0x3c
    8f40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8f42:	2b00      	cmp	r3, #0
    8f44:	dd05      	ble.n	8f52 <_dtoa_r+0x7a2>
    8f46:	4659      	mov	r1, fp
    8f48:	461a      	mov	r2, r3
    8f4a:	4620      	mov	r0, r4
    8f4c:	f001 fc3a 	bl	a7c4 <__lshift>
    8f50:	4683      	mov	fp, r0
    8f52:	f1ba 0f00 	cmp.w	sl, #0
    8f56:	dd05      	ble.n	8f64 <_dtoa_r+0x7b4>
    8f58:	9906      	ldr	r1, [sp, #24]
    8f5a:	4652      	mov	r2, sl
    8f5c:	4620      	mov	r0, r4
    8f5e:	f001 fc31 	bl	a7c4 <__lshift>
    8f62:	9006      	str	r0, [sp, #24]
    8f64:	9818      	ldr	r0, [sp, #96]	; 0x60
    8f66:	2800      	cmp	r0, #0
    8f68:	f040 8229 	bne.w	93be <_dtoa_r+0xc0e>
    8f6c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    8f6e:	9908      	ldr	r1, [sp, #32]
    8f70:	2802      	cmp	r0, #2
    8f72:	bfd4      	ite	le
    8f74:	2300      	movle	r3, #0
    8f76:	2301      	movgt	r3, #1
    8f78:	2900      	cmp	r1, #0
    8f7a:	bfcc      	ite	gt
    8f7c:	2300      	movgt	r3, #0
    8f7e:	f003 0301 	andle.w	r3, r3, #1
    8f82:	2b00      	cmp	r3, #0
    8f84:	f000 810c 	beq.w	91a0 <_dtoa_r+0x9f0>
    8f88:	2900      	cmp	r1, #0
    8f8a:	f040 808c 	bne.w	90a6 <_dtoa_r+0x8f6>
    8f8e:	2205      	movs	r2, #5
    8f90:	9906      	ldr	r1, [sp, #24]
    8f92:	9b08      	ldr	r3, [sp, #32]
    8f94:	4620      	mov	r0, r4
    8f96:	f001 fd17 	bl	a9c8 <__multadd>
    8f9a:	9006      	str	r0, [sp, #24]
    8f9c:	4658      	mov	r0, fp
    8f9e:	9906      	ldr	r1, [sp, #24]
    8fa0:	f001 f9a0 	bl	a2e4 <__mcmp>
    8fa4:	2800      	cmp	r0, #0
    8fa6:	dd7e      	ble.n	90a6 <_dtoa_r+0x8f6>
    8fa8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8faa:	3601      	adds	r6, #1
    8fac:	2700      	movs	r7, #0
    8fae:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8fb2:	2331      	movs	r3, #49	; 0x31
    8fb4:	f805 3b01 	strb.w	r3, [r5], #1
    8fb8:	9906      	ldr	r1, [sp, #24]
    8fba:	4620      	mov	r0, r4
    8fbc:	f001 facc 	bl	a558 <_Bfree>
    8fc0:	f1ba 0f00 	cmp.w	sl, #0
    8fc4:	f000 80d5 	beq.w	9172 <_dtoa_r+0x9c2>
    8fc8:	1e3b      	subs	r3, r7, #0
    8fca:	bf18      	it	ne
    8fcc:	2301      	movne	r3, #1
    8fce:	4557      	cmp	r7, sl
    8fd0:	bf0c      	ite	eq
    8fd2:	2300      	moveq	r3, #0
    8fd4:	f003 0301 	andne.w	r3, r3, #1
    8fd8:	2b00      	cmp	r3, #0
    8fda:	f040 80d0 	bne.w	917e <_dtoa_r+0x9ce>
    8fde:	4651      	mov	r1, sl
    8fe0:	4620      	mov	r0, r4
    8fe2:	f001 fab9 	bl	a558 <_Bfree>
    8fe6:	9612      	str	r6, [sp, #72]	; 0x48
    8fe8:	4620      	mov	r0, r4
    8fea:	4659      	mov	r1, fp
    8fec:	f001 fab4 	bl	a558 <_Bfree>
    8ff0:	9a12      	ldr	r2, [sp, #72]	; 0x48
    8ff2:	1c53      	adds	r3, r2, #1
    8ff4:	2200      	movs	r2, #0
    8ff6:	702a      	strb	r2, [r5, #0]
    8ff8:	982c      	ldr	r0, [sp, #176]	; 0xb0
    8ffa:	992e      	ldr	r1, [sp, #184]	; 0xb8
    8ffc:	6003      	str	r3, [r0, #0]
    8ffe:	2900      	cmp	r1, #0
    9000:	f000 81d4 	beq.w	93ac <_dtoa_r+0xbfc>
    9004:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    9006:	9810      	ldr	r0, [sp, #64]	; 0x40
    9008:	6015      	str	r5, [r2, #0]
    900a:	e412      	b.n	8832 <_dtoa_r+0x82>
    900c:	2010      	movs	r0, #16
    900e:	f7fb fe33 	bl	4c78 <malloc>
    9012:	60c6      	str	r6, [r0, #12]
    9014:	6046      	str	r6, [r0, #4]
    9016:	6086      	str	r6, [r0, #8]
    9018:	6006      	str	r6, [r0, #0]
    901a:	4606      	mov	r6, r0
    901c:	6260      	str	r0, [r4, #36]	; 0x24
    901e:	f7ff bbd2 	b.w	87c6 <_dtoa_r+0x16>
    9022:	980f      	ldr	r0, [sp, #60]	; 0x3c
    9024:	4271      	negs	r1, r6
    9026:	2200      	movs	r2, #0
    9028:	9115      	str	r1, [sp, #84]	; 0x54
    902a:	1b80      	subs	r0, r0, r6
    902c:	9217      	str	r2, [sp, #92]	; 0x5c
    902e:	900f      	str	r0, [sp, #60]	; 0x3c
    9030:	e48a      	b.n	8948 <_dtoa_r+0x198>
    9032:	2100      	movs	r1, #0
    9034:	3e01      	subs	r6, #1
    9036:	9118      	str	r1, [sp, #96]	; 0x60
    9038:	e472      	b.n	8920 <_dtoa_r+0x170>
    903a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    903e:	f04f 0802 	mov.w	r8, #2
    9042:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    9046:	e521      	b.n	8a8c <_dtoa_r+0x2dc>
    9048:	982a      	ldr	r0, [sp, #168]	; 0xa8
    904a:	2801      	cmp	r0, #1
    904c:	f340 826c 	ble.w	9528 <_dtoa_r+0xd78>
    9050:	9a08      	ldr	r2, [sp, #32]
    9052:	9815      	ldr	r0, [sp, #84]	; 0x54
    9054:	1e53      	subs	r3, r2, #1
    9056:	4298      	cmp	r0, r3
    9058:	f2c0 8258 	blt.w	950c <_dtoa_r+0xd5c>
    905c:	1ac7      	subs	r7, r0, r3
    905e:	9b08      	ldr	r3, [sp, #32]
    9060:	2b00      	cmp	r3, #0
    9062:	bfa8      	it	ge
    9064:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    9066:	f2c0 8273 	blt.w	9550 <_dtoa_r+0xda0>
    906a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    906c:	4620      	mov	r0, r4
    906e:	2101      	movs	r1, #1
    9070:	449a      	add	sl, r3
    9072:	18d2      	adds	r2, r2, r3
    9074:	920f      	str	r2, [sp, #60]	; 0x3c
    9076:	f001 fc9d 	bl	a9b4 <__i2b>
    907a:	900c      	str	r0, [sp, #48]	; 0x30
    907c:	e708      	b.n	8e90 <_dtoa_r+0x6e0>
    907e:	9b08      	ldr	r3, [sp, #32]
    9080:	b973      	cbnz	r3, 90a0 <_dtoa_r+0x8f0>
    9082:	f240 0300 	movw	r3, #0
    9086:	2200      	movs	r2, #0
    9088:	f2c4 0314 	movt	r3, #16404	; 0x4014
    908c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9090:	f7fb f8c2 	bl	4218 <__aeabi_dmul>
    9094:	4642      	mov	r2, r8
    9096:	464b      	mov	r3, r9
    9098:	f002 fb60 	bl	b75c <__aeabi_dcmpge>
    909c:	2800      	cmp	r0, #0
    909e:	d06a      	beq.n	9176 <_dtoa_r+0x9c6>
    90a0:	2200      	movs	r2, #0
    90a2:	9206      	str	r2, [sp, #24]
    90a4:	920c      	str	r2, [sp, #48]	; 0x30
    90a6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    90a8:	2700      	movs	r7, #0
    90aa:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    90ae:	43de      	mvns	r6, r3
    90b0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    90b2:	e781      	b.n	8fb8 <_dtoa_r+0x808>
    90b4:	2100      	movs	r1, #0
    90b6:	9116      	str	r1, [sp, #88]	; 0x58
    90b8:	982b      	ldr	r0, [sp, #172]	; 0xac
    90ba:	2800      	cmp	r0, #0
    90bc:	f340 819f 	ble.w	93fe <_dtoa_r+0xc4e>
    90c0:	982b      	ldr	r0, [sp, #172]	; 0xac
    90c2:	4601      	mov	r1, r0
    90c4:	9011      	str	r0, [sp, #68]	; 0x44
    90c6:	9008      	str	r0, [sp, #32]
    90c8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    90ca:	2200      	movs	r2, #0
    90cc:	2917      	cmp	r1, #23
    90ce:	606a      	str	r2, [r5, #4]
    90d0:	f240 82ab 	bls.w	962a <_dtoa_r+0xe7a>
    90d4:	2304      	movs	r3, #4
    90d6:	005b      	lsls	r3, r3, #1
    90d8:	3201      	adds	r2, #1
    90da:	f103 0014 	add.w	r0, r3, #20
    90de:	4288      	cmp	r0, r1
    90e0:	d9f9      	bls.n	90d6 <_dtoa_r+0x926>
    90e2:	9b08      	ldr	r3, [sp, #32]
    90e4:	606a      	str	r2, [r5, #4]
    90e6:	2b0e      	cmp	r3, #14
    90e8:	bf8c      	ite	hi
    90ea:	2700      	movhi	r7, #0
    90ec:	f007 0701 	andls.w	r7, r7, #1
    90f0:	e49d      	b.n	8a2e <_dtoa_r+0x27e>
    90f2:	2201      	movs	r2, #1
    90f4:	9216      	str	r2, [sp, #88]	; 0x58
    90f6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    90f8:	18f3      	adds	r3, r6, r3
    90fa:	9311      	str	r3, [sp, #68]	; 0x44
    90fc:	1c59      	adds	r1, r3, #1
    90fe:	2900      	cmp	r1, #0
    9100:	bfc8      	it	gt
    9102:	9108      	strgt	r1, [sp, #32]
    9104:	dce0      	bgt.n	90c8 <_dtoa_r+0x918>
    9106:	290e      	cmp	r1, #14
    9108:	bf8c      	ite	hi
    910a:	2700      	movhi	r7, #0
    910c:	f007 0701 	andls.w	r7, r7, #1
    9110:	9108      	str	r1, [sp, #32]
    9112:	e489      	b.n	8a28 <_dtoa_r+0x278>
    9114:	2301      	movs	r3, #1
    9116:	9316      	str	r3, [sp, #88]	; 0x58
    9118:	e7ce      	b.n	90b8 <_dtoa_r+0x908>
    911a:	2200      	movs	r2, #0
    911c:	9216      	str	r2, [sp, #88]	; 0x58
    911e:	e7ea      	b.n	90f6 <_dtoa_r+0x946>
    9120:	f04f 33ff 	mov.w	r3, #4294967295
    9124:	2700      	movs	r7, #0
    9126:	2001      	movs	r0, #1
    9128:	9311      	str	r3, [sp, #68]	; 0x44
    912a:	9016      	str	r0, [sp, #88]	; 0x58
    912c:	9308      	str	r3, [sp, #32]
    912e:	972b      	str	r7, [sp, #172]	; 0xac
    9130:	e47a      	b.n	8a28 <_dtoa_r+0x278>
    9132:	f1b8 0f00 	cmp.w	r8, #0
    9136:	f47f aef2 	bne.w	8f1e <_dtoa_r+0x76e>
    913a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    913e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    9142:	2b00      	cmp	r3, #0
    9144:	f47f aeeb 	bne.w	8f1e <_dtoa_r+0x76e>
    9148:	f240 0300 	movw	r3, #0
    914c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    9150:	ea09 0303 	and.w	r3, r9, r3
    9154:	2b00      	cmp	r3, #0
    9156:	f43f aee2 	beq.w	8f1e <_dtoa_r+0x76e>
    915a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    915c:	f10a 0a01 	add.w	sl, sl, #1
    9160:	2701      	movs	r7, #1
    9162:	3201      	adds	r2, #1
    9164:	920f      	str	r2, [sp, #60]	; 0x3c
    9166:	e6db      	b.n	8f20 <_dtoa_r+0x770>
    9168:	4635      	mov	r5, r6
    916a:	465c      	mov	r4, fp
    916c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    916e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    9172:	9612      	str	r6, [sp, #72]	; 0x48
    9174:	e738      	b.n	8fe8 <_dtoa_r+0x838>
    9176:	2000      	movs	r0, #0
    9178:	9006      	str	r0, [sp, #24]
    917a:	900c      	str	r0, [sp, #48]	; 0x30
    917c:	e714      	b.n	8fa8 <_dtoa_r+0x7f8>
    917e:	4639      	mov	r1, r7
    9180:	4620      	mov	r0, r4
    9182:	f001 f9e9 	bl	a558 <_Bfree>
    9186:	e72a      	b.n	8fde <_dtoa_r+0x82e>
    9188:	f1c3 0320 	rsb	r3, r3, #32
    918c:	2b04      	cmp	r3, #4
    918e:	f340 8254 	ble.w	963a <_dtoa_r+0xe8a>
    9192:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9194:	3b04      	subs	r3, #4
    9196:	449a      	add	sl, r3
    9198:	18ed      	adds	r5, r5, r3
    919a:	18c9      	adds	r1, r1, r3
    919c:	910f      	str	r1, [sp, #60]	; 0x3c
    919e:	e6cf      	b.n	8f40 <_dtoa_r+0x790>
    91a0:	9916      	ldr	r1, [sp, #88]	; 0x58
    91a2:	2900      	cmp	r1, #0
    91a4:	f000 8131 	beq.w	940a <_dtoa_r+0xc5a>
    91a8:	2d00      	cmp	r5, #0
    91aa:	dd05      	ble.n	91b8 <_dtoa_r+0xa08>
    91ac:	990c      	ldr	r1, [sp, #48]	; 0x30
    91ae:	462a      	mov	r2, r5
    91b0:	4620      	mov	r0, r4
    91b2:	f001 fb07 	bl	a7c4 <__lshift>
    91b6:	900c      	str	r0, [sp, #48]	; 0x30
    91b8:	2f00      	cmp	r7, #0
    91ba:	f040 81ea 	bne.w	9592 <_dtoa_r+0xde2>
    91be:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    91c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    91c4:	2301      	movs	r3, #1
    91c6:	f008 0001 	and.w	r0, r8, #1
    91ca:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    91cc:	9011      	str	r0, [sp, #68]	; 0x44
    91ce:	950f      	str	r5, [sp, #60]	; 0x3c
    91d0:	461d      	mov	r5, r3
    91d2:	960c      	str	r6, [sp, #48]	; 0x30
    91d4:	9906      	ldr	r1, [sp, #24]
    91d6:	4658      	mov	r0, fp
    91d8:	f7ff fa5a 	bl	8690 <quorem>
    91dc:	4639      	mov	r1, r7
    91de:	3030      	adds	r0, #48	; 0x30
    91e0:	900b      	str	r0, [sp, #44]	; 0x2c
    91e2:	4658      	mov	r0, fp
    91e4:	f001 f87e 	bl	a2e4 <__mcmp>
    91e8:	9906      	ldr	r1, [sp, #24]
    91ea:	4652      	mov	r2, sl
    91ec:	4606      	mov	r6, r0
    91ee:	4620      	mov	r0, r4
    91f0:	f001 fa6c 	bl	a6cc <__mdiff>
    91f4:	68c3      	ldr	r3, [r0, #12]
    91f6:	4680      	mov	r8, r0
    91f8:	2b00      	cmp	r3, #0
    91fa:	d03d      	beq.n	9278 <_dtoa_r+0xac8>
    91fc:	f04f 0901 	mov.w	r9, #1
    9200:	4641      	mov	r1, r8
    9202:	4620      	mov	r0, r4
    9204:	f001 f9a8 	bl	a558 <_Bfree>
    9208:	992a      	ldr	r1, [sp, #168]	; 0xa8
    920a:	ea59 0101 	orrs.w	r1, r9, r1
    920e:	d103      	bne.n	9218 <_dtoa_r+0xa68>
    9210:	9a11      	ldr	r2, [sp, #68]	; 0x44
    9212:	2a00      	cmp	r2, #0
    9214:	f000 81eb 	beq.w	95ee <_dtoa_r+0xe3e>
    9218:	2e00      	cmp	r6, #0
    921a:	f2c0 819e 	blt.w	955a <_dtoa_r+0xdaa>
    921e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    9220:	4332      	orrs	r2, r6
    9222:	d103      	bne.n	922c <_dtoa_r+0xa7c>
    9224:	9b11      	ldr	r3, [sp, #68]	; 0x44
    9226:	2b00      	cmp	r3, #0
    9228:	f000 8197 	beq.w	955a <_dtoa_r+0xdaa>
    922c:	f1b9 0f00 	cmp.w	r9, #0
    9230:	f300 81ce 	bgt.w	95d0 <_dtoa_r+0xe20>
    9234:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9236:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9238:	f801 2b01 	strb.w	r2, [r1], #1
    923c:	9b08      	ldr	r3, [sp, #32]
    923e:	910f      	str	r1, [sp, #60]	; 0x3c
    9240:	429d      	cmp	r5, r3
    9242:	f000 81c2 	beq.w	95ca <_dtoa_r+0xe1a>
    9246:	4659      	mov	r1, fp
    9248:	220a      	movs	r2, #10
    924a:	2300      	movs	r3, #0
    924c:	4620      	mov	r0, r4
    924e:	f001 fbbb 	bl	a9c8 <__multadd>
    9252:	4557      	cmp	r7, sl
    9254:	4639      	mov	r1, r7
    9256:	4683      	mov	fp, r0
    9258:	d014      	beq.n	9284 <_dtoa_r+0xad4>
    925a:	220a      	movs	r2, #10
    925c:	2300      	movs	r3, #0
    925e:	4620      	mov	r0, r4
    9260:	3501      	adds	r5, #1
    9262:	f001 fbb1 	bl	a9c8 <__multadd>
    9266:	4651      	mov	r1, sl
    9268:	220a      	movs	r2, #10
    926a:	2300      	movs	r3, #0
    926c:	4607      	mov	r7, r0
    926e:	4620      	mov	r0, r4
    9270:	f001 fbaa 	bl	a9c8 <__multadd>
    9274:	4682      	mov	sl, r0
    9276:	e7ad      	b.n	91d4 <_dtoa_r+0xa24>
    9278:	4658      	mov	r0, fp
    927a:	4641      	mov	r1, r8
    927c:	f001 f832 	bl	a2e4 <__mcmp>
    9280:	4681      	mov	r9, r0
    9282:	e7bd      	b.n	9200 <_dtoa_r+0xa50>
    9284:	4620      	mov	r0, r4
    9286:	220a      	movs	r2, #10
    9288:	2300      	movs	r3, #0
    928a:	3501      	adds	r5, #1
    928c:	f001 fb9c 	bl	a9c8 <__multadd>
    9290:	4607      	mov	r7, r0
    9292:	4682      	mov	sl, r0
    9294:	e79e      	b.n	91d4 <_dtoa_r+0xa24>
    9296:	9612      	str	r6, [sp, #72]	; 0x48
    9298:	f8dd c020 	ldr.w	ip, [sp, #32]
    929c:	e459      	b.n	8b52 <_dtoa_r+0x3a2>
    929e:	4275      	negs	r5, r6
    92a0:	2d00      	cmp	r5, #0
    92a2:	f040 8101 	bne.w	94a8 <_dtoa_r+0xcf8>
    92a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    92aa:	f04f 0802 	mov.w	r8, #2
    92ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    92b2:	e40c      	b.n	8ace <_dtoa_r+0x31e>
    92b4:	f24c 31b0 	movw	r1, #50096	; 0xc3b0
    92b8:	4642      	mov	r2, r8
    92ba:	f2c0 0100 	movt	r1, #0
    92be:	464b      	mov	r3, r9
    92c0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    92c4:	f8cd c00c 	str.w	ip, [sp, #12]
    92c8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    92ca:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    92ce:	f7fa ffa3 	bl	4218 <__aeabi_dmul>
    92d2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    92d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    92da:	f002 fa53 	bl	b784 <__aeabi_d2iz>
    92de:	4607      	mov	r7, r0
    92e0:	f7fa ff34 	bl	414c <__aeabi_i2d>
    92e4:	460b      	mov	r3, r1
    92e6:	4602      	mov	r2, r0
    92e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    92ec:	f7fa fde0 	bl	3eb0 <__aeabi_dsub>
    92f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
    92f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    92f8:	f805 3b01 	strb.w	r3, [r5], #1
    92fc:	f8dd c00c 	ldr.w	ip, [sp, #12]
    9300:	f1bc 0f01 	cmp.w	ip, #1
    9304:	d029      	beq.n	935a <_dtoa_r+0xbaa>
    9306:	46d1      	mov	r9, sl
    9308:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    930c:	46b2      	mov	sl, r6
    930e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    9310:	951c      	str	r5, [sp, #112]	; 0x70
    9312:	2701      	movs	r7, #1
    9314:	4665      	mov	r5, ip
    9316:	46a0      	mov	r8, r4
    9318:	f240 0300 	movw	r3, #0
    931c:	2200      	movs	r2, #0
    931e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    9322:	f7fa ff79 	bl	4218 <__aeabi_dmul>
    9326:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    932a:	f002 fa2b 	bl	b784 <__aeabi_d2iz>
    932e:	4604      	mov	r4, r0
    9330:	f7fa ff0c 	bl	414c <__aeabi_i2d>
    9334:	3430      	adds	r4, #48	; 0x30
    9336:	4602      	mov	r2, r0
    9338:	460b      	mov	r3, r1
    933a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    933e:	f7fa fdb7 	bl	3eb0 <__aeabi_dsub>
    9342:	55f4      	strb	r4, [r6, r7]
    9344:	3701      	adds	r7, #1
    9346:	42af      	cmp	r7, r5
    9348:	d1e6      	bne.n	9318 <_dtoa_r+0xb68>
    934a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    934c:	3f01      	subs	r7, #1
    934e:	4656      	mov	r6, sl
    9350:	4644      	mov	r4, r8
    9352:	46ca      	mov	sl, r9
    9354:	19ed      	adds	r5, r5, r7
    9356:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    935a:	f240 0300 	movw	r3, #0
    935e:	2200      	movs	r2, #0
    9360:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    9364:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    9368:	f7fa fda4 	bl	3eb4 <__adddf3>
    936c:	4602      	mov	r2, r0
    936e:	460b      	mov	r3, r1
    9370:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9374:	f002 f9fc 	bl	b770 <__aeabi_dcmpgt>
    9378:	b9f0      	cbnz	r0, 93b8 <_dtoa_r+0xc08>
    937a:	f240 0100 	movw	r1, #0
    937e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    9382:	2000      	movs	r0, #0
    9384:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    9388:	f7fa fd92 	bl	3eb0 <__aeabi_dsub>
    938c:	4602      	mov	r2, r0
    938e:	460b      	mov	r3, r1
    9390:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9394:	f002 f9ce 	bl	b734 <__aeabi_dcmplt>
    9398:	2800      	cmp	r0, #0
    939a:	f43f acac 	beq.w	8cf6 <_dtoa_r+0x546>
    939e:	462b      	mov	r3, r5
    93a0:	461d      	mov	r5, r3
    93a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    93a6:	2a30      	cmp	r2, #48	; 0x30
    93a8:	d0fa      	beq.n	93a0 <_dtoa_r+0xbf0>
    93aa:	e61d      	b.n	8fe8 <_dtoa_r+0x838>
    93ac:	9810      	ldr	r0, [sp, #64]	; 0x40
    93ae:	f7ff ba40 	b.w	8832 <_dtoa_r+0x82>
    93b2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    93b6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    93b8:	9e12      	ldr	r6, [sp, #72]	; 0x48
    93ba:	9910      	ldr	r1, [sp, #64]	; 0x40
    93bc:	e550      	b.n	8e60 <_dtoa_r+0x6b0>
    93be:	4658      	mov	r0, fp
    93c0:	9906      	ldr	r1, [sp, #24]
    93c2:	f000 ff8f 	bl	a2e4 <__mcmp>
    93c6:	2800      	cmp	r0, #0
    93c8:	f6bf add0 	bge.w	8f6c <_dtoa_r+0x7bc>
    93cc:	4659      	mov	r1, fp
    93ce:	4620      	mov	r0, r4
    93d0:	220a      	movs	r2, #10
    93d2:	2300      	movs	r3, #0
    93d4:	f001 faf8 	bl	a9c8 <__multadd>
    93d8:	9916      	ldr	r1, [sp, #88]	; 0x58
    93da:	3e01      	subs	r6, #1
    93dc:	4683      	mov	fp, r0
    93de:	2900      	cmp	r1, #0
    93e0:	f040 8119 	bne.w	9616 <_dtoa_r+0xe66>
    93e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    93e6:	9208      	str	r2, [sp, #32]
    93e8:	e5c0      	b.n	8f6c <_dtoa_r+0x7bc>
    93ea:	9806      	ldr	r0, [sp, #24]
    93ec:	6903      	ldr	r3, [r0, #16]
    93ee:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    93f2:	6918      	ldr	r0, [r3, #16]
    93f4:	f000 ff24 	bl	a240 <__hi0bits>
    93f8:	f1c0 0320 	rsb	r3, r0, #32
    93fc:	e595      	b.n	8f2a <_dtoa_r+0x77a>
    93fe:	2101      	movs	r1, #1
    9400:	9111      	str	r1, [sp, #68]	; 0x44
    9402:	9108      	str	r1, [sp, #32]
    9404:	912b      	str	r1, [sp, #172]	; 0xac
    9406:	f7ff bb0f 	b.w	8a28 <_dtoa_r+0x278>
    940a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    940c:	46b1      	mov	r9, r6
    940e:	9f16      	ldr	r7, [sp, #88]	; 0x58
    9410:	46aa      	mov	sl, r5
    9412:	f8dd 8018 	ldr.w	r8, [sp, #24]
    9416:	9e08      	ldr	r6, [sp, #32]
    9418:	e002      	b.n	9420 <_dtoa_r+0xc70>
    941a:	f001 fad5 	bl	a9c8 <__multadd>
    941e:	4683      	mov	fp, r0
    9420:	4641      	mov	r1, r8
    9422:	4658      	mov	r0, fp
    9424:	f7ff f934 	bl	8690 <quorem>
    9428:	3501      	adds	r5, #1
    942a:	220a      	movs	r2, #10
    942c:	2300      	movs	r3, #0
    942e:	4659      	mov	r1, fp
    9430:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    9434:	f80a c007 	strb.w	ip, [sl, r7]
    9438:	3701      	adds	r7, #1
    943a:	4620      	mov	r0, r4
    943c:	42be      	cmp	r6, r7
    943e:	dcec      	bgt.n	941a <_dtoa_r+0xc6a>
    9440:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    9444:	464e      	mov	r6, r9
    9446:	2700      	movs	r7, #0
    9448:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    944c:	4659      	mov	r1, fp
    944e:	2201      	movs	r2, #1
    9450:	4620      	mov	r0, r4
    9452:	f001 f9b7 	bl	a7c4 <__lshift>
    9456:	9906      	ldr	r1, [sp, #24]
    9458:	4683      	mov	fp, r0
    945a:	f000 ff43 	bl	a2e4 <__mcmp>
    945e:	2800      	cmp	r0, #0
    9460:	dd0f      	ble.n	9482 <_dtoa_r+0xcd2>
    9462:	9910      	ldr	r1, [sp, #64]	; 0x40
    9464:	e000      	b.n	9468 <_dtoa_r+0xcb8>
    9466:	461d      	mov	r5, r3
    9468:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    946c:	1e6b      	subs	r3, r5, #1
    946e:	2a39      	cmp	r2, #57	; 0x39
    9470:	f040 808c 	bne.w	958c <_dtoa_r+0xddc>
    9474:	428b      	cmp	r3, r1
    9476:	d1f6      	bne.n	9466 <_dtoa_r+0xcb6>
    9478:	9910      	ldr	r1, [sp, #64]	; 0x40
    947a:	2331      	movs	r3, #49	; 0x31
    947c:	3601      	adds	r6, #1
    947e:	700b      	strb	r3, [r1, #0]
    9480:	e59a      	b.n	8fb8 <_dtoa_r+0x808>
    9482:	d103      	bne.n	948c <_dtoa_r+0xcdc>
    9484:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9486:	f010 0f01 	tst.w	r0, #1
    948a:	d1ea      	bne.n	9462 <_dtoa_r+0xcb2>
    948c:	462b      	mov	r3, r5
    948e:	461d      	mov	r5, r3
    9490:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    9494:	2a30      	cmp	r2, #48	; 0x30
    9496:	d0fa      	beq.n	948e <_dtoa_r+0xcde>
    9498:	e58e      	b.n	8fb8 <_dtoa_r+0x808>
    949a:	4659      	mov	r1, fp
    949c:	9a15      	ldr	r2, [sp, #84]	; 0x54
    949e:	4620      	mov	r0, r4
    94a0:	f001 fad6 	bl	aa50 <__pow5mult>
    94a4:	4683      	mov	fp, r0
    94a6:	e528      	b.n	8efa <_dtoa_r+0x74a>
    94a8:	f005 030f 	and.w	r3, r5, #15
    94ac:	f24c 32b0 	movw	r2, #50096	; 0xc3b0
    94b0:	f2c0 0200 	movt	r2, #0
    94b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    94b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    94bc:	e9d3 2300 	ldrd	r2, r3, [r3]
    94c0:	f7fa feaa 	bl	4218 <__aeabi_dmul>
    94c4:	112d      	asrs	r5, r5, #4
    94c6:	bf08      	it	eq
    94c8:	f04f 0802 	moveq.w	r8, #2
    94cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    94d0:	f43f aafd 	beq.w	8ace <_dtoa_r+0x31e>
    94d4:	f24c 4788 	movw	r7, #50312	; 0xc488
    94d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    94dc:	f04f 0802 	mov.w	r8, #2
    94e0:	f2c0 0700 	movt	r7, #0
    94e4:	f015 0f01 	tst.w	r5, #1
    94e8:	4610      	mov	r0, r2
    94ea:	4619      	mov	r1, r3
    94ec:	d007      	beq.n	94fe <_dtoa_r+0xd4e>
    94ee:	e9d7 2300 	ldrd	r2, r3, [r7]
    94f2:	f108 0801 	add.w	r8, r8, #1
    94f6:	f7fa fe8f 	bl	4218 <__aeabi_dmul>
    94fa:	4602      	mov	r2, r0
    94fc:	460b      	mov	r3, r1
    94fe:	3708      	adds	r7, #8
    9500:	106d      	asrs	r5, r5, #1
    9502:	d1ef      	bne.n	94e4 <_dtoa_r+0xd34>
    9504:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    9508:	f7ff bae1 	b.w	8ace <_dtoa_r+0x31e>
    950c:	9915      	ldr	r1, [sp, #84]	; 0x54
    950e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    9510:	1a5b      	subs	r3, r3, r1
    9512:	18c9      	adds	r1, r1, r3
    9514:	18d2      	adds	r2, r2, r3
    9516:	9115      	str	r1, [sp, #84]	; 0x54
    9518:	9217      	str	r2, [sp, #92]	; 0x5c
    951a:	e5a0      	b.n	905e <_dtoa_r+0x8ae>
    951c:	4659      	mov	r1, fp
    951e:	4620      	mov	r0, r4
    9520:	f001 fa96 	bl	aa50 <__pow5mult>
    9524:	4683      	mov	fp, r0
    9526:	e4e8      	b.n	8efa <_dtoa_r+0x74a>
    9528:	9919      	ldr	r1, [sp, #100]	; 0x64
    952a:	2900      	cmp	r1, #0
    952c:	d047      	beq.n	95be <_dtoa_r+0xe0e>
    952e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    9532:	9f15      	ldr	r7, [sp, #84]	; 0x54
    9534:	3303      	adds	r3, #3
    9536:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    9538:	e597      	b.n	906a <_dtoa_r+0x8ba>
    953a:	3201      	adds	r2, #1
    953c:	b2d2      	uxtb	r2, r2
    953e:	e49d      	b.n	8e7c <_dtoa_r+0x6cc>
    9540:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    9544:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    9548:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    954a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    954c:	f7ff bbd3 	b.w	8cf6 <_dtoa_r+0x546>
    9550:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9552:	2300      	movs	r3, #0
    9554:	9808      	ldr	r0, [sp, #32]
    9556:	1a0d      	subs	r5, r1, r0
    9558:	e587      	b.n	906a <_dtoa_r+0x8ba>
    955a:	f1b9 0f00 	cmp.w	r9, #0
    955e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    9560:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    9562:	dd0f      	ble.n	9584 <_dtoa_r+0xdd4>
    9564:	4659      	mov	r1, fp
    9566:	2201      	movs	r2, #1
    9568:	4620      	mov	r0, r4
    956a:	f001 f92b 	bl	a7c4 <__lshift>
    956e:	9906      	ldr	r1, [sp, #24]
    9570:	4683      	mov	fp, r0
    9572:	f000 feb7 	bl	a2e4 <__mcmp>
    9576:	2800      	cmp	r0, #0
    9578:	dd47      	ble.n	960a <_dtoa_r+0xe5a>
    957a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    957c:	2939      	cmp	r1, #57	; 0x39
    957e:	d031      	beq.n	95e4 <_dtoa_r+0xe34>
    9580:	3101      	adds	r1, #1
    9582:	910b      	str	r1, [sp, #44]	; 0x2c
    9584:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9586:	f805 2b01 	strb.w	r2, [r5], #1
    958a:	e515      	b.n	8fb8 <_dtoa_r+0x808>
    958c:	3201      	adds	r2, #1
    958e:	701a      	strb	r2, [r3, #0]
    9590:	e512      	b.n	8fb8 <_dtoa_r+0x808>
    9592:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    9594:	4620      	mov	r0, r4
    9596:	6851      	ldr	r1, [r2, #4]
    9598:	f000 fffa 	bl	a590 <_Balloc>
    959c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    959e:	f103 010c 	add.w	r1, r3, #12
    95a2:	691a      	ldr	r2, [r3, #16]
    95a4:	3202      	adds	r2, #2
    95a6:	0092      	lsls	r2, r2, #2
    95a8:	4605      	mov	r5, r0
    95aa:	300c      	adds	r0, #12
    95ac:	f7fb fe3e 	bl	522c <memcpy>
    95b0:	4620      	mov	r0, r4
    95b2:	4629      	mov	r1, r5
    95b4:	2201      	movs	r2, #1
    95b6:	f001 f905 	bl	a7c4 <__lshift>
    95ba:	4682      	mov	sl, r0
    95bc:	e601      	b.n	91c2 <_dtoa_r+0xa12>
    95be:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    95c0:	9f15      	ldr	r7, [sp, #84]	; 0x54
    95c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    95c4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    95c8:	e54f      	b.n	906a <_dtoa_r+0x8ba>
    95ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    95cc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    95ce:	e73d      	b.n	944c <_dtoa_r+0xc9c>
    95d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    95d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    95d4:	2b39      	cmp	r3, #57	; 0x39
    95d6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    95d8:	d004      	beq.n	95e4 <_dtoa_r+0xe34>
    95da:	980b      	ldr	r0, [sp, #44]	; 0x2c
    95dc:	1c43      	adds	r3, r0, #1
    95de:	f805 3b01 	strb.w	r3, [r5], #1
    95e2:	e4e9      	b.n	8fb8 <_dtoa_r+0x808>
    95e4:	2339      	movs	r3, #57	; 0x39
    95e6:	f805 3b01 	strb.w	r3, [r5], #1
    95ea:	9910      	ldr	r1, [sp, #64]	; 0x40
    95ec:	e73c      	b.n	9468 <_dtoa_r+0xcb8>
    95ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
    95f0:	4633      	mov	r3, r6
    95f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    95f4:	2839      	cmp	r0, #57	; 0x39
    95f6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    95f8:	d0f4      	beq.n	95e4 <_dtoa_r+0xe34>
    95fa:	2b00      	cmp	r3, #0
    95fc:	dd01      	ble.n	9602 <_dtoa_r+0xe52>
    95fe:	3001      	adds	r0, #1
    9600:	900b      	str	r0, [sp, #44]	; 0x2c
    9602:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9604:	f805 1b01 	strb.w	r1, [r5], #1
    9608:	e4d6      	b.n	8fb8 <_dtoa_r+0x808>
    960a:	d1bb      	bne.n	9584 <_dtoa_r+0xdd4>
    960c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    960e:	f010 0f01 	tst.w	r0, #1
    9612:	d0b7      	beq.n	9584 <_dtoa_r+0xdd4>
    9614:	e7b1      	b.n	957a <_dtoa_r+0xdca>
    9616:	2300      	movs	r3, #0
    9618:	990c      	ldr	r1, [sp, #48]	; 0x30
    961a:	4620      	mov	r0, r4
    961c:	220a      	movs	r2, #10
    961e:	f001 f9d3 	bl	a9c8 <__multadd>
    9622:	9b11      	ldr	r3, [sp, #68]	; 0x44
    9624:	9308      	str	r3, [sp, #32]
    9626:	900c      	str	r0, [sp, #48]	; 0x30
    9628:	e4a0      	b.n	8f6c <_dtoa_r+0x7bc>
    962a:	9908      	ldr	r1, [sp, #32]
    962c:	290e      	cmp	r1, #14
    962e:	bf8c      	ite	hi
    9630:	2700      	movhi	r7, #0
    9632:	f007 0701 	andls.w	r7, r7, #1
    9636:	f7ff b9fa 	b.w	8a2e <_dtoa_r+0x27e>
    963a:	f43f ac81 	beq.w	8f40 <_dtoa_r+0x790>
    963e:	331c      	adds	r3, #28
    9640:	e479      	b.n	8f36 <_dtoa_r+0x786>
    9642:	2701      	movs	r7, #1
    9644:	f7ff b98a 	b.w	895c <_dtoa_r+0x1ac>

00009648 <_fflush_r>:
    9648:	690b      	ldr	r3, [r1, #16]
    964a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    964e:	460c      	mov	r4, r1
    9650:	4680      	mov	r8, r0
    9652:	2b00      	cmp	r3, #0
    9654:	d071      	beq.n	973a <_fflush_r+0xf2>
    9656:	b110      	cbz	r0, 965e <_fflush_r+0x16>
    9658:	6983      	ldr	r3, [r0, #24]
    965a:	2b00      	cmp	r3, #0
    965c:	d078      	beq.n	9750 <_fflush_r+0x108>
    965e:	f24c 330c 	movw	r3, #49932	; 0xc30c
    9662:	f2c0 0300 	movt	r3, #0
    9666:	429c      	cmp	r4, r3
    9668:	bf08      	it	eq
    966a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    966e:	d010      	beq.n	9692 <_fflush_r+0x4a>
    9670:	f24c 332c 	movw	r3, #49964	; 0xc32c
    9674:	f2c0 0300 	movt	r3, #0
    9678:	429c      	cmp	r4, r3
    967a:	bf08      	it	eq
    967c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    9680:	d007      	beq.n	9692 <_fflush_r+0x4a>
    9682:	f24c 334c 	movw	r3, #49996	; 0xc34c
    9686:	f2c0 0300 	movt	r3, #0
    968a:	429c      	cmp	r4, r3
    968c:	bf08      	it	eq
    968e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    9692:	89a3      	ldrh	r3, [r4, #12]
    9694:	b21a      	sxth	r2, r3
    9696:	f012 0f08 	tst.w	r2, #8
    969a:	d135      	bne.n	9708 <_fflush_r+0xc0>
    969c:	6862      	ldr	r2, [r4, #4]
    969e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    96a2:	81a3      	strh	r3, [r4, #12]
    96a4:	2a00      	cmp	r2, #0
    96a6:	dd5e      	ble.n	9766 <_fflush_r+0x11e>
    96a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    96aa:	2e00      	cmp	r6, #0
    96ac:	d045      	beq.n	973a <_fflush_r+0xf2>
    96ae:	b29b      	uxth	r3, r3
    96b0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    96b4:	bf18      	it	ne
    96b6:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    96b8:	d059      	beq.n	976e <_fflush_r+0x126>
    96ba:	f013 0f04 	tst.w	r3, #4
    96be:	d14a      	bne.n	9756 <_fflush_r+0x10e>
    96c0:	2300      	movs	r3, #0
    96c2:	4640      	mov	r0, r8
    96c4:	6a21      	ldr	r1, [r4, #32]
    96c6:	462a      	mov	r2, r5
    96c8:	47b0      	blx	r6
    96ca:	4285      	cmp	r5, r0
    96cc:	d138      	bne.n	9740 <_fflush_r+0xf8>
    96ce:	89a1      	ldrh	r1, [r4, #12]
    96d0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    96d4:	6922      	ldr	r2, [r4, #16]
    96d6:	f2c0 0300 	movt	r3, #0
    96da:	ea01 0303 	and.w	r3, r1, r3
    96de:	2100      	movs	r1, #0
    96e0:	6061      	str	r1, [r4, #4]
    96e2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    96e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    96e8:	81a3      	strh	r3, [r4, #12]
    96ea:	6022      	str	r2, [r4, #0]
    96ec:	bf18      	it	ne
    96ee:	6565      	strne	r5, [r4, #84]	; 0x54
    96f0:	b319      	cbz	r1, 973a <_fflush_r+0xf2>
    96f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
    96f6:	4299      	cmp	r1, r3
    96f8:	d002      	beq.n	9700 <_fflush_r+0xb8>
    96fa:	4640      	mov	r0, r8
    96fc:	f000 f998 	bl	9a30 <_free_r>
    9700:	2000      	movs	r0, #0
    9702:	6360      	str	r0, [r4, #52]	; 0x34
    9704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9708:	6926      	ldr	r6, [r4, #16]
    970a:	b1b6      	cbz	r6, 973a <_fflush_r+0xf2>
    970c:	6825      	ldr	r5, [r4, #0]
    970e:	6026      	str	r6, [r4, #0]
    9710:	1bad      	subs	r5, r5, r6
    9712:	f012 0f03 	tst.w	r2, #3
    9716:	bf0c      	ite	eq
    9718:	6963      	ldreq	r3, [r4, #20]
    971a:	2300      	movne	r3, #0
    971c:	60a3      	str	r3, [r4, #8]
    971e:	e00a      	b.n	9736 <_fflush_r+0xee>
    9720:	4632      	mov	r2, r6
    9722:	462b      	mov	r3, r5
    9724:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    9726:	4640      	mov	r0, r8
    9728:	6a21      	ldr	r1, [r4, #32]
    972a:	47b8      	blx	r7
    972c:	2800      	cmp	r0, #0
    972e:	ebc0 0505 	rsb	r5, r0, r5
    9732:	4406      	add	r6, r0
    9734:	dd04      	ble.n	9740 <_fflush_r+0xf8>
    9736:	2d00      	cmp	r5, #0
    9738:	dcf2      	bgt.n	9720 <_fflush_r+0xd8>
    973a:	2000      	movs	r0, #0
    973c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9740:	89a3      	ldrh	r3, [r4, #12]
    9742:	f04f 30ff 	mov.w	r0, #4294967295
    9746:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    974a:	81a3      	strh	r3, [r4, #12]
    974c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9750:	f000 f8ea 	bl	9928 <__sinit>
    9754:	e783      	b.n	965e <_fflush_r+0x16>
    9756:	6862      	ldr	r2, [r4, #4]
    9758:	6b63      	ldr	r3, [r4, #52]	; 0x34
    975a:	1aad      	subs	r5, r5, r2
    975c:	2b00      	cmp	r3, #0
    975e:	d0af      	beq.n	96c0 <_fflush_r+0x78>
    9760:	6c23      	ldr	r3, [r4, #64]	; 0x40
    9762:	1aed      	subs	r5, r5, r3
    9764:	e7ac      	b.n	96c0 <_fflush_r+0x78>
    9766:	6c22      	ldr	r2, [r4, #64]	; 0x40
    9768:	2a00      	cmp	r2, #0
    976a:	dc9d      	bgt.n	96a8 <_fflush_r+0x60>
    976c:	e7e5      	b.n	973a <_fflush_r+0xf2>
    976e:	2301      	movs	r3, #1
    9770:	4640      	mov	r0, r8
    9772:	6a21      	ldr	r1, [r4, #32]
    9774:	47b0      	blx	r6
    9776:	f1b0 3fff 	cmp.w	r0, #4294967295
    977a:	4605      	mov	r5, r0
    977c:	d002      	beq.n	9784 <_fflush_r+0x13c>
    977e:	89a3      	ldrh	r3, [r4, #12]
    9780:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    9782:	e79a      	b.n	96ba <_fflush_r+0x72>
    9784:	f8d8 3000 	ldr.w	r3, [r8]
    9788:	2b1d      	cmp	r3, #29
    978a:	d0d6      	beq.n	973a <_fflush_r+0xf2>
    978c:	89a3      	ldrh	r3, [r4, #12]
    978e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9792:	81a3      	strh	r3, [r4, #12]
    9794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00009798 <fflush>:
    9798:	4601      	mov	r1, r0
    979a:	b128      	cbz	r0, 97a8 <fflush+0x10>
    979c:	f64d 5374 	movw	r3, #56692	; 0xdd74
    97a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    97a4:	6818      	ldr	r0, [r3, #0]
    97a6:	e74f      	b.n	9648 <_fflush_r>
    97a8:	f24c 2370 	movw	r3, #49776	; 0xc270
    97ac:	f249 6149 	movw	r1, #38473	; 0x9649
    97b0:	f2c0 0300 	movt	r3, #0
    97b4:	f2c0 0100 	movt	r1, #0
    97b8:	6818      	ldr	r0, [r3, #0]
    97ba:	f000 bbb3 	b.w	9f24 <_fwalk_reent>
    97be:	bf00      	nop

000097c0 <__sfp_lock_acquire>:
    97c0:	4770      	bx	lr
    97c2:	bf00      	nop

000097c4 <__sfp_lock_release>:
    97c4:	4770      	bx	lr
    97c6:	bf00      	nop

000097c8 <__sinit_lock_acquire>:
    97c8:	4770      	bx	lr
    97ca:	bf00      	nop

000097cc <__sinit_lock_release>:
    97cc:	4770      	bx	lr
    97ce:	bf00      	nop

000097d0 <__fp_lock>:
    97d0:	2000      	movs	r0, #0
    97d2:	4770      	bx	lr

000097d4 <__fp_unlock>:
    97d4:	2000      	movs	r0, #0
    97d6:	4770      	bx	lr

000097d8 <__fp_unlock_all>:
    97d8:	f64d 5374 	movw	r3, #56692	; 0xdd74
    97dc:	f249 71d5 	movw	r1, #38869	; 0x97d5
    97e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    97e4:	f2c0 0100 	movt	r1, #0
    97e8:	6818      	ldr	r0, [r3, #0]
    97ea:	f000 bbc5 	b.w	9f78 <_fwalk>
    97ee:	bf00      	nop

000097f0 <__fp_lock_all>:
    97f0:	f64d 5374 	movw	r3, #56692	; 0xdd74
    97f4:	f249 71d1 	movw	r1, #38865	; 0x97d1
    97f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    97fc:	f2c0 0100 	movt	r1, #0
    9800:	6818      	ldr	r0, [r3, #0]
    9802:	f000 bbb9 	b.w	9f78 <_fwalk>
    9806:	bf00      	nop

00009808 <_cleanup_r>:
    9808:	f24b 3139 	movw	r1, #45881	; 0xb339
    980c:	f2c0 0100 	movt	r1, #0
    9810:	f000 bbb2 	b.w	9f78 <_fwalk>

00009814 <_cleanup>:
    9814:	f24c 2370 	movw	r3, #49776	; 0xc270
    9818:	f2c0 0300 	movt	r3, #0
    981c:	6818      	ldr	r0, [r3, #0]
    981e:	e7f3      	b.n	9808 <_cleanup_r>

00009820 <std>:
    9820:	b510      	push	{r4, lr}
    9822:	4604      	mov	r4, r0
    9824:	2300      	movs	r3, #0
    9826:	305c      	adds	r0, #92	; 0x5c
    9828:	81a1      	strh	r1, [r4, #12]
    982a:	4619      	mov	r1, r3
    982c:	81e2      	strh	r2, [r4, #14]
    982e:	2208      	movs	r2, #8
    9830:	6023      	str	r3, [r4, #0]
    9832:	6063      	str	r3, [r4, #4]
    9834:	60a3      	str	r3, [r4, #8]
    9836:	6663      	str	r3, [r4, #100]	; 0x64
    9838:	6123      	str	r3, [r4, #16]
    983a:	6163      	str	r3, [r4, #20]
    983c:	61a3      	str	r3, [r4, #24]
    983e:	f7fb fdbd 	bl	53bc <memset>
    9842:	f64a 70f9 	movw	r0, #45049	; 0xaff9
    9846:	f64a 71bd 	movw	r1, #44989	; 0xafbd
    984a:	f64a 7295 	movw	r2, #44949	; 0xaf95
    984e:	f64a 738d 	movw	r3, #44941	; 0xaf8d
    9852:	f2c0 0000 	movt	r0, #0
    9856:	f2c0 0100 	movt	r1, #0
    985a:	f2c0 0200 	movt	r2, #0
    985e:	f2c0 0300 	movt	r3, #0
    9862:	6260      	str	r0, [r4, #36]	; 0x24
    9864:	62a1      	str	r1, [r4, #40]	; 0x28
    9866:	62e2      	str	r2, [r4, #44]	; 0x2c
    9868:	6323      	str	r3, [r4, #48]	; 0x30
    986a:	6224      	str	r4, [r4, #32]
    986c:	bd10      	pop	{r4, pc}
    986e:	bf00      	nop

00009870 <__sfmoreglue>:
    9870:	b570      	push	{r4, r5, r6, lr}
    9872:	2568      	movs	r5, #104	; 0x68
    9874:	460e      	mov	r6, r1
    9876:	fb05 f501 	mul.w	r5, r5, r1
    987a:	f105 010c 	add.w	r1, r5, #12
    987e:	f7fb fa03 	bl	4c88 <_malloc_r>
    9882:	4604      	mov	r4, r0
    9884:	b148      	cbz	r0, 989a <__sfmoreglue+0x2a>
    9886:	f100 030c 	add.w	r3, r0, #12
    988a:	2100      	movs	r1, #0
    988c:	6046      	str	r6, [r0, #4]
    988e:	462a      	mov	r2, r5
    9890:	4618      	mov	r0, r3
    9892:	6021      	str	r1, [r4, #0]
    9894:	60a3      	str	r3, [r4, #8]
    9896:	f7fb fd91 	bl	53bc <memset>
    989a:	4620      	mov	r0, r4
    989c:	bd70      	pop	{r4, r5, r6, pc}
    989e:	bf00      	nop

000098a0 <__sfp>:
    98a0:	f24c 2370 	movw	r3, #49776	; 0xc270
    98a4:	f2c0 0300 	movt	r3, #0
    98a8:	b570      	push	{r4, r5, r6, lr}
    98aa:	681d      	ldr	r5, [r3, #0]
    98ac:	4606      	mov	r6, r0
    98ae:	69ab      	ldr	r3, [r5, #24]
    98b0:	2b00      	cmp	r3, #0
    98b2:	d02a      	beq.n	990a <__sfp+0x6a>
    98b4:	35d8      	adds	r5, #216	; 0xd8
    98b6:	686b      	ldr	r3, [r5, #4]
    98b8:	68ac      	ldr	r4, [r5, #8]
    98ba:	3b01      	subs	r3, #1
    98bc:	d503      	bpl.n	98c6 <__sfp+0x26>
    98be:	e020      	b.n	9902 <__sfp+0x62>
    98c0:	3468      	adds	r4, #104	; 0x68
    98c2:	3b01      	subs	r3, #1
    98c4:	d41d      	bmi.n	9902 <__sfp+0x62>
    98c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    98ca:	2a00      	cmp	r2, #0
    98cc:	d1f8      	bne.n	98c0 <__sfp+0x20>
    98ce:	2500      	movs	r5, #0
    98d0:	f04f 33ff 	mov.w	r3, #4294967295
    98d4:	6665      	str	r5, [r4, #100]	; 0x64
    98d6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    98da:	81e3      	strh	r3, [r4, #14]
    98dc:	4629      	mov	r1, r5
    98de:	f04f 0301 	mov.w	r3, #1
    98e2:	6025      	str	r5, [r4, #0]
    98e4:	81a3      	strh	r3, [r4, #12]
    98e6:	2208      	movs	r2, #8
    98e8:	60a5      	str	r5, [r4, #8]
    98ea:	6065      	str	r5, [r4, #4]
    98ec:	6125      	str	r5, [r4, #16]
    98ee:	6165      	str	r5, [r4, #20]
    98f0:	61a5      	str	r5, [r4, #24]
    98f2:	f7fb fd63 	bl	53bc <memset>
    98f6:	64e5      	str	r5, [r4, #76]	; 0x4c
    98f8:	6365      	str	r5, [r4, #52]	; 0x34
    98fa:	63a5      	str	r5, [r4, #56]	; 0x38
    98fc:	64a5      	str	r5, [r4, #72]	; 0x48
    98fe:	4620      	mov	r0, r4
    9900:	bd70      	pop	{r4, r5, r6, pc}
    9902:	6828      	ldr	r0, [r5, #0]
    9904:	b128      	cbz	r0, 9912 <__sfp+0x72>
    9906:	4605      	mov	r5, r0
    9908:	e7d5      	b.n	98b6 <__sfp+0x16>
    990a:	4628      	mov	r0, r5
    990c:	f000 f80c 	bl	9928 <__sinit>
    9910:	e7d0      	b.n	98b4 <__sfp+0x14>
    9912:	4630      	mov	r0, r6
    9914:	2104      	movs	r1, #4
    9916:	f7ff ffab 	bl	9870 <__sfmoreglue>
    991a:	6028      	str	r0, [r5, #0]
    991c:	2800      	cmp	r0, #0
    991e:	d1f2      	bne.n	9906 <__sfp+0x66>
    9920:	230c      	movs	r3, #12
    9922:	4604      	mov	r4, r0
    9924:	6033      	str	r3, [r6, #0]
    9926:	e7ea      	b.n	98fe <__sfp+0x5e>

00009928 <__sinit>:
    9928:	b570      	push	{r4, r5, r6, lr}
    992a:	6986      	ldr	r6, [r0, #24]
    992c:	4604      	mov	r4, r0
    992e:	b106      	cbz	r6, 9932 <__sinit+0xa>
    9930:	bd70      	pop	{r4, r5, r6, pc}
    9932:	f649 0309 	movw	r3, #38921	; 0x9809
    9936:	2501      	movs	r5, #1
    9938:	f2c0 0300 	movt	r3, #0
    993c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    9940:	6283      	str	r3, [r0, #40]	; 0x28
    9942:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    9946:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    994a:	6185      	str	r5, [r0, #24]
    994c:	f7ff ffa8 	bl	98a0 <__sfp>
    9950:	6060      	str	r0, [r4, #4]
    9952:	4620      	mov	r0, r4
    9954:	f7ff ffa4 	bl	98a0 <__sfp>
    9958:	60a0      	str	r0, [r4, #8]
    995a:	4620      	mov	r0, r4
    995c:	f7ff ffa0 	bl	98a0 <__sfp>
    9960:	4632      	mov	r2, r6
    9962:	2104      	movs	r1, #4
    9964:	4623      	mov	r3, r4
    9966:	60e0      	str	r0, [r4, #12]
    9968:	6860      	ldr	r0, [r4, #4]
    996a:	f7ff ff59 	bl	9820 <std>
    996e:	462a      	mov	r2, r5
    9970:	68a0      	ldr	r0, [r4, #8]
    9972:	2109      	movs	r1, #9
    9974:	4623      	mov	r3, r4
    9976:	f7ff ff53 	bl	9820 <std>
    997a:	4623      	mov	r3, r4
    997c:	68e0      	ldr	r0, [r4, #12]
    997e:	2112      	movs	r1, #18
    9980:	2202      	movs	r2, #2
    9982:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    9986:	e74b      	b.n	9820 <std>

00009988 <_malloc_trim_r>:
    9988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    998a:	f64d 6468 	movw	r4, #56936	; 0xde68
    998e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9992:	460f      	mov	r7, r1
    9994:	4605      	mov	r5, r0
    9996:	f7fb fd7b 	bl	5490 <__malloc_lock>
    999a:	68a3      	ldr	r3, [r4, #8]
    999c:	685e      	ldr	r6, [r3, #4]
    999e:	f026 0603 	bic.w	r6, r6, #3
    99a2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    99a6:	330f      	adds	r3, #15
    99a8:	1bdf      	subs	r7, r3, r7
    99aa:	0b3f      	lsrs	r7, r7, #12
    99ac:	3f01      	subs	r7, #1
    99ae:	033f      	lsls	r7, r7, #12
    99b0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    99b4:	db07      	blt.n	99c6 <_malloc_trim_r+0x3e>
    99b6:	2100      	movs	r1, #0
    99b8:	4628      	mov	r0, r5
    99ba:	f7fb fde3 	bl	5584 <_sbrk_r>
    99be:	68a3      	ldr	r3, [r4, #8]
    99c0:	18f3      	adds	r3, r6, r3
    99c2:	4283      	cmp	r3, r0
    99c4:	d004      	beq.n	99d0 <_malloc_trim_r+0x48>
    99c6:	4628      	mov	r0, r5
    99c8:	f7fb fd64 	bl	5494 <__malloc_unlock>
    99cc:	2000      	movs	r0, #0
    99ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    99d0:	4279      	negs	r1, r7
    99d2:	4628      	mov	r0, r5
    99d4:	f7fb fdd6 	bl	5584 <_sbrk_r>
    99d8:	f1b0 3fff 	cmp.w	r0, #4294967295
    99dc:	d010      	beq.n	9a00 <_malloc_trim_r+0x78>
    99de:	68a2      	ldr	r2, [r4, #8]
    99e0:	f24e 3338 	movw	r3, #58168	; 0xe338
    99e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    99e8:	1bf6      	subs	r6, r6, r7
    99ea:	f046 0601 	orr.w	r6, r6, #1
    99ee:	4628      	mov	r0, r5
    99f0:	6056      	str	r6, [r2, #4]
    99f2:	681a      	ldr	r2, [r3, #0]
    99f4:	1bd7      	subs	r7, r2, r7
    99f6:	601f      	str	r7, [r3, #0]
    99f8:	f7fb fd4c 	bl	5494 <__malloc_unlock>
    99fc:	2001      	movs	r0, #1
    99fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9a00:	2100      	movs	r1, #0
    9a02:	4628      	mov	r0, r5
    9a04:	f7fb fdbe 	bl	5584 <_sbrk_r>
    9a08:	68a3      	ldr	r3, [r4, #8]
    9a0a:	1ac2      	subs	r2, r0, r3
    9a0c:	2a0f      	cmp	r2, #15
    9a0e:	ddda      	ble.n	99c6 <_malloc_trim_r+0x3e>
    9a10:	f24e 2470 	movw	r4, #57968	; 0xe270
    9a14:	f24e 3138 	movw	r1, #58168	; 0xe338
    9a18:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9a1c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    9a20:	f042 0201 	orr.w	r2, r2, #1
    9a24:	6824      	ldr	r4, [r4, #0]
    9a26:	1b00      	subs	r0, r0, r4
    9a28:	6008      	str	r0, [r1, #0]
    9a2a:	605a      	str	r2, [r3, #4]
    9a2c:	e7cb      	b.n	99c6 <_malloc_trim_r+0x3e>
    9a2e:	bf00      	nop

00009a30 <_free_r>:
    9a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9a34:	4605      	mov	r5, r0
    9a36:	460c      	mov	r4, r1
    9a38:	2900      	cmp	r1, #0
    9a3a:	f000 8088 	beq.w	9b4e <_free_r+0x11e>
    9a3e:	f7fb fd27 	bl	5490 <__malloc_lock>
    9a42:	f1a4 0208 	sub.w	r2, r4, #8
    9a46:	f64d 6068 	movw	r0, #56936	; 0xde68
    9a4a:	6856      	ldr	r6, [r2, #4]
    9a4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    9a50:	f026 0301 	bic.w	r3, r6, #1
    9a54:	f8d0 c008 	ldr.w	ip, [r0, #8]
    9a58:	18d1      	adds	r1, r2, r3
    9a5a:	458c      	cmp	ip, r1
    9a5c:	684f      	ldr	r7, [r1, #4]
    9a5e:	f027 0703 	bic.w	r7, r7, #3
    9a62:	f000 8095 	beq.w	9b90 <_free_r+0x160>
    9a66:	f016 0601 	ands.w	r6, r6, #1
    9a6a:	604f      	str	r7, [r1, #4]
    9a6c:	d05f      	beq.n	9b2e <_free_r+0xfe>
    9a6e:	2600      	movs	r6, #0
    9a70:	19cc      	adds	r4, r1, r7
    9a72:	6864      	ldr	r4, [r4, #4]
    9a74:	f014 0f01 	tst.w	r4, #1
    9a78:	d106      	bne.n	9a88 <_free_r+0x58>
    9a7a:	19db      	adds	r3, r3, r7
    9a7c:	2e00      	cmp	r6, #0
    9a7e:	d07a      	beq.n	9b76 <_free_r+0x146>
    9a80:	688c      	ldr	r4, [r1, #8]
    9a82:	68c9      	ldr	r1, [r1, #12]
    9a84:	608c      	str	r4, [r1, #8]
    9a86:	60e1      	str	r1, [r4, #12]
    9a88:	f043 0101 	orr.w	r1, r3, #1
    9a8c:	50d3      	str	r3, [r2, r3]
    9a8e:	6051      	str	r1, [r2, #4]
    9a90:	2e00      	cmp	r6, #0
    9a92:	d147      	bne.n	9b24 <_free_r+0xf4>
    9a94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    9a98:	d35b      	bcc.n	9b52 <_free_r+0x122>
    9a9a:	0a59      	lsrs	r1, r3, #9
    9a9c:	2904      	cmp	r1, #4
    9a9e:	bf9e      	ittt	ls
    9aa0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    9aa4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    9aa8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9aac:	d928      	bls.n	9b00 <_free_r+0xd0>
    9aae:	2914      	cmp	r1, #20
    9ab0:	bf9c      	itt	ls
    9ab2:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    9ab6:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9aba:	d921      	bls.n	9b00 <_free_r+0xd0>
    9abc:	2954      	cmp	r1, #84	; 0x54
    9abe:	bf9e      	ittt	ls
    9ac0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    9ac4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    9ac8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9acc:	d918      	bls.n	9b00 <_free_r+0xd0>
    9ace:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    9ad2:	bf9e      	ittt	ls
    9ad4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    9ad8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    9adc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9ae0:	d90e      	bls.n	9b00 <_free_r+0xd0>
    9ae2:	f240 5c54 	movw	ip, #1364	; 0x554
    9ae6:	4561      	cmp	r1, ip
    9ae8:	bf95      	itete	ls
    9aea:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    9aee:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    9af2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    9af6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    9afa:	bf98      	it	ls
    9afc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9b00:	1904      	adds	r4, r0, r4
    9b02:	68a1      	ldr	r1, [r4, #8]
    9b04:	42a1      	cmp	r1, r4
    9b06:	d103      	bne.n	9b10 <_free_r+0xe0>
    9b08:	e064      	b.n	9bd4 <_free_r+0x1a4>
    9b0a:	6889      	ldr	r1, [r1, #8]
    9b0c:	428c      	cmp	r4, r1
    9b0e:	d004      	beq.n	9b1a <_free_r+0xea>
    9b10:	6848      	ldr	r0, [r1, #4]
    9b12:	f020 0003 	bic.w	r0, r0, #3
    9b16:	4283      	cmp	r3, r0
    9b18:	d3f7      	bcc.n	9b0a <_free_r+0xda>
    9b1a:	68cb      	ldr	r3, [r1, #12]
    9b1c:	60d3      	str	r3, [r2, #12]
    9b1e:	6091      	str	r1, [r2, #8]
    9b20:	60ca      	str	r2, [r1, #12]
    9b22:	609a      	str	r2, [r3, #8]
    9b24:	4628      	mov	r0, r5
    9b26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    9b2a:	f7fb bcb3 	b.w	5494 <__malloc_unlock>
    9b2e:	f854 4c08 	ldr.w	r4, [r4, #-8]
    9b32:	f100 0c08 	add.w	ip, r0, #8
    9b36:	1b12      	subs	r2, r2, r4
    9b38:	191b      	adds	r3, r3, r4
    9b3a:	6894      	ldr	r4, [r2, #8]
    9b3c:	4564      	cmp	r4, ip
    9b3e:	d047      	beq.n	9bd0 <_free_r+0x1a0>
    9b40:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    9b44:	f8cc 4008 	str.w	r4, [ip, #8]
    9b48:	f8c4 c00c 	str.w	ip, [r4, #12]
    9b4c:	e790      	b.n	9a70 <_free_r+0x40>
    9b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9b52:	08db      	lsrs	r3, r3, #3
    9b54:	f04f 0c01 	mov.w	ip, #1
    9b58:	6846      	ldr	r6, [r0, #4]
    9b5a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    9b5e:	109b      	asrs	r3, r3, #2
    9b60:	fa0c f303 	lsl.w	r3, ip, r3
    9b64:	60d1      	str	r1, [r2, #12]
    9b66:	688c      	ldr	r4, [r1, #8]
    9b68:	ea46 0303 	orr.w	r3, r6, r3
    9b6c:	6043      	str	r3, [r0, #4]
    9b6e:	6094      	str	r4, [r2, #8]
    9b70:	60e2      	str	r2, [r4, #12]
    9b72:	608a      	str	r2, [r1, #8]
    9b74:	e7d6      	b.n	9b24 <_free_r+0xf4>
    9b76:	688c      	ldr	r4, [r1, #8]
    9b78:	4f1c      	ldr	r7, [pc, #112]	; (9bec <_free_r+0x1bc>)
    9b7a:	42bc      	cmp	r4, r7
    9b7c:	d181      	bne.n	9a82 <_free_r+0x52>
    9b7e:	50d3      	str	r3, [r2, r3]
    9b80:	f043 0301 	orr.w	r3, r3, #1
    9b84:	60e2      	str	r2, [r4, #12]
    9b86:	60a2      	str	r2, [r4, #8]
    9b88:	6053      	str	r3, [r2, #4]
    9b8a:	6094      	str	r4, [r2, #8]
    9b8c:	60d4      	str	r4, [r2, #12]
    9b8e:	e7c9      	b.n	9b24 <_free_r+0xf4>
    9b90:	18fb      	adds	r3, r7, r3
    9b92:	f016 0f01 	tst.w	r6, #1
    9b96:	d107      	bne.n	9ba8 <_free_r+0x178>
    9b98:	f854 1c08 	ldr.w	r1, [r4, #-8]
    9b9c:	1a52      	subs	r2, r2, r1
    9b9e:	185b      	adds	r3, r3, r1
    9ba0:	68d4      	ldr	r4, [r2, #12]
    9ba2:	6891      	ldr	r1, [r2, #8]
    9ba4:	60a1      	str	r1, [r4, #8]
    9ba6:	60cc      	str	r4, [r1, #12]
    9ba8:	f24e 2174 	movw	r1, #57972	; 0xe274
    9bac:	6082      	str	r2, [r0, #8]
    9bae:	f2c2 0100 	movt	r1, #8192	; 0x2000
    9bb2:	f043 0001 	orr.w	r0, r3, #1
    9bb6:	6050      	str	r0, [r2, #4]
    9bb8:	680a      	ldr	r2, [r1, #0]
    9bba:	4293      	cmp	r3, r2
    9bbc:	d3b2      	bcc.n	9b24 <_free_r+0xf4>
    9bbe:	f24e 3334 	movw	r3, #58164	; 0xe334
    9bc2:	4628      	mov	r0, r5
    9bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9bc8:	6819      	ldr	r1, [r3, #0]
    9bca:	f7ff fedd 	bl	9988 <_malloc_trim_r>
    9bce:	e7a9      	b.n	9b24 <_free_r+0xf4>
    9bd0:	2601      	movs	r6, #1
    9bd2:	e74d      	b.n	9a70 <_free_r+0x40>
    9bd4:	2601      	movs	r6, #1
    9bd6:	6844      	ldr	r4, [r0, #4]
    9bd8:	ea4f 0cac 	mov.w	ip, ip, asr #2
    9bdc:	460b      	mov	r3, r1
    9bde:	fa06 fc0c 	lsl.w	ip, r6, ip
    9be2:	ea44 040c 	orr.w	r4, r4, ip
    9be6:	6044      	str	r4, [r0, #4]
    9be8:	e798      	b.n	9b1c <_free_r+0xec>
    9bea:	bf00      	nop
    9bec:	2000de70 	.word	0x2000de70

00009bf0 <__sfvwrite_r>:
    9bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9bf4:	6893      	ldr	r3, [r2, #8]
    9bf6:	b085      	sub	sp, #20
    9bf8:	4690      	mov	r8, r2
    9bfa:	460c      	mov	r4, r1
    9bfc:	9003      	str	r0, [sp, #12]
    9bfe:	2b00      	cmp	r3, #0
    9c00:	d064      	beq.n	9ccc <__sfvwrite_r+0xdc>
    9c02:	8988      	ldrh	r0, [r1, #12]
    9c04:	fa1f fa80 	uxth.w	sl, r0
    9c08:	f01a 0f08 	tst.w	sl, #8
    9c0c:	f000 80a0 	beq.w	9d50 <__sfvwrite_r+0x160>
    9c10:	690b      	ldr	r3, [r1, #16]
    9c12:	2b00      	cmp	r3, #0
    9c14:	f000 809c 	beq.w	9d50 <__sfvwrite_r+0x160>
    9c18:	f01a 0b02 	ands.w	fp, sl, #2
    9c1c:	f8d8 5000 	ldr.w	r5, [r8]
    9c20:	bf1c      	itt	ne
    9c22:	f04f 0a00 	movne.w	sl, #0
    9c26:	4657      	movne	r7, sl
    9c28:	d136      	bne.n	9c98 <__sfvwrite_r+0xa8>
    9c2a:	f01a 0a01 	ands.w	sl, sl, #1
    9c2e:	bf1d      	ittte	ne
    9c30:	46dc      	movne	ip, fp
    9c32:	46d9      	movne	r9, fp
    9c34:	465f      	movne	r7, fp
    9c36:	4656      	moveq	r6, sl
    9c38:	d152      	bne.n	9ce0 <__sfvwrite_r+0xf0>
    9c3a:	b326      	cbz	r6, 9c86 <__sfvwrite_r+0x96>
    9c3c:	b280      	uxth	r0, r0
    9c3e:	68a7      	ldr	r7, [r4, #8]
    9c40:	f410 7f00 	tst.w	r0, #512	; 0x200
    9c44:	f000 808f 	beq.w	9d66 <__sfvwrite_r+0x176>
    9c48:	42be      	cmp	r6, r7
    9c4a:	46bb      	mov	fp, r7
    9c4c:	f080 80a7 	bcs.w	9d9e <__sfvwrite_r+0x1ae>
    9c50:	6820      	ldr	r0, [r4, #0]
    9c52:	4637      	mov	r7, r6
    9c54:	46b3      	mov	fp, r6
    9c56:	465a      	mov	r2, fp
    9c58:	4651      	mov	r1, sl
    9c5a:	f000 fa95 	bl	a188 <memmove>
    9c5e:	68a2      	ldr	r2, [r4, #8]
    9c60:	6823      	ldr	r3, [r4, #0]
    9c62:	46b1      	mov	r9, r6
    9c64:	1bd7      	subs	r7, r2, r7
    9c66:	60a7      	str	r7, [r4, #8]
    9c68:	4637      	mov	r7, r6
    9c6a:	445b      	add	r3, fp
    9c6c:	6023      	str	r3, [r4, #0]
    9c6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    9c72:	ebc9 0606 	rsb	r6, r9, r6
    9c76:	44ca      	add	sl, r9
    9c78:	1bdf      	subs	r7, r3, r7
    9c7a:	f8c8 7008 	str.w	r7, [r8, #8]
    9c7e:	b32f      	cbz	r7, 9ccc <__sfvwrite_r+0xdc>
    9c80:	89a0      	ldrh	r0, [r4, #12]
    9c82:	2e00      	cmp	r6, #0
    9c84:	d1da      	bne.n	9c3c <__sfvwrite_r+0x4c>
    9c86:	f8d5 a000 	ldr.w	sl, [r5]
    9c8a:	686e      	ldr	r6, [r5, #4]
    9c8c:	3508      	adds	r5, #8
    9c8e:	e7d4      	b.n	9c3a <__sfvwrite_r+0x4a>
    9c90:	f8d5 a000 	ldr.w	sl, [r5]
    9c94:	686f      	ldr	r7, [r5, #4]
    9c96:	3508      	adds	r5, #8
    9c98:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    9c9c:	bf34      	ite	cc
    9c9e:	463b      	movcc	r3, r7
    9ca0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    9ca4:	4652      	mov	r2, sl
    9ca6:	9803      	ldr	r0, [sp, #12]
    9ca8:	2f00      	cmp	r7, #0
    9caa:	d0f1      	beq.n	9c90 <__sfvwrite_r+0xa0>
    9cac:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    9cae:	6a21      	ldr	r1, [r4, #32]
    9cb0:	47b0      	blx	r6
    9cb2:	2800      	cmp	r0, #0
    9cb4:	4482      	add	sl, r0
    9cb6:	ebc0 0707 	rsb	r7, r0, r7
    9cba:	f340 80ec 	ble.w	9e96 <__sfvwrite_r+0x2a6>
    9cbe:	f8d8 3008 	ldr.w	r3, [r8, #8]
    9cc2:	1a18      	subs	r0, r3, r0
    9cc4:	f8c8 0008 	str.w	r0, [r8, #8]
    9cc8:	2800      	cmp	r0, #0
    9cca:	d1e5      	bne.n	9c98 <__sfvwrite_r+0xa8>
    9ccc:	2000      	movs	r0, #0
    9cce:	b005      	add	sp, #20
    9cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9cd4:	f8d5 9000 	ldr.w	r9, [r5]
    9cd8:	f04f 0c00 	mov.w	ip, #0
    9cdc:	686f      	ldr	r7, [r5, #4]
    9cde:	3508      	adds	r5, #8
    9ce0:	2f00      	cmp	r7, #0
    9ce2:	d0f7      	beq.n	9cd4 <__sfvwrite_r+0xe4>
    9ce4:	f1bc 0f00 	cmp.w	ip, #0
    9ce8:	f000 80b5 	beq.w	9e56 <__sfvwrite_r+0x266>
    9cec:	6963      	ldr	r3, [r4, #20]
    9cee:	45bb      	cmp	fp, r7
    9cf0:	bf34      	ite	cc
    9cf2:	46da      	movcc	sl, fp
    9cf4:	46ba      	movcs	sl, r7
    9cf6:	68a6      	ldr	r6, [r4, #8]
    9cf8:	6820      	ldr	r0, [r4, #0]
    9cfa:	6922      	ldr	r2, [r4, #16]
    9cfc:	199e      	adds	r6, r3, r6
    9cfe:	4290      	cmp	r0, r2
    9d00:	bf94      	ite	ls
    9d02:	2200      	movls	r2, #0
    9d04:	2201      	movhi	r2, #1
    9d06:	45b2      	cmp	sl, r6
    9d08:	bfd4      	ite	le
    9d0a:	2200      	movle	r2, #0
    9d0c:	f002 0201 	andgt.w	r2, r2, #1
    9d10:	2a00      	cmp	r2, #0
    9d12:	f040 80ae 	bne.w	9e72 <__sfvwrite_r+0x282>
    9d16:	459a      	cmp	sl, r3
    9d18:	f2c0 8082 	blt.w	9e20 <__sfvwrite_r+0x230>
    9d1c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    9d1e:	464a      	mov	r2, r9
    9d20:	f8cd c004 	str.w	ip, [sp, #4]
    9d24:	9803      	ldr	r0, [sp, #12]
    9d26:	6a21      	ldr	r1, [r4, #32]
    9d28:	47b0      	blx	r6
    9d2a:	f8dd c004 	ldr.w	ip, [sp, #4]
    9d2e:	1e06      	subs	r6, r0, #0
    9d30:	f340 80b1 	ble.w	9e96 <__sfvwrite_r+0x2a6>
    9d34:	ebbb 0b06 	subs.w	fp, fp, r6
    9d38:	f000 8086 	beq.w	9e48 <__sfvwrite_r+0x258>
    9d3c:	f8d8 3008 	ldr.w	r3, [r8, #8]
    9d40:	44b1      	add	r9, r6
    9d42:	1bbf      	subs	r7, r7, r6
    9d44:	1b9e      	subs	r6, r3, r6
    9d46:	f8c8 6008 	str.w	r6, [r8, #8]
    9d4a:	2e00      	cmp	r6, #0
    9d4c:	d1c8      	bne.n	9ce0 <__sfvwrite_r+0xf0>
    9d4e:	e7bd      	b.n	9ccc <__sfvwrite_r+0xdc>
    9d50:	9803      	ldr	r0, [sp, #12]
    9d52:	4621      	mov	r1, r4
    9d54:	f7fe fc18 	bl	8588 <__swsetup_r>
    9d58:	2800      	cmp	r0, #0
    9d5a:	f040 80d4 	bne.w	9f06 <__sfvwrite_r+0x316>
    9d5e:	89a0      	ldrh	r0, [r4, #12]
    9d60:	fa1f fa80 	uxth.w	sl, r0
    9d64:	e758      	b.n	9c18 <__sfvwrite_r+0x28>
    9d66:	6820      	ldr	r0, [r4, #0]
    9d68:	46b9      	mov	r9, r7
    9d6a:	6923      	ldr	r3, [r4, #16]
    9d6c:	4298      	cmp	r0, r3
    9d6e:	bf94      	ite	ls
    9d70:	2300      	movls	r3, #0
    9d72:	2301      	movhi	r3, #1
    9d74:	42b7      	cmp	r7, r6
    9d76:	bf2c      	ite	cs
    9d78:	2300      	movcs	r3, #0
    9d7a:	f003 0301 	andcc.w	r3, r3, #1
    9d7e:	2b00      	cmp	r3, #0
    9d80:	f040 809d 	bne.w	9ebe <__sfvwrite_r+0x2ce>
    9d84:	6963      	ldr	r3, [r4, #20]
    9d86:	429e      	cmp	r6, r3
    9d88:	f0c0 808c 	bcc.w	9ea4 <__sfvwrite_r+0x2b4>
    9d8c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    9d8e:	4652      	mov	r2, sl
    9d90:	9803      	ldr	r0, [sp, #12]
    9d92:	6a21      	ldr	r1, [r4, #32]
    9d94:	47b8      	blx	r7
    9d96:	1e07      	subs	r7, r0, #0
    9d98:	dd7d      	ble.n	9e96 <__sfvwrite_r+0x2a6>
    9d9a:	46b9      	mov	r9, r7
    9d9c:	e767      	b.n	9c6e <__sfvwrite_r+0x7e>
    9d9e:	f410 6f90 	tst.w	r0, #1152	; 0x480
    9da2:	bf08      	it	eq
    9da4:	6820      	ldreq	r0, [r4, #0]
    9da6:	f43f af56 	beq.w	9c56 <__sfvwrite_r+0x66>
    9daa:	6962      	ldr	r2, [r4, #20]
    9dac:	6921      	ldr	r1, [r4, #16]
    9dae:	6823      	ldr	r3, [r4, #0]
    9db0:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    9db4:	1a5b      	subs	r3, r3, r1
    9db6:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    9dba:	f103 0c01 	add.w	ip, r3, #1
    9dbe:	44b4      	add	ip, r6
    9dc0:	ea4f 0969 	mov.w	r9, r9, asr #1
    9dc4:	45e1      	cmp	r9, ip
    9dc6:	464a      	mov	r2, r9
    9dc8:	bf3c      	itt	cc
    9dca:	46e1      	movcc	r9, ip
    9dcc:	464a      	movcc	r2, r9
    9dce:	f410 6f80 	tst.w	r0, #1024	; 0x400
    9dd2:	f000 8083 	beq.w	9edc <__sfvwrite_r+0x2ec>
    9dd6:	4611      	mov	r1, r2
    9dd8:	9803      	ldr	r0, [sp, #12]
    9dda:	9302      	str	r3, [sp, #8]
    9ddc:	f7fa ff54 	bl	4c88 <_malloc_r>
    9de0:	9b02      	ldr	r3, [sp, #8]
    9de2:	2800      	cmp	r0, #0
    9de4:	f000 8099 	beq.w	9f1a <__sfvwrite_r+0x32a>
    9de8:	461a      	mov	r2, r3
    9dea:	6921      	ldr	r1, [r4, #16]
    9dec:	9302      	str	r3, [sp, #8]
    9dee:	9001      	str	r0, [sp, #4]
    9df0:	f7fb fa1c 	bl	522c <memcpy>
    9df4:	89a2      	ldrh	r2, [r4, #12]
    9df6:	9b02      	ldr	r3, [sp, #8]
    9df8:	f8dd c004 	ldr.w	ip, [sp, #4]
    9dfc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    9e00:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    9e04:	81a2      	strh	r2, [r4, #12]
    9e06:	ebc3 0209 	rsb	r2, r3, r9
    9e0a:	eb0c 0003 	add.w	r0, ip, r3
    9e0e:	4637      	mov	r7, r6
    9e10:	46b3      	mov	fp, r6
    9e12:	60a2      	str	r2, [r4, #8]
    9e14:	f8c4 c010 	str.w	ip, [r4, #16]
    9e18:	6020      	str	r0, [r4, #0]
    9e1a:	f8c4 9014 	str.w	r9, [r4, #20]
    9e1e:	e71a      	b.n	9c56 <__sfvwrite_r+0x66>
    9e20:	4652      	mov	r2, sl
    9e22:	4649      	mov	r1, r9
    9e24:	4656      	mov	r6, sl
    9e26:	f8cd c004 	str.w	ip, [sp, #4]
    9e2a:	f000 f9ad 	bl	a188 <memmove>
    9e2e:	68a2      	ldr	r2, [r4, #8]
    9e30:	6823      	ldr	r3, [r4, #0]
    9e32:	ebbb 0b06 	subs.w	fp, fp, r6
    9e36:	ebca 0202 	rsb	r2, sl, r2
    9e3a:	f8dd c004 	ldr.w	ip, [sp, #4]
    9e3e:	4453      	add	r3, sl
    9e40:	60a2      	str	r2, [r4, #8]
    9e42:	6023      	str	r3, [r4, #0]
    9e44:	f47f af7a 	bne.w	9d3c <__sfvwrite_r+0x14c>
    9e48:	9803      	ldr	r0, [sp, #12]
    9e4a:	4621      	mov	r1, r4
    9e4c:	f7ff fbfc 	bl	9648 <_fflush_r>
    9e50:	bb08      	cbnz	r0, 9e96 <__sfvwrite_r+0x2a6>
    9e52:	46dc      	mov	ip, fp
    9e54:	e772      	b.n	9d3c <__sfvwrite_r+0x14c>
    9e56:	4648      	mov	r0, r9
    9e58:	210a      	movs	r1, #10
    9e5a:	463a      	mov	r2, r7
    9e5c:	f000 f95a 	bl	a114 <memchr>
    9e60:	2800      	cmp	r0, #0
    9e62:	d04b      	beq.n	9efc <__sfvwrite_r+0x30c>
    9e64:	f100 0b01 	add.w	fp, r0, #1
    9e68:	f04f 0c01 	mov.w	ip, #1
    9e6c:	ebc9 0b0b 	rsb	fp, r9, fp
    9e70:	e73c      	b.n	9cec <__sfvwrite_r+0xfc>
    9e72:	4649      	mov	r1, r9
    9e74:	4632      	mov	r2, r6
    9e76:	f8cd c004 	str.w	ip, [sp, #4]
    9e7a:	f000 f985 	bl	a188 <memmove>
    9e7e:	6823      	ldr	r3, [r4, #0]
    9e80:	4621      	mov	r1, r4
    9e82:	9803      	ldr	r0, [sp, #12]
    9e84:	199b      	adds	r3, r3, r6
    9e86:	6023      	str	r3, [r4, #0]
    9e88:	f7ff fbde 	bl	9648 <_fflush_r>
    9e8c:	f8dd c004 	ldr.w	ip, [sp, #4]
    9e90:	2800      	cmp	r0, #0
    9e92:	f43f af4f 	beq.w	9d34 <__sfvwrite_r+0x144>
    9e96:	89a3      	ldrh	r3, [r4, #12]
    9e98:	f04f 30ff 	mov.w	r0, #4294967295
    9e9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9ea0:	81a3      	strh	r3, [r4, #12]
    9ea2:	e714      	b.n	9cce <__sfvwrite_r+0xde>
    9ea4:	4632      	mov	r2, r6
    9ea6:	4651      	mov	r1, sl
    9ea8:	f000 f96e 	bl	a188 <memmove>
    9eac:	68a2      	ldr	r2, [r4, #8]
    9eae:	6823      	ldr	r3, [r4, #0]
    9eb0:	4637      	mov	r7, r6
    9eb2:	1b92      	subs	r2, r2, r6
    9eb4:	46b1      	mov	r9, r6
    9eb6:	199b      	adds	r3, r3, r6
    9eb8:	60a2      	str	r2, [r4, #8]
    9eba:	6023      	str	r3, [r4, #0]
    9ebc:	e6d7      	b.n	9c6e <__sfvwrite_r+0x7e>
    9ebe:	4651      	mov	r1, sl
    9ec0:	463a      	mov	r2, r7
    9ec2:	f000 f961 	bl	a188 <memmove>
    9ec6:	6823      	ldr	r3, [r4, #0]
    9ec8:	9803      	ldr	r0, [sp, #12]
    9eca:	4621      	mov	r1, r4
    9ecc:	19db      	adds	r3, r3, r7
    9ece:	6023      	str	r3, [r4, #0]
    9ed0:	f7ff fbba 	bl	9648 <_fflush_r>
    9ed4:	2800      	cmp	r0, #0
    9ed6:	f43f aeca 	beq.w	9c6e <__sfvwrite_r+0x7e>
    9eda:	e7dc      	b.n	9e96 <__sfvwrite_r+0x2a6>
    9edc:	9803      	ldr	r0, [sp, #12]
    9ede:	9302      	str	r3, [sp, #8]
    9ee0:	f000 fe5a 	bl	ab98 <_realloc_r>
    9ee4:	9b02      	ldr	r3, [sp, #8]
    9ee6:	4684      	mov	ip, r0
    9ee8:	2800      	cmp	r0, #0
    9eea:	d18c      	bne.n	9e06 <__sfvwrite_r+0x216>
    9eec:	6921      	ldr	r1, [r4, #16]
    9eee:	9803      	ldr	r0, [sp, #12]
    9ef0:	f7ff fd9e 	bl	9a30 <_free_r>
    9ef4:	9903      	ldr	r1, [sp, #12]
    9ef6:	230c      	movs	r3, #12
    9ef8:	600b      	str	r3, [r1, #0]
    9efa:	e7cc      	b.n	9e96 <__sfvwrite_r+0x2a6>
    9efc:	f107 0b01 	add.w	fp, r7, #1
    9f00:	f04f 0c01 	mov.w	ip, #1
    9f04:	e6f2      	b.n	9cec <__sfvwrite_r+0xfc>
    9f06:	9903      	ldr	r1, [sp, #12]
    9f08:	2209      	movs	r2, #9
    9f0a:	89a3      	ldrh	r3, [r4, #12]
    9f0c:	f04f 30ff 	mov.w	r0, #4294967295
    9f10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9f14:	600a      	str	r2, [r1, #0]
    9f16:	81a3      	strh	r3, [r4, #12]
    9f18:	e6d9      	b.n	9cce <__sfvwrite_r+0xde>
    9f1a:	9a03      	ldr	r2, [sp, #12]
    9f1c:	230c      	movs	r3, #12
    9f1e:	6013      	str	r3, [r2, #0]
    9f20:	e7b9      	b.n	9e96 <__sfvwrite_r+0x2a6>
    9f22:	bf00      	nop

00009f24 <_fwalk_reent>:
    9f24:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    9f28:	4607      	mov	r7, r0
    9f2a:	468a      	mov	sl, r1
    9f2c:	f7ff fc48 	bl	97c0 <__sfp_lock_acquire>
    9f30:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    9f34:	bf08      	it	eq
    9f36:	46b0      	moveq	r8, r6
    9f38:	d018      	beq.n	9f6c <_fwalk_reent+0x48>
    9f3a:	f04f 0800 	mov.w	r8, #0
    9f3e:	6875      	ldr	r5, [r6, #4]
    9f40:	68b4      	ldr	r4, [r6, #8]
    9f42:	3d01      	subs	r5, #1
    9f44:	d40f      	bmi.n	9f66 <_fwalk_reent+0x42>
    9f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    9f4a:	b14b      	cbz	r3, 9f60 <_fwalk_reent+0x3c>
    9f4c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    9f50:	4621      	mov	r1, r4
    9f52:	4638      	mov	r0, r7
    9f54:	f1b3 3fff 	cmp.w	r3, #4294967295
    9f58:	d002      	beq.n	9f60 <_fwalk_reent+0x3c>
    9f5a:	47d0      	blx	sl
    9f5c:	ea48 0800 	orr.w	r8, r8, r0
    9f60:	3468      	adds	r4, #104	; 0x68
    9f62:	3d01      	subs	r5, #1
    9f64:	d5ef      	bpl.n	9f46 <_fwalk_reent+0x22>
    9f66:	6836      	ldr	r6, [r6, #0]
    9f68:	2e00      	cmp	r6, #0
    9f6a:	d1e8      	bne.n	9f3e <_fwalk_reent+0x1a>
    9f6c:	f7ff fc2a 	bl	97c4 <__sfp_lock_release>
    9f70:	4640      	mov	r0, r8
    9f72:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    9f76:	bf00      	nop

00009f78 <_fwalk>:
    9f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9f7c:	4606      	mov	r6, r0
    9f7e:	4688      	mov	r8, r1
    9f80:	f7ff fc1e 	bl	97c0 <__sfp_lock_acquire>
    9f84:	36d8      	adds	r6, #216	; 0xd8
    9f86:	bf08      	it	eq
    9f88:	4637      	moveq	r7, r6
    9f8a:	d015      	beq.n	9fb8 <_fwalk+0x40>
    9f8c:	2700      	movs	r7, #0
    9f8e:	6875      	ldr	r5, [r6, #4]
    9f90:	68b4      	ldr	r4, [r6, #8]
    9f92:	3d01      	subs	r5, #1
    9f94:	d40d      	bmi.n	9fb2 <_fwalk+0x3a>
    9f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    9f9a:	b13b      	cbz	r3, 9fac <_fwalk+0x34>
    9f9c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    9fa0:	4620      	mov	r0, r4
    9fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
    9fa6:	d001      	beq.n	9fac <_fwalk+0x34>
    9fa8:	47c0      	blx	r8
    9faa:	4307      	orrs	r7, r0
    9fac:	3468      	adds	r4, #104	; 0x68
    9fae:	3d01      	subs	r5, #1
    9fb0:	d5f1      	bpl.n	9f96 <_fwalk+0x1e>
    9fb2:	6836      	ldr	r6, [r6, #0]
    9fb4:	2e00      	cmp	r6, #0
    9fb6:	d1ea      	bne.n	9f8e <_fwalk+0x16>
    9fb8:	f7ff fc04 	bl	97c4 <__sfp_lock_release>
    9fbc:	4638      	mov	r0, r7
    9fbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9fc2:	bf00      	nop

00009fc4 <__locale_charset>:
    9fc4:	f24c 336c 	movw	r3, #50028	; 0xc36c
    9fc8:	f2c0 0300 	movt	r3, #0
    9fcc:	6818      	ldr	r0, [r3, #0]
    9fce:	4770      	bx	lr

00009fd0 <_localeconv_r>:
    9fd0:	4800      	ldr	r0, [pc, #0]	; (9fd4 <_localeconv_r+0x4>)
    9fd2:	4770      	bx	lr
    9fd4:	0000c370 	.word	0x0000c370

00009fd8 <localeconv>:
    9fd8:	4800      	ldr	r0, [pc, #0]	; (9fdc <localeconv+0x4>)
    9fda:	4770      	bx	lr
    9fdc:	0000c370 	.word	0x0000c370

00009fe0 <_setlocale_r>:
    9fe0:	b570      	push	{r4, r5, r6, lr}
    9fe2:	4605      	mov	r5, r0
    9fe4:	460e      	mov	r6, r1
    9fe6:	4614      	mov	r4, r2
    9fe8:	b172      	cbz	r2, a008 <_setlocale_r+0x28>
    9fea:	f24c 2174 	movw	r1, #49780	; 0xc274
    9fee:	4610      	mov	r0, r2
    9ff0:	f2c0 0100 	movt	r1, #0
    9ff4:	f001 f812 	bl	b01c <strcmp>
    9ff8:	b958      	cbnz	r0, a012 <_setlocale_r+0x32>
    9ffa:	f24c 2074 	movw	r0, #49780	; 0xc274
    9ffe:	622c      	str	r4, [r5, #32]
    a000:	f2c0 0000 	movt	r0, #0
    a004:	61ee      	str	r6, [r5, #28]
    a006:	bd70      	pop	{r4, r5, r6, pc}
    a008:	f24c 2074 	movw	r0, #49780	; 0xc274
    a00c:	f2c0 0000 	movt	r0, #0
    a010:	bd70      	pop	{r4, r5, r6, pc}
    a012:	f64b 710c 	movw	r1, #48908	; 0xbf0c
    a016:	4620      	mov	r0, r4
    a018:	f2c0 0100 	movt	r1, #0
    a01c:	f000 fffe 	bl	b01c <strcmp>
    a020:	2800      	cmp	r0, #0
    a022:	d0ea      	beq.n	9ffa <_setlocale_r+0x1a>
    a024:	2000      	movs	r0, #0
    a026:	bd70      	pop	{r4, r5, r6, pc}

0000a028 <setlocale>:
    a028:	f64d 5374 	movw	r3, #56692	; 0xdd74
    a02c:	460a      	mov	r2, r1
    a02e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a032:	4601      	mov	r1, r0
    a034:	6818      	ldr	r0, [r3, #0]
    a036:	e7d3      	b.n	9fe0 <_setlocale_r>

0000a038 <__smakebuf_r>:
    a038:	898b      	ldrh	r3, [r1, #12]
    a03a:	b5f0      	push	{r4, r5, r6, r7, lr}
    a03c:	460c      	mov	r4, r1
    a03e:	b29a      	uxth	r2, r3
    a040:	b091      	sub	sp, #68	; 0x44
    a042:	f012 0f02 	tst.w	r2, #2
    a046:	4605      	mov	r5, r0
    a048:	d141      	bne.n	a0ce <__smakebuf_r+0x96>
    a04a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a04e:	2900      	cmp	r1, #0
    a050:	db18      	blt.n	a084 <__smakebuf_r+0x4c>
    a052:	aa01      	add	r2, sp, #4
    a054:	f001 f978 	bl	b348 <_fstat_r>
    a058:	2800      	cmp	r0, #0
    a05a:	db11      	blt.n	a080 <__smakebuf_r+0x48>
    a05c:	9b02      	ldr	r3, [sp, #8]
    a05e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    a062:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    a066:	bf14      	ite	ne
    a068:	2700      	movne	r7, #0
    a06a:	2701      	moveq	r7, #1
    a06c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    a070:	d040      	beq.n	a0f4 <__smakebuf_r+0xbc>
    a072:	89a3      	ldrh	r3, [r4, #12]
    a074:	f44f 6680 	mov.w	r6, #1024	; 0x400
    a078:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    a07c:	81a3      	strh	r3, [r4, #12]
    a07e:	e00b      	b.n	a098 <__smakebuf_r+0x60>
    a080:	89a3      	ldrh	r3, [r4, #12]
    a082:	b29a      	uxth	r2, r3
    a084:	f012 0f80 	tst.w	r2, #128	; 0x80
    a088:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    a08c:	bf0c      	ite	eq
    a08e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    a092:	2640      	movne	r6, #64	; 0x40
    a094:	2700      	movs	r7, #0
    a096:	81a3      	strh	r3, [r4, #12]
    a098:	4628      	mov	r0, r5
    a09a:	4631      	mov	r1, r6
    a09c:	f7fa fdf4 	bl	4c88 <_malloc_r>
    a0a0:	b170      	cbz	r0, a0c0 <__smakebuf_r+0x88>
    a0a2:	89a1      	ldrh	r1, [r4, #12]
    a0a4:	f649 0209 	movw	r2, #38921	; 0x9809
    a0a8:	f2c0 0200 	movt	r2, #0
    a0ac:	6120      	str	r0, [r4, #16]
    a0ae:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    a0b2:	6166      	str	r6, [r4, #20]
    a0b4:	62aa      	str	r2, [r5, #40]	; 0x28
    a0b6:	81a1      	strh	r1, [r4, #12]
    a0b8:	6020      	str	r0, [r4, #0]
    a0ba:	b97f      	cbnz	r7, a0dc <__smakebuf_r+0xa4>
    a0bc:	b011      	add	sp, #68	; 0x44
    a0be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a0c0:	89a3      	ldrh	r3, [r4, #12]
    a0c2:	f413 7f00 	tst.w	r3, #512	; 0x200
    a0c6:	d1f9      	bne.n	a0bc <__smakebuf_r+0x84>
    a0c8:	f043 0302 	orr.w	r3, r3, #2
    a0cc:	81a3      	strh	r3, [r4, #12]
    a0ce:	f104 0347 	add.w	r3, r4, #71	; 0x47
    a0d2:	6123      	str	r3, [r4, #16]
    a0d4:	6023      	str	r3, [r4, #0]
    a0d6:	2301      	movs	r3, #1
    a0d8:	6163      	str	r3, [r4, #20]
    a0da:	e7ef      	b.n	a0bc <__smakebuf_r+0x84>
    a0dc:	4628      	mov	r0, r5
    a0de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    a0e2:	f001 f947 	bl	b374 <_isatty_r>
    a0e6:	2800      	cmp	r0, #0
    a0e8:	d0e8      	beq.n	a0bc <__smakebuf_r+0x84>
    a0ea:	89a3      	ldrh	r3, [r4, #12]
    a0ec:	f043 0301 	orr.w	r3, r3, #1
    a0f0:	81a3      	strh	r3, [r4, #12]
    a0f2:	e7e3      	b.n	a0bc <__smakebuf_r+0x84>
    a0f4:	f64a 7395 	movw	r3, #44949	; 0xaf95
    a0f8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    a0fa:	f2c0 0300 	movt	r3, #0
    a0fe:	429a      	cmp	r2, r3
    a100:	d1b7      	bne.n	a072 <__smakebuf_r+0x3a>
    a102:	89a2      	ldrh	r2, [r4, #12]
    a104:	f44f 6380 	mov.w	r3, #1024	; 0x400
    a108:	461e      	mov	r6, r3
    a10a:	6523      	str	r3, [r4, #80]	; 0x50
    a10c:	ea42 0303 	orr.w	r3, r2, r3
    a110:	81a3      	strh	r3, [r4, #12]
    a112:	e7c1      	b.n	a098 <__smakebuf_r+0x60>

0000a114 <memchr>:
    a114:	f010 0f03 	tst.w	r0, #3
    a118:	b2c9      	uxtb	r1, r1
    a11a:	b410      	push	{r4}
    a11c:	d010      	beq.n	a140 <memchr+0x2c>
    a11e:	2a00      	cmp	r2, #0
    a120:	d02f      	beq.n	a182 <memchr+0x6e>
    a122:	7803      	ldrb	r3, [r0, #0]
    a124:	428b      	cmp	r3, r1
    a126:	d02a      	beq.n	a17e <memchr+0x6a>
    a128:	3a01      	subs	r2, #1
    a12a:	e005      	b.n	a138 <memchr+0x24>
    a12c:	2a00      	cmp	r2, #0
    a12e:	d028      	beq.n	a182 <memchr+0x6e>
    a130:	7803      	ldrb	r3, [r0, #0]
    a132:	3a01      	subs	r2, #1
    a134:	428b      	cmp	r3, r1
    a136:	d022      	beq.n	a17e <memchr+0x6a>
    a138:	3001      	adds	r0, #1
    a13a:	f010 0f03 	tst.w	r0, #3
    a13e:	d1f5      	bne.n	a12c <memchr+0x18>
    a140:	2a03      	cmp	r2, #3
    a142:	d911      	bls.n	a168 <memchr+0x54>
    a144:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    a148:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    a14c:	6803      	ldr	r3, [r0, #0]
    a14e:	ea84 0303 	eor.w	r3, r4, r3
    a152:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    a156:	ea2c 0303 	bic.w	r3, ip, r3
    a15a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    a15e:	d103      	bne.n	a168 <memchr+0x54>
    a160:	3a04      	subs	r2, #4
    a162:	3004      	adds	r0, #4
    a164:	2a03      	cmp	r2, #3
    a166:	d8f1      	bhi.n	a14c <memchr+0x38>
    a168:	b15a      	cbz	r2, a182 <memchr+0x6e>
    a16a:	7803      	ldrb	r3, [r0, #0]
    a16c:	428b      	cmp	r3, r1
    a16e:	d006      	beq.n	a17e <memchr+0x6a>
    a170:	3a01      	subs	r2, #1
    a172:	b132      	cbz	r2, a182 <memchr+0x6e>
    a174:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    a178:	3a01      	subs	r2, #1
    a17a:	428b      	cmp	r3, r1
    a17c:	d1f9      	bne.n	a172 <memchr+0x5e>
    a17e:	bc10      	pop	{r4}
    a180:	4770      	bx	lr
    a182:	2000      	movs	r0, #0
    a184:	e7fb      	b.n	a17e <memchr+0x6a>
    a186:	bf00      	nop

0000a188 <memmove>:
    a188:	4288      	cmp	r0, r1
    a18a:	468c      	mov	ip, r1
    a18c:	b470      	push	{r4, r5, r6}
    a18e:	4605      	mov	r5, r0
    a190:	4614      	mov	r4, r2
    a192:	d90e      	bls.n	a1b2 <memmove+0x2a>
    a194:	188b      	adds	r3, r1, r2
    a196:	4298      	cmp	r0, r3
    a198:	d20b      	bcs.n	a1b2 <memmove+0x2a>
    a19a:	b142      	cbz	r2, a1ae <memmove+0x26>
    a19c:	ebc2 0c03 	rsb	ip, r2, r3
    a1a0:	4601      	mov	r1, r0
    a1a2:	1e53      	subs	r3, r2, #1
    a1a4:	f81c 2003 	ldrb.w	r2, [ip, r3]
    a1a8:	54ca      	strb	r2, [r1, r3]
    a1aa:	3b01      	subs	r3, #1
    a1ac:	d2fa      	bcs.n	a1a4 <memmove+0x1c>
    a1ae:	bc70      	pop	{r4, r5, r6}
    a1b0:	4770      	bx	lr
    a1b2:	2a0f      	cmp	r2, #15
    a1b4:	d809      	bhi.n	a1ca <memmove+0x42>
    a1b6:	2c00      	cmp	r4, #0
    a1b8:	d0f9      	beq.n	a1ae <memmove+0x26>
    a1ba:	2300      	movs	r3, #0
    a1bc:	f81c 2003 	ldrb.w	r2, [ip, r3]
    a1c0:	54ea      	strb	r2, [r5, r3]
    a1c2:	3301      	adds	r3, #1
    a1c4:	42a3      	cmp	r3, r4
    a1c6:	d1f9      	bne.n	a1bc <memmove+0x34>
    a1c8:	e7f1      	b.n	a1ae <memmove+0x26>
    a1ca:	ea41 0300 	orr.w	r3, r1, r0
    a1ce:	f013 0f03 	tst.w	r3, #3
    a1d2:	d1f0      	bne.n	a1b6 <memmove+0x2e>
    a1d4:	4694      	mov	ip, r2
    a1d6:	460c      	mov	r4, r1
    a1d8:	4603      	mov	r3, r0
    a1da:	6825      	ldr	r5, [r4, #0]
    a1dc:	f1ac 0c10 	sub.w	ip, ip, #16
    a1e0:	601d      	str	r5, [r3, #0]
    a1e2:	6865      	ldr	r5, [r4, #4]
    a1e4:	605d      	str	r5, [r3, #4]
    a1e6:	68a5      	ldr	r5, [r4, #8]
    a1e8:	609d      	str	r5, [r3, #8]
    a1ea:	68e5      	ldr	r5, [r4, #12]
    a1ec:	3410      	adds	r4, #16
    a1ee:	60dd      	str	r5, [r3, #12]
    a1f0:	3310      	adds	r3, #16
    a1f2:	f1bc 0f0f 	cmp.w	ip, #15
    a1f6:	d8f0      	bhi.n	a1da <memmove+0x52>
    a1f8:	3a10      	subs	r2, #16
    a1fa:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    a1fe:	f10c 0501 	add.w	r5, ip, #1
    a202:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    a206:	012d      	lsls	r5, r5, #4
    a208:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    a20c:	eb01 0c05 	add.w	ip, r1, r5
    a210:	1945      	adds	r5, r0, r5
    a212:	2e03      	cmp	r6, #3
    a214:	4634      	mov	r4, r6
    a216:	d9ce      	bls.n	a1b6 <memmove+0x2e>
    a218:	2300      	movs	r3, #0
    a21a:	f85c 2003 	ldr.w	r2, [ip, r3]
    a21e:	50ea      	str	r2, [r5, r3]
    a220:	3304      	adds	r3, #4
    a222:	1af2      	subs	r2, r6, r3
    a224:	2a03      	cmp	r2, #3
    a226:	d8f8      	bhi.n	a21a <memmove+0x92>
    a228:	3e04      	subs	r6, #4
    a22a:	08b3      	lsrs	r3, r6, #2
    a22c:	1c5a      	adds	r2, r3, #1
    a22e:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    a232:	0092      	lsls	r2, r2, #2
    a234:	4494      	add	ip, r2
    a236:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    a23a:	18ad      	adds	r5, r5, r2
    a23c:	e7bb      	b.n	a1b6 <memmove+0x2e>
    a23e:	bf00      	nop

0000a240 <__hi0bits>:
    a240:	0c02      	lsrs	r2, r0, #16
    a242:	4603      	mov	r3, r0
    a244:	0412      	lsls	r2, r2, #16
    a246:	b1b2      	cbz	r2, a276 <__hi0bits+0x36>
    a248:	2000      	movs	r0, #0
    a24a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    a24e:	d101      	bne.n	a254 <__hi0bits+0x14>
    a250:	3008      	adds	r0, #8
    a252:	021b      	lsls	r3, r3, #8
    a254:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    a258:	d101      	bne.n	a25e <__hi0bits+0x1e>
    a25a:	3004      	adds	r0, #4
    a25c:	011b      	lsls	r3, r3, #4
    a25e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    a262:	d101      	bne.n	a268 <__hi0bits+0x28>
    a264:	3002      	adds	r0, #2
    a266:	009b      	lsls	r3, r3, #2
    a268:	2b00      	cmp	r3, #0
    a26a:	db03      	blt.n	a274 <__hi0bits+0x34>
    a26c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    a270:	d004      	beq.n	a27c <__hi0bits+0x3c>
    a272:	3001      	adds	r0, #1
    a274:	4770      	bx	lr
    a276:	0403      	lsls	r3, r0, #16
    a278:	2010      	movs	r0, #16
    a27a:	e7e6      	b.n	a24a <__hi0bits+0xa>
    a27c:	2020      	movs	r0, #32
    a27e:	4770      	bx	lr

0000a280 <__lo0bits>:
    a280:	6803      	ldr	r3, [r0, #0]
    a282:	4602      	mov	r2, r0
    a284:	f013 0007 	ands.w	r0, r3, #7
    a288:	d009      	beq.n	a29e <__lo0bits+0x1e>
    a28a:	f013 0f01 	tst.w	r3, #1
    a28e:	d121      	bne.n	a2d4 <__lo0bits+0x54>
    a290:	f013 0f02 	tst.w	r3, #2
    a294:	d122      	bne.n	a2dc <__lo0bits+0x5c>
    a296:	089b      	lsrs	r3, r3, #2
    a298:	2002      	movs	r0, #2
    a29a:	6013      	str	r3, [r2, #0]
    a29c:	4770      	bx	lr
    a29e:	b299      	uxth	r1, r3
    a2a0:	b909      	cbnz	r1, a2a6 <__lo0bits+0x26>
    a2a2:	0c1b      	lsrs	r3, r3, #16
    a2a4:	2010      	movs	r0, #16
    a2a6:	f013 0fff 	tst.w	r3, #255	; 0xff
    a2aa:	d101      	bne.n	a2b0 <__lo0bits+0x30>
    a2ac:	3008      	adds	r0, #8
    a2ae:	0a1b      	lsrs	r3, r3, #8
    a2b0:	f013 0f0f 	tst.w	r3, #15
    a2b4:	d101      	bne.n	a2ba <__lo0bits+0x3a>
    a2b6:	3004      	adds	r0, #4
    a2b8:	091b      	lsrs	r3, r3, #4
    a2ba:	f013 0f03 	tst.w	r3, #3
    a2be:	d101      	bne.n	a2c4 <__lo0bits+0x44>
    a2c0:	3002      	adds	r0, #2
    a2c2:	089b      	lsrs	r3, r3, #2
    a2c4:	f013 0f01 	tst.w	r3, #1
    a2c8:	d102      	bne.n	a2d0 <__lo0bits+0x50>
    a2ca:	085b      	lsrs	r3, r3, #1
    a2cc:	d004      	beq.n	a2d8 <__lo0bits+0x58>
    a2ce:	3001      	adds	r0, #1
    a2d0:	6013      	str	r3, [r2, #0]
    a2d2:	4770      	bx	lr
    a2d4:	2000      	movs	r0, #0
    a2d6:	4770      	bx	lr
    a2d8:	2020      	movs	r0, #32
    a2da:	4770      	bx	lr
    a2dc:	085b      	lsrs	r3, r3, #1
    a2de:	2001      	movs	r0, #1
    a2e0:	6013      	str	r3, [r2, #0]
    a2e2:	4770      	bx	lr

0000a2e4 <__mcmp>:
    a2e4:	4603      	mov	r3, r0
    a2e6:	690a      	ldr	r2, [r1, #16]
    a2e8:	6900      	ldr	r0, [r0, #16]
    a2ea:	b410      	push	{r4}
    a2ec:	1a80      	subs	r0, r0, r2
    a2ee:	d111      	bne.n	a314 <__mcmp+0x30>
    a2f0:	3204      	adds	r2, #4
    a2f2:	f103 0c14 	add.w	ip, r3, #20
    a2f6:	0092      	lsls	r2, r2, #2
    a2f8:	189b      	adds	r3, r3, r2
    a2fa:	1889      	adds	r1, r1, r2
    a2fc:	3104      	adds	r1, #4
    a2fe:	3304      	adds	r3, #4
    a300:	f853 4c04 	ldr.w	r4, [r3, #-4]
    a304:	3b04      	subs	r3, #4
    a306:	f851 2c04 	ldr.w	r2, [r1, #-4]
    a30a:	3904      	subs	r1, #4
    a30c:	4294      	cmp	r4, r2
    a30e:	d103      	bne.n	a318 <__mcmp+0x34>
    a310:	459c      	cmp	ip, r3
    a312:	d3f5      	bcc.n	a300 <__mcmp+0x1c>
    a314:	bc10      	pop	{r4}
    a316:	4770      	bx	lr
    a318:	bf38      	it	cc
    a31a:	f04f 30ff 	movcc.w	r0, #4294967295
    a31e:	d3f9      	bcc.n	a314 <__mcmp+0x30>
    a320:	2001      	movs	r0, #1
    a322:	e7f7      	b.n	a314 <__mcmp+0x30>

0000a324 <__ulp>:
    a324:	f240 0300 	movw	r3, #0
    a328:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    a32c:	ea01 0303 	and.w	r3, r1, r3
    a330:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    a334:	2b00      	cmp	r3, #0
    a336:	dd02      	ble.n	a33e <__ulp+0x1a>
    a338:	4619      	mov	r1, r3
    a33a:	2000      	movs	r0, #0
    a33c:	4770      	bx	lr
    a33e:	425b      	negs	r3, r3
    a340:	151b      	asrs	r3, r3, #20
    a342:	2b13      	cmp	r3, #19
    a344:	dd0e      	ble.n	a364 <__ulp+0x40>
    a346:	3b14      	subs	r3, #20
    a348:	2b1e      	cmp	r3, #30
    a34a:	dd03      	ble.n	a354 <__ulp+0x30>
    a34c:	2301      	movs	r3, #1
    a34e:	2100      	movs	r1, #0
    a350:	4618      	mov	r0, r3
    a352:	4770      	bx	lr
    a354:	2201      	movs	r2, #1
    a356:	f1c3 031f 	rsb	r3, r3, #31
    a35a:	2100      	movs	r1, #0
    a35c:	fa12 f303 	lsls.w	r3, r2, r3
    a360:	4618      	mov	r0, r3
    a362:	4770      	bx	lr
    a364:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    a368:	2000      	movs	r0, #0
    a36a:	fa52 f103 	asrs.w	r1, r2, r3
    a36e:	4770      	bx	lr

0000a370 <__b2d>:
    a370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a374:	6904      	ldr	r4, [r0, #16]
    a376:	f100 0614 	add.w	r6, r0, #20
    a37a:	460f      	mov	r7, r1
    a37c:	3404      	adds	r4, #4
    a37e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    a382:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    a386:	46a0      	mov	r8, r4
    a388:	4628      	mov	r0, r5
    a38a:	f7ff ff59 	bl	a240 <__hi0bits>
    a38e:	280a      	cmp	r0, #10
    a390:	f1c0 0320 	rsb	r3, r0, #32
    a394:	603b      	str	r3, [r7, #0]
    a396:	dc14      	bgt.n	a3c2 <__b2d+0x52>
    a398:	42a6      	cmp	r6, r4
    a39a:	f1c0 030b 	rsb	r3, r0, #11
    a39e:	d237      	bcs.n	a410 <__b2d+0xa0>
    a3a0:	f854 1c04 	ldr.w	r1, [r4, #-4]
    a3a4:	40d9      	lsrs	r1, r3
    a3a6:	fa25 fc03 	lsr.w	ip, r5, r3
    a3aa:	3015      	adds	r0, #21
    a3ac:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    a3b0:	4085      	lsls	r5, r0
    a3b2:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    a3b6:	ea41 0205 	orr.w	r2, r1, r5
    a3ba:	4610      	mov	r0, r2
    a3bc:	4619      	mov	r1, r3
    a3be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a3c2:	42a6      	cmp	r6, r4
    a3c4:	d320      	bcc.n	a408 <__b2d+0x98>
    a3c6:	2100      	movs	r1, #0
    a3c8:	380b      	subs	r0, #11
    a3ca:	bf02      	ittt	eq
    a3cc:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    a3d0:	460a      	moveq	r2, r1
    a3d2:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    a3d6:	d0f0      	beq.n	a3ba <__b2d+0x4a>
    a3d8:	42b4      	cmp	r4, r6
    a3da:	f1c0 0320 	rsb	r3, r0, #32
    a3de:	d919      	bls.n	a414 <__b2d+0xa4>
    a3e0:	f854 4c04 	ldr.w	r4, [r4, #-4]
    a3e4:	40dc      	lsrs	r4, r3
    a3e6:	4085      	lsls	r5, r0
    a3e8:	fa21 fc03 	lsr.w	ip, r1, r3
    a3ec:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    a3f0:	fa11 f000 	lsls.w	r0, r1, r0
    a3f4:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    a3f8:	ea44 0200 	orr.w	r2, r4, r0
    a3fc:	ea45 030c 	orr.w	r3, r5, ip
    a400:	4610      	mov	r0, r2
    a402:	4619      	mov	r1, r3
    a404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a408:	f854 1c04 	ldr.w	r1, [r4, #-4]
    a40c:	3c04      	subs	r4, #4
    a40e:	e7db      	b.n	a3c8 <__b2d+0x58>
    a410:	2100      	movs	r1, #0
    a412:	e7c8      	b.n	a3a6 <__b2d+0x36>
    a414:	2400      	movs	r4, #0
    a416:	e7e6      	b.n	a3e6 <__b2d+0x76>

0000a418 <__ratio>:
    a418:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    a41c:	b083      	sub	sp, #12
    a41e:	460e      	mov	r6, r1
    a420:	a901      	add	r1, sp, #4
    a422:	4607      	mov	r7, r0
    a424:	f7ff ffa4 	bl	a370 <__b2d>
    a428:	460d      	mov	r5, r1
    a42a:	4604      	mov	r4, r0
    a42c:	4669      	mov	r1, sp
    a42e:	4630      	mov	r0, r6
    a430:	f7ff ff9e 	bl	a370 <__b2d>
    a434:	f8dd c004 	ldr.w	ip, [sp, #4]
    a438:	46a9      	mov	r9, r5
    a43a:	46a0      	mov	r8, r4
    a43c:	460b      	mov	r3, r1
    a43e:	4602      	mov	r2, r0
    a440:	6931      	ldr	r1, [r6, #16]
    a442:	4616      	mov	r6, r2
    a444:	6938      	ldr	r0, [r7, #16]
    a446:	461f      	mov	r7, r3
    a448:	1a40      	subs	r0, r0, r1
    a44a:	9900      	ldr	r1, [sp, #0]
    a44c:	ebc1 010c 	rsb	r1, r1, ip
    a450:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    a454:	2900      	cmp	r1, #0
    a456:	bfc9      	itett	gt
    a458:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    a45c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    a460:	4624      	movgt	r4, r4
    a462:	464d      	movgt	r5, r9
    a464:	bfdc      	itt	le
    a466:	4612      	movle	r2, r2
    a468:	463b      	movle	r3, r7
    a46a:	4620      	mov	r0, r4
    a46c:	4629      	mov	r1, r5
    a46e:	f7f9 fffd 	bl	446c <__aeabi_ddiv>
    a472:	b003      	add	sp, #12
    a474:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000a478 <_mprec_log10>:
    a478:	2817      	cmp	r0, #23
    a47a:	b510      	push	{r4, lr}
    a47c:	4604      	mov	r4, r0
    a47e:	dd0e      	ble.n	a49e <_mprec_log10+0x26>
    a480:	f240 0100 	movw	r1, #0
    a484:	2000      	movs	r0, #0
    a486:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    a48a:	f240 0300 	movw	r3, #0
    a48e:	2200      	movs	r2, #0
    a490:	f2c4 0324 	movt	r3, #16420	; 0x4024
    a494:	f7f9 fec0 	bl	4218 <__aeabi_dmul>
    a498:	3c01      	subs	r4, #1
    a49a:	d1f6      	bne.n	a48a <_mprec_log10+0x12>
    a49c:	bd10      	pop	{r4, pc}
    a49e:	f24c 33b0 	movw	r3, #50096	; 0xc3b0
    a4a2:	f2c0 0300 	movt	r3, #0
    a4a6:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    a4aa:	e9d3 0100 	ldrd	r0, r1, [r3]
    a4ae:	bd10      	pop	{r4, pc}

0000a4b0 <__copybits>:
    a4b0:	6913      	ldr	r3, [r2, #16]
    a4b2:	3901      	subs	r1, #1
    a4b4:	f102 0c14 	add.w	ip, r2, #20
    a4b8:	b410      	push	{r4}
    a4ba:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a4be:	114c      	asrs	r4, r1, #5
    a4c0:	3214      	adds	r2, #20
    a4c2:	3401      	adds	r4, #1
    a4c4:	4594      	cmp	ip, r2
    a4c6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    a4ca:	d20f      	bcs.n	a4ec <__copybits+0x3c>
    a4cc:	2300      	movs	r3, #0
    a4ce:	f85c 1003 	ldr.w	r1, [ip, r3]
    a4d2:	50c1      	str	r1, [r0, r3]
    a4d4:	3304      	adds	r3, #4
    a4d6:	eb03 010c 	add.w	r1, r3, ip
    a4da:	428a      	cmp	r2, r1
    a4dc:	d8f7      	bhi.n	a4ce <__copybits+0x1e>
    a4de:	ea6f 0c0c 	mvn.w	ip, ip
    a4e2:	4462      	add	r2, ip
    a4e4:	f022 0203 	bic.w	r2, r2, #3
    a4e8:	3204      	adds	r2, #4
    a4ea:	1880      	adds	r0, r0, r2
    a4ec:	4284      	cmp	r4, r0
    a4ee:	d904      	bls.n	a4fa <__copybits+0x4a>
    a4f0:	2300      	movs	r3, #0
    a4f2:	f840 3b04 	str.w	r3, [r0], #4
    a4f6:	4284      	cmp	r4, r0
    a4f8:	d8fb      	bhi.n	a4f2 <__copybits+0x42>
    a4fa:	bc10      	pop	{r4}
    a4fc:	4770      	bx	lr
    a4fe:	bf00      	nop

0000a500 <__any_on>:
    a500:	6902      	ldr	r2, [r0, #16]
    a502:	114b      	asrs	r3, r1, #5
    a504:	429a      	cmp	r2, r3
    a506:	db10      	blt.n	a52a <__any_on+0x2a>
    a508:	dd0e      	ble.n	a528 <__any_on+0x28>
    a50a:	f011 011f 	ands.w	r1, r1, #31
    a50e:	d00b      	beq.n	a528 <__any_on+0x28>
    a510:	461a      	mov	r2, r3
    a512:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    a516:	695b      	ldr	r3, [r3, #20]
    a518:	fa23 fc01 	lsr.w	ip, r3, r1
    a51c:	fa0c f101 	lsl.w	r1, ip, r1
    a520:	4299      	cmp	r1, r3
    a522:	d002      	beq.n	a52a <__any_on+0x2a>
    a524:	2001      	movs	r0, #1
    a526:	4770      	bx	lr
    a528:	461a      	mov	r2, r3
    a52a:	3204      	adds	r2, #4
    a52c:	f100 0114 	add.w	r1, r0, #20
    a530:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    a534:	f103 0c04 	add.w	ip, r3, #4
    a538:	4561      	cmp	r1, ip
    a53a:	d20b      	bcs.n	a554 <__any_on+0x54>
    a53c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    a540:	2a00      	cmp	r2, #0
    a542:	d1ef      	bne.n	a524 <__any_on+0x24>
    a544:	4299      	cmp	r1, r3
    a546:	d205      	bcs.n	a554 <__any_on+0x54>
    a548:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    a54c:	2a00      	cmp	r2, #0
    a54e:	d1e9      	bne.n	a524 <__any_on+0x24>
    a550:	4299      	cmp	r1, r3
    a552:	d3f9      	bcc.n	a548 <__any_on+0x48>
    a554:	2000      	movs	r0, #0
    a556:	4770      	bx	lr

0000a558 <_Bfree>:
    a558:	b530      	push	{r4, r5, lr}
    a55a:	6a45      	ldr	r5, [r0, #36]	; 0x24
    a55c:	b083      	sub	sp, #12
    a55e:	4604      	mov	r4, r0
    a560:	b155      	cbz	r5, a578 <_Bfree+0x20>
    a562:	b139      	cbz	r1, a574 <_Bfree+0x1c>
    a564:	6a63      	ldr	r3, [r4, #36]	; 0x24
    a566:	684a      	ldr	r2, [r1, #4]
    a568:	68db      	ldr	r3, [r3, #12]
    a56a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    a56e:	6008      	str	r0, [r1, #0]
    a570:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    a574:	b003      	add	sp, #12
    a576:	bd30      	pop	{r4, r5, pc}
    a578:	2010      	movs	r0, #16
    a57a:	9101      	str	r1, [sp, #4]
    a57c:	f7fa fb7c 	bl	4c78 <malloc>
    a580:	9901      	ldr	r1, [sp, #4]
    a582:	6260      	str	r0, [r4, #36]	; 0x24
    a584:	60c5      	str	r5, [r0, #12]
    a586:	6045      	str	r5, [r0, #4]
    a588:	6085      	str	r5, [r0, #8]
    a58a:	6005      	str	r5, [r0, #0]
    a58c:	e7e9      	b.n	a562 <_Bfree+0xa>
    a58e:	bf00      	nop

0000a590 <_Balloc>:
    a590:	b570      	push	{r4, r5, r6, lr}
    a592:	6a44      	ldr	r4, [r0, #36]	; 0x24
    a594:	4606      	mov	r6, r0
    a596:	460d      	mov	r5, r1
    a598:	b164      	cbz	r4, a5b4 <_Balloc+0x24>
    a59a:	68e2      	ldr	r2, [r4, #12]
    a59c:	b1a2      	cbz	r2, a5c8 <_Balloc+0x38>
    a59e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    a5a2:	b1eb      	cbz	r3, a5e0 <_Balloc+0x50>
    a5a4:	6819      	ldr	r1, [r3, #0]
    a5a6:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    a5aa:	2200      	movs	r2, #0
    a5ac:	60da      	str	r2, [r3, #12]
    a5ae:	611a      	str	r2, [r3, #16]
    a5b0:	4618      	mov	r0, r3
    a5b2:	bd70      	pop	{r4, r5, r6, pc}
    a5b4:	2010      	movs	r0, #16
    a5b6:	f7fa fb5f 	bl	4c78 <malloc>
    a5ba:	2300      	movs	r3, #0
    a5bc:	4604      	mov	r4, r0
    a5be:	6270      	str	r0, [r6, #36]	; 0x24
    a5c0:	60c3      	str	r3, [r0, #12]
    a5c2:	6043      	str	r3, [r0, #4]
    a5c4:	6083      	str	r3, [r0, #8]
    a5c6:	6003      	str	r3, [r0, #0]
    a5c8:	2210      	movs	r2, #16
    a5ca:	4630      	mov	r0, r6
    a5cc:	2104      	movs	r1, #4
    a5ce:	f000 fe13 	bl	b1f8 <_calloc_r>
    a5d2:	6a73      	ldr	r3, [r6, #36]	; 0x24
    a5d4:	60e0      	str	r0, [r4, #12]
    a5d6:	68da      	ldr	r2, [r3, #12]
    a5d8:	2a00      	cmp	r2, #0
    a5da:	d1e0      	bne.n	a59e <_Balloc+0xe>
    a5dc:	4613      	mov	r3, r2
    a5de:	e7e7      	b.n	a5b0 <_Balloc+0x20>
    a5e0:	2401      	movs	r4, #1
    a5e2:	4630      	mov	r0, r6
    a5e4:	4621      	mov	r1, r4
    a5e6:	40ac      	lsls	r4, r5
    a5e8:	1d62      	adds	r2, r4, #5
    a5ea:	0092      	lsls	r2, r2, #2
    a5ec:	f000 fe04 	bl	b1f8 <_calloc_r>
    a5f0:	4603      	mov	r3, r0
    a5f2:	2800      	cmp	r0, #0
    a5f4:	d0dc      	beq.n	a5b0 <_Balloc+0x20>
    a5f6:	6045      	str	r5, [r0, #4]
    a5f8:	6084      	str	r4, [r0, #8]
    a5fa:	e7d6      	b.n	a5aa <_Balloc+0x1a>

0000a5fc <__d2b>:
    a5fc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    a600:	b083      	sub	sp, #12
    a602:	2101      	movs	r1, #1
    a604:	461d      	mov	r5, r3
    a606:	4614      	mov	r4, r2
    a608:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    a60a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    a60c:	f7ff ffc0 	bl	a590 <_Balloc>
    a610:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    a614:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    a618:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    a61c:	4615      	mov	r5, r2
    a61e:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    a622:	9300      	str	r3, [sp, #0]
    a624:	bf1c      	itt	ne
    a626:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    a62a:	9300      	strne	r3, [sp, #0]
    a62c:	4680      	mov	r8, r0
    a62e:	2c00      	cmp	r4, #0
    a630:	d023      	beq.n	a67a <__d2b+0x7e>
    a632:	a802      	add	r0, sp, #8
    a634:	f840 4d04 	str.w	r4, [r0, #-4]!
    a638:	f7ff fe22 	bl	a280 <__lo0bits>
    a63c:	4603      	mov	r3, r0
    a63e:	2800      	cmp	r0, #0
    a640:	d137      	bne.n	a6b2 <__d2b+0xb6>
    a642:	9901      	ldr	r1, [sp, #4]
    a644:	9a00      	ldr	r2, [sp, #0]
    a646:	f8c8 1014 	str.w	r1, [r8, #20]
    a64a:	2a00      	cmp	r2, #0
    a64c:	bf14      	ite	ne
    a64e:	2402      	movne	r4, #2
    a650:	2401      	moveq	r4, #1
    a652:	f8c8 2018 	str.w	r2, [r8, #24]
    a656:	f8c8 4010 	str.w	r4, [r8, #16]
    a65a:	f1ba 0f00 	cmp.w	sl, #0
    a65e:	d01b      	beq.n	a698 <__d2b+0x9c>
    a660:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    a664:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    a668:	f1aa 0a03 	sub.w	sl, sl, #3
    a66c:	4453      	add	r3, sl
    a66e:	603b      	str	r3, [r7, #0]
    a670:	6032      	str	r2, [r6, #0]
    a672:	4640      	mov	r0, r8
    a674:	b003      	add	sp, #12
    a676:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    a67a:	4668      	mov	r0, sp
    a67c:	f7ff fe00 	bl	a280 <__lo0bits>
    a680:	2301      	movs	r3, #1
    a682:	461c      	mov	r4, r3
    a684:	f8c8 3010 	str.w	r3, [r8, #16]
    a688:	9b00      	ldr	r3, [sp, #0]
    a68a:	f8c8 3014 	str.w	r3, [r8, #20]
    a68e:	f100 0320 	add.w	r3, r0, #32
    a692:	f1ba 0f00 	cmp.w	sl, #0
    a696:	d1e3      	bne.n	a660 <__d2b+0x64>
    a698:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    a69c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    a6a0:	3b02      	subs	r3, #2
    a6a2:	603b      	str	r3, [r7, #0]
    a6a4:	6910      	ldr	r0, [r2, #16]
    a6a6:	f7ff fdcb 	bl	a240 <__hi0bits>
    a6aa:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    a6ae:	6030      	str	r0, [r6, #0]
    a6b0:	e7df      	b.n	a672 <__d2b+0x76>
    a6b2:	9a00      	ldr	r2, [sp, #0]
    a6b4:	f1c0 0120 	rsb	r1, r0, #32
    a6b8:	fa12 f101 	lsls.w	r1, r2, r1
    a6bc:	40c2      	lsrs	r2, r0
    a6be:	9801      	ldr	r0, [sp, #4]
    a6c0:	4301      	orrs	r1, r0
    a6c2:	f8c8 1014 	str.w	r1, [r8, #20]
    a6c6:	9200      	str	r2, [sp, #0]
    a6c8:	e7bf      	b.n	a64a <__d2b+0x4e>
    a6ca:	bf00      	nop

0000a6cc <__mdiff>:
    a6cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a6d0:	6913      	ldr	r3, [r2, #16]
    a6d2:	690f      	ldr	r7, [r1, #16]
    a6d4:	460c      	mov	r4, r1
    a6d6:	4615      	mov	r5, r2
    a6d8:	1aff      	subs	r7, r7, r3
    a6da:	2f00      	cmp	r7, #0
    a6dc:	d04f      	beq.n	a77e <__mdiff+0xb2>
    a6de:	db6a      	blt.n	a7b6 <__mdiff+0xea>
    a6e0:	2700      	movs	r7, #0
    a6e2:	f101 0614 	add.w	r6, r1, #20
    a6e6:	6861      	ldr	r1, [r4, #4]
    a6e8:	f7ff ff52 	bl	a590 <_Balloc>
    a6ec:	f8d5 8010 	ldr.w	r8, [r5, #16]
    a6f0:	f8d4 c010 	ldr.w	ip, [r4, #16]
    a6f4:	f105 0114 	add.w	r1, r5, #20
    a6f8:	2200      	movs	r2, #0
    a6fa:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    a6fe:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    a702:	f105 0814 	add.w	r8, r5, #20
    a706:	3414      	adds	r4, #20
    a708:	f100 0314 	add.w	r3, r0, #20
    a70c:	60c7      	str	r7, [r0, #12]
    a70e:	f851 7b04 	ldr.w	r7, [r1], #4
    a712:	f856 5b04 	ldr.w	r5, [r6], #4
    a716:	46bb      	mov	fp, r7
    a718:	fa1f fa87 	uxth.w	sl, r7
    a71c:	0c3f      	lsrs	r7, r7, #16
    a71e:	fa1f f985 	uxth.w	r9, r5
    a722:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    a726:	ebca 0a09 	rsb	sl, sl, r9
    a72a:	4452      	add	r2, sl
    a72c:	eb07 4722 	add.w	r7, r7, r2, asr #16
    a730:	b292      	uxth	r2, r2
    a732:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    a736:	f843 2b04 	str.w	r2, [r3], #4
    a73a:	143a      	asrs	r2, r7, #16
    a73c:	4588      	cmp	r8, r1
    a73e:	d8e6      	bhi.n	a70e <__mdiff+0x42>
    a740:	42a6      	cmp	r6, r4
    a742:	d20e      	bcs.n	a762 <__mdiff+0x96>
    a744:	f856 1b04 	ldr.w	r1, [r6], #4
    a748:	b28d      	uxth	r5, r1
    a74a:	0c09      	lsrs	r1, r1, #16
    a74c:	1952      	adds	r2, r2, r5
    a74e:	eb01 4122 	add.w	r1, r1, r2, asr #16
    a752:	b292      	uxth	r2, r2
    a754:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    a758:	f843 2b04 	str.w	r2, [r3], #4
    a75c:	140a      	asrs	r2, r1, #16
    a75e:	42b4      	cmp	r4, r6
    a760:	d8f0      	bhi.n	a744 <__mdiff+0x78>
    a762:	f853 2c04 	ldr.w	r2, [r3, #-4]
    a766:	b932      	cbnz	r2, a776 <__mdiff+0xaa>
    a768:	f853 2c08 	ldr.w	r2, [r3, #-8]
    a76c:	f10c 3cff 	add.w	ip, ip, #4294967295
    a770:	3b04      	subs	r3, #4
    a772:	2a00      	cmp	r2, #0
    a774:	d0f8      	beq.n	a768 <__mdiff+0x9c>
    a776:	f8c0 c010 	str.w	ip, [r0, #16]
    a77a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a77e:	3304      	adds	r3, #4
    a780:	f101 0614 	add.w	r6, r1, #20
    a784:	009b      	lsls	r3, r3, #2
    a786:	18d2      	adds	r2, r2, r3
    a788:	18cb      	adds	r3, r1, r3
    a78a:	3304      	adds	r3, #4
    a78c:	3204      	adds	r2, #4
    a78e:	f853 cc04 	ldr.w	ip, [r3, #-4]
    a792:	3b04      	subs	r3, #4
    a794:	f852 1c04 	ldr.w	r1, [r2, #-4]
    a798:	3a04      	subs	r2, #4
    a79a:	458c      	cmp	ip, r1
    a79c:	d10a      	bne.n	a7b4 <__mdiff+0xe8>
    a79e:	429e      	cmp	r6, r3
    a7a0:	d3f5      	bcc.n	a78e <__mdiff+0xc2>
    a7a2:	2100      	movs	r1, #0
    a7a4:	f7ff fef4 	bl	a590 <_Balloc>
    a7a8:	2301      	movs	r3, #1
    a7aa:	6103      	str	r3, [r0, #16]
    a7ac:	2300      	movs	r3, #0
    a7ae:	6143      	str	r3, [r0, #20]
    a7b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a7b4:	d297      	bcs.n	a6e6 <__mdiff+0x1a>
    a7b6:	4623      	mov	r3, r4
    a7b8:	462c      	mov	r4, r5
    a7ba:	2701      	movs	r7, #1
    a7bc:	461d      	mov	r5, r3
    a7be:	f104 0614 	add.w	r6, r4, #20
    a7c2:	e790      	b.n	a6e6 <__mdiff+0x1a>

0000a7c4 <__lshift>:
    a7c4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    a7c8:	690d      	ldr	r5, [r1, #16]
    a7ca:	688b      	ldr	r3, [r1, #8]
    a7cc:	1156      	asrs	r6, r2, #5
    a7ce:	3501      	adds	r5, #1
    a7d0:	460c      	mov	r4, r1
    a7d2:	19ad      	adds	r5, r5, r6
    a7d4:	4690      	mov	r8, r2
    a7d6:	429d      	cmp	r5, r3
    a7d8:	4682      	mov	sl, r0
    a7da:	6849      	ldr	r1, [r1, #4]
    a7dc:	dd03      	ble.n	a7e6 <__lshift+0x22>
    a7de:	005b      	lsls	r3, r3, #1
    a7e0:	3101      	adds	r1, #1
    a7e2:	429d      	cmp	r5, r3
    a7e4:	dcfb      	bgt.n	a7de <__lshift+0x1a>
    a7e6:	4650      	mov	r0, sl
    a7e8:	f7ff fed2 	bl	a590 <_Balloc>
    a7ec:	2e00      	cmp	r6, #0
    a7ee:	4607      	mov	r7, r0
    a7f0:	f100 0214 	add.w	r2, r0, #20
    a7f4:	dd0a      	ble.n	a80c <__lshift+0x48>
    a7f6:	2300      	movs	r3, #0
    a7f8:	4619      	mov	r1, r3
    a7fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    a7fe:	3301      	adds	r3, #1
    a800:	42b3      	cmp	r3, r6
    a802:	d1fa      	bne.n	a7fa <__lshift+0x36>
    a804:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    a808:	f103 0214 	add.w	r2, r3, #20
    a80c:	6920      	ldr	r0, [r4, #16]
    a80e:	f104 0314 	add.w	r3, r4, #20
    a812:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    a816:	3014      	adds	r0, #20
    a818:	f018 081f 	ands.w	r8, r8, #31
    a81c:	d01b      	beq.n	a856 <__lshift+0x92>
    a81e:	f1c8 0e20 	rsb	lr, r8, #32
    a822:	2100      	movs	r1, #0
    a824:	681e      	ldr	r6, [r3, #0]
    a826:	fa06 fc08 	lsl.w	ip, r6, r8
    a82a:	ea41 010c 	orr.w	r1, r1, ip
    a82e:	f842 1b04 	str.w	r1, [r2], #4
    a832:	f853 1b04 	ldr.w	r1, [r3], #4
    a836:	4298      	cmp	r0, r3
    a838:	fa21 f10e 	lsr.w	r1, r1, lr
    a83c:	d8f2      	bhi.n	a824 <__lshift+0x60>
    a83e:	6011      	str	r1, [r2, #0]
    a840:	b101      	cbz	r1, a844 <__lshift+0x80>
    a842:	3501      	adds	r5, #1
    a844:	4650      	mov	r0, sl
    a846:	3d01      	subs	r5, #1
    a848:	4621      	mov	r1, r4
    a84a:	613d      	str	r5, [r7, #16]
    a84c:	f7ff fe84 	bl	a558 <_Bfree>
    a850:	4638      	mov	r0, r7
    a852:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    a856:	f853 1008 	ldr.w	r1, [r3, r8]
    a85a:	f842 1008 	str.w	r1, [r2, r8]
    a85e:	f108 0804 	add.w	r8, r8, #4
    a862:	eb08 0103 	add.w	r1, r8, r3
    a866:	4288      	cmp	r0, r1
    a868:	d9ec      	bls.n	a844 <__lshift+0x80>
    a86a:	f853 1008 	ldr.w	r1, [r3, r8]
    a86e:	f842 1008 	str.w	r1, [r2, r8]
    a872:	f108 0804 	add.w	r8, r8, #4
    a876:	eb08 0103 	add.w	r1, r8, r3
    a87a:	4288      	cmp	r0, r1
    a87c:	d8eb      	bhi.n	a856 <__lshift+0x92>
    a87e:	e7e1      	b.n	a844 <__lshift+0x80>

0000a880 <__multiply>:
    a880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a884:	f8d1 8010 	ldr.w	r8, [r1, #16]
    a888:	6917      	ldr	r7, [r2, #16]
    a88a:	460d      	mov	r5, r1
    a88c:	4616      	mov	r6, r2
    a88e:	b087      	sub	sp, #28
    a890:	45b8      	cmp	r8, r7
    a892:	bfb5      	itete	lt
    a894:	4615      	movlt	r5, r2
    a896:	463b      	movge	r3, r7
    a898:	460b      	movlt	r3, r1
    a89a:	4647      	movge	r7, r8
    a89c:	bfb4      	ite	lt
    a89e:	461e      	movlt	r6, r3
    a8a0:	4698      	movge	r8, r3
    a8a2:	68ab      	ldr	r3, [r5, #8]
    a8a4:	eb08 0407 	add.w	r4, r8, r7
    a8a8:	6869      	ldr	r1, [r5, #4]
    a8aa:	429c      	cmp	r4, r3
    a8ac:	bfc8      	it	gt
    a8ae:	3101      	addgt	r1, #1
    a8b0:	f7ff fe6e 	bl	a590 <_Balloc>
    a8b4:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    a8b8:	f100 0b14 	add.w	fp, r0, #20
    a8bc:	3314      	adds	r3, #20
    a8be:	9003      	str	r0, [sp, #12]
    a8c0:	459b      	cmp	fp, r3
    a8c2:	9304      	str	r3, [sp, #16]
    a8c4:	d206      	bcs.n	a8d4 <__multiply+0x54>
    a8c6:	9904      	ldr	r1, [sp, #16]
    a8c8:	465b      	mov	r3, fp
    a8ca:	2200      	movs	r2, #0
    a8cc:	f843 2b04 	str.w	r2, [r3], #4
    a8d0:	4299      	cmp	r1, r3
    a8d2:	d8fb      	bhi.n	a8cc <__multiply+0x4c>
    a8d4:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    a8d8:	f106 0914 	add.w	r9, r6, #20
    a8dc:	f108 0814 	add.w	r8, r8, #20
    a8e0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    a8e4:	3514      	adds	r5, #20
    a8e6:	45c1      	cmp	r9, r8
    a8e8:	f8cd 8004 	str.w	r8, [sp, #4]
    a8ec:	f10c 0c14 	add.w	ip, ip, #20
    a8f0:	9502      	str	r5, [sp, #8]
    a8f2:	d24b      	bcs.n	a98c <__multiply+0x10c>
    a8f4:	f04f 0a00 	mov.w	sl, #0
    a8f8:	9405      	str	r4, [sp, #20]
    a8fa:	f859 400a 	ldr.w	r4, [r9, sl]
    a8fe:	eb0a 080b 	add.w	r8, sl, fp
    a902:	b2a0      	uxth	r0, r4
    a904:	b1d8      	cbz	r0, a93e <__multiply+0xbe>
    a906:	9a02      	ldr	r2, [sp, #8]
    a908:	4643      	mov	r3, r8
    a90a:	2400      	movs	r4, #0
    a90c:	f852 5b04 	ldr.w	r5, [r2], #4
    a910:	6819      	ldr	r1, [r3, #0]
    a912:	b2af      	uxth	r7, r5
    a914:	0c2d      	lsrs	r5, r5, #16
    a916:	b28e      	uxth	r6, r1
    a918:	0c09      	lsrs	r1, r1, #16
    a91a:	fb00 6607 	mla	r6, r0, r7, r6
    a91e:	fb00 1105 	mla	r1, r0, r5, r1
    a922:	1936      	adds	r6, r6, r4
    a924:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    a928:	b2b6      	uxth	r6, r6
    a92a:	0c0c      	lsrs	r4, r1, #16
    a92c:	4594      	cmp	ip, r2
    a92e:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    a932:	f843 6b04 	str.w	r6, [r3], #4
    a936:	d8e9      	bhi.n	a90c <__multiply+0x8c>
    a938:	601c      	str	r4, [r3, #0]
    a93a:	f859 400a 	ldr.w	r4, [r9, sl]
    a93e:	0c24      	lsrs	r4, r4, #16
    a940:	d01c      	beq.n	a97c <__multiply+0xfc>
    a942:	f85b 200a 	ldr.w	r2, [fp, sl]
    a946:	4641      	mov	r1, r8
    a948:	9b02      	ldr	r3, [sp, #8]
    a94a:	2500      	movs	r5, #0
    a94c:	4610      	mov	r0, r2
    a94e:	881e      	ldrh	r6, [r3, #0]
    a950:	b297      	uxth	r7, r2
    a952:	fb06 5504 	mla	r5, r6, r4, r5
    a956:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    a95a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    a95e:	600f      	str	r7, [r1, #0]
    a960:	f851 0f04 	ldr.w	r0, [r1, #4]!
    a964:	f853 2b04 	ldr.w	r2, [r3], #4
    a968:	b286      	uxth	r6, r0
    a96a:	0c12      	lsrs	r2, r2, #16
    a96c:	fb02 6204 	mla	r2, r2, r4, r6
    a970:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    a974:	0c15      	lsrs	r5, r2, #16
    a976:	459c      	cmp	ip, r3
    a978:	d8e9      	bhi.n	a94e <__multiply+0xce>
    a97a:	600a      	str	r2, [r1, #0]
    a97c:	f10a 0a04 	add.w	sl, sl, #4
    a980:	9a01      	ldr	r2, [sp, #4]
    a982:	eb0a 0309 	add.w	r3, sl, r9
    a986:	429a      	cmp	r2, r3
    a988:	d8b7      	bhi.n	a8fa <__multiply+0x7a>
    a98a:	9c05      	ldr	r4, [sp, #20]
    a98c:	2c00      	cmp	r4, #0
    a98e:	dd0b      	ble.n	a9a8 <__multiply+0x128>
    a990:	9a04      	ldr	r2, [sp, #16]
    a992:	f852 3c04 	ldr.w	r3, [r2, #-4]
    a996:	b93b      	cbnz	r3, a9a8 <__multiply+0x128>
    a998:	4613      	mov	r3, r2
    a99a:	e003      	b.n	a9a4 <__multiply+0x124>
    a99c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    a9a0:	3b04      	subs	r3, #4
    a9a2:	b90a      	cbnz	r2, a9a8 <__multiply+0x128>
    a9a4:	3c01      	subs	r4, #1
    a9a6:	d1f9      	bne.n	a99c <__multiply+0x11c>
    a9a8:	9b03      	ldr	r3, [sp, #12]
    a9aa:	4618      	mov	r0, r3
    a9ac:	611c      	str	r4, [r3, #16]
    a9ae:	b007      	add	sp, #28
    a9b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000a9b4 <__i2b>:
    a9b4:	b510      	push	{r4, lr}
    a9b6:	460c      	mov	r4, r1
    a9b8:	2101      	movs	r1, #1
    a9ba:	f7ff fde9 	bl	a590 <_Balloc>
    a9be:	2201      	movs	r2, #1
    a9c0:	6144      	str	r4, [r0, #20]
    a9c2:	6102      	str	r2, [r0, #16]
    a9c4:	bd10      	pop	{r4, pc}
    a9c6:	bf00      	nop

0000a9c8 <__multadd>:
    a9c8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    a9cc:	460d      	mov	r5, r1
    a9ce:	2100      	movs	r1, #0
    a9d0:	4606      	mov	r6, r0
    a9d2:	692c      	ldr	r4, [r5, #16]
    a9d4:	b083      	sub	sp, #12
    a9d6:	f105 0814 	add.w	r8, r5, #20
    a9da:	4608      	mov	r0, r1
    a9dc:	f858 7001 	ldr.w	r7, [r8, r1]
    a9e0:	3001      	adds	r0, #1
    a9e2:	fa1f fa87 	uxth.w	sl, r7
    a9e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    a9ea:	fb0a 3302 	mla	r3, sl, r2, r3
    a9ee:	fb0c fc02 	mul.w	ip, ip, r2
    a9f2:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    a9f6:	b29b      	uxth	r3, r3
    a9f8:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    a9fc:	f848 3001 	str.w	r3, [r8, r1]
    aa00:	3104      	adds	r1, #4
    aa02:	4284      	cmp	r4, r0
    aa04:	ea4f 431c 	mov.w	r3, ip, lsr #16
    aa08:	dce8      	bgt.n	a9dc <__multadd+0x14>
    aa0a:	b13b      	cbz	r3, aa1c <__multadd+0x54>
    aa0c:	68aa      	ldr	r2, [r5, #8]
    aa0e:	4294      	cmp	r4, r2
    aa10:	da08      	bge.n	aa24 <__multadd+0x5c>
    aa12:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    aa16:	3401      	adds	r4, #1
    aa18:	612c      	str	r4, [r5, #16]
    aa1a:	6153      	str	r3, [r2, #20]
    aa1c:	4628      	mov	r0, r5
    aa1e:	b003      	add	sp, #12
    aa20:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    aa24:	6869      	ldr	r1, [r5, #4]
    aa26:	4630      	mov	r0, r6
    aa28:	9301      	str	r3, [sp, #4]
    aa2a:	3101      	adds	r1, #1
    aa2c:	f7ff fdb0 	bl	a590 <_Balloc>
    aa30:	692a      	ldr	r2, [r5, #16]
    aa32:	f105 010c 	add.w	r1, r5, #12
    aa36:	3202      	adds	r2, #2
    aa38:	0092      	lsls	r2, r2, #2
    aa3a:	4607      	mov	r7, r0
    aa3c:	300c      	adds	r0, #12
    aa3e:	f7fa fbf5 	bl	522c <memcpy>
    aa42:	4629      	mov	r1, r5
    aa44:	4630      	mov	r0, r6
    aa46:	463d      	mov	r5, r7
    aa48:	f7ff fd86 	bl	a558 <_Bfree>
    aa4c:	9b01      	ldr	r3, [sp, #4]
    aa4e:	e7e0      	b.n	aa12 <__multadd+0x4a>

0000aa50 <__pow5mult>:
    aa50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    aa54:	4615      	mov	r5, r2
    aa56:	f012 0203 	ands.w	r2, r2, #3
    aa5a:	4604      	mov	r4, r0
    aa5c:	4688      	mov	r8, r1
    aa5e:	d12c      	bne.n	aaba <__pow5mult+0x6a>
    aa60:	10ad      	asrs	r5, r5, #2
    aa62:	d01e      	beq.n	aaa2 <__pow5mult+0x52>
    aa64:	6a66      	ldr	r6, [r4, #36]	; 0x24
    aa66:	2e00      	cmp	r6, #0
    aa68:	d034      	beq.n	aad4 <__pow5mult+0x84>
    aa6a:	68b7      	ldr	r7, [r6, #8]
    aa6c:	2f00      	cmp	r7, #0
    aa6e:	d03b      	beq.n	aae8 <__pow5mult+0x98>
    aa70:	f015 0f01 	tst.w	r5, #1
    aa74:	d108      	bne.n	aa88 <__pow5mult+0x38>
    aa76:	106d      	asrs	r5, r5, #1
    aa78:	d013      	beq.n	aaa2 <__pow5mult+0x52>
    aa7a:	683e      	ldr	r6, [r7, #0]
    aa7c:	b1a6      	cbz	r6, aaa8 <__pow5mult+0x58>
    aa7e:	4630      	mov	r0, r6
    aa80:	4607      	mov	r7, r0
    aa82:	f015 0f01 	tst.w	r5, #1
    aa86:	d0f6      	beq.n	aa76 <__pow5mult+0x26>
    aa88:	4641      	mov	r1, r8
    aa8a:	463a      	mov	r2, r7
    aa8c:	4620      	mov	r0, r4
    aa8e:	f7ff fef7 	bl	a880 <__multiply>
    aa92:	4641      	mov	r1, r8
    aa94:	4606      	mov	r6, r0
    aa96:	4620      	mov	r0, r4
    aa98:	f7ff fd5e 	bl	a558 <_Bfree>
    aa9c:	106d      	asrs	r5, r5, #1
    aa9e:	46b0      	mov	r8, r6
    aaa0:	d1eb      	bne.n	aa7a <__pow5mult+0x2a>
    aaa2:	4640      	mov	r0, r8
    aaa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    aaa8:	4639      	mov	r1, r7
    aaaa:	463a      	mov	r2, r7
    aaac:	4620      	mov	r0, r4
    aaae:	f7ff fee7 	bl	a880 <__multiply>
    aab2:	6038      	str	r0, [r7, #0]
    aab4:	4607      	mov	r7, r0
    aab6:	6006      	str	r6, [r0, #0]
    aab8:	e7e3      	b.n	aa82 <__pow5mult+0x32>
    aaba:	f24c 3cb0 	movw	ip, #50096	; 0xc3b0
    aabe:	2300      	movs	r3, #0
    aac0:	f2c0 0c00 	movt	ip, #0
    aac4:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    aac8:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    aacc:	f7ff ff7c 	bl	a9c8 <__multadd>
    aad0:	4680      	mov	r8, r0
    aad2:	e7c5      	b.n	aa60 <__pow5mult+0x10>
    aad4:	2010      	movs	r0, #16
    aad6:	f7fa f8cf 	bl	4c78 <malloc>
    aada:	2300      	movs	r3, #0
    aadc:	4606      	mov	r6, r0
    aade:	6260      	str	r0, [r4, #36]	; 0x24
    aae0:	60c3      	str	r3, [r0, #12]
    aae2:	6043      	str	r3, [r0, #4]
    aae4:	6083      	str	r3, [r0, #8]
    aae6:	6003      	str	r3, [r0, #0]
    aae8:	4620      	mov	r0, r4
    aaea:	f240 2171 	movw	r1, #625	; 0x271
    aaee:	f7ff ff61 	bl	a9b4 <__i2b>
    aaf2:	2300      	movs	r3, #0
    aaf4:	60b0      	str	r0, [r6, #8]
    aaf6:	4607      	mov	r7, r0
    aaf8:	6003      	str	r3, [r0, #0]
    aafa:	e7b9      	b.n	aa70 <__pow5mult+0x20>

0000aafc <__s2b>:
    aafc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    ab00:	461e      	mov	r6, r3
    ab02:	f648 6339 	movw	r3, #36409	; 0x8e39
    ab06:	f106 0c08 	add.w	ip, r6, #8
    ab0a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    ab0e:	4688      	mov	r8, r1
    ab10:	4605      	mov	r5, r0
    ab12:	4617      	mov	r7, r2
    ab14:	fb83 130c 	smull	r1, r3, r3, ip
    ab18:	ea4f 7cec 	mov.w	ip, ip, asr #31
    ab1c:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    ab20:	f1bc 0f01 	cmp.w	ip, #1
    ab24:	dd35      	ble.n	ab92 <__s2b+0x96>
    ab26:	2100      	movs	r1, #0
    ab28:	2201      	movs	r2, #1
    ab2a:	0052      	lsls	r2, r2, #1
    ab2c:	3101      	adds	r1, #1
    ab2e:	4594      	cmp	ip, r2
    ab30:	dcfb      	bgt.n	ab2a <__s2b+0x2e>
    ab32:	4628      	mov	r0, r5
    ab34:	f7ff fd2c 	bl	a590 <_Balloc>
    ab38:	9b08      	ldr	r3, [sp, #32]
    ab3a:	6143      	str	r3, [r0, #20]
    ab3c:	2301      	movs	r3, #1
    ab3e:	2f09      	cmp	r7, #9
    ab40:	6103      	str	r3, [r0, #16]
    ab42:	dd22      	ble.n	ab8a <__s2b+0x8e>
    ab44:	f108 0a09 	add.w	sl, r8, #9
    ab48:	2409      	movs	r4, #9
    ab4a:	f818 3004 	ldrb.w	r3, [r8, r4]
    ab4e:	4601      	mov	r1, r0
    ab50:	220a      	movs	r2, #10
    ab52:	3401      	adds	r4, #1
    ab54:	3b30      	subs	r3, #48	; 0x30
    ab56:	4628      	mov	r0, r5
    ab58:	f7ff ff36 	bl	a9c8 <__multadd>
    ab5c:	42a7      	cmp	r7, r4
    ab5e:	dcf4      	bgt.n	ab4a <__s2b+0x4e>
    ab60:	eb0a 0807 	add.w	r8, sl, r7
    ab64:	f1a8 0808 	sub.w	r8, r8, #8
    ab68:	42be      	cmp	r6, r7
    ab6a:	dd0c      	ble.n	ab86 <__s2b+0x8a>
    ab6c:	2400      	movs	r4, #0
    ab6e:	f818 3004 	ldrb.w	r3, [r8, r4]
    ab72:	4601      	mov	r1, r0
    ab74:	3401      	adds	r4, #1
    ab76:	220a      	movs	r2, #10
    ab78:	3b30      	subs	r3, #48	; 0x30
    ab7a:	4628      	mov	r0, r5
    ab7c:	f7ff ff24 	bl	a9c8 <__multadd>
    ab80:	19e3      	adds	r3, r4, r7
    ab82:	429e      	cmp	r6, r3
    ab84:	dcf3      	bgt.n	ab6e <__s2b+0x72>
    ab86:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    ab8a:	f108 080a 	add.w	r8, r8, #10
    ab8e:	2709      	movs	r7, #9
    ab90:	e7ea      	b.n	ab68 <__s2b+0x6c>
    ab92:	2100      	movs	r1, #0
    ab94:	e7cd      	b.n	ab32 <__s2b+0x36>
    ab96:	bf00      	nop

0000ab98 <_realloc_r>:
    ab98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ab9c:	4691      	mov	r9, r2
    ab9e:	b083      	sub	sp, #12
    aba0:	4607      	mov	r7, r0
    aba2:	460e      	mov	r6, r1
    aba4:	2900      	cmp	r1, #0
    aba6:	f000 813a 	beq.w	ae1e <_realloc_r+0x286>
    abaa:	f1a1 0808 	sub.w	r8, r1, #8
    abae:	f109 040b 	add.w	r4, r9, #11
    abb2:	f7fa fc6d 	bl	5490 <__malloc_lock>
    abb6:	2c16      	cmp	r4, #22
    abb8:	f8d8 1004 	ldr.w	r1, [r8, #4]
    abbc:	460b      	mov	r3, r1
    abbe:	f200 80a0 	bhi.w	ad02 <_realloc_r+0x16a>
    abc2:	2210      	movs	r2, #16
    abc4:	2500      	movs	r5, #0
    abc6:	4614      	mov	r4, r2
    abc8:	454c      	cmp	r4, r9
    abca:	bf38      	it	cc
    abcc:	f045 0501 	orrcc.w	r5, r5, #1
    abd0:	2d00      	cmp	r5, #0
    abd2:	f040 812a 	bne.w	ae2a <_realloc_r+0x292>
    abd6:	f021 0a03 	bic.w	sl, r1, #3
    abda:	4592      	cmp	sl, r2
    abdc:	bfa2      	ittt	ge
    abde:	4640      	movge	r0, r8
    abe0:	4655      	movge	r5, sl
    abe2:	f108 0808 	addge.w	r8, r8, #8
    abe6:	da75      	bge.n	acd4 <_realloc_r+0x13c>
    abe8:	f64d 6368 	movw	r3, #56936	; 0xde68
    abec:	eb08 000a 	add.w	r0, r8, sl
    abf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abf4:	f8d3 e008 	ldr.w	lr, [r3, #8]
    abf8:	4586      	cmp	lr, r0
    abfa:	f000 811a 	beq.w	ae32 <_realloc_r+0x29a>
    abfe:	f8d0 c004 	ldr.w	ip, [r0, #4]
    ac02:	f02c 0b01 	bic.w	fp, ip, #1
    ac06:	4483      	add	fp, r0
    ac08:	f8db b004 	ldr.w	fp, [fp, #4]
    ac0c:	f01b 0f01 	tst.w	fp, #1
    ac10:	d07c      	beq.n	ad0c <_realloc_r+0x174>
    ac12:	46ac      	mov	ip, r5
    ac14:	4628      	mov	r0, r5
    ac16:	f011 0f01 	tst.w	r1, #1
    ac1a:	f040 809b 	bne.w	ad54 <_realloc_r+0x1bc>
    ac1e:	f856 1c08 	ldr.w	r1, [r6, #-8]
    ac22:	ebc1 0b08 	rsb	fp, r1, r8
    ac26:	f8db 5004 	ldr.w	r5, [fp, #4]
    ac2a:	f025 0503 	bic.w	r5, r5, #3
    ac2e:	2800      	cmp	r0, #0
    ac30:	f000 80dd 	beq.w	adee <_realloc_r+0x256>
    ac34:	4570      	cmp	r0, lr
    ac36:	f000 811f 	beq.w	ae78 <_realloc_r+0x2e0>
    ac3a:	eb05 030a 	add.w	r3, r5, sl
    ac3e:	eb0c 0503 	add.w	r5, ip, r3
    ac42:	4295      	cmp	r5, r2
    ac44:	bfb8      	it	lt
    ac46:	461d      	movlt	r5, r3
    ac48:	f2c0 80d2 	blt.w	adf0 <_realloc_r+0x258>
    ac4c:	6881      	ldr	r1, [r0, #8]
    ac4e:	465b      	mov	r3, fp
    ac50:	68c0      	ldr	r0, [r0, #12]
    ac52:	f1aa 0204 	sub.w	r2, sl, #4
    ac56:	2a24      	cmp	r2, #36	; 0x24
    ac58:	6081      	str	r1, [r0, #8]
    ac5a:	60c8      	str	r0, [r1, #12]
    ac5c:	f853 1f08 	ldr.w	r1, [r3, #8]!
    ac60:	f8db 000c 	ldr.w	r0, [fp, #12]
    ac64:	6081      	str	r1, [r0, #8]
    ac66:	60c8      	str	r0, [r1, #12]
    ac68:	f200 80d0 	bhi.w	ae0c <_realloc_r+0x274>
    ac6c:	2a13      	cmp	r2, #19
    ac6e:	469c      	mov	ip, r3
    ac70:	d921      	bls.n	acb6 <_realloc_r+0x11e>
    ac72:	4631      	mov	r1, r6
    ac74:	f10b 0c10 	add.w	ip, fp, #16
    ac78:	f851 0b04 	ldr.w	r0, [r1], #4
    ac7c:	f8cb 0008 	str.w	r0, [fp, #8]
    ac80:	6870      	ldr	r0, [r6, #4]
    ac82:	1d0e      	adds	r6, r1, #4
    ac84:	2a1b      	cmp	r2, #27
    ac86:	f8cb 000c 	str.w	r0, [fp, #12]
    ac8a:	d914      	bls.n	acb6 <_realloc_r+0x11e>
    ac8c:	6848      	ldr	r0, [r1, #4]
    ac8e:	1d31      	adds	r1, r6, #4
    ac90:	f10b 0c18 	add.w	ip, fp, #24
    ac94:	f8cb 0010 	str.w	r0, [fp, #16]
    ac98:	6870      	ldr	r0, [r6, #4]
    ac9a:	1d0e      	adds	r6, r1, #4
    ac9c:	2a24      	cmp	r2, #36	; 0x24
    ac9e:	f8cb 0014 	str.w	r0, [fp, #20]
    aca2:	d108      	bne.n	acb6 <_realloc_r+0x11e>
    aca4:	684a      	ldr	r2, [r1, #4]
    aca6:	f10b 0c20 	add.w	ip, fp, #32
    acaa:	f8cb 2018 	str.w	r2, [fp, #24]
    acae:	6872      	ldr	r2, [r6, #4]
    acb0:	3608      	adds	r6, #8
    acb2:	f8cb 201c 	str.w	r2, [fp, #28]
    acb6:	4631      	mov	r1, r6
    acb8:	4698      	mov	r8, r3
    acba:	4662      	mov	r2, ip
    acbc:	4658      	mov	r0, fp
    acbe:	f851 3b04 	ldr.w	r3, [r1], #4
    acc2:	f842 3b04 	str.w	r3, [r2], #4
    acc6:	6873      	ldr	r3, [r6, #4]
    acc8:	f8cc 3004 	str.w	r3, [ip, #4]
    accc:	684b      	ldr	r3, [r1, #4]
    acce:	6053      	str	r3, [r2, #4]
    acd0:	f8db 3004 	ldr.w	r3, [fp, #4]
    acd4:	ebc4 0c05 	rsb	ip, r4, r5
    acd8:	f1bc 0f0f 	cmp.w	ip, #15
    acdc:	d826      	bhi.n	ad2c <_realloc_r+0x194>
    acde:	1942      	adds	r2, r0, r5
    ace0:	f003 0301 	and.w	r3, r3, #1
    ace4:	ea43 0505 	orr.w	r5, r3, r5
    ace8:	6045      	str	r5, [r0, #4]
    acea:	6853      	ldr	r3, [r2, #4]
    acec:	f043 0301 	orr.w	r3, r3, #1
    acf0:	6053      	str	r3, [r2, #4]
    acf2:	4638      	mov	r0, r7
    acf4:	4645      	mov	r5, r8
    acf6:	f7fa fbcd 	bl	5494 <__malloc_unlock>
    acfa:	4628      	mov	r0, r5
    acfc:	b003      	add	sp, #12
    acfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ad02:	f024 0407 	bic.w	r4, r4, #7
    ad06:	4622      	mov	r2, r4
    ad08:	0fe5      	lsrs	r5, r4, #31
    ad0a:	e75d      	b.n	abc8 <_realloc_r+0x30>
    ad0c:	f02c 0c03 	bic.w	ip, ip, #3
    ad10:	eb0c 050a 	add.w	r5, ip, sl
    ad14:	4295      	cmp	r5, r2
    ad16:	f6ff af7e 	blt.w	ac16 <_realloc_r+0x7e>
    ad1a:	6882      	ldr	r2, [r0, #8]
    ad1c:	460b      	mov	r3, r1
    ad1e:	68c1      	ldr	r1, [r0, #12]
    ad20:	4640      	mov	r0, r8
    ad22:	f108 0808 	add.w	r8, r8, #8
    ad26:	608a      	str	r2, [r1, #8]
    ad28:	60d1      	str	r1, [r2, #12]
    ad2a:	e7d3      	b.n	acd4 <_realloc_r+0x13c>
    ad2c:	1901      	adds	r1, r0, r4
    ad2e:	f003 0301 	and.w	r3, r3, #1
    ad32:	eb01 020c 	add.w	r2, r1, ip
    ad36:	ea43 0404 	orr.w	r4, r3, r4
    ad3a:	f04c 0301 	orr.w	r3, ip, #1
    ad3e:	6044      	str	r4, [r0, #4]
    ad40:	604b      	str	r3, [r1, #4]
    ad42:	4638      	mov	r0, r7
    ad44:	6853      	ldr	r3, [r2, #4]
    ad46:	3108      	adds	r1, #8
    ad48:	f043 0301 	orr.w	r3, r3, #1
    ad4c:	6053      	str	r3, [r2, #4]
    ad4e:	f7fe fe6f 	bl	9a30 <_free_r>
    ad52:	e7ce      	b.n	acf2 <_realloc_r+0x15a>
    ad54:	4649      	mov	r1, r9
    ad56:	4638      	mov	r0, r7
    ad58:	f7f9 ff96 	bl	4c88 <_malloc_r>
    ad5c:	4605      	mov	r5, r0
    ad5e:	2800      	cmp	r0, #0
    ad60:	d041      	beq.n	ade6 <_realloc_r+0x24e>
    ad62:	f8d8 3004 	ldr.w	r3, [r8, #4]
    ad66:	f1a0 0208 	sub.w	r2, r0, #8
    ad6a:	f023 0101 	bic.w	r1, r3, #1
    ad6e:	4441      	add	r1, r8
    ad70:	428a      	cmp	r2, r1
    ad72:	f000 80d7 	beq.w	af24 <_realloc_r+0x38c>
    ad76:	f1aa 0204 	sub.w	r2, sl, #4
    ad7a:	4631      	mov	r1, r6
    ad7c:	2a24      	cmp	r2, #36	; 0x24
    ad7e:	d878      	bhi.n	ae72 <_realloc_r+0x2da>
    ad80:	2a13      	cmp	r2, #19
    ad82:	4603      	mov	r3, r0
    ad84:	d921      	bls.n	adca <_realloc_r+0x232>
    ad86:	4634      	mov	r4, r6
    ad88:	f854 3b04 	ldr.w	r3, [r4], #4
    ad8c:	1d21      	adds	r1, r4, #4
    ad8e:	f840 3b04 	str.w	r3, [r0], #4
    ad92:	1d03      	adds	r3, r0, #4
    ad94:	f8d6 c004 	ldr.w	ip, [r6, #4]
    ad98:	2a1b      	cmp	r2, #27
    ad9a:	f8c5 c004 	str.w	ip, [r5, #4]
    ad9e:	d914      	bls.n	adca <_realloc_r+0x232>
    ada0:	f8d4 e004 	ldr.w	lr, [r4, #4]
    ada4:	1d1c      	adds	r4, r3, #4
    ada6:	f101 0c04 	add.w	ip, r1, #4
    adaa:	f8c0 e004 	str.w	lr, [r0, #4]
    adae:	6848      	ldr	r0, [r1, #4]
    adb0:	f10c 0104 	add.w	r1, ip, #4
    adb4:	6058      	str	r0, [r3, #4]
    adb6:	1d23      	adds	r3, r4, #4
    adb8:	2a24      	cmp	r2, #36	; 0x24
    adba:	d106      	bne.n	adca <_realloc_r+0x232>
    adbc:	f8dc 2004 	ldr.w	r2, [ip, #4]
    adc0:	6062      	str	r2, [r4, #4]
    adc2:	684a      	ldr	r2, [r1, #4]
    adc4:	3108      	adds	r1, #8
    adc6:	605a      	str	r2, [r3, #4]
    adc8:	3308      	adds	r3, #8
    adca:	4608      	mov	r0, r1
    adcc:	461a      	mov	r2, r3
    adce:	f850 4b04 	ldr.w	r4, [r0], #4
    add2:	f842 4b04 	str.w	r4, [r2], #4
    add6:	6849      	ldr	r1, [r1, #4]
    add8:	6059      	str	r1, [r3, #4]
    adda:	6843      	ldr	r3, [r0, #4]
    addc:	6053      	str	r3, [r2, #4]
    adde:	4631      	mov	r1, r6
    ade0:	4638      	mov	r0, r7
    ade2:	f7fe fe25 	bl	9a30 <_free_r>
    ade6:	4638      	mov	r0, r7
    ade8:	f7fa fb54 	bl	5494 <__malloc_unlock>
    adec:	e785      	b.n	acfa <_realloc_r+0x162>
    adee:	4455      	add	r5, sl
    adf0:	4295      	cmp	r5, r2
    adf2:	dbaf      	blt.n	ad54 <_realloc_r+0x1bc>
    adf4:	465b      	mov	r3, fp
    adf6:	f8db 000c 	ldr.w	r0, [fp, #12]
    adfa:	f1aa 0204 	sub.w	r2, sl, #4
    adfe:	f853 1f08 	ldr.w	r1, [r3, #8]!
    ae02:	2a24      	cmp	r2, #36	; 0x24
    ae04:	6081      	str	r1, [r0, #8]
    ae06:	60c8      	str	r0, [r1, #12]
    ae08:	f67f af30 	bls.w	ac6c <_realloc_r+0xd4>
    ae0c:	4618      	mov	r0, r3
    ae0e:	4631      	mov	r1, r6
    ae10:	4698      	mov	r8, r3
    ae12:	f7ff f9b9 	bl	a188 <memmove>
    ae16:	4658      	mov	r0, fp
    ae18:	f8db 3004 	ldr.w	r3, [fp, #4]
    ae1c:	e75a      	b.n	acd4 <_realloc_r+0x13c>
    ae1e:	4611      	mov	r1, r2
    ae20:	b003      	add	sp, #12
    ae22:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ae26:	f7f9 bf2f 	b.w	4c88 <_malloc_r>
    ae2a:	230c      	movs	r3, #12
    ae2c:	2500      	movs	r5, #0
    ae2e:	603b      	str	r3, [r7, #0]
    ae30:	e763      	b.n	acfa <_realloc_r+0x162>
    ae32:	f8de 5004 	ldr.w	r5, [lr, #4]
    ae36:	f104 0b10 	add.w	fp, r4, #16
    ae3a:	f025 0c03 	bic.w	ip, r5, #3
    ae3e:	eb0c 000a 	add.w	r0, ip, sl
    ae42:	4558      	cmp	r0, fp
    ae44:	bfb8      	it	lt
    ae46:	4670      	movlt	r0, lr
    ae48:	f6ff aee5 	blt.w	ac16 <_realloc_r+0x7e>
    ae4c:	eb08 0204 	add.w	r2, r8, r4
    ae50:	1b01      	subs	r1, r0, r4
    ae52:	f041 0101 	orr.w	r1, r1, #1
    ae56:	609a      	str	r2, [r3, #8]
    ae58:	6051      	str	r1, [r2, #4]
    ae5a:	4638      	mov	r0, r7
    ae5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
    ae60:	4635      	mov	r5, r6
    ae62:	f001 0301 	and.w	r3, r1, #1
    ae66:	431c      	orrs	r4, r3
    ae68:	f8c8 4004 	str.w	r4, [r8, #4]
    ae6c:	f7fa fb12 	bl	5494 <__malloc_unlock>
    ae70:	e743      	b.n	acfa <_realloc_r+0x162>
    ae72:	f7ff f989 	bl	a188 <memmove>
    ae76:	e7b2      	b.n	adde <_realloc_r+0x246>
    ae78:	4455      	add	r5, sl
    ae7a:	f104 0110 	add.w	r1, r4, #16
    ae7e:	44ac      	add	ip, r5
    ae80:	458c      	cmp	ip, r1
    ae82:	dbb5      	blt.n	adf0 <_realloc_r+0x258>
    ae84:	465d      	mov	r5, fp
    ae86:	f8db 000c 	ldr.w	r0, [fp, #12]
    ae8a:	f1aa 0204 	sub.w	r2, sl, #4
    ae8e:	f855 1f08 	ldr.w	r1, [r5, #8]!
    ae92:	2a24      	cmp	r2, #36	; 0x24
    ae94:	6081      	str	r1, [r0, #8]
    ae96:	60c8      	str	r0, [r1, #12]
    ae98:	d84c      	bhi.n	af34 <_realloc_r+0x39c>
    ae9a:	2a13      	cmp	r2, #19
    ae9c:	4628      	mov	r0, r5
    ae9e:	d924      	bls.n	aeea <_realloc_r+0x352>
    aea0:	4631      	mov	r1, r6
    aea2:	f10b 0010 	add.w	r0, fp, #16
    aea6:	f851 eb04 	ldr.w	lr, [r1], #4
    aeaa:	f8cb e008 	str.w	lr, [fp, #8]
    aeae:	f8d6 e004 	ldr.w	lr, [r6, #4]
    aeb2:	1d0e      	adds	r6, r1, #4
    aeb4:	2a1b      	cmp	r2, #27
    aeb6:	f8cb e00c 	str.w	lr, [fp, #12]
    aeba:	d916      	bls.n	aeea <_realloc_r+0x352>
    aebc:	f8d1 e004 	ldr.w	lr, [r1, #4]
    aec0:	1d31      	adds	r1, r6, #4
    aec2:	f10b 0018 	add.w	r0, fp, #24
    aec6:	f8cb e010 	str.w	lr, [fp, #16]
    aeca:	f8d6 e004 	ldr.w	lr, [r6, #4]
    aece:	1d0e      	adds	r6, r1, #4
    aed0:	2a24      	cmp	r2, #36	; 0x24
    aed2:	f8cb e014 	str.w	lr, [fp, #20]
    aed6:	d108      	bne.n	aeea <_realloc_r+0x352>
    aed8:	684a      	ldr	r2, [r1, #4]
    aeda:	f10b 0020 	add.w	r0, fp, #32
    aede:	f8cb 2018 	str.w	r2, [fp, #24]
    aee2:	6872      	ldr	r2, [r6, #4]
    aee4:	3608      	adds	r6, #8
    aee6:	f8cb 201c 	str.w	r2, [fp, #28]
    aeea:	4631      	mov	r1, r6
    aeec:	4602      	mov	r2, r0
    aeee:	f851 eb04 	ldr.w	lr, [r1], #4
    aef2:	f842 eb04 	str.w	lr, [r2], #4
    aef6:	6876      	ldr	r6, [r6, #4]
    aef8:	6046      	str	r6, [r0, #4]
    aefa:	6849      	ldr	r1, [r1, #4]
    aefc:	6051      	str	r1, [r2, #4]
    aefe:	eb0b 0204 	add.w	r2, fp, r4
    af02:	ebc4 010c 	rsb	r1, r4, ip
    af06:	f041 0101 	orr.w	r1, r1, #1
    af0a:	609a      	str	r2, [r3, #8]
    af0c:	6051      	str	r1, [r2, #4]
    af0e:	4638      	mov	r0, r7
    af10:	f8db 1004 	ldr.w	r1, [fp, #4]
    af14:	f001 0301 	and.w	r3, r1, #1
    af18:	431c      	orrs	r4, r3
    af1a:	f8cb 4004 	str.w	r4, [fp, #4]
    af1e:	f7fa fab9 	bl	5494 <__malloc_unlock>
    af22:	e6ea      	b.n	acfa <_realloc_r+0x162>
    af24:	6855      	ldr	r5, [r2, #4]
    af26:	4640      	mov	r0, r8
    af28:	f108 0808 	add.w	r8, r8, #8
    af2c:	f025 0503 	bic.w	r5, r5, #3
    af30:	4455      	add	r5, sl
    af32:	e6cf      	b.n	acd4 <_realloc_r+0x13c>
    af34:	4631      	mov	r1, r6
    af36:	4628      	mov	r0, r5
    af38:	9300      	str	r3, [sp, #0]
    af3a:	f8cd c004 	str.w	ip, [sp, #4]
    af3e:	f7ff f923 	bl	a188 <memmove>
    af42:	f8dd c004 	ldr.w	ip, [sp, #4]
    af46:	9b00      	ldr	r3, [sp, #0]
    af48:	e7d9      	b.n	aefe <_realloc_r+0x366>
    af4a:	bf00      	nop

0000af4c <__isinfd>:
    af4c:	4602      	mov	r2, r0
    af4e:	4240      	negs	r0, r0
    af50:	ea40 0302 	orr.w	r3, r0, r2
    af54:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    af58:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    af5c:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    af60:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    af64:	4258      	negs	r0, r3
    af66:	ea40 0303 	orr.w	r3, r0, r3
    af6a:	17d8      	asrs	r0, r3, #31
    af6c:	3001      	adds	r0, #1
    af6e:	4770      	bx	lr

0000af70 <__isnand>:
    af70:	4602      	mov	r2, r0
    af72:	4240      	negs	r0, r0
    af74:	4310      	orrs	r0, r2
    af76:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    af7a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    af7e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    af82:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    af86:	0fc0      	lsrs	r0, r0, #31
    af88:	4770      	bx	lr
    af8a:	bf00      	nop

0000af8c <__sclose>:
    af8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    af90:	f000 b960 	b.w	b254 <_close_r>

0000af94 <__sseek>:
    af94:	b510      	push	{r4, lr}
    af96:	460c      	mov	r4, r1
    af98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    af9c:	f000 f9fe 	bl	b39c <_lseek_r>
    afa0:	89a3      	ldrh	r3, [r4, #12]
    afa2:	f1b0 3fff 	cmp.w	r0, #4294967295
    afa6:	bf15      	itete	ne
    afa8:	6560      	strne	r0, [r4, #84]	; 0x54
    afaa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    afae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    afb2:	81a3      	strheq	r3, [r4, #12]
    afb4:	bf18      	it	ne
    afb6:	81a3      	strhne	r3, [r4, #12]
    afb8:	bd10      	pop	{r4, pc}
    afba:	bf00      	nop

0000afbc <__swrite>:
    afbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    afc0:	461d      	mov	r5, r3
    afc2:	898b      	ldrh	r3, [r1, #12]
    afc4:	460c      	mov	r4, r1
    afc6:	4616      	mov	r6, r2
    afc8:	4607      	mov	r7, r0
    afca:	f413 7f80 	tst.w	r3, #256	; 0x100
    afce:	d006      	beq.n	afde <__swrite+0x22>
    afd0:	2302      	movs	r3, #2
    afd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    afd6:	2200      	movs	r2, #0
    afd8:	f000 f9e0 	bl	b39c <_lseek_r>
    afdc:	89a3      	ldrh	r3, [r4, #12]
    afde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    afe2:	4638      	mov	r0, r7
    afe4:	81a3      	strh	r3, [r4, #12]
    afe6:	4632      	mov	r2, r6
    afe8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    afec:	462b      	mov	r3, r5
    afee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    aff2:	f7f6 bf8d 	b.w	1f10 <_write_r>
    aff6:	bf00      	nop

0000aff8 <__sread>:
    aff8:	b510      	push	{r4, lr}
    affa:	460c      	mov	r4, r1
    affc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    b000:	f000 f9e2 	bl	b3c8 <_read_r>
    b004:	2800      	cmp	r0, #0
    b006:	db03      	blt.n	b010 <__sread+0x18>
    b008:	6d63      	ldr	r3, [r4, #84]	; 0x54
    b00a:	181b      	adds	r3, r3, r0
    b00c:	6563      	str	r3, [r4, #84]	; 0x54
    b00e:	bd10      	pop	{r4, pc}
    b010:	89a3      	ldrh	r3, [r4, #12]
    b012:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    b016:	81a3      	strh	r3, [r4, #12]
    b018:	bd10      	pop	{r4, pc}
    b01a:	bf00      	nop

0000b01c <strcmp>:
    b01c:	ea80 0201 	eor.w	r2, r0, r1
    b020:	f012 0f03 	tst.w	r2, #3
    b024:	d13a      	bne.n	b09c <strcmp_unaligned>
    b026:	f010 0203 	ands.w	r2, r0, #3
    b02a:	f020 0003 	bic.w	r0, r0, #3
    b02e:	f021 0103 	bic.w	r1, r1, #3
    b032:	f850 cb04 	ldr.w	ip, [r0], #4
    b036:	bf08      	it	eq
    b038:	f851 3b04 	ldreq.w	r3, [r1], #4
    b03c:	d00d      	beq.n	b05a <strcmp+0x3e>
    b03e:	f082 0203 	eor.w	r2, r2, #3
    b042:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    b046:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    b04a:	fa23 f202 	lsr.w	r2, r3, r2
    b04e:	f851 3b04 	ldr.w	r3, [r1], #4
    b052:	ea4c 0c02 	orr.w	ip, ip, r2
    b056:	ea43 0302 	orr.w	r3, r3, r2
    b05a:	bf00      	nop
    b05c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    b060:	459c      	cmp	ip, r3
    b062:	bf01      	itttt	eq
    b064:	ea22 020c 	biceq.w	r2, r2, ip
    b068:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    b06c:	f850 cb04 	ldreq.w	ip, [r0], #4
    b070:	f851 3b04 	ldreq.w	r3, [r1], #4
    b074:	d0f2      	beq.n	b05c <strcmp+0x40>
    b076:	ea4f 600c 	mov.w	r0, ip, lsl #24
    b07a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    b07e:	2801      	cmp	r0, #1
    b080:	bf28      	it	cs
    b082:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    b086:	bf08      	it	eq
    b088:	0a1b      	lsreq	r3, r3, #8
    b08a:	d0f4      	beq.n	b076 <strcmp+0x5a>
    b08c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    b090:	ea4f 6010 	mov.w	r0, r0, lsr #24
    b094:	eba0 0003 	sub.w	r0, r0, r3
    b098:	4770      	bx	lr
    b09a:	bf00      	nop

0000b09c <strcmp_unaligned>:
    b09c:	f010 0f03 	tst.w	r0, #3
    b0a0:	d00a      	beq.n	b0b8 <strcmp_unaligned+0x1c>
    b0a2:	f810 2b01 	ldrb.w	r2, [r0], #1
    b0a6:	f811 3b01 	ldrb.w	r3, [r1], #1
    b0aa:	2a01      	cmp	r2, #1
    b0ac:	bf28      	it	cs
    b0ae:	429a      	cmpcs	r2, r3
    b0b0:	d0f4      	beq.n	b09c <strcmp_unaligned>
    b0b2:	eba2 0003 	sub.w	r0, r2, r3
    b0b6:	4770      	bx	lr
    b0b8:	f84d 5d04 	str.w	r5, [sp, #-4]!
    b0bc:	f84d 4d04 	str.w	r4, [sp, #-4]!
    b0c0:	f04f 0201 	mov.w	r2, #1
    b0c4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    b0c8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    b0cc:	f001 0c03 	and.w	ip, r1, #3
    b0d0:	f021 0103 	bic.w	r1, r1, #3
    b0d4:	f850 4b04 	ldr.w	r4, [r0], #4
    b0d8:	f851 5b04 	ldr.w	r5, [r1], #4
    b0dc:	f1bc 0f02 	cmp.w	ip, #2
    b0e0:	d026      	beq.n	b130 <strcmp_unaligned+0x94>
    b0e2:	d84b      	bhi.n	b17c <strcmp_unaligned+0xe0>
    b0e4:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    b0e8:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    b0ec:	eba4 0302 	sub.w	r3, r4, r2
    b0f0:	ea23 0304 	bic.w	r3, r3, r4
    b0f4:	d10d      	bne.n	b112 <strcmp_unaligned+0x76>
    b0f6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    b0fa:	bf08      	it	eq
    b0fc:	f851 5b04 	ldreq.w	r5, [r1], #4
    b100:	d10a      	bne.n	b118 <strcmp_unaligned+0x7c>
    b102:	ea8c 0c04 	eor.w	ip, ip, r4
    b106:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    b10a:	d10c      	bne.n	b126 <strcmp_unaligned+0x8a>
    b10c:	f850 4b04 	ldr.w	r4, [r0], #4
    b110:	e7e8      	b.n	b0e4 <strcmp_unaligned+0x48>
    b112:	ea4f 2515 	mov.w	r5, r5, lsr #8
    b116:	e05c      	b.n	b1d2 <strcmp_unaligned+0x136>
    b118:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    b11c:	d152      	bne.n	b1c4 <strcmp_unaligned+0x128>
    b11e:	780d      	ldrb	r5, [r1, #0]
    b120:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    b124:	e055      	b.n	b1d2 <strcmp_unaligned+0x136>
    b126:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    b12a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    b12e:	e050      	b.n	b1d2 <strcmp_unaligned+0x136>
    b130:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    b134:	eba4 0302 	sub.w	r3, r4, r2
    b138:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    b13c:	ea23 0304 	bic.w	r3, r3, r4
    b140:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    b144:	d117      	bne.n	b176 <strcmp_unaligned+0xda>
    b146:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    b14a:	bf08      	it	eq
    b14c:	f851 5b04 	ldreq.w	r5, [r1], #4
    b150:	d107      	bne.n	b162 <strcmp_unaligned+0xc6>
    b152:	ea8c 0c04 	eor.w	ip, ip, r4
    b156:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    b15a:	d108      	bne.n	b16e <strcmp_unaligned+0xd2>
    b15c:	f850 4b04 	ldr.w	r4, [r0], #4
    b160:	e7e6      	b.n	b130 <strcmp_unaligned+0x94>
    b162:	041b      	lsls	r3, r3, #16
    b164:	d12e      	bne.n	b1c4 <strcmp_unaligned+0x128>
    b166:	880d      	ldrh	r5, [r1, #0]
    b168:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    b16c:	e031      	b.n	b1d2 <strcmp_unaligned+0x136>
    b16e:	ea4f 4505 	mov.w	r5, r5, lsl #16
    b172:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    b176:	ea4f 4515 	mov.w	r5, r5, lsr #16
    b17a:	e02a      	b.n	b1d2 <strcmp_unaligned+0x136>
    b17c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    b180:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    b184:	eba4 0302 	sub.w	r3, r4, r2
    b188:	ea23 0304 	bic.w	r3, r3, r4
    b18c:	d10d      	bne.n	b1aa <strcmp_unaligned+0x10e>
    b18e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    b192:	bf08      	it	eq
    b194:	f851 5b04 	ldreq.w	r5, [r1], #4
    b198:	d10a      	bne.n	b1b0 <strcmp_unaligned+0x114>
    b19a:	ea8c 0c04 	eor.w	ip, ip, r4
    b19e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    b1a2:	d10a      	bne.n	b1ba <strcmp_unaligned+0x11e>
    b1a4:	f850 4b04 	ldr.w	r4, [r0], #4
    b1a8:	e7e8      	b.n	b17c <strcmp_unaligned+0xe0>
    b1aa:	ea4f 6515 	mov.w	r5, r5, lsr #24
    b1ae:	e010      	b.n	b1d2 <strcmp_unaligned+0x136>
    b1b0:	f014 0fff 	tst.w	r4, #255	; 0xff
    b1b4:	d006      	beq.n	b1c4 <strcmp_unaligned+0x128>
    b1b6:	f851 5b04 	ldr.w	r5, [r1], #4
    b1ba:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    b1be:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    b1c2:	e006      	b.n	b1d2 <strcmp_unaligned+0x136>
    b1c4:	f04f 0000 	mov.w	r0, #0
    b1c8:	f85d 4b04 	ldr.w	r4, [sp], #4
    b1cc:	f85d 5b04 	ldr.w	r5, [sp], #4
    b1d0:	4770      	bx	lr
    b1d2:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    b1d6:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    b1da:	2801      	cmp	r0, #1
    b1dc:	bf28      	it	cs
    b1de:	4290      	cmpcs	r0, r2
    b1e0:	bf04      	itt	eq
    b1e2:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    b1e6:	0a2d      	lsreq	r5, r5, #8
    b1e8:	d0f3      	beq.n	b1d2 <strcmp_unaligned+0x136>
    b1ea:	eba2 0000 	sub.w	r0, r2, r0
    b1ee:	f85d 4b04 	ldr.w	r4, [sp], #4
    b1f2:	f85d 5b04 	ldr.w	r5, [sp], #4
    b1f6:	4770      	bx	lr

0000b1f8 <_calloc_r>:
    b1f8:	b538      	push	{r3, r4, r5, lr}
    b1fa:	fb01 f102 	mul.w	r1, r1, r2
    b1fe:	f7f9 fd43 	bl	4c88 <_malloc_r>
    b202:	4604      	mov	r4, r0
    b204:	b1f8      	cbz	r0, b246 <_calloc_r+0x4e>
    b206:	f850 2c04 	ldr.w	r2, [r0, #-4]
    b20a:	f022 0203 	bic.w	r2, r2, #3
    b20e:	3a04      	subs	r2, #4
    b210:	2a24      	cmp	r2, #36	; 0x24
    b212:	d81a      	bhi.n	b24a <_calloc_r+0x52>
    b214:	2a13      	cmp	r2, #19
    b216:	4603      	mov	r3, r0
    b218:	d90f      	bls.n	b23a <_calloc_r+0x42>
    b21a:	2100      	movs	r1, #0
    b21c:	f840 1b04 	str.w	r1, [r0], #4
    b220:	1d03      	adds	r3, r0, #4
    b222:	2a1b      	cmp	r2, #27
    b224:	6061      	str	r1, [r4, #4]
    b226:	d908      	bls.n	b23a <_calloc_r+0x42>
    b228:	1d1d      	adds	r5, r3, #4
    b22a:	6041      	str	r1, [r0, #4]
    b22c:	6059      	str	r1, [r3, #4]
    b22e:	1d2b      	adds	r3, r5, #4
    b230:	2a24      	cmp	r2, #36	; 0x24
    b232:	bf02      	ittt	eq
    b234:	6069      	streq	r1, [r5, #4]
    b236:	6059      	streq	r1, [r3, #4]
    b238:	3308      	addeq	r3, #8
    b23a:	461a      	mov	r2, r3
    b23c:	2100      	movs	r1, #0
    b23e:	f842 1b04 	str.w	r1, [r2], #4
    b242:	6059      	str	r1, [r3, #4]
    b244:	6051      	str	r1, [r2, #4]
    b246:	4620      	mov	r0, r4
    b248:	bd38      	pop	{r3, r4, r5, pc}
    b24a:	2100      	movs	r1, #0
    b24c:	f7fa f8b6 	bl	53bc <memset>
    b250:	4620      	mov	r0, r4
    b252:	bd38      	pop	{r3, r4, r5, pc}

0000b254 <_close_r>:
    b254:	b538      	push	{r3, r4, r5, lr}
    b256:	f24e 44d4 	movw	r4, #58580	; 0xe4d4
    b25a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b25e:	4605      	mov	r5, r0
    b260:	4608      	mov	r0, r1
    b262:	2300      	movs	r3, #0
    b264:	6023      	str	r3, [r4, #0]
    b266:	f7f6 fe07 	bl	1e78 <_close>
    b26a:	f1b0 3fff 	cmp.w	r0, #4294967295
    b26e:	d000      	beq.n	b272 <_close_r+0x1e>
    b270:	bd38      	pop	{r3, r4, r5, pc}
    b272:	6823      	ldr	r3, [r4, #0]
    b274:	2b00      	cmp	r3, #0
    b276:	d0fb      	beq.n	b270 <_close_r+0x1c>
    b278:	602b      	str	r3, [r5, #0]
    b27a:	bd38      	pop	{r3, r4, r5, pc}

0000b27c <_fclose_r>:
    b27c:	b570      	push	{r4, r5, r6, lr}
    b27e:	4605      	mov	r5, r0
    b280:	460c      	mov	r4, r1
    b282:	2900      	cmp	r1, #0
    b284:	d04b      	beq.n	b31e <_fclose_r+0xa2>
    b286:	f7fe fa9b 	bl	97c0 <__sfp_lock_acquire>
    b28a:	b115      	cbz	r5, b292 <_fclose_r+0x16>
    b28c:	69ab      	ldr	r3, [r5, #24]
    b28e:	2b00      	cmp	r3, #0
    b290:	d048      	beq.n	b324 <_fclose_r+0xa8>
    b292:	f24c 330c 	movw	r3, #49932	; 0xc30c
    b296:	f2c0 0300 	movt	r3, #0
    b29a:	429c      	cmp	r4, r3
    b29c:	bf08      	it	eq
    b29e:	686c      	ldreq	r4, [r5, #4]
    b2a0:	d00e      	beq.n	b2c0 <_fclose_r+0x44>
    b2a2:	f24c 332c 	movw	r3, #49964	; 0xc32c
    b2a6:	f2c0 0300 	movt	r3, #0
    b2aa:	429c      	cmp	r4, r3
    b2ac:	bf08      	it	eq
    b2ae:	68ac      	ldreq	r4, [r5, #8]
    b2b0:	d006      	beq.n	b2c0 <_fclose_r+0x44>
    b2b2:	f24c 334c 	movw	r3, #49996	; 0xc34c
    b2b6:	f2c0 0300 	movt	r3, #0
    b2ba:	429c      	cmp	r4, r3
    b2bc:	bf08      	it	eq
    b2be:	68ec      	ldreq	r4, [r5, #12]
    b2c0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    b2c4:	b33e      	cbz	r6, b316 <_fclose_r+0x9a>
    b2c6:	4628      	mov	r0, r5
    b2c8:	4621      	mov	r1, r4
    b2ca:	f7fe f9bd 	bl	9648 <_fflush_r>
    b2ce:	6b23      	ldr	r3, [r4, #48]	; 0x30
    b2d0:	4606      	mov	r6, r0
    b2d2:	b13b      	cbz	r3, b2e4 <_fclose_r+0x68>
    b2d4:	4628      	mov	r0, r5
    b2d6:	6a21      	ldr	r1, [r4, #32]
    b2d8:	4798      	blx	r3
    b2da:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    b2de:	bf28      	it	cs
    b2e0:	f04f 36ff 	movcs.w	r6, #4294967295
    b2e4:	89a3      	ldrh	r3, [r4, #12]
    b2e6:	f013 0f80 	tst.w	r3, #128	; 0x80
    b2ea:	d11f      	bne.n	b32c <_fclose_r+0xb0>
    b2ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
    b2ee:	b141      	cbz	r1, b302 <_fclose_r+0x86>
    b2f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
    b2f4:	4299      	cmp	r1, r3
    b2f6:	d002      	beq.n	b2fe <_fclose_r+0x82>
    b2f8:	4628      	mov	r0, r5
    b2fa:	f7fe fb99 	bl	9a30 <_free_r>
    b2fe:	2300      	movs	r3, #0
    b300:	6363      	str	r3, [r4, #52]	; 0x34
    b302:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    b304:	b121      	cbz	r1, b310 <_fclose_r+0x94>
    b306:	4628      	mov	r0, r5
    b308:	f7fe fb92 	bl	9a30 <_free_r>
    b30c:	2300      	movs	r3, #0
    b30e:	64a3      	str	r3, [r4, #72]	; 0x48
    b310:	f04f 0300 	mov.w	r3, #0
    b314:	81a3      	strh	r3, [r4, #12]
    b316:	f7fe fa55 	bl	97c4 <__sfp_lock_release>
    b31a:	4630      	mov	r0, r6
    b31c:	bd70      	pop	{r4, r5, r6, pc}
    b31e:	460e      	mov	r6, r1
    b320:	4630      	mov	r0, r6
    b322:	bd70      	pop	{r4, r5, r6, pc}
    b324:	4628      	mov	r0, r5
    b326:	f7fe faff 	bl	9928 <__sinit>
    b32a:	e7b2      	b.n	b292 <_fclose_r+0x16>
    b32c:	4628      	mov	r0, r5
    b32e:	6921      	ldr	r1, [r4, #16]
    b330:	f7fe fb7e 	bl	9a30 <_free_r>
    b334:	e7da      	b.n	b2ec <_fclose_r+0x70>
    b336:	bf00      	nop

0000b338 <fclose>:
    b338:	f64d 5374 	movw	r3, #56692	; 0xdd74
    b33c:	4601      	mov	r1, r0
    b33e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b342:	6818      	ldr	r0, [r3, #0]
    b344:	e79a      	b.n	b27c <_fclose_r>
    b346:	bf00      	nop

0000b348 <_fstat_r>:
    b348:	b538      	push	{r3, r4, r5, lr}
    b34a:	f24e 44d4 	movw	r4, #58580	; 0xe4d4
    b34e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b352:	4605      	mov	r5, r0
    b354:	4608      	mov	r0, r1
    b356:	4611      	mov	r1, r2
    b358:	2300      	movs	r3, #0
    b35a:	6023      	str	r3, [r4, #0]
    b35c:	f7f6 fd9e 	bl	1e9c <_fstat>
    b360:	f1b0 3fff 	cmp.w	r0, #4294967295
    b364:	d000      	beq.n	b368 <_fstat_r+0x20>
    b366:	bd38      	pop	{r3, r4, r5, pc}
    b368:	6823      	ldr	r3, [r4, #0]
    b36a:	2b00      	cmp	r3, #0
    b36c:	d0fb      	beq.n	b366 <_fstat_r+0x1e>
    b36e:	602b      	str	r3, [r5, #0]
    b370:	bd38      	pop	{r3, r4, r5, pc}
    b372:	bf00      	nop

0000b374 <_isatty_r>:
    b374:	b538      	push	{r3, r4, r5, lr}
    b376:	f24e 44d4 	movw	r4, #58580	; 0xe4d4
    b37a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b37e:	4605      	mov	r5, r0
    b380:	4608      	mov	r0, r1
    b382:	2300      	movs	r3, #0
    b384:	6023      	str	r3, [r4, #0]
    b386:	f7f6 fd9b 	bl	1ec0 <_isatty>
    b38a:	f1b0 3fff 	cmp.w	r0, #4294967295
    b38e:	d000      	beq.n	b392 <_isatty_r+0x1e>
    b390:	bd38      	pop	{r3, r4, r5, pc}
    b392:	6823      	ldr	r3, [r4, #0]
    b394:	2b00      	cmp	r3, #0
    b396:	d0fb      	beq.n	b390 <_isatty_r+0x1c>
    b398:	602b      	str	r3, [r5, #0]
    b39a:	bd38      	pop	{r3, r4, r5, pc}

0000b39c <_lseek_r>:
    b39c:	b538      	push	{r3, r4, r5, lr}
    b39e:	f24e 44d4 	movw	r4, #58580	; 0xe4d4
    b3a2:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b3a6:	4605      	mov	r5, r0
    b3a8:	4608      	mov	r0, r1
    b3aa:	4611      	mov	r1, r2
    b3ac:	461a      	mov	r2, r3
    b3ae:	2300      	movs	r3, #0
    b3b0:	6023      	str	r3, [r4, #0]
    b3b2:	f7f6 fd91 	bl	1ed8 <_lseek>
    b3b6:	f1b0 3fff 	cmp.w	r0, #4294967295
    b3ba:	d000      	beq.n	b3be <_lseek_r+0x22>
    b3bc:	bd38      	pop	{r3, r4, r5, pc}
    b3be:	6823      	ldr	r3, [r4, #0]
    b3c0:	2b00      	cmp	r3, #0
    b3c2:	d0fb      	beq.n	b3bc <_lseek_r+0x20>
    b3c4:	602b      	str	r3, [r5, #0]
    b3c6:	bd38      	pop	{r3, r4, r5, pc}

0000b3c8 <_read_r>:
    b3c8:	b538      	push	{r3, r4, r5, lr}
    b3ca:	f24e 44d4 	movw	r4, #58580	; 0xe4d4
    b3ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b3d2:	4605      	mov	r5, r0
    b3d4:	4608      	mov	r0, r1
    b3d6:	4611      	mov	r1, r2
    b3d8:	461a      	mov	r2, r3
    b3da:	2300      	movs	r3, #0
    b3dc:	6023      	str	r3, [r4, #0]
    b3de:	f7f6 fd89 	bl	1ef4 <_read>
    b3e2:	f1b0 3fff 	cmp.w	r0, #4294967295
    b3e6:	d000      	beq.n	b3ea <_read_r+0x22>
    b3e8:	bd38      	pop	{r3, r4, r5, pc}
    b3ea:	6823      	ldr	r3, [r4, #0]
    b3ec:	2b00      	cmp	r3, #0
    b3ee:	d0fb      	beq.n	b3e8 <_read_r+0x20>
    b3f0:	602b      	str	r3, [r5, #0]
    b3f2:	bd38      	pop	{r3, r4, r5, pc}
    b3f4:	0000      	lsls	r0, r0, #0
	...

0000b3f8 <__aeabi_uidiv>:
    b3f8:	1e4a      	subs	r2, r1, #1
    b3fa:	bf08      	it	eq
    b3fc:	4770      	bxeq	lr
    b3fe:	f0c0 8124 	bcc.w	b64a <__aeabi_uidiv+0x252>
    b402:	4288      	cmp	r0, r1
    b404:	f240 8116 	bls.w	b634 <__aeabi_uidiv+0x23c>
    b408:	4211      	tst	r1, r2
    b40a:	f000 8117 	beq.w	b63c <__aeabi_uidiv+0x244>
    b40e:	fab0 f380 	clz	r3, r0
    b412:	fab1 f281 	clz	r2, r1
    b416:	eba2 0303 	sub.w	r3, r2, r3
    b41a:	f1c3 031f 	rsb	r3, r3, #31
    b41e:	a204      	add	r2, pc, #16	; (adr r2, b430 <__aeabi_uidiv+0x38>)
    b420:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    b424:	f04f 0200 	mov.w	r2, #0
    b428:	469f      	mov	pc, r3
    b42a:	bf00      	nop
    b42c:	f3af 8000 	nop.w
    b430:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    b434:	bf00      	nop
    b436:	eb42 0202 	adc.w	r2, r2, r2
    b43a:	bf28      	it	cs
    b43c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    b440:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    b444:	bf00      	nop
    b446:	eb42 0202 	adc.w	r2, r2, r2
    b44a:	bf28      	it	cs
    b44c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    b450:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    b454:	bf00      	nop
    b456:	eb42 0202 	adc.w	r2, r2, r2
    b45a:	bf28      	it	cs
    b45c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    b460:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    b464:	bf00      	nop
    b466:	eb42 0202 	adc.w	r2, r2, r2
    b46a:	bf28      	it	cs
    b46c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    b470:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    b474:	bf00      	nop
    b476:	eb42 0202 	adc.w	r2, r2, r2
    b47a:	bf28      	it	cs
    b47c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    b480:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    b484:	bf00      	nop
    b486:	eb42 0202 	adc.w	r2, r2, r2
    b48a:	bf28      	it	cs
    b48c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    b490:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    b494:	bf00      	nop
    b496:	eb42 0202 	adc.w	r2, r2, r2
    b49a:	bf28      	it	cs
    b49c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    b4a0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    b4a4:	bf00      	nop
    b4a6:	eb42 0202 	adc.w	r2, r2, r2
    b4aa:	bf28      	it	cs
    b4ac:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    b4b0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    b4b4:	bf00      	nop
    b4b6:	eb42 0202 	adc.w	r2, r2, r2
    b4ba:	bf28      	it	cs
    b4bc:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    b4c0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    b4c4:	bf00      	nop
    b4c6:	eb42 0202 	adc.w	r2, r2, r2
    b4ca:	bf28      	it	cs
    b4cc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    b4d0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    b4d4:	bf00      	nop
    b4d6:	eb42 0202 	adc.w	r2, r2, r2
    b4da:	bf28      	it	cs
    b4dc:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    b4e0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    b4e4:	bf00      	nop
    b4e6:	eb42 0202 	adc.w	r2, r2, r2
    b4ea:	bf28      	it	cs
    b4ec:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    b4f0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    b4f4:	bf00      	nop
    b4f6:	eb42 0202 	adc.w	r2, r2, r2
    b4fa:	bf28      	it	cs
    b4fc:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    b500:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    b504:	bf00      	nop
    b506:	eb42 0202 	adc.w	r2, r2, r2
    b50a:	bf28      	it	cs
    b50c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    b510:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    b514:	bf00      	nop
    b516:	eb42 0202 	adc.w	r2, r2, r2
    b51a:	bf28      	it	cs
    b51c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    b520:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    b524:	bf00      	nop
    b526:	eb42 0202 	adc.w	r2, r2, r2
    b52a:	bf28      	it	cs
    b52c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    b530:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    b534:	bf00      	nop
    b536:	eb42 0202 	adc.w	r2, r2, r2
    b53a:	bf28      	it	cs
    b53c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    b540:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    b544:	bf00      	nop
    b546:	eb42 0202 	adc.w	r2, r2, r2
    b54a:	bf28      	it	cs
    b54c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    b550:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    b554:	bf00      	nop
    b556:	eb42 0202 	adc.w	r2, r2, r2
    b55a:	bf28      	it	cs
    b55c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    b560:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    b564:	bf00      	nop
    b566:	eb42 0202 	adc.w	r2, r2, r2
    b56a:	bf28      	it	cs
    b56c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    b570:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    b574:	bf00      	nop
    b576:	eb42 0202 	adc.w	r2, r2, r2
    b57a:	bf28      	it	cs
    b57c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    b580:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    b584:	bf00      	nop
    b586:	eb42 0202 	adc.w	r2, r2, r2
    b58a:	bf28      	it	cs
    b58c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    b590:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    b594:	bf00      	nop
    b596:	eb42 0202 	adc.w	r2, r2, r2
    b59a:	bf28      	it	cs
    b59c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    b5a0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    b5a4:	bf00      	nop
    b5a6:	eb42 0202 	adc.w	r2, r2, r2
    b5aa:	bf28      	it	cs
    b5ac:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    b5b0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    b5b4:	bf00      	nop
    b5b6:	eb42 0202 	adc.w	r2, r2, r2
    b5ba:	bf28      	it	cs
    b5bc:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    b5c0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    b5c4:	bf00      	nop
    b5c6:	eb42 0202 	adc.w	r2, r2, r2
    b5ca:	bf28      	it	cs
    b5cc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    b5d0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    b5d4:	bf00      	nop
    b5d6:	eb42 0202 	adc.w	r2, r2, r2
    b5da:	bf28      	it	cs
    b5dc:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    b5e0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    b5e4:	bf00      	nop
    b5e6:	eb42 0202 	adc.w	r2, r2, r2
    b5ea:	bf28      	it	cs
    b5ec:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    b5f0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    b5f4:	bf00      	nop
    b5f6:	eb42 0202 	adc.w	r2, r2, r2
    b5fa:	bf28      	it	cs
    b5fc:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    b600:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    b604:	bf00      	nop
    b606:	eb42 0202 	adc.w	r2, r2, r2
    b60a:	bf28      	it	cs
    b60c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    b610:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    b614:	bf00      	nop
    b616:	eb42 0202 	adc.w	r2, r2, r2
    b61a:	bf28      	it	cs
    b61c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    b620:	ebb0 0f01 	cmp.w	r0, r1
    b624:	bf00      	nop
    b626:	eb42 0202 	adc.w	r2, r2, r2
    b62a:	bf28      	it	cs
    b62c:	eba0 0001 	subcs.w	r0, r0, r1
    b630:	4610      	mov	r0, r2
    b632:	4770      	bx	lr
    b634:	bf0c      	ite	eq
    b636:	2001      	moveq	r0, #1
    b638:	2000      	movne	r0, #0
    b63a:	4770      	bx	lr
    b63c:	fab1 f281 	clz	r2, r1
    b640:	f1c2 021f 	rsb	r2, r2, #31
    b644:	fa20 f002 	lsr.w	r0, r0, r2
    b648:	4770      	bx	lr
    b64a:	b108      	cbz	r0, b650 <__aeabi_uidiv+0x258>
    b64c:	f04f 30ff 	mov.w	r0, #4294967295
    b650:	f000 b80e 	b.w	b670 <__aeabi_idiv0>

0000b654 <__aeabi_uidivmod>:
    b654:	2900      	cmp	r1, #0
    b656:	d0f8      	beq.n	b64a <__aeabi_uidiv+0x252>
    b658:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    b65c:	f7ff fecc 	bl	b3f8 <__aeabi_uidiv>
    b660:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    b664:	fb02 f300 	mul.w	r3, r2, r0
    b668:	eba1 0103 	sub.w	r1, r1, r3
    b66c:	4770      	bx	lr
    b66e:	bf00      	nop

0000b670 <__aeabi_idiv0>:
    b670:	4770      	bx	lr
    b672:	bf00      	nop

0000b674 <__gedf2>:
    b674:	f04f 3cff 	mov.w	ip, #4294967295
    b678:	e006      	b.n	b688 <__cmpdf2+0x4>
    b67a:	bf00      	nop

0000b67c <__ledf2>:
    b67c:	f04f 0c01 	mov.w	ip, #1
    b680:	e002      	b.n	b688 <__cmpdf2+0x4>
    b682:	bf00      	nop

0000b684 <__cmpdf2>:
    b684:	f04f 0c01 	mov.w	ip, #1
    b688:	f84d cd04 	str.w	ip, [sp, #-4]!
    b68c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    b690:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b694:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    b698:	bf18      	it	ne
    b69a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    b69e:	d01b      	beq.n	b6d8 <__cmpdf2+0x54>
    b6a0:	b001      	add	sp, #4
    b6a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    b6a6:	bf0c      	ite	eq
    b6a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    b6ac:	ea91 0f03 	teqne	r1, r3
    b6b0:	bf02      	ittt	eq
    b6b2:	ea90 0f02 	teqeq	r0, r2
    b6b6:	2000      	moveq	r0, #0
    b6b8:	4770      	bxeq	lr
    b6ba:	f110 0f00 	cmn.w	r0, #0
    b6be:	ea91 0f03 	teq	r1, r3
    b6c2:	bf58      	it	pl
    b6c4:	4299      	cmppl	r1, r3
    b6c6:	bf08      	it	eq
    b6c8:	4290      	cmpeq	r0, r2
    b6ca:	bf2c      	ite	cs
    b6cc:	17d8      	asrcs	r0, r3, #31
    b6ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    b6d2:	f040 0001 	orr.w	r0, r0, #1
    b6d6:	4770      	bx	lr
    b6d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    b6dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b6e0:	d102      	bne.n	b6e8 <__cmpdf2+0x64>
    b6e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    b6e6:	d107      	bne.n	b6f8 <__cmpdf2+0x74>
    b6e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    b6ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b6f0:	d1d6      	bne.n	b6a0 <__cmpdf2+0x1c>
    b6f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    b6f6:	d0d3      	beq.n	b6a0 <__cmpdf2+0x1c>
    b6f8:	f85d 0b04 	ldr.w	r0, [sp], #4
    b6fc:	4770      	bx	lr
    b6fe:	bf00      	nop

0000b700 <__aeabi_cdrcmple>:
    b700:	4684      	mov	ip, r0
    b702:	4610      	mov	r0, r2
    b704:	4662      	mov	r2, ip
    b706:	468c      	mov	ip, r1
    b708:	4619      	mov	r1, r3
    b70a:	4663      	mov	r3, ip
    b70c:	e000      	b.n	b710 <__aeabi_cdcmpeq>
    b70e:	bf00      	nop

0000b710 <__aeabi_cdcmpeq>:
    b710:	b501      	push	{r0, lr}
    b712:	f7ff ffb7 	bl	b684 <__cmpdf2>
    b716:	2800      	cmp	r0, #0
    b718:	bf48      	it	mi
    b71a:	f110 0f00 	cmnmi.w	r0, #0
    b71e:	bd01      	pop	{r0, pc}

0000b720 <__aeabi_dcmpeq>:
    b720:	f84d ed08 	str.w	lr, [sp, #-8]!
    b724:	f7ff fff4 	bl	b710 <__aeabi_cdcmpeq>
    b728:	bf0c      	ite	eq
    b72a:	2001      	moveq	r0, #1
    b72c:	2000      	movne	r0, #0
    b72e:	f85d fb08 	ldr.w	pc, [sp], #8
    b732:	bf00      	nop

0000b734 <__aeabi_dcmplt>:
    b734:	f84d ed08 	str.w	lr, [sp, #-8]!
    b738:	f7ff ffea 	bl	b710 <__aeabi_cdcmpeq>
    b73c:	bf34      	ite	cc
    b73e:	2001      	movcc	r0, #1
    b740:	2000      	movcs	r0, #0
    b742:	f85d fb08 	ldr.w	pc, [sp], #8
    b746:	bf00      	nop

0000b748 <__aeabi_dcmple>:
    b748:	f84d ed08 	str.w	lr, [sp, #-8]!
    b74c:	f7ff ffe0 	bl	b710 <__aeabi_cdcmpeq>
    b750:	bf94      	ite	ls
    b752:	2001      	movls	r0, #1
    b754:	2000      	movhi	r0, #0
    b756:	f85d fb08 	ldr.w	pc, [sp], #8
    b75a:	bf00      	nop

0000b75c <__aeabi_dcmpge>:
    b75c:	f84d ed08 	str.w	lr, [sp, #-8]!
    b760:	f7ff ffce 	bl	b700 <__aeabi_cdrcmple>
    b764:	bf94      	ite	ls
    b766:	2001      	movls	r0, #1
    b768:	2000      	movhi	r0, #0
    b76a:	f85d fb08 	ldr.w	pc, [sp], #8
    b76e:	bf00      	nop

0000b770 <__aeabi_dcmpgt>:
    b770:	f84d ed08 	str.w	lr, [sp, #-8]!
    b774:	f7ff ffc4 	bl	b700 <__aeabi_cdrcmple>
    b778:	bf34      	ite	cc
    b77a:	2001      	movcc	r0, #1
    b77c:	2000      	movcs	r0, #0
    b77e:	f85d fb08 	ldr.w	pc, [sp], #8
    b782:	bf00      	nop

0000b784 <__aeabi_d2iz>:
    b784:	ea4f 0241 	mov.w	r2, r1, lsl #1
    b788:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    b78c:	d215      	bcs.n	b7ba <__aeabi_d2iz+0x36>
    b78e:	d511      	bpl.n	b7b4 <__aeabi_d2iz+0x30>
    b790:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    b794:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    b798:	d912      	bls.n	b7c0 <__aeabi_d2iz+0x3c>
    b79a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    b79e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    b7a2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    b7a6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    b7aa:	fa23 f002 	lsr.w	r0, r3, r2
    b7ae:	bf18      	it	ne
    b7b0:	4240      	negne	r0, r0
    b7b2:	4770      	bx	lr
    b7b4:	f04f 0000 	mov.w	r0, #0
    b7b8:	4770      	bx	lr
    b7ba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    b7be:	d105      	bne.n	b7cc <__aeabi_d2iz+0x48>
    b7c0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    b7c4:	bf08      	it	eq
    b7c6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    b7ca:	4770      	bx	lr
    b7cc:	f04f 0000 	mov.w	r0, #0
    b7d0:	4770      	bx	lr
    b7d2:	bf00      	nop

0000b7d4 <__aeabi_uldivmod>:
    b7d4:	b94b      	cbnz	r3, b7ea <__aeabi_uldivmod+0x16>
    b7d6:	b942      	cbnz	r2, b7ea <__aeabi_uldivmod+0x16>
    b7d8:	2900      	cmp	r1, #0
    b7da:	bf08      	it	eq
    b7dc:	2800      	cmpeq	r0, #0
    b7de:	d002      	beq.n	b7e6 <__aeabi_uldivmod+0x12>
    b7e0:	f04f 31ff 	mov.w	r1, #4294967295
    b7e4:	4608      	mov	r0, r1
    b7e6:	f7ff bf43 	b.w	b670 <__aeabi_idiv0>
    b7ea:	b082      	sub	sp, #8
    b7ec:	46ec      	mov	ip, sp
    b7ee:	e92d 5000 	stmdb	sp!, {ip, lr}
    b7f2:	f000 f805 	bl	b800 <__gnu_uldivmod_helper>
    b7f6:	f8dd e004 	ldr.w	lr, [sp, #4]
    b7fa:	b002      	add	sp, #8
    b7fc:	bc0c      	pop	{r2, r3}
    b7fe:	4770      	bx	lr

0000b800 <__gnu_uldivmod_helper>:
    b800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b802:	4614      	mov	r4, r2
    b804:	461d      	mov	r5, r3
    b806:	4606      	mov	r6, r0
    b808:	460f      	mov	r7, r1
    b80a:	f000 f9d7 	bl	bbbc <__udivdi3>
    b80e:	fb00 f505 	mul.w	r5, r0, r5
    b812:	fba0 2304 	umull	r2, r3, r0, r4
    b816:	fb04 5401 	mla	r4, r4, r1, r5
    b81a:	18e3      	adds	r3, r4, r3
    b81c:	1ab6      	subs	r6, r6, r2
    b81e:	eb67 0703 	sbc.w	r7, r7, r3
    b822:	9b06      	ldr	r3, [sp, #24]
    b824:	e9c3 6700 	strd	r6, r7, [r3]
    b828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b82a:	bf00      	nop

0000b82c <__gnu_ldivmod_helper>:
    b82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b82e:	4614      	mov	r4, r2
    b830:	461d      	mov	r5, r3
    b832:	4606      	mov	r6, r0
    b834:	460f      	mov	r7, r1
    b836:	f000 f80f 	bl	b858 <__divdi3>
    b83a:	fb00 f505 	mul.w	r5, r0, r5
    b83e:	fba0 2304 	umull	r2, r3, r0, r4
    b842:	fb04 5401 	mla	r4, r4, r1, r5
    b846:	18e3      	adds	r3, r4, r3
    b848:	1ab6      	subs	r6, r6, r2
    b84a:	eb67 0703 	sbc.w	r7, r7, r3
    b84e:	9b06      	ldr	r3, [sp, #24]
    b850:	e9c3 6700 	strd	r6, r7, [r3]
    b854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b856:	bf00      	nop

0000b858 <__divdi3>:
    b858:	2900      	cmp	r1, #0
    b85a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b85e:	b085      	sub	sp, #20
    b860:	f2c0 80c8 	blt.w	b9f4 <__divdi3+0x19c>
    b864:	2600      	movs	r6, #0
    b866:	2b00      	cmp	r3, #0
    b868:	f2c0 80bf 	blt.w	b9ea <__divdi3+0x192>
    b86c:	4689      	mov	r9, r1
    b86e:	4614      	mov	r4, r2
    b870:	4605      	mov	r5, r0
    b872:	469b      	mov	fp, r3
    b874:	2b00      	cmp	r3, #0
    b876:	d14a      	bne.n	b90e <__divdi3+0xb6>
    b878:	428a      	cmp	r2, r1
    b87a:	d957      	bls.n	b92c <__divdi3+0xd4>
    b87c:	fab2 f382 	clz	r3, r2
    b880:	b153      	cbz	r3, b898 <__divdi3+0x40>
    b882:	f1c3 0020 	rsb	r0, r3, #32
    b886:	fa01 f903 	lsl.w	r9, r1, r3
    b88a:	fa25 f800 	lsr.w	r8, r5, r0
    b88e:	fa12 f403 	lsls.w	r4, r2, r3
    b892:	409d      	lsls	r5, r3
    b894:	ea48 0909 	orr.w	r9, r8, r9
    b898:	0c27      	lsrs	r7, r4, #16
    b89a:	4648      	mov	r0, r9
    b89c:	4639      	mov	r1, r7
    b89e:	fa1f fb84 	uxth.w	fp, r4
    b8a2:	f7ff fda9 	bl	b3f8 <__aeabi_uidiv>
    b8a6:	4639      	mov	r1, r7
    b8a8:	4682      	mov	sl, r0
    b8aa:	4648      	mov	r0, r9
    b8ac:	f7ff fed2 	bl	b654 <__aeabi_uidivmod>
    b8b0:	0c2a      	lsrs	r2, r5, #16
    b8b2:	fb0b f30a 	mul.w	r3, fp, sl
    b8b6:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    b8ba:	454b      	cmp	r3, r9
    b8bc:	d909      	bls.n	b8d2 <__divdi3+0x7a>
    b8be:	eb19 0904 	adds.w	r9, r9, r4
    b8c2:	f10a 3aff 	add.w	sl, sl, #4294967295
    b8c6:	d204      	bcs.n	b8d2 <__divdi3+0x7a>
    b8c8:	454b      	cmp	r3, r9
    b8ca:	bf84      	itt	hi
    b8cc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    b8d0:	44a1      	addhi	r9, r4
    b8d2:	ebc3 0909 	rsb	r9, r3, r9
    b8d6:	4639      	mov	r1, r7
    b8d8:	4648      	mov	r0, r9
    b8da:	b2ad      	uxth	r5, r5
    b8dc:	f7ff fd8c 	bl	b3f8 <__aeabi_uidiv>
    b8e0:	4639      	mov	r1, r7
    b8e2:	4680      	mov	r8, r0
    b8e4:	4648      	mov	r0, r9
    b8e6:	f7ff feb5 	bl	b654 <__aeabi_uidivmod>
    b8ea:	fb0b fb08 	mul.w	fp, fp, r8
    b8ee:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    b8f2:	45ab      	cmp	fp, r5
    b8f4:	d907      	bls.n	b906 <__divdi3+0xae>
    b8f6:	192d      	adds	r5, r5, r4
    b8f8:	f108 38ff 	add.w	r8, r8, #4294967295
    b8fc:	d203      	bcs.n	b906 <__divdi3+0xae>
    b8fe:	45ab      	cmp	fp, r5
    b900:	bf88      	it	hi
    b902:	f108 38ff 	addhi.w	r8, r8, #4294967295
    b906:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    b90a:	2700      	movs	r7, #0
    b90c:	e003      	b.n	b916 <__divdi3+0xbe>
    b90e:	428b      	cmp	r3, r1
    b910:	d957      	bls.n	b9c2 <__divdi3+0x16a>
    b912:	2700      	movs	r7, #0
    b914:	46b8      	mov	r8, r7
    b916:	4642      	mov	r2, r8
    b918:	463b      	mov	r3, r7
    b91a:	b116      	cbz	r6, b922 <__divdi3+0xca>
    b91c:	4252      	negs	r2, r2
    b91e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b922:	4619      	mov	r1, r3
    b924:	4610      	mov	r0, r2
    b926:	b005      	add	sp, #20
    b928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b92c:	b922      	cbnz	r2, b938 <__divdi3+0xe0>
    b92e:	4611      	mov	r1, r2
    b930:	2001      	movs	r0, #1
    b932:	f7ff fd61 	bl	b3f8 <__aeabi_uidiv>
    b936:	4604      	mov	r4, r0
    b938:	fab4 f884 	clz	r8, r4
    b93c:	f1b8 0f00 	cmp.w	r8, #0
    b940:	d15e      	bne.n	ba00 <__divdi3+0x1a8>
    b942:	ebc4 0809 	rsb	r8, r4, r9
    b946:	0c27      	lsrs	r7, r4, #16
    b948:	fa1f f984 	uxth.w	r9, r4
    b94c:	2101      	movs	r1, #1
    b94e:	9102      	str	r1, [sp, #8]
    b950:	4639      	mov	r1, r7
    b952:	4640      	mov	r0, r8
    b954:	f7ff fd50 	bl	b3f8 <__aeabi_uidiv>
    b958:	4639      	mov	r1, r7
    b95a:	4682      	mov	sl, r0
    b95c:	4640      	mov	r0, r8
    b95e:	f7ff fe79 	bl	b654 <__aeabi_uidivmod>
    b962:	ea4f 4815 	mov.w	r8, r5, lsr #16
    b966:	fb09 f30a 	mul.w	r3, r9, sl
    b96a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    b96e:	455b      	cmp	r3, fp
    b970:	d909      	bls.n	b986 <__divdi3+0x12e>
    b972:	eb1b 0b04 	adds.w	fp, fp, r4
    b976:	f10a 3aff 	add.w	sl, sl, #4294967295
    b97a:	d204      	bcs.n	b986 <__divdi3+0x12e>
    b97c:	455b      	cmp	r3, fp
    b97e:	bf84      	itt	hi
    b980:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    b984:	44a3      	addhi	fp, r4
    b986:	ebc3 0b0b 	rsb	fp, r3, fp
    b98a:	4639      	mov	r1, r7
    b98c:	4658      	mov	r0, fp
    b98e:	b2ad      	uxth	r5, r5
    b990:	f7ff fd32 	bl	b3f8 <__aeabi_uidiv>
    b994:	4639      	mov	r1, r7
    b996:	4680      	mov	r8, r0
    b998:	4658      	mov	r0, fp
    b99a:	f7ff fe5b 	bl	b654 <__aeabi_uidivmod>
    b99e:	fb09 f908 	mul.w	r9, r9, r8
    b9a2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    b9a6:	45a9      	cmp	r9, r5
    b9a8:	d907      	bls.n	b9ba <__divdi3+0x162>
    b9aa:	192d      	adds	r5, r5, r4
    b9ac:	f108 38ff 	add.w	r8, r8, #4294967295
    b9b0:	d203      	bcs.n	b9ba <__divdi3+0x162>
    b9b2:	45a9      	cmp	r9, r5
    b9b4:	bf88      	it	hi
    b9b6:	f108 38ff 	addhi.w	r8, r8, #4294967295
    b9ba:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    b9be:	9f02      	ldr	r7, [sp, #8]
    b9c0:	e7a9      	b.n	b916 <__divdi3+0xbe>
    b9c2:	fab3 f783 	clz	r7, r3
    b9c6:	2f00      	cmp	r7, #0
    b9c8:	d168      	bne.n	ba9c <__divdi3+0x244>
    b9ca:	428b      	cmp	r3, r1
    b9cc:	bf2c      	ite	cs
    b9ce:	f04f 0900 	movcs.w	r9, #0
    b9d2:	f04f 0901 	movcc.w	r9, #1
    b9d6:	4282      	cmp	r2, r0
    b9d8:	bf8c      	ite	hi
    b9da:	464c      	movhi	r4, r9
    b9dc:	f049 0401 	orrls.w	r4, r9, #1
    b9e0:	2c00      	cmp	r4, #0
    b9e2:	d096      	beq.n	b912 <__divdi3+0xba>
    b9e4:	f04f 0801 	mov.w	r8, #1
    b9e8:	e795      	b.n	b916 <__divdi3+0xbe>
    b9ea:	4252      	negs	r2, r2
    b9ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b9f0:	43f6      	mvns	r6, r6
    b9f2:	e73b      	b.n	b86c <__divdi3+0x14>
    b9f4:	4240      	negs	r0, r0
    b9f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    b9fa:	f04f 36ff 	mov.w	r6, #4294967295
    b9fe:	e732      	b.n	b866 <__divdi3+0xe>
    ba00:	fa04 f408 	lsl.w	r4, r4, r8
    ba04:	f1c8 0720 	rsb	r7, r8, #32
    ba08:	fa35 f307 	lsrs.w	r3, r5, r7
    ba0c:	fa29 fa07 	lsr.w	sl, r9, r7
    ba10:	0c27      	lsrs	r7, r4, #16
    ba12:	fa09 fb08 	lsl.w	fp, r9, r8
    ba16:	4639      	mov	r1, r7
    ba18:	4650      	mov	r0, sl
    ba1a:	ea43 020b 	orr.w	r2, r3, fp
    ba1e:	9202      	str	r2, [sp, #8]
    ba20:	f7ff fcea 	bl	b3f8 <__aeabi_uidiv>
    ba24:	4639      	mov	r1, r7
    ba26:	fa1f f984 	uxth.w	r9, r4
    ba2a:	4683      	mov	fp, r0
    ba2c:	4650      	mov	r0, sl
    ba2e:	f7ff fe11 	bl	b654 <__aeabi_uidivmod>
    ba32:	9802      	ldr	r0, [sp, #8]
    ba34:	fb09 f20b 	mul.w	r2, r9, fp
    ba38:	0c03      	lsrs	r3, r0, #16
    ba3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    ba3e:	429a      	cmp	r2, r3
    ba40:	d904      	bls.n	ba4c <__divdi3+0x1f4>
    ba42:	191b      	adds	r3, r3, r4
    ba44:	f10b 3bff 	add.w	fp, fp, #4294967295
    ba48:	f0c0 80b1 	bcc.w	bbae <__divdi3+0x356>
    ba4c:	1a9b      	subs	r3, r3, r2
    ba4e:	4639      	mov	r1, r7
    ba50:	4618      	mov	r0, r3
    ba52:	9301      	str	r3, [sp, #4]
    ba54:	f7ff fcd0 	bl	b3f8 <__aeabi_uidiv>
    ba58:	9901      	ldr	r1, [sp, #4]
    ba5a:	4682      	mov	sl, r0
    ba5c:	4608      	mov	r0, r1
    ba5e:	4639      	mov	r1, r7
    ba60:	f7ff fdf8 	bl	b654 <__aeabi_uidivmod>
    ba64:	f8dd c008 	ldr.w	ip, [sp, #8]
    ba68:	fb09 f30a 	mul.w	r3, r9, sl
    ba6c:	fa1f f08c 	uxth.w	r0, ip
    ba70:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    ba74:	4293      	cmp	r3, r2
    ba76:	d908      	bls.n	ba8a <__divdi3+0x232>
    ba78:	1912      	adds	r2, r2, r4
    ba7a:	f10a 3aff 	add.w	sl, sl, #4294967295
    ba7e:	d204      	bcs.n	ba8a <__divdi3+0x232>
    ba80:	4293      	cmp	r3, r2
    ba82:	bf84      	itt	hi
    ba84:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    ba88:	1912      	addhi	r2, r2, r4
    ba8a:	fa05 f508 	lsl.w	r5, r5, r8
    ba8e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    ba92:	ebc3 0802 	rsb	r8, r3, r2
    ba96:	f8cd e008 	str.w	lr, [sp, #8]
    ba9a:	e759      	b.n	b950 <__divdi3+0xf8>
    ba9c:	f1c7 0020 	rsb	r0, r7, #32
    baa0:	fa03 fa07 	lsl.w	sl, r3, r7
    baa4:	40c2      	lsrs	r2, r0
    baa6:	fa35 f300 	lsrs.w	r3, r5, r0
    baaa:	ea42 0b0a 	orr.w	fp, r2, sl
    baae:	fa21 f800 	lsr.w	r8, r1, r0
    bab2:	fa01 f907 	lsl.w	r9, r1, r7
    bab6:	4640      	mov	r0, r8
    bab8:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    babc:	ea43 0109 	orr.w	r1, r3, r9
    bac0:	9102      	str	r1, [sp, #8]
    bac2:	4651      	mov	r1, sl
    bac4:	fa1f f28b 	uxth.w	r2, fp
    bac8:	9203      	str	r2, [sp, #12]
    baca:	f7ff fc95 	bl	b3f8 <__aeabi_uidiv>
    bace:	4651      	mov	r1, sl
    bad0:	4681      	mov	r9, r0
    bad2:	4640      	mov	r0, r8
    bad4:	f7ff fdbe 	bl	b654 <__aeabi_uidivmod>
    bad8:	9b03      	ldr	r3, [sp, #12]
    bada:	f8dd c008 	ldr.w	ip, [sp, #8]
    bade:	fb03 f209 	mul.w	r2, r3, r9
    bae2:	ea4f 401c 	mov.w	r0, ip, lsr #16
    bae6:	fa14 f307 	lsls.w	r3, r4, r7
    baea:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    baee:	42a2      	cmp	r2, r4
    baf0:	d904      	bls.n	bafc <__divdi3+0x2a4>
    baf2:	eb14 040b 	adds.w	r4, r4, fp
    baf6:	f109 39ff 	add.w	r9, r9, #4294967295
    bafa:	d352      	bcc.n	bba2 <__divdi3+0x34a>
    bafc:	1aa4      	subs	r4, r4, r2
    bafe:	4651      	mov	r1, sl
    bb00:	4620      	mov	r0, r4
    bb02:	9301      	str	r3, [sp, #4]
    bb04:	f7ff fc78 	bl	b3f8 <__aeabi_uidiv>
    bb08:	4651      	mov	r1, sl
    bb0a:	4680      	mov	r8, r0
    bb0c:	4620      	mov	r0, r4
    bb0e:	f7ff fda1 	bl	b654 <__aeabi_uidivmod>
    bb12:	9803      	ldr	r0, [sp, #12]
    bb14:	f8dd c008 	ldr.w	ip, [sp, #8]
    bb18:	fb00 f208 	mul.w	r2, r0, r8
    bb1c:	fa1f f38c 	uxth.w	r3, ip
    bb20:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    bb24:	9b01      	ldr	r3, [sp, #4]
    bb26:	4282      	cmp	r2, r0
    bb28:	d904      	bls.n	bb34 <__divdi3+0x2dc>
    bb2a:	eb10 000b 	adds.w	r0, r0, fp
    bb2e:	f108 38ff 	add.w	r8, r8, #4294967295
    bb32:	d330      	bcc.n	bb96 <__divdi3+0x33e>
    bb34:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    bb38:	fa1f fc83 	uxth.w	ip, r3
    bb3c:	0c1b      	lsrs	r3, r3, #16
    bb3e:	1a80      	subs	r0, r0, r2
    bb40:	fa1f fe88 	uxth.w	lr, r8
    bb44:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    bb48:	fb0c f90e 	mul.w	r9, ip, lr
    bb4c:	fb0c fc0a 	mul.w	ip, ip, sl
    bb50:	fb03 c10e 	mla	r1, r3, lr, ip
    bb54:	fb03 f20a 	mul.w	r2, r3, sl
    bb58:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    bb5c:	458c      	cmp	ip, r1
    bb5e:	bf88      	it	hi
    bb60:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    bb64:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    bb68:	4570      	cmp	r0, lr
    bb6a:	d310      	bcc.n	bb8e <__divdi3+0x336>
    bb6c:	fa1f f989 	uxth.w	r9, r9
    bb70:	fa05 f707 	lsl.w	r7, r5, r7
    bb74:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    bb78:	bf14      	ite	ne
    bb7a:	2200      	movne	r2, #0
    bb7c:	2201      	moveq	r2, #1
    bb7e:	4287      	cmp	r7, r0
    bb80:	bf2c      	ite	cs
    bb82:	2700      	movcs	r7, #0
    bb84:	f002 0701 	andcc.w	r7, r2, #1
    bb88:	2f00      	cmp	r7, #0
    bb8a:	f43f aec4 	beq.w	b916 <__divdi3+0xbe>
    bb8e:	f108 38ff 	add.w	r8, r8, #4294967295
    bb92:	2700      	movs	r7, #0
    bb94:	e6bf      	b.n	b916 <__divdi3+0xbe>
    bb96:	4282      	cmp	r2, r0
    bb98:	bf84      	itt	hi
    bb9a:	4458      	addhi	r0, fp
    bb9c:	f108 38ff 	addhi.w	r8, r8, #4294967295
    bba0:	e7c8      	b.n	bb34 <__divdi3+0x2dc>
    bba2:	42a2      	cmp	r2, r4
    bba4:	bf84      	itt	hi
    bba6:	f109 39ff 	addhi.w	r9, r9, #4294967295
    bbaa:	445c      	addhi	r4, fp
    bbac:	e7a6      	b.n	bafc <__divdi3+0x2a4>
    bbae:	429a      	cmp	r2, r3
    bbb0:	bf84      	itt	hi
    bbb2:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    bbb6:	191b      	addhi	r3, r3, r4
    bbb8:	e748      	b.n	ba4c <__divdi3+0x1f4>
    bbba:	bf00      	nop

0000bbbc <__udivdi3>:
    bbbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bbc0:	460c      	mov	r4, r1
    bbc2:	b083      	sub	sp, #12
    bbc4:	4680      	mov	r8, r0
    bbc6:	4616      	mov	r6, r2
    bbc8:	4689      	mov	r9, r1
    bbca:	461f      	mov	r7, r3
    bbcc:	4615      	mov	r5, r2
    bbce:	468a      	mov	sl, r1
    bbd0:	2b00      	cmp	r3, #0
    bbd2:	d14b      	bne.n	bc6c <__udivdi3+0xb0>
    bbd4:	428a      	cmp	r2, r1
    bbd6:	d95c      	bls.n	bc92 <__udivdi3+0xd6>
    bbd8:	fab2 f382 	clz	r3, r2
    bbdc:	b15b      	cbz	r3, bbf6 <__udivdi3+0x3a>
    bbde:	f1c3 0020 	rsb	r0, r3, #32
    bbe2:	fa01 fa03 	lsl.w	sl, r1, r3
    bbe6:	fa28 f200 	lsr.w	r2, r8, r0
    bbea:	fa16 f503 	lsls.w	r5, r6, r3
    bbee:	fa08 f803 	lsl.w	r8, r8, r3
    bbf2:	ea42 0a0a 	orr.w	sl, r2, sl
    bbf6:	0c2e      	lsrs	r6, r5, #16
    bbf8:	4650      	mov	r0, sl
    bbfa:	4631      	mov	r1, r6
    bbfc:	b2af      	uxth	r7, r5
    bbfe:	f7ff fbfb 	bl	b3f8 <__aeabi_uidiv>
    bc02:	4631      	mov	r1, r6
    bc04:	ea4f 4418 	mov.w	r4, r8, lsr #16
    bc08:	4681      	mov	r9, r0
    bc0a:	4650      	mov	r0, sl
    bc0c:	f7ff fd22 	bl	b654 <__aeabi_uidivmod>
    bc10:	fb07 f309 	mul.w	r3, r7, r9
    bc14:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    bc18:	4553      	cmp	r3, sl
    bc1a:	d909      	bls.n	bc30 <__udivdi3+0x74>
    bc1c:	eb1a 0a05 	adds.w	sl, sl, r5
    bc20:	f109 39ff 	add.w	r9, r9, #4294967295
    bc24:	d204      	bcs.n	bc30 <__udivdi3+0x74>
    bc26:	4553      	cmp	r3, sl
    bc28:	bf84      	itt	hi
    bc2a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    bc2e:	44aa      	addhi	sl, r5
    bc30:	ebc3 0a0a 	rsb	sl, r3, sl
    bc34:	4631      	mov	r1, r6
    bc36:	4650      	mov	r0, sl
    bc38:	fa1f f888 	uxth.w	r8, r8
    bc3c:	f7ff fbdc 	bl	b3f8 <__aeabi_uidiv>
    bc40:	4631      	mov	r1, r6
    bc42:	4604      	mov	r4, r0
    bc44:	4650      	mov	r0, sl
    bc46:	f7ff fd05 	bl	b654 <__aeabi_uidivmod>
    bc4a:	fb07 f704 	mul.w	r7, r7, r4
    bc4e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    bc52:	4547      	cmp	r7, r8
    bc54:	d906      	bls.n	bc64 <__udivdi3+0xa8>
    bc56:	3c01      	subs	r4, #1
    bc58:	eb18 0805 	adds.w	r8, r8, r5
    bc5c:	d202      	bcs.n	bc64 <__udivdi3+0xa8>
    bc5e:	4547      	cmp	r7, r8
    bc60:	bf88      	it	hi
    bc62:	3c01      	subhi	r4, #1
    bc64:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    bc68:	2600      	movs	r6, #0
    bc6a:	e05c      	b.n	bd26 <__udivdi3+0x16a>
    bc6c:	428b      	cmp	r3, r1
    bc6e:	d858      	bhi.n	bd22 <__udivdi3+0x166>
    bc70:	fab3 f683 	clz	r6, r3
    bc74:	2e00      	cmp	r6, #0
    bc76:	d15b      	bne.n	bd30 <__udivdi3+0x174>
    bc78:	428b      	cmp	r3, r1
    bc7a:	bf2c      	ite	cs
    bc7c:	2200      	movcs	r2, #0
    bc7e:	2201      	movcc	r2, #1
    bc80:	4285      	cmp	r5, r0
    bc82:	bf8c      	ite	hi
    bc84:	4615      	movhi	r5, r2
    bc86:	f042 0501 	orrls.w	r5, r2, #1
    bc8a:	2d00      	cmp	r5, #0
    bc8c:	d049      	beq.n	bd22 <__udivdi3+0x166>
    bc8e:	2401      	movs	r4, #1
    bc90:	e049      	b.n	bd26 <__udivdi3+0x16a>
    bc92:	b922      	cbnz	r2, bc9e <__udivdi3+0xe2>
    bc94:	4611      	mov	r1, r2
    bc96:	2001      	movs	r0, #1
    bc98:	f7ff fbae 	bl	b3f8 <__aeabi_uidiv>
    bc9c:	4605      	mov	r5, r0
    bc9e:	fab5 f685 	clz	r6, r5
    bca2:	2e00      	cmp	r6, #0
    bca4:	f040 80ba 	bne.w	be1c <__udivdi3+0x260>
    bca8:	1b64      	subs	r4, r4, r5
    bcaa:	0c2f      	lsrs	r7, r5, #16
    bcac:	fa1f fa85 	uxth.w	sl, r5
    bcb0:	2601      	movs	r6, #1
    bcb2:	4639      	mov	r1, r7
    bcb4:	4620      	mov	r0, r4
    bcb6:	f7ff fb9f 	bl	b3f8 <__aeabi_uidiv>
    bcba:	4639      	mov	r1, r7
    bcbc:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    bcc0:	4681      	mov	r9, r0
    bcc2:	4620      	mov	r0, r4
    bcc4:	f7ff fcc6 	bl	b654 <__aeabi_uidivmod>
    bcc8:	fb0a f309 	mul.w	r3, sl, r9
    bccc:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    bcd0:	455b      	cmp	r3, fp
    bcd2:	d909      	bls.n	bce8 <__udivdi3+0x12c>
    bcd4:	eb1b 0b05 	adds.w	fp, fp, r5
    bcd8:	f109 39ff 	add.w	r9, r9, #4294967295
    bcdc:	d204      	bcs.n	bce8 <__udivdi3+0x12c>
    bcde:	455b      	cmp	r3, fp
    bce0:	bf84      	itt	hi
    bce2:	f109 39ff 	addhi.w	r9, r9, #4294967295
    bce6:	44ab      	addhi	fp, r5
    bce8:	ebc3 0b0b 	rsb	fp, r3, fp
    bcec:	4639      	mov	r1, r7
    bcee:	4658      	mov	r0, fp
    bcf0:	fa1f f888 	uxth.w	r8, r8
    bcf4:	f7ff fb80 	bl	b3f8 <__aeabi_uidiv>
    bcf8:	4639      	mov	r1, r7
    bcfa:	4604      	mov	r4, r0
    bcfc:	4658      	mov	r0, fp
    bcfe:	f7ff fca9 	bl	b654 <__aeabi_uidivmod>
    bd02:	fb0a fa04 	mul.w	sl, sl, r4
    bd06:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    bd0a:	45c2      	cmp	sl, r8
    bd0c:	d906      	bls.n	bd1c <__udivdi3+0x160>
    bd0e:	3c01      	subs	r4, #1
    bd10:	eb18 0805 	adds.w	r8, r8, r5
    bd14:	d202      	bcs.n	bd1c <__udivdi3+0x160>
    bd16:	45c2      	cmp	sl, r8
    bd18:	bf88      	it	hi
    bd1a:	3c01      	subhi	r4, #1
    bd1c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    bd20:	e001      	b.n	bd26 <__udivdi3+0x16a>
    bd22:	2600      	movs	r6, #0
    bd24:	4634      	mov	r4, r6
    bd26:	4631      	mov	r1, r6
    bd28:	4620      	mov	r0, r4
    bd2a:	b003      	add	sp, #12
    bd2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bd30:	f1c6 0020 	rsb	r0, r6, #32
    bd34:	40b3      	lsls	r3, r6
    bd36:	fa32 f700 	lsrs.w	r7, r2, r0
    bd3a:	fa21 fb00 	lsr.w	fp, r1, r0
    bd3e:	431f      	orrs	r7, r3
    bd40:	fa14 f206 	lsls.w	r2, r4, r6
    bd44:	fa28 f100 	lsr.w	r1, r8, r0
    bd48:	4658      	mov	r0, fp
    bd4a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    bd4e:	4311      	orrs	r1, r2
    bd50:	9100      	str	r1, [sp, #0]
    bd52:	4651      	mov	r1, sl
    bd54:	b2bb      	uxth	r3, r7
    bd56:	9301      	str	r3, [sp, #4]
    bd58:	f7ff fb4e 	bl	b3f8 <__aeabi_uidiv>
    bd5c:	4651      	mov	r1, sl
    bd5e:	40b5      	lsls	r5, r6
    bd60:	4681      	mov	r9, r0
    bd62:	4658      	mov	r0, fp
    bd64:	f7ff fc76 	bl	b654 <__aeabi_uidivmod>
    bd68:	9c01      	ldr	r4, [sp, #4]
    bd6a:	9800      	ldr	r0, [sp, #0]
    bd6c:	fb04 f309 	mul.w	r3, r4, r9
    bd70:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    bd74:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    bd78:	455b      	cmp	r3, fp
    bd7a:	d905      	bls.n	bd88 <__udivdi3+0x1cc>
    bd7c:	eb1b 0b07 	adds.w	fp, fp, r7
    bd80:	f109 39ff 	add.w	r9, r9, #4294967295
    bd84:	f0c0 808e 	bcc.w	bea4 <__udivdi3+0x2e8>
    bd88:	ebc3 0b0b 	rsb	fp, r3, fp
    bd8c:	4651      	mov	r1, sl
    bd8e:	4658      	mov	r0, fp
    bd90:	f7ff fb32 	bl	b3f8 <__aeabi_uidiv>
    bd94:	4651      	mov	r1, sl
    bd96:	4604      	mov	r4, r0
    bd98:	4658      	mov	r0, fp
    bd9a:	f7ff fc5b 	bl	b654 <__aeabi_uidivmod>
    bd9e:	9801      	ldr	r0, [sp, #4]
    bda0:	9a00      	ldr	r2, [sp, #0]
    bda2:	fb00 f304 	mul.w	r3, r0, r4
    bda6:	fa1f fc82 	uxth.w	ip, r2
    bdaa:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    bdae:	4293      	cmp	r3, r2
    bdb0:	d906      	bls.n	bdc0 <__udivdi3+0x204>
    bdb2:	3c01      	subs	r4, #1
    bdb4:	19d2      	adds	r2, r2, r7
    bdb6:	d203      	bcs.n	bdc0 <__udivdi3+0x204>
    bdb8:	4293      	cmp	r3, r2
    bdba:	d901      	bls.n	bdc0 <__udivdi3+0x204>
    bdbc:	19d2      	adds	r2, r2, r7
    bdbe:	3c01      	subs	r4, #1
    bdc0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    bdc4:	b2a8      	uxth	r0, r5
    bdc6:	1ad2      	subs	r2, r2, r3
    bdc8:	0c2d      	lsrs	r5, r5, #16
    bdca:	fa1f fc84 	uxth.w	ip, r4
    bdce:	0c23      	lsrs	r3, r4, #16
    bdd0:	fb00 f70c 	mul.w	r7, r0, ip
    bdd4:	fb00 fe03 	mul.w	lr, r0, r3
    bdd8:	fb05 e10c 	mla	r1, r5, ip, lr
    bddc:	fb05 f503 	mul.w	r5, r5, r3
    bde0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    bde4:	458e      	cmp	lr, r1
    bde6:	bf88      	it	hi
    bde8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    bdec:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    bdf0:	42aa      	cmp	r2, r5
    bdf2:	d310      	bcc.n	be16 <__udivdi3+0x25a>
    bdf4:	b2bf      	uxth	r7, r7
    bdf6:	fa08 f606 	lsl.w	r6, r8, r6
    bdfa:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    bdfe:	bf14      	ite	ne
    be00:	f04f 0e00 	movne.w	lr, #0
    be04:	f04f 0e01 	moveq.w	lr, #1
    be08:	4296      	cmp	r6, r2
    be0a:	bf2c      	ite	cs
    be0c:	2600      	movcs	r6, #0
    be0e:	f00e 0601 	andcc.w	r6, lr, #1
    be12:	2e00      	cmp	r6, #0
    be14:	d087      	beq.n	bd26 <__udivdi3+0x16a>
    be16:	3c01      	subs	r4, #1
    be18:	2600      	movs	r6, #0
    be1a:	e784      	b.n	bd26 <__udivdi3+0x16a>
    be1c:	40b5      	lsls	r5, r6
    be1e:	f1c6 0120 	rsb	r1, r6, #32
    be22:	fa24 f901 	lsr.w	r9, r4, r1
    be26:	fa28 f201 	lsr.w	r2, r8, r1
    be2a:	0c2f      	lsrs	r7, r5, #16
    be2c:	40b4      	lsls	r4, r6
    be2e:	4639      	mov	r1, r7
    be30:	4648      	mov	r0, r9
    be32:	4322      	orrs	r2, r4
    be34:	9200      	str	r2, [sp, #0]
    be36:	f7ff fadf 	bl	b3f8 <__aeabi_uidiv>
    be3a:	4639      	mov	r1, r7
    be3c:	fa1f fa85 	uxth.w	sl, r5
    be40:	4683      	mov	fp, r0
    be42:	4648      	mov	r0, r9
    be44:	f7ff fc06 	bl	b654 <__aeabi_uidivmod>
    be48:	9b00      	ldr	r3, [sp, #0]
    be4a:	0c1a      	lsrs	r2, r3, #16
    be4c:	fb0a f30b 	mul.w	r3, sl, fp
    be50:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    be54:	42a3      	cmp	r3, r4
    be56:	d903      	bls.n	be60 <__udivdi3+0x2a4>
    be58:	1964      	adds	r4, r4, r5
    be5a:	f10b 3bff 	add.w	fp, fp, #4294967295
    be5e:	d327      	bcc.n	beb0 <__udivdi3+0x2f4>
    be60:	1ae4      	subs	r4, r4, r3
    be62:	4639      	mov	r1, r7
    be64:	4620      	mov	r0, r4
    be66:	f7ff fac7 	bl	b3f8 <__aeabi_uidiv>
    be6a:	4639      	mov	r1, r7
    be6c:	4681      	mov	r9, r0
    be6e:	4620      	mov	r0, r4
    be70:	f7ff fbf0 	bl	b654 <__aeabi_uidivmod>
    be74:	9800      	ldr	r0, [sp, #0]
    be76:	fb0a f309 	mul.w	r3, sl, r9
    be7a:	fa1f fc80 	uxth.w	ip, r0
    be7e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    be82:	42a3      	cmp	r3, r4
    be84:	d908      	bls.n	be98 <__udivdi3+0x2dc>
    be86:	1964      	adds	r4, r4, r5
    be88:	f109 39ff 	add.w	r9, r9, #4294967295
    be8c:	d204      	bcs.n	be98 <__udivdi3+0x2dc>
    be8e:	42a3      	cmp	r3, r4
    be90:	bf84      	itt	hi
    be92:	f109 39ff 	addhi.w	r9, r9, #4294967295
    be96:	1964      	addhi	r4, r4, r5
    be98:	fa08 f806 	lsl.w	r8, r8, r6
    be9c:	1ae4      	subs	r4, r4, r3
    be9e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    bea2:	e706      	b.n	bcb2 <__udivdi3+0xf6>
    bea4:	455b      	cmp	r3, fp
    bea6:	bf84      	itt	hi
    bea8:	f109 39ff 	addhi.w	r9, r9, #4294967295
    beac:	44bb      	addhi	fp, r7
    beae:	e76b      	b.n	bd88 <__udivdi3+0x1cc>
    beb0:	42a3      	cmp	r3, r4
    beb2:	bf84      	itt	hi
    beb4:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    beb8:	1964      	addhi	r4, r4, r5
    beba:	e7d1      	b.n	be60 <__udivdi3+0x2a4>
    bebc:	6867694c 	.word	0x6867694c
    bec0:	73207374 	.word	0x73207374
    bec4:	203a7465 	.word	0x203a7465
    bec8:	78257830 	.word	0x78257830
    becc:	00000a0d 	.word	0x00000a0d
    bed0:	30746962 	.word	0x30746962
    bed4:	0964253a 	.word	0x0964253a
    bed8:	31746962 	.word	0x31746962
    bedc:	0964253a 	.word	0x0964253a
    bee0:	32746962 	.word	0x32746962
    bee4:	0964253a 	.word	0x0964253a
    bee8:	00000a0d 	.word	0x00000a0d
    beec:	474e4144 	.word	0x474e4144
    bef0:	5a205245 	.word	0x5a205245
    bef4:	3a454e4f 	.word	0x3a454e4f
    bef8:	76694c20 	.word	0x76694c20
    befc:	69662d65 	.word	0x69662d65
    bf00:	65206572 	.word	0x65206572
    bf04:	6c62616e 	.word	0x6c62616e
    bf08:	0d2e6465 	.word	0x0d2e6465
    bf0c:	00000000 	.word	0x00000000
    bf10:	6576694c 	.word	0x6576694c
    bf14:	7269662d 	.word	0x7269662d
    bf18:	69642065 	.word	0x69642065
    bf1c:	6c626173 	.word	0x6c626173
    bf20:	0d2e6465 	.word	0x0d2e6465
    bf24:	00000000 	.word	0x00000000
    bf28:	4f525245 	.word	0x4f525245
    bf2c:	41203a52 	.word	0x41203a52
    bf30:	6d657474 	.word	0x6d657474
    bf34:	64657470 	.word	0x64657470
    bf38:	206f7420 	.word	0x206f7420
    bf3c:	65726966 	.word	0x65726966
    bf40:	74697720 	.word	0x74697720
    bf44:	74756f68 	.word	0x74756f68
    bf48:	76696c20 	.word	0x76696c20
    bf4c:	69662065 	.word	0x69662065
    bf50:	65206572 	.word	0x65206572
    bf54:	6c62616e 	.word	0x6c62616e
    bf58:	0d726465 	.word	0x0d726465
    bf5c:	00000000 	.word	0x00000000
    bf60:	69676542 	.word	0x69676542
    bf64:	6e696e6e 	.word	0x6e696e6e
    bf68:	75612067 	.word	0x75612067
    bf6c:	616d6f74 	.word	0x616d6f74
    bf70:	20646574 	.word	0x20646574
    bf74:	6b656573 	.word	0x6b656573
    bf78:	646e612d 	.word	0x646e612d
    bf7c:	7365642d 	.word	0x7365642d
    bf80:	796f7274 	.word	0x796f7274
    bf84:	00000d21 	.word	0x00000d21
    bf88:	25203a78 	.word	0x25203a78
    bf8c:	3a790964 	.word	0x3a790964
    bf90:	0d642520 	.word	0x0d642520
    bf94:	0000000a 	.word	0x0000000a
    bf98:	6e6f2058 	.word	0x6e6f2058
    bf9c:	72617420 	.word	0x72617420
    bfa0:	21746567 	.word	0x21746567
    bfa4:	0000000d 	.word	0x0000000d
    bfa8:	6e6f2059 	.word	0x6e6f2059
    bfac:	72617420 	.word	0x72617420
    bfb0:	21746567 	.word	0x21746567
    bfb4:	0000000d 	.word	0x0000000d
    bfb8:	67726154 	.word	0x67726154
    bfbc:	61207465 	.word	0x61207465
    bfc0:	69757163 	.word	0x69757163
    bfc4:	2c646572 	.word	0x2c646572
    bfc8:	72696620 	.word	0x72696620
    bfcc:	21676e69 	.word	0x21676e69
    bfd0:	0000000d 	.word	0x0000000d
    bfd4:	726f6241 	.word	0x726f6241
    bfd8:	676e6974 	.word	0x676e6974
    bfdc:	65657320 	.word	0x65657320
    bfe0:	6e612d6b 	.word	0x6e612d6b
    bfe4:	65642d64 	.word	0x65642d64
    bfe8:	6f727473 	.word	0x6f727473
    bfec:	20262079 	.word	0x20262079
    bff0:	61736964 	.word	0x61736964
    bff4:	6e696c62 	.word	0x6e696c62
    bff8:	696c2067 	.word	0x696c2067
    bffc:	662d6576 	.word	0x662d6576
    c000:	0d657269 	.word	0x0d657269
    c004:	00000000 	.word	0x00000000
    c008:	7270205a 	.word	0x7270205a
    c00c:	65737365 	.word	0x65737365
    c010:	61202c64 	.word	0x61202c64
    c014:	76697463 	.word	0x76697463
    c018:	6e697461 	.word	0x6e697461
    c01c:	72742067 	.word	0x72742067
    c020:	65676769 	.word	0x65676769
    c024:	6f732072 	.word	0x6f732072
    c028:	6f6e656c 	.word	0x6f6e656c
    c02c:	000d6469 	.word	0x000d6469
    c030:	2e4e2e41 	.word	0x2e4e2e41
    c034:	2e532e54 	.word	0x2e532e54
    c038:	30303320 	.word	0x30303320
    c03c:	72202c30 	.word	0x72202c30
    c040:	79646165 	.word	0x79646165
    c044:	726f6620 	.word	0x726f6620
    c048:	74636120 	.word	0x74636120
    c04c:	216e6f69 	.word	0x216e6f69
    c050:	0000000d 	.word	0x0000000d
    c054:	6e676973 	.word	0x6e676973
    c058:	72757461 	.word	0x72757461
    c05c:	25203a65 	.word	0x25203a65
    c060:	3a780964 	.word	0x3a780964
    c064:	09642520 	.word	0x09642520
    c068:	25203a79 	.word	0x25203a79
    c06c:	3a770964 	.word	0x3a770964
    c070:	09642520 	.word	0x09642520
    c074:	25203a68 	.word	0x25203a68
    c078:	6e610964 	.word	0x6e610964
    c07c:	3a656c67 	.word	0x3a656c67
    c080:	0d642520 	.word	0x0d642520
    c084:	0000000a 	.word	0x0000000a
    c088:	63656863 	.word	0x63656863
    c08c:	6d75736b 	.word	0x6d75736b
    c090:	72726520 	.word	0x72726520
    c094:	0021726f 	.word	0x0021726f
    c098:	4f545541 	.word	0x4f545541
    c09c:	00002020 	.word	0x00002020
    c0a0:	4d524f4e 	.word	0x4d524f4e
    c0a4:	00004c41 	.word	0x00004c41
    c0a8:	44414f4c 	.word	0x44414f4c
    c0ac:	00004445 	.word	0x00004445
    c0b0:	41454c43 	.word	0x41454c43
    c0b4:	00002052 	.word	0x00002052
    c0b8:	64333025 	.word	0x64333025
    c0bc:	00000000 	.word	0x00000000
    c0c0:	00003a58 	.word	0x00003a58
    c0c4:	00003a59 	.word	0x00003a59
    c0c8:	74736944 	.word	0x74736944
    c0cc:	0000003a 	.word	0x0000003a
    c0d0:	6d616843 	.word	0x6d616843
    c0d4:	3a726562 	.word	0x3a726562
    c0d8:	00000000 	.word	0x00000000
    c0dc:	65646f4d 	.word	0x65646f4d
    c0e0:	0000003a 	.word	0x0000003a
    c0e4:	70616548 	.word	0x70616548
    c0e8:	646e6120 	.word	0x646e6120
    c0ec:	61747320 	.word	0x61747320
    c0f0:	63206b63 	.word	0x63206b63
    c0f4:	696c6c6f 	.word	0x696c6c6f
    c0f8:	6e6f6973 	.word	0x6e6f6973
    c0fc:	0000000a 	.word	0x0000000a

0000c100 <g_config_reg_lut>:
    c100:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    c110:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    c120:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    c130:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    c140:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    c150:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    c160:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    c170:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0000c180 <g_gpio_irqn_lut>:
    c180:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    c190:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    c1a0:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    c1b0:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0000c1c0 <dac_ctrl_reg_lut>:
    c1c0:	40020060 400200a0 400200e0              `..@...@...@

0000c1cc <dac_enable_masks_lut>:
    c1cc:	00000010 00000020 00000040              .... ...@...

0000c1d8 <dac_byte01_reg_lut>:
    c1d8:	40020500 40020504 40020508              ...@...@...@

0000c1e4 <dac_byte2_reg_lut>:
    c1e4:	4002006c 400200ac 400200ec              l..@...@...@

0000c1f0 <p_mtd_data>:
    c1f0:	60080010                                ...`

0000c1f4 <C.18.3510>:
    c1f4:	00040200                                ....

0000c1f8 <C.18.2576>:
    c1f8:	00000001 00000002 00000004 00000001     ................

0000c208 <g_ace_channel_0_name>:
    c208:	5f444453 00000030                       SDD_0...

0000c210 <channel_type_lut>:
    c210:	01000000 01000002 00000002 00ffff00     ................
    c220:	01000000 01000002 00000002 00ffff00     ................
    c230:	01000000 ffffff02 000000ff 00ffff00     ................

0000c240 <channel_quad_lut>:
    c240:	000000ff 01010100 ffffff01 ffffffff     ................
    c250:	020202ff 03030302 ffffff03 ffffffff     ................
    c260:	040404ff ffffff04 ffffffff ffffffff     ................

0000c270 <_global_impure_ptr>:
    c270:	2000dd78 00000043                       x.. C...

0000c278 <blanks.3595>:
    c278:	20202020 20202020 20202020 20202020                     

0000c288 <zeroes.3596>:
    c288:	30303030 30303030 30303030 30303030     0000000000000000
    c298:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    c2a8:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    c2b8:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    c2c8:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    c2d8:	00000030                                0...

0000c2dc <blanks.3577>:
    c2dc:	20202020 20202020 20202020 20202020                     

0000c2ec <zeroes.3578>:
    c2ec:	30303030 30303030 30303030 30303030     0000000000000000
    c2fc:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0000c30c <__sf_fake_stdin>:
	...

0000c32c <__sf_fake_stdout>:
	...

0000c34c <__sf_fake_stderr>:
	...

0000c36c <charset>:
    c36c:	0000c3a4                                ....

0000c370 <lconv>:
    c370:	0000c3a0 0000bf0c 0000bf0c 0000bf0c     ................
    c380:	0000bf0c 0000bf0c 0000bf0c 0000bf0c     ................
    c390:	0000bf0c 0000bf0c ffffffff ffffffff     ................
    c3a0:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

0000c3b0 <__mprec_tens>:
    c3b0:	00000000 3ff00000 00000000 40240000     .......?......$@
    c3c0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    c3d0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    c3e0:	00000000 412e8480 00000000 416312d0     .......A......cA
    c3f0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    c400:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    c410:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    c420:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    c430:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    c440:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    c450:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    c460:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    c470:	79d99db4 44ea7843                       ...yCx.D

0000c478 <p05.2463>:
    c478:	00000005 00000019 0000007d 00000000     ........}.......

0000c488 <__mprec_bigtens>:
    c488:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    c498:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    c4a8:	7f73bf3c 75154fdd                       <.s..O.u

0000c4b0 <__mprec_tinytens>:
    c4b0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    c4c0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    c4d0:	64ac6f43 0ac80628                       Co.d(...

0000c4d8 <_init>:
    c4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c4da:	bf00      	nop
    c4dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c4de:	bc08      	pop	{r3}
    c4e0:	469e      	mov	lr, r3
    c4e2:	4770      	bx	lr

0000c4e4 <_fini>:
    c4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c4e6:	bf00      	nop
    c4e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c4ea:	bc08      	pop	{r3}
    c4ec:	469e      	mov	lr, r3
    c4ee:	4770      	bx	lr

0000c4f0 <__frame_dummy_init_array_entry>:
    c4f0:	0485 0000                                   ....

0000c4f4 <__do_global_dtors_aux_fini_array_entry>:
    c4f4:	0471 0000                                   q...
