Mini Projects - Vivado Verilog Design

Overview This project is designed using Xilinx Vivado and Verilog HDL. It demonstrates FPGA-based logic design and verification for digital systems.

Tools Used:

*Xilinx Vivado

*Verilog HDL

Steps Performed:

*Designed the Verilog module

*Created a testbench

*Simulated the design in Vivado

*Verified waveform output

*Generate the Schematic Diagram

Output Add your Vivado simulation image here:

Add your RTL schematic image here :
