library ieee;
use ieee.std_logic_1164.all;

entity Exp2b is
	PORT
	(
		SW : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		HEX0, HEX1, HEX2, HEX3: OUT STD_LOGIC_VECTOR(6 downto 0)
	);


end Exp2b;

architecture behavior of Exp2b is
	component decoder_7segment
		port (
			dec_in: in std_logic_vector(3 downto 0);
			dec_out: out std_logic_vector(6 downto 0)
		);
	end component decoder_7segment;

	signal is_one: std_logic;
	
begin
	is_one <= sw(3) and (sw(2) or sw(1));
	d1: decoder_7segment port map (('0'&'0'&'0'&is_one), hex0);
	d2: decoder_7segment port map (sw(7 downto 4), hex1);


end behavior;