timestamp 1699184270
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use hgu_pfet_hvt_stack_in_delay x8 -1 0 10061 0 -1 2980
use hgu_nfet_hvt_stack_in_delay x9 -1 0 10108 0 1 536
use sky130_fd_sc_hd__inv_1 x10 1 0 9300 0 1 1760
use sky130_fd_sc_hd__inv_1 x11 -1 0 9760 0 1 1760
use hgu_sw_cap_pmos x6 1 0 9600 0 -1 3482
use hgu_sw_cap_nmos x7 1 0 9952 0 1 -246
use hgu_sw_cap_nmos x4[3] 1 0 10684 0 1 -246
use hgu_sw_cap_pmos x5[6] -1 0 12348 0 -1 3485
use hgu_sw_cap_pmos x5[7] 1 0 10332 0 -1 3485
use hgu_sw_cap_nmos x4[2] -1 0 12698 0 1 -246
use hgu_sw_cap_pmos x5[5] 1 0 11544 0 -1 3485
use hgu_sw_cap_nmos x4[1] 1 0 11896 0 1 -246
use hgu_sw_cap_pmos x5[4] -1 0 13560 0 -1 3485
use hgu_sw_cap_nmos x4[0] -1 0 13910 0 1 -246
use hgu_sw_cap_pmos x5[3] 1 0 12756 0 -1 3485
use hgu_sw_cap_nmos x3[1] 1 0 13234 0 1 -246
use hgu_sw_cap_pmos x5[2] -1 0 14772 0 -1 3485
use hgu_sw_cap_nmos x3[0] -1 0 15248 0 1 -246
use hgu_sw_cap_pmos x5[1] 1 0 13968 0 -1 3485
use hgu_sw_cap_nmos x2 -1 0 15982 0 1 -246
use hgu_sw_cap_pmos x5[0] -1 0 15984 0 -1 3485
use sky130_fd_pr__nfet_01v8_MVW3GX XM1 1 0 15828 0 -1 1520
use sky130_fd_pr__nfet_01v8_L7T3GD XM13 1 0 15688 0 1 1520
use sky130_fd_pr__nfet_01v8_L7T3GD XM15 1 0 15688 0 1 1382
use sky130_fd_pr__pfet_01v8_hvt_M479BZ XM46 1 0 15688 0 1 1723
use sky130_fd_pr__pfet_01v8_hvt_M479BZ XM47 1 0 15688 0 1 1861
use sky130_fd_pr__pfet_01v8_hvt_M433PY XM48 1 0 15828 0 1 1723
port "code[0]" 22 15009 267 15068 1448 m1
port "code[1]" 8 14153 268 14211 1445 m1
port "code[2]" 10 11727 268 11785 1445 m1
port "OUT" 2 15751 1594 15933 1640 m1
port "VSS" 19 9372 291 9748 1728 m4
port "code_offset" 21 9702 1394 10138 1440 m2
port "code[3]" 5 9238 1979 9376 2013 m1
port "IN" 1 9275 1596 9943 1643 m1
port "VDD" 17 9344 2338 9762 2948 m4
node "code[0]" 3 457.267 15009 267 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69679 2480 0 0 0 0 0 0 0 0 0 0
node "code[1]" 3 497.706 14153 268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73970 2718 0 0 0 0 0 0 0 0 0 0
node "code[2]" 6 901.847 11727 268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 129722 5142 0 0 0 0 0 0 0 0 0 0
node "m1_15709_1421#" 1 74.3812 15709 1421 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9708 656 0 0 0 0 0 0 0 0 0 0
node "OUT" 1 51.3963 15751 1594 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14364 876 0 0 0 0 0 0 0 0 0 0
node "m1_15709_1756#" 1 18.2254 15709 1756 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9938 666 0 0 0 0 0 0 0 0 0 0
node "VSS" 10 4185.24 9372 291 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48080 2246 26640 1608 67484 2196 1393505 19358 0 0 0 0
node "code_offset" 26 665.816 9702 1394 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1537 160 49689 2386 62966 2812 0 0 0 0 0 0 0 0
node "code[3]" 13 82.7703 9238 1979 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 7018 464 0 0 0 0 0 0 0 0 0 0
node "li_9566_2089#" 191 171.844 9566 2089 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17228 1074 40901 2266 0 0 0 0 0 0 0 0 0 0
node "li_9453_2146#" 224 430.432 9453 2146 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19248 1186 253707 11534 0 0 0 0 0 0 0 0 0 0
node "li_9938_2868#" 37 25.6446 9938 2868 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4600 310 0 0 0 0 0 0 0 0 0 0 0 0
node "IN" 165 393.11 9275 1596 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5898 350 0 0 2244 200 62240 2716 0 0 0 0 0 0 0 0 0 0
node "a_15765_1577#" 77 101.853 15765 1577 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9954 410 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10572_1690#" 6610 1901.81 10572 1690 pdc 0 0 0 0 0 0 0 0 21528 1324 21528 1324 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11607 464 0 0 33524 2720 332530 15580 0 0 0 0 0 0 0 0 0 0
node "a_9453_2146#" 230 0 9453 2146 pdif 0 0 0 0 0 0 0 0 0 0 2688 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_9453_2146#" 1108 8.064 9453 2146 nw 0 0 0 0 2688 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 9584 27572.9 9344 2338 m4 0 0 0 0 8077475 16106 0 0 53620 2632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43912 2336 83865 3984 50320 2988 122361 4342 1111297 17754 0 0 0 0
substrate "a_9370_1712#" 0 0 9370 1712 ppd 0 0 0 0 0 0 0 0 0 0 13032 796 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8560 676 0 0 0 0 0 0 0 0 0 0 0 0
cap "OUT" "a_10572_1690#" 42.3369
cap "li_9938_2868#" "IN" 0.0152529
cap "li_9938_2868#" "li_9453_2146#" 3.30236
cap "OUT" "VSS" 71.5811
cap "VSS" "code[3]" 11.0273
cap "li_9938_2868#" "a_10572_1690#" 0.204893
cap "m1_15709_1756#" "OUT" 31.9722
cap "a_9453_2146#" "VDD" -3.76473e-17
cap "m1_15709_1421#" "a_15765_1577#" 0.918475
cap "code[1]" "code[0]" 61.4795
cap "m1_15709_1421#" "a_10572_1690#" 0.193904
cap "code_offset" "code[3]" 12.8849
cap "code[0]" "a_10572_1690#" 14.8835
cap "OUT" "VDD" 83.2942
cap "code[3]" "VDD" 16.682
cap "m1_15709_1421#" "VSS" 34.8782
cap "code_offset" "li_9938_2868#" 0.00710893
cap "m1_15709_1756#" "m1_15709_1421#" 1.84985
cap "code[0]" "VSS" 43.7674
cap "li_9453_2146#" "IN" 66.8203
cap "li_9938_2868#" "VDD" 59.8703
cap "li_9566_2089#" "IN" 98.8937
cap "a_10572_1690#" "IN" 343.738
cap "li_9566_2089#" "li_9453_2146#" 579.509
cap "code[1]" "a_10572_1690#" 56.3321
cap "a_10572_1690#" "a_15765_1577#" 20.148
cap "a_10572_1690#" "li_9453_2146#" 1061.7
cap "m1_15709_1421#" "VDD" 63.7217
cap "a_10572_1690#" "li_9566_2089#" 166.094
cap "VSS" "IN" 155.916
cap "code[0]" "VDD" 0.348055
cap "code[1]" "VSS" 21.325
cap "VSS" "a_15765_1577#" 7.26403
cap "VSS" "li_9453_2146#" 20.3385
cap "m1_15709_1756#" "a_15765_1577#" 0.865477
cap "VSS" "li_9566_2089#" 13.4957
cap "m1_15709_1756#" "li_9453_2146#" 1.20984
cap "a_10572_1690#" "VSS" 51.0154
cap "code[1]" "code[2]" 1.67828
cap "code_offset" "IN" 223.023
cap "m1_15709_1756#" "a_10572_1690#" 0.363067
cap "code_offset" "li_9453_2146#" 23.728
cap "VDD" "IN" 48.5798
cap "code_offset" "li_9566_2089#" 122.55
cap "code[1]" "VDD" 0.538293
cap "OUT" "m1_15709_1421#" 33.0329
cap "a_10572_1690#" "code[2]" 336.183
cap "a_15765_1577#" "VDD" 33.0538
cap "m1_15709_1756#" "VSS" 66.4302
cap "code_offset" "a_10572_1690#" 254.567
cap "VDD" "li_9453_2146#" 1378.3
cap "VDD" "li_9566_2089#" 135.8
cap "a_10572_1690#" "VDD" 601.834
cap "VSS" "code[2]" 25.4142
cap "code_offset" "VSS" 159.492
cap "a_9453_2146#" "li_9453_2146#" 3.71616
cap "VSS" "VDD" 724.315
cap "m1_15709_1756#" "VDD" 92.7311
cap "code_offset" "code[2]" 3.17282
cap "code[3]" "IN" 11.7641
cap "OUT" "a_15765_1577#" 12.0521
cap "code[0]" "m1_15709_1421#" 1.71925
cap "code[3]" "li_9453_2146#" 0.0202315
cap "VDD" "code[2]" 2.51746
cap "code_offset" "VDD" 92.9131
cap "x9/vss" "x9/a_245_n209#" 22.3012
cap "x8/a_173_628#" "x8/input_stack" 0.310425
cap "x8/input_stack" "x8/a_85_214#" 0.0414203
cap "x9/a_173_n71#" "x9/vss" 1.77317
cap "x11/A" "x4[3]/SW" -0.0100129
cap "x9/a_245_619#" "x10/Y" 0.0207993
cap "x9/vss" "x9/a_85_205#" 20.5715
cap "x11/Y" "x9/a_245_619#" 0.81003
cap "x8/output_stack" "x11/A" 6.83004
cap "x9/a_173_205#" "x8/input_stack" 0.340418
cap "x9/a_173_67#" "x8/input_stack" 0.242175
cap "x9/vss" "x8/vdd" 114.52
cap "x8/output_stack" "x9/a_85_n71#" 0.0697704
cap "x8/a_173_352#" "x11/A" 0.00737348
cap "x9/vss" "x8/input_stack" 100.973
cap "x8/a_173_76#" "x11/A" 0.00496319
cap "x9/vss" "x9/a_173_619#" 1.52062
cap "x9/vss" "x9/a_173_343#" 1.60907
cap "x8/input_stack" "x8/a_85_490#" 0.0690308
cap "x10/Y" "x11/A" 0.0240963
cap "x8/output_stack" "x9/a_85_205#" 0.150221
cap "x11/Y" "x11/A" 0.238934
cap "x8/output_stack" "x8/vdd" 35.0366
cap "x11/A" "x9/a_85_481#" 2.97353
cap "x8/output_stack" "x8/input_stack" 0.698919
cap "x11/A" "x9/a_173_757#" 0.907721
cap "x9/vss" "x9/a_173_205#" 1.66081
cap "x9/vss" "x9/a_173_67#" 1.71727
cap "x8/input_stack" "x8/a_173_352#" 0.0122243
cap "x9/a_245_619#" "x11/A" 16.5093
cap "x8/input_stack" "x8/a_173_76#" 0.00781786
cap "x9/a_173_n209#" "x11/A" 0.160111
cap "x11/Y" "x8/vdd" 0.0898675
cap "x8/input_stack" "x10/Y" -1.69853
cap "x9/a_173_n209#" "x9/a_245_n209#" -0.0622626
cap "x11/Y" "x8/input_stack" -5.89072
cap "x11/A" "x9/a_173_481#" 0.622027
cap "x9/a_245_343#" "x11/A" 1.39868
cap "x9/a_245_67#" "x11/A" 0.556525
cap "x9/vss" "x4[3]/SW" 0.0430639
cap "x9/a_85_n71#" "x11/A" 0.397924
cap "x9/a_245_619#" "x8/vdd" 0.947786
cap "x8/input_stack" "x9/a_173_757#" 1.95981
cap "x8/output_stack" "x9/vss" 28.8274
cap "x9/a_245_619#" "x8/input_stack" 8.23661
cap "x9/a_173_n209#" "x8/input_stack" 0.133615
cap "x9/a_245_n209#" "x11/A" 0.298296
cap "x9/a_173_n71#" "x11/A" 0.209969
cap "x9/a_85_205#" "x11/A" 0.833518
cap "x9/vss" "x10/Y" -0.806702
cap "x8/output_stack" "x4[3]/SW" -0.019792
cap "x11/A" "x8/vdd" 5.41824
cap "x8/input_stack" "x9/a_173_481#" 0.79321
cap "x11/Y" "x9/vss" 1.71329
cap "x8/input_stack" "x9/a_245_343#" 0.185354
cap "x8/input_stack" "x11/A" 10.6936
cap "x8/input_stack" "x9/a_245_67#" 0.0965294
cap "x11/A" "x9/a_173_619#" 0.79005
cap "x9/a_173_343#" "x11/A" 0.469888
cap "x9/vss" "x9/a_85_481#" 18.1981
cap "x9/vss" "x9/a_173_757#" 1.48415
cap "x9/vss" "x9/a_245_619#" 14.1455
cap "x9/a_173_n209#" "x9/vss" 1.99938
cap "x10/A" "x8/input_stack" -4.45718
cap "x8/input_stack" "x9/a_245_n209#" -0.758978
cap "x8/a_173_628#" "x11/A" 0.0117866
cap "x9/a_173_n71#" "x8/input_stack" 0.179953
cap "x8/output_stack" "x10/Y" 0.0495379
cap "x11/A" "x8/a_85_214#" 0.189849
cap "x11/Y" "x8/output_stack" -3.82135
cap "x8/input_stack" "x8/vdd" -2.99879
cap "x9/a_173_67#" "x11/A" 0.269853
cap "x9/a_173_205#" "x11/A" 0.353665
cap "x8/output_stack" "x9/a_85_481#" 0.353511
cap "x9/vss" "x9/a_173_481#" 1.56228
cap "x9/vss" "x9/a_245_343#" 14.7119
cap "x9/vss" "x11/A" 82.3615
cap "x8/input_stack" "x9/a_173_619#" 1.29601
cap "x9/vss" "x9/a_245_67#" 15.1273
cap "x8/output_stack" "x9/a_245_619#" 0.0775339
cap "x9/vss" "x9/a_85_n71#" 26.9254
cap "x9/a_173_343#" "x8/input_stack" 0.504618
cap "x8/a_85_490#" "x11/A" 0.308429
cap "x11/Y" "x10/Y" 0.193732
cap "x8/vdd" "x9/vss" 444.649
cap "x4[3]/SW" "x8/output_stack" -9.10171
cap "x8/vdd" "x8/output_stack" 65.2436
cap "x8/input_stack" "x9/vss" 0.154662
cap "x8/input_stack" "x8/output_stack" -0.0145193
cap "x10/Y" "x11/Y" 0.193732
cap "x11/A" "x4[3]/SW" 4.22778
cap "x9/vss" "x10/Y" 5.09511
cap "x11/A" "x8/vdd" 8.85884
cap "x10/Y" "x8/output_stack" -9.79292
cap "x11/A" "x8/input_stack" 1.03786
cap "x4[3]/SW" "x8/vdd" 18.2475
cap "x11/A" "x10/Y" 0.328313
cap "x9/vss" "x8/output_stack" 460.341
cap "x4[3]/SW" "x10/Y" 0.663864
cap "x11/A" "x9/vss" 86.0163
cap "x8/vdd" "x10/Y" 0.149599
cap "x11/A" "x8/output_stack" -7.64395
cap "x4[3]/SW" "x9/vss" 408.123
cap "x5[6]/SW" "x7/VSS" 1.79092
cap "x6/delay_signal" "x6/VDD" 65.0396
cap "x6/VDD" "x4[3]/SW" 18.2475
cap "x7/VSS" "x6/VDD" 456.901
cap "x5[6]/SW" "x6/VDD" 0.114659
cap "x6/delay_signal" "x3[1]/SW" 0.0159828
cap "x3[1]/SW" "x4[3]/SW" 1.15515
cap "x6/delay_signal" "x4[3]/SW" -10.4578
cap "x6/delay_signal" "x7/VSS" 313.796
cap "x7/VSS" "x4[3]/SW" 193.291
cap "x5[6]/SW" "x4[3]/SW" 0.985911
cap "x6/delay_signal" "x5[6]/SW" -9.79857
cap "x4[1]/SW" "x5[5]/delay_signal" 0.0158843
cap "x5[6]/VDD" "x4[2]/VSS" 439.899
cap "x3[1]/SW" "x4[2]/VSS" 313.405
cap "x3[1]/SW" "x5[5]/SW" 0.663864
cap "x5[6]/VDD" "x5[5]/SW" 0.114659
cap "x3[1]/SW" "x2/SW" 0.209494
cap "x4[2]/VSS" "x5[5]/SW" 1.07764
cap "x3[1]/SW" "x5[5]/delay_signal" 2.98965
cap "x5[6]/VDD" "x5[5]/delay_signal" 68.5145
cap "x4[2]/VSS" "x2/SW" 6.86233
cap "x4[2]/VSS" "x5[5]/delay_signal" 350.427
cap "x5[5]/SW" "x5[5]/delay_signal" -11.3478
cap "x3[1]/SW" "x4[1]/SW" 1.17967
cap "x3[1]/SW" "x5[6]/VDD" 17.7237
cap "x3[1]/SW" "x5[3]/delay_signal" 0.0606602
cap "XM1/a_n81_n130#" "x2/SW" 0.0853277
cap "XM1/a_n81_n130#" "x5[3]/SW" 0.0502601
cap "XM1/a_n125_n42#" "XM46/a_15_n42#" 6.97637
cap "x3[1]/SW" "XM1/a_n81_n130#" 0.000547447
cap "x2/SW" "x5[3]/VDD" 3.63593
cap "x5[3]/SW" "x5[3]/VDD" 0.14078
cap "x3[1]/SW" "x5[3]/VDD" 0.0190928
cap "x4[0]/VSS" "x5[3]/delay_signal" 224.564
cap "XM1/a_n125_n42#" "x2/SW" -0.0266744
cap "XM1/a_n81_n130#" "x4[0]/VSS" 49.9201
cap "x3[1]/SW" "XM1/a_n125_n42#" 0.0339514
cap "x5[3]/VDD" "x4[0]/VSS" 267.082
cap "x5[3]/SW" "x2/SW" 9.77935
cap "x4[0]/VSS" "XM46/a_15_n42#" 2.30968
cap "XM1/a_n125_n42#" "x4[0]/VSS" 40.3515
cap "x3[1]/SW" "x2/SW" 0.26023
cap "XM1/a_n81_n130#" "x5[3]/delay_signal" 43.0107
cap "x2/SW" "x4[0]/VSS" 290.955
cap "x5[3]/VDD" "x5[3]/delay_signal" 68.2219
cap "x5[3]/SW" "x4[0]/VSS" 1.03187
cap "x3[1]/SW" "x4[0]/VSS" -2.30298
cap "XM1/a_n81_n130#" "x5[3]/VDD" 1.56796
cap "XM1/a_n125_n42#" "x5[3]/delay_signal" 2.23727
cap "XM1/a_n81_n130#" "XM1/a_n125_n42#" 25.5452
cap "XM1/a_n81_n130#" "XM46/a_15_n42#" 8.96178
cap "x5[3]/VDD" "XM46/a_15_n42#" 0.61798
cap "XM1/a_n125_n42#" "x5[3]/VDD" 40.062
cap "x2/SW" "x5[3]/delay_signal" 6.98378
cap "x5[3]/SW" "x5[3]/delay_signal" -1.38917
cap "x9/a_245_67#" "x11/Y" 0.0473818
cap "x9/a_85_481#" "x11/Y" 0.243549
cap "x11/A" "x8/a_85_490#" 0.056049
cap "x9/a_85_n71#" "x8/vdd" 1.0898
cap "x10/Y" "x8/a_85_490#" 0.419625
cap "x9/vss" "x8/vdd" 116.391
cap "x9/a_245_619#" "x8/vdd" 0.198388
cap "x8/vdd" "x8/a_173_628#" 100.976
cap "x8/output_stack" "x9/a_85_n71#" 0.0107555
cap "x9/vss" "x8/output_stack" -1.89508
cap "x9/vss" "x8/input_stack" 56.6323
cap "x8/a_85_490#" "x8/vdd" 82.0845
cap "x9/vss" "x10/A" 27.4792
cap "x11/A" "x8/a_173_76#" 0.323156
cap "x10/A" "x8/a_173_628#" 0.268565
cap "x10/Y" "x8/a_85_214#" 0.148662
cap "x8/output_stack" "x8/a_173_628#" 0.100711
cap "x8/input_stack" "x8/a_173_628#" 0.286778
cap "x10/Y" "x8/a_173_76#" 0.102077
cap "x11/A" "x10/Y" 16.0909
cap "x9/a_245_343#" "x10/Y" 0.0665474
cap "x8/output_stack" "x8/a_85_490#" 0.353511
cap "x11/A" "x8/a_173_352#" 0.63072
cap "x8/vdd" "x8/a_85_214#" 66.8139
cap "x8/a_173_352#" "x10/Y" 0.235079
cap "x8/a_173_76#" "x8/vdd" 30.2339
cap "x11/A" "x8/vdd" 75.1938
cap "x9/a_85_205#" "x8/vdd" 1.66702
cap "x10/Y" "x8/vdd" 197.052
cap "x8/output_stack" "x8/a_85_214#" 0.150221
cap "x8/a_173_352#" "x8/vdd" 29.5044
cap "x11/A" "x8/output_stack" 0.149515
cap "x8/output_stack" "x9/a_85_205#" 0.0241109
cap "x8/output_stack" "x10/Y" -6.78903
cap "x11/A" "x8/input_stack" 4.56915
cap "x10/A" "x11/A" 16.4467
cap "x10/A" "x10/Y" 4.30094
cap "x8/input_stack" "x10/Y" 31.5345
cap "x9/a_245_67#" "x10/Y" 0.0406604
cap "x11/Y" "x8/a_173_628#" 7.07007
cap "x11/Y" "x9/a_245_619#" 0.977249
cap "x11/Y" "x9/a_85_n71#" 0.0790112
cap "x8/output_stack" "x8/vdd" 189.599
cap "x9/vss" "x11/Y" 50.5542
cap "x10/A" "x8/vdd" 32.7255
cap "x8/input_stack" "x8/vdd" 159.509
cap "x9/a_85_481#" "x8/vdd" 2.77871
cap "x9/a_245_n209#" "x11/Y" 0.031012
cap "x8/input_stack" "x8/output_stack" 9.23271
cap "x9/a_85_481#" "x8/output_stack" 0.0381667
cap "x10/A" "x8/input_stack" -3.84883
cap "x9/a_173_757#" "x8/vdd" 0.128668
cap "x11/Y" "x8/a_173_76#" 0.0510655
cap "x11/Y" "x9/a_85_205#" 0.128416
cap "x11/A" "x11/Y" 19.6445
cap "x11/Y" "x9/a_245_343#" 0.0810504
cap "x11/Y" "x10/Y" 205.558
cap "x8/a_173_352#" "x11/Y" 0.0997931
cap "x11/Y" "x8/vdd" 120.901
cap "x9/vss" "x11/A" 41.0414
cap "x9/vss" "x10/Y" 13.4537
cap "x11/A" "x8/a_173_628#" 2.7217
cap "x9/a_245_n209#" "x10/Y" 0.02202
cap "x9/a_245_619#" "x10/Y" 0.148428
cap "x10/Y" "x8/a_173_628#" 39.0091
cap "x11/Y" "x8/output_stack" -0.0642426
cap "x10/A" "x11/Y" 4.66277
cap "x8/input_stack" "x11/Y" -0.22393
cap "x8/vdd" "x9/vss" 417.204
cap "x8/vdd" "x4[3]/SW" 1.80318
cap "x8/output_stack" "x8/vdd" 203.25
cap "x11/A" "x8/vdd" 0.897055
cap "x10/Y" "x11/Y" 2.09845
cap "x10/Y" "x9/vss" 2.75879
cap "x10/Y" "x8/output_stack" -8.64264
cap "x10/Y" "x11/A" 0.00464269
cap "x8/output_stack" "x9/vss" 1.7149
cap "x8/vdd" "x8/input_stack" 0.00142799
cap "x10/Y" "x8/vdd" 285.934
cap "x10/Y" "x8/input_stack" 0.00186724
cap "x11/Y" "x8/vdd" 0.276372
cap "x6/VDD" "x5[6]/SW" 284.431
cap "x6/VDD" "x4[3]/SW" 2.146
cap "x6/delay_signal" "x5[6]/SW" -8.64986
cap "x6/VDD" "x7/VSS" 445.121
cap "x6/delay_signal" "x4[3]/SW" -2.77556e-17
cap "x6/delay_signal" "x7/VSS" 1.65929
cap "x4[3]/SW" "x5[6]/SW" 0.357268
cap "x5[6]/SW" "x7/VSS" 2.67265
cap "x6/VDD" "x6/delay_signal" 195.543
cap "x4[2]/VSS" "x5[5]/delay_signal" 1.55553
cap "x5[5]/SW" "x4[2]/VSS" 1.7505
cap "x5[5]/SW" "x5[5]/delay_signal" -10.1984
cap "x5[6]/VDD" "x4[2]/VSS" 429.001
cap "x5[5]/SW" "x5[6]/VDD" 285.717
cap "x5[6]/VDD" "x5[5]/delay_signal" 199.468
cap "x3[1]/SW" "x5[6]/VDD" 2.10398
cap "x4[0]/VSS" "x5[3]/VDD" 267.036
cap "XM1/a_n81_n130#" "XM46/a_15_n42#" 14.464
cap "XM1/a_n125_n42#" "XM46/a_15_n42#" 6.97637
cap "x4[0]/VSS" "x5[3]/SW" 1.11664
cap "x5[3]/VDD" "XM46/a_15_n42#" 43.576
cap "x4[0]/VSS" "x5[3]/delay_signal" -1.45497
cap "x5[3]/SW" "XM46/a_15_n42#" 0.0620599
cap "XM46/a_15_n42#" "x5[3]/delay_signal" 2.01862
cap "x2/SW" "x5[3]/VDD" 0.418634
cap "x4[0]/VSS" "XM46/a_15_n42#" 37.2175
cap "x2/SW" "x5[3]/SW" 2.66817
cap "x5[3]/VDD" "XM1/a_n81_n130#" 72.3769
cap "x5[3]/VDD" "XM1/a_n125_n42#" 2.36818
cap "x5[3]/SW" "XM1/a_n81_n130#" 0.0631077
cap "XM1/a_n81_n130#" "x5[3]/delay_signal" 14.6344
cap "x5[3]/VDD" "x5[3]/SW" 9.94773
cap "x5[3]/VDD" "x5[3]/delay_signal" 213.772
cap "x4[0]/VSS" "XM1/a_n81_n130#" 12.9775
cap "x4[0]/VSS" "XM1/a_n125_n42#" 0.747454
cap "x5[3]/SW" "x5[3]/delay_signal" 1.47527
merge "XM15/a_15_n42#" "XM13/a_15_n42#" -192.473 0 0 0 0 0 0 0 0 -4872 -284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3128 -252 -4232 -552 0 0 0 0 0 0 0 0 0 0
merge "XM13/a_15_n42#" "XM1/a_63_n42#"
merge "XM1/a_63_n42#" "XM1/a_n125_n42#"
merge "XM1/a_n125_n42#" "m1_15709_1421#"
merge "XM48/w_n161_n79#" "XM47/a_n73_n42#" -39803.6 0 0 0 0 -8168576 -43948 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -42379 -3170 -63832 -3906 -33847 -2084 -544398 -18478 -922231 -29618 0 0 0 0
merge "XM47/a_n73_n42#" "XM47/w_n110_n80#"
merge "XM47/w_n110_n80#" "XM46/w_n110_n80#"
merge "XM46/w_n110_n80#" "XM1/a_n33_n42#"
merge "XM1/a_n33_n42#" "x5[0]/VDD"
merge "x5[0]/VDD" "x5[1]/VDD"
merge "x5[1]/VDD" "x5[2]/VDD"
merge "x5[2]/VDD" "x5[3]/VDD"
merge "x5[3]/VDD" "x5[4]/VDD"
merge "x5[4]/VDD" "x5[5]/VDD"
merge "x5[5]/VDD" "x5[7]/VDD"
merge "x5[7]/VDD" "x5[6]/VDD"
merge "x5[6]/VDD" "x6/VDD"
merge "x6/VDD" "x11/VPWR"
merge "x11/VPWR" "x11/VPB"
merge "x11/VPB" "x10/VPWR"
merge "x10/VPWR" "x10/VPB"
merge "x10/VPB" "w_9453_2146#"
merge "w_9453_2146#" "x8/vdd"
merge "x8/vdd" "li_9938_2868#"
merge "li_9938_2868#" "VDD"
merge "x6/SW" "x11/Y" -229.186 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 -2545 -204 0 0 0 0 0 0 0 0 0 0
merge "x11/Y" "li_9566_2089#"
merge "XM47/a_n15_n73#" "XM46/a_n15_n73#" -808.678 0 0 0 0 0 0 0 0 -27492 -1970 -28248 -2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -660 -284 0 0 0 0 -1800 -436 0 0 0 0 0 0 0 0 0 0
merge "XM46/a_n15_n73#" "XM15/a_n15_n69#"
merge "XM15/a_n15_n69#" "XM13/a_n15_n69#"
merge "XM13/a_n15_n69#" "x5[0]/delay_signal"
merge "x5[0]/delay_signal" "x2/delay_signal"
merge "x2/delay_signal" "x5[1]/delay_signal"
merge "x5[1]/delay_signal" "x3[0]/delay_signal"
merge "x3[0]/delay_signal" "x5[2]/delay_signal"
merge "x5[2]/delay_signal" "x3[1]/delay_signal"
merge "x3[1]/delay_signal" "x5[3]/delay_signal"
merge "x5[3]/delay_signal" "x4[0]/delay_signal"
merge "x4[0]/delay_signal" "x5[4]/delay_signal"
merge "x5[4]/delay_signal" "x4[1]/delay_signal"
merge "x4[1]/delay_signal" "x5[5]/delay_signal"
merge "x5[5]/delay_signal" "x4[2]/delay_signal"
merge "x4[2]/delay_signal" "x5[7]/delay_signal"
merge "x5[7]/delay_signal" "x5[6]/delay_signal"
merge "x5[6]/delay_signal" "x4[3]/delay_signal"
merge "x4[3]/delay_signal" "x7/delay_signal"
merge "x7/delay_signal" "x6/delay_signal"
merge "x6/delay_signal" "x9/output_stack"
merge "x9/output_stack" "x8/output_stack"
merge "x8/output_stack" "a_10572_1690#"
merge "XM48/a_33_n68#" "XM48/a_n81_n139#" -468.408 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8274 -662 0 0 -2244 -200 -5560 -544 0 0 0 0 0 0 0 0 0 0
merge "XM48/a_n81_n139#" "XM46/a_n73_n42#"
merge "XM46/a_n73_n42#" "XM13/a_n73_n42#"
merge "XM13/a_n73_n42#" "XM1/a_33_n68#"
merge "XM1/a_33_n68#" "OUT"
merge "OUT" "XM1/a_n81_n130#"
merge "XM1/a_n81_n130#" "a_15765_1577#"
merge "XM48/a_63_n42#" "XM48/a_n125_n42#" -192.582 0 0 0 0 0 0 0 0 0 0 -4872 -284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3128 -252 -4462 -562 0 0 0 0 0 0 0 0 0 0
merge "XM48/a_n125_n42#" "XM47/a_15_n42#"
merge "XM47/a_15_n42#" "XM46/a_15_n42#"
merge "XM46/a_15_n42#" "m1_15709_1756#"
merge "x9/input_stack" "x8/input_stack" -295.583 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3060 -264 0 0 0 0 -1702 -166 0 0 0 0 0 0 0 0 0 0
merge "x8/input_stack" "IN"
merge "XM48/VSUBS" "XM48/a_n33_n42#" -13656.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5308 -754 -31072 -1862 0 0 -307296 -10368 -660552 -21160 0 0 0 0
merge "XM48/a_n33_n42#" "XM47/VSUBS"
merge "XM47/VSUBS" "XM46/VSUBS"
merge "XM46/VSUBS" "XM15/VSUBS"
merge "XM15/VSUBS" "XM15/a_n73_n42#"
merge "XM15/a_n73_n42#" "XM13/VSUBS"
merge "XM13/VSUBS" "XM1/VSUBS"
merge "XM1/VSUBS" "x5[0]/VSUBS"
merge "x5[0]/VSUBS" "x2/VSS"
merge "x2/VSS" "x5[1]/VSUBS"
merge "x5[1]/VSUBS" "x3[0]/VSS"
merge "x3[0]/VSS" "x5[2]/VSUBS"
merge "x5[2]/VSUBS" "x3[1]/VSS"
merge "x3[1]/VSS" "x5[3]/VSUBS"
merge "x5[3]/VSUBS" "x4[0]/VSS"
merge "x4[0]/VSS" "x5[4]/VSUBS"
merge "x5[4]/VSUBS" "x4[1]/VSS"
merge "x4[1]/VSS" "x5[5]/VSUBS"
merge "x5[5]/VSUBS" "x4[2]/VSS"
merge "x4[2]/VSS" "x5[7]/VSUBS"
merge "x5[7]/VSUBS" "x5[6]/VSUBS"
merge "x5[6]/VSUBS" "x4[3]/VSS"
merge "x4[3]/VSS" "x7/VSS"
merge "x7/VSS" "x6/VSUBS"
merge "x6/VSUBS" "x11/VNB"
merge "x11/VNB" "x11/VGND"
merge "x11/VGND" "x10/VNB"
merge "x10/VNB" "x10/VGND"
merge "x10/VGND" "x9/vss"
merge "x9/vss" "VSS"
merge "VSS" "x8/VSUBS"
merge "x8/VSUBS" "a_9370_1712#"
merge "x10/A" "code[3]" -61.1886 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 0 0 0 0 0 0 0 0 0 0 0 0
merge "x5[0]/SW" "x5[1]/SW" -834.665 0 0 0 0 0 0 0 0 0 0 -2688 -208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2756 -212 -21344 -1664 0 0 0 0 0 0 0 0 0 0
merge "x5[1]/SW" "x5[2]/SW"
merge "x5[2]/SW" "x5[3]/SW"
merge "x5[3]/SW" "x5[4]/SW"
merge "x5[4]/SW" "x5[5]/SW"
merge "x5[5]/SW" "x5[7]/SW"
merge "x5[7]/SW" "x5[6]/SW"
merge "x5[6]/SW" "x10/Y"
merge "x10/Y" "li_9453_2146#"
merge "li_9453_2146#" "a_9453_2146#"
merge "x4[0]/SW" "x4[1]/SW" -371.337 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10580 -828 0 0 0 0 0 0 0 0 0 0
merge "x4[1]/SW" "x4[2]/SW"
merge "x4[2]/SW" "x4[3]/SW"
merge "x4[3]/SW" "code[2]"
merge "x7/SW" "x11/A" -200.424 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1537 -160 -2198 -200 0 0 0 0 0 0 0 0 0 0
merge "x11/A" "code_offset"
merge "x3[0]/SW" "x3[1]/SW" -175.89 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5244 -412 0 0 0 0 0 0 0 0 0 0
merge "x3[1]/SW" "code[1]"
merge "x2/SW" "code[0]" -87.3609 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2576 -204 0 0 0 0 0 0 0 0 0 0
