{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552397151136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552397151147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 08:25:50 2019 " "Processing started: Tue Mar 12 08:25:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552397151147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1552397151147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc GaimBoi -c GaimBoi " "Command: quartus_drc GaimBoi -c GaimBoi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1552397151147 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "TestClock 3 " "Ignored 3 assignments for entity \"TestClock\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity TestClock -sip TestClock.sip -library lib_TestClock " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity TestClock -sip TestClock.sip -library lib_TestClock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552397153076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.0 -entity TestClock -sip TestClock.sip -library lib_TestClock " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.0 -entity TestClock -sip TestClock.sip -library lib_TestClock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552397153076 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity TestClock -sip TestClock.sip -library lib_TestClock " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity TestClock -sip TestClock.sip -library lib_TestClock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552397153076 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Assistant" 0 -1 1552397153076 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Design Assistant" 0 -1 1552397154251 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552397154306 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552397154306 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552397154306 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552397154306 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1552397154306 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GaimBoi.SDC " "Synopsys Design Constraints File file not found: 'GaimBoi.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1552397154334 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Processor:IC_0\|MI " "Node: Processor:IC_0\|MI was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|altsyncram_vi13:altsyncram1\|ram_block3a56~porta_datain_reg9 Processor:IC_0\|MI " "Register RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|altsyncram_vi13:altsyncram1\|ram_block3a56~porta_datain_reg9 is being clocked by Processor:IC_0\|MI" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552397154354 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1552397154354 "|TOP|Processor:IC_0|MI"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Processor:IC_0\|ADDRESS\[14\] CLOCK_50 " "Register Processor:IC_0\|ADDRESS\[14\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552397154355 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1552397154355 "|TOP|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Processor:IC_0\|MREQ " "Node: Processor:IC_0\|MREQ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch IMC:IC_2\|IO_8\[4\]\$latch Processor:IC_0\|MREQ " "Latch IMC:IC_2\|IO_8\[4\]\$latch is being clocked by Processor:IC_0\|MREQ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552397154355 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1552397154355 "|TOP|Processor:IC_0|MREQ"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1552397154388 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1552397154480 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: IC_4\|clock_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: IC_4\|clock_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1552397154488 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1552397154488 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 17 " "(High) Rule A108: Design should not contain latches. Found 17 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|IO_8\[4\]\$latch " "Node  \"IMC:IC_2\|IO_8\[4\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|IO_8\[5\]\$latch " "Node  \"IMC:IC_2\|IO_8\[5\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|IO_8\[3\]\$latch " "Node  \"IMC:IC_2\|IO_8\[3\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|IO_8\[6\]\$latch " "Node  \"IMC:IC_2\|IO_8\[6\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|IO_8\[7\]\$latch " "Node  \"IMC:IC_2\|IO_8\[7\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|DATA\[2\]\$latch " "Node  \"IMC:IC_2\|DATA\[2\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|DATA\[3\]\$latch " "Node  \"IMC:IC_2\|DATA\[3\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|DATA\[4\]\$latch " "Node  \"IMC:IC_2\|DATA\[4\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|DATA\[5\]\$latch " "Node  \"IMC:IC_2\|DATA\[5\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|DATA\[6\]\$latch " "Node  \"IMC:IC_2\|DATA\[6\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|DATA\[7\]\$latch " "Node  \"IMC:IC_2\|DATA\[7\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|IO_8\[2\]\$latch " "Node  \"IMC:IC_2\|IO_8\[2\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|IO_8\[0\]\$latch " "Node  \"IMC:IC_2\|IO_8\[0\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|IO_8\[1\]\$latch " "Node  \"IMC:IC_2\|IO_8\[1\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|DATA\[1\]\$latch " "Node  \"IMC:IC_2\|DATA\[1\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|IO_8\[0\]_71 " "Node  \"IMC:IC_2\|IO_8\[0\]_71\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IMC:IC_2\|DATA\[0\]\$latch " "Node  \"IMC:IC_2\|DATA\[0\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155884 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1552397155884 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 2 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 2 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Design Software" 0 -1 1552397155889 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 10179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155889 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " Processor:IC_0\|MI " "Node  \"Processor:IC_0\|MI\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155889 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1552397155889 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Processor:IC_0\|MI " "Node  \"Processor:IC_0\|MI\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155892 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1552397155892 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 2 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|vcoph\[0\] " "Node  \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|vcoph\[0\]\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155901 ""} { "Warning" "WDRC_NODES_WARNING" " Processor:IC_0\|MI " "Node  \"Processor:IC_0\|MI\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155901 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1552397155901 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 104 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 104 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 10179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 10284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 10207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 10206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[5\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[5\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[6\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[6\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[9\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[9\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[11\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[11\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[12\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[12\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 541 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 " "Node  \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 645 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 10683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|DATA_IN~5 " "Node  \"Processor:IC_0\|DATA_IN~5\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " WIRE_IO\[3\]~3 " "Node  \"WIRE_IO\[3\]~3\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|WR " "Node  \"Processor:IC_0\|WR\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|\\Processor:counter\[0\] " "Node  \"Processor:IC_0\|\\Processor:counter\[0\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|\\Processor:counter\[1\] " "Node  \"Processor:IC_0\|\\Processor:counter\[1\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|Equal0~2 " "Node  \"Processor:IC_0\|Equal0~2\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 106 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|DATA_IN~0 " "Node  \"Processor:IC_0\|DATA_IN~0\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " WIRE_IO\[5\]~5 " "Node  \"WIRE_IO\[5\]~5\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|\\Processor:FLAGS\[9\] " "Node  \"Processor:IC_0\|\\Processor:FLAGS\[9\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|Equal2~1 " "Node  \"Processor:IC_0\|Equal2~1\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|\\Processor:FLAGS\[14\] " "Node  \"Processor:IC_0\|\\Processor:FLAGS\[14\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155906 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1552397155906 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1552397155906 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 " "Node  \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 645 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 10683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|DATA_IN~4 " "Node  \"Processor:IC_0\|DATA_IN~4\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|DATA_IN~5 " "Node  \"Processor:IC_0\|DATA_IN~5\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 10179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|DATA_IN~3 " "Node  \"Processor:IC_0\|DATA_IN~3\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|DATA_IN~2 " "Node  \"Processor:IC_0\|DATA_IN~2\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|Equal2~1 " "Node  \"Processor:IC_0\|Equal2~1\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " IMC:IC_2\|DATA\[3\]\$latch " "Node  \"IMC:IC_2\|DATA\[3\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " IMC:IC_2\|DATA\[5\]\$latch " "Node  \"IMC:IC_2\|DATA\[5\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " IMC:IC_2\|DATA\[0\]\$latch " "Node  \"IMC:IC_2\|DATA\[0\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " IMC:IC_2\|DATA\[6\]\$latch " "Node  \"IMC:IC_2\|DATA\[6\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " IMC:IC_2\|DATA\[7\]\$latch " "Node  \"IMC:IC_2\|DATA\[7\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " IMC:IC_2\|DATA\[1\]\$latch " "Node  \"IMC:IC_2\|DATA\[1\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " IMC:IC_2\|DATA\[4\]\$latch " "Node  \"IMC:IC_2\|DATA\[4\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[1\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[1\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[7\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[7\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[5\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[5\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[6\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[6\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[4\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[4\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[3\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[3\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[2\] " "Node  \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[2\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " IMC:IC_2\|DATA\[2\]\$latch " "Node  \"IMC:IC_2\|DATA\[2\]\$latch\"" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|DATA_IN~1 " "Node  \"Processor:IC_0\|DATA_IN~1\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|REGISTERS~23 " "Node  \"Processor:IC_0\|REGISTERS~23\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|\\Processor:FLAGS\[14\] " "Node  \"Processor:IC_0\|\\Processor:FLAGS\[14\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|DATA_IN~0 " "Node  \"Processor:IC_0\|DATA_IN~0\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 2821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|\\Processor:REG_INDEX\[2\] " "Node  \"Processor:IC_0\|\\Processor:REG_INDEX\[2\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|\\Processor:FLAGS\[9\] " "Node  \"Processor:IC_0\|\\Processor:FLAGS\[9\]\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_NODES_INFO" " Processor:IC_0\|MI " "Node  \"Processor:IC_0\|MI\"" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552397155919 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1552397155919 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1552397155919 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "154 22 " "Design Assistant information: finished post-fitting analysis of current design -- generated 154 information messages and 22 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1552397155921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 37 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552397156110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 08:25:56 2019 " "Processing ended: Tue Mar 12 08:25:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552397156110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552397156110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552397156110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1552397156110 ""}
