// Seed: 4037024887
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output tri id_2,
    input tri0 id_3
    , id_27,
    output tri id_4,
    input supply1 id_5,
    output tri id_6,
    input wire id_7,
    input tri id_8,
    output tri1 id_9,
    output tri0 id_10,
    input supply1 id_11,
    input wire id_12,
    input wire id_13,
    input wire id_14,
    input wor id_15,
    input supply1 id_16,
    input uwire id_17,
    input wire id_18,
    output uwire id_19,
    output wor id_20,
    input uwire id_21,
    input wor id_22,
    input supply0 id_23,
    input tri0 id_24,
    output supply0 id_25
);
  localparam id_28 = 1;
  assign id_25 = 1 ^ id_22;
  assign module_1.id_5 = 0;
  assign id_6 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1
    , id_9,
    input tri0 id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wire id_6,
    input supply1 id_7
);
  logic id_10;
  ;
  xor primCall (id_0, id_10, id_5, id_7);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_4,
      id_1,
      id_5,
      id_6,
      id_4,
      id_7,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_3,
      id_7,
      id_2,
      id_3,
      id_6,
      id_6,
      id_5,
      id_2,
      id_3,
      id_5,
      id_0
  );
endmodule
