// -------------------------------------------------------------
// 
// File Name: F:\MyGit_Folder\DRMTS_FunknerSchwarz\behav\Verilog\dsm_l2_sim_deci_cic_HDLgeneration\castSection.v
// Created: 2026-01-30 10:39:16
// 
// Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: castSection
// Source Path: dsm_l2_sim_deci_cic_HDLgeneration/DECIMATOR/CICDecimation/castSection
// Hierarchy Level: 2
// Model version: 17.87
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module castSection
          (gcOut_re,
           dataOut_re);


  input   signed [15:0] gcOut_re;  // sfix16_En14
  output  signed [15:0] dataOut_re;  // sfix16_En14




  assign dataOut_re = gcOut_re;

endmodule  // castSection

