

================================================================
== Vivado HLS Report for 'circ_buff_read_many128'
================================================================
* Date:           Fri Apr  2 17:20:50 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        estream_read
* Solution:       circ_buff_read_many128
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.500|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    7|  33553539|    7|  33553539|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+----------+--------------+-----------+-----------+-------------+----------+
        |                         |     Latency    |   Iteration  |  Initiation Interval  |     Trip    |          |
        |        Loop Name        | min |    max   |    Latency   |  achieved |   target  |    Count    | Pipelined|
        +-------------------------+-----+----------+--------------+-----------+-----------+-------------+----------+
        |- Loop 1                 |    8|         8|             2|          -|          -|            4|    no    |
        |- Loop 2                 |    4|         4|             1|          -|          -|            4|    no    |
        |- Loop 3                 |   44|  33553528| 11 ~ 8388382 |          -|          -|            4|    no    |
        | + gmem_read             |    0|     32775|            10|          1|          1|  0 ~ 32767  |    yes   |
        | + fifo_write_decompose  |    0|   8355586|             3|          1|          1| 0 ~ 8355585 |    yes   |
        +-------------------------+-----+----------+--------------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 2
  Pipeline-0 : II = 1, D = 10, States = { 14 15 16 17 18 19 20 21 22 23 }
  Pipeline-1 : II = 1, D = 3, States = { 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!first_load & !tmp_1)
	4  / (tmp_1 & !tmp_4) | (first_load & !tmp_4)
	36  / (tmp_1 & tmp_4) | (first_load & tmp_4)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
	37  / (exitcond1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	35  / (tmp_8)
	14  / (!tmp_8)
14 --> 
	24  / (!tmp_7)
	15  / (tmp_7)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	14  / true
24 --> 
	25  / true
25 --> 
	28  / (exitcond_flatten)
	26  / (!exitcond_flatten)
26 --> 
	27  / true
27 --> 
	25  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	4  / true
36 --> 
	36  / (!exitcond)
	37  / (exitcond)
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%input_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_V)"   --->   Operation 38 'read' 'input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %input_V_read, i32 4, i32 31)"   --->   Operation 39 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i28 %tmp to i29"   --->   Operation 40 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %gmem_read), !map !86"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fifo_out_3_V), !map !92"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fifo_out_2_V), !map !98"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fifo_out_1_V), !map !104"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fifo_out_0_V), !map !110"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %reset), !map !116"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %debug_register), !map !120"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %useable_words), !map !124"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @circ_buff_read_many1) nounwind"   --->   Operation 49 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_V = alloca [512 x i128], align 8" [./estream_read/c_src/circ_buff_read_many_128.cpp:66]   --->   Operation 50 'alloca' 'data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %gmem_read, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:37]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %debug_register, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:39]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i8]* %useable_words, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)" [./estream_read/c_src/circ_buff_read_many_128.cpp:40]   --->   Operation 53 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i8]* %useable_words, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:40]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %reset, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:41]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:42]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:43]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_out_0_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_out_1_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_out_2_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_out_3_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1"   --->   Operation 62 'load' 'first_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.65ns)   --->   "br i1 %first_load, label %._crit_edge, label %.preheader253.preheader" [./estream_read/c_src/circ_buff_read_many_128.cpp:75]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 64 [1/1] (0.65ns)   --->   "br label %.preheader253" [./estream_read/c_src/circ_buff_read_many_128.cpp:77]   --->   Operation 64 'br' <Predicate = (!first_load)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %2 ], [ 0, %.preheader253.preheader ]"   --->   Operation 65 'phi' 'i' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.58ns)   --->   "%tmp_1 = icmp eq i3 %i, -4" [./estream_read/c_src/circ_buff_read_many_128.cpp:77]   --->   Operation 66 'icmp' 'tmp_1' <Predicate = (!first_load)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 67 'speclooptripcount' 'empty_5' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.67ns)   --->   "%i_1 = add i3 %i, 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:77]   --->   Operation 68 'add' 'i_1' <Predicate = (!first_load)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %._crit_edge.loopexit, label %1" [./estream_read/c_src/circ_buff_read_many_128.cpp:77]   --->   Operation 69 'br' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = zext i3 %i to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 70 'zext' 'tmp_2' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%useable_words_addr = getelementptr [4 x i8]* %useable_words, i64 0, i64 %tmp_2" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 71 'getelementptr' 'useable_words_addr' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (0.67ns)   --->   "%useable_words_load = load volatile i8* %useable_words_addr, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 72 'load' 'useable_words_load' <Predicate = (!first_load & !tmp_1)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i3 %i to i2" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 73 'trunc' 'tmp_5' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.65ns)   --->   "br label %._crit_edge"   --->   Operation 74 'br' <Predicate = (!first_load & tmp_1)> <Delay = 0.65>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%first_flag = phi i1 [ false, %0 ], [ true, %._crit_edge.loopexit ]"   --->   Operation 75 'phi' 'first_flag' <Predicate = (tmp_1) | (first_load)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.00ns)   --->   "%reset_read = call i8 @_ssdm_op_Read.s_axilite.volatile.i8P(i8* %reset)" [./estream_read/c_src/circ_buff_read_many_128.cpp:84]   --->   Operation 76 'read' 'reset_read' <Predicate = (tmp_1) | (first_load)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 77 [1/1] (0.84ns)   --->   "%tmp_4 = icmp eq i8 %reset_read, 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:84]   --->   Operation 77 'icmp' 'tmp_4' <Predicate = (tmp_1) | (first_load)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader252.preheader, label %.preheader250.preheader" [./estream_read/c_src/circ_buff_read_many_128.cpp:84]   --->   Operation 78 'br' <Predicate = (tmp_1) | (first_load)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.65ns)   --->   "br label %.preheader250" [./estream_read/c_src/circ_buff_read_many_128.cpp:95]   --->   Operation 79 'br' <Predicate = (tmp_1 & !tmp_4) | (first_load & !tmp_4)> <Delay = 0.65>
ST_2 : Operation 80 [1/1] (0.65ns)   --->   "br label %.preheader252" [./estream_read/c_src/circ_buff_read_many_128.cpp:86]   --->   Operation 80 'br' <Predicate = (tmp_1 & tmp_4) | (first_load & tmp_4)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 0.72>
ST_3 : Operation 81 [1/2] (0.67ns)   --->   "%useable_words_load = load volatile i8* %useable_words_addr, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 81 'load' 'useable_words_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 82 [1/1] (0.72ns)   --->   "switch i2 %tmp_5, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 82 'switch' <Predicate = true> <Delay = 0.72>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "store i8 %useable_words_load, i8* @local_words_2, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 83 'store' <Predicate = (tmp_5 == 2)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %2" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 84 'br' <Predicate = (tmp_5 == 2)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "store i8 %useable_words_load, i8* @local_words_1, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 85 'store' <Predicate = (tmp_5 == 1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %2" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 86 'br' <Predicate = (tmp_5 == 1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "store i8 %useable_words_load, i8* @local_words_0, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 87 'store' <Predicate = (tmp_5 == 0)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br label %2" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 88 'br' <Predicate = (tmp_5 == 0)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "store i8 %useable_words_load, i8* @local_words_3, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 89 'store' <Predicate = (tmp_5 == 3)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %2" [./estream_read/c_src/circ_buff_read_many_128.cpp:79]   --->   Operation 90 'br' <Predicate = (tmp_5 == 3)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader253" [./estream_read/c_src/circ_buff_read_many_128.cpp:77]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.77>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%stride = phi i3 [ %stride_1, %.loopexit ], [ 0, %.preheader250.preheader ]"   --->   Operation 92 'phi' 'stride' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.58ns)   --->   "%exitcond1 = icmp eq i3 %stride, -4" [./estream_read/c_src/circ_buff_read_many_128.cpp:95]   --->   Operation 93 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 94 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.67ns)   --->   "%stride_1 = add i3 %stride, 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:95]   --->   Operation 95 'add' 'stride_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit251.loopexit, label %5" [./estream_read/c_src/circ_buff_read_many_128.cpp:95]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i3 %stride to i2" [./estream_read/c_src/circ_buff_read_many_128.cpp:95]   --->   Operation 97 'trunc' 'tmp_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%idx = call i11 @_ssdm_op_BitConcatenate.i11.i2.i6.i2.i1(i2 %tmp_14, i6 0, i2 %tmp_14, i1 false)" [./estream_read/c_src/circ_buff_read_many_128.cpp:101]   --->   Operation 98 'bitconcatenate' 'idx' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%idx_cast = zext i11 %idx to i12" [./estream_read/c_src/circ_buff_read_many_128.cpp:101]   --->   Operation 99 'zext' 'idx_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.79ns)   --->   "%tmp_9 = add i12 513, %idx_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 100 'add' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_cast = zext i12 %tmp_9 to i29" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 101 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.97ns)   --->   "%input_V2_sum = add i29 %tmp_15_cast, %tmp_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 102 'add' 'input_V2_sum' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.65ns)   --->   "br label %.loopexit251"   --->   Operation 103 'br' <Predicate = (exitcond1)> <Delay = 0.65>

State 5 <SV = 3> <Delay = 3.50>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%input_V2_sum_cast = zext i29 %input_V2_sum to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 104 'zext' 'input_V2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%gmem_read_addr = getelementptr i128* %gmem_read, i64 %input_V2_sum_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 105 'getelementptr' 'gmem_read_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [7/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 106 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 3.50>
ST_6 : Operation 107 [6/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 107 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 3.50>
ST_7 : Operation 108 [5/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 108 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 3.50>
ST_8 : Operation 109 [4/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 109 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 3.50>
ST_9 : Operation 110 [3/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 110 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 3.50>
ST_10 : Operation 111 [2/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 111 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 3.50>
ST_11 : Operation 112 [1/7] (3.50ns)   --->   "%stream_head_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 112 'readreq' 'stream_head_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 3.50>
ST_12 : Operation 113 [1/1] (3.50ns)   --->   "%stream_head_V = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %gmem_read_addr)" [./estream_read/c_src/circ_buff_read_many_128.cpp:102]   --->   Operation 113 'read' 'stream_head_V' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 3.31>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%idx_cast3 = zext i11 %idx to i17" [./estream_read/c_src/circ_buff_read_many_128.cpp:101]   --->   Operation 114 'zext' 'idx_cast3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tail_3_load = load i16* @tail_3, align 2" [aesl_mux_load.4i16P.i2:7->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 115 'load' 'tail_3_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%tail_0_load = load i16* @tail_0, align 2" [aesl_mux_load.4i16P.i2:1->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 116 'load' 'tail_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%tail_1_load = load i16* @tail_1, align 2" [aesl_mux_load.4i16P.i2:3->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 117 'load' 'tail_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%tail_2_load = load i16* @tail_2, align 2" [aesl_mux_load.4i16P.i2:5->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 118 'load' 'tail_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.44ns)   --->   "%sel_tmp_i = icmp eq i2 %tmp_14, 0" [aesl_mux_load.4i16P.i2:9->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 119 'icmp' 'sel_tmp_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, i16 %tail_0_load, i16 %tail_3_load" [aesl_mux_load.4i16P.i2:7->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 120 'select' 'sel_tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.44ns)   --->   "%sel_tmp2_i = icmp eq i2 %tmp_14, 1" [aesl_mux_load.4i16P.i2:9->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 121 'icmp' 'sel_tmp2_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.35ns) (out node of the LUT)   --->   "%sel_tmp3_i = select i1 %sel_tmp2_i, i16 %tail_1_load, i16 %sel_tmp1_i" [aesl_mux_load.4i16P.i2:7->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 122 'select' 'sel_tmp3_i' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.44ns)   --->   "%sel_tmp4_i = icmp eq i2 %tmp_14, -2" [aesl_mux_load.4i16P.i2:9->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 123 'icmp' 'sel_tmp4_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.35ns) (out node of the LUT)   --->   "%stream_tail_1 = select i1 %sel_tmp4_i, i16 %tail_2_load, i16 %sel_tmp3_i" [aesl_mux_load.4i16P.i2:7->./estream_read/c_src/circ_buff_read_many_128.cpp:103]   --->   Operation 124 'select' 'stream_tail_1' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%local_words_0_load = load i8* @local_words_0, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 125 'load' 'local_words_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%local_words_1_load = load i8* @local_words_1, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 126 'load' 'local_words_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%local_words_2_load = load i8* @local_words_2, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 127 'load' 'local_words_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%local_words_3_load = load i8* @local_words_3, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 128 'load' 'local_words_3_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.39ns)   --->   "%words = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_words_0_load, i8 %local_words_1_load, i8 %local_words_2_load, i8 %local_words_3_load, i2 %tmp_14)" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 129 'mux' 'words' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_6 = zext i16 %stream_tail_1 to i128" [./estream_read/c_src/circ_buff_read_many_128.cpp:106]   --->   Operation 130 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (1.30ns)   --->   "%tmp_8 = icmp eq i128 %tmp_6, %stream_head_V" [./estream_read/c_src/circ_buff_read_many_128.cpp:106]   --->   Operation 131 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.loopexit, label %6" [./estream_read/c_src/circ_buff_read_many_128.cpp:106]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (1.30ns)   --->   "%tmp_3 = icmp ugt i128 %stream_head_V, %tmp_6" [./estream_read/c_src/circ_buff_read_many_128.cpp:119]   --->   Operation 133 'icmp' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i128 %stream_head_V to i16" [./estream_read/c_src/circ_buff_read_many_128.cpp:121]   --->   Operation 134 'trunc' 'tmp_15' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.85ns)   --->   "%p_s = add i16 512, %tmp_15" [./estream_read/c_src/circ_buff_read_many_128.cpp:128]   --->   Operation 135 'add' 'p_s' <Predicate = (!tmp_8)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node bytes_read)   --->   "%p_pn = select i1 %tmp_3, i16 %tmp_15, i16 %p_s" [./estream_read/c_src/circ_buff_read_many_128.cpp:119]   --->   Operation 136 'select' 'p_pn' <Predicate = (!tmp_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.85ns) (out node of the LUT)   --->   "%bytes_read = sub i16 %p_pn, %stream_tail_1" [./estream_read/c_src/circ_buff_read_many_128.cpp:121]   --->   Operation 137 'sub' 'bytes_read' <Predicate = (!tmp_8)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.65ns)   --->   "br label %7" [./estream_read/c_src/circ_buff_read_many_128.cpp:132]   --->   Operation 138 'br' <Predicate = (!tmp_8)> <Delay = 0.65>

State 14 <SV = 12> <Delay = 1.82>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%val_assign = phi i16 [ %stream_tail_1, %6 ], [ %stream_tail_1_cast, %8 ]"   --->   Operation 139 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%h = phi i15 [ 0, %6 ], [ %h_1, %8 ]"   --->   Operation 140 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%h_cast = zext i15 %h to i16" [./estream_read/c_src/circ_buff_read_many_128.cpp:132]   --->   Operation 141 'zext' 'h_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (1.10ns)   --->   "%tmp_7 = icmp slt i16 %h_cast, %bytes_read" [./estream_read/c_src/circ_buff_read_many_128.cpp:132]   --->   Operation 142 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)"   --->   Operation 143 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.84ns)   --->   "%h_1 = add i15 %h, 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:132]   --->   Operation 144 'add' 'h_1' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %8, label %.preheader.preheader" [./estream_read/c_src/circ_buff_read_many_128.cpp:132]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i16 %val_assign to i17" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 146 'zext' 'tmp_14_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.85ns)   --->   "%tmp_11 = add i17 %tmp_14_cast, %idx_cast3" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 147 'add' 'tmp_11' <Predicate = (tmp_7)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i17 %tmp_11 to i29" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 148 'zext' 'tmp_13_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.97ns)   --->   "%input_V2_sum4 = add i29 %tmp_15_cast, %tmp_13_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 149 'add' 'input_V2_sum4' <Predicate = (tmp_7)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i16 %val_assign to i9" [./estream_read/c_src/circ_buff_read_many_128.cpp:138]   --->   Operation 150 'trunc' 'tmp_16' <Predicate = (tmp_7)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.77ns)   --->   "%stream_tail = add i9 1, %tmp_16" [./estream_read/c_src/circ_buff_read_many_128.cpp:138]   --->   Operation 151 'add' 'stream_tail' <Predicate = (tmp_7)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%stream_tail_1_cast = zext i9 %stream_tail to i16" [./estream_read/c_src/circ_buff_read_many_128.cpp:139]   --->   Operation 152 'zext' 'stream_tail_1_cast' <Predicate = (tmp_7)> <Delay = 0.00>

State 15 <SV = 13> <Delay = 3.50>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%input_V2_sum4_cast = zext i29 %input_V2_sum4 to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 153 'zext' 'input_V2_sum4_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%gmem_read_addr_1 = getelementptr i128* %gmem_read, i64 %input_V2_sum4_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 154 'getelementptr' 'gmem_read_addr_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_15 : Operation 155 [7/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 155 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 3.50>
ST_16 : Operation 156 [6/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 156 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 3.50>
ST_17 : Operation 157 [5/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 157 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 3.50>
ST_18 : Operation 158 [4/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 158 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 3.50>
ST_19 : Operation 159 [3/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 159 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 3.50>
ST_20 : Operation 160 [2/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 160 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 3.50>
ST_21 : Operation 161 [1/7] (3.50ns)   --->   "%gmem_read_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_read_addr_1, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 161 'readreq' 'gmem_read_load_req' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 3.50>
ST_22 : Operation 162 [1/1] (3.50ns)   --->   "%gmem_read_addr_1_rea = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %gmem_read_addr_1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 162 'read' 'gmem_read_addr_1_rea' <Predicate = (tmp_7)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 1.23>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:133]   --->   Operation 163 'specloopname' <Predicate = (tmp_7)> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2)" [./estream_read/c_src/circ_buff_read_many_128.cpp:133]   --->   Operation 164 'specregionbegin' 'tmp_s' <Predicate = (tmp_7)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:134]   --->   Operation 165 'specpipeline' <Predicate = (tmp_7)> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_10 = zext i15 %h to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 166 'zext' 'tmp_10' <Predicate = (tmp_7)> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [512 x i128]* %data_V, i64 0, i64 %tmp_10" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 167 'getelementptr' 'data_V_addr' <Predicate = (tmp_7)> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (1.23ns)   --->   "store i128 %gmem_read_addr_1_rea, i128* %data_V_addr, align 16" [./estream_read/c_src/circ_buff_read_many_128.cpp:136]   --->   Operation 168 'store' <Predicate = (tmp_7)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_s)" [./estream_read/c_src/circ_buff_read_many_128.cpp:140]   --->   Operation 169 'specregionend' 'empty_9' <Predicate = (tmp_7)> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "br label %7" [./estream_read/c_src/circ_buff_read_many_128.cpp:132]   --->   Operation 170 'br' <Predicate = (tmp_7)> <Delay = 0.00>

State 24 <SV = 13> <Delay = 2.53>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%cast = zext i16 %bytes_read to i24" [./estream_read/c_src/circ_buff_read_many_128.cpp:121]   --->   Operation 171 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%cast2 = zext i8 %words to i24" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 172 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (2.53ns) (root node of the DSP)   --->   "%bound = mul i24 %cast2, %cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 173 'mul' 'bound' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 174 [1/1] (0.65ns)   --->   "br label %9" [./estream_read/c_src/circ_buff_read_many_128.cpp:142]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.65>

State 25 <SV = 14> <Delay = 2.38>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i24 [ 0, %.preheader.preheader ], [ %indvar_flatten_next, %10 ]"   --->   Operation 175 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%h2 = phi i15 [ 0, %.preheader.preheader ], [ %temp_V_mid2_v, %10 ]" [./estream_read/c_src/circ_buff_read_many_128.cpp:144]   --->   Operation 176 'phi' 'h2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 0, %.preheader.preheader ], [ %word_V, %10 ]"   --->   Operation 177 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i4 %t_V to i8" [./estream_read/c_src/circ_buff_read_many_128.cpp:145]   --->   Operation 178 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.84ns)   --->   "%tmp_12 = icmp ult i8 %tmp_23_cast, %words" [./estream_read/c_src/circ_buff_read_many_128.cpp:145]   --->   Operation 179 'icmp' 'tmp_12' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (1.04ns)   --->   "%exitcond_flatten = icmp eq i24 %indvar_flatten, %bound" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 180 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.04> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.93ns)   --->   "%indvar_flatten_next = add i24 %indvar_flatten, 1"   --->   Operation 181 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %11, label %.preheader" [./estream_read/c_src/circ_buff_read_many_128.cpp:104]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.39ns)   --->   "%t_V_mid2 = select i1 %tmp_12, i4 %t_V, i4 0" [./estream_read/c_src/circ_buff_read_many_128.cpp:145]   --->   Operation 183 'select' 't_V_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 184 [1/1] (0.84ns)   --->   "%h_s = add i15 1, %h2" [./estream_read/c_src/circ_buff_read_many_128.cpp:142]   --->   Operation 184 'add' 'h_s' <Predicate = (!exitcond_flatten)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.29ns)   --->   "%temp_V_mid2_v = select i1 %tmp_12, i15 %h2, i15 %h_s" [./estream_read/c_src/circ_buff_read_many_128.cpp:144]   --->   Operation 185 'select' 'temp_V_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%temp_V_mid2 = zext i15 %temp_V_mid2_v to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:144]   --->   Operation 186 'zext' 'temp_V_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [512 x i128]* %data_V, i64 0, i64 %temp_V_mid2" [./estream_read/c_src/circ_buff_read_many_128.cpp:144]   --->   Operation 187 'getelementptr' 'data_V_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 188 [2/2] (1.23ns)   --->   "%data_V_load = load i128* %data_V_addr_1, align 8" [./estream_read/c_src/circ_buff_read_many_128.cpp:144]   --->   Operation 188 'load' 'data_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)" [./estream_read/c_src/circ_buff_read_many_128.cpp:146]   --->   Operation 189 'specregionbegin' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_18)" [./estream_read/c_src/circ_buff_read_many_128.cpp:150]   --->   Operation 190 'specregionend' 'empty_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.79ns)   --->   "%word_V = add i4 %t_V_mid2, 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:145]   --->   Operation 191 'add' 'word_V' <Predicate = (!exitcond_flatten)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "br label %9" [./estream_read/c_src/circ_buff_read_many_128.cpp:145]   --->   Operation 192 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 26 <SV = 15> <Delay = 2.75>
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @fifo_write_decompose)"   --->   Operation 193 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 194 [1/2] (1.23ns)   --->   "%data_V_load = load i128* %data_V_addr_1, align 8" [./estream_read/c_src/circ_buff_read_many_128.cpp:144]   --->   Operation 194 'load' 'data_V_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:146]   --->   Operation 195 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./estream_read/c_src/circ_buff_read_many_128.cpp:147]   --->   Operation 196 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_19 = trunc i4 %t_V_mid2 to i2" [./estream_read/c_src/circ_buff_read_many_128.cpp:148]   --->   Operation 197 'trunc' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%op2_assign = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 0, i8 32, i8 64, i8 96, i2 %tmp_19)" [./estream_read/c_src/circ_buff_read_many_128.cpp:148]   --->   Operation 198 'mux' 'op2_assign' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_20 = zext i8 %op2_assign to i128" [./estream_read/c_src/circ_buff_read_many_128.cpp:148]   --->   Operation 199 'zext' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (1.51ns) (out node of the LUT)   --->   "%r_V = lshr i128 %data_V_load, %tmp_20" [./estream_read/c_src/circ_buff_read_many_128.cpp:148]   --->   Operation 200 'lshr' 'r_V' <Predicate = (!exitcond_flatten)> <Delay = 1.51> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i128 %r_V to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 201 'trunc' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.72ns)   --->   "switch i2 %tmp_14, label %branch310 [
    i2 0, label %branch07
    i2 1, label %branch18
    i2 -2, label %branch29
  ]" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 202 'switch' <Predicate = (!exitcond_flatten)> <Delay = 0.72>
ST_26 : Operation 203 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_2_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 203 'write' <Predicate = (tmp_14 == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 204 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_1_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 204 'write' <Predicate = (tmp_14 == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 205 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_0_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 205 'write' <Predicate = (tmp_14 == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 206 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_3_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 206 'write' <Predicate = (tmp_14 == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 16> <Delay = 0.00>
ST_27 : Operation 207 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_2_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 207 'write' <Predicate = (tmp_14 == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 208 [1/1] (0.00ns)   --->   "br label %10" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 208 'br' <Predicate = (tmp_14 == 2)> <Delay = 0.00>
ST_27 : Operation 209 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_1_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 209 'write' <Predicate = (tmp_14 == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "br label %10" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 210 'br' <Predicate = (tmp_14 == 1)> <Delay = 0.00>
ST_27 : Operation 211 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_0_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 211 'write' <Predicate = (tmp_14 == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "br label %10" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 212 'br' <Predicate = (tmp_14 == 0)> <Delay = 0.00>
ST_27 : Operation 213 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %fifo_out_3_V, i64 %tmp_21)" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 213 'write' <Predicate = (tmp_14 == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "br label %10" [./estream_read/c_src/circ_buff_read_many_128.cpp:149]   --->   Operation 214 'br' <Predicate = (tmp_14 == 3)> <Delay = 0.00>

State 28 <SV = 15> <Delay = 1.77>
ST_28 : Operation 215 [1/1] (0.79ns)   --->   "%tmp_17 = add i12 %idx_cast, 512" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 215 'add' 'tmp_17' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i12 %tmp_17 to i29" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 216 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 217 [1/1] (0.97ns)   --->   "%input_V2_sum3 = add i29 %tmp_19_cast, %tmp_15_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 217 'add' 'input_V2_sum3' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 16> <Delay = 3.50>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "%input_V2_sum3_cast = zext i29 %input_V2_sum3 to i64" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 218 'zext' 'input_V2_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%gmem_read_addr_2 = getelementptr i128* %gmem_read, i64 %input_V2_sum3_cast" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 219 'getelementptr' 'gmem_read_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (3.50ns)   --->   "%gmem_read_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_read_addr_2, i32 1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 220 'writereq' 'gmem_read_addr_2_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 3.50>
ST_30 : Operation 221 [1/1] (0.00ns)   --->   "%p_1 = zext i16 %val_assign to i128" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 221 'zext' 'p_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 222 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %gmem_read_addr_2, i128 %p_1, i16 -1)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 222 'write' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 18> <Delay = 3.50>
ST_31 : Operation 223 [5/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 223 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 3.50>
ST_32 : Operation 224 [4/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 224 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 3.50>
ST_33 : Operation 225 [3/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 225 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 3.50>
ST_34 : Operation 226 [2/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 226 'writeresp' 'gmem_read_addr_2_res' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 22> <Delay = 3.50>
ST_35 : Operation 227 [1/5] (3.50ns)   --->   "%gmem_read_addr_2_res = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_read_addr_2)" [./estream_read/c_src/circ_buff_read_many_128.cpp:156]   --->   Operation 227 'writeresp' 'gmem_read_addr_2_res' <Predicate = (!tmp_8)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 228 [1/1] (0.72ns)   --->   "switch i2 %tmp_14, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 228 'switch' <Predicate = (!tmp_8)> <Delay = 0.72>
ST_35 : Operation 229 [1/1] (0.65ns)   --->   "store i16 %val_assign, i16* @tail_2, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 229 'store' <Predicate = (!tmp_8 & tmp_14 == 2)> <Delay = 0.65>
ST_35 : Operation 230 [1/1] (0.00ns)   --->   "br label %12" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 230 'br' <Predicate = (!tmp_8 & tmp_14 == 2)> <Delay = 0.00>
ST_35 : Operation 231 [1/1] (0.65ns)   --->   "store i16 %val_assign, i16* @tail_1, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 231 'store' <Predicate = (!tmp_8 & tmp_14 == 1)> <Delay = 0.65>
ST_35 : Operation 232 [1/1] (0.00ns)   --->   "br label %12" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 232 'br' <Predicate = (!tmp_8 & tmp_14 == 1)> <Delay = 0.00>
ST_35 : Operation 233 [1/1] (0.65ns)   --->   "store i16 %val_assign, i16* @tail_0, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 233 'store' <Predicate = (!tmp_8 & tmp_14 == 0)> <Delay = 0.65>
ST_35 : Operation 234 [1/1] (0.00ns)   --->   "br label %12" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 234 'br' <Predicate = (!tmp_8 & tmp_14 == 0)> <Delay = 0.00>
ST_35 : Operation 235 [1/1] (0.65ns)   --->   "store i16 %val_assign, i16* @tail_3, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 235 'store' <Predicate = (!tmp_8 & tmp_14 == 3)> <Delay = 0.65>
ST_35 : Operation 236 [1/1] (0.00ns)   --->   "br label %12" [./estream_read/c_src/circ_buff_read_many_128.cpp:157]   --->   Operation 236 'br' <Predicate = (!tmp_8 & tmp_14 == 3)> <Delay = 0.00>
ST_35 : Operation 237 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 237 'br' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_35 : Operation 238 [1/1] (0.00ns)   --->   "br label %.preheader250" [./estream_read/c_src/circ_buff_read_many_128.cpp:95]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 2> <Delay = 0.87>
ST_36 : Operation 239 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ %i_2, %4 ], [ 0, %.preheader252.preheader ]"   --->   Operation 239 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 240 [1/1] (0.58ns)   --->   "%exitcond = icmp eq i3 %i1, -4" [./estream_read/c_src/circ_buff_read_many_128.cpp:86]   --->   Operation 240 'icmp' 'exitcond' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 241 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 242 [1/1] (0.67ns)   --->   "%i_2 = add i3 %i1, 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:86]   --->   Operation 242 'add' 'i_2' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit251.loopexit13, label %3" [./estream_read/c_src/circ_buff_read_many_128.cpp:86]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i3 %i1 to i2" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 244 'trunc' 'tmp_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 245 [1/1] (0.72ns)   --->   "switch i2 %tmp_13, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 245 'switch' <Predicate = (!exitcond)> <Delay = 0.72>
ST_36 : Operation 246 [1/1] (0.65ns)   --->   "store i16 0, i16* @tail_2, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 246 'store' <Predicate = (!exitcond & tmp_13 == 2)> <Delay = 0.65>
ST_36 : Operation 247 [1/1] (0.00ns)   --->   "br label %4" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 247 'br' <Predicate = (!exitcond & tmp_13 == 2)> <Delay = 0.00>
ST_36 : Operation 248 [1/1] (0.65ns)   --->   "store i16 0, i16* @tail_1, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 248 'store' <Predicate = (!exitcond & tmp_13 == 1)> <Delay = 0.65>
ST_36 : Operation 249 [1/1] (0.00ns)   --->   "br label %4" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 249 'br' <Predicate = (!exitcond & tmp_13 == 1)> <Delay = 0.00>
ST_36 : Operation 250 [1/1] (0.65ns)   --->   "store i16 0, i16* @tail_0, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 250 'store' <Predicate = (!exitcond & tmp_13 == 0)> <Delay = 0.65>
ST_36 : Operation 251 [1/1] (0.00ns)   --->   "br label %4" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 251 'br' <Predicate = (!exitcond & tmp_13 == 0)> <Delay = 0.00>
ST_36 : Operation 252 [1/1] (0.65ns)   --->   "store i16 0, i16* @tail_3, align 2" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 252 'store' <Predicate = (!exitcond & tmp_13 == 3)> <Delay = 0.65>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "br label %4" [./estream_read/c_src/circ_buff_read_many_128.cpp:88]   --->   Operation 253 'br' <Predicate = (!exitcond & tmp_13 == 3)> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "br label %.preheader252" [./estream_read/c_src/circ_buff_read_many_128.cpp:86]   --->   Operation 254 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (0.65ns)   --->   "br label %.loopexit251"   --->   Operation 255 'br' <Predicate = (exitcond)> <Delay = 0.65>

State 37 <SV = 3> <Delay = 0.00>
ST_37 : Operation 256 [1/1] (0.00ns)   --->   "%first_flag_1 = phi i1 [ %first_flag, %.loopexit251.loopexit ], [ true, %.loopexit251.loopexit13 ]"   --->   Operation 256 'phi' 'first_flag_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 257 [1/1] (0.00ns)   --->   "%first_new_1 = phi i1 [ true, %.loopexit251.loopexit ], [ false, %.loopexit251.loopexit13 ]"   --->   Operation 257 'phi' 'first_new_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %first_flag_1, label %mergeST, label %.loopexit251.new"   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 259 [1/1] (0.00ns)   --->   "store i1 %first_new_1, i1* @first, align 1" [./estream_read/c_src/circ_buff_read_many_128.cpp:81]   --->   Operation 259 'store' <Predicate = (first_flag_1)> <Delay = 0.00>
ST_37 : Operation 260 [1/1] (0.00ns)   --->   "br label %.loopexit251.new"   --->   Operation 260 'br' <Predicate = (first_flag_1)> <Delay = 0.00>
ST_37 : Operation 261 [1/1] (0.00ns)   --->   "ret void" [./estream_read/c_src/circ_buff_read_many_128.cpp:161]   --->   Operation 261 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'input_V' [19]  (1 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	s_axi read on port 'reset' (./estream_read/c_src/circ_buff_read_many_128.cpp:84) [77]  (1 ns)
	'icmp' operation ('tmp_4', ./estream_read/c_src/circ_buff_read_many_128.cpp:84) [78]  (0.849 ns)
	blocking operation 0.574 ns on control path)

 <State 3>: 0.721ns
The critical path consists of the following:

 <State 4>: 1.77ns
The critical path consists of the following:
	'phi' operation ('stride') with incoming values : ('stride', ./estream_read/c_src/circ_buff_read_many_128.cpp:95) [83]  (0 ns)
	'add' operation ('tmp_9', ./estream_read/c_src/circ_buff_read_many_128.cpp:102) [93]  (0.798 ns)
	'add' operation ('input_V2_sum', ./estream_read/c_src/circ_buff_read_many_128.cpp:102) [95]  (0.975 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_read_addr', ./estream_read/c_src/circ_buff_read_many_128.cpp:102) [97]  (0 ns)
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:102) [98]  (3.5 ns)

 <State 6>: 3.5ns
The critical path consists of the following:
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:102) [98]  (3.5 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:102) [98]  (3.5 ns)

 <State 8>: 3.5ns
The critical path consists of the following:
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:102) [98]  (3.5 ns)

 <State 9>: 3.5ns
The critical path consists of the following:
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:102) [98]  (3.5 ns)

 <State 10>: 3.5ns
The critical path consists of the following:
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:102) [98]  (3.5 ns)

 <State 11>: 3.5ns
The critical path consists of the following:
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:102) [98]  (3.5 ns)

 <State 12>: 3.5ns
The critical path consists of the following:
	bus read on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:102) [99]  (3.5 ns)

 <State 13>: 3.32ns
The critical path consists of the following:
	'icmp' operation ('sel_tmp_i', aesl_mux_load.4i16P.i2:9->./estream_read/c_src/circ_buff_read_many_128.cpp:103) [104]  (0.446 ns)
	'select' operation ('sel_tmp1_i', aesl_mux_load.4i16P.i2:7->./estream_read/c_src/circ_buff_read_many_128.cpp:103) [105]  (0 ns)
	'select' operation ('sel_tmp3_i', aesl_mux_load.4i16P.i2:7->./estream_read/c_src/circ_buff_read_many_128.cpp:103) [107]  (0.357 ns)
	'select' operation ('op', aesl_mux_load.4i16P.i2:7->./estream_read/c_src/circ_buff_read_many_128.cpp:103) [109]  (0.357 ns)
	'icmp' operation ('tmp_3', ./estream_read/c_src/circ_buff_read_many_128.cpp:119) [119]  (1.3 ns)
	'select' operation ('p_pn', ./estream_read/c_src/circ_buff_read_many_128.cpp:119) [122]  (0 ns)
	'sub' operation ('bytes_read', ./estream_read/c_src/circ_buff_read_many_128.cpp:121) [123]  (0.853 ns)

 <State 14>: 1.83ns
The critical path consists of the following:
	'phi' operation ('stream_tail') with incoming values : ('op', aesl_mux_load.4i16P.i2:7->./estream_read/c_src/circ_buff_read_many_128.cpp:103) ('stream_tail_1_cast', ./estream_read/c_src/circ_buff_read_many_128.cpp:139) [126]  (0 ns)
	'add' operation ('tmp_11', ./estream_read/c_src/circ_buff_read_many_128.cpp:136) [139]  (0.853 ns)
	'add' operation ('input_V2_sum4', ./estream_read/c_src/circ_buff_read_many_128.cpp:136) [141]  (0.975 ns)

 <State 15>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_read_addr_1', ./estream_read/c_src/circ_buff_read_many_128.cpp:136) [143]  (0 ns)
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:136) [144]  (3.5 ns)

 <State 16>: 3.5ns
The critical path consists of the following:
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:136) [144]  (3.5 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:136) [144]  (3.5 ns)

 <State 18>: 3.5ns
The critical path consists of the following:
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:136) [144]  (3.5 ns)

 <State 19>: 3.5ns
The critical path consists of the following:
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:136) [144]  (3.5 ns)

 <State 20>: 3.5ns
The critical path consists of the following:
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:136) [144]  (3.5 ns)

 <State 21>: 3.5ns
The critical path consists of the following:
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:136) [144]  (3.5 ns)

 <State 22>: 3.5ns
The critical path consists of the following:
	bus read on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:136) [145]  (3.5 ns)

 <State 23>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('data_V_addr', ./estream_read/c_src/circ_buff_read_many_128.cpp:136) [146]  (0 ns)
	'store' operation (./estream_read/c_src/circ_buff_read_many_128.cpp:136) of variable 'gmem_read_addr_1_rea', ./estream_read/c_src/circ_buff_read_many_128.cpp:136 on array 'data.V', ./estream_read/c_src/circ_buff_read_many_128.cpp:66 [147]  (1.24 ns)

 <State 24>: 2.53ns
The critical path consists of the following:
	'mul' operation of DSP[156] ('bound', ./estream_read/c_src/circ_buff_read_many_128.cpp:104) [156]  (2.53 ns)

 <State 25>: 2.38ns
The critical path consists of the following:
	'phi' operation ('word.V') with incoming values : ('word.V', ./estream_read/c_src/circ_buff_read_many_128.cpp:145) [161]  (0 ns)
	'icmp' operation ('tmp_12', ./estream_read/c_src/circ_buff_read_many_128.cpp:145) [163]  (0.849 ns)
	'select' operation ('temp_V_mid2_v', ./estream_read/c_src/circ_buff_read_many_128.cpp:144) [171]  (0.294 ns)
	'getelementptr' operation ('data_V_addr_1', ./estream_read/c_src/circ_buff_read_many_128.cpp:144) [173]  (0 ns)
	'load' operation ('data_V_load', ./estream_read/c_src/circ_buff_read_many_128.cpp:144) on array 'data.V', ./estream_read/c_src/circ_buff_read_many_128.cpp:66 [174]  (1.24 ns)

 <State 26>: 2.75ns
The critical path consists of the following:
	'load' operation ('data_V_load', ./estream_read/c_src/circ_buff_read_many_128.cpp:144) on array 'data.V', ./estream_read/c_src/circ_buff_read_many_128.cpp:66 [174]  (1.24 ns)
	'lshr' operation ('r.V', ./estream_read/c_src/circ_buff_read_many_128.cpp:148) [181]  (1.52 ns)
	axis write on port 'fifo_out_2_V' (./estream_read/c_src/circ_buff_read_many_128.cpp:149) [185]  (0 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 1.77ns
The critical path consists of the following:
	'add' operation ('tmp_17', ./estream_read/c_src/circ_buff_read_many_128.cpp:156) [201]  (0.798 ns)
	'add' operation ('input_V2_sum3', ./estream_read/c_src/circ_buff_read_many_128.cpp:156) [204]  (0.975 ns)

 <State 29>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_read_addr_2', ./estream_read/c_src/circ_buff_read_many_128.cpp:156) [206]  (0 ns)
	bus request on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:156) [207]  (3.5 ns)

 <State 30>: 3.5ns
The critical path consists of the following:
	bus write on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:156) [208]  (3.5 ns)

 <State 31>: 3.5ns
The critical path consists of the following:
	bus access on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:156) [209]  (3.5 ns)

 <State 32>: 3.5ns
The critical path consists of the following:
	bus access on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:156) [209]  (3.5 ns)

 <State 33>: 3.5ns
The critical path consists of the following:
	bus access on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:156) [209]  (3.5 ns)

 <State 34>: 3.5ns
The critical path consists of the following:
	bus access on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:156) [209]  (3.5 ns)

 <State 35>: 3.5ns
The critical path consists of the following:
	bus access on port 'gmem_read' (./estream_read/c_src/circ_buff_read_many_128.cpp:156) [209]  (3.5 ns)

 <State 36>: 0.871ns
The critical path consists of the following:
	'icmp' operation ('exitcond', ./estream_read/c_src/circ_buff_read_many_128.cpp:86) [233]  (0.584 ns)
	blocking operation 0.287 ns on control path)

 <State 37>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
