// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Tue Jan  7 22:05:19 2020
// Host        : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_network_0_0_sim_netlist.v
// Design      : design_1_network_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix
   (\add_ln37_16_reg_1649_reg[9]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    \zext_ln37_21_reg_1505_reg[0]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[4]_5 ,
    \ap_CS_fsm_reg[4]_6 ,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[4]_7 ,
    D,
    \add_ln45_reg_1572_pp0_iter1_reg_reg[10]_0 ,
    \add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 ,
    \ap_CS_fsm_reg[14]_1 ,
    \ap_CS_fsm_reg[4]_8 ,
    \add_ln45_8_reg_1709_reg[0]_0 ,
    \add_ln45_8_reg_1709_reg[1]_0 ,
    \add_ln45_8_reg_1709_reg[2]_0 ,
    \add_ln45_8_reg_1709_reg[3]_0 ,
    \add_ln45_8_reg_1709_reg[4]_0 ,
    \add_ln45_8_reg_1709_reg[5]_0 ,
    \add_ln45_8_reg_1709_reg[6]_0 ,
    \add_ln45_8_reg_1709_reg[7]_0 ,
    \add_ln45_8_reg_1709_reg[8]_0 ,
    \add_ln45_8_reg_1709_reg[9]_0 ,
    \add_ln45_8_reg_1709_reg[10]_0 ,
    \add_ln45_8_reg_1709_reg[11]_0 ,
    \add_ln45_8_reg_1709_reg[12]_0 ,
    \add_ln45_8_reg_1709_reg[13]_0 ,
    \add_ln45_8_reg_1709_reg[14]_0 ,
    \add_ln45_8_reg_1709_reg[15]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    ap_clk,
    p,
    p_0,
    grp_depthwise_conv2d_fix_fu_473_ap_start_reg,
    ap_rst_n,
    Q,
    grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    grp_up_sampling2d_fix16_fu_550_input_r_ce0,
    output_r_we0,
    ram_reg_0_4,
    output_r_ce0,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_i_36_0,
    ram_reg_0_i_36_1,
    ram_reg_5,
    ram_reg_0_8,
    ram_reg_0_i_23,
    ram_reg_0_i_23_0,
    ram_reg_0_9,
    ram_reg_0_10,
    grp_max_pooling2d_fix16_fu_523_input_r_address1,
    ram_reg_0_11,
    grp_padding2d_fix16_fu_505_output_r_address1,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    grp_depthwise_conv2d_fix_2_fu_425_input_r_address1,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    P,
    ram_reg_0_i_29__0,
    ram_reg_7,
    ram_reg_7_0,
    ap_rst_n_inv);
  output [4:0]\add_ln37_16_reg_1649_reg[9]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output [0:0]\zext_ln37_21_reg_1505_reg[0]_0 ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[4]_5 ;
  output \ap_CS_fsm_reg[4]_6 ;
  output [9:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[4]_7 ;
  output [1:0]D;
  output \add_ln45_reg_1572_pp0_iter1_reg_reg[10]_0 ;
  output [9:0]\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 ;
  output \ap_CS_fsm_reg[14]_1 ;
  output \ap_CS_fsm_reg[4]_8 ;
  output \add_ln45_8_reg_1709_reg[0]_0 ;
  output \add_ln45_8_reg_1709_reg[1]_0 ;
  output \add_ln45_8_reg_1709_reg[2]_0 ;
  output \add_ln45_8_reg_1709_reg[3]_0 ;
  output \add_ln45_8_reg_1709_reg[4]_0 ;
  output \add_ln45_8_reg_1709_reg[5]_0 ;
  output \add_ln45_8_reg_1709_reg[6]_0 ;
  output \add_ln45_8_reg_1709_reg[7]_0 ;
  output \add_ln45_8_reg_1709_reg[8]_0 ;
  output \add_ln45_8_reg_1709_reg[9]_0 ;
  output \add_ln45_8_reg_1709_reg[10]_0 ;
  output \add_ln45_8_reg_1709_reg[11]_0 ;
  output \add_ln45_8_reg_1709_reg[12]_0 ;
  output \add_ln45_8_reg_1709_reg[13]_0 ;
  output \add_ln45_8_reg_1709_reg[14]_0 ;
  output \add_ln45_8_reg_1709_reg[15]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  input ap_clk;
  input [15:0]p;
  input [15:0]p_0;
  input grp_depthwise_conv2d_fix_fu_473_ap_start_reg;
  input ap_rst_n;
  input [10:0]Q;
  input grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input grp_up_sampling2d_fix16_fu_550_input_r_ce0;
  input output_r_we0;
  input ram_reg_0_4;
  input output_r_ce0;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_i_36_0;
  input ram_reg_0_i_36_1;
  input ram_reg_5;
  input ram_reg_0_8;
  input ram_reg_0_i_23;
  input ram_reg_0_i_23_0;
  input [2:0]ram_reg_0_9;
  input [2:0]ram_reg_0_10;
  input [6:0]grp_max_pooling2d_fix16_fu_523_input_r_address1;
  input ram_reg_0_11;
  input [6:0]grp_padding2d_fix16_fu_505_output_r_address1;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input [2:0]grp_depthwise_conv2d_fix_2_fu_425_input_r_address1;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input [0:0]P;
  input [0:0]ram_reg_0_i_29__0;
  input [15:0]ram_reg_7;
  input [15:0]ram_reg_7_0;
  input ap_rst_n_inv;

  wire [9:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [0:0]P;
  wire [10:0]Q;
  wire SeparableConv2D_0_w_s_ce0;
  wire SeparableConv2D_0_w_s_ce1;
  wire [9:0]add_ln23_fu_515_p2;
  wire \add_ln23_reg_1411[3]_i_2_n_5 ;
  wire \add_ln23_reg_1411[4]_i_2_n_5 ;
  wire \add_ln23_reg_1411[5]_i_2_n_5 ;
  wire \add_ln23_reg_1411[9]_i_3_n_5 ;
  wire \add_ln23_reg_1411[9]_i_4_n_5 ;
  wire \add_ln23_reg_1411[9]_i_5_n_5 ;
  wire \add_ln23_reg_1411[9]_i_6_n_5 ;
  wire [9:0]add_ln23_reg_1411_reg;
  wire [9:0]add_ln31_3_fu_955_p2;
  wire [9:0]add_ln31_3_reg_1577;
  wire add_ln31_3_reg_15770;
  wire \add_ln31_3_reg_1577[9]_i_3_n_5 ;
  wire [10:1]add_ln37_12_fu_941_p2;
  wire [10:0]add_ln37_12_reg_1562;
  wire add_ln37_12_reg_15620;
  wire \add_ln37_12_reg_1562[4]_i_2_n_5 ;
  wire \add_ln37_12_reg_1562[4]_i_3_n_5 ;
  wire \add_ln37_12_reg_1562[4]_i_4_n_5 ;
  wire \add_ln37_12_reg_1562[4]_i_5_n_5 ;
  wire \add_ln37_12_reg_1562_reg[4]_i_1_n_5 ;
  wire \add_ln37_12_reg_1562_reg[4]_i_1_n_6 ;
  wire \add_ln37_12_reg_1562_reg[4]_i_1_n_7 ;
  wire \add_ln37_12_reg_1562_reg[4]_i_1_n_8 ;
  wire \add_ln37_12_reg_1562_reg[8]_i_1_n_5 ;
  wire \add_ln37_12_reg_1562_reg[8]_i_1_n_6 ;
  wire \add_ln37_12_reg_1562_reg[8]_i_1_n_7 ;
  wire \add_ln37_12_reg_1562_reg[8]_i_1_n_8 ;
  wire [10:2]add_ln37_13_fu_945_p2;
  wire [10:0]add_ln37_13_reg_1567;
  wire \add_ln37_13_reg_1567[1]_i_1_n_5 ;
  wire \add_ln37_13_reg_1567[4]_i_2_n_5 ;
  wire \add_ln37_13_reg_1567[4]_i_3_n_5 ;
  wire \add_ln37_13_reg_1567[4]_i_4_n_5 ;
  wire \add_ln37_13_reg_1567[4]_i_5_n_5 ;
  wire \add_ln37_13_reg_1567_reg[4]_i_1_n_5 ;
  wire \add_ln37_13_reg_1567_reg[4]_i_1_n_6 ;
  wire \add_ln37_13_reg_1567_reg[4]_i_1_n_7 ;
  wire \add_ln37_13_reg_1567_reg[4]_i_1_n_8 ;
  wire \add_ln37_13_reg_1567_reg[8]_i_1_n_5 ;
  wire \add_ln37_13_reg_1567_reg[8]_i_1_n_6 ;
  wire \add_ln37_13_reg_1567_reg[8]_i_1_n_7 ;
  wire \add_ln37_13_reg_1567_reg[8]_i_1_n_8 ;
  wire [9:1]add_ln37_14_fu_1146_p2;
  wire [9:1]add_ln37_16_fu_1166_p2;
  wire [9:0]add_ln37_16_reg_1649;
  wire add_ln37_16_reg_16490;
  wire \add_ln37_16_reg_1649[4]_i_2_n_5 ;
  wire \add_ln37_16_reg_1649[4]_i_3_n_5 ;
  wire \add_ln37_16_reg_1649[4]_i_4_n_5 ;
  wire \add_ln37_16_reg_1649[4]_i_5_n_5 ;
  wire \add_ln37_16_reg_1649_reg[4]_i_1_n_5 ;
  wire \add_ln37_16_reg_1649_reg[4]_i_1_n_6 ;
  wire \add_ln37_16_reg_1649_reg[4]_i_1_n_7 ;
  wire \add_ln37_16_reg_1649_reg[4]_i_1_n_8 ;
  wire \add_ln37_16_reg_1649_reg[8]_i_1_n_5 ;
  wire \add_ln37_16_reg_1649_reg[8]_i_1_n_6 ;
  wire \add_ln37_16_reg_1649_reg[8]_i_1_n_7 ;
  wire \add_ln37_16_reg_1649_reg[8]_i_1_n_8 ;
  wire [4:0]\add_ln37_16_reg_1649_reg[9]_0 ;
  wire [4:1]add_ln37_9_reg_1547;
  wire [15:0]add_ln45_1_fu_1171_p2;
  wire [15:0]add_ln45_1_reg_1654;
  wire \add_ln45_1_reg_1654[11]_i_2_n_5 ;
  wire \add_ln45_1_reg_1654[11]_i_3_n_5 ;
  wire \add_ln45_1_reg_1654[11]_i_4_n_5 ;
  wire \add_ln45_1_reg_1654[11]_i_5_n_5 ;
  wire \add_ln45_1_reg_1654[15]_i_2_n_5 ;
  wire \add_ln45_1_reg_1654[15]_i_3_n_5 ;
  wire \add_ln45_1_reg_1654[15]_i_4_n_5 ;
  wire \add_ln45_1_reg_1654[15]_i_5_n_5 ;
  wire \add_ln45_1_reg_1654[3]_i_2_n_5 ;
  wire \add_ln45_1_reg_1654[3]_i_3_n_5 ;
  wire \add_ln45_1_reg_1654[3]_i_4_n_5 ;
  wire \add_ln45_1_reg_1654[3]_i_5_n_5 ;
  wire \add_ln45_1_reg_1654[7]_i_2_n_5 ;
  wire \add_ln45_1_reg_1654[7]_i_3_n_5 ;
  wire \add_ln45_1_reg_1654[7]_i_4_n_5 ;
  wire \add_ln45_1_reg_1654[7]_i_5_n_5 ;
  wire \add_ln45_1_reg_1654_reg[11]_i_1_n_5 ;
  wire \add_ln45_1_reg_1654_reg[11]_i_1_n_6 ;
  wire \add_ln45_1_reg_1654_reg[11]_i_1_n_7 ;
  wire \add_ln45_1_reg_1654_reg[11]_i_1_n_8 ;
  wire \add_ln45_1_reg_1654_reg[15]_i_1_n_6 ;
  wire \add_ln45_1_reg_1654_reg[15]_i_1_n_7 ;
  wire \add_ln45_1_reg_1654_reg[15]_i_1_n_8 ;
  wire \add_ln45_1_reg_1654_reg[3]_i_1_n_5 ;
  wire \add_ln45_1_reg_1654_reg[3]_i_1_n_6 ;
  wire \add_ln45_1_reg_1654_reg[3]_i_1_n_7 ;
  wire \add_ln45_1_reg_1654_reg[3]_i_1_n_8 ;
  wire \add_ln45_1_reg_1654_reg[7]_i_1_n_5 ;
  wire \add_ln45_1_reg_1654_reg[7]_i_1_n_6 ;
  wire \add_ln45_1_reg_1654_reg[7]_i_1_n_7 ;
  wire \add_ln45_1_reg_1654_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln45_3_fu_1223_p2;
  wire [15:0]add_ln45_3_reg_1684;
  wire add_ln45_3_reg_16840;
  wire \add_ln45_3_reg_1684[11]_i_2_n_5 ;
  wire \add_ln45_3_reg_1684[11]_i_3_n_5 ;
  wire \add_ln45_3_reg_1684[11]_i_4_n_5 ;
  wire \add_ln45_3_reg_1684[11]_i_5_n_5 ;
  wire \add_ln45_3_reg_1684[11]_i_6_n_5 ;
  wire \add_ln45_3_reg_1684[11]_i_7_n_5 ;
  wire \add_ln45_3_reg_1684[11]_i_8_n_5 ;
  wire \add_ln45_3_reg_1684[11]_i_9_n_5 ;
  wire \add_ln45_3_reg_1684[15]_i_2_n_5 ;
  wire \add_ln45_3_reg_1684[15]_i_3_n_5 ;
  wire \add_ln45_3_reg_1684[15]_i_4_n_5 ;
  wire \add_ln45_3_reg_1684[15]_i_5_n_5 ;
  wire \add_ln45_3_reg_1684[15]_i_6_n_5 ;
  wire \add_ln45_3_reg_1684[15]_i_7_n_5 ;
  wire \add_ln45_3_reg_1684[15]_i_8_n_5 ;
  wire \add_ln45_3_reg_1684[3]_i_2_n_5 ;
  wire \add_ln45_3_reg_1684[3]_i_3_n_5 ;
  wire \add_ln45_3_reg_1684[3]_i_4_n_5 ;
  wire \add_ln45_3_reg_1684[3]_i_5_n_5 ;
  wire \add_ln45_3_reg_1684[3]_i_6_n_5 ;
  wire \add_ln45_3_reg_1684[3]_i_7_n_5 ;
  wire \add_ln45_3_reg_1684[3]_i_8_n_5 ;
  wire \add_ln45_3_reg_1684[7]_i_2_n_5 ;
  wire \add_ln45_3_reg_1684[7]_i_3_n_5 ;
  wire \add_ln45_3_reg_1684[7]_i_4_n_5 ;
  wire \add_ln45_3_reg_1684[7]_i_5_n_5 ;
  wire \add_ln45_3_reg_1684[7]_i_6_n_5 ;
  wire \add_ln45_3_reg_1684[7]_i_7_n_5 ;
  wire \add_ln45_3_reg_1684[7]_i_8_n_5 ;
  wire \add_ln45_3_reg_1684[7]_i_9_n_5 ;
  wire \add_ln45_3_reg_1684_reg[11]_i_1_n_5 ;
  wire \add_ln45_3_reg_1684_reg[11]_i_1_n_6 ;
  wire \add_ln45_3_reg_1684_reg[11]_i_1_n_7 ;
  wire \add_ln45_3_reg_1684_reg[11]_i_1_n_8 ;
  wire \add_ln45_3_reg_1684_reg[15]_i_1_n_6 ;
  wire \add_ln45_3_reg_1684_reg[15]_i_1_n_7 ;
  wire \add_ln45_3_reg_1684_reg[15]_i_1_n_8 ;
  wire \add_ln45_3_reg_1684_reg[3]_i_1_n_5 ;
  wire \add_ln45_3_reg_1684_reg[3]_i_1_n_6 ;
  wire \add_ln45_3_reg_1684_reg[3]_i_1_n_7 ;
  wire \add_ln45_3_reg_1684_reg[3]_i_1_n_8 ;
  wire \add_ln45_3_reg_1684_reg[7]_i_1_n_5 ;
  wire \add_ln45_3_reg_1684_reg[7]_i_1_n_6 ;
  wire \add_ln45_3_reg_1684_reg[7]_i_1_n_7 ;
  wire \add_ln45_3_reg_1684_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln45_4_fu_1262_p2;
  wire [15:0]add_ln45_4_reg_1699;
  wire \add_ln45_4_reg_1699[11]_i_2_n_5 ;
  wire \add_ln45_4_reg_1699[11]_i_3_n_5 ;
  wire \add_ln45_4_reg_1699[11]_i_4_n_5 ;
  wire \add_ln45_4_reg_1699[11]_i_5_n_5 ;
  wire \add_ln45_4_reg_1699[15]_i_2_n_5 ;
  wire \add_ln45_4_reg_1699[15]_i_3_n_5 ;
  wire \add_ln45_4_reg_1699[15]_i_4_n_5 ;
  wire \add_ln45_4_reg_1699[15]_i_5_n_5 ;
  wire \add_ln45_4_reg_1699[3]_i_2_n_5 ;
  wire \add_ln45_4_reg_1699[3]_i_3_n_5 ;
  wire \add_ln45_4_reg_1699[3]_i_4_n_5 ;
  wire \add_ln45_4_reg_1699[3]_i_5_n_5 ;
  wire \add_ln45_4_reg_1699[7]_i_2_n_5 ;
  wire \add_ln45_4_reg_1699[7]_i_3_n_5 ;
  wire \add_ln45_4_reg_1699[7]_i_4_n_5 ;
  wire \add_ln45_4_reg_1699[7]_i_5_n_5 ;
  wire \add_ln45_4_reg_1699_reg[11]_i_1_n_5 ;
  wire \add_ln45_4_reg_1699_reg[11]_i_1_n_6 ;
  wire \add_ln45_4_reg_1699_reg[11]_i_1_n_7 ;
  wire \add_ln45_4_reg_1699_reg[11]_i_1_n_8 ;
  wire \add_ln45_4_reg_1699_reg[15]_i_1_n_6 ;
  wire \add_ln45_4_reg_1699_reg[15]_i_1_n_7 ;
  wire \add_ln45_4_reg_1699_reg[15]_i_1_n_8 ;
  wire \add_ln45_4_reg_1699_reg[3]_i_1_n_5 ;
  wire \add_ln45_4_reg_1699_reg[3]_i_1_n_6 ;
  wire \add_ln45_4_reg_1699_reg[3]_i_1_n_7 ;
  wire \add_ln45_4_reg_1699_reg[3]_i_1_n_8 ;
  wire \add_ln45_4_reg_1699_reg[7]_i_1_n_5 ;
  wire \add_ln45_4_reg_1699_reg[7]_i_1_n_6 ;
  wire \add_ln45_4_reg_1699_reg[7]_i_1_n_7 ;
  wire \add_ln45_4_reg_1699_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln45_8_fu_1296_p2;
  wire add_ln45_8_reg_17090;
  wire \add_ln45_8_reg_1709[11]_i_11_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_12_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_13_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_14_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_15_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_16_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_17_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_18_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_2_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_3_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_4_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_5_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_6_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_7_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_8_n_5 ;
  wire \add_ln45_8_reg_1709[11]_i_9_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_12_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_13_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_14_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_15_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_16_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_17_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_18_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_19_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_20_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_21_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_22_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_23_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_24_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_25_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_26_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_3_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_4_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_5_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_6_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_7_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_8_n_5 ;
  wire \add_ln45_8_reg_1709[15]_i_9_n_5 ;
  wire \add_ln45_8_reg_1709[3]_i_2_n_5 ;
  wire \add_ln45_8_reg_1709[3]_i_3_n_5 ;
  wire \add_ln45_8_reg_1709[3]_i_4_n_5 ;
  wire \add_ln45_8_reg_1709[3]_i_5_n_5 ;
  wire \add_ln45_8_reg_1709[3]_i_6_n_5 ;
  wire \add_ln45_8_reg_1709[3]_i_7_n_5 ;
  wire \add_ln45_8_reg_1709[3]_i_8_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_11_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_12_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_13_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_14_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_15_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_16_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_17_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_2_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_3_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_4_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_5_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_6_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_7_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_8_n_5 ;
  wire \add_ln45_8_reg_1709[7]_i_9_n_5 ;
  wire \add_ln45_8_reg_1709_reg[0]_0 ;
  wire \add_ln45_8_reg_1709_reg[10]_0 ;
  wire \add_ln45_8_reg_1709_reg[11]_0 ;
  wire \add_ln45_8_reg_1709_reg[11]_i_10_n_10 ;
  wire \add_ln45_8_reg_1709_reg[11]_i_10_n_11 ;
  wire \add_ln45_8_reg_1709_reg[11]_i_10_n_12 ;
  wire \add_ln45_8_reg_1709_reg[11]_i_10_n_5 ;
  wire \add_ln45_8_reg_1709_reg[11]_i_10_n_6 ;
  wire \add_ln45_8_reg_1709_reg[11]_i_10_n_7 ;
  wire \add_ln45_8_reg_1709_reg[11]_i_10_n_8 ;
  wire \add_ln45_8_reg_1709_reg[11]_i_10_n_9 ;
  wire \add_ln45_8_reg_1709_reg[11]_i_1_n_5 ;
  wire \add_ln45_8_reg_1709_reg[11]_i_1_n_6 ;
  wire \add_ln45_8_reg_1709_reg[11]_i_1_n_7 ;
  wire \add_ln45_8_reg_1709_reg[11]_i_1_n_8 ;
  wire \add_ln45_8_reg_1709_reg[12]_0 ;
  wire \add_ln45_8_reg_1709_reg[13]_0 ;
  wire \add_ln45_8_reg_1709_reg[14]_0 ;
  wire \add_ln45_8_reg_1709_reg[15]_0 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_10_n_10 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_10_n_11 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_10_n_12 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_10_n_6 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_10_n_7 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_10_n_8 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_10_n_9 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_11_n_10 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_11_n_11 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_11_n_12 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_11_n_5 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_11_n_6 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_11_n_7 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_11_n_8 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_11_n_9 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_2_n_6 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_2_n_7 ;
  wire \add_ln45_8_reg_1709_reg[15]_i_2_n_8 ;
  wire \add_ln45_8_reg_1709_reg[1]_0 ;
  wire \add_ln45_8_reg_1709_reg[2]_0 ;
  wire \add_ln45_8_reg_1709_reg[3]_0 ;
  wire \add_ln45_8_reg_1709_reg[3]_i_1_n_5 ;
  wire \add_ln45_8_reg_1709_reg[3]_i_1_n_6 ;
  wire \add_ln45_8_reg_1709_reg[3]_i_1_n_7 ;
  wire \add_ln45_8_reg_1709_reg[3]_i_1_n_8 ;
  wire \add_ln45_8_reg_1709_reg[4]_0 ;
  wire \add_ln45_8_reg_1709_reg[5]_0 ;
  wire \add_ln45_8_reg_1709_reg[6]_0 ;
  wire \add_ln45_8_reg_1709_reg[7]_0 ;
  wire \add_ln45_8_reg_1709_reg[7]_i_10_n_10 ;
  wire \add_ln45_8_reg_1709_reg[7]_i_10_n_11 ;
  wire \add_ln45_8_reg_1709_reg[7]_i_10_n_12 ;
  wire \add_ln45_8_reg_1709_reg[7]_i_10_n_5 ;
  wire \add_ln45_8_reg_1709_reg[7]_i_10_n_6 ;
  wire \add_ln45_8_reg_1709_reg[7]_i_10_n_7 ;
  wire \add_ln45_8_reg_1709_reg[7]_i_10_n_8 ;
  wire \add_ln45_8_reg_1709_reg[7]_i_10_n_9 ;
  wire \add_ln45_8_reg_1709_reg[7]_i_1_n_5 ;
  wire \add_ln45_8_reg_1709_reg[7]_i_1_n_6 ;
  wire \add_ln45_8_reg_1709_reg[7]_i_1_n_7 ;
  wire \add_ln45_8_reg_1709_reg[7]_i_1_n_8 ;
  wire \add_ln45_8_reg_1709_reg[8]_0 ;
  wire \add_ln45_8_reg_1709_reg[9]_0 ;
  wire [10:0]add_ln45_fu_950_p2;
  wire [10:0]add_ln45_reg_1572;
  wire \add_ln45_reg_1572[10]_i_2_n_5 ;
  wire \add_ln45_reg_1572[10]_i_3_n_5 ;
  wire \add_ln45_reg_1572[10]_i_4_n_5 ;
  wire \add_ln45_reg_1572[10]_i_5_n_5 ;
  wire \add_ln45_reg_1572[10]_i_6_n_5 ;
  wire \add_ln45_reg_1572[10]_i_7_n_5 ;
  wire \add_ln45_reg_1572[10]_i_8_n_5 ;
  wire \add_ln45_reg_1572[3]_i_2_n_5 ;
  wire \add_ln45_reg_1572[3]_i_3_n_5 ;
  wire \add_ln45_reg_1572[3]_i_4_n_5 ;
  wire \add_ln45_reg_1572[3]_i_5_n_5 ;
  wire \add_ln45_reg_1572[3]_i_6_n_5 ;
  wire \add_ln45_reg_1572[3]_i_7_n_5 ;
  wire \add_ln45_reg_1572[7]_i_10_n_5 ;
  wire \add_ln45_reg_1572[7]_i_11_n_5 ;
  wire \add_ln45_reg_1572[7]_i_2_n_5 ;
  wire \add_ln45_reg_1572[7]_i_3_n_5 ;
  wire \add_ln45_reg_1572[7]_i_4_n_5 ;
  wire \add_ln45_reg_1572[7]_i_5_n_5 ;
  wire \add_ln45_reg_1572[7]_i_6_n_5 ;
  wire \add_ln45_reg_1572[7]_i_7_n_5 ;
  wire \add_ln45_reg_1572[7]_i_8_n_5 ;
  wire \add_ln45_reg_1572[7]_i_9_n_5 ;
  wire \add_ln45_reg_1572_pp0_iter1_reg_reg[10]_0 ;
  wire [9:0]\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 ;
  wire \add_ln45_reg_1572_reg[10]_i_1_n_7 ;
  wire \add_ln45_reg_1572_reg[10]_i_1_n_8 ;
  wire \add_ln45_reg_1572_reg[3]_i_1_n_5 ;
  wire \add_ln45_reg_1572_reg[3]_i_1_n_6 ;
  wire \add_ln45_reg_1572_reg[3]_i_1_n_7 ;
  wire \add_ln45_reg_1572_reg[3]_i_1_n_8 ;
  wire \add_ln45_reg_1572_reg[7]_i_1_n_5 ;
  wire \add_ln45_reg_1572_reg[7]_i_1_n_6 ;
  wire \add_ln45_reg_1572_reg[7]_i_1_n_7 ;
  wire \add_ln45_reg_1572_reg[7]_i_1_n_8 ;
  wire and_ln23_reg_1449;
  wire and_ln23_reg_14490;
  wire \and_ln23_reg_1449[0]_i_2_n_5 ;
  wire \and_ln23_reg_1449[0]_i_3_n_5 ;
  wire \and_ln23_reg_1449_reg[0]_i_1_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[14]_1 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[4]_5 ;
  wire \ap_CS_fsm_reg[4]_6 ;
  wire \ap_CS_fsm_reg[4]_7 ;
  wire \ap_CS_fsm_reg[4]_8 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [6:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_phi_mux_indvar_flatten80_phi_fu_269_p41;
  wire [0:0]ap_phi_mux_out_h_0_phi_fu_304_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce04;
  wire [9:1]data1;
  wire data4;
  wire grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1;
  wire [2:0]grp_depthwise_conv2d_fix_2_fu_425_input_r_address1;
  wire grp_depthwise_conv2d_fix_fu_473_ap_done;
  wire grp_depthwise_conv2d_fix_fu_473_ap_ready;
  wire grp_depthwise_conv2d_fix_fu_473_ap_start_reg;
  wire [7:0]grp_depthwise_conv2d_fix_fu_473_input_r_address0;
  wire [13:13]grp_depthwise_conv2d_fix_fu_473_input_r_address1;
  wire grp_depthwise_conv2d_fix_fu_473_input_r_ce1;
  wire [13:13]grp_depthwise_conv2d_fix_fu_473_output_r_address0;
  wire grp_depthwise_conv2d_fix_fu_473_output_r_ce0;
  wire [15:0]grp_depthwise_conv2d_fix_fu_473_output_r_d0;
  wire [6:0]grp_max_pooling2d_fix16_fu_523_input_r_address1;
  wire [6:0]grp_padding2d_fix16_fu_505_output_r_address1;
  wire grp_up_sampling2d_fix16_fu_550_input_r_ce0;
  wire icmp_ln23_fu_509_p2;
  wire \icmp_ln23_reg_1407[0]_i_2_n_5 ;
  wire \icmp_ln23_reg_1407[0]_i_3_n_5 ;
  wire \icmp_ln23_reg_1407[0]_i_4_n_5 ;
  wire \icmp_ln23_reg_1407[0]_i_5_n_5 ;
  wire \icmp_ln23_reg_1407[0]_i_6_n_5 ;
  wire \icmp_ln23_reg_1407[0]_i_7_n_5 ;
  wire \icmp_ln23_reg_1407[0]_i_8_n_5 ;
  wire \icmp_ln23_reg_1407[0]_i_9_n_5 ;
  wire \icmp_ln23_reg_1407_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln23_reg_1407_reg_n_5_[0] ;
  wire icmp_ln31_fu_521_p2;
  wire icmp_ln31_reg_1416;
  wire indvar_flatten80_reg_265;
  wire \indvar_flatten80_reg_265_reg_n_5_[0] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[1] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[2] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[3] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[4] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[5] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[6] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[7] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[8] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[9] ;
  wire [9:0]indvar_flatten_reg_288;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_10;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_11;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_12;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_13;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_14;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_15;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_16;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_17;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_18;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_19;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_20;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_21;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_23;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_24;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_25;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_26;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_27;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_28;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_29;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_30;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_31;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_32;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_33;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_34;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_35;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_37;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_5;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_6;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_7;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_8;
  wire network_mul_mul_16s_13s_29_1_1_U6_n_9;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_10;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_11;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_12;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_13;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_14;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_15;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_16;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_17;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_18;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_19;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_20;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_23;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_24;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_25;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_26;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_27;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_28;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_29;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_30;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_31;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_32;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_33;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_34;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_35;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_36;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_37;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_38;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_5;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_6;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_7;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_8;
  wire network_mul_mul_16s_13s_29_1_1_U7_n_9;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_10;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_11;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_12;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_13;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_14;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_15;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_16;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_17;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_18;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_19;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_20;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_5;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_6;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_7;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_8;
  wire network_mul_mul_16s_13s_29_1_1_U8_n_9;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_10;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_11;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_12;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_13;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_14;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_15;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_16;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_17;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_18;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_19;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_20;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_5;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_6;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_7;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_8;
  wire network_mul_mul_16s_13s_29_1_1_U9_n_9;
  wire [0:0]or_ln26_1_fu_1086_p3;
  wire \out_d_0_reg_276[0]_i_1_n_5 ;
  wire [4:0]out_h_0_reg_300;
  wire [0:0]out_h_fu_571_p2;
  wire \out_h_reg_1459[1]_i_1_n_5 ;
  wire \out_h_reg_1459[2]_i_1_n_5 ;
  wire \out_h_reg_1459[3]_i_1_n_5 ;
  wire \out_h_reg_1459[3]_i_2_n_5 ;
  wire \out_h_reg_1459[4]_i_1_n_5 ;
  wire \out_h_reg_1459[4]_i_2_n_5 ;
  wire [4:0]out_w_0_mid2_fu_640_p3;
  wire out_w_0_mid2_reg_14870;
  wire [4:0]out_w_0_reg_311;
  wire [4:0]out_w_reg_1516;
  wire out_w_reg_15160;
  wire \out_w_reg_1516[4]_i_3_n_5 ;
  wire output_r_ce0;
  wire output_r_we0;
  wire [15:0]p;
  wire [15:0]p_0;
  wire [8:1]p_0_in;
  wire p_11_in;
  wire p_7_in;
  wire [5:5]p_shl13_cast_mid170_c_fu_832_p1;
  wire [9:5]p_shl19_cast_mid1_fu_655_p1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [2:0]ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire [2:0]ram_reg_0_9;
  wire ram_reg_0_i_111_n_5;
  wire ram_reg_0_i_114_n_5;
  wire ram_reg_0_i_117_n_5;
  wire ram_reg_0_i_120_n_5;
  wire ram_reg_0_i_129_n_5;
  wire ram_reg_0_i_132_n_5;
  wire ram_reg_0_i_147_n_5;
  wire ram_reg_0_i_23;
  wire ram_reg_0_i_23_0;
  wire ram_reg_0_i_259_n_5;
  wire ram_reg_0_i_261_n_5;
  wire ram_reg_0_i_261_n_6;
  wire ram_reg_0_i_261_n_7;
  wire ram_reg_0_i_261_n_8;
  wire ram_reg_0_i_262_n_5;
  wire ram_reg_0_i_265_n_5;
  wire ram_reg_0_i_267_n_5;
  wire ram_reg_0_i_269_n_5;
  wire ram_reg_0_i_272_n_5;
  wire ram_reg_0_i_272_n_6;
  wire ram_reg_0_i_272_n_7;
  wire ram_reg_0_i_272_n_8;
  wire ram_reg_0_i_273_n_5;
  wire ram_reg_0_i_275_n_5;
  wire ram_reg_0_i_277_n_5;
  wire ram_reg_0_i_279_n_5;
  wire ram_reg_0_i_296_n_5;
  wire ram_reg_0_i_297_n_5;
  wire [0:0]ram_reg_0_i_29__0;
  wire ram_reg_0_i_342_n_5;
  wire ram_reg_0_i_343_n_5;
  wire ram_reg_0_i_346_n_5;
  wire ram_reg_0_i_346_n_6;
  wire ram_reg_0_i_346_n_7;
  wire ram_reg_0_i_346_n_8;
  wire ram_reg_0_i_347_n_5;
  wire ram_reg_0_i_353_n_5;
  wire ram_reg_0_i_36_0;
  wire ram_reg_0_i_36_1;
  wire ram_reg_0_i_36_n_5;
  wire ram_reg_0_i_370_n_5;
  wire ram_reg_0_i_374_n_5;
  wire ram_reg_0_i_385_n_5;
  wire ram_reg_0_i_385_n_6;
  wire ram_reg_0_i_385_n_7;
  wire ram_reg_0_i_385_n_8;
  wire ram_reg_0_i_386_n_5;
  wire ram_reg_0_i_393_n_5;
  wire ram_reg_0_i_394_n_5;
  wire ram_reg_0_i_409_n_5;
  wire ram_reg_0_i_413_n_5;
  wire ram_reg_0_i_424_n_5;
  wire ram_reg_0_i_425_n_7;
  wire ram_reg_0_i_426_n_7;
  wire ram_reg_0_i_441_n_5;
  wire ram_reg_0_i_441_n_6;
  wire ram_reg_0_i_441_n_7;
  wire ram_reg_0_i_441_n_8;
  wire ram_reg_0_i_442_n_5;
  wire ram_reg_0_i_442_n_6;
  wire ram_reg_0_i_442_n_7;
  wire ram_reg_0_i_442_n_8;
  wire ram_reg_0_i_447_n_5;
  wire ram_reg_0_i_448_n_5;
  wire ram_reg_0_i_449_n_5;
  wire ram_reg_0_i_451_n_5;
  wire ram_reg_0_i_451_n_6;
  wire ram_reg_0_i_451_n_7;
  wire ram_reg_0_i_451_n_8;
  wire ram_reg_0_i_452_n_5;
  wire ram_reg_0_i_452_n_6;
  wire ram_reg_0_i_452_n_7;
  wire ram_reg_0_i_452_n_8;
  wire ram_reg_0_i_500_n_5;
  wire ram_reg_0_i_501_n_7;
  wire ram_reg_0_i_502_n_7;
  wire ram_reg_0_i_503_n_5;
  wire ram_reg_0_i_509_n_5;
  wire ram_reg_0_i_509_n_6;
  wire ram_reg_0_i_509_n_7;
  wire ram_reg_0_i_509_n_8;
  wire ram_reg_0_i_510_n_5;
  wire ram_reg_0_i_510_n_6;
  wire ram_reg_0_i_510_n_7;
  wire ram_reg_0_i_510_n_8;
  wire ram_reg_0_i_515_n_5;
  wire ram_reg_0_i_516_n_5;
  wire ram_reg_0_i_517_n_5;
  wire ram_reg_0_i_519_n_5;
  wire ram_reg_0_i_519_n_6;
  wire ram_reg_0_i_519_n_7;
  wire ram_reg_0_i_519_n_8;
  wire ram_reg_0_i_520_n_5;
  wire ram_reg_0_i_520_n_6;
  wire ram_reg_0_i_520_n_7;
  wire ram_reg_0_i_520_n_8;
  wire ram_reg_0_i_533_n_5;
  wire ram_reg_0_i_538_n_5;
  wire ram_reg_0_i_539_n_5;
  wire ram_reg_0_i_540_n_5;
  wire ram_reg_0_i_541_n_5;
  wire ram_reg_0_i_542_n_5;
  wire ram_reg_0_i_543_n_5;
  wire ram_reg_0_i_544_n_5;
  wire ram_reg_0_i_545_n_5;
  wire ram_reg_0_i_546_n_5;
  wire ram_reg_0_i_547_n_5;
  wire ram_reg_0_i_548_n_5;
  wire ram_reg_0_i_549_n_5;
  wire ram_reg_0_i_587_n_5;
  wire ram_reg_0_i_588_n_5;
  wire ram_reg_0_i_589_n_5;
  wire ram_reg_0_i_590_n_5;
  wire ram_reg_0_i_591_n_5;
  wire ram_reg_0_i_593_n_5;
  wire ram_reg_0_i_594_n_5;
  wire ram_reg_0_i_595_n_5;
  wire ram_reg_0_i_597_n_5;
  wire ram_reg_0_i_598_n_5;
  wire ram_reg_0_i_599_n_5;
  wire ram_reg_0_i_600_n_5;
  wire ram_reg_0_i_601_n_5;
  wire ram_reg_0_i_602_n_5;
  wire ram_reg_0_i_603_n_5;
  wire ram_reg_0_i_97__0_n_5;
  wire ram_reg_5;
  wire [15:0]ram_reg_7;
  wire [15:0]ram_reg_7_0;
  wire reg_3230;
  wire reg_3310;
  wire reg_339210_out;
  wire select_ln23_17_reg_1467_reg;
  wire select_ln23_19_fu_784_p3;
  wire select_ln23_23_reg_1542;
  wire \select_ln23_23_reg_1542[0]_i_1_n_5 ;
  wire \select_ln23_23_reg_1542[0]_i_2_n_5 ;
  wire [0:0]select_ln23_fu_527_p3;
  wire [4:0]select_ln23_reg_1432;
  wire \select_ln23_reg_1432[1]_i_1_n_5 ;
  wire \select_ln23_reg_1432[2]_i_1_n_5 ;
  wire \select_ln23_reg_1432[3]_i_1_n_5 ;
  wire \select_ln23_reg_1432[4]_i_1_n_5 ;
  wire \select_ln23_reg_1432[4]_i_2_n_5 ;
  wire \select_ln26_reg_1382[0]_i_1_n_5 ;
  wire \select_ln26_reg_1382[1]_i_1_n_5 ;
  wire \select_ln26_reg_1382_reg_n_5_[0] ;
  wire \select_ln26_reg_1382_reg_n_5_[1] ;
  wire select_ln31_8_reg_1659;
  wire \select_ln31_8_reg_1659_reg_n_5_[0] ;
  wire \select_ln31_8_reg_1659_reg_n_5_[1] ;
  wire \select_ln31_8_reg_1659_reg_n_5_[2] ;
  wire \select_ln31_8_reg_1659_reg_n_5_[3] ;
  wire \select_ln31_8_reg_1659_reg_n_5_[4] ;
  wire \select_ln31_8_reg_1659_reg_n_5_[5] ;
  wire \select_ln31_8_reg_1659_reg_n_5_[6] ;
  wire \select_ln31_8_reg_1659_reg_n_5_[7] ;
  wire \select_ln31_8_reg_1659_reg_n_5_[8] ;
  wire \select_ln31_8_reg_1659_reg_n_5_[9] ;
  wire [4:0]select_ln31_fu_1106_p3;
  wire [4:0]select_ln31_reg_1624;
  wire [9:1]sext_ln37_11_fu_735_p1;
  wire [9:1]sext_ln37_13_fu_760_p1;
  wire [9:2]sext_ln37_15_fu_919_p1;
  wire [9:1]sext_ln37_17_fu_932_p1;
  wire [9:3]tmp10_0_0_fu_399_p2;
  wire [9:1]tmp10_0_0_mid2_fu_676_p3;
  wire \tmp10_0_0_mid2_reg_1493[4]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1493[5]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1493[6]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1493[7]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1493[9]_i_2_n_5 ;
  wire [8:0]tmp10_0_0_mid2_reg_1493_reg;
  wire \tmp10_0_0_reg_1387[4]_i_1_n_5 ;
  wire \tmp10_0_0_reg_1387[6]_i_1_n_5 ;
  wire \tmp10_0_0_reg_1387[8]_i_1_n_5 ;
  wire \tmp10_0_0_reg_1387_reg_n_5_[1] ;
  wire \tmp10_0_0_reg_1387_reg_n_5_[2] ;
  wire \tmp10_0_0_reg_1387_reg_n_5_[3] ;
  wire \tmp10_0_0_reg_1387_reg_n_5_[4] ;
  wire \tmp10_0_0_reg_1387_reg_n_5_[5] ;
  wire \tmp10_0_0_reg_1387_reg_n_5_[6] ;
  wire \tmp10_0_0_reg_1387_reg_n_5_[7] ;
  wire \tmp10_0_0_reg_1387_reg_n_5_[8] ;
  wire \tmp10_0_0_reg_1387_reg_n_5_[9] ;
  wire [9:2]tmp10_1_0_fu_435_p2;
  wire [9:1]tmp10_1_0_mid2_fu_718_p3;
  wire \tmp10_1_0_mid2_reg_1498[5]_i_2_n_5 ;
  wire \tmp10_1_0_mid2_reg_1498[8]_i_2_n_5 ;
  wire \tmp10_1_0_mid2_reg_1498[9]_i_1_n_5 ;
  wire [8:0]tmp10_1_0_mid2_reg_1498_reg;
  wire \tmp10_1_0_reg_1392[1]_i_1_n_5 ;
  wire \tmp10_1_0_reg_1392[6]_i_1_n_5 ;
  wire \tmp10_1_0_reg_1392[7]_i_1_n_5 ;
  wire \tmp10_1_0_reg_1392[8]_i_1_n_5 ;
  wire [8:0]tmp10_1_0_reg_1392_reg;
  wire [9:1]tmp10_2_0_mid2_fu_1022_p3;
  wire [9:1]tmp10_2_0_mid2_reg_1592;
  wire \tmp10_2_0_mid2_reg_1592[5]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1592[6]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1592[7]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1592[8]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1592[9]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_reg_1592[9]_i_4_n_5 ;
  wire \tmp10_2_0_reg_1397[5]_i_1_n_5 ;
  wire \tmp10_2_0_reg_1397[6]_i_1_n_5 ;
  wire [8:1]tmp10_2_0_reg_1397_reg;
  wire [0:0]tmp11_fu_473_p2;
  wire [9:3]tmp12_fu_503_p2;
  wire \tmp12_reg_1402[7]_i_1_n_5 ;
  wire \tmp12_reg_1402[8]_i_1_n_5 ;
  wire \tmp12_reg_1402[8]_i_2_n_5 ;
  wire \tmp12_reg_1402[9]_i_2_n_5 ;
  wire \tmp12_reg_1402[9]_i_3_n_5 ;
  wire \tmp12_reg_1402[9]_i_4_n_5 ;
  wire \tmp12_reg_1402[9]_i_5_n_5 ;
  wire \tmp12_reg_1402_reg_n_5_[2] ;
  wire \tmp12_reg_1402_reg_n_5_[3] ;
  wire \tmp12_reg_1402_reg_n_5_[4] ;
  wire \tmp12_reg_1402_reg_n_5_[5] ;
  wire \tmp12_reg_1402_reg_n_5_[6] ;
  wire \tmp12_reg_1402_reg_n_5_[7] ;
  wire \tmp12_reg_1402_reg_n_5_[8] ;
  wire \tmp12_reg_1402_reg_n_5_[9] ;
  wire [15:0]trunc_ln45_1_reg_1604;
  wire [15:0]trunc_ln45_2_reg_1629;
  wire [15:0]trunc_ln45_3_reg_1634;
  wire [15:0]trunc_ln45_4_reg_1669;
  wire [15:0]trunc_ln45_5_reg_1674;
  wire [15:0]trunc_ln45_6_reg_1689;
  wire [15:0]trunc_ln45_7_reg_1694;
  wire [15:0]trunc_ln45_8_reg_1704;
  wire [15:0]trunc_ln_reg_1599;
  wire xor_ln23_2_reg_1477;
  wire \xor_ln23_2_reg_1477[0]_i_1_n_5 ;
  wire [4:0]zext_ln37_21_reg_1505;
  wire [0:0]\zext_ln37_21_reg_1505_reg[0]_0 ;
  wire [4:0]zext_ln37_23_fu_750_p1;
  wire [4:0]zext_ln37_23_reg_1522_reg;
  wire [4:1]zext_ln37_25_fu_910_p1;
  wire [3:0]\NLW_add_ln37_12_reg_1562_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln37_12_reg_1562_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln37_12_reg_1562_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln37_13_reg_1567_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln37_13_reg_1567_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln37_13_reg_1567_reg[4]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln37_16_reg_1649_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln37_16_reg_1649_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln37_16_reg_1649_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_1_reg_1654_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_3_reg_1684_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_4_reg_1699_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_8_reg_1709_reg[15]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_8_reg_1709_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln45_reg_1572_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_reg_1572_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_0_i_258_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_258_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_272_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_341_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_341_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_385_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_425_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_425_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_426_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_426_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_451_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_452_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_501_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_501_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_502_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_502_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_519_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_520_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \add_ln23_reg_1411[0]_i_1 
       (.I0(add_ln23_reg_1411_reg[0]),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\indvar_flatten80_reg_265_reg_n_5_[0] ),
        .O(add_ln23_fu_515_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h5A335ACC)) 
    \add_ln23_reg_1411[1]_i_1 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[1] ),
        .I1(add_ln23_reg_1411_reg[1]),
        .I2(\indvar_flatten80_reg_265_reg_n_5_[0] ),
        .I3(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I4(add_ln23_reg_1411_reg[0]),
        .O(add_ln23_fu_515_p2[1]));
  LUT6 #(
    .INIT(64'hA5A5C3CCAAAAC3CC)) 
    \add_ln23_reg_1411[2]_i_1 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[2] ),
        .I1(add_ln23_reg_1411_reg[2]),
        .I2(add_ln23_fu_515_p2[0]),
        .I3(add_ln23_reg_1411_reg[1]),
        .I4(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I5(\indvar_flatten80_reg_265_reg_n_5_[1] ),
        .O(add_ln23_fu_515_p2[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8478B74B8)) 
    \add_ln23_reg_1411[3]_i_1 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[3] ),
        .I1(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I2(add_ln23_reg_1411_reg[3]),
        .I3(\indvar_flatten80_reg_265_reg_n_5_[2] ),
        .I4(add_ln23_reg_1411_reg[2]),
        .I5(\add_ln23_reg_1411[3]_i_2_n_5 ),
        .O(add_ln23_fu_515_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h5F335FFF)) 
    \add_ln23_reg_1411[3]_i_2 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[1] ),
        .I1(add_ln23_reg_1411_reg[1]),
        .I2(\indvar_flatten80_reg_265_reg_n_5_[0] ),
        .I3(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I4(add_ln23_reg_1411_reg[0]),
        .O(\add_ln23_reg_1411[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \add_ln23_reg_1411[4]_i_1 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[4] ),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(add_ln23_reg_1411_reg[4]),
        .I4(\add_ln23_reg_1411[4]_i_2_n_5 ),
        .O(add_ln23_fu_515_p2[4]));
  LUT6 #(
    .INIT(64'hAFAFBBFFFFFFBBFF)) 
    \add_ln23_reg_1411[4]_i_2 
       (.I0(\add_ln23_reg_1411[3]_i_2_n_5 ),
        .I1(add_ln23_reg_1411_reg[2]),
        .I2(\indvar_flatten80_reg_265_reg_n_5_[2] ),
        .I3(add_ln23_reg_1411_reg[3]),
        .I4(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I5(\indvar_flatten80_reg_265_reg_n_5_[3] ),
        .O(\add_ln23_reg_1411[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \add_ln23_reg_1411[5]_i_1 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[5] ),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(add_ln23_reg_1411_reg[5]),
        .I4(\add_ln23_reg_1411[5]_i_2_n_5 ),
        .O(add_ln23_fu_515_p2[5]));
  LUT6 #(
    .INIT(64'hAAAABAAAFFFFBFFF)) 
    \add_ln23_reg_1411[5]_i_2 
       (.I0(\add_ln23_reg_1411[4]_i_2_n_5 ),
        .I1(add_ln23_reg_1411_reg[4]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I5(\indvar_flatten80_reg_265_reg_n_5_[4] ),
        .O(\add_ln23_reg_1411[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \add_ln23_reg_1411[6]_i_1 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[6] ),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(add_ln23_reg_1411_reg[6]),
        .I4(\add_ln23_reg_1411[9]_i_5_n_5 ),
        .O(add_ln23_fu_515_p2[6]));
  LUT6 #(
    .INIT(64'hABFB5B0BA4F45404)) 
    \add_ln23_reg_1411[7]_i_1 
       (.I0(\add_ln23_reg_1411[9]_i_5_n_5 ),
        .I1(add_ln23_reg_1411_reg[6]),
        .I2(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I3(\indvar_flatten80_reg_265_reg_n_5_[6] ),
        .I4(\indvar_flatten80_reg_265_reg_n_5_[7] ),
        .I5(add_ln23_reg_1411_reg[7]),
        .O(add_ln23_fu_515_p2[7]));
  LUT6 #(
    .INIT(64'hE21DE2E2E2E2E2E2)) 
    \add_ln23_reg_1411[8]_i_1 
       (.I0(add_ln23_reg_1411_reg[8]),
        .I1(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I2(\indvar_flatten80_reg_265_reg_n_5_[8] ),
        .I3(\add_ln23_reg_1411[9]_i_5_n_5 ),
        .I4(\add_ln23_reg_1411[9]_i_4_n_5 ),
        .I5(\icmp_ln23_reg_1407[0]_i_4_n_5 ),
        .O(add_ln23_fu_515_p2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_reg_1411[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(ce04));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \add_ln23_reg_1411[9]_i_2 
       (.I0(\add_ln23_reg_1411[9]_i_3_n_5 ),
        .I1(\icmp_ln23_reg_1407[0]_i_4_n_5 ),
        .I2(\add_ln23_reg_1411[9]_i_4_n_5 ),
        .I3(\add_ln23_reg_1411[9]_i_5_n_5 ),
        .I4(\add_ln23_reg_1411[9]_i_6_n_5 ),
        .O(add_ln23_fu_515_p2[9]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \add_ln23_reg_1411[9]_i_3 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[9] ),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln23_reg_1411_reg[9]),
        .O(\add_ln23_reg_1411[9]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \add_ln23_reg_1411[9]_i_4 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[6] ),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln23_reg_1411_reg[6]),
        .O(\add_ln23_reg_1411[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAAAABAAAFFFFBFFF)) 
    \add_ln23_reg_1411[9]_i_5 
       (.I0(\add_ln23_reg_1411[5]_i_2_n_5 ),
        .I1(add_ln23_reg_1411_reg[5]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I5(\indvar_flatten80_reg_265_reg_n_5_[5] ),
        .O(\add_ln23_reg_1411[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \add_ln23_reg_1411[9]_i_6 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[8] ),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln23_reg_1411_reg[8]),
        .O(\add_ln23_reg_1411[9]_i_6_n_5 ));
  FDRE \add_ln23_reg_1411_reg[0] 
       (.C(ap_clk),
        .CE(ce04),
        .D(add_ln23_fu_515_p2[0]),
        .Q(add_ln23_reg_1411_reg[0]),
        .R(1'b0));
  FDRE \add_ln23_reg_1411_reg[1] 
       (.C(ap_clk),
        .CE(ce04),
        .D(add_ln23_fu_515_p2[1]),
        .Q(add_ln23_reg_1411_reg[1]),
        .R(1'b0));
  FDRE \add_ln23_reg_1411_reg[2] 
       (.C(ap_clk),
        .CE(ce04),
        .D(add_ln23_fu_515_p2[2]),
        .Q(add_ln23_reg_1411_reg[2]),
        .R(1'b0));
  FDRE \add_ln23_reg_1411_reg[3] 
       (.C(ap_clk),
        .CE(ce04),
        .D(add_ln23_fu_515_p2[3]),
        .Q(add_ln23_reg_1411_reg[3]),
        .R(1'b0));
  FDRE \add_ln23_reg_1411_reg[4] 
       (.C(ap_clk),
        .CE(ce04),
        .D(add_ln23_fu_515_p2[4]),
        .Q(add_ln23_reg_1411_reg[4]),
        .R(1'b0));
  FDRE \add_ln23_reg_1411_reg[5] 
       (.C(ap_clk),
        .CE(ce04),
        .D(add_ln23_fu_515_p2[5]),
        .Q(add_ln23_reg_1411_reg[5]),
        .R(1'b0));
  FDRE \add_ln23_reg_1411_reg[6] 
       (.C(ap_clk),
        .CE(ce04),
        .D(add_ln23_fu_515_p2[6]),
        .Q(add_ln23_reg_1411_reg[6]),
        .R(1'b0));
  FDRE \add_ln23_reg_1411_reg[7] 
       (.C(ap_clk),
        .CE(ce04),
        .D(add_ln23_fu_515_p2[7]),
        .Q(add_ln23_reg_1411_reg[7]),
        .R(1'b0));
  FDRE \add_ln23_reg_1411_reg[8] 
       (.C(ap_clk),
        .CE(ce04),
        .D(add_ln23_fu_515_p2[8]),
        .Q(add_ln23_reg_1411_reg[8]),
        .R(1'b0));
  FDRE \add_ln23_reg_1411_reg[9] 
       (.C(ap_clk),
        .CE(ce04),
        .D(add_ln23_fu_515_p2[9]),
        .Q(add_ln23_reg_1411_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln31_3_reg_1577[0]_i_1 
       (.I0(indvar_flatten_reg_288[0]),
        .O(add_ln31_3_fu_955_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln31_3_reg_1577[1]_i_1 
       (.I0(indvar_flatten_reg_288[0]),
        .I1(indvar_flatten_reg_288[1]),
        .O(add_ln31_3_fu_955_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln31_3_reg_1577[2]_i_1 
       (.I0(indvar_flatten_reg_288[2]),
        .I1(indvar_flatten_reg_288[1]),
        .I2(indvar_flatten_reg_288[0]),
        .O(add_ln31_3_fu_955_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln31_3_reg_1577[3]_i_1 
       (.I0(indvar_flatten_reg_288[3]),
        .I1(indvar_flatten_reg_288[0]),
        .I2(indvar_flatten_reg_288[1]),
        .I3(indvar_flatten_reg_288[2]),
        .O(add_ln31_3_fu_955_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln31_3_reg_1577[4]_i_1 
       (.I0(indvar_flatten_reg_288[4]),
        .I1(indvar_flatten_reg_288[2]),
        .I2(indvar_flatten_reg_288[1]),
        .I3(indvar_flatten_reg_288[0]),
        .I4(indvar_flatten_reg_288[3]),
        .O(add_ln31_3_fu_955_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln31_3_reg_1577[5]_i_1 
       (.I0(indvar_flatten_reg_288[5]),
        .I1(indvar_flatten_reg_288[3]),
        .I2(indvar_flatten_reg_288[0]),
        .I3(indvar_flatten_reg_288[1]),
        .I4(indvar_flatten_reg_288[2]),
        .I5(indvar_flatten_reg_288[4]),
        .O(add_ln31_3_fu_955_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln31_3_reg_1577[6]_i_1 
       (.I0(indvar_flatten_reg_288[6]),
        .I1(\add_ln31_3_reg_1577[9]_i_3_n_5 ),
        .O(add_ln31_3_fu_955_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln31_3_reg_1577[7]_i_1 
       (.I0(indvar_flatten_reg_288[7]),
        .I1(\add_ln31_3_reg_1577[9]_i_3_n_5 ),
        .I2(indvar_flatten_reg_288[6]),
        .O(add_ln31_3_fu_955_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln31_3_reg_1577[8]_i_1 
       (.I0(indvar_flatten_reg_288[8]),
        .I1(indvar_flatten_reg_288[6]),
        .I2(\add_ln31_3_reg_1577[9]_i_3_n_5 ),
        .I3(indvar_flatten_reg_288[7]),
        .O(add_ln31_3_fu_955_p2[8]));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln31_3_reg_1577[9]_i_1 
       (.I0(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(icmp_ln31_reg_1416),
        .O(add_ln31_3_reg_15770));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln31_3_reg_1577[9]_i_2 
       (.I0(indvar_flatten_reg_288[9]),
        .I1(indvar_flatten_reg_288[7]),
        .I2(\add_ln31_3_reg_1577[9]_i_3_n_5 ),
        .I3(indvar_flatten_reg_288[6]),
        .I4(indvar_flatten_reg_288[8]),
        .O(add_ln31_3_fu_955_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln31_3_reg_1577[9]_i_3 
       (.I0(indvar_flatten_reg_288[5]),
        .I1(indvar_flatten_reg_288[3]),
        .I2(indvar_flatten_reg_288[0]),
        .I3(indvar_flatten_reg_288[1]),
        .I4(indvar_flatten_reg_288[2]),
        .I5(indvar_flatten_reg_288[4]),
        .O(\add_ln31_3_reg_1577[9]_i_3_n_5 ));
  FDRE \add_ln31_3_reg_1577_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_3_reg_15770),
        .D(add_ln31_3_fu_955_p2[0]),
        .Q(add_ln31_3_reg_1577[0]),
        .R(1'b0));
  FDRE \add_ln31_3_reg_1577_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_3_reg_15770),
        .D(add_ln31_3_fu_955_p2[1]),
        .Q(add_ln31_3_reg_1577[1]),
        .R(1'b0));
  FDRE \add_ln31_3_reg_1577_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_3_reg_15770),
        .D(add_ln31_3_fu_955_p2[2]),
        .Q(add_ln31_3_reg_1577[2]),
        .R(1'b0));
  FDRE \add_ln31_3_reg_1577_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_3_reg_15770),
        .D(add_ln31_3_fu_955_p2[3]),
        .Q(add_ln31_3_reg_1577[3]),
        .R(1'b0));
  FDRE \add_ln31_3_reg_1577_reg[4] 
       (.C(ap_clk),
        .CE(add_ln31_3_reg_15770),
        .D(add_ln31_3_fu_955_p2[4]),
        .Q(add_ln31_3_reg_1577[4]),
        .R(1'b0));
  FDRE \add_ln31_3_reg_1577_reg[5] 
       (.C(ap_clk),
        .CE(add_ln31_3_reg_15770),
        .D(add_ln31_3_fu_955_p2[5]),
        .Q(add_ln31_3_reg_1577[5]),
        .R(1'b0));
  FDRE \add_ln31_3_reg_1577_reg[6] 
       (.C(ap_clk),
        .CE(add_ln31_3_reg_15770),
        .D(add_ln31_3_fu_955_p2[6]),
        .Q(add_ln31_3_reg_1577[6]),
        .R(1'b0));
  FDRE \add_ln31_3_reg_1577_reg[7] 
       (.C(ap_clk),
        .CE(add_ln31_3_reg_15770),
        .D(add_ln31_3_fu_955_p2[7]),
        .Q(add_ln31_3_reg_1577[7]),
        .R(1'b0));
  FDRE \add_ln31_3_reg_1577_reg[8] 
       (.C(ap_clk),
        .CE(add_ln31_3_reg_15770),
        .D(add_ln31_3_fu_955_p2[8]),
        .Q(add_ln31_3_reg_1577[8]),
        .R(1'b0));
  FDRE \add_ln31_3_reg_1577_reg[9] 
       (.C(ap_clk),
        .CE(add_ln31_3_reg_15770),
        .D(add_ln31_3_fu_955_p2[9]),
        .Q(add_ln31_3_reg_1577[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_12_reg_1562[1]_i_1 
       (.I0(tmp10_1_0_mid2_reg_1498_reg[0]),
        .I1(zext_ln37_23_reg_1522_reg[1]),
        .O(add_ln37_12_fu_941_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_12_reg_1562[4]_i_2 
       (.I0(tmp10_1_0_mid2_reg_1498_reg[3]),
        .I1(zext_ln37_23_reg_1522_reg[4]),
        .O(\add_ln37_12_reg_1562[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_12_reg_1562[4]_i_3 
       (.I0(tmp10_1_0_mid2_reg_1498_reg[2]),
        .I1(zext_ln37_23_reg_1522_reg[3]),
        .O(\add_ln37_12_reg_1562[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_12_reg_1562[4]_i_4 
       (.I0(tmp10_1_0_mid2_reg_1498_reg[1]),
        .I1(zext_ln37_23_reg_1522_reg[2]),
        .O(\add_ln37_12_reg_1562[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_12_reg_1562[4]_i_5 
       (.I0(tmp10_1_0_mid2_reg_1498_reg[0]),
        .I1(zext_ln37_23_reg_1522_reg[1]),
        .O(\add_ln37_12_reg_1562[4]_i_5_n_5 ));
  FDRE \add_ln37_12_reg_1562_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(zext_ln37_23_reg_1522_reg[0]),
        .Q(add_ln37_12_reg_1562[0]),
        .R(1'b0));
  FDRE \add_ln37_12_reg_1562_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_12_fu_941_p2[10]),
        .Q(add_ln37_12_reg_1562[10]),
        .R(1'b0));
  CARRY4 \add_ln37_12_reg_1562_reg[10]_i_1 
       (.CI(\add_ln37_12_reg_1562_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln37_12_reg_1562_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln37_12_fu_941_p2[10],\NLW_add_ln37_12_reg_1562_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp10_1_0_mid2_reg_1498_reg[8]}),
        .O({\NLW_add_ln37_12_reg_1562_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln37_12_fu_941_p2[9]}),
        .S({1'b0,1'b0,1'b1,tmp10_1_0_mid2_reg_1498_reg[8]}));
  FDRE \add_ln37_12_reg_1562_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_12_fu_941_p2[1]),
        .Q(add_ln37_12_reg_1562[1]),
        .R(1'b0));
  FDRE \add_ln37_12_reg_1562_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_12_fu_941_p2[2]),
        .Q(add_ln37_12_reg_1562[2]),
        .R(1'b0));
  FDRE \add_ln37_12_reg_1562_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_12_fu_941_p2[3]),
        .Q(add_ln37_12_reg_1562[3]),
        .R(1'b0));
  FDRE \add_ln37_12_reg_1562_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_12_fu_941_p2[4]),
        .Q(add_ln37_12_reg_1562[4]),
        .R(1'b0));
  CARRY4 \add_ln37_12_reg_1562_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_12_reg_1562_reg[4]_i_1_n_5 ,\add_ln37_12_reg_1562_reg[4]_i_1_n_6 ,\add_ln37_12_reg_1562_reg[4]_i_1_n_7 ,\add_ln37_12_reg_1562_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1498_reg[3:0]),
        .O({add_ln37_12_fu_941_p2[4:2],\NLW_add_ln37_12_reg_1562_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln37_12_reg_1562[4]_i_2_n_5 ,\add_ln37_12_reg_1562[4]_i_3_n_5 ,\add_ln37_12_reg_1562[4]_i_4_n_5 ,\add_ln37_12_reg_1562[4]_i_5_n_5 }));
  FDRE \add_ln37_12_reg_1562_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_12_fu_941_p2[5]),
        .Q(add_ln37_12_reg_1562[5]),
        .R(1'b0));
  FDRE \add_ln37_12_reg_1562_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_12_fu_941_p2[6]),
        .Q(add_ln37_12_reg_1562[6]),
        .R(1'b0));
  FDRE \add_ln37_12_reg_1562_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_12_fu_941_p2[7]),
        .Q(add_ln37_12_reg_1562[7]),
        .R(1'b0));
  FDRE \add_ln37_12_reg_1562_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_12_fu_941_p2[8]),
        .Q(add_ln37_12_reg_1562[8]),
        .R(1'b0));
  CARRY4 \add_ln37_12_reg_1562_reg[8]_i_1 
       (.CI(\add_ln37_12_reg_1562_reg[4]_i_1_n_5 ),
        .CO({\add_ln37_12_reg_1562_reg[8]_i_1_n_5 ,\add_ln37_12_reg_1562_reg[8]_i_1_n_6 ,\add_ln37_12_reg_1562_reg[8]_i_1_n_7 ,\add_ln37_12_reg_1562_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1498_reg[7:4]),
        .O(add_ln37_12_fu_941_p2[8:5]),
        .S(tmp10_1_0_mid2_reg_1498_reg[7:4]));
  FDRE \add_ln37_12_reg_1562_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_12_fu_941_p2[9]),
        .Q(add_ln37_12_reg_1562[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln37_13_reg_1567[1]_i_1 
       (.I0(tmp10_1_0_mid2_reg_1498_reg[0]),
        .I1(zext_ln37_21_reg_1505[1]),
        .O(\add_ln37_13_reg_1567[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \add_ln37_13_reg_1567[4]_i_2 
       (.I0(tmp10_1_0_mid2_reg_1498_reg[3]),
        .I1(zext_ln37_21_reg_1505[3]),
        .I2(zext_ln37_21_reg_1505[2]),
        .I3(zext_ln37_21_reg_1505[1]),
        .I4(zext_ln37_21_reg_1505[4]),
        .O(\add_ln37_13_reg_1567[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \add_ln37_13_reg_1567[4]_i_3 
       (.I0(tmp10_1_0_mid2_reg_1498_reg[2]),
        .I1(zext_ln37_21_reg_1505[1]),
        .I2(zext_ln37_21_reg_1505[2]),
        .I3(zext_ln37_21_reg_1505[3]),
        .O(\add_ln37_13_reg_1567[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_13_reg_1567[4]_i_4 
       (.I0(tmp10_1_0_mid2_reg_1498_reg[1]),
        .I1(zext_ln37_21_reg_1505[2]),
        .I2(zext_ln37_21_reg_1505[1]),
        .O(\add_ln37_13_reg_1567[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln37_13_reg_1567[4]_i_5 
       (.I0(tmp10_1_0_mid2_reg_1498_reg[0]),
        .I1(zext_ln37_21_reg_1505[1]),
        .O(\add_ln37_13_reg_1567[4]_i_5_n_5 ));
  FDRE \add_ln37_13_reg_1567_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(zext_ln37_21_reg_1505[0]),
        .Q(add_ln37_13_reg_1567[0]),
        .R(1'b0));
  FDRE \add_ln37_13_reg_1567_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_13_fu_945_p2[10]),
        .Q(add_ln37_13_reg_1567[10]),
        .R(1'b0));
  CARRY4 \add_ln37_13_reg_1567_reg[10]_i_1 
       (.CI(\add_ln37_13_reg_1567_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln37_13_reg_1567_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln37_13_fu_945_p2[10],\NLW_add_ln37_13_reg_1567_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln37_13_reg_1567_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln37_13_fu_945_p2[9]}),
        .S({1'b0,1'b0,1'b1,tmp10_1_0_mid2_reg_1498_reg[8]}));
  FDRE \add_ln37_13_reg_1567_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(\add_ln37_13_reg_1567[1]_i_1_n_5 ),
        .Q(add_ln37_13_reg_1567[1]),
        .R(1'b0));
  FDRE \add_ln37_13_reg_1567_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_13_fu_945_p2[2]),
        .Q(add_ln37_13_reg_1567[2]),
        .R(1'b0));
  FDRE \add_ln37_13_reg_1567_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_13_fu_945_p2[3]),
        .Q(add_ln37_13_reg_1567[3]),
        .R(1'b0));
  FDRE \add_ln37_13_reg_1567_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_13_fu_945_p2[4]),
        .Q(add_ln37_13_reg_1567[4]),
        .R(1'b0));
  CARRY4 \add_ln37_13_reg_1567_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_13_reg_1567_reg[4]_i_1_n_5 ,\add_ln37_13_reg_1567_reg[4]_i_1_n_6 ,\add_ln37_13_reg_1567_reg[4]_i_1_n_7 ,\add_ln37_13_reg_1567_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1498_reg[3:0]),
        .O({add_ln37_13_fu_945_p2[4:2],\NLW_add_ln37_13_reg_1567_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln37_13_reg_1567[4]_i_2_n_5 ,\add_ln37_13_reg_1567[4]_i_3_n_5 ,\add_ln37_13_reg_1567[4]_i_4_n_5 ,\add_ln37_13_reg_1567[4]_i_5_n_5 }));
  FDRE \add_ln37_13_reg_1567_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_13_fu_945_p2[5]),
        .Q(add_ln37_13_reg_1567[5]),
        .R(1'b0));
  FDRE \add_ln37_13_reg_1567_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_13_fu_945_p2[6]),
        .Q(add_ln37_13_reg_1567[6]),
        .R(1'b0));
  FDRE \add_ln37_13_reg_1567_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_13_fu_945_p2[7]),
        .Q(add_ln37_13_reg_1567[7]),
        .R(1'b0));
  FDRE \add_ln37_13_reg_1567_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_13_fu_945_p2[8]),
        .Q(add_ln37_13_reg_1567[8]),
        .R(1'b0));
  CARRY4 \add_ln37_13_reg_1567_reg[8]_i_1 
       (.CI(\add_ln37_13_reg_1567_reg[4]_i_1_n_5 ),
        .CO({\add_ln37_13_reg_1567_reg[8]_i_1_n_5 ,\add_ln37_13_reg_1567_reg[8]_i_1_n_6 ,\add_ln37_13_reg_1567_reg[8]_i_1_n_7 ,\add_ln37_13_reg_1567_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_13_fu_945_p2[8:5]),
        .S(tmp10_1_0_mid2_reg_1498_reg[7:4]));
  FDRE \add_ln37_13_reg_1567_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln37_13_fu_945_p2[9]),
        .Q(add_ln37_13_reg_1567[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_16_reg_1649[1]_i_1 
       (.I0(tmp10_2_0_mid2_reg_1592[1]),
        .I1(add_ln37_9_reg_1547[1]),
        .O(add_ln37_16_fu_1166_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_16_reg_1649[4]_i_2 
       (.I0(tmp10_2_0_mid2_reg_1592[4]),
        .I1(add_ln37_9_reg_1547[4]),
        .O(\add_ln37_16_reg_1649[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_16_reg_1649[4]_i_3 
       (.I0(tmp10_2_0_mid2_reg_1592[3]),
        .I1(add_ln37_9_reg_1547[3]),
        .O(\add_ln37_16_reg_1649[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_16_reg_1649[4]_i_4 
       (.I0(tmp10_2_0_mid2_reg_1592[2]),
        .I1(add_ln37_9_reg_1547[2]),
        .O(\add_ln37_16_reg_1649[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_16_reg_1649[4]_i_5 
       (.I0(tmp10_2_0_mid2_reg_1592[1]),
        .I1(add_ln37_9_reg_1547[1]),
        .O(\add_ln37_16_reg_1649[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln37_16_reg_1649[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .O(add_ln37_16_reg_16490));
  FDRE \add_ln37_16_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln37_13_reg_1567[0]),
        .Q(add_ln37_16_reg_1649[0]),
        .R(1'b0));
  FDRE \add_ln37_16_reg_1649_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln37_16_fu_1166_p2[1]),
        .Q(add_ln37_16_reg_1649[1]),
        .R(1'b0));
  FDRE \add_ln37_16_reg_1649_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln37_16_fu_1166_p2[2]),
        .Q(add_ln37_16_reg_1649[2]),
        .R(1'b0));
  FDRE \add_ln37_16_reg_1649_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln37_16_fu_1166_p2[3]),
        .Q(add_ln37_16_reg_1649[3]),
        .R(1'b0));
  FDRE \add_ln37_16_reg_1649_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln37_16_fu_1166_p2[4]),
        .Q(add_ln37_16_reg_1649[4]),
        .R(1'b0));
  CARRY4 \add_ln37_16_reg_1649_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_16_reg_1649_reg[4]_i_1_n_5 ,\add_ln37_16_reg_1649_reg[4]_i_1_n_6 ,\add_ln37_16_reg_1649_reg[4]_i_1_n_7 ,\add_ln37_16_reg_1649_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_2_0_mid2_reg_1592[4:1]),
        .O({add_ln37_16_fu_1166_p2[4:2],\NLW_add_ln37_16_reg_1649_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln37_16_reg_1649[4]_i_2_n_5 ,\add_ln37_16_reg_1649[4]_i_3_n_5 ,\add_ln37_16_reg_1649[4]_i_4_n_5 ,\add_ln37_16_reg_1649[4]_i_5_n_5 }));
  FDRE \add_ln37_16_reg_1649_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln37_16_fu_1166_p2[5]),
        .Q(add_ln37_16_reg_1649[5]),
        .R(1'b0));
  FDRE \add_ln37_16_reg_1649_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln37_16_fu_1166_p2[6]),
        .Q(add_ln37_16_reg_1649[6]),
        .R(1'b0));
  FDRE \add_ln37_16_reg_1649_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln37_16_fu_1166_p2[7]),
        .Q(add_ln37_16_reg_1649[7]),
        .R(1'b0));
  FDRE \add_ln37_16_reg_1649_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln37_16_fu_1166_p2[8]),
        .Q(add_ln37_16_reg_1649[8]),
        .R(1'b0));
  CARRY4 \add_ln37_16_reg_1649_reg[8]_i_1 
       (.CI(\add_ln37_16_reg_1649_reg[4]_i_1_n_5 ),
        .CO({\add_ln37_16_reg_1649_reg[8]_i_1_n_5 ,\add_ln37_16_reg_1649_reg[8]_i_1_n_6 ,\add_ln37_16_reg_1649_reg[8]_i_1_n_7 ,\add_ln37_16_reg_1649_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_16_fu_1166_p2[8:5]),
        .S(tmp10_2_0_mid2_reg_1592[8:5]));
  FDRE \add_ln37_16_reg_1649_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln37_16_fu_1166_p2[9]),
        .Q(add_ln37_16_reg_1649[9]),
        .R(1'b0));
  CARRY4 \add_ln37_16_reg_1649_reg[9]_i_2 
       (.CI(\add_ln37_16_reg_1649_reg[8]_i_1_n_5 ),
        .CO(\NLW_add_ln37_16_reg_1649_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln37_16_reg_1649_reg[9]_i_2_O_UNCONNECTED [3:1],add_ln37_16_fu_1166_p2[9]}),
        .S({1'b0,1'b0,1'b0,tmp10_2_0_mid2_reg_1592[9]}));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln37_9_reg_1547[1]_i_1 
       (.I0(zext_ln37_21_reg_1505[1]),
        .O(zext_ln37_25_fu_910_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_9_reg_1547[2]_i_1 
       (.I0(zext_ln37_21_reg_1505[1]),
        .I1(zext_ln37_21_reg_1505[2]),
        .O(zext_ln37_25_fu_910_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln37_9_reg_1547[3]_i_1 
       (.I0(zext_ln37_21_reg_1505[3]),
        .I1(zext_ln37_21_reg_1505[2]),
        .I2(zext_ln37_21_reg_1505[1]),
        .O(zext_ln37_25_fu_910_p1[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln37_9_reg_1547[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .O(add_ln37_12_reg_15620));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln37_9_reg_1547[4]_i_2 
       (.I0(zext_ln37_21_reg_1505[4]),
        .I1(zext_ln37_21_reg_1505[1]),
        .I2(zext_ln37_21_reg_1505[2]),
        .I3(zext_ln37_21_reg_1505[3]),
        .O(zext_ln37_25_fu_910_p1[4]));
  FDRE \add_ln37_9_reg_1547_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(zext_ln37_25_fu_910_p1[1]),
        .Q(add_ln37_9_reg_1547[1]),
        .R(1'b0));
  FDRE \add_ln37_9_reg_1547_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(zext_ln37_25_fu_910_p1[2]),
        .Q(add_ln37_9_reg_1547[2]),
        .R(1'b0));
  FDRE \add_ln37_9_reg_1547_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(zext_ln37_25_fu_910_p1[3]),
        .Q(add_ln37_9_reg_1547[3]),
        .R(1'b0));
  FDRE \add_ln37_9_reg_1547_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(zext_ln37_25_fu_910_p1[4]),
        .Q(add_ln37_9_reg_1547[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[11]_i_2 
       (.I0(trunc_ln_reg_1599[11]),
        .I1(trunc_ln45_1_reg_1604[11]),
        .O(\add_ln45_1_reg_1654[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[11]_i_3 
       (.I0(trunc_ln_reg_1599[10]),
        .I1(trunc_ln45_1_reg_1604[10]),
        .O(\add_ln45_1_reg_1654[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[11]_i_4 
       (.I0(trunc_ln_reg_1599[9]),
        .I1(trunc_ln45_1_reg_1604[9]),
        .O(\add_ln45_1_reg_1654[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[11]_i_5 
       (.I0(trunc_ln_reg_1599[8]),
        .I1(trunc_ln45_1_reg_1604[8]),
        .O(\add_ln45_1_reg_1654[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[15]_i_2 
       (.I0(trunc_ln_reg_1599[15]),
        .I1(trunc_ln45_1_reg_1604[15]),
        .O(\add_ln45_1_reg_1654[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[15]_i_3 
       (.I0(trunc_ln_reg_1599[14]),
        .I1(trunc_ln45_1_reg_1604[14]),
        .O(\add_ln45_1_reg_1654[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[15]_i_4 
       (.I0(trunc_ln_reg_1599[13]),
        .I1(trunc_ln45_1_reg_1604[13]),
        .O(\add_ln45_1_reg_1654[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[15]_i_5 
       (.I0(trunc_ln_reg_1599[12]),
        .I1(trunc_ln45_1_reg_1604[12]),
        .O(\add_ln45_1_reg_1654[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[3]_i_2 
       (.I0(trunc_ln_reg_1599[3]),
        .I1(trunc_ln45_1_reg_1604[3]),
        .O(\add_ln45_1_reg_1654[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[3]_i_3 
       (.I0(trunc_ln_reg_1599[2]),
        .I1(trunc_ln45_1_reg_1604[2]),
        .O(\add_ln45_1_reg_1654[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[3]_i_4 
       (.I0(trunc_ln_reg_1599[1]),
        .I1(trunc_ln45_1_reg_1604[1]),
        .O(\add_ln45_1_reg_1654[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[3]_i_5 
       (.I0(trunc_ln_reg_1599[0]),
        .I1(trunc_ln45_1_reg_1604[0]),
        .O(\add_ln45_1_reg_1654[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[7]_i_2 
       (.I0(trunc_ln_reg_1599[7]),
        .I1(trunc_ln45_1_reg_1604[7]),
        .O(\add_ln45_1_reg_1654[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[7]_i_3 
       (.I0(trunc_ln_reg_1599[6]),
        .I1(trunc_ln45_1_reg_1604[6]),
        .O(\add_ln45_1_reg_1654[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[7]_i_4 
       (.I0(trunc_ln_reg_1599[5]),
        .I1(trunc_ln45_1_reg_1604[5]),
        .O(\add_ln45_1_reg_1654[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_1_reg_1654[7]_i_5 
       (.I0(trunc_ln_reg_1599[4]),
        .I1(trunc_ln45_1_reg_1604[4]),
        .O(\add_ln45_1_reg_1654[7]_i_5_n_5 ));
  FDRE \add_ln45_1_reg_1654_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[0]),
        .Q(add_ln45_1_reg_1654[0]),
        .R(1'b0));
  FDRE \add_ln45_1_reg_1654_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[10]),
        .Q(add_ln45_1_reg_1654[10]),
        .R(1'b0));
  FDRE \add_ln45_1_reg_1654_reg[11] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[11]),
        .Q(add_ln45_1_reg_1654[11]),
        .R(1'b0));
  CARRY4 \add_ln45_1_reg_1654_reg[11]_i_1 
       (.CI(\add_ln45_1_reg_1654_reg[7]_i_1_n_5 ),
        .CO({\add_ln45_1_reg_1654_reg[11]_i_1_n_5 ,\add_ln45_1_reg_1654_reg[11]_i_1_n_6 ,\add_ln45_1_reg_1654_reg[11]_i_1_n_7 ,\add_ln45_1_reg_1654_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_1599[11:8]),
        .O(add_ln45_1_fu_1171_p2[11:8]),
        .S({\add_ln45_1_reg_1654[11]_i_2_n_5 ,\add_ln45_1_reg_1654[11]_i_3_n_5 ,\add_ln45_1_reg_1654[11]_i_4_n_5 ,\add_ln45_1_reg_1654[11]_i_5_n_5 }));
  FDRE \add_ln45_1_reg_1654_reg[12] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[12]),
        .Q(add_ln45_1_reg_1654[12]),
        .R(1'b0));
  FDRE \add_ln45_1_reg_1654_reg[13] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[13]),
        .Q(add_ln45_1_reg_1654[13]),
        .R(1'b0));
  FDRE \add_ln45_1_reg_1654_reg[14] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[14]),
        .Q(add_ln45_1_reg_1654[14]),
        .R(1'b0));
  FDRE \add_ln45_1_reg_1654_reg[15] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[15]),
        .Q(add_ln45_1_reg_1654[15]),
        .R(1'b0));
  CARRY4 \add_ln45_1_reg_1654_reg[15]_i_1 
       (.CI(\add_ln45_1_reg_1654_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln45_1_reg_1654_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln45_1_reg_1654_reg[15]_i_1_n_6 ,\add_ln45_1_reg_1654_reg[15]_i_1_n_7 ,\add_ln45_1_reg_1654_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln_reg_1599[14:12]}),
        .O(add_ln45_1_fu_1171_p2[15:12]),
        .S({\add_ln45_1_reg_1654[15]_i_2_n_5 ,\add_ln45_1_reg_1654[15]_i_3_n_5 ,\add_ln45_1_reg_1654[15]_i_4_n_5 ,\add_ln45_1_reg_1654[15]_i_5_n_5 }));
  FDRE \add_ln45_1_reg_1654_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[1]),
        .Q(add_ln45_1_reg_1654[1]),
        .R(1'b0));
  FDRE \add_ln45_1_reg_1654_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[2]),
        .Q(add_ln45_1_reg_1654[2]),
        .R(1'b0));
  FDRE \add_ln45_1_reg_1654_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[3]),
        .Q(add_ln45_1_reg_1654[3]),
        .R(1'b0));
  CARRY4 \add_ln45_1_reg_1654_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln45_1_reg_1654_reg[3]_i_1_n_5 ,\add_ln45_1_reg_1654_reg[3]_i_1_n_6 ,\add_ln45_1_reg_1654_reg[3]_i_1_n_7 ,\add_ln45_1_reg_1654_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_1599[3:0]),
        .O(add_ln45_1_fu_1171_p2[3:0]),
        .S({\add_ln45_1_reg_1654[3]_i_2_n_5 ,\add_ln45_1_reg_1654[3]_i_3_n_5 ,\add_ln45_1_reg_1654[3]_i_4_n_5 ,\add_ln45_1_reg_1654[3]_i_5_n_5 }));
  FDRE \add_ln45_1_reg_1654_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[4]),
        .Q(add_ln45_1_reg_1654[4]),
        .R(1'b0));
  FDRE \add_ln45_1_reg_1654_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[5]),
        .Q(add_ln45_1_reg_1654[5]),
        .R(1'b0));
  FDRE \add_ln45_1_reg_1654_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[6]),
        .Q(add_ln45_1_reg_1654[6]),
        .R(1'b0));
  FDRE \add_ln45_1_reg_1654_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[7]),
        .Q(add_ln45_1_reg_1654[7]),
        .R(1'b0));
  CARRY4 \add_ln45_1_reg_1654_reg[7]_i_1 
       (.CI(\add_ln45_1_reg_1654_reg[3]_i_1_n_5 ),
        .CO({\add_ln45_1_reg_1654_reg[7]_i_1_n_5 ,\add_ln45_1_reg_1654_reg[7]_i_1_n_6 ,\add_ln45_1_reg_1654_reg[7]_i_1_n_7 ,\add_ln45_1_reg_1654_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_reg_1599[7:4]),
        .O(add_ln45_1_fu_1171_p2[7:4]),
        .S({\add_ln45_1_reg_1654[7]_i_2_n_5 ,\add_ln45_1_reg_1654[7]_i_3_n_5 ,\add_ln45_1_reg_1654[7]_i_4_n_5 ,\add_ln45_1_reg_1654[7]_i_5_n_5 }));
  FDRE \add_ln45_1_reg_1654_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[8]),
        .Q(add_ln45_1_reg_1654[8]),
        .R(1'b0));
  FDRE \add_ln45_1_reg_1654_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(add_ln45_1_fu_1171_p2[9]),
        .Q(add_ln45_1_reg_1654[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[11]_i_2 
       (.I0(trunc_ln45_2_reg_1629[10]),
        .I1(trunc_ln45_3_reg_1634[10]),
        .I2(add_ln45_1_reg_1654[10]),
        .O(\add_ln45_3_reg_1684[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[11]_i_3 
       (.I0(trunc_ln45_2_reg_1629[9]),
        .I1(trunc_ln45_3_reg_1634[9]),
        .I2(add_ln45_1_reg_1654[9]),
        .O(\add_ln45_3_reg_1684[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[11]_i_4 
       (.I0(trunc_ln45_2_reg_1629[8]),
        .I1(trunc_ln45_3_reg_1634[8]),
        .I2(add_ln45_1_reg_1654[8]),
        .O(\add_ln45_3_reg_1684[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[11]_i_5 
       (.I0(trunc_ln45_2_reg_1629[7]),
        .I1(trunc_ln45_3_reg_1634[7]),
        .I2(add_ln45_1_reg_1654[7]),
        .O(\add_ln45_3_reg_1684[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[11]_i_6 
       (.I0(trunc_ln45_2_reg_1629[11]),
        .I1(trunc_ln45_3_reg_1634[11]),
        .I2(add_ln45_1_reg_1654[11]),
        .I3(\add_ln45_3_reg_1684[11]_i_2_n_5 ),
        .O(\add_ln45_3_reg_1684[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[11]_i_7 
       (.I0(trunc_ln45_2_reg_1629[10]),
        .I1(trunc_ln45_3_reg_1634[10]),
        .I2(add_ln45_1_reg_1654[10]),
        .I3(\add_ln45_3_reg_1684[11]_i_3_n_5 ),
        .O(\add_ln45_3_reg_1684[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[11]_i_8 
       (.I0(trunc_ln45_2_reg_1629[9]),
        .I1(trunc_ln45_3_reg_1634[9]),
        .I2(add_ln45_1_reg_1654[9]),
        .I3(\add_ln45_3_reg_1684[11]_i_4_n_5 ),
        .O(\add_ln45_3_reg_1684[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[11]_i_9 
       (.I0(trunc_ln45_2_reg_1629[8]),
        .I1(trunc_ln45_3_reg_1634[8]),
        .I2(add_ln45_1_reg_1654[8]),
        .I3(\add_ln45_3_reg_1684[11]_i_5_n_5 ),
        .O(\add_ln45_3_reg_1684[11]_i_9_n_5 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[15]_i_2 
       (.I0(trunc_ln45_2_reg_1629[13]),
        .I1(trunc_ln45_3_reg_1634[13]),
        .I2(add_ln45_1_reg_1654[13]),
        .O(\add_ln45_3_reg_1684[15]_i_2_n_5 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[15]_i_3 
       (.I0(trunc_ln45_2_reg_1629[12]),
        .I1(trunc_ln45_3_reg_1634[12]),
        .I2(add_ln45_1_reg_1654[12]),
        .O(\add_ln45_3_reg_1684[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[15]_i_4 
       (.I0(trunc_ln45_2_reg_1629[11]),
        .I1(trunc_ln45_3_reg_1634[11]),
        .I2(add_ln45_1_reg_1654[11]),
        .O(\add_ln45_3_reg_1684[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln45_3_reg_1684[15]_i_5 
       (.I0(add_ln45_1_reg_1654[14]),
        .I1(trunc_ln45_3_reg_1634[14]),
        .I2(trunc_ln45_2_reg_1629[14]),
        .I3(trunc_ln45_3_reg_1634[15]),
        .I4(trunc_ln45_2_reg_1629[15]),
        .I5(add_ln45_1_reg_1654[15]),
        .O(\add_ln45_3_reg_1684[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[15]_i_6 
       (.I0(\add_ln45_3_reg_1684[15]_i_2_n_5 ),
        .I1(trunc_ln45_3_reg_1634[14]),
        .I2(trunc_ln45_2_reg_1629[14]),
        .I3(add_ln45_1_reg_1654[14]),
        .O(\add_ln45_3_reg_1684[15]_i_6_n_5 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[15]_i_7 
       (.I0(trunc_ln45_2_reg_1629[13]),
        .I1(trunc_ln45_3_reg_1634[13]),
        .I2(add_ln45_1_reg_1654[13]),
        .I3(\add_ln45_3_reg_1684[15]_i_3_n_5 ),
        .O(\add_ln45_3_reg_1684[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[15]_i_8 
       (.I0(trunc_ln45_2_reg_1629[12]),
        .I1(trunc_ln45_3_reg_1634[12]),
        .I2(add_ln45_1_reg_1654[12]),
        .I3(\add_ln45_3_reg_1684[15]_i_4_n_5 ),
        .O(\add_ln45_3_reg_1684[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[3]_i_2 
       (.I0(trunc_ln45_2_reg_1629[2]),
        .I1(trunc_ln45_3_reg_1634[2]),
        .I2(add_ln45_1_reg_1654[2]),
        .O(\add_ln45_3_reg_1684[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[3]_i_3 
       (.I0(trunc_ln45_2_reg_1629[1]),
        .I1(trunc_ln45_3_reg_1634[1]),
        .I2(add_ln45_1_reg_1654[1]),
        .O(\add_ln45_3_reg_1684[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[3]_i_4 
       (.I0(trunc_ln45_2_reg_1629[0]),
        .I1(trunc_ln45_3_reg_1634[0]),
        .I2(add_ln45_1_reg_1654[0]),
        .O(\add_ln45_3_reg_1684[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[3]_i_5 
       (.I0(trunc_ln45_2_reg_1629[3]),
        .I1(trunc_ln45_3_reg_1634[3]),
        .I2(add_ln45_1_reg_1654[3]),
        .I3(\add_ln45_3_reg_1684[3]_i_2_n_5 ),
        .O(\add_ln45_3_reg_1684[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[3]_i_6 
       (.I0(trunc_ln45_2_reg_1629[2]),
        .I1(trunc_ln45_3_reg_1634[2]),
        .I2(add_ln45_1_reg_1654[2]),
        .I3(\add_ln45_3_reg_1684[3]_i_3_n_5 ),
        .O(\add_ln45_3_reg_1684[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[3]_i_7 
       (.I0(trunc_ln45_2_reg_1629[1]),
        .I1(trunc_ln45_3_reg_1634[1]),
        .I2(add_ln45_1_reg_1654[1]),
        .I3(\add_ln45_3_reg_1684[3]_i_4_n_5 ),
        .O(\add_ln45_3_reg_1684[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln45_3_reg_1684[3]_i_8 
       (.I0(trunc_ln45_2_reg_1629[0]),
        .I1(trunc_ln45_3_reg_1634[0]),
        .I2(add_ln45_1_reg_1654[0]),
        .O(\add_ln45_3_reg_1684[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[7]_i_2 
       (.I0(trunc_ln45_2_reg_1629[6]),
        .I1(trunc_ln45_3_reg_1634[6]),
        .I2(add_ln45_1_reg_1654[6]),
        .O(\add_ln45_3_reg_1684[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[7]_i_3 
       (.I0(trunc_ln45_2_reg_1629[5]),
        .I1(trunc_ln45_3_reg_1634[5]),
        .I2(add_ln45_1_reg_1654[5]),
        .O(\add_ln45_3_reg_1684[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[7]_i_4 
       (.I0(trunc_ln45_2_reg_1629[4]),
        .I1(trunc_ln45_3_reg_1634[4]),
        .I2(add_ln45_1_reg_1654[4]),
        .O(\add_ln45_3_reg_1684[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_3_reg_1684[7]_i_5 
       (.I0(trunc_ln45_2_reg_1629[3]),
        .I1(trunc_ln45_3_reg_1634[3]),
        .I2(add_ln45_1_reg_1654[3]),
        .O(\add_ln45_3_reg_1684[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[7]_i_6 
       (.I0(trunc_ln45_2_reg_1629[7]),
        .I1(trunc_ln45_3_reg_1634[7]),
        .I2(add_ln45_1_reg_1654[7]),
        .I3(\add_ln45_3_reg_1684[7]_i_2_n_5 ),
        .O(\add_ln45_3_reg_1684[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[7]_i_7 
       (.I0(trunc_ln45_2_reg_1629[6]),
        .I1(trunc_ln45_3_reg_1634[6]),
        .I2(add_ln45_1_reg_1654[6]),
        .I3(\add_ln45_3_reg_1684[7]_i_3_n_5 ),
        .O(\add_ln45_3_reg_1684[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[7]_i_8 
       (.I0(trunc_ln45_2_reg_1629[5]),
        .I1(trunc_ln45_3_reg_1634[5]),
        .I2(add_ln45_1_reg_1654[5]),
        .I3(\add_ln45_3_reg_1684[7]_i_4_n_5 ),
        .O(\add_ln45_3_reg_1684[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_3_reg_1684[7]_i_9 
       (.I0(trunc_ln45_2_reg_1629[4]),
        .I1(trunc_ln45_3_reg_1634[4]),
        .I2(add_ln45_1_reg_1654[4]),
        .I3(\add_ln45_3_reg_1684[7]_i_5_n_5 ),
        .O(\add_ln45_3_reg_1684[7]_i_9_n_5 ));
  FDRE \add_ln45_3_reg_1684_reg[0] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[0]),
        .Q(add_ln45_3_reg_1684[0]),
        .R(1'b0));
  FDRE \add_ln45_3_reg_1684_reg[10] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[10]),
        .Q(add_ln45_3_reg_1684[10]),
        .R(1'b0));
  FDRE \add_ln45_3_reg_1684_reg[11] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[11]),
        .Q(add_ln45_3_reg_1684[11]),
        .R(1'b0));
  CARRY4 \add_ln45_3_reg_1684_reg[11]_i_1 
       (.CI(\add_ln45_3_reg_1684_reg[7]_i_1_n_5 ),
        .CO({\add_ln45_3_reg_1684_reg[11]_i_1_n_5 ,\add_ln45_3_reg_1684_reg[11]_i_1_n_6 ,\add_ln45_3_reg_1684_reg[11]_i_1_n_7 ,\add_ln45_3_reg_1684_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_3_reg_1684[11]_i_2_n_5 ,\add_ln45_3_reg_1684[11]_i_3_n_5 ,\add_ln45_3_reg_1684[11]_i_4_n_5 ,\add_ln45_3_reg_1684[11]_i_5_n_5 }),
        .O(add_ln45_3_fu_1223_p2[11:8]),
        .S({\add_ln45_3_reg_1684[11]_i_6_n_5 ,\add_ln45_3_reg_1684[11]_i_7_n_5 ,\add_ln45_3_reg_1684[11]_i_8_n_5 ,\add_ln45_3_reg_1684[11]_i_9_n_5 }));
  FDRE \add_ln45_3_reg_1684_reg[12] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[12]),
        .Q(add_ln45_3_reg_1684[12]),
        .R(1'b0));
  FDRE \add_ln45_3_reg_1684_reg[13] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[13]),
        .Q(add_ln45_3_reg_1684[13]),
        .R(1'b0));
  FDRE \add_ln45_3_reg_1684_reg[14] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[14]),
        .Q(add_ln45_3_reg_1684[14]),
        .R(1'b0));
  FDRE \add_ln45_3_reg_1684_reg[15] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[15]),
        .Q(add_ln45_3_reg_1684[15]),
        .R(1'b0));
  CARRY4 \add_ln45_3_reg_1684_reg[15]_i_1 
       (.CI(\add_ln45_3_reg_1684_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln45_3_reg_1684_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln45_3_reg_1684_reg[15]_i_1_n_6 ,\add_ln45_3_reg_1684_reg[15]_i_1_n_7 ,\add_ln45_3_reg_1684_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln45_3_reg_1684[15]_i_2_n_5 ,\add_ln45_3_reg_1684[15]_i_3_n_5 ,\add_ln45_3_reg_1684[15]_i_4_n_5 }),
        .O(add_ln45_3_fu_1223_p2[15:12]),
        .S({\add_ln45_3_reg_1684[15]_i_5_n_5 ,\add_ln45_3_reg_1684[15]_i_6_n_5 ,\add_ln45_3_reg_1684[15]_i_7_n_5 ,\add_ln45_3_reg_1684[15]_i_8_n_5 }));
  FDRE \add_ln45_3_reg_1684_reg[1] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[1]),
        .Q(add_ln45_3_reg_1684[1]),
        .R(1'b0));
  FDRE \add_ln45_3_reg_1684_reg[2] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[2]),
        .Q(add_ln45_3_reg_1684[2]),
        .R(1'b0));
  FDRE \add_ln45_3_reg_1684_reg[3] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[3]),
        .Q(add_ln45_3_reg_1684[3]),
        .R(1'b0));
  CARRY4 \add_ln45_3_reg_1684_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln45_3_reg_1684_reg[3]_i_1_n_5 ,\add_ln45_3_reg_1684_reg[3]_i_1_n_6 ,\add_ln45_3_reg_1684_reg[3]_i_1_n_7 ,\add_ln45_3_reg_1684_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_3_reg_1684[3]_i_2_n_5 ,\add_ln45_3_reg_1684[3]_i_3_n_5 ,\add_ln45_3_reg_1684[3]_i_4_n_5 ,1'b0}),
        .O(add_ln45_3_fu_1223_p2[3:0]),
        .S({\add_ln45_3_reg_1684[3]_i_5_n_5 ,\add_ln45_3_reg_1684[3]_i_6_n_5 ,\add_ln45_3_reg_1684[3]_i_7_n_5 ,\add_ln45_3_reg_1684[3]_i_8_n_5 }));
  FDRE \add_ln45_3_reg_1684_reg[4] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[4]),
        .Q(add_ln45_3_reg_1684[4]),
        .R(1'b0));
  FDRE \add_ln45_3_reg_1684_reg[5] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[5]),
        .Q(add_ln45_3_reg_1684[5]),
        .R(1'b0));
  FDRE \add_ln45_3_reg_1684_reg[6] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[6]),
        .Q(add_ln45_3_reg_1684[6]),
        .R(1'b0));
  FDRE \add_ln45_3_reg_1684_reg[7] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[7]),
        .Q(add_ln45_3_reg_1684[7]),
        .R(1'b0));
  CARRY4 \add_ln45_3_reg_1684_reg[7]_i_1 
       (.CI(\add_ln45_3_reg_1684_reg[3]_i_1_n_5 ),
        .CO({\add_ln45_3_reg_1684_reg[7]_i_1_n_5 ,\add_ln45_3_reg_1684_reg[7]_i_1_n_6 ,\add_ln45_3_reg_1684_reg[7]_i_1_n_7 ,\add_ln45_3_reg_1684_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_3_reg_1684[7]_i_2_n_5 ,\add_ln45_3_reg_1684[7]_i_3_n_5 ,\add_ln45_3_reg_1684[7]_i_4_n_5 ,\add_ln45_3_reg_1684[7]_i_5_n_5 }),
        .O(add_ln45_3_fu_1223_p2[7:4]),
        .S({\add_ln45_3_reg_1684[7]_i_6_n_5 ,\add_ln45_3_reg_1684[7]_i_7_n_5 ,\add_ln45_3_reg_1684[7]_i_8_n_5 ,\add_ln45_3_reg_1684[7]_i_9_n_5 }));
  FDRE \add_ln45_3_reg_1684_reg[8] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[8]),
        .Q(add_ln45_3_reg_1684[8]),
        .R(1'b0));
  FDRE \add_ln45_3_reg_1684_reg[9] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(add_ln45_3_fu_1223_p2[9]),
        .Q(add_ln45_3_reg_1684[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[11]_i_2 
       (.I0(trunc_ln45_5_reg_1674[11]),
        .I1(trunc_ln45_4_reg_1669[11]),
        .O(\add_ln45_4_reg_1699[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[11]_i_3 
       (.I0(trunc_ln45_5_reg_1674[10]),
        .I1(trunc_ln45_4_reg_1669[10]),
        .O(\add_ln45_4_reg_1699[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[11]_i_4 
       (.I0(trunc_ln45_5_reg_1674[9]),
        .I1(trunc_ln45_4_reg_1669[9]),
        .O(\add_ln45_4_reg_1699[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[11]_i_5 
       (.I0(trunc_ln45_5_reg_1674[8]),
        .I1(trunc_ln45_4_reg_1669[8]),
        .O(\add_ln45_4_reg_1699[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[15]_i_2 
       (.I0(trunc_ln45_5_reg_1674[15]),
        .I1(trunc_ln45_4_reg_1669[15]),
        .O(\add_ln45_4_reg_1699[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[15]_i_3 
       (.I0(trunc_ln45_5_reg_1674[14]),
        .I1(trunc_ln45_4_reg_1669[14]),
        .O(\add_ln45_4_reg_1699[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[15]_i_4 
       (.I0(trunc_ln45_5_reg_1674[13]),
        .I1(trunc_ln45_4_reg_1669[13]),
        .O(\add_ln45_4_reg_1699[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[15]_i_5 
       (.I0(trunc_ln45_5_reg_1674[12]),
        .I1(trunc_ln45_4_reg_1669[12]),
        .O(\add_ln45_4_reg_1699[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[3]_i_2 
       (.I0(trunc_ln45_5_reg_1674[3]),
        .I1(trunc_ln45_4_reg_1669[3]),
        .O(\add_ln45_4_reg_1699[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[3]_i_3 
       (.I0(trunc_ln45_5_reg_1674[2]),
        .I1(trunc_ln45_4_reg_1669[2]),
        .O(\add_ln45_4_reg_1699[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[3]_i_4 
       (.I0(trunc_ln45_5_reg_1674[1]),
        .I1(trunc_ln45_4_reg_1669[1]),
        .O(\add_ln45_4_reg_1699[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[3]_i_5 
       (.I0(trunc_ln45_5_reg_1674[0]),
        .I1(trunc_ln45_4_reg_1669[0]),
        .O(\add_ln45_4_reg_1699[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[7]_i_2 
       (.I0(trunc_ln45_5_reg_1674[7]),
        .I1(trunc_ln45_4_reg_1669[7]),
        .O(\add_ln45_4_reg_1699[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[7]_i_3 
       (.I0(trunc_ln45_5_reg_1674[6]),
        .I1(trunc_ln45_4_reg_1669[6]),
        .O(\add_ln45_4_reg_1699[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[7]_i_4 
       (.I0(trunc_ln45_5_reg_1674[5]),
        .I1(trunc_ln45_4_reg_1669[5]),
        .O(\add_ln45_4_reg_1699[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1699[7]_i_5 
       (.I0(trunc_ln45_5_reg_1674[4]),
        .I1(trunc_ln45_4_reg_1669[4]),
        .O(\add_ln45_4_reg_1699[7]_i_5_n_5 ));
  FDRE \add_ln45_4_reg_1699_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[0]),
        .Q(add_ln45_4_reg_1699[0]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1699_reg[10] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[10]),
        .Q(add_ln45_4_reg_1699[10]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1699_reg[11] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[11]),
        .Q(add_ln45_4_reg_1699[11]),
        .R(1'b0));
  CARRY4 \add_ln45_4_reg_1699_reg[11]_i_1 
       (.CI(\add_ln45_4_reg_1699_reg[7]_i_1_n_5 ),
        .CO({\add_ln45_4_reg_1699_reg[11]_i_1_n_5 ,\add_ln45_4_reg_1699_reg[11]_i_1_n_6 ,\add_ln45_4_reg_1699_reg[11]_i_1_n_7 ,\add_ln45_4_reg_1699_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln45_5_reg_1674[11:8]),
        .O(add_ln45_4_fu_1262_p2[11:8]),
        .S({\add_ln45_4_reg_1699[11]_i_2_n_5 ,\add_ln45_4_reg_1699[11]_i_3_n_5 ,\add_ln45_4_reg_1699[11]_i_4_n_5 ,\add_ln45_4_reg_1699[11]_i_5_n_5 }));
  FDRE \add_ln45_4_reg_1699_reg[12] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[12]),
        .Q(add_ln45_4_reg_1699[12]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1699_reg[13] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[13]),
        .Q(add_ln45_4_reg_1699[13]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1699_reg[14] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[14]),
        .Q(add_ln45_4_reg_1699[14]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1699_reg[15] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[15]),
        .Q(add_ln45_4_reg_1699[15]),
        .R(1'b0));
  CARRY4 \add_ln45_4_reg_1699_reg[15]_i_1 
       (.CI(\add_ln45_4_reg_1699_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln45_4_reg_1699_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln45_4_reg_1699_reg[15]_i_1_n_6 ,\add_ln45_4_reg_1699_reg[15]_i_1_n_7 ,\add_ln45_4_reg_1699_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln45_5_reg_1674[14:12]}),
        .O(add_ln45_4_fu_1262_p2[15:12]),
        .S({\add_ln45_4_reg_1699[15]_i_2_n_5 ,\add_ln45_4_reg_1699[15]_i_3_n_5 ,\add_ln45_4_reg_1699[15]_i_4_n_5 ,\add_ln45_4_reg_1699[15]_i_5_n_5 }));
  FDRE \add_ln45_4_reg_1699_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[1]),
        .Q(add_ln45_4_reg_1699[1]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1699_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[2]),
        .Q(add_ln45_4_reg_1699[2]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1699_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[3]),
        .Q(add_ln45_4_reg_1699[3]),
        .R(1'b0));
  CARRY4 \add_ln45_4_reg_1699_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln45_4_reg_1699_reg[3]_i_1_n_5 ,\add_ln45_4_reg_1699_reg[3]_i_1_n_6 ,\add_ln45_4_reg_1699_reg[3]_i_1_n_7 ,\add_ln45_4_reg_1699_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln45_5_reg_1674[3:0]),
        .O(add_ln45_4_fu_1262_p2[3:0]),
        .S({\add_ln45_4_reg_1699[3]_i_2_n_5 ,\add_ln45_4_reg_1699[3]_i_3_n_5 ,\add_ln45_4_reg_1699[3]_i_4_n_5 ,\add_ln45_4_reg_1699[3]_i_5_n_5 }));
  FDRE \add_ln45_4_reg_1699_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[4]),
        .Q(add_ln45_4_reg_1699[4]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1699_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[5]),
        .Q(add_ln45_4_reg_1699[5]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1699_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[6]),
        .Q(add_ln45_4_reg_1699[6]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1699_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[7]),
        .Q(add_ln45_4_reg_1699[7]),
        .R(1'b0));
  CARRY4 \add_ln45_4_reg_1699_reg[7]_i_1 
       (.CI(\add_ln45_4_reg_1699_reg[3]_i_1_n_5 ),
        .CO({\add_ln45_4_reg_1699_reg[7]_i_1_n_5 ,\add_ln45_4_reg_1699_reg[7]_i_1_n_6 ,\add_ln45_4_reg_1699_reg[7]_i_1_n_7 ,\add_ln45_4_reg_1699_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln45_5_reg_1674[7:4]),
        .O(add_ln45_4_fu_1262_p2[7:4]),
        .S({\add_ln45_4_reg_1699[7]_i_2_n_5 ,\add_ln45_4_reg_1699[7]_i_3_n_5 ,\add_ln45_4_reg_1699[7]_i_4_n_5 ,\add_ln45_4_reg_1699[7]_i_5_n_5 }));
  FDRE \add_ln45_4_reg_1699_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[8]),
        .Q(add_ln45_4_reg_1699[8]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1699_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_4_fu_1262_p2[9]),
        .Q(add_ln45_4_reg_1699[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[11]_i_11 
       (.I0(trunc_ln45_6_reg_1689[6]),
        .I1(add_ln45_4_reg_1699[6]),
        .I2(add_ln45_3_reg_1684[6]),
        .O(\add_ln45_8_reg_1709[11]_i_11_n_5 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[11]_i_12 
       (.I0(trunc_ln45_6_reg_1689[5]),
        .I1(add_ln45_4_reg_1699[5]),
        .I2(add_ln45_3_reg_1684[5]),
        .O(\add_ln45_8_reg_1709[11]_i_12_n_5 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[11]_i_13 
       (.I0(trunc_ln45_6_reg_1689[4]),
        .I1(add_ln45_4_reg_1699[4]),
        .I2(add_ln45_3_reg_1684[4]),
        .O(\add_ln45_8_reg_1709[11]_i_13_n_5 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[11]_i_14 
       (.I0(trunc_ln45_6_reg_1689[3]),
        .I1(add_ln45_4_reg_1699[3]),
        .I2(add_ln45_3_reg_1684[3]),
        .O(\add_ln45_8_reg_1709[11]_i_14_n_5 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[11]_i_15 
       (.I0(trunc_ln45_6_reg_1689[7]),
        .I1(add_ln45_4_reg_1699[7]),
        .I2(add_ln45_3_reg_1684[7]),
        .I3(\add_ln45_8_reg_1709[11]_i_11_n_5 ),
        .O(\add_ln45_8_reg_1709[11]_i_15_n_5 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[11]_i_16 
       (.I0(trunc_ln45_6_reg_1689[6]),
        .I1(add_ln45_4_reg_1699[6]),
        .I2(add_ln45_3_reg_1684[6]),
        .I3(\add_ln45_8_reg_1709[11]_i_12_n_5 ),
        .O(\add_ln45_8_reg_1709[11]_i_16_n_5 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[11]_i_17 
       (.I0(trunc_ln45_6_reg_1689[5]),
        .I1(add_ln45_4_reg_1699[5]),
        .I2(add_ln45_3_reg_1684[5]),
        .I3(\add_ln45_8_reg_1709[11]_i_13_n_5 ),
        .O(\add_ln45_8_reg_1709[11]_i_17_n_5 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[11]_i_18 
       (.I0(trunc_ln45_6_reg_1689[4]),
        .I1(add_ln45_4_reg_1699[4]),
        .I2(add_ln45_3_reg_1684[4]),
        .I3(\add_ln45_8_reg_1709[11]_i_14_n_5 ),
        .O(\add_ln45_8_reg_1709[11]_i_18_n_5 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[11]_i_2 
       (.I0(\add_ln45_8_reg_1709_reg[15]_i_11_n_10 ),
        .I1(trunc_ln45_7_reg_1694[10]),
        .I2(trunc_ln45_8_reg_1704[10]),
        .O(\add_ln45_8_reg_1709[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[11]_i_3 
       (.I0(\add_ln45_8_reg_1709_reg[15]_i_11_n_11 ),
        .I1(trunc_ln45_7_reg_1694[9]),
        .I2(trunc_ln45_8_reg_1704[9]),
        .O(\add_ln45_8_reg_1709[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[11]_i_4 
       (.I0(\add_ln45_8_reg_1709_reg[15]_i_11_n_12 ),
        .I1(trunc_ln45_7_reg_1694[8]),
        .I2(trunc_ln45_8_reg_1704[8]),
        .O(\add_ln45_8_reg_1709[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[11]_i_5 
       (.I0(\add_ln45_8_reg_1709_reg[11]_i_10_n_9 ),
        .I1(trunc_ln45_7_reg_1694[7]),
        .I2(trunc_ln45_8_reg_1704[7]),
        .O(\add_ln45_8_reg_1709[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[11]_i_6 
       (.I0(\add_ln45_8_reg_1709_reg[15]_i_11_n_9 ),
        .I1(trunc_ln45_7_reg_1694[11]),
        .I2(trunc_ln45_8_reg_1704[11]),
        .I3(\add_ln45_8_reg_1709[11]_i_2_n_5 ),
        .O(\add_ln45_8_reg_1709[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[11]_i_7 
       (.I0(\add_ln45_8_reg_1709_reg[15]_i_11_n_10 ),
        .I1(trunc_ln45_7_reg_1694[10]),
        .I2(trunc_ln45_8_reg_1704[10]),
        .I3(\add_ln45_8_reg_1709[11]_i_3_n_5 ),
        .O(\add_ln45_8_reg_1709[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[11]_i_8 
       (.I0(\add_ln45_8_reg_1709_reg[15]_i_11_n_11 ),
        .I1(trunc_ln45_7_reg_1694[9]),
        .I2(trunc_ln45_8_reg_1704[9]),
        .I3(\add_ln45_8_reg_1709[11]_i_4_n_5 ),
        .O(\add_ln45_8_reg_1709[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[11]_i_9 
       (.I0(\add_ln45_8_reg_1709_reg[15]_i_11_n_12 ),
        .I1(trunc_ln45_7_reg_1694[8]),
        .I2(trunc_ln45_8_reg_1704[8]),
        .I3(\add_ln45_8_reg_1709[11]_i_5_n_5 ),
        .O(\add_ln45_8_reg_1709[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln45_8_reg_1709[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln23_reg_1407_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln45_8_reg_17090));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[15]_i_12 
       (.I0(trunc_ln45_6_reg_1689[13]),
        .I1(add_ln45_4_reg_1699[13]),
        .I2(add_ln45_3_reg_1684[13]),
        .O(\add_ln45_8_reg_1709[15]_i_12_n_5 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[15]_i_13 
       (.I0(trunc_ln45_6_reg_1689[12]),
        .I1(add_ln45_4_reg_1699[12]),
        .I2(add_ln45_3_reg_1684[12]),
        .O(\add_ln45_8_reg_1709[15]_i_13_n_5 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[15]_i_14 
       (.I0(trunc_ln45_6_reg_1689[11]),
        .I1(add_ln45_4_reg_1699[11]),
        .I2(add_ln45_3_reg_1684[11]),
        .O(\add_ln45_8_reg_1709[15]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln45_8_reg_1709[15]_i_15 
       (.I0(add_ln45_3_reg_1684[14]),
        .I1(add_ln45_4_reg_1699[14]),
        .I2(trunc_ln45_6_reg_1689[14]),
        .I3(add_ln45_4_reg_1699[15]),
        .I4(trunc_ln45_6_reg_1689[15]),
        .I5(add_ln45_3_reg_1684[15]),
        .O(\add_ln45_8_reg_1709[15]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[15]_i_16 
       (.I0(\add_ln45_8_reg_1709[15]_i_12_n_5 ),
        .I1(add_ln45_4_reg_1699[14]),
        .I2(trunc_ln45_6_reg_1689[14]),
        .I3(add_ln45_3_reg_1684[14]),
        .O(\add_ln45_8_reg_1709[15]_i_16_n_5 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[15]_i_17 
       (.I0(trunc_ln45_6_reg_1689[13]),
        .I1(add_ln45_4_reg_1699[13]),
        .I2(add_ln45_3_reg_1684[13]),
        .I3(\add_ln45_8_reg_1709[15]_i_13_n_5 ),
        .O(\add_ln45_8_reg_1709[15]_i_17_n_5 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[15]_i_18 
       (.I0(trunc_ln45_6_reg_1689[12]),
        .I1(add_ln45_4_reg_1699[12]),
        .I2(add_ln45_3_reg_1684[12]),
        .I3(\add_ln45_8_reg_1709[15]_i_14_n_5 ),
        .O(\add_ln45_8_reg_1709[15]_i_18_n_5 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[15]_i_19 
       (.I0(trunc_ln45_6_reg_1689[10]),
        .I1(add_ln45_4_reg_1699[10]),
        .I2(add_ln45_3_reg_1684[10]),
        .O(\add_ln45_8_reg_1709[15]_i_19_n_5 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[15]_i_20 
       (.I0(trunc_ln45_6_reg_1689[9]),
        .I1(add_ln45_4_reg_1699[9]),
        .I2(add_ln45_3_reg_1684[9]),
        .O(\add_ln45_8_reg_1709[15]_i_20_n_5 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[15]_i_21 
       (.I0(trunc_ln45_6_reg_1689[8]),
        .I1(add_ln45_4_reg_1699[8]),
        .I2(add_ln45_3_reg_1684[8]),
        .O(\add_ln45_8_reg_1709[15]_i_21_n_5 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[15]_i_22 
       (.I0(trunc_ln45_6_reg_1689[7]),
        .I1(add_ln45_4_reg_1699[7]),
        .I2(add_ln45_3_reg_1684[7]),
        .O(\add_ln45_8_reg_1709[15]_i_22_n_5 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[15]_i_23 
       (.I0(trunc_ln45_6_reg_1689[11]),
        .I1(add_ln45_4_reg_1699[11]),
        .I2(add_ln45_3_reg_1684[11]),
        .I3(\add_ln45_8_reg_1709[15]_i_19_n_5 ),
        .O(\add_ln45_8_reg_1709[15]_i_23_n_5 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[15]_i_24 
       (.I0(trunc_ln45_6_reg_1689[10]),
        .I1(add_ln45_4_reg_1699[10]),
        .I2(add_ln45_3_reg_1684[10]),
        .I3(\add_ln45_8_reg_1709[15]_i_20_n_5 ),
        .O(\add_ln45_8_reg_1709[15]_i_24_n_5 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[15]_i_25 
       (.I0(trunc_ln45_6_reg_1689[9]),
        .I1(add_ln45_4_reg_1699[9]),
        .I2(add_ln45_3_reg_1684[9]),
        .I3(\add_ln45_8_reg_1709[15]_i_21_n_5 ),
        .O(\add_ln45_8_reg_1709[15]_i_25_n_5 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[15]_i_26 
       (.I0(trunc_ln45_6_reg_1689[8]),
        .I1(add_ln45_4_reg_1699[8]),
        .I2(add_ln45_3_reg_1684[8]),
        .I3(\add_ln45_8_reg_1709[15]_i_22_n_5 ),
        .O(\add_ln45_8_reg_1709[15]_i_26_n_5 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[15]_i_3 
       (.I0(\add_ln45_8_reg_1709_reg[15]_i_10_n_11 ),
        .I1(trunc_ln45_7_reg_1694[13]),
        .I2(trunc_ln45_8_reg_1704[13]),
        .O(\add_ln45_8_reg_1709[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[15]_i_4 
       (.I0(\add_ln45_8_reg_1709_reg[15]_i_10_n_12 ),
        .I1(trunc_ln45_7_reg_1694[12]),
        .I2(trunc_ln45_8_reg_1704[12]),
        .O(\add_ln45_8_reg_1709[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[15]_i_5 
       (.I0(\add_ln45_8_reg_1709_reg[15]_i_11_n_9 ),
        .I1(trunc_ln45_7_reg_1694[11]),
        .I2(trunc_ln45_8_reg_1704[11]),
        .O(\add_ln45_8_reg_1709[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln45_8_reg_1709[15]_i_6 
       (.I0(trunc_ln45_8_reg_1704[14]),
        .I1(trunc_ln45_7_reg_1694[14]),
        .I2(\add_ln45_8_reg_1709_reg[15]_i_10_n_10 ),
        .I3(trunc_ln45_7_reg_1694[15]),
        .I4(\add_ln45_8_reg_1709_reg[15]_i_10_n_9 ),
        .I5(trunc_ln45_8_reg_1704[15]),
        .O(\add_ln45_8_reg_1709[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[15]_i_7 
       (.I0(\add_ln45_8_reg_1709[15]_i_3_n_5 ),
        .I1(trunc_ln45_7_reg_1694[14]),
        .I2(\add_ln45_8_reg_1709_reg[15]_i_10_n_10 ),
        .I3(trunc_ln45_8_reg_1704[14]),
        .O(\add_ln45_8_reg_1709[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[15]_i_8 
       (.I0(\add_ln45_8_reg_1709_reg[15]_i_10_n_11 ),
        .I1(trunc_ln45_7_reg_1694[13]),
        .I2(trunc_ln45_8_reg_1704[13]),
        .I3(\add_ln45_8_reg_1709[15]_i_4_n_5 ),
        .O(\add_ln45_8_reg_1709[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[15]_i_9 
       (.I0(\add_ln45_8_reg_1709_reg[15]_i_10_n_12 ),
        .I1(trunc_ln45_7_reg_1694[12]),
        .I2(trunc_ln45_8_reg_1704[12]),
        .I3(\add_ln45_8_reg_1709[15]_i_5_n_5 ),
        .O(\add_ln45_8_reg_1709[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[3]_i_2 
       (.I0(\add_ln45_8_reg_1709_reg[7]_i_10_n_10 ),
        .I1(trunc_ln45_7_reg_1694[2]),
        .I2(trunc_ln45_8_reg_1704[2]),
        .O(\add_ln45_8_reg_1709[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[3]_i_3 
       (.I0(\add_ln45_8_reg_1709_reg[7]_i_10_n_11 ),
        .I1(trunc_ln45_7_reg_1694[1]),
        .I2(trunc_ln45_8_reg_1704[1]),
        .O(\add_ln45_8_reg_1709[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[3]_i_4 
       (.I0(\add_ln45_8_reg_1709_reg[7]_i_10_n_12 ),
        .I1(trunc_ln45_7_reg_1694[0]),
        .I2(trunc_ln45_8_reg_1704[0]),
        .O(\add_ln45_8_reg_1709[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[3]_i_5 
       (.I0(\add_ln45_8_reg_1709_reg[7]_i_10_n_9 ),
        .I1(trunc_ln45_7_reg_1694[3]),
        .I2(trunc_ln45_8_reg_1704[3]),
        .I3(\add_ln45_8_reg_1709[3]_i_2_n_5 ),
        .O(\add_ln45_8_reg_1709[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[3]_i_6 
       (.I0(\add_ln45_8_reg_1709_reg[7]_i_10_n_10 ),
        .I1(trunc_ln45_7_reg_1694[2]),
        .I2(trunc_ln45_8_reg_1704[2]),
        .I3(\add_ln45_8_reg_1709[3]_i_3_n_5 ),
        .O(\add_ln45_8_reg_1709[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[3]_i_7 
       (.I0(\add_ln45_8_reg_1709_reg[7]_i_10_n_11 ),
        .I1(trunc_ln45_7_reg_1694[1]),
        .I2(trunc_ln45_8_reg_1704[1]),
        .I3(\add_ln45_8_reg_1709[3]_i_4_n_5 ),
        .O(\add_ln45_8_reg_1709[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln45_8_reg_1709[3]_i_8 
       (.I0(\add_ln45_8_reg_1709_reg[7]_i_10_n_12 ),
        .I1(trunc_ln45_7_reg_1694[0]),
        .I2(trunc_ln45_8_reg_1704[0]),
        .O(\add_ln45_8_reg_1709[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[7]_i_11 
       (.I0(trunc_ln45_6_reg_1689[2]),
        .I1(add_ln45_4_reg_1699[2]),
        .I2(add_ln45_3_reg_1684[2]),
        .O(\add_ln45_8_reg_1709[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[7]_i_12 
       (.I0(trunc_ln45_6_reg_1689[1]),
        .I1(add_ln45_4_reg_1699[1]),
        .I2(add_ln45_3_reg_1684[1]),
        .O(\add_ln45_8_reg_1709[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[7]_i_13 
       (.I0(trunc_ln45_6_reg_1689[0]),
        .I1(add_ln45_4_reg_1699[0]),
        .I2(add_ln45_3_reg_1684[0]),
        .O(\add_ln45_8_reg_1709[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[7]_i_14 
       (.I0(trunc_ln45_6_reg_1689[3]),
        .I1(add_ln45_4_reg_1699[3]),
        .I2(add_ln45_3_reg_1684[3]),
        .I3(\add_ln45_8_reg_1709[7]_i_11_n_5 ),
        .O(\add_ln45_8_reg_1709[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[7]_i_15 
       (.I0(trunc_ln45_6_reg_1689[2]),
        .I1(add_ln45_4_reg_1699[2]),
        .I2(add_ln45_3_reg_1684[2]),
        .I3(\add_ln45_8_reg_1709[7]_i_12_n_5 ),
        .O(\add_ln45_8_reg_1709[7]_i_15_n_5 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[7]_i_16 
       (.I0(trunc_ln45_6_reg_1689[1]),
        .I1(add_ln45_4_reg_1699[1]),
        .I2(add_ln45_3_reg_1684[1]),
        .I3(\add_ln45_8_reg_1709[7]_i_13_n_5 ),
        .O(\add_ln45_8_reg_1709[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln45_8_reg_1709[7]_i_17 
       (.I0(trunc_ln45_6_reg_1689[0]),
        .I1(add_ln45_4_reg_1699[0]),
        .I2(add_ln45_3_reg_1684[0]),
        .O(\add_ln45_8_reg_1709[7]_i_17_n_5 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[7]_i_2 
       (.I0(\add_ln45_8_reg_1709_reg[11]_i_10_n_10 ),
        .I1(trunc_ln45_7_reg_1694[6]),
        .I2(trunc_ln45_8_reg_1704[6]),
        .O(\add_ln45_8_reg_1709[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[7]_i_3 
       (.I0(\add_ln45_8_reg_1709_reg[11]_i_10_n_11 ),
        .I1(trunc_ln45_7_reg_1694[5]),
        .I2(trunc_ln45_8_reg_1704[5]),
        .O(\add_ln45_8_reg_1709[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[7]_i_4 
       (.I0(\add_ln45_8_reg_1709_reg[11]_i_10_n_12 ),
        .I1(trunc_ln45_7_reg_1694[4]),
        .I2(trunc_ln45_8_reg_1704[4]),
        .O(\add_ln45_8_reg_1709[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_8_reg_1709[7]_i_5 
       (.I0(\add_ln45_8_reg_1709_reg[7]_i_10_n_9 ),
        .I1(trunc_ln45_7_reg_1694[3]),
        .I2(trunc_ln45_8_reg_1704[3]),
        .O(\add_ln45_8_reg_1709[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[7]_i_6 
       (.I0(\add_ln45_8_reg_1709_reg[11]_i_10_n_9 ),
        .I1(trunc_ln45_7_reg_1694[7]),
        .I2(trunc_ln45_8_reg_1704[7]),
        .I3(\add_ln45_8_reg_1709[7]_i_2_n_5 ),
        .O(\add_ln45_8_reg_1709[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[7]_i_7 
       (.I0(\add_ln45_8_reg_1709_reg[11]_i_10_n_10 ),
        .I1(trunc_ln45_7_reg_1694[6]),
        .I2(trunc_ln45_8_reg_1704[6]),
        .I3(\add_ln45_8_reg_1709[7]_i_3_n_5 ),
        .O(\add_ln45_8_reg_1709[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[7]_i_8 
       (.I0(\add_ln45_8_reg_1709_reg[11]_i_10_n_11 ),
        .I1(trunc_ln45_7_reg_1694[5]),
        .I2(trunc_ln45_8_reg_1704[5]),
        .I3(\add_ln45_8_reg_1709[7]_i_4_n_5 ),
        .O(\add_ln45_8_reg_1709[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_8_reg_1709[7]_i_9 
       (.I0(\add_ln45_8_reg_1709_reg[11]_i_10_n_12 ),
        .I1(trunc_ln45_7_reg_1694[4]),
        .I2(trunc_ln45_8_reg_1704[4]),
        .I3(\add_ln45_8_reg_1709[7]_i_5_n_5 ),
        .O(\add_ln45_8_reg_1709[7]_i_9_n_5 ));
  FDRE \add_ln45_8_reg_1709_reg[0] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[0]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[0]),
        .R(1'b0));
  FDRE \add_ln45_8_reg_1709_reg[10] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[10]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[10]),
        .R(1'b0));
  FDRE \add_ln45_8_reg_1709_reg[11] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[11]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[11]),
        .R(1'b0));
  CARRY4 \add_ln45_8_reg_1709_reg[11]_i_1 
       (.CI(\add_ln45_8_reg_1709_reg[7]_i_1_n_5 ),
        .CO({\add_ln45_8_reg_1709_reg[11]_i_1_n_5 ,\add_ln45_8_reg_1709_reg[11]_i_1_n_6 ,\add_ln45_8_reg_1709_reg[11]_i_1_n_7 ,\add_ln45_8_reg_1709_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_8_reg_1709[11]_i_2_n_5 ,\add_ln45_8_reg_1709[11]_i_3_n_5 ,\add_ln45_8_reg_1709[11]_i_4_n_5 ,\add_ln45_8_reg_1709[11]_i_5_n_5 }),
        .O(add_ln45_8_fu_1296_p2[11:8]),
        .S({\add_ln45_8_reg_1709[11]_i_6_n_5 ,\add_ln45_8_reg_1709[11]_i_7_n_5 ,\add_ln45_8_reg_1709[11]_i_8_n_5 ,\add_ln45_8_reg_1709[11]_i_9_n_5 }));
  CARRY4 \add_ln45_8_reg_1709_reg[11]_i_10 
       (.CI(\add_ln45_8_reg_1709_reg[7]_i_10_n_5 ),
        .CO({\add_ln45_8_reg_1709_reg[11]_i_10_n_5 ,\add_ln45_8_reg_1709_reg[11]_i_10_n_6 ,\add_ln45_8_reg_1709_reg[11]_i_10_n_7 ,\add_ln45_8_reg_1709_reg[11]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_8_reg_1709[11]_i_11_n_5 ,\add_ln45_8_reg_1709[11]_i_12_n_5 ,\add_ln45_8_reg_1709[11]_i_13_n_5 ,\add_ln45_8_reg_1709[11]_i_14_n_5 }),
        .O({\add_ln45_8_reg_1709_reg[11]_i_10_n_9 ,\add_ln45_8_reg_1709_reg[11]_i_10_n_10 ,\add_ln45_8_reg_1709_reg[11]_i_10_n_11 ,\add_ln45_8_reg_1709_reg[11]_i_10_n_12 }),
        .S({\add_ln45_8_reg_1709[11]_i_15_n_5 ,\add_ln45_8_reg_1709[11]_i_16_n_5 ,\add_ln45_8_reg_1709[11]_i_17_n_5 ,\add_ln45_8_reg_1709[11]_i_18_n_5 }));
  FDRE \add_ln45_8_reg_1709_reg[12] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[12]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[12]),
        .R(1'b0));
  FDRE \add_ln45_8_reg_1709_reg[13] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[13]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[13]),
        .R(1'b0));
  FDRE \add_ln45_8_reg_1709_reg[14] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[14]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[14]),
        .R(1'b0));
  FDRE \add_ln45_8_reg_1709_reg[15] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[15]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[15]),
        .R(1'b0));
  CARRY4 \add_ln45_8_reg_1709_reg[15]_i_10 
       (.CI(\add_ln45_8_reg_1709_reg[15]_i_11_n_5 ),
        .CO({\NLW_add_ln45_8_reg_1709_reg[15]_i_10_CO_UNCONNECTED [3],\add_ln45_8_reg_1709_reg[15]_i_10_n_6 ,\add_ln45_8_reg_1709_reg[15]_i_10_n_7 ,\add_ln45_8_reg_1709_reg[15]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln45_8_reg_1709[15]_i_12_n_5 ,\add_ln45_8_reg_1709[15]_i_13_n_5 ,\add_ln45_8_reg_1709[15]_i_14_n_5 }),
        .O({\add_ln45_8_reg_1709_reg[15]_i_10_n_9 ,\add_ln45_8_reg_1709_reg[15]_i_10_n_10 ,\add_ln45_8_reg_1709_reg[15]_i_10_n_11 ,\add_ln45_8_reg_1709_reg[15]_i_10_n_12 }),
        .S({\add_ln45_8_reg_1709[15]_i_15_n_5 ,\add_ln45_8_reg_1709[15]_i_16_n_5 ,\add_ln45_8_reg_1709[15]_i_17_n_5 ,\add_ln45_8_reg_1709[15]_i_18_n_5 }));
  CARRY4 \add_ln45_8_reg_1709_reg[15]_i_11 
       (.CI(\add_ln45_8_reg_1709_reg[11]_i_10_n_5 ),
        .CO({\add_ln45_8_reg_1709_reg[15]_i_11_n_5 ,\add_ln45_8_reg_1709_reg[15]_i_11_n_6 ,\add_ln45_8_reg_1709_reg[15]_i_11_n_7 ,\add_ln45_8_reg_1709_reg[15]_i_11_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_8_reg_1709[15]_i_19_n_5 ,\add_ln45_8_reg_1709[15]_i_20_n_5 ,\add_ln45_8_reg_1709[15]_i_21_n_5 ,\add_ln45_8_reg_1709[15]_i_22_n_5 }),
        .O({\add_ln45_8_reg_1709_reg[15]_i_11_n_9 ,\add_ln45_8_reg_1709_reg[15]_i_11_n_10 ,\add_ln45_8_reg_1709_reg[15]_i_11_n_11 ,\add_ln45_8_reg_1709_reg[15]_i_11_n_12 }),
        .S({\add_ln45_8_reg_1709[15]_i_23_n_5 ,\add_ln45_8_reg_1709[15]_i_24_n_5 ,\add_ln45_8_reg_1709[15]_i_25_n_5 ,\add_ln45_8_reg_1709[15]_i_26_n_5 }));
  CARRY4 \add_ln45_8_reg_1709_reg[15]_i_2 
       (.CI(\add_ln45_8_reg_1709_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln45_8_reg_1709_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln45_8_reg_1709_reg[15]_i_2_n_6 ,\add_ln45_8_reg_1709_reg[15]_i_2_n_7 ,\add_ln45_8_reg_1709_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln45_8_reg_1709[15]_i_3_n_5 ,\add_ln45_8_reg_1709[15]_i_4_n_5 ,\add_ln45_8_reg_1709[15]_i_5_n_5 }),
        .O(add_ln45_8_fu_1296_p2[15:12]),
        .S({\add_ln45_8_reg_1709[15]_i_6_n_5 ,\add_ln45_8_reg_1709[15]_i_7_n_5 ,\add_ln45_8_reg_1709[15]_i_8_n_5 ,\add_ln45_8_reg_1709[15]_i_9_n_5 }));
  FDRE \add_ln45_8_reg_1709_reg[1] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[1]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[1]),
        .R(1'b0));
  FDRE \add_ln45_8_reg_1709_reg[2] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[2]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[2]),
        .R(1'b0));
  FDRE \add_ln45_8_reg_1709_reg[3] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[3]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[3]),
        .R(1'b0));
  CARRY4 \add_ln45_8_reg_1709_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln45_8_reg_1709_reg[3]_i_1_n_5 ,\add_ln45_8_reg_1709_reg[3]_i_1_n_6 ,\add_ln45_8_reg_1709_reg[3]_i_1_n_7 ,\add_ln45_8_reg_1709_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_8_reg_1709[3]_i_2_n_5 ,\add_ln45_8_reg_1709[3]_i_3_n_5 ,\add_ln45_8_reg_1709[3]_i_4_n_5 ,1'b0}),
        .O(add_ln45_8_fu_1296_p2[3:0]),
        .S({\add_ln45_8_reg_1709[3]_i_5_n_5 ,\add_ln45_8_reg_1709[3]_i_6_n_5 ,\add_ln45_8_reg_1709[3]_i_7_n_5 ,\add_ln45_8_reg_1709[3]_i_8_n_5 }));
  FDRE \add_ln45_8_reg_1709_reg[4] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[4]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[4]),
        .R(1'b0));
  FDRE \add_ln45_8_reg_1709_reg[5] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[5]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[5]),
        .R(1'b0));
  FDRE \add_ln45_8_reg_1709_reg[6] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[6]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[6]),
        .R(1'b0));
  FDRE \add_ln45_8_reg_1709_reg[7] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[7]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[7]),
        .R(1'b0));
  CARRY4 \add_ln45_8_reg_1709_reg[7]_i_1 
       (.CI(\add_ln45_8_reg_1709_reg[3]_i_1_n_5 ),
        .CO({\add_ln45_8_reg_1709_reg[7]_i_1_n_5 ,\add_ln45_8_reg_1709_reg[7]_i_1_n_6 ,\add_ln45_8_reg_1709_reg[7]_i_1_n_7 ,\add_ln45_8_reg_1709_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_8_reg_1709[7]_i_2_n_5 ,\add_ln45_8_reg_1709[7]_i_3_n_5 ,\add_ln45_8_reg_1709[7]_i_4_n_5 ,\add_ln45_8_reg_1709[7]_i_5_n_5 }),
        .O(add_ln45_8_fu_1296_p2[7:4]),
        .S({\add_ln45_8_reg_1709[7]_i_6_n_5 ,\add_ln45_8_reg_1709[7]_i_7_n_5 ,\add_ln45_8_reg_1709[7]_i_8_n_5 ,\add_ln45_8_reg_1709[7]_i_9_n_5 }));
  CARRY4 \add_ln45_8_reg_1709_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln45_8_reg_1709_reg[7]_i_10_n_5 ,\add_ln45_8_reg_1709_reg[7]_i_10_n_6 ,\add_ln45_8_reg_1709_reg[7]_i_10_n_7 ,\add_ln45_8_reg_1709_reg[7]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_8_reg_1709[7]_i_11_n_5 ,\add_ln45_8_reg_1709[7]_i_12_n_5 ,\add_ln45_8_reg_1709[7]_i_13_n_5 ,1'b0}),
        .O({\add_ln45_8_reg_1709_reg[7]_i_10_n_9 ,\add_ln45_8_reg_1709_reg[7]_i_10_n_10 ,\add_ln45_8_reg_1709_reg[7]_i_10_n_11 ,\add_ln45_8_reg_1709_reg[7]_i_10_n_12 }),
        .S({\add_ln45_8_reg_1709[7]_i_14_n_5 ,\add_ln45_8_reg_1709[7]_i_15_n_5 ,\add_ln45_8_reg_1709[7]_i_16_n_5 ,\add_ln45_8_reg_1709[7]_i_17_n_5 }));
  FDRE \add_ln45_8_reg_1709_reg[8] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[8]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[8]),
        .R(1'b0));
  FDRE \add_ln45_8_reg_1709_reg[9] 
       (.C(ap_clk),
        .CE(add_ln45_8_reg_17090),
        .D(add_ln45_8_fu_1296_p2[9]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_d0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \add_ln45_reg_1572[10]_i_2 
       (.I0(and_ln23_reg_1449),
        .I1(p_shl19_cast_mid1_fu_655_p1[7]),
        .I2(select_ln23_19_fu_784_p3),
        .I3(p_shl19_cast_mid1_fu_655_p1[5]),
        .I4(p_shl19_cast_mid1_fu_655_p1[6]),
        .I5(p_shl19_cast_mid1_fu_655_p1[8]),
        .O(\add_ln45_reg_1572[10]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \add_ln45_reg_1572[10]_i_3 
       (.I0(and_ln23_reg_1449),
        .I1(p_shl19_cast_mid1_fu_655_p1[6]),
        .I2(p_shl19_cast_mid1_fu_655_p1[5]),
        .I3(select_ln23_19_fu_784_p3),
        .I4(p_shl19_cast_mid1_fu_655_p1[7]),
        .O(\add_ln45_reg_1572[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8700)) 
    \add_ln45_reg_1572[10]_i_4 
       (.I0(\add_ln45_reg_1572[10]_i_7_n_5 ),
        .I1(p_shl19_cast_mid1_fu_655_p1[8]),
        .I2(p_shl19_cast_mid1_fu_655_p1[9]),
        .I3(and_ln23_reg_1449),
        .O(\add_ln45_reg_1572[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hCECECE02020202CE)) 
    \add_ln45_reg_1572[10]_i_5 
       (.I0(\tmp12_reg_1402_reg_n_5_[9] ),
        .I1(and_ln23_reg_1449),
        .I2(icmp_ln31_reg_1416),
        .I3(\add_ln45_reg_1572[10]_i_7_n_5 ),
        .I4(p_shl19_cast_mid1_fu_655_p1[8]),
        .I5(p_shl19_cast_mid1_fu_655_p1[9]),
        .O(\add_ln45_reg_1572[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hF404F4F404F40404)) 
    \add_ln45_reg_1572[10]_i_6 
       (.I0(icmp_ln31_reg_1416),
        .I1(\tmp12_reg_1402_reg_n_5_[8] ),
        .I2(and_ln23_reg_1449),
        .I3(p_shl19_cast_mid1_fu_655_p1[7]),
        .I4(\add_ln45_reg_1572[10]_i_8_n_5 ),
        .I5(p_shl19_cast_mid1_fu_655_p1[8]),
        .O(\add_ln45_reg_1572[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \add_ln45_reg_1572[10]_i_7 
       (.I0(p_shl19_cast_mid1_fu_655_p1[7]),
        .I1(or_ln26_1_fu_1086_p3),
        .I2(icmp_ln31_reg_1416),
        .I3(p_shl13_cast_mid170_c_fu_832_p1),
        .I4(p_shl19_cast_mid1_fu_655_p1[5]),
        .I5(p_shl19_cast_mid1_fu_655_p1[6]),
        .O(\add_ln45_reg_1572[10]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h7F777FFF)) 
    \add_ln45_reg_1572[10]_i_8 
       (.I0(p_shl19_cast_mid1_fu_655_p1[6]),
        .I1(p_shl19_cast_mid1_fu_655_p1[5]),
        .I2(p_shl13_cast_mid170_c_fu_832_p1),
        .I3(icmp_ln31_reg_1416),
        .I4(or_ln26_1_fu_1086_p3),
        .O(\add_ln45_reg_1572[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \add_ln45_reg_1572[3]_i_2 
       (.I0(zext_ln37_21_reg_1505[3]),
        .I1(\tmp12_reg_1402_reg_n_5_[3] ),
        .I2(icmp_ln31_reg_1416),
        .I3(p_shl13_cast_mid170_c_fu_832_p1),
        .I4(and_ln23_reg_1449),
        .I5(\add_ln45_reg_1572[3]_i_6_n_5 ),
        .O(\add_ln45_reg_1572[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \add_ln45_reg_1572[3]_i_3 
       (.I0(zext_ln37_21_reg_1505[2]),
        .I1(\tmp12_reg_1402_reg_n_5_[2] ),
        .I2(icmp_ln31_reg_1416),
        .I3(p_shl13_cast_mid170_c_fu_832_p1),
        .I4(and_ln23_reg_1449),
        .I5(\add_ln45_reg_1572[3]_i_7_n_5 ),
        .O(\add_ln45_reg_1572[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_reg_1572[3]_i_4 
       (.I0(zext_ln37_21_reg_1505[1]),
        .I1(and_ln23_reg_1449),
        .O(\add_ln45_reg_1572[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_reg_1572[3]_i_5 
       (.I0(zext_ln37_21_reg_1505[0]),
        .I1(and_ln23_reg_1449),
        .O(\add_ln45_reg_1572[3]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h95999555)) 
    \add_ln45_reg_1572[3]_i_6 
       (.I0(p_shl19_cast_mid1_fu_655_p1[6]),
        .I1(p_shl19_cast_mid1_fu_655_p1[5]),
        .I2(p_shl13_cast_mid170_c_fu_832_p1),
        .I3(icmp_ln31_reg_1416),
        .I4(or_ln26_1_fu_1086_p3),
        .O(\add_ln45_reg_1572[3]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \add_ln45_reg_1572[3]_i_7 
       (.I0(p_shl19_cast_mid1_fu_655_p1[5]),
        .I1(or_ln26_1_fu_1086_p3),
        .I2(icmp_ln31_reg_1416),
        .I3(p_shl13_cast_mid170_c_fu_832_p1),
        .O(\add_ln45_reg_1572[3]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \add_ln45_reg_1572[7]_i_10 
       (.I0(p_shl19_cast_mid1_fu_655_p1[8]),
        .I1(p_shl19_cast_mid1_fu_655_p1[6]),
        .I2(p_shl19_cast_mid1_fu_655_p1[5]),
        .I3(select_ln23_19_fu_784_p3),
        .I4(p_shl19_cast_mid1_fu_655_p1[7]),
        .O(\add_ln45_reg_1572[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hA959555555555555)) 
    \add_ln45_reg_1572[7]_i_11 
       (.I0(p_shl19_cast_mid1_fu_655_p1[7]),
        .I1(or_ln26_1_fu_1086_p3),
        .I2(icmp_ln31_reg_1416),
        .I3(p_shl13_cast_mid170_c_fu_832_p1),
        .I4(p_shl19_cast_mid1_fu_655_p1[5]),
        .I5(p_shl19_cast_mid1_fu_655_p1[6]),
        .O(\add_ln45_reg_1572[7]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h00006A00)) 
    \add_ln45_reg_1572[7]_i_2 
       (.I0(p_shl19_cast_mid1_fu_655_p1[6]),
        .I1(p_shl19_cast_mid1_fu_655_p1[5]),
        .I2(select_ln23_19_fu_784_p3),
        .I3(and_ln23_reg_1449),
        .I4(\add_ln45_reg_1572[7]_i_9_n_5 ),
        .O(\add_ln45_reg_1572[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h6A0095FF)) 
    \add_ln45_reg_1572[7]_i_3 
       (.I0(p_shl19_cast_mid1_fu_655_p1[6]),
        .I1(p_shl19_cast_mid1_fu_655_p1[5]),
        .I2(select_ln23_19_fu_784_p3),
        .I3(and_ln23_reg_1449),
        .I4(\add_ln45_reg_1572[7]_i_9_n_5 ),
        .O(\add_ln45_reg_1572[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h99990F0066660F00)) 
    \add_ln45_reg_1572[7]_i_4 
       (.I0(p_shl19_cast_mid1_fu_655_p1[5]),
        .I1(select_ln23_19_fu_784_p3),
        .I2(icmp_ln31_reg_1416),
        .I3(\tmp12_reg_1402_reg_n_5_[5] ),
        .I4(and_ln23_reg_1449),
        .I5(\add_ln45_reg_1572[7]_i_10_n_5 ),
        .O(\add_ln45_reg_1572[7]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \add_ln45_reg_1572[7]_i_5 
       (.I0(\add_ln45_reg_1572[7]_i_2_n_5 ),
        .I1(icmp_ln31_reg_1416),
        .I2(\tmp12_reg_1402_reg_n_5_[7] ),
        .I3(and_ln23_reg_1449),
        .I4(\add_ln45_reg_1572[7]_i_11_n_5 ),
        .O(\add_ln45_reg_1572[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6655965596559955)) 
    \add_ln45_reg_1572[7]_i_6 
       (.I0(\add_ln45_reg_1572[7]_i_9_n_5 ),
        .I1(p_shl19_cast_mid1_fu_655_p1[6]),
        .I2(\add_ln45_reg_1572[10]_i_2_n_5 ),
        .I3(and_ln23_reg_1449),
        .I4(select_ln23_19_fu_784_p3),
        .I5(p_shl19_cast_mid1_fu_655_p1[5]),
        .O(\add_ln45_reg_1572[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h99990F0066660F00)) 
    \add_ln45_reg_1572[7]_i_7 
       (.I0(p_shl19_cast_mid1_fu_655_p1[5]),
        .I1(select_ln23_19_fu_784_p3),
        .I2(icmp_ln31_reg_1416),
        .I3(\tmp12_reg_1402_reg_n_5_[5] ),
        .I4(and_ln23_reg_1449),
        .I5(\add_ln45_reg_1572[7]_i_10_n_5 ),
        .O(\add_ln45_reg_1572[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \add_ln45_reg_1572[7]_i_8 
       (.I0(zext_ln37_21_reg_1505[4]),
        .I1(\tmp12_reg_1402_reg_n_5_[4] ),
        .I2(icmp_ln31_reg_1416),
        .I3(p_shl13_cast_mid170_c_fu_832_p1),
        .I4(and_ln23_reg_1449),
        .I5(\add_ln45_reg_1572[7]_i_11_n_5 ),
        .O(\add_ln45_reg_1572[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0BFBFB0BFB0BFB0B)) 
    \add_ln45_reg_1572[7]_i_9 
       (.I0(icmp_ln31_reg_1416),
        .I1(\tmp12_reg_1402_reg_n_5_[6] ),
        .I2(and_ln23_reg_1449),
        .I3(p_shl19_cast_mid1_fu_655_p1[9]),
        .I4(p_shl19_cast_mid1_fu_655_p1[8]),
        .I5(\add_ln45_reg_1572[10]_i_7_n_5 ),
        .O(\add_ln45_reg_1572[7]_i_9_n_5 ));
  FDRE \add_ln45_reg_1572_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln45_reg_1572[0]),
        .Q(\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln45_reg_1572[10]),
        .Q(grp_depthwise_conv2d_fix_fu_473_output_r_address0),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln45_reg_1572[1]),
        .Q(\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln45_reg_1572[2]),
        .Q(\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln45_reg_1572[3]),
        .Q(\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln45_reg_1572[4]),
        .Q(\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln45_reg_1572[5]),
        .Q(\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln45_reg_1572[6]),
        .Q(\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln45_reg_1572[7]),
        .Q(\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln45_reg_1572[8]),
        .Q(\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln45_reg_1572[9]),
        .Q(\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln45_fu_950_p2[0]),
        .Q(add_ln45_reg_1572[0]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln45_fu_950_p2[10]),
        .Q(add_ln45_reg_1572[10]),
        .R(1'b0));
  CARRY4 \add_ln45_reg_1572_reg[10]_i_1 
       (.CI(\add_ln45_reg_1572_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln45_reg_1572_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln45_reg_1572_reg[10]_i_1_n_7 ,\add_ln45_reg_1572_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln45_reg_1572[10]_i_2_n_5 ,\add_ln45_reg_1572[10]_i_3_n_5 }),
        .O({\NLW_add_ln45_reg_1572_reg[10]_i_1_O_UNCONNECTED [3],add_ln45_fu_950_p2[10:8]}),
        .S({1'b0,\add_ln45_reg_1572[10]_i_4_n_5 ,\add_ln45_reg_1572[10]_i_5_n_5 ,\add_ln45_reg_1572[10]_i_6_n_5 }));
  FDRE \add_ln45_reg_1572_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln45_fu_950_p2[1]),
        .Q(add_ln45_reg_1572[1]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln45_fu_950_p2[2]),
        .Q(add_ln45_reg_1572[2]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln45_fu_950_p2[3]),
        .Q(add_ln45_reg_1572[3]),
        .R(1'b0));
  CARRY4 \add_ln45_reg_1572_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln45_reg_1572_reg[3]_i_1_n_5 ,\add_ln45_reg_1572_reg[3]_i_1_n_6 ,\add_ln45_reg_1572_reg[3]_i_1_n_7 ,\add_ln45_reg_1572_reg[3]_i_1_n_8 }),
        .CYINIT(and_ln23_reg_1449),
        .DI(zext_ln37_21_reg_1505[3:0]),
        .O(add_ln45_fu_950_p2[3:0]),
        .S({\add_ln45_reg_1572[3]_i_2_n_5 ,\add_ln45_reg_1572[3]_i_3_n_5 ,\add_ln45_reg_1572[3]_i_4_n_5 ,\add_ln45_reg_1572[3]_i_5_n_5 }));
  FDRE \add_ln45_reg_1572_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln45_fu_950_p2[4]),
        .Q(add_ln45_reg_1572[4]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln45_fu_950_p2[5]),
        .Q(add_ln45_reg_1572[5]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln45_fu_950_p2[6]),
        .Q(add_ln45_reg_1572[6]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln45_fu_950_p2[7]),
        .Q(add_ln45_reg_1572[7]),
        .R(1'b0));
  CARRY4 \add_ln45_reg_1572_reg[7]_i_1 
       (.CI(\add_ln45_reg_1572_reg[3]_i_1_n_5 ),
        .CO({\add_ln45_reg_1572_reg[7]_i_1_n_5 ,\add_ln45_reg_1572_reg[7]_i_1_n_6 ,\add_ln45_reg_1572_reg[7]_i_1_n_7 ,\add_ln45_reg_1572_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_reg_1572[7]_i_2_n_5 ,\add_ln45_reg_1572[7]_i_3_n_5 ,\add_ln45_reg_1572[7]_i_4_n_5 ,zext_ln37_21_reg_1505[4]}),
        .O(add_ln45_fu_950_p2[7:4]),
        .S({\add_ln45_reg_1572[7]_i_5_n_5 ,\add_ln45_reg_1572[7]_i_6_n_5 ,\add_ln45_reg_1572[7]_i_7_n_5 ,\add_ln45_reg_1572[7]_i_8_n_5 }));
  FDRE \add_ln45_reg_1572_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln45_fu_950_p2[8]),
        .Q(add_ln45_reg_1572[8]),
        .R(1'b0));
  FDRE \add_ln45_reg_1572_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_12_reg_15620),
        .D(add_ln45_fu_950_p2[9]),
        .Q(add_ln45_reg_1572[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \and_ln23_reg_1449[0]_i_2 
       (.I0(out_w_reg_1516[0]),
        .I1(out_w_reg_1516[2]),
        .I2(out_w_reg_1516[3]),
        .I3(out_w_reg_1516[1]),
        .I4(out_w_reg_1516[4]),
        .O(\and_ln23_reg_1449[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \and_ln23_reg_1449[0]_i_3 
       (.I0(out_w_0_reg_311[1]),
        .I1(out_w_0_reg_311[3]),
        .I2(out_w_0_reg_311[4]),
        .I3(out_w_0_reg_311[0]),
        .I4(out_w_0_reg_311[2]),
        .O(\and_ln23_reg_1449[0]_i_3_n_5 ));
  FDRE \and_ln23_reg_1449_reg[0] 
       (.C(ap_clk),
        .CE(and_ln23_reg_14490),
        .D(\and_ln23_reg_1449_reg[0]_i_1_n_5 ),
        .Q(and_ln23_reg_1449),
        .R(\select_ln23_reg_1432[4]_i_1_n_5 ));
  MUXF7 \and_ln23_reg_1449_reg[0]_i_1 
       (.I0(\and_ln23_reg_1449[0]_i_2_n_5 ),
        .I1(\and_ln23_reg_1449[0]_i_3_n_5 ),
        .O(\and_ln23_reg_1449_reg[0]_i_1_n_5 ),
        .S(network_mul_mul_16s_13s_29_1_1_U7_n_38));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_depthwise_conv2d_fix_fu_473_ap_ready),
        .I1(grp_depthwise_conv2d_fix_fu_473_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_depthwise_conv2d_fix_fu_473_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFF888F88)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_depthwise_conv2d_fix_fu_473_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(icmp_ln23_fu_509_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[4]_i_1__7 
       (.I0(Q[0]),
        .I1(grp_depthwise_conv2d_fix_fu_473_ap_ready),
        .I2(grp_depthwise_conv2d_fix_fu_473_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_fu_473_ap_start_reg),
        .I2(grp_depthwise_conv2d_fix_fu_473_ap_ready),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h38083000)) 
    \ap_CS_fsm[6]_i_1__3 
       (.I0(icmp_ln23_fu_509_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_fu_473_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_depthwise_conv2d_fix_fu_473_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(icmp_ln23_fu_509_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_depthwise_conv2d_fix_fu_473_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF077F00000000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_fu_473_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_depthwise_conv2d_fix_fu_473_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_depthwise_conv2d_fix_fu_473_ap_ready),
        .I2(grp_depthwise_conv2d_fix_fu_473_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \icmp_ln23_reg_1407[0]_i_1 
       (.I0(\icmp_ln23_reg_1407[0]_i_2_n_5 ),
        .I1(\icmp_ln23_reg_1407[0]_i_3_n_5 ),
        .I2(\icmp_ln23_reg_1407[0]_i_4_n_5 ),
        .I3(\icmp_ln23_reg_1407[0]_i_5_n_5 ),
        .I4(\icmp_ln23_reg_1407[0]_i_6_n_5 ),
        .I5(add_ln23_fu_515_p2[0]),
        .O(icmp_ln23_fu_509_p2));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \icmp_ln23_reg_1407[0]_i_2 
       (.I0(add_ln23_reg_1411_reg[6]),
        .I1(\indvar_flatten80_reg_265_reg_n_5_[6] ),
        .I2(add_ln23_reg_1411_reg[8]),
        .I3(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I4(\indvar_flatten80_reg_265_reg_n_5_[8] ),
        .O(\icmp_ln23_reg_1407[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \icmp_ln23_reg_1407[0]_i_3 
       (.I0(add_ln23_reg_1411_reg[2]),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\indvar_flatten80_reg_265_reg_n_5_[2] ),
        .O(\icmp_ln23_reg_1407[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln23_reg_1407[0]_i_4 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[7] ),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln23_reg_1411_reg[7]),
        .O(\icmp_ln23_reg_1407[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF47FFFF)) 
    \icmp_ln23_reg_1407[0]_i_5 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[9] ),
        .I1(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I2(add_ln23_reg_1411_reg[9]),
        .I3(\icmp_ln23_reg_1407[0]_i_7_n_5 ),
        .I4(\icmp_ln23_reg_1407[0]_i_8_n_5 ),
        .I5(\icmp_ln23_reg_1407[0]_i_9_n_5 ),
        .O(\icmp_ln23_reg_1407[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \icmp_ln23_reg_1407[0]_i_6 
       (.I0(add_ln23_reg_1411_reg[1]),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\indvar_flatten80_reg_265_reg_n_5_[1] ),
        .O(\icmp_ln23_reg_1407[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln23_reg_1407[0]_i_7 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[5] ),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln23_reg_1411_reg[5]),
        .O(\icmp_ln23_reg_1407[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln23_reg_1407[0]_i_8 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[4] ),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln23_reg_1411_reg[4]),
        .O(\icmp_ln23_reg_1407[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln23_reg_1407[0]_i_9 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[3] ),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln23_reg_1411_reg[3]),
        .O(\icmp_ln23_reg_1407[0]_i_9_n_5 ));
  FDRE \icmp_ln23_reg_1407_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .Q(\icmp_ln23_reg_1407_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln23_reg_1407_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln23_fu_509_p2),
        .Q(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln31_reg_1416[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln23_fu_509_p2),
        .O(and_ln23_reg_14490));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln31_reg_1416[0]_i_2 
       (.I0(network_mul_mul_16s_13s_29_1_1_U7_n_37),
        .O(icmp_ln31_fu_521_p2));
  FDRE \icmp_ln31_reg_1416_reg[0] 
       (.C(ap_clk),
        .CE(and_ln23_reg_14490),
        .D(icmp_ln31_fu_521_p2),
        .Q(icmp_ln31_reg_1416),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880888)) 
    \indvar_flatten80_reg_265[9]_i_1 
       (.I0(grp_depthwise_conv2d_fix_fu_473_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .O(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln23_reg_1411_reg[0]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[0] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln23_reg_1411_reg[1]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[1] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln23_reg_1411_reg[2]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[2] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln23_reg_1411_reg[3]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[3] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln23_reg_1411_reg[4]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[4] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln23_reg_1411_reg[5]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[5] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln23_reg_1411_reg[6]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[6] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln23_reg_1411_reg[7]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[7] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln23_reg_1411_reg[8]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[8] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln23_reg_1411_reg[9]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[9] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln31_8_reg_1659_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_288[0]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln31_8_reg_1659_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_288[1]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln31_8_reg_1659_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_288[2]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln31_8_reg_1659_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_288[3]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln31_8_reg_1659_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_288[4]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln31_8_reg_1659_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_288[5]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln31_8_reg_1659_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_288[6]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln31_8_reg_1659_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_288[7]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln31_8_reg_1659_reg_n_5_[8] ),
        .Q(indvar_flatten_reg_288[8]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln31_8_reg_1659_reg_n_5_[9] ),
        .Q(indvar_flatten_reg_288[9]),
        .R(indvar_flatten80_reg_265));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1 network_mul_mul_16s_13s_29_1_1_U14
       (.B({network_mul_mul_16s_13s_29_1_1_U6_n_23,network_mul_mul_16s_13s_29_1_1_U6_n_24,network_mul_mul_16s_13s_29_1_1_U6_n_25,network_mul_mul_16s_13s_29_1_1_U6_n_26,network_mul_mul_16s_13s_29_1_1_U6_n_27,network_mul_mul_16s_13s_29_1_1_U6_n_28,network_mul_mul_16s_13s_29_1_1_U6_n_29,network_mul_mul_16s_13s_29_1_1_U6_n_30,network_mul_mul_16s_13s_29_1_1_U6_n_31,network_mul_mul_16s_13s_29_1_1_U6_n_32,network_mul_mul_16s_13s_29_1_1_U6_n_33,network_mul_mul_16s_13s_29_1_1_U6_n_34,network_mul_mul_16s_13s_29_1_1_U6_n_35}),
        .E(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .P(trunc_ln45_8_reg_1704),
        .Q({ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage0}),
        .SeparableConv2D_0_w_s_ce0(SeparableConv2D_0_w_s_ce0),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_13s_29_1_1_U6_n_21),
        .p_0(p_0),
        .p_1(ap_enable_reg_pp0_iter1_reg_n_5),
        .p_2(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .p_3(\icmp_ln23_reg_1407_pp0_iter1_reg_reg_n_5_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_11 network_mul_mul_16s_13s_29_1_1_U6
       (.B({network_mul_mul_16s_13s_29_1_1_U6_n_23,network_mul_mul_16s_13s_29_1_1_U6_n_24,network_mul_mul_16s_13s_29_1_1_U6_n_25,network_mul_mul_16s_13s_29_1_1_U6_n_26,network_mul_mul_16s_13s_29_1_1_U6_n_27,network_mul_mul_16s_13s_29_1_1_U6_n_28,network_mul_mul_16s_13s_29_1_1_U6_n_29,network_mul_mul_16s_13s_29_1_1_U6_n_30,network_mul_mul_16s_13s_29_1_1_U6_n_31,network_mul_mul_16s_13s_29_1_1_U6_n_32,network_mul_mul_16s_13s_29_1_1_U6_n_33,network_mul_mul_16s_13s_29_1_1_U6_n_34,network_mul_mul_16s_13s_29_1_1_U6_n_35}),
        .D({network_mul_mul_16s_13s_29_1_1_U6_n_5,network_mul_mul_16s_13s_29_1_1_U6_n_6,network_mul_mul_16s_13s_29_1_1_U6_n_7,network_mul_mul_16s_13s_29_1_1_U6_n_8,network_mul_mul_16s_13s_29_1_1_U6_n_9,network_mul_mul_16s_13s_29_1_1_U6_n_10,network_mul_mul_16s_13s_29_1_1_U6_n_11,network_mul_mul_16s_13s_29_1_1_U6_n_12,network_mul_mul_16s_13s_29_1_1_U6_n_13,network_mul_mul_16s_13s_29_1_1_U6_n_14,network_mul_mul_16s_13s_29_1_1_U6_n_15,network_mul_mul_16s_13s_29_1_1_U6_n_16,network_mul_mul_16s_13s_29_1_1_U6_n_17,network_mul_mul_16s_13s_29_1_1_U6_n_18,network_mul_mul_16s_13s_29_1_1_U6_n_19,network_mul_mul_16s_13s_29_1_1_U6_n_20}),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .SeparableConv2D_0_w_s_ce0(SeparableConv2D_0_w_s_ce0),
        .\ap_CS_fsm_reg[2] (network_mul_mul_16s_13s_29_1_1_U6_n_21),
        .\ap_CS_fsm_reg[4] (network_mul_mul_16s_13s_29_1_1_U6_n_37),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .g0_b0__0_i_1(network_mul_mul_16s_13s_29_1_1_U7_n_36),
        .icmp_ln31_reg_1416(icmp_ln31_reg_1416),
        .or_ln26_1_fu_1086_p3(or_ln26_1_fu_1086_p3),
        .p(p_0),
        .p_0(\icmp_ln23_reg_1407_pp0_iter1_reg_reg_n_5_[0] ),
        .p_1(ap_enable_reg_pp0_iter1_reg_n_5),
        .p_2(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .p_3(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .p_shl13_cast_mid170_c_fu_832_p1(p_shl13_cast_mid170_c_fu_832_p1),
        .reg_3230(reg_3230),
        .select_ln23_17_reg_1467_reg(select_ln23_17_reg_1467_reg),
        .select_ln23_19_fu_784_p3(select_ln23_19_fu_784_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_12 network_mul_mul_16s_13s_29_1_1_U7
       (.B({network_mul_mul_16s_13s_29_1_1_U7_n_23,network_mul_mul_16s_13s_29_1_1_U7_n_24,network_mul_mul_16s_13s_29_1_1_U7_n_25,network_mul_mul_16s_13s_29_1_1_U7_n_26,network_mul_mul_16s_13s_29_1_1_U7_n_27,network_mul_mul_16s_13s_29_1_1_U7_n_28,network_mul_mul_16s_13s_29_1_1_U7_n_29,network_mul_mul_16s_13s_29_1_1_U7_n_30,network_mul_mul_16s_13s_29_1_1_U7_n_31,network_mul_mul_16s_13s_29_1_1_U7_n_32,network_mul_mul_16s_13s_29_1_1_U7_n_33,network_mul_mul_16s_13s_29_1_1_U7_n_34,network_mul_mul_16s_13s_29_1_1_U7_n_35}),
        .D({network_mul_mul_16s_13s_29_1_1_U7_n_5,network_mul_mul_16s_13s_29_1_1_U7_n_6,network_mul_mul_16s_13s_29_1_1_U7_n_7,network_mul_mul_16s_13s_29_1_1_U7_n_8,network_mul_mul_16s_13s_29_1_1_U7_n_9,network_mul_mul_16s_13s_29_1_1_U7_n_10,network_mul_mul_16s_13s_29_1_1_U7_n_11,network_mul_mul_16s_13s_29_1_1_U7_n_12,network_mul_mul_16s_13s_29_1_1_U7_n_13,network_mul_mul_16s_13s_29_1_1_U7_n_14,network_mul_mul_16s_13s_29_1_1_U7_n_15,network_mul_mul_16s_13s_29_1_1_U7_n_16,network_mul_mul_16s_13s_29_1_1_U7_n_17,network_mul_mul_16s_13s_29_1_1_U7_n_18,network_mul_mul_16s_13s_29_1_1_U7_n_19,network_mul_mul_16s_13s_29_1_1_U7_n_20}),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .SeparableConv2D_0_w_s_ce1(SeparableConv2D_0_w_s_ce1),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .g0_b0_i_1(\select_ln26_reg_1382_reg_n_5_[0] ),
        .g0_b0_i_2(\select_ln26_reg_1382_reg_n_5_[1] ),
        .\icmp_ln23_reg_1407_reg[0] (network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .icmp_ln31_reg_1416(icmp_ln31_reg_1416),
        .\icmp_ln31_reg_1416[0]_i_3 ({\select_ln31_8_reg_1659_reg_n_5_[9] ,\select_ln31_8_reg_1659_reg_n_5_[8] ,\select_ln31_8_reg_1659_reg_n_5_[7] ,\select_ln31_8_reg_1659_reg_n_5_[6] ,\select_ln31_8_reg_1659_reg_n_5_[5] ,\select_ln31_8_reg_1659_reg_n_5_[4] ,\select_ln31_8_reg_1659_reg_n_5_[3] ,\select_ln31_8_reg_1659_reg_n_5_[2] ,\select_ln31_8_reg_1659_reg_n_5_[1] ,\select_ln31_8_reg_1659_reg_n_5_[0] }),
        .\icmp_ln31_reg_1416[0]_i_3_0 (indvar_flatten_reg_288),
        .\indvar_flatten_reg_288_reg[7] (network_mul_mul_16s_13s_29_1_1_U7_n_37),
        .or_ln26_1_fu_1086_p3(or_ln26_1_fu_1086_p3),
        .p(network_mul_mul_16s_13s_29_1_1_U6_n_37),
        .p_0(p),
        .p_1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .p_2(ap_enable_reg_pp0_iter1_reg_n_5),
        .reg_3230(reg_3230),
        .select_ln23_23_reg_1542(select_ln23_23_reg_1542),
        .\select_ln23_23_reg_1542_reg[0] (network_mul_mul_16s_13s_29_1_1_U7_n_36),
        .xor_ln23_2_reg_1477(xor_ln23_2_reg_1477));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_13 network_mul_mul_16s_13s_29_1_1_U8
       (.B({network_mul_mul_16s_13s_29_1_1_U6_n_23,network_mul_mul_16s_13s_29_1_1_U6_n_24,network_mul_mul_16s_13s_29_1_1_U6_n_25,network_mul_mul_16s_13s_29_1_1_U6_n_26,network_mul_mul_16s_13s_29_1_1_U6_n_27,network_mul_mul_16s_13s_29_1_1_U6_n_28,network_mul_mul_16s_13s_29_1_1_U6_n_29,network_mul_mul_16s_13s_29_1_1_U6_n_30,network_mul_mul_16s_13s_29_1_1_U6_n_31,network_mul_mul_16s_13s_29_1_1_U6_n_32,network_mul_mul_16s_13s_29_1_1_U6_n_33,network_mul_mul_16s_13s_29_1_1_U6_n_34,network_mul_mul_16s_13s_29_1_1_U6_n_35}),
        .D({network_mul_mul_16s_13s_29_1_1_U8_n_5,network_mul_mul_16s_13s_29_1_1_U8_n_6,network_mul_mul_16s_13s_29_1_1_U8_n_7,network_mul_mul_16s_13s_29_1_1_U8_n_8,network_mul_mul_16s_13s_29_1_1_U8_n_9,network_mul_mul_16s_13s_29_1_1_U8_n_10,network_mul_mul_16s_13s_29_1_1_U8_n_11,network_mul_mul_16s_13s_29_1_1_U8_n_12,network_mul_mul_16s_13s_29_1_1_U8_n_13,network_mul_mul_16s_13s_29_1_1_U8_n_14,network_mul_mul_16s_13s_29_1_1_U8_n_15,network_mul_mul_16s_13s_29_1_1_U8_n_16,network_mul_mul_16s_13s_29_1_1_U8_n_17,network_mul_mul_16s_13s_29_1_1_U8_n_18,network_mul_mul_16s_13s_29_1_1_U8_n_19,network_mul_mul_16s_13s_29_1_1_U8_n_20}),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage2}),
        .SeparableConv2D_0_w_s_ce0(SeparableConv2D_0_w_s_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p(network_mul_mul_16s_13s_29_1_1_U6_n_21),
        .p_0(p_0),
        .p_1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .reg_3310(reg_3310));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_14 network_mul_mul_16s_13s_29_1_1_U9
       (.B({network_mul_mul_16s_13s_29_1_1_U7_n_23,network_mul_mul_16s_13s_29_1_1_U7_n_24,network_mul_mul_16s_13s_29_1_1_U7_n_25,network_mul_mul_16s_13s_29_1_1_U7_n_26,network_mul_mul_16s_13s_29_1_1_U7_n_27,network_mul_mul_16s_13s_29_1_1_U7_n_28,network_mul_mul_16s_13s_29_1_1_U7_n_29,network_mul_mul_16s_13s_29_1_1_U7_n_30,network_mul_mul_16s_13s_29_1_1_U7_n_31,network_mul_mul_16s_13s_29_1_1_U7_n_32,network_mul_mul_16s_13s_29_1_1_U7_n_33,network_mul_mul_16s_13s_29_1_1_U7_n_34,network_mul_mul_16s_13s_29_1_1_U7_n_35}),
        .D({network_mul_mul_16s_13s_29_1_1_U9_n_5,network_mul_mul_16s_13s_29_1_1_U9_n_6,network_mul_mul_16s_13s_29_1_1_U9_n_7,network_mul_mul_16s_13s_29_1_1_U9_n_8,network_mul_mul_16s_13s_29_1_1_U9_n_9,network_mul_mul_16s_13s_29_1_1_U9_n_10,network_mul_mul_16s_13s_29_1_1_U9_n_11,network_mul_mul_16s_13s_29_1_1_U9_n_12,network_mul_mul_16s_13s_29_1_1_U9_n_13,network_mul_mul_16s_13s_29_1_1_U9_n_14,network_mul_mul_16s_13s_29_1_1_U9_n_15,network_mul_mul_16s_13s_29_1_1_U9_n_16,network_mul_mul_16s_13s_29_1_1_U9_n_17,network_mul_mul_16s_13s_29_1_1_U9_n_18,network_mul_mul_16s_13s_29_1_1_U9_n_19,network_mul_mul_16s_13s_29_1_1_U9_n_20}),
        .SeparableConv2D_0_w_s_ce1(SeparableConv2D_0_w_s_ce1),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_13s_29_1_1_U6_n_37),
        .p_0(p),
        .reg_3310(reg_3310));
  LUT6 #(
    .INIT(64'h00000000FFBF0080)) 
    \out_d_0_reg_276[0]_i_1 
       (.I0(select_ln23_23_reg_1542),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I4(or_ln26_1_fu_1086_p3),
        .I5(indvar_flatten80_reg_265),
        .O(\out_d_0_reg_276[0]_i_1_n_5 ));
  FDRE \out_d_0_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_d_0_reg_276[0]_i_1_n_5 ),
        .Q(or_ln26_1_fu_1086_p3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h45557555)) 
    \out_d_reg_1372[0]_i_1 
       (.I0(or_ln26_1_fu_1086_p3),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln23_23_reg_1542),
        .O(data4));
  FDRE \out_d_reg_1372_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(data4),
        .Q(p_shl13_cast_mid170_c_fu_832_p1),
        .R(1'b0));
  FDRE \out_h_0_reg_300_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(select_ln31_reg_1624[0]),
        .Q(out_h_0_reg_300[0]),
        .R(indvar_flatten80_reg_265));
  FDRE \out_h_0_reg_300_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(select_ln31_reg_1624[1]),
        .Q(out_h_0_reg_300[1]),
        .R(indvar_flatten80_reg_265));
  FDRE \out_h_0_reg_300_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(select_ln31_reg_1624[2]),
        .Q(out_h_0_reg_300[2]),
        .R(indvar_flatten80_reg_265));
  FDRE \out_h_0_reg_300_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(select_ln31_reg_1624[3]),
        .Q(out_h_0_reg_300[3]),
        .R(indvar_flatten80_reg_265));
  FDRE \out_h_0_reg_300_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(select_ln31_reg_1624[4]),
        .Q(out_h_0_reg_300[4]),
        .R(indvar_flatten80_reg_265));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h4575FFFF)) 
    \out_h_reg_1459[0]_i_1 
       (.I0(out_h_0_reg_300[0]),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(select_ln31_reg_1624[0]),
        .I4(network_mul_mul_16s_13s_29_1_1_U7_n_37),
        .O(out_h_fu_571_p2));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h553CAA3C)) 
    \out_h_reg_1459[1]_i_1 
       (.I0(out_h_0_reg_300[1]),
        .I1(select_ln31_reg_1624[1]),
        .I2(select_ln31_reg_1624[0]),
        .I3(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I4(out_h_0_reg_300[0]),
        .O(\out_h_reg_1459[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hA5A5C3CCAAAAC3CC)) 
    \out_h_reg_1459[2]_i_1 
       (.I0(out_h_0_reg_300[2]),
        .I1(select_ln31_reg_1624[2]),
        .I2(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I3(select_ln31_reg_1624[1]),
        .I4(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I5(out_h_0_reg_300[1]),
        .O(\out_h_reg_1459[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_reg_1459[3]_i_1 
       (.I0(\out_h_reg_1459[3]_i_2_n_5 ),
        .I1(network_mul_mul_16s_13s_29_1_1_U7_n_37),
        .O(\out_h_reg_1459[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8B8B8B847B8B8B8)) 
    \out_h_reg_1459[3]_i_2 
       (.I0(out_h_0_reg_300[3]),
        .I1(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I2(select_ln31_reg_1624[3]),
        .I3(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I4(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I5(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .O(\out_h_reg_1459[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h57F7A70758F8A808)) 
    \out_h_reg_1459[4]_i_1 
       (.I0(\out_h_reg_1459[4]_i_2_n_5 ),
        .I1(select_ln31_reg_1624[0]),
        .I2(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I3(out_h_0_reg_300[0]),
        .I4(out_h_0_reg_300[4]),
        .I5(select_ln31_reg_1624[4]),
        .O(\out_h_reg_1459[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \out_h_reg_1459[4]_i_2 
       (.I0(out_h_0_reg_300[3]),
        .I1(select_ln31_reg_1624[3]),
        .I2(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I3(select_ln31_reg_1624[2]),
        .I4(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I5(out_h_0_reg_300[2]),
        .O(\out_h_reg_1459[4]_i_2_n_5 ));
  FDRE \out_h_reg_1459_reg[0] 
       (.C(ap_clk),
        .CE(and_ln23_reg_14490),
        .D(out_h_fu_571_p2),
        .Q(p_shl19_cast_mid1_fu_655_p1[5]),
        .R(1'b0));
  FDRE \out_h_reg_1459_reg[1] 
       (.C(ap_clk),
        .CE(and_ln23_reg_14490),
        .D(\out_h_reg_1459[1]_i_1_n_5 ),
        .Q(p_shl19_cast_mid1_fu_655_p1[6]),
        .R(\select_ln23_reg_1432[4]_i_1_n_5 ));
  FDRE \out_h_reg_1459_reg[2] 
       (.C(ap_clk),
        .CE(and_ln23_reg_14490),
        .D(\out_h_reg_1459[2]_i_1_n_5 ),
        .Q(p_shl19_cast_mid1_fu_655_p1[7]),
        .R(\select_ln23_reg_1432[4]_i_1_n_5 ));
  FDRE \out_h_reg_1459_reg[3] 
       (.C(ap_clk),
        .CE(and_ln23_reg_14490),
        .D(\out_h_reg_1459[3]_i_1_n_5 ),
        .Q(p_shl19_cast_mid1_fu_655_p1[8]),
        .R(1'b0));
  FDRE \out_h_reg_1459_reg[4] 
       (.C(ap_clk),
        .CE(and_ln23_reg_14490),
        .D(\out_h_reg_1459[4]_i_1_n_5 ),
        .Q(p_shl19_cast_mid1_fu_655_p1[9]),
        .R(\select_ln23_reg_1432[4]_i_1_n_5 ));
  FDRE \out_w_0_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(out_w_reg_1516[0]),
        .Q(out_w_0_reg_311[0]),
        .R(indvar_flatten80_reg_265));
  FDRE \out_w_0_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(out_w_reg_1516[1]),
        .Q(out_w_0_reg_311[1]),
        .R(indvar_flatten80_reg_265));
  FDRE \out_w_0_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(out_w_reg_1516[2]),
        .Q(out_w_0_reg_311[2]),
        .R(indvar_flatten80_reg_265));
  FDRE \out_w_0_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(out_w_reg_1516[3]),
        .Q(out_w_0_reg_311[3]),
        .R(indvar_flatten80_reg_265));
  FDRE \out_w_0_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(out_w_reg_1516[4]),
        .Q(out_w_0_reg_311[4]),
        .R(indvar_flatten80_reg_265));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \out_w_reg_1516[0]_i_1 
       (.I0(icmp_ln31_reg_1416),
        .I1(and_ln23_reg_1449),
        .I2(out_w_0_reg_311[0]),
        .O(zext_ln37_23_fu_750_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0102)) 
    \out_w_reg_1516[1]_i_1 
       (.I0(out_w_0_reg_311[0]),
        .I1(icmp_ln31_reg_1416),
        .I2(and_ln23_reg_1449),
        .I3(out_w_0_reg_311[1]),
        .O(zext_ln37_23_fu_750_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00070008)) 
    \out_w_reg_1516[2]_i_1 
       (.I0(out_w_0_reg_311[0]),
        .I1(out_w_0_reg_311[1]),
        .I2(icmp_ln31_reg_1416),
        .I3(and_ln23_reg_1449),
        .I4(out_w_0_reg_311[2]),
        .O(zext_ln37_23_fu_750_p1[2]));
  LUT6 #(
    .INIT(64'h0000007F00000080)) 
    \out_w_reg_1516[3]_i_1 
       (.I0(out_w_0_reg_311[1]),
        .I1(out_w_0_reg_311[0]),
        .I2(out_w_0_reg_311[2]),
        .I3(icmp_ln31_reg_1416),
        .I4(and_ln23_reg_1449),
        .I5(out_w_0_reg_311[3]),
        .O(zext_ln37_23_fu_750_p1[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \out_w_reg_1516[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .O(out_w_reg_15160));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \out_w_reg_1516[4]_i_2 
       (.I0(out_w_0_reg_311[3]),
        .I1(out_w_0_reg_311[2]),
        .I2(out_w_0_reg_311[0]),
        .I3(out_w_0_reg_311[1]),
        .I4(\out_w_reg_1516[4]_i_3_n_5 ),
        .I5(out_w_0_reg_311[4]),
        .O(zext_ln37_23_fu_750_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_w_reg_1516[4]_i_3 
       (.I0(icmp_ln31_reg_1416),
        .I1(and_ln23_reg_1449),
        .O(\out_w_reg_1516[4]_i_3_n_5 ));
  FDRE \out_w_reg_1516_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_15160),
        .D(zext_ln37_23_fu_750_p1[0]),
        .Q(out_w_reg_1516[0]),
        .R(1'b0));
  FDRE \out_w_reg_1516_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_15160),
        .D(zext_ln37_23_fu_750_p1[1]),
        .Q(out_w_reg_1516[1]),
        .R(1'b0));
  FDRE \out_w_reg_1516_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_15160),
        .D(zext_ln37_23_fu_750_p1[2]),
        .Q(out_w_reg_1516[2]),
        .R(1'b0));
  FDRE \out_w_reg_1516_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_15160),
        .D(zext_ln37_23_fu_750_p1[3]),
        .Q(out_w_reg_1516[3]),
        .R(1'b0));
  FDRE \out_w_reg_1516_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_15160),
        .D(zext_ln37_23_fu_750_p1[4]),
        .Q(out_w_reg_1516[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEEFEEEFEEEFEE)) 
    ram_reg_0_i_1
       (.I0(ram_reg_0_i_36_n_5),
        .I1(ram_reg_0_2),
        .I2(ram_reg_0_3),
        .I3(grp_up_sampling2d_fix16_fu_550_input_r_ce0),
        .I4(output_r_we0),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_102__0
       (.I0(Q[1]),
        .I1(grp_depthwise_conv2d_fix_fu_473_output_r_address0),
        .O(\ap_CS_fsm_reg[4]_8 ));
  LUT5 #(
    .INIT(32'h303F5555)) 
    ram_reg_0_i_110
       (.I0(ram_reg_0_20),
        .I1(add_ln37_14_fu_1146_p2[9]),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ram_reg_0_i_259_n_5),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[5]_3 ));
  LUT5 #(
    .INIT(32'h303F5555)) 
    ram_reg_0_i_111
       (.I0(ram_reg_0_19),
        .I1(add_ln37_14_fu_1146_p2[8]),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ram_reg_0_i_262_n_5),
        .I4(Q[1]),
        .O(ram_reg_0_i_111_n_5));
  LUT5 #(
    .INIT(32'h303F5555)) 
    ram_reg_0_i_114
       (.I0(ram_reg_0_18),
        .I1(add_ln37_14_fu_1146_p2[7]),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ram_reg_0_i_265_n_5),
        .I4(Q[1]),
        .O(ram_reg_0_i_114_n_5));
  LUT5 #(
    .INIT(32'h303F5555)) 
    ram_reg_0_i_117
       (.I0(ram_reg_0_17),
        .I1(add_ln37_14_fu_1146_p2[6]),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ram_reg_0_i_267_n_5),
        .I4(Q[1]),
        .O(ram_reg_0_i_117_n_5));
  LUT5 #(
    .INIT(32'h303F5555)) 
    ram_reg_0_i_120
       (.I0(ram_reg_0_16),
        .I1(add_ln37_14_fu_1146_p2[5]),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ram_reg_0_i_269_n_5),
        .I4(Q[1]),
        .O(ram_reg_0_i_120_n_5));
  LUT5 #(
    .INIT(32'h303F5555)) 
    ram_reg_0_i_125
       (.I0(ram_reg_0_15),
        .I1(add_ln37_14_fu_1146_p2[4]),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ram_reg_0_i_273_n_5),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT5 #(
    .INIT(32'h303F5555)) 
    ram_reg_0_i_128
       (.I0(ram_reg_0_14),
        .I1(add_ln37_14_fu_1146_p2[3]),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ram_reg_0_i_275_n_5),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT5 #(
    .INIT(32'h303F5555)) 
    ram_reg_0_i_129
       (.I0(ram_reg_0_13),
        .I1(add_ln37_14_fu_1146_p2[2]),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ram_reg_0_i_277_n_5),
        .I4(Q[1]),
        .O(ram_reg_0_i_129_n_5));
  LUT6 #(
    .INIT(64'hC300C3FF55555555)) 
    ram_reg_0_i_132
       (.I0(ram_reg_0_12),
        .I1(zext_ln37_21_reg_1505[1]),
        .I2(tmp10_2_0_mid2_reg_1592[1]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ram_reg_0_i_279_n_5),
        .I5(Q[1]),
        .O(ram_reg_0_i_132_n_5));
  LUT6 #(
    .INIT(64'hCCCCFFC5CCCC00C5)) 
    ram_reg_0_i_137
       (.I0(out_w_0_mid2_fu_640_p3[0]),
        .I1(zext_ln37_21_reg_1505[0]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln37_12_reg_1562[0]),
        .O(\zext_ln37_21_reg_1505_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000EFAAEFFF)) 
    ram_reg_0_i_147
       (.I0(ram_reg_0_7),
        .I1(ram_reg_0_i_296_n_5),
        .I2(ram_reg_0_i_297_n_5),
        .I3(Q[1]),
        .I4(ram_reg_0_i_36_0),
        .I5(ram_reg_0_i_36_1),
        .O(ram_reg_0_i_147_n_5));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    ram_reg_0_i_150
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_fu_473_input_r_ce1));
  LUT4 #(
    .INIT(16'hFEFF)) 
    ram_reg_0_i_167
       (.I0(Q[7]),
        .I1(Q[9]),
        .I2(Q[4]),
        .I3(\ap_CS_fsm_reg[4]_7 ),
        .O(\ap_CS_fsm_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75550000)) 
    ram_reg_0_i_17
       (.I0(ram_reg_0_i_97__0_n_5),
        .I1(Q[1]),
        .I2(ram_reg_0),
        .I3(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[2]),
        .I4(ram_reg_0_22),
        .I5(ram_reg_0_25),
        .O(ADDRBWRADDR[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF75550000)) 
    ram_reg_0_i_18
       (.I0(ram_reg_0_i_97__0_n_5),
        .I1(Q[1]),
        .I2(ram_reg_0),
        .I3(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[1]),
        .I4(ram_reg_0_22),
        .I5(ram_reg_0_24),
        .O(ADDRBWRADDR[8]));
  LUT6 #(
    .INIT(64'hAACCCCCCAA0F0F0F)) 
    ram_reg_0_i_180
       (.I0(add_ln37_16_reg_1649[9]),
        .I1(data1[9]),
        .I2(ram_reg_0_i_342_n_5),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ram_reg_0_i_343_n_5),
        .O(\add_ln37_16_reg_1649_reg[9]_0 [4]));
  LUT6 #(
    .INIT(64'hAACCCCCCAA0F0F0F)) 
    ram_reg_0_i_186
       (.I0(add_ln37_16_reg_1649[8]),
        .I1(data1[8]),
        .I2(ram_reg_0_i_347_n_5),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ram_reg_0_i_343_n_5),
        .O(\add_ln37_16_reg_1649_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF75550000)) 
    ram_reg_0_i_19
       (.I0(ram_reg_0_i_97__0_n_5),
        .I1(Q[1]),
        .I2(ram_reg_0),
        .I3(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[0]),
        .I4(ram_reg_0_22),
        .I5(ram_reg_0_23),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'hAACCCCCCAA0F0F0F)) 
    ram_reg_0_i_190
       (.I0(add_ln37_16_reg_1649[7]),
        .I1(data1[7]),
        .I2(ram_reg_0_i_353_n_5),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ram_reg_0_i_343_n_5),
        .O(grp_depthwise_conv2d_fix_fu_473_input_r_address0[7]));
  LUT6 #(
    .INIT(64'hAACCCCCCAA0F0F0F)) 
    ram_reg_0_i_198
       (.I0(add_ln37_16_reg_1649[6]),
        .I1(data1[6]),
        .I2(ram_reg_0_i_370_n_5),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ram_reg_0_i_343_n_5),
        .O(grp_depthwise_conv2d_fix_fu_473_input_r_address0[6]));
  LUT6 #(
    .INIT(64'hFFF0DDF000F0DDF0)) 
    ram_reg_0_i_20
       (.I0(ram_reg_0_i_97__0_n_5),
        .I1(ram_reg_0_21),
        .I2(grp_max_pooling2d_fix16_fu_523_input_r_address1[6]),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_11),
        .I5(grp_padding2d_fix16_fu_505_output_r_address1[6]),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'hAACCCCCCAA0F0F0F)) 
    ram_reg_0_i_205
       (.I0(add_ln37_16_reg_1649[5]),
        .I1(data1[5]),
        .I2(ram_reg_0_i_374_n_5),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ram_reg_0_i_343_n_5),
        .O(\add_ln37_16_reg_1649_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'hAACCCCCCAA0F0F0F)) 
    ram_reg_0_i_211
       (.I0(add_ln37_16_reg_1649[4]),
        .I1(data1[4]),
        .I2(ram_reg_0_i_386_n_5),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ram_reg_0_i_343_n_5),
        .O(grp_depthwise_conv2d_fix_fu_473_input_r_address0[4]));
  LUT6 #(
    .INIT(64'hFC5C5C5C0C5C5C5C)) 
    ram_reg_0_i_215
       (.I0(ram_reg_0_i_393_n_5),
        .I1(add_ln37_16_reg_1649[3]),
        .I2(ram_reg_0_i_394_n_5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(data1[3]),
        .O(\add_ln37_16_reg_1649_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'hCCCFCCC5CCC0CCC5)) 
    ram_reg_0_i_22
       (.I0(ram_reg_0_i_111_n_5),
        .I1(grp_max_pooling2d_fix16_fu_523_input_r_address1[5]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(ram_reg_0_11),
        .I5(grp_padding2d_fix16_fu_505_output_r_address1[5]),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'hFC5C5C5C0C5C5C5C)) 
    ram_reg_0_i_223
       (.I0(ram_reg_0_i_409_n_5),
        .I1(add_ln37_16_reg_1649[2]),
        .I2(ram_reg_0_i_394_n_5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(data1[2]),
        .O(grp_depthwise_conv2d_fix_fu_473_input_r_address0[2]));
  LUT6 #(
    .INIT(64'h0C5CFC5CFC5C0C5C)) 
    ram_reg_0_i_230
       (.I0(ram_reg_0_i_413_n_5),
        .I1(add_ln37_16_reg_1649[1]),
        .I2(ram_reg_0_i_394_n_5),
        .I3(ram_reg_0_i_343_n_5),
        .I4(tmp10_2_0_mid2_reg_1592[1]),
        .I5(out_w_reg_1516[1]),
        .O(\add_ln37_16_reg_1649_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'hAACCCCCCAA0F0F0F)) 
    ram_reg_0_i_236
       (.I0(add_ln37_16_reg_1649[0]),
        .I1(out_w_reg_1516[0]),
        .I2(ram_reg_0_i_424_n_5),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ram_reg_0_i_343_n_5),
        .O(grp_depthwise_conv2d_fix_fu_473_input_r_address0[0]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_0_i_237
       (.I0(ram_reg_0_i_425_n_7),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ram_reg_0_i_426_n_7),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln37_12_reg_1562[10]),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_fu_473_input_r_address1));
  LUT6 #(
    .INIT(64'hCCCFCCC5CCC0CCC5)) 
    ram_reg_0_i_23__0
       (.I0(ram_reg_0_i_114_n_5),
        .I1(grp_max_pooling2d_fix16_fu_523_input_r_address1[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(ram_reg_0_11),
        .I5(grp_padding2d_fix16_fu_505_output_r_address1[4]),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'hCCCFCCC5CCC0CCC5)) 
    ram_reg_0_i_24
       (.I0(ram_reg_0_i_117_n_5),
        .I1(grp_max_pooling2d_fix16_fu_523_input_r_address1[3]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(ram_reg_0_11),
        .I5(grp_padding2d_fix16_fu_505_output_r_address1[3]),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hCCCFCCC5CCC0CCC5)) 
    ram_reg_0_i_25
       (.I0(ram_reg_0_i_120_n_5),
        .I1(grp_max_pooling2d_fix16_fu_523_input_r_address1[2]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(ram_reg_0_11),
        .I5(grp_padding2d_fix16_fu_505_output_r_address1[2]),
        .O(ADDRBWRADDR[2]));
  CARRY4 ram_reg_0_i_258
       (.CI(ram_reg_0_i_261_n_5),
        .CO(NLW_ram_reg_0_i_258_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_258_O_UNCONNECTED[3:1],add_ln37_14_fu_1146_p2[9]}),
        .S({1'b0,1'b0,1'b0,tmp10_2_0_mid2_reg_1592[9]}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_259
       (.I0(add_ln37_12_reg_1562[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln37_15_fu_919_p1[9]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln37_13_fu_760_p1[9]),
        .O(ram_reg_0_i_259_n_5));
  CARRY4 ram_reg_0_i_261
       (.CI(ram_reg_0_i_272_n_5),
        .CO({ram_reg_0_i_261_n_5,ram_reg_0_i_261_n_6,ram_reg_0_i_261_n_7,ram_reg_0_i_261_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_14_fu_1146_p2[8:5]),
        .S(tmp10_2_0_mid2_reg_1592[8:5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_262
       (.I0(add_ln37_12_reg_1562[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln37_15_fu_919_p1[8]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln37_13_fu_760_p1[8]),
        .O(ram_reg_0_i_262_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_265
       (.I0(add_ln37_12_reg_1562[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln37_15_fu_919_p1[7]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln37_13_fu_760_p1[7]),
        .O(ram_reg_0_i_265_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_267
       (.I0(add_ln37_12_reg_1562[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln37_15_fu_919_p1[6]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln37_13_fu_760_p1[6]),
        .O(ram_reg_0_i_267_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_269
       (.I0(add_ln37_12_reg_1562[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln37_15_fu_919_p1[5]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln37_13_fu_760_p1[5]),
        .O(ram_reg_0_i_269_n_5));
  CARRY4 ram_reg_0_i_272
       (.CI(1'b0),
        .CO({ram_reg_0_i_272_n_5,ram_reg_0_i_272_n_6,ram_reg_0_i_272_n_7,ram_reg_0_i_272_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln37_21_reg_1505[4:1]),
        .O({add_ln37_14_fu_1146_p2[4:2],NLW_ram_reg_0_i_272_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_447_n_5,ram_reg_0_i_448_n_5,ram_reg_0_i_449_n_5,add_ln37_14_fu_1146_p2[1]}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_273
       (.I0(add_ln37_12_reg_1562[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln37_15_fu_919_p1[4]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln37_13_fu_760_p1[4]),
        .O(ram_reg_0_i_273_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_275
       (.I0(add_ln37_12_reg_1562[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln37_15_fu_919_p1[3]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln37_13_fu_760_p1[3]),
        .O(ram_reg_0_i_275_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_277
       (.I0(add_ln37_12_reg_1562[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(sext_ln37_15_fu_919_p1[2]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(sext_ln37_13_fu_760_p1[2]),
        .O(ram_reg_0_i_277_n_5));
  LUT6 #(
    .INIT(64'hB88BBBBBB88B8888)) 
    ram_reg_0_i_279
       (.I0(add_ln37_12_reg_1562[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(tmp10_0_0_mid2_reg_1493_reg[0]),
        .I3(zext_ln37_21_reg_1505[1]),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(sext_ln37_13_fu_760_p1[1]),
        .O(ram_reg_0_i_279_n_5));
  LUT6 #(
    .INIT(64'hCCCFCCC5CCC0CCC5)) 
    ram_reg_0_i_28
       (.I0(ram_reg_0_i_129_n_5),
        .I1(grp_max_pooling2d_fix16_fu_523_input_r_address1[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(ram_reg_0_11),
        .I5(grp_padding2d_fix16_fu_505_output_r_address1[1]),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hCCCFCCC5CCC0CCC5)) 
    ram_reg_0_i_29
       (.I0(ram_reg_0_i_132_n_5),
        .I1(grp_max_pooling2d_fix16_fu_523_input_r_address1[0]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(ram_reg_0_11),
        .I5(grp_padding2d_fix16_fu_505_output_r_address1[0]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    ram_reg_0_i_296
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_296_n_5));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    ram_reg_0_i_297
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage4),
        .O(ram_reg_0_i_297_n_5));
  LUT6 #(
    .INIT(64'hDDDDDDDDDFDFDDFF)) 
    ram_reg_0_i_305
       (.I0(Q[1]),
        .I1(ram_reg_0_i_500_n_5),
        .I2(ram_reg_0_i_501_n_7),
        .I3(ram_reg_0_i_502_n_7),
        .I4(\select_ln23_23_reg_1542[0]_i_2_n_5 ),
        .I5(ram_reg_0_i_503_n_5),
        .O(\ap_CS_fsm_reg[4]_7 ));
  CARRY4 ram_reg_0_i_341
       (.CI(ram_reg_0_i_346_n_5),
        .CO(NLW_ram_reg_0_i_341_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_341_O_UNCONNECTED[3:1],data1[9]}),
        .S({1'b0,1'b0,1'b0,tmp10_2_0_mid2_reg_1592[9]}));
  LUT6 #(
    .INIT(64'h000F470FFF0F470F)) 
    ram_reg_0_i_342
       (.I0(sext_ln37_17_fu_932_p1[9]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(sext_ln37_11_fu_735_p1[9]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln37_13_reg_1567[9]),
        .O(ram_reg_0_i_342_n_5));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_343
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_343_n_5));
  CARRY4 ram_reg_0_i_346
       (.CI(ram_reg_0_i_385_n_5),
        .CO({ram_reg_0_i_346_n_5,ram_reg_0_i_346_n_6,ram_reg_0_i_346_n_7,ram_reg_0_i_346_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[8:5]),
        .S(tmp10_2_0_mid2_reg_1592[8:5]));
  LUT6 #(
    .INIT(64'h00FF33331B1B3333)) 
    ram_reg_0_i_347
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln37_11_fu_735_p1[8]),
        .I2(sext_ln37_17_fu_932_p1[8]),
        .I3(add_ln37_13_reg_1567[8]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_347_n_5));
  LUT6 #(
    .INIT(64'h00331B33FF331B33)) 
    ram_reg_0_i_353
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln37_11_fu_735_p1[7]),
        .I2(sext_ln37_17_fu_932_p1[7]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln37_13_reg_1567[7]),
        .O(ram_reg_0_i_353_n_5));
  LUT6 #(
    .INIT(64'h0000000033F333AA)) 
    ram_reg_0_i_36
       (.I0(ram_reg_0_i_147_n_5),
        .I1(ram_reg_0_4),
        .I2(output_r_ce0),
        .I3(ram_reg_0_5),
        .I4(Q[10]),
        .I5(ram_reg_0_6),
        .O(ram_reg_0_i_36_n_5));
  LUT6 #(
    .INIT(64'h00FF0F0F27270F0F)) 
    ram_reg_0_i_370
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln37_17_fu_932_p1[6]),
        .I2(sext_ln37_11_fu_735_p1[6]),
        .I3(add_ln37_13_reg_1567[6]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_370_n_5));
  LUT6 #(
    .INIT(64'h00FF0F0F27270F0F)) 
    ram_reg_0_i_374
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln37_17_fu_932_p1[5]),
        .I2(sext_ln37_11_fu_735_p1[5]),
        .I3(add_ln37_13_reg_1567[5]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_374_n_5));
  CARRY4 ram_reg_0_i_385
       (.CI(1'b0),
        .CO({ram_reg_0_i_385_n_5,ram_reg_0_i_385_n_6,ram_reg_0_i_385_n_7,ram_reg_0_i_385_n_8}),
        .CYINIT(1'b0),
        .DI(tmp10_2_0_mid2_reg_1592[4:1]),
        .O({data1[4:2],NLW_ram_reg_0_i_385_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_515_n_5,ram_reg_0_i_516_n_5,ram_reg_0_i_517_n_5,data1[1]}));
  LUT6 #(
    .INIT(64'h00FF0F0F27270F0F)) 
    ram_reg_0_i_386
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln37_17_fu_932_p1[4]),
        .I2(sext_ln37_11_fu_735_p1[4]),
        .I3(add_ln37_13_reg_1567[4]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_386_n_5));
  LUT6 #(
    .INIT(64'h7747444777477747)) 
    ram_reg_0_i_39
       (.I0(grp_depthwise_conv2d_fix_fu_473_input_r_ce1),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1),
        .I3(ram_reg_0),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_1),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h000F470FFF0F470F)) 
    ram_reg_0_i_393
       (.I0(sext_ln37_17_fu_932_p1[3]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(sext_ln37_11_fu_735_p1[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln37_13_reg_1567[3]),
        .O(ram_reg_0_i_393_n_5));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_394
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_394_n_5));
  LUT6 #(
    .INIT(64'h00331B33FF331B33)) 
    ram_reg_0_i_409
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(sext_ln37_11_fu_735_p1[2]),
        .I2(sext_ln37_17_fu_932_p1[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(add_ln37_13_reg_1567[2]),
        .O(ram_reg_0_i_409_n_5));
  LUT6 #(
    .INIT(64'h0000B11BFFFFB11B)) 
    ram_reg_0_i_413
       (.I0(\select_ln23_23_reg_1542[0]_i_2_n_5 ),
        .I1(sext_ln37_11_fu_735_p1[1]),
        .I2(tmp10_1_0_mid2_reg_1498_reg[0]),
        .I3(zext_ln37_21_reg_1505[1]),
        .I4(ram_reg_0_i_503_n_5),
        .I5(add_ln37_13_reg_1567[1]),
        .O(ram_reg_0_i_413_n_5));
  LUT6 #(
    .INIT(64'h4700440047FF77FF)) 
    ram_reg_0_i_424
       (.I0(add_ln37_13_reg_1567[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(zext_ln37_21_reg_1505[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(out_w_0_mid2_fu_640_p3[0]),
        .O(ram_reg_0_i_424_n_5));
  CARRY4 ram_reg_0_i_425
       (.CI(ram_reg_0_i_442_n_5),
        .CO({NLW_ram_reg_0_i_425_CO_UNCONNECTED[3:2],ram_reg_0_i_425_n_7,NLW_ram_reg_0_i_425_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_425_O_UNCONNECTED[3:1],sext_ln37_13_fu_760_p1[9]}),
        .S({1'b0,1'b0,1'b1,ram_reg_0_i_533_n_5}));
  CARRY4 ram_reg_0_i_426
       (.CI(ram_reg_0_i_441_n_5),
        .CO({NLW_ram_reg_0_i_426_CO_UNCONNECTED[3:2],ram_reg_0_i_426_n_7,NLW_ram_reg_0_i_426_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_426_O_UNCONNECTED[3:1],sext_ln37_15_fu_919_p1[9]}),
        .S({1'b0,1'b0,1'b1,tmp10_0_0_mid2_reg_1493_reg[8]}));
  CARRY4 ram_reg_0_i_441
       (.CI(ram_reg_0_i_451_n_5),
        .CO({ram_reg_0_i_441_n_5,ram_reg_0_i_441_n_6,ram_reg_0_i_441_n_7,ram_reg_0_i_441_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln37_15_fu_919_p1[8:5]),
        .S(tmp10_0_0_mid2_reg_1493_reg[7:4]));
  CARRY4 ram_reg_0_i_442
       (.CI(ram_reg_0_i_452_n_5),
        .CO({ram_reg_0_i_442_n_5,ram_reg_0_i_442_n_6,ram_reg_0_i_442_n_7,ram_reg_0_i_442_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln37_13_fu_760_p1[8:5]),
        .S({ram_reg_0_i_538_n_5,ram_reg_0_i_539_n_5,ram_reg_0_i_540_n_5,ram_reg_0_i_541_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_447
       (.I0(zext_ln37_21_reg_1505[4]),
        .I1(tmp10_2_0_mid2_reg_1592[4]),
        .O(ram_reg_0_i_447_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_448
       (.I0(zext_ln37_21_reg_1505[3]),
        .I1(tmp10_2_0_mid2_reg_1592[3]),
        .O(ram_reg_0_i_448_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_449
       (.I0(zext_ln37_21_reg_1505[2]),
        .I1(tmp10_2_0_mid2_reg_1592[2]),
        .O(ram_reg_0_i_449_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_450
       (.I0(zext_ln37_21_reg_1505[1]),
        .I1(tmp10_2_0_mid2_reg_1592[1]),
        .O(add_ln37_14_fu_1146_p2[1]));
  CARRY4 ram_reg_0_i_451
       (.CI(1'b0),
        .CO({ram_reg_0_i_451_n_5,ram_reg_0_i_451_n_6,ram_reg_0_i_451_n_7,ram_reg_0_i_451_n_8}),
        .CYINIT(1'b0),
        .DI(tmp10_0_0_mid2_reg_1493_reg[3:0]),
        .O({sext_ln37_15_fu_919_p1[4:2],NLW_ram_reg_0_i_451_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_542_n_5,ram_reg_0_i_543_n_5,ram_reg_0_i_544_n_5,ram_reg_0_i_545_n_5}));
  CARRY4 ram_reg_0_i_452
       (.CI(1'b0),
        .CO({ram_reg_0_i_452_n_5,ram_reg_0_i_452_n_6,ram_reg_0_i_452_n_7,ram_reg_0_i_452_n_8}),
        .CYINIT(1'b0),
        .DI(tmp10_0_0_mid2_fu_676_p3[4:1]),
        .O({sext_ln37_13_fu_760_p1[4:2],NLW_ram_reg_0_i_452_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_546_n_5,ram_reg_0_i_547_n_5,ram_reg_0_i_548_n_5,ram_reg_0_i_549_n_5}));
  LUT6 #(
    .INIT(64'hCC00CCA5CC00CC5A)) 
    ram_reg_0_i_456
       (.I0(\tmp10_0_0_reg_1387_reg_n_5_[1] ),
        .I1(p_shl19_cast_mid1_fu_655_p1[5]),
        .I2(out_w_0_reg_311[1]),
        .I3(and_ln23_reg_1449),
        .I4(icmp_ln31_reg_1416),
        .I5(out_w_0_reg_311[0]),
        .O(sext_ln37_13_fu_760_p1[1]));
  LUT6 #(
    .INIT(64'hFFFFF400F400F400)) 
    ram_reg_0_i_500
       (.I0(add_ln37_13_reg_1567[10]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ram_reg_0_i_500_n_5));
  CARRY4 ram_reg_0_i_501
       (.CI(ram_reg_0_i_510_n_5),
        .CO({NLW_ram_reg_0_i_501_CO_UNCONNECTED[3:2],ram_reg_0_i_501_n_7,NLW_ram_reg_0_i_501_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_501_O_UNCONNECTED[3:1],sext_ln37_17_fu_932_p1[9]}),
        .S({1'b0,1'b0,1'b1,tmp10_1_0_mid2_reg_1498_reg[8]}));
  CARRY4 ram_reg_0_i_502
       (.CI(ram_reg_0_i_509_n_5),
        .CO({NLW_ram_reg_0_i_502_CO_UNCONNECTED[3:2],ram_reg_0_i_502_n_7,NLW_ram_reg_0_i_502_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_502_O_UNCONNECTED[3:1],sext_ln37_11_fu_735_p1[9]}),
        .S({1'b0,1'b0,1'b1,ram_reg_0_i_587_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_503
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_503_n_5));
  CARRY4 ram_reg_0_i_509
       (.CI(ram_reg_0_i_520_n_5),
        .CO({ram_reg_0_i_509_n_5,ram_reg_0_i_509_n_6,ram_reg_0_i_509_n_7,ram_reg_0_i_509_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln37_11_fu_735_p1[8:5]),
        .S({ram_reg_0_i_588_n_5,ram_reg_0_i_589_n_5,ram_reg_0_i_590_n_5,ram_reg_0_i_591_n_5}));
  CARRY4 ram_reg_0_i_510
       (.CI(ram_reg_0_i_519_n_5),
        .CO({ram_reg_0_i_510_n_5,ram_reg_0_i_510_n_6,ram_reg_0_i_510_n_7,ram_reg_0_i_510_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln37_17_fu_932_p1[8:5]),
        .S(tmp10_1_0_mid2_reg_1498_reg[7:4]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_515
       (.I0(tmp10_2_0_mid2_reg_1592[4]),
        .I1(out_w_reg_1516[4]),
        .O(ram_reg_0_i_515_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_516
       (.I0(tmp10_2_0_mid2_reg_1592[3]),
        .I1(out_w_reg_1516[3]),
        .O(ram_reg_0_i_516_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_517
       (.I0(tmp10_2_0_mid2_reg_1592[2]),
        .I1(out_w_reg_1516[2]),
        .O(ram_reg_0_i_517_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_518
       (.I0(tmp10_2_0_mid2_reg_1592[1]),
        .I1(out_w_reg_1516[1]),
        .O(data1[1]));
  CARRY4 ram_reg_0_i_519
       (.CI(1'b0),
        .CO({ram_reg_0_i_519_n_5,ram_reg_0_i_519_n_6,ram_reg_0_i_519_n_7,ram_reg_0_i_519_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln37_21_reg_1505[4:1]),
        .O({sext_ln37_17_fu_932_p1[4:2],NLW_ram_reg_0_i_519_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_593_n_5,ram_reg_0_i_594_n_5,ram_reg_0_i_595_n_5,sext_ln37_17_fu_932_p1[1]}));
  CARRY4 ram_reg_0_i_520
       (.CI(1'b0),
        .CO({ram_reg_0_i_520_n_5,ram_reg_0_i_520_n_6,ram_reg_0_i_520_n_7,ram_reg_0_i_520_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_597_n_5,ram_reg_0_i_598_n_5,out_w_0_mid2_fu_640_p3[2],ram_reg_0_i_599_n_5}),
        .O({sext_ln37_11_fu_735_p1[4:2],NLW_ram_reg_0_i_520_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_600_n_5,ram_reg_0_i_601_n_5,ram_reg_0_i_602_n_5,ram_reg_0_i_603_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFF120012)) 
    ram_reg_0_i_528
       (.I0(out_w_0_reg_311[1]),
        .I1(icmp_ln31_reg_1416),
        .I2(\tmp10_0_0_reg_1387_reg_n_5_[1] ),
        .I3(and_ln23_reg_1449),
        .I4(p_shl19_cast_mid1_fu_655_p1[5]),
        .O(sext_ln37_11_fu_735_p1[1]));
  LUT6 #(
    .INIT(64'hD0D000FFD0D00000)) 
    ram_reg_0_i_533
       (.I0(\tmp10_0_0_mid2_reg_1493[9]_i_2_n_5 ),
        .I1(p_shl19_cast_mid1_fu_655_p1[8]),
        .I2(p_shl19_cast_mid1_fu_655_p1[9]),
        .I3(icmp_ln31_reg_1416),
        .I4(and_ln23_reg_1449),
        .I5(\tmp10_0_0_reg_1387_reg_n_5_[9] ),
        .O(ram_reg_0_i_533_n_5));
  LUT5 #(
    .INIT(32'h60606F60)) 
    ram_reg_0_i_538
       (.I0(p_shl19_cast_mid1_fu_655_p1[8]),
        .I1(\tmp10_0_0_mid2_reg_1493[9]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[8] ),
        .I4(icmp_ln31_reg_1416),
        .O(ram_reg_0_i_538_n_5));
  LUT5 #(
    .INIT(32'h60606F60)) 
    ram_reg_0_i_539
       (.I0(p_shl19_cast_mid1_fu_655_p1[7]),
        .I1(\tmp10_0_0_mid2_reg_1493[7]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[7] ),
        .I4(icmp_ln31_reg_1416),
        .O(ram_reg_0_i_539_n_5));
  LUT5 #(
    .INIT(32'h90909F90)) 
    ram_reg_0_i_540
       (.I0(p_shl19_cast_mid1_fu_655_p1[6]),
        .I1(\tmp10_0_0_mid2_reg_1493[6]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[6] ),
        .I4(icmp_ln31_reg_1416),
        .O(ram_reg_0_i_540_n_5));
  LUT6 #(
    .INIT(64'h6900690069FF6900)) 
    ram_reg_0_i_541
       (.I0(\tmp10_0_0_mid2_reg_1493[5]_i_2_n_5 ),
        .I1(p_shl19_cast_mid1_fu_655_p1[9]),
        .I2(p_shl19_cast_mid1_fu_655_p1[5]),
        .I3(and_ln23_reg_1449),
        .I4(\tmp10_0_0_reg_1387_reg_n_5_[5] ),
        .I5(icmp_ln31_reg_1416),
        .O(ram_reg_0_i_541_n_5));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    ram_reg_0_i_542
       (.I0(tmp10_0_0_mid2_reg_1493_reg[3]),
        .I1(zext_ln37_21_reg_1505[3]),
        .I2(zext_ln37_21_reg_1505[2]),
        .I3(zext_ln37_21_reg_1505[1]),
        .I4(zext_ln37_21_reg_1505[4]),
        .O(ram_reg_0_i_542_n_5));
  LUT4 #(
    .INIT(16'h956A)) 
    ram_reg_0_i_543
       (.I0(tmp10_0_0_mid2_reg_1493_reg[2]),
        .I1(zext_ln37_21_reg_1505[1]),
        .I2(zext_ln37_21_reg_1505[2]),
        .I3(zext_ln37_21_reg_1505[3]),
        .O(ram_reg_0_i_543_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_544
       (.I0(tmp10_0_0_mid2_reg_1493_reg[1]),
        .I1(zext_ln37_21_reg_1505[2]),
        .I2(zext_ln37_21_reg_1505[1]),
        .O(ram_reg_0_i_544_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_545
       (.I0(tmp10_0_0_mid2_reg_1493_reg[0]),
        .I1(zext_ln37_21_reg_1505[1]),
        .O(ram_reg_0_i_545_n_5));
  LUT6 #(
    .INIT(64'h6F6F606F90909F90)) 
    ram_reg_0_i_546
       (.I0(p_shl19_cast_mid1_fu_655_p1[8]),
        .I1(\tmp10_0_0_mid2_reg_1493[4]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[4] ),
        .I4(icmp_ln31_reg_1416),
        .I5(zext_ln37_23_fu_750_p1[4]),
        .O(ram_reg_0_i_546_n_5));
  LUT6 #(
    .INIT(64'hA9A6A6A6A6A6A6A6)) 
    ram_reg_0_i_547
       (.I0(tmp10_0_0_mid2_fu_676_p3[3]),
        .I1(out_w_0_reg_311[3]),
        .I2(\out_w_reg_1516[4]_i_3_n_5 ),
        .I3(out_w_0_reg_311[2]),
        .I4(out_w_0_reg_311[0]),
        .I5(out_w_0_reg_311[1]),
        .O(ram_reg_0_i_547_n_5));
  LUT6 #(
    .INIT(64'hAAA9AAA6AAA6AAA6)) 
    ram_reg_0_i_548
       (.I0(tmp10_0_0_mid2_fu_676_p3[2]),
        .I1(out_w_0_reg_311[2]),
        .I2(and_ln23_reg_1449),
        .I3(icmp_ln31_reg_1416),
        .I4(out_w_0_reg_311[1]),
        .I5(out_w_0_reg_311[0]),
        .O(ram_reg_0_i_548_n_5));
  LUT6 #(
    .INIT(64'hCC00CCA5CC00CC5A)) 
    ram_reg_0_i_549
       (.I0(\tmp10_0_0_reg_1387_reg_n_5_[1] ),
        .I1(p_shl19_cast_mid1_fu_655_p1[5]),
        .I2(out_w_0_reg_311[1]),
        .I3(and_ln23_reg_1449),
        .I4(icmp_ln31_reg_1416),
        .I5(out_w_0_reg_311[0]),
        .O(ram_reg_0_i_549_n_5));
  LUT6 #(
    .INIT(64'hD0D000FFD0D00000)) 
    ram_reg_0_i_587
       (.I0(\tmp10_0_0_mid2_reg_1493[9]_i_2_n_5 ),
        .I1(p_shl19_cast_mid1_fu_655_p1[8]),
        .I2(p_shl19_cast_mid1_fu_655_p1[9]),
        .I3(icmp_ln31_reg_1416),
        .I4(and_ln23_reg_1449),
        .I5(\tmp10_0_0_reg_1387_reg_n_5_[9] ),
        .O(ram_reg_0_i_587_n_5));
  LUT5 #(
    .INIT(32'h60606F60)) 
    ram_reg_0_i_588
       (.I0(p_shl19_cast_mid1_fu_655_p1[8]),
        .I1(\tmp10_0_0_mid2_reg_1493[9]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[8] ),
        .I4(icmp_ln31_reg_1416),
        .O(ram_reg_0_i_588_n_5));
  LUT5 #(
    .INIT(32'h60606F60)) 
    ram_reg_0_i_589
       (.I0(p_shl19_cast_mid1_fu_655_p1[7]),
        .I1(\tmp10_0_0_mid2_reg_1493[7]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[7] ),
        .I4(icmp_ln31_reg_1416),
        .O(ram_reg_0_i_589_n_5));
  LUT5 #(
    .INIT(32'h90909F90)) 
    ram_reg_0_i_590
       (.I0(p_shl19_cast_mid1_fu_655_p1[6]),
        .I1(\tmp10_0_0_mid2_reg_1493[6]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[6] ),
        .I4(icmp_ln31_reg_1416),
        .O(ram_reg_0_i_590_n_5));
  LUT6 #(
    .INIT(64'h6900690069FF6900)) 
    ram_reg_0_i_591
       (.I0(\tmp10_0_0_mid2_reg_1493[5]_i_2_n_5 ),
        .I1(p_shl19_cast_mid1_fu_655_p1[9]),
        .I2(p_shl19_cast_mid1_fu_655_p1[5]),
        .I3(and_ln23_reg_1449),
        .I4(\tmp10_0_0_reg_1387_reg_n_5_[5] ),
        .I5(icmp_ln31_reg_1416),
        .O(ram_reg_0_i_591_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_593
       (.I0(zext_ln37_21_reg_1505[4]),
        .I1(tmp10_1_0_mid2_reg_1498_reg[3]),
        .O(ram_reg_0_i_593_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_594
       (.I0(zext_ln37_21_reg_1505[3]),
        .I1(tmp10_1_0_mid2_reg_1498_reg[2]),
        .O(ram_reg_0_i_594_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_595
       (.I0(zext_ln37_21_reg_1505[2]),
        .I1(tmp10_1_0_mid2_reg_1498_reg[1]),
        .O(ram_reg_0_i_595_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_596
       (.I0(zext_ln37_21_reg_1505[1]),
        .I1(tmp10_1_0_mid2_reg_1498_reg[0]),
        .O(sext_ln37_17_fu_932_p1[1]));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_i_597
       (.I0(out_w_0_reg_311[4]),
        .I1(and_ln23_reg_1449),
        .I2(icmp_ln31_reg_1416),
        .O(ram_reg_0_i_597_n_5));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_i_598
       (.I0(out_w_0_reg_311[3]),
        .I1(and_ln23_reg_1449),
        .I2(icmp_ln31_reg_1416),
        .O(ram_reg_0_i_598_n_5));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_i_599
       (.I0(out_w_0_reg_311[1]),
        .I1(and_ln23_reg_1449),
        .I2(icmp_ln31_reg_1416),
        .O(ram_reg_0_i_599_n_5));
  LUT6 #(
    .INIT(64'h9090909F90909F90)) 
    ram_reg_0_i_600
       (.I0(p_shl19_cast_mid1_fu_655_p1[8]),
        .I1(\tmp10_0_0_mid2_reg_1493[4]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[4] ),
        .I4(icmp_ln31_reg_1416),
        .I5(out_w_0_reg_311[4]),
        .O(ram_reg_0_i_600_n_5));
  LUT4 #(
    .INIT(16'hEF10)) 
    ram_reg_0_i_601
       (.I0(icmp_ln31_reg_1416),
        .I1(and_ln23_reg_1449),
        .I2(out_w_0_reg_311[3]),
        .I3(tmp10_0_0_mid2_fu_676_p3[3]),
        .O(ram_reg_0_i_601_n_5));
  LUT6 #(
    .INIT(64'h0012FF12FF120012)) 
    ram_reg_0_i_602
       (.I0(out_w_0_reg_311[2]),
        .I1(icmp_ln31_reg_1416),
        .I2(\tmp10_0_0_reg_1387_reg_n_5_[2] ),
        .I3(and_ln23_reg_1449),
        .I4(p_shl19_cast_mid1_fu_655_p1[6]),
        .I5(p_shl19_cast_mid1_fu_655_p1[5]),
        .O(ram_reg_0_i_602_n_5));
  LUT5 #(
    .INIT(32'hFF120012)) 
    ram_reg_0_i_603
       (.I0(out_w_0_reg_311[1]),
        .I1(icmp_ln31_reg_1416),
        .I2(\tmp10_0_0_reg_1387_reg_n_5_[1] ),
        .I3(and_ln23_reg_1449),
        .I4(p_shl19_cast_mid1_fu_655_p1[5]),
        .O(ram_reg_0_i_603_n_5));
  LUT6 #(
    .INIT(64'hAEAEAEBFBFBFAEBF)) 
    ram_reg_0_i_65
       (.I0(ram_reg_0_7),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_fu_473_input_r_address0[7]),
        .I3(ram_reg_0_9[2]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_10[2]),
        .O(\ap_CS_fsm_reg[4]_6 ));
  LUT6 #(
    .INIT(64'hAEAEAEBFBFBFAEBF)) 
    ram_reg_0_i_69
       (.I0(ram_reg_0_7),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_fu_473_input_r_address0[6]),
        .I3(ram_reg_0_9[1]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_10[1]),
        .O(\ap_CS_fsm_reg[4]_5 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_i_75__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[1]),
        .I1(Q[1]),
        .I2(ram_reg_7[1]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[1]),
        .O(\add_ln45_8_reg_1709_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_i_77__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[0]),
        .I1(Q[1]),
        .I2(ram_reg_7[0]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[0]),
        .O(\add_ln45_8_reg_1709_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h1D11FFFFFFFFFFFF)) 
    ram_reg_0_i_79
       (.I0(ram_reg_5),
        .I1(Q[1]),
        .I2(\icmp_ln23_reg_1407_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_fu_473_output_r_ce0),
        .I4(ram_reg_0_3),
        .I5(ram_reg_0_8),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_0_i_79__0
       (.I0(Q[4]),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(grp_depthwise_conv2d_fix_fu_473_input_r_address0[4]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFD111)) 
    ram_reg_0_i_82
       (.I0(ram_reg_0_i_23),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ram_reg_0_i_23_0),
        .I5(Q[4]),
        .O(\ap_CS_fsm_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEBFBFBFAEBF)) 
    ram_reg_0_i_86
       (.I0(ram_reg_0_7),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_fu_473_input_r_address0[2]),
        .I3(ram_reg_0_9[0]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_10[0]),
        .O(\ap_CS_fsm_reg[4]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_0_i_89__0
       (.I0(Q[4]),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(grp_depthwise_conv2d_fix_fu_473_output_r_address0),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[14]_1 ));
  LUT6 #(
    .INIT(64'hEFECEFEFEFECECEC)) 
    ram_reg_0_i_94__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_address0),
        .I1(ram_reg_0_7),
        .I2(Q[1]),
        .I3(P),
        .I4(ram_reg_0),
        .I5(ram_reg_0_i_29__0),
        .O(\add_ln45_reg_1572_pp0_iter1_reg_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_0_i_96__0
       (.I0(Q[4]),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(grp_depthwise_conv2d_fix_fu_473_input_r_address0[0]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_97
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(grp_depthwise_conv2d_fix_fu_473_output_r_ce0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_97__0
       (.I0(Q[1]),
        .I1(grp_depthwise_conv2d_fix_fu_473_input_r_address1),
        .O(ram_reg_0_i_97__0_n_5));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_1_i_4__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[3]),
        .I1(Q[1]),
        .I2(ram_reg_7[3]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[3]),
        .O(\add_ln45_8_reg_1709_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_1_i_6__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[2]),
        .I1(Q[1]),
        .I2(ram_reg_7[2]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[2]),
        .O(\add_ln45_8_reg_1709_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_2_i_4__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[5]),
        .I1(Q[1]),
        .I2(ram_reg_7[5]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[5]),
        .O(\add_ln45_8_reg_1709_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_2_i_6__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[4]),
        .I1(Q[1]),
        .I2(ram_reg_7[4]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[4]),
        .O(\add_ln45_8_reg_1709_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_3_i_5__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[7]),
        .I1(Q[1]),
        .I2(ram_reg_7[7]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[7]),
        .O(\add_ln45_8_reg_1709_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_3_i_7__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[6]),
        .I1(Q[1]),
        .I2(ram_reg_7[6]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[6]),
        .O(\add_ln45_8_reg_1709_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_4_i_4__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[9]),
        .I1(Q[1]),
        .I2(ram_reg_7[9]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[9]),
        .O(\add_ln45_8_reg_1709_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_4_i_6__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[8]),
        .I1(Q[1]),
        .I2(ram_reg_7[8]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[8]),
        .O(\add_ln45_8_reg_1709_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_5_i_5__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[11]),
        .I1(Q[1]),
        .I2(ram_reg_7[11]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[11]),
        .O(\add_ln45_8_reg_1709_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_5_i_7__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[10]),
        .I1(Q[1]),
        .I2(ram_reg_7[10]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[10]),
        .O(\add_ln45_8_reg_1709_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_6_i_4__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[13]),
        .I1(Q[1]),
        .I2(ram_reg_7[13]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[13]),
        .O(\add_ln45_8_reg_1709_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_6_i_6__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[12]),
        .I1(Q[1]),
        .I2(ram_reg_7[12]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[12]),
        .O(\add_ln45_8_reg_1709_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_7_i_4__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[15]),
        .I1(Q[1]),
        .I2(ram_reg_7[15]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[15]),
        .O(\add_ln45_8_reg_1709_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_7_i_6__0
       (.I0(grp_depthwise_conv2d_fix_fu_473_output_r_d0[14]),
        .I1(Q[1]),
        .I2(ram_reg_7[14]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(ram_reg_7_0[14]),
        .O(\add_ln45_8_reg_1709_reg[14]_0 ));
  FDRE \select_ln23_17_reg_1467_reg[0] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(select_ln23_19_fu_784_p3),
        .Q(select_ln23_17_reg_1467_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \select_ln23_23_reg_1542[0]_i_1 
       (.I0(p_shl13_cast_mid170_c_fu_832_p1),
        .I1(icmp_ln31_reg_1416),
        .I2(or_ln26_1_fu_1086_p3),
        .I3(\select_ln23_23_reg_1542[0]_i_2_n_5 ),
        .I4(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I5(select_ln23_23_reg_1542),
        .O(\select_ln23_23_reg_1542[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln23_23_reg_1542[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(\select_ln23_23_reg_1542[0]_i_2_n_5 ));
  FDRE \select_ln23_23_reg_1542_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln23_23_reg_1542[0]_i_1_n_5 ),
        .Q(select_ln23_23_reg_1542),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \select_ln23_reg_1432[0]_i_1 
       (.I0(network_mul_mul_16s_13s_29_1_1_U7_n_37),
        .I1(select_ln31_reg_1624[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I4(out_h_0_reg_300[0]),
        .O(select_ln23_fu_527_p3));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln23_reg_1432[1]_i_1 
       (.I0(select_ln31_reg_1624[1]),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_h_0_reg_300[1]),
        .O(\select_ln23_reg_1432[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln23_reg_1432[2]_i_1 
       (.I0(select_ln31_reg_1624[2]),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_h_0_reg_300[2]),
        .O(\select_ln23_reg_1432[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln23_reg_1432[3]_i_1 
       (.I0(out_h_0_reg_300[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I3(select_ln31_reg_1624[3]),
        .O(\select_ln23_reg_1432[3]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \select_ln23_reg_1432[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln23_fu_509_p2),
        .I2(network_mul_mul_16s_13s_29_1_1_U7_n_37),
        .O(\select_ln23_reg_1432[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \select_ln23_reg_1432[4]_i_2 
       (.I0(out_h_0_reg_300[4]),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln31_reg_1624[4]),
        .O(\select_ln23_reg_1432[4]_i_2_n_5 ));
  FDRE \select_ln23_reg_1432_reg[0] 
       (.C(ap_clk),
        .CE(and_ln23_reg_14490),
        .D(select_ln23_fu_527_p3),
        .Q(select_ln23_reg_1432[0]),
        .R(1'b0));
  FDRE \select_ln23_reg_1432_reg[1] 
       (.C(ap_clk),
        .CE(and_ln23_reg_14490),
        .D(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .Q(select_ln23_reg_1432[1]),
        .R(\select_ln23_reg_1432[4]_i_1_n_5 ));
  FDRE \select_ln23_reg_1432_reg[2] 
       (.C(ap_clk),
        .CE(and_ln23_reg_14490),
        .D(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .Q(select_ln23_reg_1432[2]),
        .R(\select_ln23_reg_1432[4]_i_1_n_5 ));
  FDRE \select_ln23_reg_1432_reg[3] 
       (.C(ap_clk),
        .CE(and_ln23_reg_14490),
        .D(\select_ln23_reg_1432[3]_i_1_n_5 ),
        .Q(select_ln23_reg_1432[3]),
        .R(\select_ln23_reg_1432[4]_i_1_n_5 ));
  FDRE \select_ln23_reg_1432_reg[4] 
       (.C(ap_clk),
        .CE(and_ln23_reg_14490),
        .D(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .Q(select_ln23_reg_1432[4]),
        .R(\select_ln23_reg_1432[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3033AAAA3F33AAAA)) 
    \select_ln26_reg_1382[0]_i_1 
       (.I0(\select_ln26_reg_1382_reg_n_5_[0] ),
        .I1(or_ln26_1_fu_1086_p3),
        .I2(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(select_ln23_23_reg_1542),
        .O(\select_ln26_reg_1382[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCFCCAAAAC0CCAAAA)) 
    \select_ln26_reg_1382[1]_i_1 
       (.I0(\select_ln26_reg_1382_reg_n_5_[1] ),
        .I1(or_ln26_1_fu_1086_p3),
        .I2(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(select_ln23_23_reg_1542),
        .O(\select_ln26_reg_1382[1]_i_1_n_5 ));
  FDRE \select_ln26_reg_1382_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln26_reg_1382[0]_i_1_n_5 ),
        .Q(\select_ln26_reg_1382_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln26_reg_1382_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln26_reg_1382[1]_i_1_n_5 ),
        .Q(\select_ln26_reg_1382_reg_n_5_[1] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \select_ln31_8_reg_1659[9]_i_1 
       (.I0(icmp_ln31_reg_1416),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage4),
        .O(select_ln31_8_reg_1659));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln31_8_reg_1659[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .O(reg_339210_out));
  FDSE \select_ln31_8_reg_1659_reg[0] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(add_ln31_3_reg_1577[0]),
        .Q(\select_ln31_8_reg_1659_reg_n_5_[0] ),
        .S(select_ln31_8_reg_1659));
  FDRE \select_ln31_8_reg_1659_reg[1] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(add_ln31_3_reg_1577[1]),
        .Q(\select_ln31_8_reg_1659_reg_n_5_[1] ),
        .R(select_ln31_8_reg_1659));
  FDRE \select_ln31_8_reg_1659_reg[2] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(add_ln31_3_reg_1577[2]),
        .Q(\select_ln31_8_reg_1659_reg_n_5_[2] ),
        .R(select_ln31_8_reg_1659));
  FDRE \select_ln31_8_reg_1659_reg[3] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(add_ln31_3_reg_1577[3]),
        .Q(\select_ln31_8_reg_1659_reg_n_5_[3] ),
        .R(select_ln31_8_reg_1659));
  FDRE \select_ln31_8_reg_1659_reg[4] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(add_ln31_3_reg_1577[4]),
        .Q(\select_ln31_8_reg_1659_reg_n_5_[4] ),
        .R(select_ln31_8_reg_1659));
  FDRE \select_ln31_8_reg_1659_reg[5] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(add_ln31_3_reg_1577[5]),
        .Q(\select_ln31_8_reg_1659_reg_n_5_[5] ),
        .R(select_ln31_8_reg_1659));
  FDRE \select_ln31_8_reg_1659_reg[6] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(add_ln31_3_reg_1577[6]),
        .Q(\select_ln31_8_reg_1659_reg_n_5_[6] ),
        .R(select_ln31_8_reg_1659));
  FDRE \select_ln31_8_reg_1659_reg[7] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(add_ln31_3_reg_1577[7]),
        .Q(\select_ln31_8_reg_1659_reg_n_5_[7] ),
        .R(select_ln31_8_reg_1659));
  FDRE \select_ln31_8_reg_1659_reg[8] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(add_ln31_3_reg_1577[8]),
        .Q(\select_ln31_8_reg_1659_reg_n_5_[8] ),
        .R(select_ln31_8_reg_1659));
  FDRE \select_ln31_8_reg_1659_reg[9] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(add_ln31_3_reg_1577[9]),
        .Q(\select_ln31_8_reg_1659_reg_n_5_[9] ),
        .R(select_ln31_8_reg_1659));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1624[0]_i_1 
       (.I0(p_shl19_cast_mid1_fu_655_p1[5]),
        .I1(and_ln23_reg_1449),
        .I2(select_ln23_reg_1432[0]),
        .O(select_ln31_fu_1106_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1624[1]_i_1 
       (.I0(p_shl19_cast_mid1_fu_655_p1[6]),
        .I1(and_ln23_reg_1449),
        .I2(select_ln23_reg_1432[1]),
        .O(select_ln31_fu_1106_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1624[2]_i_1 
       (.I0(p_shl19_cast_mid1_fu_655_p1[7]),
        .I1(and_ln23_reg_1449),
        .I2(select_ln23_reg_1432[2]),
        .O(select_ln31_fu_1106_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1624[3]_i_1 
       (.I0(p_shl19_cast_mid1_fu_655_p1[8]),
        .I1(and_ln23_reg_1449),
        .I2(select_ln23_reg_1432[3]),
        .O(select_ln31_fu_1106_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1624[4]_i_1 
       (.I0(p_shl19_cast_mid1_fu_655_p1[9]),
        .I1(and_ln23_reg_1449),
        .I2(select_ln23_reg_1432[4]),
        .O(select_ln31_fu_1106_p3[4]));
  FDRE \select_ln31_reg_1624_reg[0] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(select_ln31_fu_1106_p3[0]),
        .Q(select_ln31_reg_1624[0]),
        .R(1'b0));
  FDRE \select_ln31_reg_1624_reg[1] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(select_ln31_fu_1106_p3[1]),
        .Q(select_ln31_reg_1624[1]),
        .R(1'b0));
  FDRE \select_ln31_reg_1624_reg[2] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(select_ln31_fu_1106_p3[2]),
        .Q(select_ln31_reg_1624[2]),
        .R(1'b0));
  FDRE \select_ln31_reg_1624_reg[3] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(select_ln31_fu_1106_p3[3]),
        .Q(select_ln31_reg_1624[3]),
        .R(1'b0));
  FDRE \select_ln31_reg_1624_reg[4] 
       (.C(ap_clk),
        .CE(reg_339210_out),
        .D(select_ln31_fu_1106_p3[4]),
        .Q(select_ln31_reg_1624[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_0_0_mid2_reg_1493[1]_i_1 
       (.I0(p_shl19_cast_mid1_fu_655_p1[5]),
        .I1(and_ln23_reg_1449),
        .I2(\tmp10_0_0_reg_1387_reg_n_5_[1] ),
        .I3(icmp_ln31_reg_1416),
        .O(tmp10_0_0_mid2_fu_676_p3[1]));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \tmp10_0_0_mid2_reg_1493[2]_i_1 
       (.I0(p_shl19_cast_mid1_fu_655_p1[5]),
        .I1(p_shl19_cast_mid1_fu_655_p1[6]),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[2] ),
        .I4(icmp_ln31_reg_1416),
        .O(tmp10_0_0_mid2_fu_676_p3[2]));
  LUT6 #(
    .INIT(64'h5600560056FF5600)) 
    \tmp10_0_0_mid2_reg_1493[3]_i_1 
       (.I0(p_shl19_cast_mid1_fu_655_p1[7]),
        .I1(p_shl19_cast_mid1_fu_655_p1[6]),
        .I2(p_shl19_cast_mid1_fu_655_p1[5]),
        .I3(and_ln23_reg_1449),
        .I4(\tmp10_0_0_reg_1387_reg_n_5_[3] ),
        .I5(icmp_ln31_reg_1416),
        .O(tmp10_0_0_mid2_fu_676_p3[3]));
  LUT5 #(
    .INIT(32'h90909F90)) 
    \tmp10_0_0_mid2_reg_1493[4]_i_1 
       (.I0(p_shl19_cast_mid1_fu_655_p1[8]),
        .I1(\tmp10_0_0_mid2_reg_1493[4]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[4] ),
        .I4(icmp_ln31_reg_1416),
        .O(tmp10_0_0_mid2_fu_676_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \tmp10_0_0_mid2_reg_1493[4]_i_2 
       (.I0(p_shl19_cast_mid1_fu_655_p1[6]),
        .I1(p_shl19_cast_mid1_fu_655_p1[5]),
        .I2(p_shl19_cast_mid1_fu_655_p1[7]),
        .O(\tmp10_0_0_mid2_reg_1493[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6900690069FF6900)) 
    \tmp10_0_0_mid2_reg_1493[5]_i_1 
       (.I0(\tmp10_0_0_mid2_reg_1493[5]_i_2_n_5 ),
        .I1(p_shl19_cast_mid1_fu_655_p1[9]),
        .I2(p_shl19_cast_mid1_fu_655_p1[5]),
        .I3(and_ln23_reg_1449),
        .I4(\tmp10_0_0_reg_1387_reg_n_5_[5] ),
        .I5(icmp_ln31_reg_1416),
        .O(tmp10_0_0_mid2_fu_676_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp10_0_0_mid2_reg_1493[5]_i_2 
       (.I0(p_shl19_cast_mid1_fu_655_p1[7]),
        .I1(p_shl19_cast_mid1_fu_655_p1[5]),
        .I2(p_shl19_cast_mid1_fu_655_p1[6]),
        .I3(p_shl19_cast_mid1_fu_655_p1[8]),
        .O(\tmp10_0_0_mid2_reg_1493[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h90909F90)) 
    \tmp10_0_0_mid2_reg_1493[6]_i_1 
       (.I0(p_shl19_cast_mid1_fu_655_p1[6]),
        .I1(\tmp10_0_0_mid2_reg_1493[6]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[6] ),
        .I4(icmp_ln31_reg_1416),
        .O(tmp10_0_0_mid2_fu_676_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h50505051)) 
    \tmp10_0_0_mid2_reg_1493[6]_i_2 
       (.I0(p_shl19_cast_mid1_fu_655_p1[9]),
        .I1(p_shl19_cast_mid1_fu_655_p1[7]),
        .I2(p_shl19_cast_mid1_fu_655_p1[5]),
        .I3(p_shl19_cast_mid1_fu_655_p1[6]),
        .I4(p_shl19_cast_mid1_fu_655_p1[8]),
        .O(\tmp10_0_0_mid2_reg_1493[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \tmp10_0_0_mid2_reg_1493[7]_i_1 
       (.I0(p_shl19_cast_mid1_fu_655_p1[7]),
        .I1(\tmp10_0_0_mid2_reg_1493[7]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[7] ),
        .I4(icmp_ln31_reg_1416),
        .O(tmp10_0_0_mid2_fu_676_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h33330302)) 
    \tmp10_0_0_mid2_reg_1493[7]_i_2 
       (.I0(p_shl19_cast_mid1_fu_655_p1[8]),
        .I1(p_shl19_cast_mid1_fu_655_p1[6]),
        .I2(p_shl19_cast_mid1_fu_655_p1[5]),
        .I3(p_shl19_cast_mid1_fu_655_p1[7]),
        .I4(p_shl19_cast_mid1_fu_655_p1[9]),
        .O(\tmp10_0_0_mid2_reg_1493[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h60606F60)) 
    \tmp10_0_0_mid2_reg_1493[8]_i_1 
       (.I0(p_shl19_cast_mid1_fu_655_p1[8]),
        .I1(\tmp10_0_0_mid2_reg_1493[9]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(\tmp10_0_0_reg_1387_reg_n_5_[8] ),
        .I4(icmp_ln31_reg_1416),
        .O(tmp10_0_0_mid2_fu_676_p3[8]));
  LUT6 #(
    .INIT(64'hD0D000FFD0D00000)) 
    \tmp10_0_0_mid2_reg_1493[9]_i_1 
       (.I0(\tmp10_0_0_mid2_reg_1493[9]_i_2_n_5 ),
        .I1(p_shl19_cast_mid1_fu_655_p1[8]),
        .I2(p_shl19_cast_mid1_fu_655_p1[9]),
        .I3(icmp_ln31_reg_1416),
        .I4(and_ln23_reg_1449),
        .I5(\tmp10_0_0_reg_1387_reg_n_5_[9] ),
        .O(tmp10_0_0_mid2_fu_676_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00000B0A)) 
    \tmp10_0_0_mid2_reg_1493[9]_i_2 
       (.I0(p_shl19_cast_mid1_fu_655_p1[9]),
        .I1(p_shl19_cast_mid1_fu_655_p1[5]),
        .I2(p_shl19_cast_mid1_fu_655_p1[6]),
        .I3(p_shl19_cast_mid1_fu_655_p1[8]),
        .I4(p_shl19_cast_mid1_fu_655_p1[7]),
        .O(\tmp10_0_0_mid2_reg_1493[9]_i_2_n_5 ));
  FDRE \tmp10_0_0_mid2_reg_1493_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_0_0_mid2_fu_676_p3[1]),
        .Q(tmp10_0_0_mid2_reg_1493_reg[0]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1493_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_0_0_mid2_fu_676_p3[2]),
        .Q(tmp10_0_0_mid2_reg_1493_reg[1]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1493_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_0_0_mid2_fu_676_p3[3]),
        .Q(tmp10_0_0_mid2_reg_1493_reg[2]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1493_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_0_0_mid2_fu_676_p3[4]),
        .Q(tmp10_0_0_mid2_reg_1493_reg[3]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1493_reg[5] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_0_0_mid2_fu_676_p3[5]),
        .Q(tmp10_0_0_mid2_reg_1493_reg[4]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1493_reg[6] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_0_0_mid2_fu_676_p3[6]),
        .Q(tmp10_0_0_mid2_reg_1493_reg[5]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1493_reg[7] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_0_0_mid2_fu_676_p3[7]),
        .Q(tmp10_0_0_mid2_reg_1493_reg[6]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1493_reg[8] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_0_0_mid2_fu_676_p3[8]),
        .Q(tmp10_0_0_mid2_reg_1493_reg[7]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1493_reg[9] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_0_0_mid2_fu_676_p3[9]),
        .Q(tmp10_0_0_mid2_reg_1493_reg[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp10_0_0_reg_1387[1]_i_1 
       (.I0(select_ln31_reg_1624[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I3(out_h_0_reg_300[0]),
        .O(ap_phi_mux_out_h_0_phi_fu_304_p4));
  LUT6 #(
    .INIT(64'h555533C3A5A533C3)) 
    \tmp10_0_0_reg_1387[3]_i_1 
       (.I0(out_h_0_reg_300[2]),
        .I1(select_ln31_reg_1624[2]),
        .I2(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I3(select_ln31_reg_1624[1]),
        .I4(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I5(out_h_0_reg_300[1]),
        .O(tmp10_0_0_fu_399_p2[3]));
  LUT6 #(
    .INIT(64'h4747474747B84747)) 
    \tmp10_0_0_reg_1387[4]_i_1 
       (.I0(out_h_0_reg_300[3]),
        .I1(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I2(select_ln31_reg_1624[3]),
        .I3(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I4(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I5(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .O(\tmp10_0_0_reg_1387[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h5A6A5A5A)) 
    \tmp10_0_0_reg_1387[5]_i_1 
       (.I0(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .I1(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I2(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I3(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I4(tmp10_1_0_fu_435_p2[4]),
        .O(tmp10_0_0_fu_399_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h0F0F383C)) 
    \tmp10_0_0_reg_1387[6]_i_1 
       (.I0(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I1(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I2(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I3(tmp10_1_0_fu_435_p2[4]),
        .I4(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .O(\tmp10_0_0_reg_1387[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hF0F50B0A)) 
    \tmp10_0_0_reg_1387[7]_i_1 
       (.I0(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .I1(tmp10_1_0_fu_435_p2[4]),
        .I2(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I3(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I4(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .O(tmp10_0_0_fu_399_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h05FA00FB)) 
    \tmp10_0_0_reg_1387[8]_i_1 
       (.I0(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I1(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I2(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I3(tmp10_1_0_fu_435_p2[4]),
        .I4(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .O(\tmp10_0_0_reg_1387[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hCCC4)) 
    \tmp10_0_0_reg_1387[9]_i_1 
       (.I0(tmp10_1_0_fu_435_p2[4]),
        .I1(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .I2(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I3(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .O(tmp10_0_0_fu_399_p2[9]));
  FDRE \tmp10_0_0_reg_1387_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_304_p4),
        .Q(\tmp10_0_0_reg_1387_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1387_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\out_h_reg_1459[1]_i_1_n_5 ),
        .Q(\tmp10_0_0_reg_1387_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1387_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_0_0_fu_399_p2[3]),
        .Q(\tmp10_0_0_reg_1387_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1387_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_0_0_reg_1387[4]_i_1_n_5 ),
        .Q(\tmp10_0_0_reg_1387_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1387_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_0_0_fu_399_p2[5]),
        .Q(\tmp10_0_0_reg_1387_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1387_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_0_0_reg_1387[6]_i_1_n_5 ),
        .Q(\tmp10_0_0_reg_1387_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1387_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_0_0_fu_399_p2[7]),
        .Q(\tmp10_0_0_reg_1387_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1387_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_0_0_reg_1387[8]_i_1_n_5 ),
        .Q(\tmp10_0_0_reg_1387_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1387_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_0_0_fu_399_p2[9]),
        .Q(\tmp10_0_0_reg_1387_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_1_0_mid2_reg_1498[1]_i_1 
       (.I0(select_ln23_reg_1432[0]),
        .I1(and_ln23_reg_1449),
        .I2(tmp10_1_0_reg_1392_reg[0]),
        .O(tmp10_1_0_mid2_fu_718_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \tmp10_1_0_mid2_reg_1498[2]_i_1 
       (.I0(select_ln23_reg_1432[0]),
        .I1(select_ln23_reg_1432[1]),
        .I2(and_ln23_reg_1449),
        .I3(tmp10_1_0_reg_1392_reg[1]),
        .O(tmp10_1_0_mid2_fu_718_p3[2]));
  LUT5 #(
    .INIT(32'h93FF9300)) 
    \tmp10_1_0_mid2_reg_1498[3]_i_1 
       (.I0(select_ln23_reg_1432[0]),
        .I1(select_ln23_reg_1432[2]),
        .I2(select_ln23_reg_1432[1]),
        .I3(and_ln23_reg_1449),
        .I4(tmp10_1_0_reg_1392_reg[2]),
        .O(tmp10_1_0_mid2_fu_718_p3[3]));
  LUT6 #(
    .INIT(64'h9555FFFF95550000)) 
    \tmp10_1_0_mid2_reg_1498[4]_i_1 
       (.I0(select_ln23_reg_1432[3]),
        .I1(select_ln23_reg_1432[1]),
        .I2(select_ln23_reg_1432[0]),
        .I3(select_ln23_reg_1432[2]),
        .I4(and_ln23_reg_1449),
        .I5(tmp10_1_0_reg_1392_reg[3]),
        .O(tmp10_1_0_mid2_fu_718_p3[4]));
  LUT6 #(
    .INIT(64'hA565FFFFA5650000)) 
    \tmp10_1_0_mid2_reg_1498[5]_i_1 
       (.I0(select_ln23_reg_1432[4]),
        .I1(select_ln23_reg_1432[1]),
        .I2(select_ln23_reg_1432[0]),
        .I3(\tmp10_1_0_mid2_reg_1498[5]_i_2_n_5 ),
        .I4(and_ln23_reg_1449),
        .I5(tmp10_1_0_reg_1392_reg[4]),
        .O(tmp10_1_0_mid2_fu_718_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_1_0_mid2_reg_1498[5]_i_2 
       (.I0(select_ln23_reg_1432[2]),
        .I1(select_ln23_reg_1432[3]),
        .O(\tmp10_1_0_mid2_reg_1498[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \tmp10_1_0_mid2_reg_1498[6]_i_1 
       (.I0(select_ln23_reg_1432[1]),
        .I1(\tmp10_1_0_mid2_reg_1498[8]_i_2_n_5 ),
        .I2(and_ln23_reg_1449),
        .I3(tmp10_1_0_reg_1392_reg[5]),
        .O(tmp10_1_0_mid2_fu_718_p3[6]));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \tmp10_1_0_mid2_reg_1498[7]_i_1 
       (.I0(select_ln23_reg_1432[2]),
        .I1(select_ln23_reg_1432[1]),
        .I2(\tmp10_1_0_mid2_reg_1498[8]_i_2_n_5 ),
        .I3(and_ln23_reg_1449),
        .I4(tmp10_1_0_reg_1392_reg[6]),
        .O(tmp10_1_0_mid2_fu_718_p3[7]));
  LUT6 #(
    .INIT(64'h9AAAFFFF9AAA0000)) 
    \tmp10_1_0_mid2_reg_1498[8]_i_1 
       (.I0(select_ln23_reg_1432[3]),
        .I1(\tmp10_1_0_mid2_reg_1498[8]_i_2_n_5 ),
        .I2(select_ln23_reg_1432[1]),
        .I3(select_ln23_reg_1432[2]),
        .I4(and_ln23_reg_1449),
        .I5(tmp10_1_0_reg_1392_reg[7]),
        .O(tmp10_1_0_mid2_fu_718_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h3FFFD555)) 
    \tmp10_1_0_mid2_reg_1498[8]_i_2 
       (.I0(select_ln23_reg_1432[0]),
        .I1(select_ln23_reg_1432[1]),
        .I2(select_ln23_reg_1432[3]),
        .I3(select_ln23_reg_1432[2]),
        .I4(select_ln23_reg_1432[4]),
        .O(\tmp10_1_0_mid2_reg_1498[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \tmp10_1_0_mid2_reg_1498[9]_i_1 
       (.I0(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln31_reg_1416),
        .I3(and_ln23_reg_1449),
        .O(\tmp10_1_0_mid2_reg_1498[9]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp10_1_0_mid2_reg_1498[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .O(out_w_0_mid2_reg_14870));
  LUT6 #(
    .INIT(64'h2AAAFFFF2AAA0000)) 
    \tmp10_1_0_mid2_reg_1498[9]_i_3 
       (.I0(select_ln23_reg_1432[4]),
        .I1(select_ln23_reg_1432[2]),
        .I2(select_ln23_reg_1432[3]),
        .I3(select_ln23_reg_1432[1]),
        .I4(and_ln23_reg_1449),
        .I5(tmp10_1_0_reg_1392_reg[8]),
        .O(tmp10_1_0_mid2_fu_718_p3[9]));
  FDSE \tmp10_1_0_mid2_reg_1498_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_1_0_mid2_fu_718_p3[1]),
        .Q(tmp10_1_0_mid2_reg_1498_reg[0]),
        .S(\tmp10_1_0_mid2_reg_1498[9]_i_1_n_5 ));
  FDSE \tmp10_1_0_mid2_reg_1498_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_1_0_mid2_fu_718_p3[2]),
        .Q(tmp10_1_0_mid2_reg_1498_reg[1]),
        .S(\tmp10_1_0_mid2_reg_1498[9]_i_1_n_5 ));
  FDSE \tmp10_1_0_mid2_reg_1498_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_1_0_mid2_fu_718_p3[3]),
        .Q(tmp10_1_0_mid2_reg_1498_reg[2]),
        .S(\tmp10_1_0_mid2_reg_1498[9]_i_1_n_5 ));
  FDSE \tmp10_1_0_mid2_reg_1498_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_1_0_mid2_fu_718_p3[4]),
        .Q(tmp10_1_0_mid2_reg_1498_reg[3]),
        .S(\tmp10_1_0_mid2_reg_1498[9]_i_1_n_5 ));
  FDRE \tmp10_1_0_mid2_reg_1498_reg[5] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_1_0_mid2_fu_718_p3[5]),
        .Q(tmp10_1_0_mid2_reg_1498_reg[4]),
        .R(\tmp10_1_0_mid2_reg_1498[9]_i_1_n_5 ));
  FDRE \tmp10_1_0_mid2_reg_1498_reg[6] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_1_0_mid2_fu_718_p3[6]),
        .Q(tmp10_1_0_mid2_reg_1498_reg[5]),
        .R(\tmp10_1_0_mid2_reg_1498[9]_i_1_n_5 ));
  FDRE \tmp10_1_0_mid2_reg_1498_reg[7] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_1_0_mid2_fu_718_p3[7]),
        .Q(tmp10_1_0_mid2_reg_1498_reg[6]),
        .R(\tmp10_1_0_mid2_reg_1498[9]_i_1_n_5 ));
  FDRE \tmp10_1_0_mid2_reg_1498_reg[8] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_1_0_mid2_fu_718_p3[8]),
        .Q(tmp10_1_0_mid2_reg_1498_reg[7]),
        .R(\tmp10_1_0_mid2_reg_1498[9]_i_1_n_5 ));
  FDRE \tmp10_1_0_mid2_reg_1498_reg[9] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(tmp10_1_0_mid2_fu_718_p3[9]),
        .Q(tmp10_1_0_mid2_reg_1498_reg[8]),
        .R(\tmp10_1_0_mid2_reg_1498[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h45557555)) 
    \tmp10_1_0_reg_1392[1]_i_1 
       (.I0(out_h_0_reg_300[0]),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln31_reg_1624[0]),
        .O(\tmp10_1_0_reg_1392[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \tmp10_1_0_reg_1392[2]_i_1 
       (.I0(out_h_0_reg_300[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I3(select_ln31_reg_1624[1]),
        .O(tmp10_1_0_fu_435_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \tmp10_1_0_reg_1392[3]_i_1 
       (.I0(out_h_0_reg_300[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I3(select_ln31_reg_1624[2]),
        .O(tmp10_1_0_fu_435_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \tmp10_1_0_reg_1392[4]_i_1 
       (.I0(select_ln31_reg_1624[3]),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_h_0_reg_300[3]),
        .O(tmp10_1_0_fu_435_p2[4]));
  LUT5 #(
    .INIT(32'h478B74B8)) 
    \tmp10_1_0_reg_1392[5]_i_1 
       (.I0(out_h_0_reg_300[0]),
        .I1(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I2(select_ln31_reg_1624[0]),
        .I3(out_h_0_reg_300[4]),
        .I4(select_ln31_reg_1624[4]),
        .O(tmp10_1_0_fu_435_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h73887788)) 
    \tmp10_1_0_reg_1392[6]_i_1 
       (.I0(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I1(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .I2(tmp10_1_0_fu_435_p2[4]),
        .I3(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I4(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .O(\tmp10_1_0_reg_1392[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hB494F0F0)) 
    \tmp10_1_0_reg_1392[7]_i_1 
       (.I0(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I1(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I2(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I3(tmp10_1_0_fu_435_p2[4]),
        .I4(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .O(\tmp10_1_0_reg_1392[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h33133933)) 
    \tmp10_1_0_reg_1392[8]_i_1 
       (.I0(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .I1(tmp10_1_0_fu_435_p2[4]),
        .I2(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I3(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I4(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .O(\tmp10_1_0_reg_1392[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hEFF70000)) 
    \tmp10_1_0_reg_1392[9]_i_1 
       (.I0(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I1(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I2(tmp10_1_0_fu_435_p2[4]),
        .I3(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I4(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .O(tmp10_1_0_fu_435_p2[9]));
  FDRE \tmp10_1_0_reg_1392_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .Q(tmp10_1_0_reg_1392_reg[0]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_1_0_fu_435_p2[2]),
        .Q(tmp10_1_0_reg_1392_reg[1]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_1_0_fu_435_p2[3]),
        .Q(tmp10_1_0_reg_1392_reg[2]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1392_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_1_0_fu_435_p2[4]),
        .Q(tmp10_1_0_reg_1392_reg[3]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1392_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_1_0_fu_435_p2[5]),
        .Q(tmp10_1_0_reg_1392_reg[4]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1392_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_1_0_reg_1392[6]_i_1_n_5 ),
        .Q(tmp10_1_0_reg_1392_reg[5]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_1_0_reg_1392[7]_i_1_n_5 ),
        .Q(tmp10_1_0_reg_1392_reg[6]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1392_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_1_0_reg_1392[8]_i_1_n_5 ),
        .Q(tmp10_1_0_reg_1392_reg[7]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1392_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_1_0_fu_435_p2[9]),
        .Q(tmp10_1_0_reg_1392_reg[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \tmp10_2_0_mid2_reg_1592[1]_i_1 
       (.I0(select_ln23_reg_1432[0]),
        .I1(and_ln23_reg_1449),
        .I2(\tmp10_0_0_reg_1387_reg_n_5_[1] ),
        .O(tmp10_2_0_mid2_fu_1022_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_2_0_mid2_reg_1592[2]_i_1 
       (.I0(select_ln23_reg_1432[1]),
        .I1(and_ln23_reg_1449),
        .I2(tmp10_2_0_reg_1397_reg[1]),
        .O(tmp10_2_0_mid2_fu_1022_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \tmp10_2_0_mid2_reg_1592[3]_i_1 
       (.I0(select_ln23_reg_1432[2]),
        .I1(select_ln23_reg_1432[1]),
        .I2(and_ln23_reg_1449),
        .I3(tmp10_2_0_reg_1397_reg[2]),
        .O(tmp10_2_0_mid2_fu_1022_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h9595FF00)) 
    \tmp10_2_0_mid2_reg_1592[4]_i_1 
       (.I0(select_ln23_reg_1432[3]),
        .I1(select_ln23_reg_1432[2]),
        .I2(select_ln23_reg_1432[1]),
        .I3(tmp10_2_0_reg_1397_reg[3]),
        .I4(and_ln23_reg_1449),
        .O(tmp10_2_0_mid2_fu_1022_p3[4]));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \tmp10_2_0_mid2_reg_1592[5]_i_1 
       (.I0(select_ln23_reg_1432[0]),
        .I1(\tmp10_2_0_mid2_reg_1592[5]_i_2_n_5 ),
        .I2(select_ln23_reg_1432[4]),
        .I3(and_ln23_reg_1449),
        .I4(tmp10_2_0_reg_1397_reg[4]),
        .O(tmp10_2_0_mid2_fu_1022_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tmp10_2_0_mid2_reg_1592[5]_i_2 
       (.I0(select_ln23_reg_1432[1]),
        .I1(select_ln23_reg_1432[3]),
        .I2(select_ln23_reg_1432[2]),
        .O(\tmp10_2_0_mid2_reg_1592[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \tmp10_2_0_mid2_reg_1592[6]_i_1 
       (.I0(select_ln23_reg_1432[1]),
        .I1(select_ln23_reg_1432[0]),
        .I2(\tmp10_2_0_mid2_reg_1592[6]_i_2_n_5 ),
        .I3(and_ln23_reg_1449),
        .I4(tmp10_2_0_reg_1397_reg[5]),
        .O(tmp10_2_0_mid2_fu_1022_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h20009555)) 
    \tmp10_2_0_mid2_reg_1592[6]_i_2 
       (.I0(select_ln23_reg_1432[4]),
        .I1(select_ln23_reg_1432[1]),
        .I2(select_ln23_reg_1432[3]),
        .I3(select_ln23_reg_1432[2]),
        .I4(select_ln23_reg_1432[0]),
        .O(\tmp10_2_0_mid2_reg_1592[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE11EFFFFE11E0000)) 
    \tmp10_2_0_mid2_reg_1592[7]_i_1 
       (.I0(select_ln23_reg_1432[0]),
        .I1(select_ln23_reg_1432[1]),
        .I2(select_ln23_reg_1432[2]),
        .I3(\tmp10_2_0_mid2_reg_1592[7]_i_2_n_5 ),
        .I4(and_ln23_reg_1449),
        .I5(tmp10_2_0_reg_1397_reg[6]),
        .O(tmp10_2_0_mid2_fu_1022_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h152A40AA)) 
    \tmp10_2_0_mid2_reg_1592[7]_i_2 
       (.I0(select_ln23_reg_1432[0]),
        .I1(select_ln23_reg_1432[2]),
        .I2(select_ln23_reg_1432[3]),
        .I3(select_ln23_reg_1432[1]),
        .I4(select_ln23_reg_1432[4]),
        .O(\tmp10_2_0_mid2_reg_1592[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_2_0_mid2_reg_1592[8]_i_1 
       (.I0(\tmp10_2_0_mid2_reg_1592[8]_i_2_n_5 ),
        .I1(and_ln23_reg_1449),
        .I2(tmp10_2_0_reg_1397_reg[7]),
        .O(tmp10_2_0_mid2_fu_1022_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h57807F88)) 
    \tmp10_2_0_mid2_reg_1592[8]_i_2 
       (.I0(select_ln23_reg_1432[2]),
        .I1(select_ln23_reg_1432[1]),
        .I2(select_ln23_reg_1432[0]),
        .I3(select_ln23_reg_1432[3]),
        .I4(select_ln23_reg_1432[4]),
        .O(\tmp10_2_0_mid2_reg_1592[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \tmp10_2_0_mid2_reg_1592[9]_i_1 
       (.I0(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(icmp_ln31_reg_1416),
        .I3(and_ln23_reg_1449),
        .O(\tmp10_2_0_mid2_reg_1592[9]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp10_2_0_mid2_reg_1592[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .O(p_11_in));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_2_0_mid2_reg_1592[9]_i_3 
       (.I0(\tmp10_2_0_mid2_reg_1592[9]_i_4_n_5 ),
        .I1(and_ln23_reg_1449),
        .I2(tmp10_2_0_reg_1397_reg[8]),
        .O(tmp10_2_0_mid2_fu_1022_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h57FF8000)) 
    \tmp10_2_0_mid2_reg_1592[9]_i_4 
       (.I0(select_ln23_reg_1432[3]),
        .I1(select_ln23_reg_1432[0]),
        .I2(select_ln23_reg_1432[1]),
        .I3(select_ln23_reg_1432[2]),
        .I4(select_ln23_reg_1432[4]),
        .O(\tmp10_2_0_mid2_reg_1592[9]_i_4_n_5 ));
  FDRE \tmp10_2_0_mid2_reg_1592_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp10_2_0_mid2_fu_1022_p3[1]),
        .Q(tmp10_2_0_mid2_reg_1592[1]),
        .R(\tmp10_2_0_mid2_reg_1592[9]_i_1_n_5 ));
  FDSE \tmp10_2_0_mid2_reg_1592_reg[2] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp10_2_0_mid2_fu_1022_p3[2]),
        .Q(tmp10_2_0_mid2_reg_1592[2]),
        .S(\tmp10_2_0_mid2_reg_1592[9]_i_1_n_5 ));
  FDSE \tmp10_2_0_mid2_reg_1592_reg[3] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp10_2_0_mid2_fu_1022_p3[3]),
        .Q(tmp10_2_0_mid2_reg_1592[3]),
        .S(\tmp10_2_0_mid2_reg_1592[9]_i_1_n_5 ));
  FDSE \tmp10_2_0_mid2_reg_1592_reg[4] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp10_2_0_mid2_fu_1022_p3[4]),
        .Q(tmp10_2_0_mid2_reg_1592[4]),
        .S(\tmp10_2_0_mid2_reg_1592[9]_i_1_n_5 ));
  FDSE \tmp10_2_0_mid2_reg_1592_reg[5] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp10_2_0_mid2_fu_1022_p3[5]),
        .Q(tmp10_2_0_mid2_reg_1592[5]),
        .S(\tmp10_2_0_mid2_reg_1592[9]_i_1_n_5 ));
  FDRE \tmp10_2_0_mid2_reg_1592_reg[6] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp10_2_0_mid2_fu_1022_p3[6]),
        .Q(tmp10_2_0_mid2_reg_1592[6]),
        .R(\tmp10_2_0_mid2_reg_1592[9]_i_1_n_5 ));
  FDRE \tmp10_2_0_mid2_reg_1592_reg[7] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp10_2_0_mid2_fu_1022_p3[7]),
        .Q(tmp10_2_0_mid2_reg_1592[7]),
        .R(\tmp10_2_0_mid2_reg_1592[9]_i_1_n_5 ));
  FDRE \tmp10_2_0_mid2_reg_1592_reg[8] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp10_2_0_mid2_fu_1022_p3[8]),
        .Q(tmp10_2_0_mid2_reg_1592[8]),
        .R(\tmp10_2_0_mid2_reg_1592[9]_i_1_n_5 ));
  FDRE \tmp10_2_0_mid2_reg_1592_reg[9] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp10_2_0_mid2_fu_1022_p3[9]),
        .Q(tmp10_2_0_mid2_reg_1592[9]),
        .R(\tmp10_2_0_mid2_reg_1592[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hB88B7447)) 
    \tmp10_2_0_reg_1397[2]_i_1 
       (.I0(out_h_0_reg_300[0]),
        .I1(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I2(select_ln31_reg_1624[0]),
        .I3(select_ln31_reg_1624[1]),
        .I4(out_h_0_reg_300[1]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h00B8338BCC74FF47)) 
    \tmp10_2_0_reg_1397[3]_i_1 
       (.I0(out_h_0_reg_300[1]),
        .I1(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I2(select_ln31_reg_1624[1]),
        .I3(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I4(select_ln31_reg_1624[2]),
        .I5(out_h_0_reg_300[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h404040BFBFBF40BF)) 
    \tmp10_2_0_reg_1397[4]_i_1 
       (.I0(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I1(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I2(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I3(select_ln31_reg_1624[3]),
        .I4(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I5(out_h_0_reg_300[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h5404A4F45B0BABFB)) 
    \tmp10_2_0_reg_1397[5]_i_1 
       (.I0(\out_h_reg_1459[4]_i_2_n_5 ),
        .I1(select_ln31_reg_1624[0]),
        .I2(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I3(out_h_0_reg_300[0]),
        .I4(out_h_0_reg_300[4]),
        .I5(select_ln31_reg_1624[4]),
        .O(\tmp10_2_0_reg_1397[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hEE113E11)) 
    \tmp10_2_0_reg_1397[6]_i_1 
       (.I0(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I1(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .I2(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I3(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I4(tmp10_1_0_fu_435_p2[4]),
        .O(\tmp10_2_0_reg_1397[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hB0F0B07C)) 
    \tmp10_2_0_reg_1397[7]_i_1 
       (.I0(tmp10_1_0_fu_435_p2[4]),
        .I1(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I2(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I3(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .I4(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h05557555)) 
    \tmp10_2_0_reg_1397[8]_i_1 
       (.I0(tmp10_1_0_fu_435_p2[4]),
        .I1(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I2(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I3(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I4(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \tmp10_2_0_reg_1397[9]_i_1 
       (.I0(select_ln31_reg_1624[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .I3(out_h_0_reg_300[4]),
        .I4(\out_h_reg_1459[4]_i_2_n_5 ),
        .O(p_0_in[8]));
  FDRE \tmp10_2_0_reg_1397_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[1]),
        .Q(tmp10_2_0_reg_1397_reg[1]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1397_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[2]),
        .Q(tmp10_2_0_reg_1397_reg[2]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1397_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[3]),
        .Q(tmp10_2_0_reg_1397_reg[3]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1397_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_2_0_reg_1397[5]_i_1_n_5 ),
        .Q(tmp10_2_0_reg_1397_reg[4]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1397_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_2_0_reg_1397[6]_i_1_n_5 ),
        .Q(tmp10_2_0_reg_1397_reg[5]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1397_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[6]),
        .Q(tmp10_2_0_reg_1397_reg[6]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1397_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[7]),
        .Q(tmp10_2_0_reg_1397_reg[7]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1397_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[8]),
        .Q(tmp10_2_0_reg_1397_reg[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \tmp12_reg_1402[2]_i_1 
       (.I0(select_ln23_23_reg_1542),
        .I1(or_ln26_1_fu_1086_p3),
        .I2(select_ln31_reg_1624[0]),
        .I3(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I4(out_h_0_reg_300[0]),
        .O(tmp11_fu_473_p2));
  LUT6 #(
    .INIT(64'h1D002E33D1CCE2FF)) 
    \tmp12_reg_1402[3]_i_1 
       (.I0(select_ln23_23_reg_1542),
        .I1(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I2(or_ln26_1_fu_1086_p3),
        .I3(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I4(select_ln31_reg_1624[1]),
        .I5(out_h_0_reg_300[1]),
        .O(tmp12_fu_503_p2[3]));
  LUT6 #(
    .INIT(64'h5565555555656565)) 
    \tmp12_reg_1402[4]_i_1 
       (.I0(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I1(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I2(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I3(or_ln26_1_fu_1086_p3),
        .I4(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I5(select_ln23_23_reg_1542),
        .O(tmp12_fu_503_p2[4]));
  LUT6 #(
    .INIT(64'hEE1100FF00FFBE41)) 
    \tmp12_reg_1402[5]_i_1 
       (.I0(\tmp12_reg_1402[8]_i_2_n_5 ),
        .I1(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I2(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I3(\tmp12_reg_1402[9]_i_2_n_5 ),
        .I4(data4),
        .I5(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .O(tmp12_fu_503_p2[5]));
  LUT5 #(
    .INIT(32'hC02F3FD0)) 
    \tmp12_reg_1402[6]_i_1 
       (.I0(\tmp12_reg_1402[9]_i_3_n_5 ),
        .I1(tmp11_fu_473_p2),
        .I2(\tmp12_reg_1402[9]_i_2_n_5 ),
        .I3(\tmp12_reg_1402[8]_i_2_n_5 ),
        .I4(\tmp12_reg_1402[9]_i_4_n_5 ),
        .O(tmp12_fu_503_p2[6]));
  LUT6 #(
    .INIT(64'hEA15C037AA558077)) 
    \tmp12_reg_1402[7]_i_1 
       (.I0(\tmp12_reg_1402[9]_i_4_n_5 ),
        .I1(\tmp12_reg_1402[9]_i_2_n_5 ),
        .I2(tmp11_fu_473_p2),
        .I3(\tmp12_reg_1402[9]_i_3_n_5 ),
        .I4(\tmp12_reg_1402[8]_i_2_n_5 ),
        .I5(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .O(\tmp12_reg_1402[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3326330433663344)) 
    \tmp12_reg_1402[8]_i_1 
       (.I0(\tmp12_reg_1402[9]_i_4_n_5 ),
        .I1(\tmp12_reg_1402[9]_i_2_n_5 ),
        .I2(tmp11_fu_473_p2),
        .I3(\tmp12_reg_1402[9]_i_3_n_5 ),
        .I4(\tmp12_reg_1402[8]_i_2_n_5 ),
        .I5(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .O(\tmp12_reg_1402[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hA5AAC3C3A5AACCCC)) 
    \tmp12_reg_1402[8]_i_2 
       (.I0(out_h_0_reg_300[1]),
        .I1(select_ln31_reg_1624[1]),
        .I2(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I3(or_ln26_1_fu_1086_p3),
        .I4(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I5(select_ln23_23_reg_1542),
        .O(\tmp12_reg_1402[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0000FDF5)) 
    \tmp12_reg_1402[9]_i_1 
       (.I0(\tmp12_reg_1402[9]_i_2_n_5 ),
        .I1(tmp11_fu_473_p2),
        .I2(\tmp12_reg_1402[9]_i_3_n_5 ),
        .I3(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .I4(\tmp12_reg_1402[9]_i_4_n_5 ),
        .O(tmp12_fu_503_p2[9]));
  LUT6 #(
    .INIT(64'hAAAAAAAA999AAA9A)) 
    \tmp12_reg_1402[9]_i_2 
       (.I0(tmp10_1_0_fu_435_p2[4]),
        .I1(\tmp12_reg_1402[9]_i_5_n_5 ),
        .I2(select_ln23_23_reg_1542),
        .I3(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I4(or_ln26_1_fu_1086_p3),
        .I5(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .O(\tmp12_reg_1402[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA56A6AAAAAAAA)) 
    \tmp12_reg_1402[9]_i_3 
       (.I0(\select_ln23_reg_1432[2]_i_1_n_5 ),
        .I1(select_ln23_23_reg_1542),
        .I2(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I3(or_ln26_1_fu_1086_p3),
        .I4(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I5(\select_ln23_reg_1432[1]_i_1_n_5 ),
        .O(\tmp12_reg_1402[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5555A95955555555)) 
    \tmp12_reg_1402[9]_i_4 
       (.I0(\select_ln23_reg_1432[4]_i_2_n_5 ),
        .I1(select_ln23_23_reg_1542),
        .I2(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I3(or_ln26_1_fu_1086_p3),
        .I4(\tmp10_1_0_reg_1392[1]_i_1_n_5 ),
        .I5(\out_h_reg_1459[4]_i_2_n_5 ),
        .O(\tmp12_reg_1402[9]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h5F335FFF)) 
    \tmp12_reg_1402[9]_i_5 
       (.I0(out_h_0_reg_300[2]),
        .I1(select_ln31_reg_1624[2]),
        .I2(out_h_0_reg_300[1]),
        .I3(network_mul_mul_16s_13s_29_1_1_U7_n_38),
        .I4(select_ln31_reg_1624[1]),
        .O(\tmp12_reg_1402[9]_i_5_n_5 ));
  FDRE \tmp12_reg_1402_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp11_fu_473_p2),
        .Q(\tmp12_reg_1402_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \tmp12_reg_1402_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp12_fu_503_p2[3]),
        .Q(\tmp12_reg_1402_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \tmp12_reg_1402_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp12_fu_503_p2[4]),
        .Q(\tmp12_reg_1402_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \tmp12_reg_1402_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp12_fu_503_p2[5]),
        .Q(\tmp12_reg_1402_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \tmp12_reg_1402_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp12_fu_503_p2[6]),
        .Q(\tmp12_reg_1402_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \tmp12_reg_1402_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp12_reg_1402[7]_i_1_n_5 ),
        .Q(\tmp12_reg_1402_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \tmp12_reg_1402_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp12_reg_1402[8]_i_1_n_5 ),
        .Q(\tmp12_reg_1402_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \tmp12_reg_1402_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp12_fu_503_p2[9]),
        .Q(\tmp12_reg_1402_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_20),
        .Q(trunc_ln45_1_reg_1604[0]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[10] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_10),
        .Q(trunc_ln45_1_reg_1604[10]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[11] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_9),
        .Q(trunc_ln45_1_reg_1604[11]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[12] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_8),
        .Q(trunc_ln45_1_reg_1604[12]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[13] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_7),
        .Q(trunc_ln45_1_reg_1604[13]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[14] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_6),
        .Q(trunc_ln45_1_reg_1604[14]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[15] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_5),
        .Q(trunc_ln45_1_reg_1604[15]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_19),
        .Q(trunc_ln45_1_reg_1604[1]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[2] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_18),
        .Q(trunc_ln45_1_reg_1604[2]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[3] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_17),
        .Q(trunc_ln45_1_reg_1604[3]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[4] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_16),
        .Q(trunc_ln45_1_reg_1604[4]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[5] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_15),
        .Q(trunc_ln45_1_reg_1604[5]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[6] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_14),
        .Q(trunc_ln45_1_reg_1604[6]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[7] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_13),
        .Q(trunc_ln45_1_reg_1604[7]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[8] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_12),
        .Q(trunc_ln45_1_reg_1604[8]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1604_reg[9] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_11),
        .Q(trunc_ln45_1_reg_1604[9]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_20),
        .Q(trunc_ln45_2_reg_1629[0]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_10),
        .Q(trunc_ln45_2_reg_1629[10]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[11] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_9),
        .Q(trunc_ln45_2_reg_1629[11]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[12] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_8),
        .Q(trunc_ln45_2_reg_1629[12]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[13] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_7),
        .Q(trunc_ln45_2_reg_1629[13]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[14] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_6),
        .Q(trunc_ln45_2_reg_1629[14]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[15] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_5),
        .Q(trunc_ln45_2_reg_1629[15]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_19),
        .Q(trunc_ln45_2_reg_1629[1]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_18),
        .Q(trunc_ln45_2_reg_1629[2]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_17),
        .Q(trunc_ln45_2_reg_1629[3]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_16),
        .Q(trunc_ln45_2_reg_1629[4]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_15),
        .Q(trunc_ln45_2_reg_1629[5]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_14),
        .Q(trunc_ln45_2_reg_1629[6]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_13),
        .Q(trunc_ln45_2_reg_1629[7]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_12),
        .Q(trunc_ln45_2_reg_1629[8]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1629_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_11),
        .Q(trunc_ln45_2_reg_1629[9]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_20),
        .Q(trunc_ln45_3_reg_1634[0]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_10),
        .Q(trunc_ln45_3_reg_1634[10]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[11] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_9),
        .Q(trunc_ln45_3_reg_1634[11]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[12] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_8),
        .Q(trunc_ln45_3_reg_1634[12]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[13] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_7),
        .Q(trunc_ln45_3_reg_1634[13]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[14] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_6),
        .Q(trunc_ln45_3_reg_1634[14]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[15] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_5),
        .Q(trunc_ln45_3_reg_1634[15]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_19),
        .Q(trunc_ln45_3_reg_1634[1]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_18),
        .Q(trunc_ln45_3_reg_1634[2]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_17),
        .Q(trunc_ln45_3_reg_1634[3]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_16),
        .Q(trunc_ln45_3_reg_1634[4]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_15),
        .Q(trunc_ln45_3_reg_1634[5]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_14),
        .Q(trunc_ln45_3_reg_1634[6]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_13),
        .Q(trunc_ln45_3_reg_1634[7]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_12),
        .Q(trunc_ln45_3_reg_1634[8]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1634_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_16_reg_16490),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_11),
        .Q(trunc_ln45_3_reg_1634[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln45_4_reg_1669[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln23_reg_1407_reg_n_5_[0] ),
        .O(add_ln45_3_reg_16840));
  FDRE \trunc_ln45_4_reg_1669_reg[0] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_20),
        .Q(trunc_ln45_4_reg_1669[0]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[10] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_10),
        .Q(trunc_ln45_4_reg_1669[10]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[11] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_9),
        .Q(trunc_ln45_4_reg_1669[11]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[12] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_8),
        .Q(trunc_ln45_4_reg_1669[12]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[13] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_7),
        .Q(trunc_ln45_4_reg_1669[13]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[14] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_6),
        .Q(trunc_ln45_4_reg_1669[14]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[15] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_5),
        .Q(trunc_ln45_4_reg_1669[15]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[1] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_19),
        .Q(trunc_ln45_4_reg_1669[1]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[2] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_18),
        .Q(trunc_ln45_4_reg_1669[2]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[3] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_17),
        .Q(trunc_ln45_4_reg_1669[3]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[4] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_16),
        .Q(trunc_ln45_4_reg_1669[4]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[5] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_15),
        .Q(trunc_ln45_4_reg_1669[5]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[6] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_14),
        .Q(trunc_ln45_4_reg_1669[6]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[7] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_13),
        .Q(trunc_ln45_4_reg_1669[7]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[8] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_12),
        .Q(trunc_ln45_4_reg_1669[8]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1669_reg[9] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_11),
        .Q(trunc_ln45_4_reg_1669[9]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[0] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_20),
        .Q(trunc_ln45_5_reg_1674[0]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[10] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_10),
        .Q(trunc_ln45_5_reg_1674[10]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[11] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_9),
        .Q(trunc_ln45_5_reg_1674[11]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[12] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_8),
        .Q(trunc_ln45_5_reg_1674[12]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[13] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_7),
        .Q(trunc_ln45_5_reg_1674[13]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[14] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_6),
        .Q(trunc_ln45_5_reg_1674[14]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[15] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_5),
        .Q(trunc_ln45_5_reg_1674[15]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[1] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_19),
        .Q(trunc_ln45_5_reg_1674[1]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[2] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_18),
        .Q(trunc_ln45_5_reg_1674[2]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[3] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_17),
        .Q(trunc_ln45_5_reg_1674[3]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[4] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_16),
        .Q(trunc_ln45_5_reg_1674[4]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[5] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_15),
        .Q(trunc_ln45_5_reg_1674[5]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[6] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_14),
        .Q(trunc_ln45_5_reg_1674[6]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[7] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_13),
        .Q(trunc_ln45_5_reg_1674[7]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[8] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_12),
        .Q(trunc_ln45_5_reg_1674[8]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1674_reg[9] 
       (.C(ap_clk),
        .CE(add_ln45_3_reg_16840),
        .D(network_mul_mul_16s_13s_29_1_1_U7_n_11),
        .Q(trunc_ln45_5_reg_1674[9]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_20),
        .Q(trunc_ln45_6_reg_1689[0]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[10] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_10),
        .Q(trunc_ln45_6_reg_1689[10]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[11] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_9),
        .Q(trunc_ln45_6_reg_1689[11]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[12] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_8),
        .Q(trunc_ln45_6_reg_1689[12]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[13] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_7),
        .Q(trunc_ln45_6_reg_1689[13]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[14] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_6),
        .Q(trunc_ln45_6_reg_1689[14]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[15] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_5),
        .Q(trunc_ln45_6_reg_1689[15]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_19),
        .Q(trunc_ln45_6_reg_1689[1]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_18),
        .Q(trunc_ln45_6_reg_1689[2]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_17),
        .Q(trunc_ln45_6_reg_1689[3]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_16),
        .Q(trunc_ln45_6_reg_1689[4]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_15),
        .Q(trunc_ln45_6_reg_1689[5]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_14),
        .Q(trunc_ln45_6_reg_1689[6]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_13),
        .Q(trunc_ln45_6_reg_1689[7]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_12),
        .Q(trunc_ln45_6_reg_1689[8]),
        .R(1'b0));
  FDRE \trunc_ln45_6_reg_1689_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U8_n_11),
        .Q(trunc_ln45_6_reg_1689[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln45_7_reg_1694[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln23_reg_1407_pp0_iter1_reg_reg_n_5_[0] ),
        .O(p_7_in));
  FDRE \trunc_ln45_7_reg_1694_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_20),
        .Q(trunc_ln45_7_reg_1694[0]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[10] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_10),
        .Q(trunc_ln45_7_reg_1694[10]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[11] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_9),
        .Q(trunc_ln45_7_reg_1694[11]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[12] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_8),
        .Q(trunc_ln45_7_reg_1694[12]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[13] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_7),
        .Q(trunc_ln45_7_reg_1694[13]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[14] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_6),
        .Q(trunc_ln45_7_reg_1694[14]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[15] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_5),
        .Q(trunc_ln45_7_reg_1694[15]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_19),
        .Q(trunc_ln45_7_reg_1694[1]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_18),
        .Q(trunc_ln45_7_reg_1694[2]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_17),
        .Q(trunc_ln45_7_reg_1694[3]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_16),
        .Q(trunc_ln45_7_reg_1694[4]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_15),
        .Q(trunc_ln45_7_reg_1694[5]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_14),
        .Q(trunc_ln45_7_reg_1694[6]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_13),
        .Q(trunc_ln45_7_reg_1694[7]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_12),
        .Q(trunc_ln45_7_reg_1694[8]),
        .R(1'b0));
  FDRE \trunc_ln45_7_reg_1694_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_13s_29_1_1_U9_n_11),
        .Q(trunc_ln45_7_reg_1694[9]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_20),
        .Q(trunc_ln_reg_1599[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[10] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_10),
        .Q(trunc_ln_reg_1599[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[11] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_9),
        .Q(trunc_ln_reg_1599[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[12] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_8),
        .Q(trunc_ln_reg_1599[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[13] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_7),
        .Q(trunc_ln_reg_1599[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[14] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_6),
        .Q(trunc_ln_reg_1599[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[15] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_5),
        .Q(trunc_ln_reg_1599[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_19),
        .Q(trunc_ln_reg_1599[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[2] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_18),
        .Q(trunc_ln_reg_1599[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[3] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_17),
        .Q(trunc_ln_reg_1599[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[4] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_16),
        .Q(trunc_ln_reg_1599[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[5] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_15),
        .Q(trunc_ln_reg_1599[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[6] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_14),
        .Q(trunc_ln_reg_1599[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[7] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_13),
        .Q(trunc_ln_reg_1599[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[8] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_12),
        .Q(trunc_ln_reg_1599[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1599_reg[9] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(network_mul_mul_16s_13s_29_1_1_U6_n_11),
        .Q(trunc_ln_reg_1599[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln23_2_reg_1477[0]_i_1 
       (.I0(or_ln26_1_fu_1086_p3),
        .I1(icmp_ln31_reg_1416),
        .O(\xor_ln23_2_reg_1477[0]_i_1_n_5 ));
  FDRE \xor_ln23_2_reg_1477_reg[0] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(\xor_ln23_2_reg_1477[0]_i_1_n_5 ),
        .Q(xor_ln23_2_reg_1477),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \zext_ln37_21_reg_1505[0]_i_1 
       (.I0(out_w_0_reg_311[0]),
        .I1(and_ln23_reg_1449),
        .I2(icmp_ln31_reg_1416),
        .O(out_w_0_mid2_fu_640_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \zext_ln37_21_reg_1505[1]_i_1 
       (.I0(out_w_0_reg_311[1]),
        .I1(and_ln23_reg_1449),
        .I2(icmp_ln31_reg_1416),
        .O(out_w_0_mid2_fu_640_p3[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \zext_ln37_21_reg_1505[2]_i_1 
       (.I0(out_w_0_reg_311[2]),
        .I1(and_ln23_reg_1449),
        .I2(icmp_ln31_reg_1416),
        .O(out_w_0_mid2_fu_640_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \zext_ln37_21_reg_1505[3]_i_1 
       (.I0(out_w_0_reg_311[3]),
        .I1(and_ln23_reg_1449),
        .I2(icmp_ln31_reg_1416),
        .O(out_w_0_mid2_fu_640_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \zext_ln37_21_reg_1505[4]_i_1 
       (.I0(out_w_0_reg_311[4]),
        .I1(and_ln23_reg_1449),
        .I2(icmp_ln31_reg_1416),
        .O(out_w_0_mid2_fu_640_p3[4]));
  FDRE \zext_ln37_21_reg_1505_reg[0] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(out_w_0_mid2_fu_640_p3[0]),
        .Q(zext_ln37_21_reg_1505[0]),
        .R(1'b0));
  FDRE \zext_ln37_21_reg_1505_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(out_w_0_mid2_fu_640_p3[1]),
        .Q(zext_ln37_21_reg_1505[1]),
        .R(1'b0));
  FDRE \zext_ln37_21_reg_1505_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(out_w_0_mid2_fu_640_p3[2]),
        .Q(zext_ln37_21_reg_1505[2]),
        .R(1'b0));
  FDRE \zext_ln37_21_reg_1505_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(out_w_0_mid2_fu_640_p3[3]),
        .Q(zext_ln37_21_reg_1505[3]),
        .R(1'b0));
  FDRE \zext_ln37_21_reg_1505_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(out_w_0_mid2_fu_640_p3[4]),
        .Q(zext_ln37_21_reg_1505[4]),
        .R(1'b0));
  FDRE \zext_ln37_23_reg_1522_reg[0] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(zext_ln37_23_fu_750_p1[0]),
        .Q(zext_ln37_23_reg_1522_reg[0]),
        .R(1'b0));
  FDRE \zext_ln37_23_reg_1522_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(zext_ln37_23_fu_750_p1[1]),
        .Q(zext_ln37_23_reg_1522_reg[1]),
        .R(1'b0));
  FDRE \zext_ln37_23_reg_1522_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(zext_ln37_23_fu_750_p1[2]),
        .Q(zext_ln37_23_reg_1522_reg[2]),
        .R(1'b0));
  FDRE \zext_ln37_23_reg_1522_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(zext_ln37_23_fu_750_p1[3]),
        .Q(zext_ln37_23_reg_1522_reg[3]),
        .R(1'b0));
  FDRE \zext_ln37_23_reg_1522_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_mid2_reg_14870),
        .D(zext_ln37_23_fu_750_p1[4]),
        .Q(zext_ln37_23_reg_1522_reg[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_1
   (P,
    \ap_CS_fsm_reg[5]_0 ,
    \add_ln37_26_reg_1484_reg[9]_0 ,
    reg_3551,
    grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1,
    ADDRBWRADDR,
    ADDRARDADDR,
    \ap_CS_fsm_reg[5]_1 ,
    ap_enable_reg_pp0_iter1_reg_0,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[20] ,
    SeparableConv2D_2_w_s_ce0,
    SeparableConv2D_3_w_s_ce0,
    SeparableConv2D_2_w_s_ce1,
    SeparableConv2D_3_w_s_ce1,
    D,
    \ap_CS_fsm_reg[20]_0 ,
    \ap_CS_fsm_reg[20]_1 ,
    \ap_CS_fsm_reg[20]_2 ,
    \ap_CS_fsm_reg[20]_3 ,
    \ap_CS_fsm_reg[20]_4 ,
    \ap_CS_fsm_reg[20]_5 ,
    \ap_CS_fsm_reg[20]_6 ,
    \ap_CS_fsm_reg[20]_7 ,
    \ap_CS_fsm_reg[20]_8 ,
    \ap_CS_fsm_reg[20]_9 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[6]_0 ,
    \add_ln45_17_reg_1549_reg[15]_0 ,
    ap_clk,
    Q,
    B,
    p,
    p_0,
    A,
    p_1,
    ap_rst_n,
    grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg,
    ram_reg_0_i_82,
    ram_reg_0_i_147,
    ram_reg_0_i_147_0,
    ram_reg_0,
    ram_reg_0_i_79,
    ram_reg_0_i_82_0,
    ram_reg_0_i_82_1,
    ram_reg_0_0,
    grp_depthwise_conv2d_fix_2_fu_425_input_r_address0,
    grp_depthwise_conv2d_fix_fu_473_input_r_address0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    grp_depthwise_conv2d_fix_2_fu_425_input_r_address1,
    ap_rst_n_inv);
  output [10:0]P;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [6:0]\add_ln37_26_reg_1484_reg[9]_0 ;
  output reg_3551;
  output grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1;
  output [6:0]ADDRBWRADDR;
  output [6:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[5]_1 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[20] ;
  output SeparableConv2D_2_w_s_ce0;
  output SeparableConv2D_3_w_s_ce0;
  output SeparableConv2D_2_w_s_ce1;
  output SeparableConv2D_3_w_s_ce1;
  output [3:0]D;
  output \ap_CS_fsm_reg[20]_0 ;
  output \ap_CS_fsm_reg[20]_1 ;
  output \ap_CS_fsm_reg[20]_2 ;
  output \ap_CS_fsm_reg[20]_3 ;
  output \ap_CS_fsm_reg[20]_4 ;
  output \ap_CS_fsm_reg[20]_5 ;
  output \ap_CS_fsm_reg[20]_6 ;
  output \ap_CS_fsm_reg[20]_7 ;
  output \ap_CS_fsm_reg[20]_8 ;
  output \ap_CS_fsm_reg[20]_9 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output [15:0]\add_ln45_17_reg_1549_reg[15]_0 ;
  input ap_clk;
  input [4:0]Q;
  input [14:0]B;
  input [15:0]p;
  input [14:0]p_0;
  input [15:0]A;
  input [14:0]p_1;
  input ap_rst_n;
  input grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg;
  input ram_reg_0_i_82;
  input ram_reg_0_i_147;
  input ram_reg_0_i_147_0;
  input ram_reg_0;
  input ram_reg_0_i_79;
  input ram_reg_0_i_82_0;
  input [0:0]ram_reg_0_i_82_1;
  input ram_reg_0_0;
  input [2:0]grp_depthwise_conv2d_fix_2_fu_425_input_r_address0;
  input [2:0]grp_depthwise_conv2d_fix_fu_473_input_r_address0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input [10:0]grp_depthwise_conv2d_fix_2_fu_425_input_r_address1;
  input ap_rst_n_inv;

  wire [15:0]A;
  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [6:0]A_0;
  wire [14:0]B;
  wire [3:0]B_1;
  wire [3:0]C;
  wire [3:0]D;
  wire [10:0]P;
  wire [4:0]Q;
  wire SeparableConv2D_2_w_s_ce0;
  wire SeparableConv2D_2_w_s_ce1;
  wire SeparableConv2D_3_w_s_ce0;
  wire SeparableConv2D_3_w_s_ce1;
  wire [10:0]add_ln22_fu_702_p2;
  wire [10:0]add_ln22_reg_1370;
  wire add_ln22_reg_13700;
  wire \add_ln22_reg_1370[10]_i_3_n_5 ;
  wire [7:0]add_ln31_2_fu_606_p2;
  wire [7:0]add_ln31_2_reg_1295;
  wire add_ln31_2_reg_12950;
  wire \add_ln31_2_reg_1295[3]_i_2_n_5 ;
  wire \add_ln31_2_reg_1295[4]_i_2_n_5 ;
  wire \add_ln31_2_reg_1295[5]_i_2_n_5 ;
  wire \add_ln31_2_reg_1295[6]_i_2_n_5 ;
  wire \add_ln31_2_reg_1295[7]_i_3_n_5 ;
  wire [10:0]add_ln37_20_fu_751_p2;
  wire [10:0]add_ln37_21_fu_761_p2;
  wire [10:0]add_ln37_22_fu_852_p2;
  wire [10:0]add_ln37_23_fu_861_p2;
  wire [10:0]add_ln37_24_fu_935_p2;
  wire [10:0]add_ln37_25_fu_944_p2;
  wire [10:0]add_ln37_26_fu_953_p2;
  wire [10:0]add_ln37_26_reg_1484;
  wire add_ln37_26_reg_14840;
  wire \add_ln37_26_reg_1484[3]_i_2_n_5 ;
  wire \add_ln37_26_reg_1484[3]_i_3_n_5 ;
  wire \add_ln37_26_reg_1484[3]_i_4_n_5 ;
  wire \add_ln37_26_reg_1484[3]_i_5_n_5 ;
  wire \add_ln37_26_reg_1484_reg[10]_i_2_n_7 ;
  wire \add_ln37_26_reg_1484_reg[10]_i_2_n_8 ;
  wire \add_ln37_26_reg_1484_reg[3]_i_1_n_5 ;
  wire \add_ln37_26_reg_1484_reg[3]_i_1_n_6 ;
  wire \add_ln37_26_reg_1484_reg[3]_i_1_n_7 ;
  wire \add_ln37_26_reg_1484_reg[3]_i_1_n_8 ;
  wire \add_ln37_26_reg_1484_reg[7]_i_1_n_5 ;
  wire \add_ln37_26_reg_1484_reg[7]_i_1_n_6 ;
  wire \add_ln37_26_reg_1484_reg[7]_i_1_n_7 ;
  wire \add_ln37_26_reg_1484_reg[7]_i_1_n_8 ;
  wire [6:0]\add_ln37_26_reg_1484_reg[9]_0 ;
  wire [15:0]add_ln45_10_fu_1005_p2;
  wire [15:0]add_ln45_10_reg_1514;
  wire add_ln45_10_reg_15140;
  wire \add_ln45_10_reg_1514[11]_i_2_n_5 ;
  wire \add_ln45_10_reg_1514[11]_i_3_n_5 ;
  wire \add_ln45_10_reg_1514[11]_i_4_n_5 ;
  wire \add_ln45_10_reg_1514[11]_i_5_n_5 ;
  wire \add_ln45_10_reg_1514[15]_i_2_n_5 ;
  wire \add_ln45_10_reg_1514[15]_i_3_n_5 ;
  wire \add_ln45_10_reg_1514[15]_i_4_n_5 ;
  wire \add_ln45_10_reg_1514[15]_i_5_n_5 ;
  wire \add_ln45_10_reg_1514[3]_i_2_n_5 ;
  wire \add_ln45_10_reg_1514[3]_i_3_n_5 ;
  wire \add_ln45_10_reg_1514[3]_i_4_n_5 ;
  wire \add_ln45_10_reg_1514[3]_i_5_n_5 ;
  wire \add_ln45_10_reg_1514[7]_i_2_n_5 ;
  wire \add_ln45_10_reg_1514[7]_i_3_n_5 ;
  wire \add_ln45_10_reg_1514[7]_i_4_n_5 ;
  wire \add_ln45_10_reg_1514[7]_i_5_n_5 ;
  wire \add_ln45_10_reg_1514_reg[11]_i_1_n_5 ;
  wire \add_ln45_10_reg_1514_reg[11]_i_1_n_6 ;
  wire \add_ln45_10_reg_1514_reg[11]_i_1_n_7 ;
  wire \add_ln45_10_reg_1514_reg[11]_i_1_n_8 ;
  wire \add_ln45_10_reg_1514_reg[15]_i_1_n_6 ;
  wire \add_ln45_10_reg_1514_reg[15]_i_1_n_7 ;
  wire \add_ln45_10_reg_1514_reg[15]_i_1_n_8 ;
  wire \add_ln45_10_reg_1514_reg[3]_i_1_n_5 ;
  wire \add_ln45_10_reg_1514_reg[3]_i_1_n_6 ;
  wire \add_ln45_10_reg_1514_reg[3]_i_1_n_7 ;
  wire \add_ln45_10_reg_1514_reg[3]_i_1_n_8 ;
  wire \add_ln45_10_reg_1514_reg[7]_i_1_n_5 ;
  wire \add_ln45_10_reg_1514_reg[7]_i_1_n_6 ;
  wire \add_ln45_10_reg_1514_reg[7]_i_1_n_7 ;
  wire \add_ln45_10_reg_1514_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln45_12_fu_1052_p2;
  wire [15:0]add_ln45_12_reg_1529;
  wire \add_ln45_12_reg_1529[11]_i_6_n_5 ;
  wire \add_ln45_12_reg_1529[11]_i_7_n_5 ;
  wire \add_ln45_12_reg_1529[11]_i_8_n_5 ;
  wire \add_ln45_12_reg_1529[11]_i_9_n_5 ;
  wire \add_ln45_12_reg_1529[15]_i_6_n_5 ;
  wire \add_ln45_12_reg_1529[15]_i_7_n_5 ;
  wire \add_ln45_12_reg_1529[15]_i_8_n_5 ;
  wire \add_ln45_12_reg_1529[3]_i_4_n_5 ;
  wire \add_ln45_12_reg_1529[3]_i_5_n_5 ;
  wire \add_ln45_12_reg_1529[3]_i_6_n_5 ;
  wire \add_ln45_12_reg_1529[3]_i_8_n_5 ;
  wire \add_ln45_12_reg_1529[7]_i_6_n_5 ;
  wire \add_ln45_12_reg_1529[7]_i_7_n_5 ;
  wire \add_ln45_12_reg_1529[7]_i_8_n_5 ;
  wire \add_ln45_12_reg_1529[7]_i_9_n_5 ;
  wire \add_ln45_12_reg_1529_reg[11]_i_1_n_5 ;
  wire \add_ln45_12_reg_1529_reg[11]_i_1_n_6 ;
  wire \add_ln45_12_reg_1529_reg[11]_i_1_n_7 ;
  wire \add_ln45_12_reg_1529_reg[11]_i_1_n_8 ;
  wire \add_ln45_12_reg_1529_reg[15]_i_1_n_6 ;
  wire \add_ln45_12_reg_1529_reg[15]_i_1_n_7 ;
  wire \add_ln45_12_reg_1529_reg[15]_i_1_n_8 ;
  wire \add_ln45_12_reg_1529_reg[3]_i_1_n_5 ;
  wire \add_ln45_12_reg_1529_reg[3]_i_1_n_6 ;
  wire \add_ln45_12_reg_1529_reg[3]_i_1_n_7 ;
  wire \add_ln45_12_reg_1529_reg[3]_i_1_n_8 ;
  wire \add_ln45_12_reg_1529_reg[7]_i_1_n_5 ;
  wire \add_ln45_12_reg_1529_reg[7]_i_1_n_6 ;
  wire \add_ln45_12_reg_1529_reg[7]_i_1_n_7 ;
  wire \add_ln45_12_reg_1529_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln45_13_fu_1058_p2;
  wire [15:0]add_ln45_13_reg_1534;
  wire \add_ln45_13_reg_1534[11]_i_2_n_5 ;
  wire \add_ln45_13_reg_1534[11]_i_3_n_5 ;
  wire \add_ln45_13_reg_1534[11]_i_4_n_5 ;
  wire \add_ln45_13_reg_1534[11]_i_5_n_5 ;
  wire \add_ln45_13_reg_1534[15]_i_2_n_5 ;
  wire \add_ln45_13_reg_1534[15]_i_3_n_5 ;
  wire \add_ln45_13_reg_1534[15]_i_4_n_5 ;
  wire \add_ln45_13_reg_1534[15]_i_5_n_5 ;
  wire \add_ln45_13_reg_1534[3]_i_2_n_5 ;
  wire \add_ln45_13_reg_1534[3]_i_3_n_5 ;
  wire \add_ln45_13_reg_1534[3]_i_4_n_5 ;
  wire \add_ln45_13_reg_1534[3]_i_5_n_5 ;
  wire \add_ln45_13_reg_1534[7]_i_2_n_5 ;
  wire \add_ln45_13_reg_1534[7]_i_3_n_5 ;
  wire \add_ln45_13_reg_1534[7]_i_4_n_5 ;
  wire \add_ln45_13_reg_1534[7]_i_5_n_5 ;
  wire \add_ln45_13_reg_1534_reg[11]_i_1_n_5 ;
  wire \add_ln45_13_reg_1534_reg[11]_i_1_n_6 ;
  wire \add_ln45_13_reg_1534_reg[11]_i_1_n_7 ;
  wire \add_ln45_13_reg_1534_reg[11]_i_1_n_8 ;
  wire \add_ln45_13_reg_1534_reg[15]_i_1_n_6 ;
  wire \add_ln45_13_reg_1534_reg[15]_i_1_n_7 ;
  wire \add_ln45_13_reg_1534_reg[15]_i_1_n_8 ;
  wire \add_ln45_13_reg_1534_reg[3]_i_1_n_5 ;
  wire \add_ln45_13_reg_1534_reg[3]_i_1_n_6 ;
  wire \add_ln45_13_reg_1534_reg[3]_i_1_n_7 ;
  wire \add_ln45_13_reg_1534_reg[3]_i_1_n_8 ;
  wire \add_ln45_13_reg_1534_reg[7]_i_1_n_5 ;
  wire \add_ln45_13_reg_1534_reg[7]_i_1_n_6 ;
  wire \add_ln45_13_reg_1534_reg[7]_i_1_n_7 ;
  wire \add_ln45_13_reg_1534_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln45_17_fu_1096_p2;
  wire add_ln45_17_reg_15490;
  wire \add_ln45_17_reg_1549[11]_i_11_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_12_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_13_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_14_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_15_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_16_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_17_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_18_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_2_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_3_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_4_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_5_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_6_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_7_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_8_n_5 ;
  wire \add_ln45_17_reg_1549[11]_i_9_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_12_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_13_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_14_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_15_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_16_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_17_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_18_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_19_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_20_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_21_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_22_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_23_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_24_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_25_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_26_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_3_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_4_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_5_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_6_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_7_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_8_n_5 ;
  wire \add_ln45_17_reg_1549[15]_i_9_n_5 ;
  wire \add_ln45_17_reg_1549[3]_i_2_n_5 ;
  wire \add_ln45_17_reg_1549[3]_i_3_n_5 ;
  wire \add_ln45_17_reg_1549[3]_i_4_n_5 ;
  wire \add_ln45_17_reg_1549[3]_i_5_n_5 ;
  wire \add_ln45_17_reg_1549[3]_i_6_n_5 ;
  wire \add_ln45_17_reg_1549[3]_i_7_n_5 ;
  wire \add_ln45_17_reg_1549[3]_i_8_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_11_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_12_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_13_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_14_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_15_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_16_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_17_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_2_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_3_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_4_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_5_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_6_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_7_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_8_n_5 ;
  wire \add_ln45_17_reg_1549[7]_i_9_n_5 ;
  wire \add_ln45_17_reg_1549_reg[11]_i_10_n_10 ;
  wire \add_ln45_17_reg_1549_reg[11]_i_10_n_11 ;
  wire \add_ln45_17_reg_1549_reg[11]_i_10_n_12 ;
  wire \add_ln45_17_reg_1549_reg[11]_i_10_n_5 ;
  wire \add_ln45_17_reg_1549_reg[11]_i_10_n_6 ;
  wire \add_ln45_17_reg_1549_reg[11]_i_10_n_7 ;
  wire \add_ln45_17_reg_1549_reg[11]_i_10_n_8 ;
  wire \add_ln45_17_reg_1549_reg[11]_i_10_n_9 ;
  wire \add_ln45_17_reg_1549_reg[11]_i_1_n_5 ;
  wire \add_ln45_17_reg_1549_reg[11]_i_1_n_6 ;
  wire \add_ln45_17_reg_1549_reg[11]_i_1_n_7 ;
  wire \add_ln45_17_reg_1549_reg[11]_i_1_n_8 ;
  wire [15:0]\add_ln45_17_reg_1549_reg[15]_0 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_10_n_10 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_10_n_11 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_10_n_12 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_10_n_6 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_10_n_7 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_10_n_8 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_10_n_9 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_11_n_10 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_11_n_11 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_11_n_12 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_11_n_5 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_11_n_6 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_11_n_7 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_11_n_8 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_11_n_9 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_2_n_6 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_2_n_7 ;
  wire \add_ln45_17_reg_1549_reg[15]_i_2_n_8 ;
  wire \add_ln45_17_reg_1549_reg[3]_i_1_n_5 ;
  wire \add_ln45_17_reg_1549_reg[3]_i_1_n_6 ;
  wire \add_ln45_17_reg_1549_reg[3]_i_1_n_7 ;
  wire \add_ln45_17_reg_1549_reg[3]_i_1_n_8 ;
  wire \add_ln45_17_reg_1549_reg[7]_i_10_n_10 ;
  wire \add_ln45_17_reg_1549_reg[7]_i_10_n_11 ;
  wire \add_ln45_17_reg_1549_reg[7]_i_10_n_12 ;
  wire \add_ln45_17_reg_1549_reg[7]_i_10_n_5 ;
  wire \add_ln45_17_reg_1549_reg[7]_i_10_n_6 ;
  wire \add_ln45_17_reg_1549_reg[7]_i_10_n_7 ;
  wire \add_ln45_17_reg_1549_reg[7]_i_10_n_8 ;
  wire \add_ln45_17_reg_1549_reg[7]_i_10_n_9 ;
  wire \add_ln45_17_reg_1549_reg[7]_i_1_n_5 ;
  wire \add_ln45_17_reg_1549_reg[7]_i_1_n_6 ;
  wire \add_ln45_17_reg_1549_reg[7]_i_1_n_7 ;
  wire \add_ln45_17_reg_1549_reg[7]_i_1_n_8 ;
  wire add_ln45_reg_15440;
  wire add_ln45_reg_1544_reg_i_12_n_10;
  wire add_ln45_reg_1544_reg_i_12_n_11;
  wire add_ln45_reg_1544_reg_i_12_n_12;
  wire add_ln45_reg_1544_reg_i_12_n_7;
  wire add_ln45_reg_1544_reg_i_12_n_8;
  wire add_ln45_reg_1544_reg_i_13_n_7;
  wire add_ln45_reg_1544_reg_i_13_n_8;
  wire add_ln45_reg_1544_reg_i_14_n_10;
  wire add_ln45_reg_1544_reg_i_14_n_11;
  wire add_ln45_reg_1544_reg_i_14_n_12;
  wire add_ln45_reg_1544_reg_i_14_n_5;
  wire add_ln45_reg_1544_reg_i_14_n_6;
  wire add_ln45_reg_1544_reg_i_14_n_7;
  wire add_ln45_reg_1544_reg_i_14_n_8;
  wire add_ln45_reg_1544_reg_i_14_n_9;
  wire add_ln45_reg_1544_reg_i_15_n_5;
  wire add_ln45_reg_1544_reg_i_15_n_6;
  wire add_ln45_reg_1544_reg_i_15_n_7;
  wire add_ln45_reg_1544_reg_i_15_n_8;
  wire add_ln45_reg_1544_reg_i_16_n_5;
  wire add_ln45_reg_1544_reg_i_17_n_5;
  wire add_ln45_reg_1544_reg_i_18_n_5;
  wire add_ln45_reg_1544_reg_i_19_n_5;
  wire add_ln45_reg_1544_reg_i_20_n_5;
  wire add_ln45_reg_1544_reg_i_21_n_5;
  wire add_ln45_reg_1544_reg_i_22_n_5;
  wire add_ln45_reg_1544_reg_i_23_n_5;
  wire add_ln45_reg_1544_reg_i_24_n_5;
  wire add_ln45_reg_1544_reg_i_25_n_5;
  wire add_ln45_reg_1544_reg_i_26_n_5;
  wire add_ln45_reg_1544_reg_i_27_n_5;
  wire add_ln45_reg_1544_reg_i_28_n_5;
  wire add_ln45_reg_1544_reg_i_29_n_5;
  wire add_ln45_reg_1544_reg_i_30_n_5;
  wire add_ln45_reg_1544_reg_i_31_n_5;
  wire add_ln45_reg_1544_reg_i_32_n_5;
  wire add_ln45_reg_1544_reg_i_4_n_5;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[20]_0 ;
  wire \ap_CS_fsm_reg[20]_1 ;
  wire \ap_CS_fsm_reg[20]_2 ;
  wire \ap_CS_fsm_reg[20]_3 ;
  wire \ap_CS_fsm_reg[20]_4 ;
  wire \ap_CS_fsm_reg[20]_5 ;
  wire \ap_CS_fsm_reg[20]_6 ;
  wire \ap_CS_fsm_reg[20]_7 ;
  wire \ap_CS_fsm_reg[20]_8 ;
  wire \ap_CS_fsm_reg[20]_9 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm115_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire [7:0]ap_phi_mux_indvar_flatten_phi_fu_326_p4;
  wire [3:0]ap_phi_mux_out_h_0_phi_fu_337_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]data4;
  wire grp_depthwise_conv2d_fix_1_fu_449_ap_ready;
  wire grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg;
  wire [10:1]grp_depthwise_conv2d_fix_1_fu_449_input_r_address0;
  wire grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1;
  wire [2:0]grp_depthwise_conv2d_fix_2_fu_425_input_r_address0;
  wire [10:0]grp_depthwise_conv2d_fix_2_fu_425_input_r_address1;
  wire [2:0]grp_depthwise_conv2d_fix_fu_473_input_r_address0;
  wire icmp_ln22_fu_472_p2;
  wire \icmp_ln22_reg_1228[0]_i_2_n_5 ;
  wire \icmp_ln22_reg_1228[0]_i_3_n_5 ;
  wire \icmp_ln22_reg_1228[0]_i_4_n_5 ;
  wire \icmp_ln22_reg_1228[0]_i_5_n_5 ;
  wire \icmp_ln22_reg_1228[0]_i_6_n_5 ;
  wire \icmp_ln22_reg_1228[0]_i_7_n_5 ;
  wire \icmp_ln22_reg_1228[0]_i_8_n_5 ;
  wire \icmp_ln22_reg_1228_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln22_reg_1228_reg[0]_i_1_n_6 ;
  wire \icmp_ln22_reg_1228_reg[0]_i_1_n_7 ;
  wire \icmp_ln22_reg_1228_reg[0]_i_1_n_8 ;
  wire \icmp_ln22_reg_1228_reg_n_5_[0] ;
  wire icmp_ln31_reg_1237;
  wire \icmp_ln31_reg_1237[0]_i_2_n_5 ;
  wire \icmp_ln31_reg_1237[0]_i_6_n_5 ;
  wire \icmp_ln31_reg_1237[0]_i_7_n_5 ;
  wire \icmp_ln31_reg_1237[0]_i_8_n_5 ;
  wire \icmp_ln31_reg_1237[0]_i_9_n_5 ;
  wire indvar_flatten48_reg_298;
  wire indvar_flatten48_reg_2980;
  wire \indvar_flatten48_reg_298_reg_n_5_[0] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[10] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[1] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[2] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[3] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[4] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[5] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[6] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[7] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[8] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[9] ;
  wire [7:0]indvar_flatten_reg_322;
  wire [6:0]mul_ln37_20_fu_535_p2;
  wire [6:0]mul_ln37_fu_457_p2;
  wire [6:0]mul_ln45_fu_693_p2;
  wire [6:0]mul_ln45_reg_1360;
  wire \mul_ln45_reg_1360[3]_i_2_n_5 ;
  wire \mul_ln45_reg_1360[3]_i_3_n_5 ;
  wire \mul_ln45_reg_1360[3]_i_4_n_5 ;
  wire \mul_ln45_reg_1360[3]_i_5_n_5 ;
  wire \mul_ln45_reg_1360[3]_i_6_n_5 ;
  wire \mul_ln45_reg_1360[6]_i_2_n_5 ;
  wire \mul_ln45_reg_1360[6]_i_3_n_5 ;
  wire \mul_ln45_reg_1360[6]_i_4_n_5 ;
  wire \mul_ln45_reg_1360[6]_i_5_n_5 ;
  wire \mul_ln45_reg_1360[6]_i_6_n_5 ;
  wire \mul_ln45_reg_1360_reg[3]_i_1_n_5 ;
  wire \mul_ln45_reg_1360_reg[3]_i_1_n_6 ;
  wire \mul_ln45_reg_1360_reg[3]_i_1_n_7 ;
  wire \mul_ln45_reg_1360_reg[3]_i_1_n_8 ;
  wire \mul_ln45_reg_1360_reg[6]_i_1_n_7 ;
  wire \mul_ln45_reg_1360_reg[6]_i_1_n_8 ;
  wire network_mul_mul_16s_16s_29_1_1_U64_n_21;
  wire network_mul_mul_16s_16s_29_1_1_U64_n_22;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_20;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_23;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_24;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_25;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_26;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_27;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_28;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_29;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_30;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_31;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_32;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_33;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_34;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_35;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_36;
  wire network_mul_mul_16s_16s_29_1_1_U65_n_37;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_10;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_11;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_12;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_13;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_14;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_15;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_16;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_17;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_18;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_19;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_20;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_5;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_6;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_7;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_8;
  wire network_mul_mul_16s_16s_29_1_1_U66_n_9;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_10;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_11;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_12;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_13;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_14;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_15;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_16;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_17;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_18;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_19;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_20;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_5;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_6;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_7;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_8;
  wire network_mul_mul_16s_16s_29_1_1_U68_n_9;
  wire [6:0]out;
  wire [3:0]out_d_0_reg_310;
  wire [3:0]out_d_reg_1232;
  wire [3:0]out_h_0_reg_333;
  wire [3:0]out_h_reg_1271;
  wire \out_h_reg_1271[2]_i_2_n_5 ;
  wire \out_h_reg_1271[2]_i_3_n_5 ;
  wire out_w_0_mid2_reg_1276;
  wire \out_w_0_mid2_reg_1276[0]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1276[1]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1276[2]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1276[3]_i_2_n_5 ;
  wire \out_w_0_mid2_reg_1276_reg_n_5_[0] ;
  wire \out_w_0_mid2_reg_1276_reg_n_5_[1] ;
  wire \out_w_0_mid2_reg_1276_reg_n_5_[2] ;
  wire \out_w_0_mid2_reg_1276_reg_n_5_[3] ;
  wire [3:0]out_w_0_reg_344;
  wire [3:0]out_w_reg_1344;
  wire \out_w_reg_1344[0]_i_1_n_5 ;
  wire \out_w_reg_1344[1]_i_1_n_5 ;
  wire \out_w_reg_1344[2]_i_1_n_5 ;
  wire \out_w_reg_1344[3]_i_2_n_5 ;
  wire [15:0]p;
  wire [14:0]p_0;
  wire [15:0]p_0_in;
  wire p_0_in1_in;
  wire [14:0]p_1;
  wire p_11_in;
  wire p_1_in;
  wire p_7_in;
  wire q0_reg_i_17__0_n_5;
  wire q0_reg_i_18_n_5;
  wire q0_reg_i_19__0_n_5;
  wire q0_reg_i_20__0_n_5;
  wire q0_reg_i_21__0_n_5;
  wire q0_reg_i_22__0_n_5;
  wire q0_reg_i_23__0_n_5;
  wire q0_reg_i_24_n_5;
  wire q0_reg_i_25__0_n_5;
  wire q0_reg_i_26__0_n_5;
  wire q0_reg_i_27__0_n_5;
  wire q0_reg_i_28__0_n_5;
  wire q0_reg_i_29__0_n_5;
  wire q0_reg_i_30__0_n_5;
  wire q0_reg_i_31__0_n_5;
  wire q0_reg_i_32__0_n_5;
  wire q0_reg_i_33__0_n_5;
  wire q0_reg_i_34__0_n_5;
  wire q0_reg_i_35__0_n_5;
  wire q0_reg_i_36__0_n_5;
  wire q0_reg_i_37_n_5;
  wire q0_reg_i_38_n_5;
  wire q0_reg_i_39__0_n_5;
  wire q0_reg_i_40__0_n_5;
  wire q0_reg_i_41__0_n_5;
  wire q0_reg_i_42__0_n_5;
  wire q0_reg_i_43_n_5;
  wire q0_reg_i_44_n_5;
  wire q0_reg_i_45_n_5;
  wire q0_reg_i_46_n_5;
  wire q0_reg_i_47_n_5;
  wire q0_reg_i_48_n_5;
  wire q0_reg_i_49_n_5;
  wire q0_reg_i_50_n_5;
  wire q0_reg_i_51_n_5;
  wire q0_reg_i_52_n_5;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_i_147;
  wire ram_reg_0_i_147_0;
  wire ram_reg_0_i_255_n_7;
  wire ram_reg_0_i_255_n_8;
  wire ram_reg_0_i_256_n_5;
  wire ram_reg_0_i_282_n_5;
  wire ram_reg_0_i_282_n_6;
  wire ram_reg_0_i_282_n_7;
  wire ram_reg_0_i_282_n_8;
  wire ram_reg_0_i_283_n_5;
  wire ram_reg_0_i_336_n_5;
  wire ram_reg_0_i_337_n_7;
  wire ram_reg_0_i_337_n_8;
  wire ram_reg_0_i_338_n_5;
  wire ram_reg_0_i_340_n_5;
  wire ram_reg_0_i_345_n_5;
  wire ram_reg_0_i_354_n_5;
  wire ram_reg_0_i_355_n_5;
  wire ram_reg_0_i_355_n_6;
  wire ram_reg_0_i_355_n_7;
  wire ram_reg_0_i_355_n_8;
  wire ram_reg_0_i_371_n_5;
  wire ram_reg_0_i_373_n_5;
  wire ram_reg_0_i_376_n_5;
  wire ram_reg_0_i_391_n_5;
  wire ram_reg_0_i_392_n_5;
  wire ram_reg_0_i_392_n_6;
  wire ram_reg_0_i_392_n_7;
  wire ram_reg_0_i_392_n_8;
  wire ram_reg_0_i_410_n_5;
  wire ram_reg_0_i_412_n_5;
  wire ram_reg_0_i_415_n_5;
  wire ram_reg_0_i_435_n_5;
  wire ram_reg_0_i_435_n_6;
  wire ram_reg_0_i_435_n_7;
  wire ram_reg_0_i_435_n_8;
  wire ram_reg_0_i_436_n_10;
  wire ram_reg_0_i_436_n_11;
  wire ram_reg_0_i_436_n_12;
  wire ram_reg_0_i_436_n_7;
  wire ram_reg_0_i_436_n_8;
  wire ram_reg_0_i_437_n_7;
  wire ram_reg_0_i_437_n_8;
  wire ram_reg_0_i_438_n_7;
  wire ram_reg_0_i_438_n_8;
  wire ram_reg_0_i_439_n_5;
  wire ram_reg_0_i_440_n_5;
  wire ram_reg_0_i_443_n_5;
  wire ram_reg_0_i_444_n_5;
  wire ram_reg_0_i_445_n_5;
  wire ram_reg_0_i_446_n_5;
  wire ram_reg_0_i_453_n_5;
  wire ram_reg_0_i_454_n_5;
  wire ram_reg_0_i_455_n_5;
  wire ram_reg_0_i_465_n_5;
  wire ram_reg_0_i_466_n_5;
  wire ram_reg_0_i_467_n_5;
  wire ram_reg_0_i_468_n_5;
  wire ram_reg_0_i_469_n_10;
  wire ram_reg_0_i_469_n_11;
  wire ram_reg_0_i_469_n_12;
  wire ram_reg_0_i_469_n_5;
  wire ram_reg_0_i_469_n_6;
  wire ram_reg_0_i_469_n_7;
  wire ram_reg_0_i_469_n_8;
  wire ram_reg_0_i_469_n_9;
  wire ram_reg_0_i_470_n_5;
  wire ram_reg_0_i_470_n_6;
  wire ram_reg_0_i_470_n_7;
  wire ram_reg_0_i_470_n_8;
  wire ram_reg_0_i_471_n_5;
  wire ram_reg_0_i_471_n_6;
  wire ram_reg_0_i_471_n_7;
  wire ram_reg_0_i_471_n_8;
  wire ram_reg_0_i_506_n_10;
  wire ram_reg_0_i_506_n_11;
  wire ram_reg_0_i_506_n_12;
  wire ram_reg_0_i_506_n_7;
  wire ram_reg_0_i_506_n_8;
  wire ram_reg_0_i_507_n_7;
  wire ram_reg_0_i_507_n_8;
  wire ram_reg_0_i_508_n_7;
  wire ram_reg_0_i_508_n_8;
  wire ram_reg_0_i_511_n_10;
  wire ram_reg_0_i_511_n_11;
  wire ram_reg_0_i_511_n_12;
  wire ram_reg_0_i_511_n_5;
  wire ram_reg_0_i_511_n_6;
  wire ram_reg_0_i_511_n_7;
  wire ram_reg_0_i_511_n_8;
  wire ram_reg_0_i_511_n_9;
  wire ram_reg_0_i_512_n_5;
  wire ram_reg_0_i_512_n_6;
  wire ram_reg_0_i_512_n_7;
  wire ram_reg_0_i_512_n_8;
  wire ram_reg_0_i_513_n_5;
  wire ram_reg_0_i_513_n_6;
  wire ram_reg_0_i_513_n_7;
  wire ram_reg_0_i_513_n_8;
  wire ram_reg_0_i_521_n_10;
  wire ram_reg_0_i_521_n_11;
  wire ram_reg_0_i_521_n_12;
  wire ram_reg_0_i_521_n_5;
  wire ram_reg_0_i_521_n_6;
  wire ram_reg_0_i_521_n_7;
  wire ram_reg_0_i_521_n_8;
  wire ram_reg_0_i_521_n_9;
  wire ram_reg_0_i_522_n_5;
  wire ram_reg_0_i_522_n_6;
  wire ram_reg_0_i_522_n_7;
  wire ram_reg_0_i_522_n_8;
  wire ram_reg_0_i_523_n_5;
  wire ram_reg_0_i_523_n_6;
  wire ram_reg_0_i_523_n_7;
  wire ram_reg_0_i_523_n_8;
  wire ram_reg_0_i_524_n_5;
  wire ram_reg_0_i_525_n_5;
  wire ram_reg_0_i_526_n_5;
  wire ram_reg_0_i_527_n_5;
  wire ram_reg_0_i_535_n_10;
  wire ram_reg_0_i_535_n_11;
  wire ram_reg_0_i_535_n_12;
  wire ram_reg_0_i_535_n_5;
  wire ram_reg_0_i_535_n_6;
  wire ram_reg_0_i_535_n_7;
  wire ram_reg_0_i_535_n_8;
  wire ram_reg_0_i_535_n_9;
  wire ram_reg_0_i_536_n_5;
  wire ram_reg_0_i_536_n_6;
  wire ram_reg_0_i_536_n_7;
  wire ram_reg_0_i_536_n_8;
  wire ram_reg_0_i_537_n_5;
  wire ram_reg_0_i_537_n_6;
  wire ram_reg_0_i_537_n_7;
  wire ram_reg_0_i_537_n_8;
  wire ram_reg_0_i_553_n_5;
  wire ram_reg_0_i_554_n_5;
  wire ram_reg_0_i_555_n_5;
  wire ram_reg_0_i_556_n_5;
  wire ram_reg_0_i_557_n_5;
  wire ram_reg_0_i_558_n_5;
  wire ram_reg_0_i_559_n_5;
  wire ram_reg_0_i_560_n_5;
  wire ram_reg_0_i_561_n_5;
  wire ram_reg_0_i_562_n_5;
  wire ram_reg_0_i_563_n_5;
  wire ram_reg_0_i_564_n_5;
  wire ram_reg_0_i_565_n_5;
  wire ram_reg_0_i_604_n_5;
  wire ram_reg_0_i_605_n_5;
  wire ram_reg_0_i_606_n_5;
  wire ram_reg_0_i_607_n_5;
  wire ram_reg_0_i_608_n_5;
  wire ram_reg_0_i_609_n_5;
  wire ram_reg_0_i_610_n_5;
  wire ram_reg_0_i_611_n_5;
  wire ram_reg_0_i_612_n_5;
  wire ram_reg_0_i_613_n_5;
  wire ram_reg_0_i_614_n_5;
  wire ram_reg_0_i_615_n_5;
  wire ram_reg_0_i_79;
  wire ram_reg_0_i_82;
  wire ram_reg_0_i_82_0;
  wire [0:0]ram_reg_0_i_82_1;
  wire reg_3550;
  wire reg_3551;
  wire reg_3552;
  wire reg_3600;
  wire [5:0]select_ln23_10_fu_540_p3;
  wire select_ln23_14_reg_1265;
  wire \select_ln23_14_reg_1265[0]_i_2_n_5 ;
  wire [5:0]select_ln23_8_reg_1255;
  wire \select_ln23_8_reg_1255[3]_i_2_n_5 ;
  wire \select_ln23_8_reg_1255[3]_i_3_n_5 ;
  wire \select_ln23_8_reg_1255[3]_i_4_n_5 ;
  wire \select_ln23_8_reg_1255[3]_i_5_n_5 ;
  wire \select_ln23_8_reg_1255[3]_i_6_n_5 ;
  wire \select_ln23_8_reg_1255[3]_i_7_n_5 ;
  wire \select_ln23_8_reg_1255[3]_i_8_n_5 ;
  wire \select_ln23_8_reg_1255[3]_i_9_n_5 ;
  wire \select_ln23_8_reg_1255[5]_i_2_n_5 ;
  wire \select_ln23_8_reg_1255[5]_i_3_n_5 ;
  wire \select_ln23_8_reg_1255[5]_i_4_n_5 ;
  wire \select_ln23_8_reg_1255_reg[3]_i_1_n_5 ;
  wire \select_ln23_8_reg_1255_reg[3]_i_1_n_6 ;
  wire \select_ln23_8_reg_1255_reg[3]_i_1_n_7 ;
  wire \select_ln23_8_reg_1255_reg[3]_i_1_n_8 ;
  wire \select_ln23_8_reg_1255_reg[5]_i_1_n_8 ;
  wire [3:0]select_ln23_9_fu_898_p3;
  wire [3:3]select_ln23_9_reg_1453;
  wire \select_ln23_9_reg_1453_reg_n_5_[0] ;
  wire \select_ln23_9_reg_1453_reg_n_5_[1] ;
  wire \select_ln23_9_reg_1453_reg_n_5_[2] ;
  wire [3:0]select_ln23_fu_488_p3;
  wire [3:0]select_ln23_reg_1245;
  wire select_ln31_7_reg_1489;
  wire \select_ln31_7_reg_1489_reg_n_5_[0] ;
  wire \select_ln31_7_reg_1489_reg_n_5_[1] ;
  wire \select_ln31_7_reg_1489_reg_n_5_[2] ;
  wire \select_ln31_7_reg_1489_reg_n_5_[3] ;
  wire \select_ln31_7_reg_1489_reg_n_5_[4] ;
  wire \select_ln31_7_reg_1489_reg_n_5_[5] ;
  wire \select_ln31_7_reg_1489_reg_n_5_[6] ;
  wire \select_ln31_7_reg_1489_reg_n_5_[7] ;
  wire [3:0]select_ln31_fu_904_p3;
  wire [3:0]select_ln31_reg_1459;
  wire [10:0]tmp10_0_0_mid2_fu_640_p2;
  wire [10:0]tmp10_0_0_mid2_reg_1320;
  wire tmp10_0_0_mid2_reg_13200;
  wire \tmp10_0_0_mid2_reg_1320[10]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[1]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[1]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[1]_i_4_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[1]_i_5_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[1]_i_6_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[1]_i_7_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[5]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[5]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[5]_i_4_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[5]_i_5_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[5]_i_6_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[5]_i_7_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_11_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_12_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_13_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_14_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_15_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_16_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_17_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_4_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_5_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_6_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_7_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_8_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320[9]_i_9_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_10 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_6 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_7 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_8 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_9 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_6 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_7 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_8 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_7 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_8 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_6 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_7 ;
  wire \tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_8 ;
  wire [6:0]tmp10_0_0_mid2_v_v_reg_1288;
  wire \tmp10_0_0_mid2_v_v_reg_1288[1]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[1]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[1]_i_4_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[1]_i_5_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[2]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[2]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[2]_i_4_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[2]_i_5_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[3]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[3]_i_4_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_10_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_11_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_12_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_13_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_15_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_16_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_17_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_18_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_19_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_6_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_8_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[4]_i_9_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[5]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[5]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[6]_i_10_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[6]_i_11_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[6]_i_12_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[6]_i_13_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[6]_i_14_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[6]_i_15_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[6]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[6]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_6 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_7 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_8 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_6 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_7 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_8 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_n_8 ;
  wire \tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_n_8 ;
  wire [10:0]tmp10_1_0_mid2_fu_654_p2;
  wire [10:0]tmp10_1_0_mid2_reg_1325;
  wire \tmp10_1_0_mid2_reg_1325[10]_i_2_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[10]_i_3_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[1]_i_2_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[1]_i_3_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[1]_i_4_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[1]_i_5_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[1]_i_6_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[1]_i_7_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[5]_i_2_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[5]_i_3_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[5]_i_4_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[5]_i_5_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[5]_i_6_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_11_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_12_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_13_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_14_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_15_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_16_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_17_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_18_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_19_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_20_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_21_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_22_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_23_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_24_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_25_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_26_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_2_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_3_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_4_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_5_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_6_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_7_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_8_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325[9]_i_9_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_10 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_6 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_7 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_8 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_9 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_6 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_7 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_8 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_7 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_8 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_6 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_7 ;
  wire \tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_8 ;
  wire [10:0]tmp10_2_0_mid2_fu_737_p2;
  wire [10:0]tmp10_2_0_mid2_reg_1385;
  wire tmp10_2_0_mid2_reg_13850;
  wire \tmp10_2_0_mid2_reg_1385[10]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[10]_i_3_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[1]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[1]_i_3_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[1]_i_4_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[1]_i_5_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[1]_i_6_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[1]_i_7_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[5]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[5]_i_3_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[5]_i_4_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[5]_i_5_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[5]_i_6_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[5]_i_7_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_11_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_12_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_13_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_14_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_15_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_16_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_17_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_18_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_19_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_20_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_21_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_22_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_23_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_24_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_3_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_4_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_5_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_6_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_7_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_8_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385[9]_i_9_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_10 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_6 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_7 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_8 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_9 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_6 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_7 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_8 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_7 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_8 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_6 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_7 ;
  wire \tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_8 ;
  wire [6:0]tmp11_fu_697_p2;
  wire [6:0]tmp11_mid1_fu_814_p2;
  wire tmp11_reg_13650;
  wire \tmp11_reg_1365[3]_i_2_n_5 ;
  wire \tmp11_reg_1365[3]_i_3_n_5 ;
  wire \tmp11_reg_1365[3]_i_4_n_5 ;
  wire \tmp11_reg_1365[3]_i_5_n_5 ;
  wire \tmp11_reg_1365_reg[3]_i_1_n_5 ;
  wire \tmp11_reg_1365_reg[3]_i_1_n_6 ;
  wire \tmp11_reg_1365_reg[3]_i_1_n_7 ;
  wire \tmp11_reg_1365_reg[3]_i_1_n_8 ;
  wire \tmp11_reg_1365_reg[6]_i_2_n_7 ;
  wire \tmp11_reg_1365_reg[6]_i_2_n_8 ;
  wire \tmp11_reg_1365_reg_n_5_[0] ;
  wire \tmp11_reg_1365_reg_n_5_[1] ;
  wire \tmp11_reg_1365_reg_n_5_[2] ;
  wire \tmp11_reg_1365_reg_n_5_[3] ;
  wire \tmp11_reg_1365_reg_n_5_[4] ;
  wire \tmp11_reg_1365_reg_n_5_[5] ;
  wire \tmp11_reg_1365_reg_n_5_[6] ;
  wire [15:0]trunc_ln45_1_reg_1499;
  wire [15:0]trunc_ln45_2_reg_1504;
  wire [15:0]trunc_ln45_3_reg_1519;
  wire [15:0]trunc_ln45_4_reg_1524;
  wire [15:0]trunc_ln45_5_reg_1539;
  wire \trunc_ln45_5_reg_1539[15]_i_1_n_5 ;
  wire [15:0]trunc_ln45_8_reg_1469;
  wire [14:0]trunc_ln45_9_reg_1428;
  wire [15:0]trunc_ln45_s_reg_1464;
  wire [15:0]trunc_ln_reg_1423;
  wire [5:0]zext_ln23_32_reg_1300;
  wire [3:0]zext_ln37_27_reg_1332;
  wire [3:0]zext_ln37_29_reg_1349_reg;
  wire \zext_ln37_31_reg_1392[1]_i_1_n_5 ;
  wire \zext_ln37_31_reg_1392[2]_i_1_n_5 ;
  wire \zext_ln37_31_reg_1392[3]_i_2_n_5 ;
  wire \zext_ln37_5_cast14_reg_1180[0]_i_1_n_5 ;
  wire \zext_ln37_5_cast14_reg_1180[4]_i_1_n_5 ;
  wire [4:0]zext_ln37_5_cast14_reg_1180_reg;
  wire [3:0]zext_ln37_6_cast_mid_fu_588_p1;
  wire [3:0]zext_ln37_6_cast_reg_1223_reg;
  wire \zext_ln45_2_reg_1218[0]_i_1_n_5 ;
  wire \zext_ln45_2_reg_1218[1]_i_1_n_5 ;
  wire \zext_ln45_2_reg_1218[2]_i_1_n_5 ;
  wire \zext_ln45_2_reg_1218[3]_i_1_n_5 ;
  wire [3:0]zext_ln45_2_reg_1218_reg;
  wire [3:2]\NLW_add_ln37_26_reg_1484_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln37_26_reg_1484_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_10_reg_1514_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_12_reg_1529_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_13_reg_1534_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_17_reg_1549_reg[15]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_17_reg_1549_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_add_ln45_reg_1544_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln45_reg_1544_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln45_reg_1544_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln45_reg_1544_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln45_reg_1544_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln45_reg_1544_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln45_reg_1544_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln45_reg_1544_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln45_reg_1544_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_add_ln45_reg_1544_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln45_reg_1544_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_add_ln45_reg_1544_reg_i_12_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln45_reg_1544_reg_i_12_O_UNCONNECTED;
  wire [3:2]NLW_add_ln45_reg_1544_reg_i_13_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln45_reg_1544_reg_i_13_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln22_reg_1228_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln45_reg_1360_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln45_reg_1360_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_0_i_255_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_255_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_337_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_337_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_436_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_436_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_437_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_437_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_438_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_438_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_506_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_506_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_507_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_507_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_508_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_508_O_UNCONNECTED;
  wire [3:1]\NLW_select_ln23_8_reg_1255_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_select_ln23_8_reg_1255_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp10_0_0_mid2_reg_1320_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp10_0_0_mid2_reg_1320_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp10_0_0_mid2_reg_1320_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp10_0_0_mid2_reg_1320_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp10_0_0_mid2_reg_1320_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp10_1_0_mid2_reg_1325_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp10_1_0_mid2_reg_1325_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp10_1_0_mid2_reg_1325_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp10_1_0_mid2_reg_1325_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp10_2_0_mid2_reg_1385_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp10_2_0_mid2_reg_1385_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp10_2_0_mid2_reg_1385_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp10_2_0_mid2_reg_1385_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp11_reg_1365_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp11_reg_1365_reg[6]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_reg_1370[0]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .O(add_ln22_fu_702_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_reg_1370[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln22_reg_13700));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln22_reg_1370[10]_i_2 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[8] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .I2(\add_ln22_reg_1370[10]_i_3_n_5 ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[7] ),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[9] ),
        .I5(\indvar_flatten48_reg_298_reg_n_5_[10] ),
        .O(add_ln22_fu_702_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln22_reg_1370[10]_i_3 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[5] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[3] ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .I5(\indvar_flatten48_reg_298_reg_n_5_[4] ),
        .O(\add_ln22_reg_1370[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_reg_1370[1]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .O(add_ln22_fu_702_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln22_reg_1370[2]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .O(add_ln22_fu_702_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln22_reg_1370[3]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[3] ),
        .O(add_ln22_fu_702_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln22_reg_1370[4]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[3] ),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[4] ),
        .O(add_ln22_fu_702_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln22_reg_1370[5]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[3] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[4] ),
        .I5(\indvar_flatten48_reg_298_reg_n_5_[5] ),
        .O(add_ln22_fu_702_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_reg_1370[6]_i_1 
       (.I0(\add_ln22_reg_1370[10]_i_3_n_5 ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .O(add_ln22_fu_702_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln22_reg_1370[7]_i_1 
       (.I0(\add_ln22_reg_1370[10]_i_3_n_5 ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[7] ),
        .O(add_ln22_fu_702_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln22_reg_1370[8]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .I1(\add_ln22_reg_1370[10]_i_3_n_5 ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[7] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[8] ),
        .O(add_ln22_fu_702_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln22_reg_1370[9]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[7] ),
        .I1(\add_ln22_reg_1370[10]_i_3_n_5 ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[8] ),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[9] ),
        .O(add_ln22_fu_702_p2[9]));
  FDRE \add_ln22_reg_1370_reg[0] 
       (.C(ap_clk),
        .CE(add_ln22_reg_13700),
        .D(add_ln22_fu_702_p2[0]),
        .Q(add_ln22_reg_1370[0]),
        .R(1'b0));
  FDRE \add_ln22_reg_1370_reg[10] 
       (.C(ap_clk),
        .CE(add_ln22_reg_13700),
        .D(add_ln22_fu_702_p2[10]),
        .Q(add_ln22_reg_1370[10]),
        .R(1'b0));
  FDRE \add_ln22_reg_1370_reg[1] 
       (.C(ap_clk),
        .CE(add_ln22_reg_13700),
        .D(add_ln22_fu_702_p2[1]),
        .Q(add_ln22_reg_1370[1]),
        .R(1'b0));
  FDRE \add_ln22_reg_1370_reg[2] 
       (.C(ap_clk),
        .CE(add_ln22_reg_13700),
        .D(add_ln22_fu_702_p2[2]),
        .Q(add_ln22_reg_1370[2]),
        .R(1'b0));
  FDRE \add_ln22_reg_1370_reg[3] 
       (.C(ap_clk),
        .CE(add_ln22_reg_13700),
        .D(add_ln22_fu_702_p2[3]),
        .Q(add_ln22_reg_1370[3]),
        .R(1'b0));
  FDRE \add_ln22_reg_1370_reg[4] 
       (.C(ap_clk),
        .CE(add_ln22_reg_13700),
        .D(add_ln22_fu_702_p2[4]),
        .Q(add_ln22_reg_1370[4]),
        .R(1'b0));
  FDRE \add_ln22_reg_1370_reg[5] 
       (.C(ap_clk),
        .CE(add_ln22_reg_13700),
        .D(add_ln22_fu_702_p2[5]),
        .Q(add_ln22_reg_1370[5]),
        .R(1'b0));
  FDRE \add_ln22_reg_1370_reg[6] 
       (.C(ap_clk),
        .CE(add_ln22_reg_13700),
        .D(add_ln22_fu_702_p2[6]),
        .Q(add_ln22_reg_1370[6]),
        .R(1'b0));
  FDRE \add_ln22_reg_1370_reg[7] 
       (.C(ap_clk),
        .CE(add_ln22_reg_13700),
        .D(add_ln22_fu_702_p2[7]),
        .Q(add_ln22_reg_1370[7]),
        .R(1'b0));
  FDRE \add_ln22_reg_1370_reg[8] 
       (.C(ap_clk),
        .CE(add_ln22_reg_13700),
        .D(add_ln22_fu_702_p2[8]),
        .Q(add_ln22_reg_1370[8]),
        .R(1'b0));
  FDRE \add_ln22_reg_1370_reg[9] 
       (.C(ap_clk),
        .CE(add_ln22_reg_13700),
        .D(add_ln22_fu_702_p2[9]),
        .Q(add_ln22_reg_1370[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln31_2_reg_1295[0]_i_1 
       (.I0(indvar_flatten_reg_322[0]),
        .I1(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\select_ln31_7_reg_1489_reg_n_5_[0] ),
        .O(add_ln31_2_fu_606_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln31_2_reg_1295[1]_i_1 
       (.I0(indvar_flatten_reg_322[0]),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[0] ),
        .I2(indvar_flatten_reg_322[1]),
        .I3(indvar_flatten48_reg_2980),
        .I4(\select_ln31_7_reg_1489_reg_n_5_[1] ),
        .O(add_ln31_2_fu_606_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln31_2_reg_1295[2]_i_1 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_326_p4[0]),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_322[1]),
        .I3(indvar_flatten_reg_322[2]),
        .I4(indvar_flatten48_reg_2980),
        .I5(\select_ln31_7_reg_1489_reg_n_5_[2] ),
        .O(add_ln31_2_fu_606_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln31_2_reg_1295[2]_i_2 
       (.I0(\select_ln31_7_reg_1489_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_322[0]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_326_p4[0]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln31_2_reg_1295[3]_i_1 
       (.I0(\add_ln31_2_reg_1295[3]_i_2_n_5 ),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[2] ),
        .I2(indvar_flatten_reg_322[2]),
        .I3(indvar_flatten_reg_322[3]),
        .I4(indvar_flatten48_reg_2980),
        .I5(\select_ln31_7_reg_1489_reg_n_5_[3] ),
        .O(add_ln31_2_fu_606_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln31_2_reg_1295[3]_i_2 
       (.I0(indvar_flatten_reg_322[1]),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[1] ),
        .I2(indvar_flatten_reg_322[0]),
        .I3(indvar_flatten48_reg_2980),
        .I4(\select_ln31_7_reg_1489_reg_n_5_[0] ),
        .O(\add_ln31_2_reg_1295[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln31_2_reg_1295[4]_i_1 
       (.I0(\add_ln31_2_reg_1295[4]_i_2_n_5 ),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[3] ),
        .I2(indvar_flatten_reg_322[3]),
        .I3(indvar_flatten_reg_322[4]),
        .I4(indvar_flatten48_reg_2980),
        .I5(\select_ln31_7_reg_1489_reg_n_5_[4] ),
        .O(add_ln31_2_fu_606_p2[4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln31_2_reg_1295[4]_i_2 
       (.I0(indvar_flatten_reg_322[2]),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[2] ),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_326_p4[0]),
        .I3(\select_ln31_7_reg_1489_reg_n_5_[1] ),
        .I4(indvar_flatten48_reg_2980),
        .I5(indvar_flatten_reg_322[1]),
        .O(\add_ln31_2_reg_1295[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln31_2_reg_1295[5]_i_1 
       (.I0(\add_ln31_2_reg_1295[5]_i_2_n_5 ),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[4] ),
        .I2(indvar_flatten_reg_322[4]),
        .I3(indvar_flatten_reg_322[5]),
        .I4(indvar_flatten48_reg_2980),
        .I5(\select_ln31_7_reg_1489_reg_n_5_[5] ),
        .O(add_ln31_2_fu_606_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln31_2_reg_1295[5]_i_2 
       (.I0(indvar_flatten_reg_322[3]),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[3] ),
        .I2(\add_ln31_2_reg_1295[3]_i_2_n_5 ),
        .I3(\select_ln31_7_reg_1489_reg_n_5_[2] ),
        .I4(indvar_flatten48_reg_2980),
        .I5(indvar_flatten_reg_322[2]),
        .O(\add_ln31_2_reg_1295[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln31_2_reg_1295[6]_i_1 
       (.I0(\add_ln31_2_reg_1295[6]_i_2_n_5 ),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[5] ),
        .I2(indvar_flatten_reg_322[5]),
        .I3(indvar_flatten_reg_322[6]),
        .I4(indvar_flatten48_reg_2980),
        .I5(\select_ln31_7_reg_1489_reg_n_5_[6] ),
        .O(add_ln31_2_fu_606_p2[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln31_2_reg_1295[6]_i_2 
       (.I0(indvar_flatten_reg_322[4]),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[4] ),
        .I2(\add_ln31_2_reg_1295[4]_i_2_n_5 ),
        .I3(\select_ln31_7_reg_1489_reg_n_5_[3] ),
        .I4(indvar_flatten48_reg_2980),
        .I5(indvar_flatten_reg_322[3]),
        .O(\add_ln31_2_reg_1295[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln31_2_reg_1295[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln22_fu_472_p2),
        .O(add_ln31_2_reg_12950));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln31_2_reg_1295[7]_i_2 
       (.I0(\add_ln31_2_reg_1295[7]_i_3_n_5 ),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[6] ),
        .I2(indvar_flatten_reg_322[6]),
        .I3(indvar_flatten_reg_322[7]),
        .I4(indvar_flatten48_reg_2980),
        .I5(\select_ln31_7_reg_1489_reg_n_5_[7] ),
        .O(add_ln31_2_fu_606_p2[7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln31_2_reg_1295[7]_i_3 
       (.I0(indvar_flatten_reg_322[5]),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[5] ),
        .I2(\add_ln31_2_reg_1295[5]_i_2_n_5 ),
        .I3(\select_ln31_7_reg_1489_reg_n_5_[4] ),
        .I4(indvar_flatten48_reg_2980),
        .I5(indvar_flatten_reg_322[4]),
        .O(\add_ln31_2_reg_1295[7]_i_3_n_5 ));
  FDRE \add_ln31_2_reg_1295_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(add_ln31_2_fu_606_p2[0]),
        .Q(add_ln31_2_reg_1295[0]),
        .R(1'b0));
  FDRE \add_ln31_2_reg_1295_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(add_ln31_2_fu_606_p2[1]),
        .Q(add_ln31_2_reg_1295[1]),
        .R(1'b0));
  FDRE \add_ln31_2_reg_1295_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(add_ln31_2_fu_606_p2[2]),
        .Q(add_ln31_2_reg_1295[2]),
        .R(1'b0));
  FDRE \add_ln31_2_reg_1295_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(add_ln31_2_fu_606_p2[3]),
        .Q(add_ln31_2_reg_1295[3]),
        .R(1'b0));
  FDRE \add_ln31_2_reg_1295_reg[4] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(add_ln31_2_fu_606_p2[4]),
        .Q(add_ln31_2_reg_1295[4]),
        .R(1'b0));
  FDRE \add_ln31_2_reg_1295_reg[5] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(add_ln31_2_fu_606_p2[5]),
        .Q(add_ln31_2_reg_1295[5]),
        .R(1'b0));
  FDRE \add_ln31_2_reg_1295_reg[6] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(add_ln31_2_fu_606_p2[6]),
        .Q(add_ln31_2_reg_1295[6]),
        .R(1'b0));
  FDRE \add_ln31_2_reg_1295_reg[7] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(add_ln31_2_fu_606_p2[7]),
        .Q(add_ln31_2_reg_1295[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln37_26_reg_1484[10]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .O(add_ln37_26_reg_14840));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_26_reg_1484[3]_i_2 
       (.I0(tmp10_2_0_mid2_reg_1385[3]),
        .I1(C[3]),
        .O(\add_ln37_26_reg_1484[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_26_reg_1484[3]_i_3 
       (.I0(tmp10_2_0_mid2_reg_1385[2]),
        .I1(C[2]),
        .O(\add_ln37_26_reg_1484[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_26_reg_1484[3]_i_4 
       (.I0(tmp10_2_0_mid2_reg_1385[1]),
        .I1(C[1]),
        .O(\add_ln37_26_reg_1484[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_26_reg_1484[3]_i_5 
       (.I0(tmp10_2_0_mid2_reg_1385[0]),
        .I1(C[0]),
        .O(\add_ln37_26_reg_1484[3]_i_5_n_5 ));
  FDRE \add_ln37_26_reg_1484_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(add_ln37_26_fu_953_p2[0]),
        .Q(add_ln37_26_reg_1484[0]),
        .R(1'b0));
  FDRE \add_ln37_26_reg_1484_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(add_ln37_26_fu_953_p2[10]),
        .Q(add_ln37_26_reg_1484[10]),
        .R(1'b0));
  CARRY4 \add_ln37_26_reg_1484_reg[10]_i_2 
       (.CI(\add_ln37_26_reg_1484_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln37_26_reg_1484_reg[10]_i_2_CO_UNCONNECTED [3:2],\add_ln37_26_reg_1484_reg[10]_i_2_n_7 ,\add_ln37_26_reg_1484_reg[10]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp10_2_0_mid2_reg_1385[9:8]}),
        .O({\NLW_add_ln37_26_reg_1484_reg[10]_i_2_O_UNCONNECTED [3],add_ln37_26_fu_953_p2[10:8]}),
        .S({1'b0,tmp10_2_0_mid2_reg_1385[10:8]}));
  FDRE \add_ln37_26_reg_1484_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(add_ln37_26_fu_953_p2[1]),
        .Q(add_ln37_26_reg_1484[1]),
        .R(1'b0));
  FDRE \add_ln37_26_reg_1484_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(add_ln37_26_fu_953_p2[2]),
        .Q(add_ln37_26_reg_1484[2]),
        .R(1'b0));
  FDRE \add_ln37_26_reg_1484_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(add_ln37_26_fu_953_p2[3]),
        .Q(add_ln37_26_reg_1484[3]),
        .R(1'b0));
  CARRY4 \add_ln37_26_reg_1484_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_26_reg_1484_reg[3]_i_1_n_5 ,\add_ln37_26_reg_1484_reg[3]_i_1_n_6 ,\add_ln37_26_reg_1484_reg[3]_i_1_n_7 ,\add_ln37_26_reg_1484_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_2_0_mid2_reg_1385[3:0]),
        .O(add_ln37_26_fu_953_p2[3:0]),
        .S({\add_ln37_26_reg_1484[3]_i_2_n_5 ,\add_ln37_26_reg_1484[3]_i_3_n_5 ,\add_ln37_26_reg_1484[3]_i_4_n_5 ,\add_ln37_26_reg_1484[3]_i_5_n_5 }));
  FDRE \add_ln37_26_reg_1484_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(add_ln37_26_fu_953_p2[4]),
        .Q(add_ln37_26_reg_1484[4]),
        .R(1'b0));
  FDRE \add_ln37_26_reg_1484_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(add_ln37_26_fu_953_p2[5]),
        .Q(add_ln37_26_reg_1484[5]),
        .R(1'b0));
  FDRE \add_ln37_26_reg_1484_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(add_ln37_26_fu_953_p2[6]),
        .Q(add_ln37_26_reg_1484[6]),
        .R(1'b0));
  FDRE \add_ln37_26_reg_1484_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(add_ln37_26_fu_953_p2[7]),
        .Q(add_ln37_26_reg_1484[7]),
        .R(1'b0));
  CARRY4 \add_ln37_26_reg_1484_reg[7]_i_1 
       (.CI(\add_ln37_26_reg_1484_reg[3]_i_1_n_5 ),
        .CO({\add_ln37_26_reg_1484_reg[7]_i_1_n_5 ,\add_ln37_26_reg_1484_reg[7]_i_1_n_6 ,\add_ln37_26_reg_1484_reg[7]_i_1_n_7 ,\add_ln37_26_reg_1484_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_2_0_mid2_reg_1385[7:4]),
        .O(add_ln37_26_fu_953_p2[7:4]),
        .S(tmp10_2_0_mid2_reg_1385[7:4]));
  FDRE \add_ln37_26_reg_1484_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(add_ln37_26_fu_953_p2[8]),
        .Q(add_ln37_26_reg_1484[8]),
        .R(1'b0));
  FDRE \add_ln37_26_reg_1484_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(add_ln37_26_fu_953_p2[9]),
        .Q(add_ln37_26_reg_1484[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[11]_i_2 
       (.I0(trunc_ln45_8_reg_1469[11]),
        .I1(trunc_ln45_s_reg_1464[11]),
        .O(\add_ln45_10_reg_1514[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[11]_i_3 
       (.I0(trunc_ln45_8_reg_1469[10]),
        .I1(trunc_ln45_s_reg_1464[10]),
        .O(\add_ln45_10_reg_1514[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[11]_i_4 
       (.I0(trunc_ln45_8_reg_1469[9]),
        .I1(trunc_ln45_s_reg_1464[9]),
        .O(\add_ln45_10_reg_1514[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[11]_i_5 
       (.I0(trunc_ln45_8_reg_1469[8]),
        .I1(trunc_ln45_s_reg_1464[8]),
        .O(\add_ln45_10_reg_1514[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[15]_i_2 
       (.I0(trunc_ln45_8_reg_1469[15]),
        .I1(trunc_ln45_s_reg_1464[15]),
        .O(\add_ln45_10_reg_1514[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[15]_i_3 
       (.I0(trunc_ln45_8_reg_1469[14]),
        .I1(trunc_ln45_s_reg_1464[14]),
        .O(\add_ln45_10_reg_1514[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[15]_i_4 
       (.I0(trunc_ln45_8_reg_1469[13]),
        .I1(trunc_ln45_s_reg_1464[13]),
        .O(\add_ln45_10_reg_1514[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[15]_i_5 
       (.I0(trunc_ln45_8_reg_1469[12]),
        .I1(trunc_ln45_s_reg_1464[12]),
        .O(\add_ln45_10_reg_1514[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[3]_i_2 
       (.I0(trunc_ln45_8_reg_1469[3]),
        .I1(trunc_ln45_s_reg_1464[3]),
        .O(\add_ln45_10_reg_1514[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[3]_i_3 
       (.I0(trunc_ln45_8_reg_1469[2]),
        .I1(trunc_ln45_s_reg_1464[2]),
        .O(\add_ln45_10_reg_1514[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[3]_i_4 
       (.I0(trunc_ln45_8_reg_1469[1]),
        .I1(trunc_ln45_s_reg_1464[1]),
        .O(\add_ln45_10_reg_1514[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[3]_i_5 
       (.I0(trunc_ln45_8_reg_1469[0]),
        .I1(trunc_ln45_s_reg_1464[0]),
        .O(\add_ln45_10_reg_1514[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[7]_i_2 
       (.I0(trunc_ln45_8_reg_1469[7]),
        .I1(trunc_ln45_s_reg_1464[7]),
        .O(\add_ln45_10_reg_1514[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[7]_i_3 
       (.I0(trunc_ln45_8_reg_1469[6]),
        .I1(trunc_ln45_s_reg_1464[6]),
        .O(\add_ln45_10_reg_1514[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[7]_i_4 
       (.I0(trunc_ln45_8_reg_1469[5]),
        .I1(trunc_ln45_s_reg_1464[5]),
        .O(\add_ln45_10_reg_1514[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_10_reg_1514[7]_i_5 
       (.I0(trunc_ln45_8_reg_1469[4]),
        .I1(trunc_ln45_s_reg_1464[4]),
        .O(\add_ln45_10_reg_1514[7]_i_5_n_5 ));
  FDRE \add_ln45_10_reg_1514_reg[0] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[0]),
        .Q(add_ln45_10_reg_1514[0]),
        .R(1'b0));
  FDRE \add_ln45_10_reg_1514_reg[10] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[10]),
        .Q(add_ln45_10_reg_1514[10]),
        .R(1'b0));
  FDRE \add_ln45_10_reg_1514_reg[11] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[11]),
        .Q(add_ln45_10_reg_1514[11]),
        .R(1'b0));
  CARRY4 \add_ln45_10_reg_1514_reg[11]_i_1 
       (.CI(\add_ln45_10_reg_1514_reg[7]_i_1_n_5 ),
        .CO({\add_ln45_10_reg_1514_reg[11]_i_1_n_5 ,\add_ln45_10_reg_1514_reg[11]_i_1_n_6 ,\add_ln45_10_reg_1514_reg[11]_i_1_n_7 ,\add_ln45_10_reg_1514_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln45_8_reg_1469[11:8]),
        .O(add_ln45_10_fu_1005_p2[11:8]),
        .S({\add_ln45_10_reg_1514[11]_i_2_n_5 ,\add_ln45_10_reg_1514[11]_i_3_n_5 ,\add_ln45_10_reg_1514[11]_i_4_n_5 ,\add_ln45_10_reg_1514[11]_i_5_n_5 }));
  FDRE \add_ln45_10_reg_1514_reg[12] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[12]),
        .Q(add_ln45_10_reg_1514[12]),
        .R(1'b0));
  FDRE \add_ln45_10_reg_1514_reg[13] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[13]),
        .Q(add_ln45_10_reg_1514[13]),
        .R(1'b0));
  FDRE \add_ln45_10_reg_1514_reg[14] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[14]),
        .Q(add_ln45_10_reg_1514[14]),
        .R(1'b0));
  FDRE \add_ln45_10_reg_1514_reg[15] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[15]),
        .Q(add_ln45_10_reg_1514[15]),
        .R(1'b0));
  CARRY4 \add_ln45_10_reg_1514_reg[15]_i_1 
       (.CI(\add_ln45_10_reg_1514_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln45_10_reg_1514_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln45_10_reg_1514_reg[15]_i_1_n_6 ,\add_ln45_10_reg_1514_reg[15]_i_1_n_7 ,\add_ln45_10_reg_1514_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln45_8_reg_1469[14:12]}),
        .O(add_ln45_10_fu_1005_p2[15:12]),
        .S({\add_ln45_10_reg_1514[15]_i_2_n_5 ,\add_ln45_10_reg_1514[15]_i_3_n_5 ,\add_ln45_10_reg_1514[15]_i_4_n_5 ,\add_ln45_10_reg_1514[15]_i_5_n_5 }));
  FDRE \add_ln45_10_reg_1514_reg[1] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[1]),
        .Q(add_ln45_10_reg_1514[1]),
        .R(1'b0));
  FDRE \add_ln45_10_reg_1514_reg[2] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[2]),
        .Q(add_ln45_10_reg_1514[2]),
        .R(1'b0));
  FDRE \add_ln45_10_reg_1514_reg[3] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[3]),
        .Q(add_ln45_10_reg_1514[3]),
        .R(1'b0));
  CARRY4 \add_ln45_10_reg_1514_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln45_10_reg_1514_reg[3]_i_1_n_5 ,\add_ln45_10_reg_1514_reg[3]_i_1_n_6 ,\add_ln45_10_reg_1514_reg[3]_i_1_n_7 ,\add_ln45_10_reg_1514_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln45_8_reg_1469[3:0]),
        .O(add_ln45_10_fu_1005_p2[3:0]),
        .S({\add_ln45_10_reg_1514[3]_i_2_n_5 ,\add_ln45_10_reg_1514[3]_i_3_n_5 ,\add_ln45_10_reg_1514[3]_i_4_n_5 ,\add_ln45_10_reg_1514[3]_i_5_n_5 }));
  FDRE \add_ln45_10_reg_1514_reg[4] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[4]),
        .Q(add_ln45_10_reg_1514[4]),
        .R(1'b0));
  FDRE \add_ln45_10_reg_1514_reg[5] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[5]),
        .Q(add_ln45_10_reg_1514[5]),
        .R(1'b0));
  FDRE \add_ln45_10_reg_1514_reg[6] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[6]),
        .Q(add_ln45_10_reg_1514[6]),
        .R(1'b0));
  FDRE \add_ln45_10_reg_1514_reg[7] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[7]),
        .Q(add_ln45_10_reg_1514[7]),
        .R(1'b0));
  CARRY4 \add_ln45_10_reg_1514_reg[7]_i_1 
       (.CI(\add_ln45_10_reg_1514_reg[3]_i_1_n_5 ),
        .CO({\add_ln45_10_reg_1514_reg[7]_i_1_n_5 ,\add_ln45_10_reg_1514_reg[7]_i_1_n_6 ,\add_ln45_10_reg_1514_reg[7]_i_1_n_7 ,\add_ln45_10_reg_1514_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln45_8_reg_1469[7:4]),
        .O(add_ln45_10_fu_1005_p2[7:4]),
        .S({\add_ln45_10_reg_1514[7]_i_2_n_5 ,\add_ln45_10_reg_1514[7]_i_3_n_5 ,\add_ln45_10_reg_1514[7]_i_4_n_5 ,\add_ln45_10_reg_1514[7]_i_5_n_5 }));
  FDRE \add_ln45_10_reg_1514_reg[8] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[8]),
        .Q(add_ln45_10_reg_1514[8]),
        .R(1'b0));
  FDRE \add_ln45_10_reg_1514_reg[9] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(add_ln45_10_fu_1005_p2[9]),
        .Q(add_ln45_10_reg_1514[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \add_ln45_12_reg_1529[11]_i_6 
       (.I0(network_mul_mul_16s_16s_29_1_1_U65_n_30),
        .I1(add_ln45_10_reg_1514[11]),
        .I2(trunc_ln45_9_reg_1428[11]),
        .I3(trunc_ln_reg_1423[11]),
        .I4(add_ln45_10_reg_1514[10]),
        .I5(trunc_ln45_9_reg_1428[10]),
        .O(\add_ln45_12_reg_1529[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \add_ln45_12_reg_1529[11]_i_7 
       (.I0(network_mul_mul_16s_16s_29_1_1_U65_n_31),
        .I1(add_ln45_10_reg_1514[10]),
        .I2(trunc_ln45_9_reg_1428[10]),
        .I3(trunc_ln_reg_1423[10]),
        .I4(add_ln45_10_reg_1514[9]),
        .I5(trunc_ln45_9_reg_1428[9]),
        .O(\add_ln45_12_reg_1529[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \add_ln45_12_reg_1529[11]_i_8 
       (.I0(network_mul_mul_16s_16s_29_1_1_U65_n_32),
        .I1(add_ln45_10_reg_1514[9]),
        .I2(trunc_ln45_9_reg_1428[9]),
        .I3(trunc_ln_reg_1423[9]),
        .I4(add_ln45_10_reg_1514[8]),
        .I5(trunc_ln45_9_reg_1428[8]),
        .O(\add_ln45_12_reg_1529[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \add_ln45_12_reg_1529[11]_i_9 
       (.I0(network_mul_mul_16s_16s_29_1_1_U65_n_33),
        .I1(add_ln45_10_reg_1514[8]),
        .I2(trunc_ln45_9_reg_1428[8]),
        .I3(trunc_ln_reg_1423[8]),
        .I4(add_ln45_10_reg_1514[7]),
        .I5(trunc_ln45_9_reg_1428[7]),
        .O(\add_ln45_12_reg_1529[11]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \add_ln45_12_reg_1529[15]_i_6 
       (.I0(network_mul_mul_16s_16s_29_1_1_U65_n_34),
        .I1(add_ln45_10_reg_1514[14]),
        .I2(trunc_ln45_9_reg_1428[14]),
        .I3(trunc_ln_reg_1423[14]),
        .I4(add_ln45_10_reg_1514[13]),
        .I5(trunc_ln45_9_reg_1428[13]),
        .O(\add_ln45_12_reg_1529[15]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \add_ln45_12_reg_1529[15]_i_7 
       (.I0(network_mul_mul_16s_16s_29_1_1_U65_n_35),
        .I1(add_ln45_10_reg_1514[13]),
        .I2(trunc_ln45_9_reg_1428[13]),
        .I3(trunc_ln_reg_1423[13]),
        .I4(add_ln45_10_reg_1514[12]),
        .I5(trunc_ln45_9_reg_1428[12]),
        .O(\add_ln45_12_reg_1529[15]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \add_ln45_12_reg_1529[15]_i_8 
       (.I0(network_mul_mul_16s_16s_29_1_1_U65_n_36),
        .I1(add_ln45_10_reg_1514[12]),
        .I2(trunc_ln45_9_reg_1428[12]),
        .I3(trunc_ln_reg_1423[12]),
        .I4(add_ln45_10_reg_1514[11]),
        .I5(trunc_ln45_9_reg_1428[11]),
        .O(\add_ln45_12_reg_1529[15]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln45_12_reg_1529[3]_i_4 
       (.I0(add_ln45_10_reg_1514[1]),
        .I1(trunc_ln45_9_reg_1428[1]),
        .I2(trunc_ln_reg_1423[1]),
        .O(\add_ln45_12_reg_1529[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \add_ln45_12_reg_1529[3]_i_5 
       (.I0(network_mul_mul_16s_16s_29_1_1_U65_n_24),
        .I1(add_ln45_10_reg_1514[3]),
        .I2(trunc_ln45_9_reg_1428[3]),
        .I3(trunc_ln_reg_1423[3]),
        .I4(add_ln45_10_reg_1514[2]),
        .I5(trunc_ln45_9_reg_1428[2]),
        .O(\add_ln45_12_reg_1529[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln45_12_reg_1529[3]_i_6 
       (.I0(add_ln45_10_reg_1514[2]),
        .I1(trunc_ln45_9_reg_1428[2]),
        .I2(trunc_ln_reg_1423[2]),
        .I3(trunc_ln45_9_reg_1428[1]),
        .I4(add_ln45_10_reg_1514[1]),
        .I5(trunc_ln_reg_1423[1]),
        .O(\add_ln45_12_reg_1529[3]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln45_12_reg_1529[3]_i_8 
       (.I0(add_ln45_10_reg_1514[0]),
        .I1(trunc_ln45_9_reg_1428[0]),
        .I2(trunc_ln_reg_1423[0]),
        .O(\add_ln45_12_reg_1529[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \add_ln45_12_reg_1529[7]_i_6 
       (.I0(network_mul_mul_16s_16s_29_1_1_U65_n_26),
        .I1(add_ln45_10_reg_1514[7]),
        .I2(trunc_ln45_9_reg_1428[7]),
        .I3(trunc_ln_reg_1423[7]),
        .I4(add_ln45_10_reg_1514[6]),
        .I5(trunc_ln45_9_reg_1428[6]),
        .O(\add_ln45_12_reg_1529[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \add_ln45_12_reg_1529[7]_i_7 
       (.I0(network_mul_mul_16s_16s_29_1_1_U65_n_27),
        .I1(add_ln45_10_reg_1514[6]),
        .I2(trunc_ln45_9_reg_1428[6]),
        .I3(trunc_ln_reg_1423[6]),
        .I4(add_ln45_10_reg_1514[5]),
        .I5(trunc_ln45_9_reg_1428[5]),
        .O(\add_ln45_12_reg_1529[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \add_ln45_12_reg_1529[7]_i_8 
       (.I0(network_mul_mul_16s_16s_29_1_1_U65_n_28),
        .I1(add_ln45_10_reg_1514[5]),
        .I2(trunc_ln45_9_reg_1428[5]),
        .I3(trunc_ln_reg_1423[5]),
        .I4(add_ln45_10_reg_1514[4]),
        .I5(trunc_ln45_9_reg_1428[4]),
        .O(\add_ln45_12_reg_1529[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \add_ln45_12_reg_1529[7]_i_9 
       (.I0(network_mul_mul_16s_16s_29_1_1_U65_n_29),
        .I1(add_ln45_10_reg_1514[4]),
        .I2(trunc_ln45_9_reg_1428[4]),
        .I3(trunc_ln_reg_1423[4]),
        .I4(add_ln45_10_reg_1514[3]),
        .I5(trunc_ln45_9_reg_1428[3]),
        .O(\add_ln45_12_reg_1529[7]_i_9_n_5 ));
  FDRE \add_ln45_12_reg_1529_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[0]),
        .Q(add_ln45_12_reg_1529[0]),
        .R(1'b0));
  FDRE \add_ln45_12_reg_1529_reg[10] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[10]),
        .Q(add_ln45_12_reg_1529[10]),
        .R(1'b0));
  FDRE \add_ln45_12_reg_1529_reg[11] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[11]),
        .Q(add_ln45_12_reg_1529[11]),
        .R(1'b0));
  CARRY4 \add_ln45_12_reg_1529_reg[11]_i_1 
       (.CI(\add_ln45_12_reg_1529_reg[7]_i_1_n_5 ),
        .CO({\add_ln45_12_reg_1529_reg[11]_i_1_n_5 ,\add_ln45_12_reg_1529_reg[11]_i_1_n_6 ,\add_ln45_12_reg_1529_reg[11]_i_1_n_7 ,\add_ln45_12_reg_1529_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({network_mul_mul_16s_16s_29_1_1_U65_n_30,network_mul_mul_16s_16s_29_1_1_U65_n_31,network_mul_mul_16s_16s_29_1_1_U65_n_32,network_mul_mul_16s_16s_29_1_1_U65_n_33}),
        .O(add_ln45_12_fu_1052_p2[11:8]),
        .S({\add_ln45_12_reg_1529[11]_i_6_n_5 ,\add_ln45_12_reg_1529[11]_i_7_n_5 ,\add_ln45_12_reg_1529[11]_i_8_n_5 ,\add_ln45_12_reg_1529[11]_i_9_n_5 }));
  FDRE \add_ln45_12_reg_1529_reg[12] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[12]),
        .Q(add_ln45_12_reg_1529[12]),
        .R(1'b0));
  FDRE \add_ln45_12_reg_1529_reg[13] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[13]),
        .Q(add_ln45_12_reg_1529[13]),
        .R(1'b0));
  FDRE \add_ln45_12_reg_1529_reg[14] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[14]),
        .Q(add_ln45_12_reg_1529[14]),
        .R(1'b0));
  FDRE \add_ln45_12_reg_1529_reg[15] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[15]),
        .Q(add_ln45_12_reg_1529[15]),
        .R(1'b0));
  CARRY4 \add_ln45_12_reg_1529_reg[15]_i_1 
       (.CI(\add_ln45_12_reg_1529_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln45_12_reg_1529_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln45_12_reg_1529_reg[15]_i_1_n_6 ,\add_ln45_12_reg_1529_reg[15]_i_1_n_7 ,\add_ln45_12_reg_1529_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,network_mul_mul_16s_16s_29_1_1_U65_n_34,network_mul_mul_16s_16s_29_1_1_U65_n_35,network_mul_mul_16s_16s_29_1_1_U65_n_36}),
        .O(add_ln45_12_fu_1052_p2[15:12]),
        .S({network_mul_mul_16s_16s_29_1_1_U65_n_37,\add_ln45_12_reg_1529[15]_i_6_n_5 ,\add_ln45_12_reg_1529[15]_i_7_n_5 ,\add_ln45_12_reg_1529[15]_i_8_n_5 }));
  FDRE \add_ln45_12_reg_1529_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[1]),
        .Q(add_ln45_12_reg_1529[1]),
        .R(1'b0));
  FDRE \add_ln45_12_reg_1529_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[2]),
        .Q(add_ln45_12_reg_1529[2]),
        .R(1'b0));
  FDRE \add_ln45_12_reg_1529_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[3]),
        .Q(add_ln45_12_reg_1529[3]),
        .R(1'b0));
  CARRY4 \add_ln45_12_reg_1529_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln45_12_reg_1529_reg[3]_i_1_n_5 ,\add_ln45_12_reg_1529_reg[3]_i_1_n_6 ,\add_ln45_12_reg_1529_reg[3]_i_1_n_7 ,\add_ln45_12_reg_1529_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({network_mul_mul_16s_16s_29_1_1_U65_n_24,network_mul_mul_16s_16s_29_1_1_U65_n_25,\add_ln45_12_reg_1529[3]_i_4_n_5 ,trunc_ln_reg_1423[0]}),
        .O(add_ln45_12_fu_1052_p2[3:0]),
        .S({\add_ln45_12_reg_1529[3]_i_5_n_5 ,\add_ln45_12_reg_1529[3]_i_6_n_5 ,network_mul_mul_16s_16s_29_1_1_U65_n_23,\add_ln45_12_reg_1529[3]_i_8_n_5 }));
  FDRE \add_ln45_12_reg_1529_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[4]),
        .Q(add_ln45_12_reg_1529[4]),
        .R(1'b0));
  FDRE \add_ln45_12_reg_1529_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[5]),
        .Q(add_ln45_12_reg_1529[5]),
        .R(1'b0));
  FDRE \add_ln45_12_reg_1529_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[6]),
        .Q(add_ln45_12_reg_1529[6]),
        .R(1'b0));
  FDRE \add_ln45_12_reg_1529_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[7]),
        .Q(add_ln45_12_reg_1529[7]),
        .R(1'b0));
  CARRY4 \add_ln45_12_reg_1529_reg[7]_i_1 
       (.CI(\add_ln45_12_reg_1529_reg[3]_i_1_n_5 ),
        .CO({\add_ln45_12_reg_1529_reg[7]_i_1_n_5 ,\add_ln45_12_reg_1529_reg[7]_i_1_n_6 ,\add_ln45_12_reg_1529_reg[7]_i_1_n_7 ,\add_ln45_12_reg_1529_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({network_mul_mul_16s_16s_29_1_1_U65_n_26,network_mul_mul_16s_16s_29_1_1_U65_n_27,network_mul_mul_16s_16s_29_1_1_U65_n_28,network_mul_mul_16s_16s_29_1_1_U65_n_29}),
        .O(add_ln45_12_fu_1052_p2[7:4]),
        .S({\add_ln45_12_reg_1529[7]_i_6_n_5 ,\add_ln45_12_reg_1529[7]_i_7_n_5 ,\add_ln45_12_reg_1529[7]_i_8_n_5 ,\add_ln45_12_reg_1529[7]_i_9_n_5 }));
  FDRE \add_ln45_12_reg_1529_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[8]),
        .Q(add_ln45_12_reg_1529[8]),
        .R(1'b0));
  FDRE \add_ln45_12_reg_1529_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_12_fu_1052_p2[9]),
        .Q(add_ln45_12_reg_1529[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[11]_i_2 
       (.I0(trunc_ln45_2_reg_1504[11]),
        .I1(trunc_ln45_1_reg_1499[11]),
        .O(\add_ln45_13_reg_1534[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[11]_i_3 
       (.I0(trunc_ln45_2_reg_1504[10]),
        .I1(trunc_ln45_1_reg_1499[10]),
        .O(\add_ln45_13_reg_1534[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[11]_i_4 
       (.I0(trunc_ln45_2_reg_1504[9]),
        .I1(trunc_ln45_1_reg_1499[9]),
        .O(\add_ln45_13_reg_1534[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[11]_i_5 
       (.I0(trunc_ln45_2_reg_1504[8]),
        .I1(trunc_ln45_1_reg_1499[8]),
        .O(\add_ln45_13_reg_1534[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[15]_i_2 
       (.I0(trunc_ln45_2_reg_1504[15]),
        .I1(trunc_ln45_1_reg_1499[15]),
        .O(\add_ln45_13_reg_1534[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[15]_i_3 
       (.I0(trunc_ln45_2_reg_1504[14]),
        .I1(trunc_ln45_1_reg_1499[14]),
        .O(\add_ln45_13_reg_1534[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[15]_i_4 
       (.I0(trunc_ln45_2_reg_1504[13]),
        .I1(trunc_ln45_1_reg_1499[13]),
        .O(\add_ln45_13_reg_1534[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[15]_i_5 
       (.I0(trunc_ln45_2_reg_1504[12]),
        .I1(trunc_ln45_1_reg_1499[12]),
        .O(\add_ln45_13_reg_1534[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[3]_i_2 
       (.I0(trunc_ln45_2_reg_1504[3]),
        .I1(trunc_ln45_1_reg_1499[3]),
        .O(\add_ln45_13_reg_1534[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[3]_i_3 
       (.I0(trunc_ln45_2_reg_1504[2]),
        .I1(trunc_ln45_1_reg_1499[2]),
        .O(\add_ln45_13_reg_1534[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[3]_i_4 
       (.I0(trunc_ln45_2_reg_1504[1]),
        .I1(trunc_ln45_1_reg_1499[1]),
        .O(\add_ln45_13_reg_1534[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[3]_i_5 
       (.I0(trunc_ln45_2_reg_1504[0]),
        .I1(trunc_ln45_1_reg_1499[0]),
        .O(\add_ln45_13_reg_1534[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[7]_i_2 
       (.I0(trunc_ln45_2_reg_1504[7]),
        .I1(trunc_ln45_1_reg_1499[7]),
        .O(\add_ln45_13_reg_1534[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[7]_i_3 
       (.I0(trunc_ln45_2_reg_1504[6]),
        .I1(trunc_ln45_1_reg_1499[6]),
        .O(\add_ln45_13_reg_1534[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[7]_i_4 
       (.I0(trunc_ln45_2_reg_1504[5]),
        .I1(trunc_ln45_1_reg_1499[5]),
        .O(\add_ln45_13_reg_1534[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_13_reg_1534[7]_i_5 
       (.I0(trunc_ln45_2_reg_1504[4]),
        .I1(trunc_ln45_1_reg_1499[4]),
        .O(\add_ln45_13_reg_1534[7]_i_5_n_5 ));
  FDRE \add_ln45_13_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[0]),
        .Q(add_ln45_13_reg_1534[0]),
        .R(1'b0));
  FDRE \add_ln45_13_reg_1534_reg[10] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[10]),
        .Q(add_ln45_13_reg_1534[10]),
        .R(1'b0));
  FDRE \add_ln45_13_reg_1534_reg[11] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[11]),
        .Q(add_ln45_13_reg_1534[11]),
        .R(1'b0));
  CARRY4 \add_ln45_13_reg_1534_reg[11]_i_1 
       (.CI(\add_ln45_13_reg_1534_reg[7]_i_1_n_5 ),
        .CO({\add_ln45_13_reg_1534_reg[11]_i_1_n_5 ,\add_ln45_13_reg_1534_reg[11]_i_1_n_6 ,\add_ln45_13_reg_1534_reg[11]_i_1_n_7 ,\add_ln45_13_reg_1534_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln45_2_reg_1504[11:8]),
        .O(add_ln45_13_fu_1058_p2[11:8]),
        .S({\add_ln45_13_reg_1534[11]_i_2_n_5 ,\add_ln45_13_reg_1534[11]_i_3_n_5 ,\add_ln45_13_reg_1534[11]_i_4_n_5 ,\add_ln45_13_reg_1534[11]_i_5_n_5 }));
  FDRE \add_ln45_13_reg_1534_reg[12] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[12]),
        .Q(add_ln45_13_reg_1534[12]),
        .R(1'b0));
  FDRE \add_ln45_13_reg_1534_reg[13] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[13]),
        .Q(add_ln45_13_reg_1534[13]),
        .R(1'b0));
  FDRE \add_ln45_13_reg_1534_reg[14] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[14]),
        .Q(add_ln45_13_reg_1534[14]),
        .R(1'b0));
  FDRE \add_ln45_13_reg_1534_reg[15] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[15]),
        .Q(add_ln45_13_reg_1534[15]),
        .R(1'b0));
  CARRY4 \add_ln45_13_reg_1534_reg[15]_i_1 
       (.CI(\add_ln45_13_reg_1534_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln45_13_reg_1534_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln45_13_reg_1534_reg[15]_i_1_n_6 ,\add_ln45_13_reg_1534_reg[15]_i_1_n_7 ,\add_ln45_13_reg_1534_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln45_2_reg_1504[14:12]}),
        .O(add_ln45_13_fu_1058_p2[15:12]),
        .S({\add_ln45_13_reg_1534[15]_i_2_n_5 ,\add_ln45_13_reg_1534[15]_i_3_n_5 ,\add_ln45_13_reg_1534[15]_i_4_n_5 ,\add_ln45_13_reg_1534[15]_i_5_n_5 }));
  FDRE \add_ln45_13_reg_1534_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[1]),
        .Q(add_ln45_13_reg_1534[1]),
        .R(1'b0));
  FDRE \add_ln45_13_reg_1534_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[2]),
        .Q(add_ln45_13_reg_1534[2]),
        .R(1'b0));
  FDRE \add_ln45_13_reg_1534_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[3]),
        .Q(add_ln45_13_reg_1534[3]),
        .R(1'b0));
  CARRY4 \add_ln45_13_reg_1534_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln45_13_reg_1534_reg[3]_i_1_n_5 ,\add_ln45_13_reg_1534_reg[3]_i_1_n_6 ,\add_ln45_13_reg_1534_reg[3]_i_1_n_7 ,\add_ln45_13_reg_1534_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln45_2_reg_1504[3:0]),
        .O(add_ln45_13_fu_1058_p2[3:0]),
        .S({\add_ln45_13_reg_1534[3]_i_2_n_5 ,\add_ln45_13_reg_1534[3]_i_3_n_5 ,\add_ln45_13_reg_1534[3]_i_4_n_5 ,\add_ln45_13_reg_1534[3]_i_5_n_5 }));
  FDRE \add_ln45_13_reg_1534_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[4]),
        .Q(add_ln45_13_reg_1534[4]),
        .R(1'b0));
  FDRE \add_ln45_13_reg_1534_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[5]),
        .Q(add_ln45_13_reg_1534[5]),
        .R(1'b0));
  FDRE \add_ln45_13_reg_1534_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[6]),
        .Q(add_ln45_13_reg_1534[6]),
        .R(1'b0));
  FDRE \add_ln45_13_reg_1534_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[7]),
        .Q(add_ln45_13_reg_1534[7]),
        .R(1'b0));
  CARRY4 \add_ln45_13_reg_1534_reg[7]_i_1 
       (.CI(\add_ln45_13_reg_1534_reg[3]_i_1_n_5 ),
        .CO({\add_ln45_13_reg_1534_reg[7]_i_1_n_5 ,\add_ln45_13_reg_1534_reg[7]_i_1_n_6 ,\add_ln45_13_reg_1534_reg[7]_i_1_n_7 ,\add_ln45_13_reg_1534_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln45_2_reg_1504[7:4]),
        .O(add_ln45_13_fu_1058_p2[7:4]),
        .S({\add_ln45_13_reg_1534[7]_i_2_n_5 ,\add_ln45_13_reg_1534[7]_i_3_n_5 ,\add_ln45_13_reg_1534[7]_i_4_n_5 ,\add_ln45_13_reg_1534[7]_i_5_n_5 }));
  FDRE \add_ln45_13_reg_1534_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[8]),
        .Q(add_ln45_13_reg_1534[8]),
        .R(1'b0));
  FDRE \add_ln45_13_reg_1534_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln45_13_fu_1058_p2[9]),
        .Q(add_ln45_13_reg_1534[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[11]_i_11 
       (.I0(trunc_ln45_3_reg_1519[6]),
        .I1(add_ln45_13_reg_1534[6]),
        .I2(add_ln45_12_reg_1529[6]),
        .O(\add_ln45_17_reg_1549[11]_i_11_n_5 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[11]_i_12 
       (.I0(trunc_ln45_3_reg_1519[5]),
        .I1(add_ln45_13_reg_1534[5]),
        .I2(add_ln45_12_reg_1529[5]),
        .O(\add_ln45_17_reg_1549[11]_i_12_n_5 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[11]_i_13 
       (.I0(trunc_ln45_3_reg_1519[4]),
        .I1(add_ln45_13_reg_1534[4]),
        .I2(add_ln45_12_reg_1529[4]),
        .O(\add_ln45_17_reg_1549[11]_i_13_n_5 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[11]_i_14 
       (.I0(trunc_ln45_3_reg_1519[3]),
        .I1(add_ln45_13_reg_1534[3]),
        .I2(add_ln45_12_reg_1529[3]),
        .O(\add_ln45_17_reg_1549[11]_i_14_n_5 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[11]_i_15 
       (.I0(trunc_ln45_3_reg_1519[7]),
        .I1(add_ln45_13_reg_1534[7]),
        .I2(add_ln45_12_reg_1529[7]),
        .I3(\add_ln45_17_reg_1549[11]_i_11_n_5 ),
        .O(\add_ln45_17_reg_1549[11]_i_15_n_5 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[11]_i_16 
       (.I0(trunc_ln45_3_reg_1519[6]),
        .I1(add_ln45_13_reg_1534[6]),
        .I2(add_ln45_12_reg_1529[6]),
        .I3(\add_ln45_17_reg_1549[11]_i_12_n_5 ),
        .O(\add_ln45_17_reg_1549[11]_i_16_n_5 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[11]_i_17 
       (.I0(trunc_ln45_3_reg_1519[5]),
        .I1(add_ln45_13_reg_1534[5]),
        .I2(add_ln45_12_reg_1529[5]),
        .I3(\add_ln45_17_reg_1549[11]_i_13_n_5 ),
        .O(\add_ln45_17_reg_1549[11]_i_17_n_5 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[11]_i_18 
       (.I0(trunc_ln45_3_reg_1519[4]),
        .I1(add_ln45_13_reg_1534[4]),
        .I2(add_ln45_12_reg_1529[4]),
        .I3(\add_ln45_17_reg_1549[11]_i_14_n_5 ),
        .O(\add_ln45_17_reg_1549[11]_i_18_n_5 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[11]_i_2 
       (.I0(\add_ln45_17_reg_1549_reg[15]_i_11_n_10 ),
        .I1(trunc_ln45_4_reg_1524[10]),
        .I2(trunc_ln45_5_reg_1539[10]),
        .O(\add_ln45_17_reg_1549[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[11]_i_3 
       (.I0(\add_ln45_17_reg_1549_reg[15]_i_11_n_11 ),
        .I1(trunc_ln45_4_reg_1524[9]),
        .I2(trunc_ln45_5_reg_1539[9]),
        .O(\add_ln45_17_reg_1549[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[11]_i_4 
       (.I0(\add_ln45_17_reg_1549_reg[15]_i_11_n_12 ),
        .I1(trunc_ln45_4_reg_1524[8]),
        .I2(trunc_ln45_5_reg_1539[8]),
        .O(\add_ln45_17_reg_1549[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[11]_i_5 
       (.I0(\add_ln45_17_reg_1549_reg[11]_i_10_n_9 ),
        .I1(trunc_ln45_4_reg_1524[7]),
        .I2(trunc_ln45_5_reg_1539[7]),
        .O(\add_ln45_17_reg_1549[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[11]_i_6 
       (.I0(\add_ln45_17_reg_1549_reg[15]_i_11_n_9 ),
        .I1(trunc_ln45_4_reg_1524[11]),
        .I2(trunc_ln45_5_reg_1539[11]),
        .I3(\add_ln45_17_reg_1549[11]_i_2_n_5 ),
        .O(\add_ln45_17_reg_1549[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[11]_i_7 
       (.I0(\add_ln45_17_reg_1549_reg[15]_i_11_n_10 ),
        .I1(trunc_ln45_4_reg_1524[10]),
        .I2(trunc_ln45_5_reg_1539[10]),
        .I3(\add_ln45_17_reg_1549[11]_i_3_n_5 ),
        .O(\add_ln45_17_reg_1549[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[11]_i_8 
       (.I0(\add_ln45_17_reg_1549_reg[15]_i_11_n_11 ),
        .I1(trunc_ln45_4_reg_1524[9]),
        .I2(trunc_ln45_5_reg_1539[9]),
        .I3(\add_ln45_17_reg_1549[11]_i_4_n_5 ),
        .O(\add_ln45_17_reg_1549[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[11]_i_9 
       (.I0(\add_ln45_17_reg_1549_reg[15]_i_11_n_12 ),
        .I1(trunc_ln45_4_reg_1524[8]),
        .I2(trunc_ln45_5_reg_1539[8]),
        .I3(\add_ln45_17_reg_1549[11]_i_5_n_5 ),
        .O(\add_ln45_17_reg_1549[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln45_17_reg_1549[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln22_reg_1228_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln45_17_reg_15490));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[15]_i_12 
       (.I0(trunc_ln45_3_reg_1519[13]),
        .I1(add_ln45_13_reg_1534[13]),
        .I2(add_ln45_12_reg_1529[13]),
        .O(\add_ln45_17_reg_1549[15]_i_12_n_5 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[15]_i_13 
       (.I0(trunc_ln45_3_reg_1519[12]),
        .I1(add_ln45_13_reg_1534[12]),
        .I2(add_ln45_12_reg_1529[12]),
        .O(\add_ln45_17_reg_1549[15]_i_13_n_5 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[15]_i_14 
       (.I0(trunc_ln45_3_reg_1519[11]),
        .I1(add_ln45_13_reg_1534[11]),
        .I2(add_ln45_12_reg_1529[11]),
        .O(\add_ln45_17_reg_1549[15]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln45_17_reg_1549[15]_i_15 
       (.I0(add_ln45_12_reg_1529[14]),
        .I1(add_ln45_13_reg_1534[14]),
        .I2(trunc_ln45_3_reg_1519[14]),
        .I3(add_ln45_13_reg_1534[15]),
        .I4(trunc_ln45_3_reg_1519[15]),
        .I5(add_ln45_12_reg_1529[15]),
        .O(\add_ln45_17_reg_1549[15]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[15]_i_16 
       (.I0(\add_ln45_17_reg_1549[15]_i_12_n_5 ),
        .I1(add_ln45_13_reg_1534[14]),
        .I2(trunc_ln45_3_reg_1519[14]),
        .I3(add_ln45_12_reg_1529[14]),
        .O(\add_ln45_17_reg_1549[15]_i_16_n_5 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[15]_i_17 
       (.I0(trunc_ln45_3_reg_1519[13]),
        .I1(add_ln45_13_reg_1534[13]),
        .I2(add_ln45_12_reg_1529[13]),
        .I3(\add_ln45_17_reg_1549[15]_i_13_n_5 ),
        .O(\add_ln45_17_reg_1549[15]_i_17_n_5 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[15]_i_18 
       (.I0(trunc_ln45_3_reg_1519[12]),
        .I1(add_ln45_13_reg_1534[12]),
        .I2(add_ln45_12_reg_1529[12]),
        .I3(\add_ln45_17_reg_1549[15]_i_14_n_5 ),
        .O(\add_ln45_17_reg_1549[15]_i_18_n_5 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[15]_i_19 
       (.I0(trunc_ln45_3_reg_1519[10]),
        .I1(add_ln45_13_reg_1534[10]),
        .I2(add_ln45_12_reg_1529[10]),
        .O(\add_ln45_17_reg_1549[15]_i_19_n_5 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[15]_i_20 
       (.I0(trunc_ln45_3_reg_1519[9]),
        .I1(add_ln45_13_reg_1534[9]),
        .I2(add_ln45_12_reg_1529[9]),
        .O(\add_ln45_17_reg_1549[15]_i_20_n_5 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[15]_i_21 
       (.I0(trunc_ln45_3_reg_1519[8]),
        .I1(add_ln45_13_reg_1534[8]),
        .I2(add_ln45_12_reg_1529[8]),
        .O(\add_ln45_17_reg_1549[15]_i_21_n_5 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[15]_i_22 
       (.I0(trunc_ln45_3_reg_1519[7]),
        .I1(add_ln45_13_reg_1534[7]),
        .I2(add_ln45_12_reg_1529[7]),
        .O(\add_ln45_17_reg_1549[15]_i_22_n_5 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[15]_i_23 
       (.I0(trunc_ln45_3_reg_1519[11]),
        .I1(add_ln45_13_reg_1534[11]),
        .I2(add_ln45_12_reg_1529[11]),
        .I3(\add_ln45_17_reg_1549[15]_i_19_n_5 ),
        .O(\add_ln45_17_reg_1549[15]_i_23_n_5 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[15]_i_24 
       (.I0(trunc_ln45_3_reg_1519[10]),
        .I1(add_ln45_13_reg_1534[10]),
        .I2(add_ln45_12_reg_1529[10]),
        .I3(\add_ln45_17_reg_1549[15]_i_20_n_5 ),
        .O(\add_ln45_17_reg_1549[15]_i_24_n_5 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[15]_i_25 
       (.I0(trunc_ln45_3_reg_1519[9]),
        .I1(add_ln45_13_reg_1534[9]),
        .I2(add_ln45_12_reg_1529[9]),
        .I3(\add_ln45_17_reg_1549[15]_i_21_n_5 ),
        .O(\add_ln45_17_reg_1549[15]_i_25_n_5 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[15]_i_26 
       (.I0(trunc_ln45_3_reg_1519[8]),
        .I1(add_ln45_13_reg_1534[8]),
        .I2(add_ln45_12_reg_1529[8]),
        .I3(\add_ln45_17_reg_1549[15]_i_22_n_5 ),
        .O(\add_ln45_17_reg_1549[15]_i_26_n_5 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[15]_i_3 
       (.I0(\add_ln45_17_reg_1549_reg[15]_i_10_n_11 ),
        .I1(trunc_ln45_4_reg_1524[13]),
        .I2(trunc_ln45_5_reg_1539[13]),
        .O(\add_ln45_17_reg_1549[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[15]_i_4 
       (.I0(\add_ln45_17_reg_1549_reg[15]_i_10_n_12 ),
        .I1(trunc_ln45_4_reg_1524[12]),
        .I2(trunc_ln45_5_reg_1539[12]),
        .O(\add_ln45_17_reg_1549[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[15]_i_5 
       (.I0(\add_ln45_17_reg_1549_reg[15]_i_11_n_9 ),
        .I1(trunc_ln45_4_reg_1524[11]),
        .I2(trunc_ln45_5_reg_1539[11]),
        .O(\add_ln45_17_reg_1549[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln45_17_reg_1549[15]_i_6 
       (.I0(trunc_ln45_5_reg_1539[14]),
        .I1(trunc_ln45_4_reg_1524[14]),
        .I2(\add_ln45_17_reg_1549_reg[15]_i_10_n_10 ),
        .I3(trunc_ln45_4_reg_1524[15]),
        .I4(\add_ln45_17_reg_1549_reg[15]_i_10_n_9 ),
        .I5(trunc_ln45_5_reg_1539[15]),
        .O(\add_ln45_17_reg_1549[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[15]_i_7 
       (.I0(\add_ln45_17_reg_1549[15]_i_3_n_5 ),
        .I1(trunc_ln45_4_reg_1524[14]),
        .I2(\add_ln45_17_reg_1549_reg[15]_i_10_n_10 ),
        .I3(trunc_ln45_5_reg_1539[14]),
        .O(\add_ln45_17_reg_1549[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[15]_i_8 
       (.I0(\add_ln45_17_reg_1549_reg[15]_i_10_n_11 ),
        .I1(trunc_ln45_4_reg_1524[13]),
        .I2(trunc_ln45_5_reg_1539[13]),
        .I3(\add_ln45_17_reg_1549[15]_i_4_n_5 ),
        .O(\add_ln45_17_reg_1549[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[15]_i_9 
       (.I0(\add_ln45_17_reg_1549_reg[15]_i_10_n_12 ),
        .I1(trunc_ln45_4_reg_1524[12]),
        .I2(trunc_ln45_5_reg_1539[12]),
        .I3(\add_ln45_17_reg_1549[15]_i_5_n_5 ),
        .O(\add_ln45_17_reg_1549[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[3]_i_2 
       (.I0(\add_ln45_17_reg_1549_reg[7]_i_10_n_10 ),
        .I1(trunc_ln45_4_reg_1524[2]),
        .I2(trunc_ln45_5_reg_1539[2]),
        .O(\add_ln45_17_reg_1549[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[3]_i_3 
       (.I0(\add_ln45_17_reg_1549_reg[7]_i_10_n_11 ),
        .I1(trunc_ln45_4_reg_1524[1]),
        .I2(trunc_ln45_5_reg_1539[1]),
        .O(\add_ln45_17_reg_1549[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[3]_i_4 
       (.I0(\add_ln45_17_reg_1549_reg[7]_i_10_n_12 ),
        .I1(trunc_ln45_4_reg_1524[0]),
        .I2(trunc_ln45_5_reg_1539[0]),
        .O(\add_ln45_17_reg_1549[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[3]_i_5 
       (.I0(\add_ln45_17_reg_1549_reg[7]_i_10_n_9 ),
        .I1(trunc_ln45_4_reg_1524[3]),
        .I2(trunc_ln45_5_reg_1539[3]),
        .I3(\add_ln45_17_reg_1549[3]_i_2_n_5 ),
        .O(\add_ln45_17_reg_1549[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[3]_i_6 
       (.I0(\add_ln45_17_reg_1549_reg[7]_i_10_n_10 ),
        .I1(trunc_ln45_4_reg_1524[2]),
        .I2(trunc_ln45_5_reg_1539[2]),
        .I3(\add_ln45_17_reg_1549[3]_i_3_n_5 ),
        .O(\add_ln45_17_reg_1549[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[3]_i_7 
       (.I0(\add_ln45_17_reg_1549_reg[7]_i_10_n_11 ),
        .I1(trunc_ln45_4_reg_1524[1]),
        .I2(trunc_ln45_5_reg_1539[1]),
        .I3(\add_ln45_17_reg_1549[3]_i_4_n_5 ),
        .O(\add_ln45_17_reg_1549[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln45_17_reg_1549[3]_i_8 
       (.I0(\add_ln45_17_reg_1549_reg[7]_i_10_n_12 ),
        .I1(trunc_ln45_4_reg_1524[0]),
        .I2(trunc_ln45_5_reg_1539[0]),
        .O(\add_ln45_17_reg_1549[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[7]_i_11 
       (.I0(trunc_ln45_3_reg_1519[2]),
        .I1(add_ln45_13_reg_1534[2]),
        .I2(add_ln45_12_reg_1529[2]),
        .O(\add_ln45_17_reg_1549[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[7]_i_12 
       (.I0(trunc_ln45_3_reg_1519[1]),
        .I1(add_ln45_13_reg_1534[1]),
        .I2(add_ln45_12_reg_1529[1]),
        .O(\add_ln45_17_reg_1549[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[7]_i_13 
       (.I0(trunc_ln45_3_reg_1519[0]),
        .I1(add_ln45_13_reg_1534[0]),
        .I2(add_ln45_12_reg_1529[0]),
        .O(\add_ln45_17_reg_1549[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[7]_i_14 
       (.I0(trunc_ln45_3_reg_1519[3]),
        .I1(add_ln45_13_reg_1534[3]),
        .I2(add_ln45_12_reg_1529[3]),
        .I3(\add_ln45_17_reg_1549[7]_i_11_n_5 ),
        .O(\add_ln45_17_reg_1549[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[7]_i_15 
       (.I0(trunc_ln45_3_reg_1519[2]),
        .I1(add_ln45_13_reg_1534[2]),
        .I2(add_ln45_12_reg_1529[2]),
        .I3(\add_ln45_17_reg_1549[7]_i_12_n_5 ),
        .O(\add_ln45_17_reg_1549[7]_i_15_n_5 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[7]_i_16 
       (.I0(trunc_ln45_3_reg_1519[1]),
        .I1(add_ln45_13_reg_1534[1]),
        .I2(add_ln45_12_reg_1529[1]),
        .I3(\add_ln45_17_reg_1549[7]_i_13_n_5 ),
        .O(\add_ln45_17_reg_1549[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln45_17_reg_1549[7]_i_17 
       (.I0(trunc_ln45_3_reg_1519[0]),
        .I1(add_ln45_13_reg_1534[0]),
        .I2(add_ln45_12_reg_1529[0]),
        .O(\add_ln45_17_reg_1549[7]_i_17_n_5 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[7]_i_2 
       (.I0(\add_ln45_17_reg_1549_reg[11]_i_10_n_10 ),
        .I1(trunc_ln45_4_reg_1524[6]),
        .I2(trunc_ln45_5_reg_1539[6]),
        .O(\add_ln45_17_reg_1549[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[7]_i_3 
       (.I0(\add_ln45_17_reg_1549_reg[11]_i_10_n_11 ),
        .I1(trunc_ln45_4_reg_1524[5]),
        .I2(trunc_ln45_5_reg_1539[5]),
        .O(\add_ln45_17_reg_1549[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[7]_i_4 
       (.I0(\add_ln45_17_reg_1549_reg[11]_i_10_n_12 ),
        .I1(trunc_ln45_4_reg_1524[4]),
        .I2(trunc_ln45_5_reg_1539[4]),
        .O(\add_ln45_17_reg_1549[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_17_reg_1549[7]_i_5 
       (.I0(\add_ln45_17_reg_1549_reg[7]_i_10_n_9 ),
        .I1(trunc_ln45_4_reg_1524[3]),
        .I2(trunc_ln45_5_reg_1539[3]),
        .O(\add_ln45_17_reg_1549[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[7]_i_6 
       (.I0(\add_ln45_17_reg_1549_reg[11]_i_10_n_9 ),
        .I1(trunc_ln45_4_reg_1524[7]),
        .I2(trunc_ln45_5_reg_1539[7]),
        .I3(\add_ln45_17_reg_1549[7]_i_2_n_5 ),
        .O(\add_ln45_17_reg_1549[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[7]_i_7 
       (.I0(\add_ln45_17_reg_1549_reg[11]_i_10_n_10 ),
        .I1(trunc_ln45_4_reg_1524[6]),
        .I2(trunc_ln45_5_reg_1539[6]),
        .I3(\add_ln45_17_reg_1549[7]_i_3_n_5 ),
        .O(\add_ln45_17_reg_1549[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[7]_i_8 
       (.I0(\add_ln45_17_reg_1549_reg[11]_i_10_n_11 ),
        .I1(trunc_ln45_4_reg_1524[5]),
        .I2(trunc_ln45_5_reg_1539[5]),
        .I3(\add_ln45_17_reg_1549[7]_i_4_n_5 ),
        .O(\add_ln45_17_reg_1549[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_17_reg_1549[7]_i_9 
       (.I0(\add_ln45_17_reg_1549_reg[11]_i_10_n_12 ),
        .I1(trunc_ln45_4_reg_1524[4]),
        .I2(trunc_ln45_5_reg_1539[4]),
        .I3(\add_ln45_17_reg_1549[7]_i_5_n_5 ),
        .O(\add_ln45_17_reg_1549[7]_i_9_n_5 ));
  FDRE \add_ln45_17_reg_1549_reg[0] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[0]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \add_ln45_17_reg_1549_reg[10] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[10]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \add_ln45_17_reg_1549_reg[11] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[11]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [11]),
        .R(1'b0));
  CARRY4 \add_ln45_17_reg_1549_reg[11]_i_1 
       (.CI(\add_ln45_17_reg_1549_reg[7]_i_1_n_5 ),
        .CO({\add_ln45_17_reg_1549_reg[11]_i_1_n_5 ,\add_ln45_17_reg_1549_reg[11]_i_1_n_6 ,\add_ln45_17_reg_1549_reg[11]_i_1_n_7 ,\add_ln45_17_reg_1549_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_17_reg_1549[11]_i_2_n_5 ,\add_ln45_17_reg_1549[11]_i_3_n_5 ,\add_ln45_17_reg_1549[11]_i_4_n_5 ,\add_ln45_17_reg_1549[11]_i_5_n_5 }),
        .O(add_ln45_17_fu_1096_p2[11:8]),
        .S({\add_ln45_17_reg_1549[11]_i_6_n_5 ,\add_ln45_17_reg_1549[11]_i_7_n_5 ,\add_ln45_17_reg_1549[11]_i_8_n_5 ,\add_ln45_17_reg_1549[11]_i_9_n_5 }));
  CARRY4 \add_ln45_17_reg_1549_reg[11]_i_10 
       (.CI(\add_ln45_17_reg_1549_reg[7]_i_10_n_5 ),
        .CO({\add_ln45_17_reg_1549_reg[11]_i_10_n_5 ,\add_ln45_17_reg_1549_reg[11]_i_10_n_6 ,\add_ln45_17_reg_1549_reg[11]_i_10_n_7 ,\add_ln45_17_reg_1549_reg[11]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_17_reg_1549[11]_i_11_n_5 ,\add_ln45_17_reg_1549[11]_i_12_n_5 ,\add_ln45_17_reg_1549[11]_i_13_n_5 ,\add_ln45_17_reg_1549[11]_i_14_n_5 }),
        .O({\add_ln45_17_reg_1549_reg[11]_i_10_n_9 ,\add_ln45_17_reg_1549_reg[11]_i_10_n_10 ,\add_ln45_17_reg_1549_reg[11]_i_10_n_11 ,\add_ln45_17_reg_1549_reg[11]_i_10_n_12 }),
        .S({\add_ln45_17_reg_1549[11]_i_15_n_5 ,\add_ln45_17_reg_1549[11]_i_16_n_5 ,\add_ln45_17_reg_1549[11]_i_17_n_5 ,\add_ln45_17_reg_1549[11]_i_18_n_5 }));
  FDRE \add_ln45_17_reg_1549_reg[12] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[12]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \add_ln45_17_reg_1549_reg[13] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[13]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \add_ln45_17_reg_1549_reg[14] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[14]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \add_ln45_17_reg_1549_reg[15] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[15]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [15]),
        .R(1'b0));
  CARRY4 \add_ln45_17_reg_1549_reg[15]_i_10 
       (.CI(\add_ln45_17_reg_1549_reg[15]_i_11_n_5 ),
        .CO({\NLW_add_ln45_17_reg_1549_reg[15]_i_10_CO_UNCONNECTED [3],\add_ln45_17_reg_1549_reg[15]_i_10_n_6 ,\add_ln45_17_reg_1549_reg[15]_i_10_n_7 ,\add_ln45_17_reg_1549_reg[15]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln45_17_reg_1549[15]_i_12_n_5 ,\add_ln45_17_reg_1549[15]_i_13_n_5 ,\add_ln45_17_reg_1549[15]_i_14_n_5 }),
        .O({\add_ln45_17_reg_1549_reg[15]_i_10_n_9 ,\add_ln45_17_reg_1549_reg[15]_i_10_n_10 ,\add_ln45_17_reg_1549_reg[15]_i_10_n_11 ,\add_ln45_17_reg_1549_reg[15]_i_10_n_12 }),
        .S({\add_ln45_17_reg_1549[15]_i_15_n_5 ,\add_ln45_17_reg_1549[15]_i_16_n_5 ,\add_ln45_17_reg_1549[15]_i_17_n_5 ,\add_ln45_17_reg_1549[15]_i_18_n_5 }));
  CARRY4 \add_ln45_17_reg_1549_reg[15]_i_11 
       (.CI(\add_ln45_17_reg_1549_reg[11]_i_10_n_5 ),
        .CO({\add_ln45_17_reg_1549_reg[15]_i_11_n_5 ,\add_ln45_17_reg_1549_reg[15]_i_11_n_6 ,\add_ln45_17_reg_1549_reg[15]_i_11_n_7 ,\add_ln45_17_reg_1549_reg[15]_i_11_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_17_reg_1549[15]_i_19_n_5 ,\add_ln45_17_reg_1549[15]_i_20_n_5 ,\add_ln45_17_reg_1549[15]_i_21_n_5 ,\add_ln45_17_reg_1549[15]_i_22_n_5 }),
        .O({\add_ln45_17_reg_1549_reg[15]_i_11_n_9 ,\add_ln45_17_reg_1549_reg[15]_i_11_n_10 ,\add_ln45_17_reg_1549_reg[15]_i_11_n_11 ,\add_ln45_17_reg_1549_reg[15]_i_11_n_12 }),
        .S({\add_ln45_17_reg_1549[15]_i_23_n_5 ,\add_ln45_17_reg_1549[15]_i_24_n_5 ,\add_ln45_17_reg_1549[15]_i_25_n_5 ,\add_ln45_17_reg_1549[15]_i_26_n_5 }));
  CARRY4 \add_ln45_17_reg_1549_reg[15]_i_2 
       (.CI(\add_ln45_17_reg_1549_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln45_17_reg_1549_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln45_17_reg_1549_reg[15]_i_2_n_6 ,\add_ln45_17_reg_1549_reg[15]_i_2_n_7 ,\add_ln45_17_reg_1549_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln45_17_reg_1549[15]_i_3_n_5 ,\add_ln45_17_reg_1549[15]_i_4_n_5 ,\add_ln45_17_reg_1549[15]_i_5_n_5 }),
        .O(add_ln45_17_fu_1096_p2[15:12]),
        .S({\add_ln45_17_reg_1549[15]_i_6_n_5 ,\add_ln45_17_reg_1549[15]_i_7_n_5 ,\add_ln45_17_reg_1549[15]_i_8_n_5 ,\add_ln45_17_reg_1549[15]_i_9_n_5 }));
  FDRE \add_ln45_17_reg_1549_reg[1] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[1]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \add_ln45_17_reg_1549_reg[2] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[2]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \add_ln45_17_reg_1549_reg[3] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[3]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [3]),
        .R(1'b0));
  CARRY4 \add_ln45_17_reg_1549_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln45_17_reg_1549_reg[3]_i_1_n_5 ,\add_ln45_17_reg_1549_reg[3]_i_1_n_6 ,\add_ln45_17_reg_1549_reg[3]_i_1_n_7 ,\add_ln45_17_reg_1549_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_17_reg_1549[3]_i_2_n_5 ,\add_ln45_17_reg_1549[3]_i_3_n_5 ,\add_ln45_17_reg_1549[3]_i_4_n_5 ,1'b0}),
        .O(add_ln45_17_fu_1096_p2[3:0]),
        .S({\add_ln45_17_reg_1549[3]_i_5_n_5 ,\add_ln45_17_reg_1549[3]_i_6_n_5 ,\add_ln45_17_reg_1549[3]_i_7_n_5 ,\add_ln45_17_reg_1549[3]_i_8_n_5 }));
  FDRE \add_ln45_17_reg_1549_reg[4] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[4]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \add_ln45_17_reg_1549_reg[5] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[5]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \add_ln45_17_reg_1549_reg[6] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[6]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \add_ln45_17_reg_1549_reg[7] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[7]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [7]),
        .R(1'b0));
  CARRY4 \add_ln45_17_reg_1549_reg[7]_i_1 
       (.CI(\add_ln45_17_reg_1549_reg[3]_i_1_n_5 ),
        .CO({\add_ln45_17_reg_1549_reg[7]_i_1_n_5 ,\add_ln45_17_reg_1549_reg[7]_i_1_n_6 ,\add_ln45_17_reg_1549_reg[7]_i_1_n_7 ,\add_ln45_17_reg_1549_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_17_reg_1549[7]_i_2_n_5 ,\add_ln45_17_reg_1549[7]_i_3_n_5 ,\add_ln45_17_reg_1549[7]_i_4_n_5 ,\add_ln45_17_reg_1549[7]_i_5_n_5 }),
        .O(add_ln45_17_fu_1096_p2[7:4]),
        .S({\add_ln45_17_reg_1549[7]_i_6_n_5 ,\add_ln45_17_reg_1549[7]_i_7_n_5 ,\add_ln45_17_reg_1549[7]_i_8_n_5 ,\add_ln45_17_reg_1549[7]_i_9_n_5 }));
  CARRY4 \add_ln45_17_reg_1549_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln45_17_reg_1549_reg[7]_i_10_n_5 ,\add_ln45_17_reg_1549_reg[7]_i_10_n_6 ,\add_ln45_17_reg_1549_reg[7]_i_10_n_7 ,\add_ln45_17_reg_1549_reg[7]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_17_reg_1549[7]_i_11_n_5 ,\add_ln45_17_reg_1549[7]_i_12_n_5 ,\add_ln45_17_reg_1549[7]_i_13_n_5 ,1'b0}),
        .O({\add_ln45_17_reg_1549_reg[7]_i_10_n_9 ,\add_ln45_17_reg_1549_reg[7]_i_10_n_10 ,\add_ln45_17_reg_1549_reg[7]_i_10_n_11 ,\add_ln45_17_reg_1549_reg[7]_i_10_n_12 }),
        .S({\add_ln45_17_reg_1549[7]_i_14_n_5 ,\add_ln45_17_reg_1549[7]_i_15_n_5 ,\add_ln45_17_reg_1549[7]_i_16_n_5 ,\add_ln45_17_reg_1549[7]_i_17_n_5 }));
  FDRE \add_ln45_17_reg_1549_reg[8] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[8]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \add_ln45_17_reg_1549_reg[9] 
       (.C(ap_clk),
        .CE(add_ln45_17_reg_15490),
        .D(add_ln45_17_fu_1096_p2[9]),
        .Q(\add_ln45_17_reg_1549_reg[15]_0 [9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln45_reg_1544_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln45_reg_1544_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[4],1'b1,1'b1,add_ln45_reg_1544_reg_i_4_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln45_reg_1544_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln37_27_reg_1332}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln45_reg_1544_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln45_reg_1544_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_11_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(ap_CS_fsm_pp0_stage1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln45_reg_15440),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln45_reg_1544_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln45_reg_1544_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln45_reg_1544_reg_P_UNCONNECTED[47:11],P}),
        .PATTERNBDETECT(NLW_add_ln45_reg_1544_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln45_reg_1544_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln45_reg_1544_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln45_reg_1544_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln45_reg_1544_reg_i_10
       (.I0(icmp_ln31_reg_1237),
        .I1(\tmp11_reg_1365_reg_n_5_[1] ),
        .I2(add_ln45_reg_1544_reg_i_14_n_11),
        .I3(select_ln23_14_reg_1265),
        .I4(tmp11_mid1_fu_814_p2[1]),
        .O(out[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln45_reg_1544_reg_i_11
       (.I0(icmp_ln31_reg_1237),
        .I1(\tmp11_reg_1365_reg_n_5_[0] ),
        .I2(add_ln45_reg_1544_reg_i_14_n_12),
        .I3(select_ln23_14_reg_1265),
        .I4(tmp11_mid1_fu_814_p2[0]),
        .O(out[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln45_reg_1544_reg_i_12
       (.CI(add_ln45_reg_1544_reg_i_14_n_5),
        .CO({NLW_add_ln45_reg_1544_reg_i_12_CO_UNCONNECTED[3:2],add_ln45_reg_1544_reg_i_12_n_7,add_ln45_reg_1544_reg_i_12_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln45_reg_1544_reg_i_16_n_5,add_ln45_reg_1544_reg_i_17_n_5}),
        .O({NLW_add_ln45_reg_1544_reg_i_12_O_UNCONNECTED[3],add_ln45_reg_1544_reg_i_12_n_10,add_ln45_reg_1544_reg_i_12_n_11,add_ln45_reg_1544_reg_i_12_n_12}),
        .S({1'b0,add_ln45_reg_1544_reg_i_18_n_5,add_ln45_reg_1544_reg_i_19_n_5,add_ln45_reg_1544_reg_i_20_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln45_reg_1544_reg_i_13
       (.CI(add_ln45_reg_1544_reg_i_15_n_5),
        .CO({NLW_add_ln45_reg_1544_reg_i_13_CO_UNCONNECTED[3:2],add_ln45_reg_1544_reg_i_13_n_7,add_ln45_reg_1544_reg_i_13_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln45_reg_1544_reg_i_13_O_UNCONNECTED[3],tmp11_mid1_fu_814_p2[6:4]}),
        .S({1'b0,add_ln45_reg_1544_reg_i_21_n_5,add_ln45_reg_1544_reg_i_22_n_5,add_ln45_reg_1544_reg_i_23_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln45_reg_1544_reg_i_14
       (.CI(1'b0),
        .CO({add_ln45_reg_1544_reg_i_14_n_5,add_ln45_reg_1544_reg_i_14_n_6,add_ln45_reg_1544_reg_i_14_n_7,add_ln45_reg_1544_reg_i_14_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln45_reg_1544_reg_i_24_n_5,out_d_reg_1232[0],out_d_reg_1232[0],1'b0}),
        .O({add_ln45_reg_1544_reg_i_14_n_9,add_ln45_reg_1544_reg_i_14_n_10,add_ln45_reg_1544_reg_i_14_n_11,add_ln45_reg_1544_reg_i_14_n_12}),
        .S({add_ln45_reg_1544_reg_i_25_n_5,add_ln45_reg_1544_reg_i_26_n_5,add_ln45_reg_1544_reg_i_27_n_5,add_ln45_reg_1544_reg_i_28_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln45_reg_1544_reg_i_15
       (.CI(1'b0),
        .CO({add_ln45_reg_1544_reg_i_15_n_5,add_ln45_reg_1544_reg_i_15_n_6,add_ln45_reg_1544_reg_i_15_n_7,add_ln45_reg_1544_reg_i_15_n_8}),
        .CYINIT(1'b0),
        .DI(out_h_reg_1271),
        .O(tmp11_mid1_fu_814_p2[3:0]),
        .S({add_ln45_reg_1544_reg_i_29_n_5,add_ln45_reg_1544_reg_i_30_n_5,add_ln45_reg_1544_reg_i_31_n_5,add_ln45_reg_1544_reg_i_32_n_5}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    add_ln45_reg_1544_reg_i_16
       (.I0(out_d_reg_1232[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(out_d_reg_1232[2]),
        .I3(out_d_reg_1232[3]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(out_d_reg_1232[1]),
        .O(add_ln45_reg_1544_reg_i_16_n_5));
  LUT6 #(
    .INIT(64'h708F0FF00FF00FF0)) 
    add_ln45_reg_1544_reg_i_17
       (.I0(out_d_reg_1232[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(out_d_reg_1232[2]),
        .I3(out_d_reg_1232[3]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(out_d_reg_1232[1]),
        .O(add_ln45_reg_1544_reg_i_17_n_5));
  LUT4 #(
    .INIT(16'h3840)) 
    add_ln45_reg_1544_reg_i_18
       (.I0(out_d_reg_1232[1]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(out_d_reg_1232[3]),
        .I3(out_d_reg_1232[2]),
        .O(add_ln45_reg_1544_reg_i_18_n_5));
  LUT6 #(
    .INIT(64'h700F0000FF0FF000)) 
    add_ln45_reg_1544_reg_i_19
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(out_d_reg_1232[0]),
        .I2(out_d_reg_1232[2]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I4(out_d_reg_1232[3]),
        .I5(out_d_reg_1232[1]),
        .O(add_ln45_reg_1544_reg_i_19_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln45_reg_1544_reg_i_2
       (.I0(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm115_out));
  LUT6 #(
    .INIT(64'hDA2A55AAFFF00FF0)) 
    add_ln45_reg_1544_reg_i_20
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(out_d_reg_1232[0]),
        .I2(out_d_reg_1232[2]),
        .I3(out_d_reg_1232[3]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I5(out_d_reg_1232[1]),
        .O(add_ln45_reg_1544_reg_i_20_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln45_reg_1544_reg_i_21
       (.I0(add_ln45_reg_1544_reg_i_12_n_10),
        .I1(icmp_ln31_reg_1237),
        .I2(mul_ln45_reg_1360[6]),
        .O(add_ln45_reg_1544_reg_i_21_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln45_reg_1544_reg_i_22
       (.I0(add_ln45_reg_1544_reg_i_12_n_11),
        .I1(icmp_ln31_reg_1237),
        .I2(mul_ln45_reg_1360[5]),
        .O(add_ln45_reg_1544_reg_i_22_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln45_reg_1544_reg_i_23
       (.I0(add_ln45_reg_1544_reg_i_12_n_12),
        .I1(icmp_ln31_reg_1237),
        .I2(mul_ln45_reg_1360[4]),
        .O(add_ln45_reg_1544_reg_i_23_n_5));
  LUT4 #(
    .INIT(16'h956A)) 
    add_ln45_reg_1544_reg_i_24
       (.I0(out_d_reg_1232[2]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(out_d_reg_1232[3]),
        .I3(out_d_reg_1232[1]),
        .O(add_ln45_reg_1544_reg_i_24_n_5));
  LUT6 #(
    .INIT(64'h95C0953F953F6AC0)) 
    add_ln45_reg_1544_reg_i_25
       (.I0(out_d_reg_1232[3]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(out_d_reg_1232[0]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I4(out_d_reg_1232[2]),
        .I5(out_d_reg_1232[1]),
        .O(add_ln45_reg_1544_reg_i_25_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln45_reg_1544_reg_i_26
       (.I0(out_d_reg_1232[2]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(out_d_reg_1232[1]),
        .I3(out_d_reg_1232[0]),
        .O(add_ln45_reg_1544_reg_i_26_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln45_reg_1544_reg_i_27
       (.I0(out_d_reg_1232[0]),
        .I1(out_d_reg_1232[1]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(add_ln45_reg_1544_reg_i_27_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln45_reg_1544_reg_i_28
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(out_d_reg_1232[0]),
        .O(add_ln45_reg_1544_reg_i_28_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln45_reg_1544_reg_i_29
       (.I0(out_h_reg_1271[3]),
        .I1(mul_ln45_reg_1360[3]),
        .I2(icmp_ln31_reg_1237),
        .I3(add_ln45_reg_1544_reg_i_14_n_9),
        .O(add_ln45_reg_1544_reg_i_29_n_5));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln45_reg_1544_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1228_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln45_reg_15440));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln45_reg_1544_reg_i_30
       (.I0(out_h_reg_1271[2]),
        .I1(mul_ln45_reg_1360[2]),
        .I2(icmp_ln31_reg_1237),
        .I3(add_ln45_reg_1544_reg_i_14_n_10),
        .O(add_ln45_reg_1544_reg_i_30_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln45_reg_1544_reg_i_31
       (.I0(out_h_reg_1271[1]),
        .I1(mul_ln45_reg_1360[1]),
        .I2(icmp_ln31_reg_1237),
        .I3(add_ln45_reg_1544_reg_i_14_n_11),
        .O(add_ln45_reg_1544_reg_i_31_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln45_reg_1544_reg_i_32
       (.I0(out_h_reg_1271[0]),
        .I1(mul_ln45_reg_1360[0]),
        .I2(icmp_ln31_reg_1237),
        .I3(add_ln45_reg_1544_reg_i_14_n_12),
        .O(add_ln45_reg_1544_reg_i_32_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln45_reg_1544_reg_i_4
       (.I0(Q[4]),
        .O(add_ln45_reg_1544_reg_i_4_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln45_reg_1544_reg_i_5
       (.I0(icmp_ln31_reg_1237),
        .I1(\tmp11_reg_1365_reg_n_5_[6] ),
        .I2(add_ln45_reg_1544_reg_i_12_n_10),
        .I3(select_ln23_14_reg_1265),
        .I4(tmp11_mid1_fu_814_p2[6]),
        .O(out[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln45_reg_1544_reg_i_6
       (.I0(icmp_ln31_reg_1237),
        .I1(\tmp11_reg_1365_reg_n_5_[5] ),
        .I2(add_ln45_reg_1544_reg_i_12_n_11),
        .I3(select_ln23_14_reg_1265),
        .I4(tmp11_mid1_fu_814_p2[5]),
        .O(out[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln45_reg_1544_reg_i_7
       (.I0(icmp_ln31_reg_1237),
        .I1(\tmp11_reg_1365_reg_n_5_[4] ),
        .I2(add_ln45_reg_1544_reg_i_12_n_12),
        .I3(select_ln23_14_reg_1265),
        .I4(tmp11_mid1_fu_814_p2[4]),
        .O(out[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln45_reg_1544_reg_i_8
       (.I0(icmp_ln31_reg_1237),
        .I1(\tmp11_reg_1365_reg_n_5_[3] ),
        .I2(add_ln45_reg_1544_reg_i_14_n_9),
        .I3(select_ln23_14_reg_1265),
        .I4(tmp11_mid1_fu_814_p2[3]),
        .O(out[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln45_reg_1544_reg_i_9
       (.I0(icmp_ln31_reg_1237),
        .I1(\tmp11_reg_1365_reg_n_5_[2] ),
        .I2(add_ln45_reg_1544_reg_i_14_n_10),
        .I3(select_ln23_14_reg_1265),
        .I4(tmp11_mid1_fu_814_p2[2]),
        .O(out[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_449_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(Q[1]),
        .I1(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_1_fu_449_ap_ready),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(Q[2]),
        .I1(grp_depthwise_conv2d_fix_1_fu_449_ap_ready),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(Q[3]),
        .I1(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_1_fu_449_ap_ready),
        .I4(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_449_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .I3(Q[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h0C00A0A0)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(\ap_CS_fsm_reg[5]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_depthwise_conv2d_fix_1_fu_449_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(ap_rst_n),
        .I4(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .I5(\ap_CS_fsm_reg[5]_0 ),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_1_fu_449_ap_ready),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln22_reg_1228[0]_i_2 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[9] ),
        .I1(indvar_flatten48_reg_2980),
        .I2(add_ln22_reg_1370[9]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[10] ),
        .I5(add_ln22_reg_1370[10]),
        .O(\icmp_ln22_reg_1228[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \icmp_ln22_reg_1228[0]_i_3 
       (.I0(\icmp_ln22_reg_1228[0]_i_6_n_5 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(add_ln22_reg_1370[8]),
        .I3(indvar_flatten48_reg_2980),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[8] ),
        .O(\icmp_ln22_reg_1228[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \icmp_ln22_reg_1228[0]_i_4 
       (.I0(\icmp_ln22_reg_1228[0]_i_7_n_5 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(add_ln22_reg_1370[5]),
        .I3(indvar_flatten48_reg_2980),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[5] ),
        .O(\icmp_ln22_reg_1228[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \icmp_ln22_reg_1228[0]_i_5 
       (.I0(add_ln22_reg_1370[1]),
        .I1(indvar_flatten48_reg_2980),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .I3(add_ln22_reg_1370[0]),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I5(\icmp_ln22_reg_1228[0]_i_8_n_5 ),
        .O(\icmp_ln22_reg_1228[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln22_reg_1228[0]_i_6 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(add_ln22_reg_1370[7]),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[7] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .I4(indvar_flatten48_reg_2980),
        .I5(add_ln22_reg_1370[6]),
        .O(\icmp_ln22_reg_1228[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln22_reg_1228[0]_i_7 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(add_ln22_reg_1370[3]),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[3] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[4] ),
        .I4(indvar_flatten48_reg_2980),
        .I5(add_ln22_reg_1370[4]),
        .O(\icmp_ln22_reg_1228[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \icmp_ln22_reg_1228[0]_i_8 
       (.I0(add_ln22_reg_1370[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .O(\icmp_ln22_reg_1228[0]_i_8_n_5 ));
  FDRE \icmp_ln22_reg_1228_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .Q(\icmp_ln22_reg_1228_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln22_reg_1228_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln22_fu_472_p2),
        .Q(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln22_reg_1228_reg[0]_i_1 
       (.CI(1'b0),
        .CO({icmp_ln22_fu_472_p2,\icmp_ln22_reg_1228_reg[0]_i_1_n_6 ,\icmp_ln22_reg_1228_reg[0]_i_1_n_7 ,\icmp_ln22_reg_1228_reg[0]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln22_reg_1228_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln22_reg_1228[0]_i_2_n_5 ,\icmp_ln22_reg_1228[0]_i_3_n_5 ,\icmp_ln22_reg_1228[0]_i_4_n_5 ,\icmp_ln22_reg_1228[0]_i_5_n_5 }));
  LUT6 #(
    .INIT(64'h4040400101014001)) 
    \icmp_ln31_reg_1237[0]_i_1 
       (.I0(\icmp_ln31_reg_1237[0]_i_2_n_5 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_326_p4[6]),
        .I3(indvar_flatten_reg_322[7]),
        .I4(indvar_flatten48_reg_2980),
        .I5(\select_ln31_7_reg_1489_reg_n_5_[7] ),
        .O(p_0_in1_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln31_reg_1237[0]_i_2 
       (.I0(ap_phi_mux_indvar_flatten_phi_fu_326_p4[3]),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_326_p4[1]),
        .I2(\icmp_ln31_reg_1237[0]_i_6_n_5 ),
        .I3(\icmp_ln31_reg_1237[0]_i_7_n_5 ),
        .I4(\icmp_ln31_reg_1237[0]_i_8_n_5 ),
        .I5(\icmp_ln31_reg_1237[0]_i_9_n_5 ),
        .O(\icmp_ln31_reg_1237[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln31_reg_1237[0]_i_3 
       (.I0(\select_ln31_7_reg_1489_reg_n_5_[6] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_322[6]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_326_p4[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln31_reg_1237[0]_i_4 
       (.I0(\select_ln31_7_reg_1489_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_322[3]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_326_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln31_reg_1237[0]_i_5 
       (.I0(\select_ln31_7_reg_1489_reg_n_5_[1] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_322[1]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_326_p4[1]));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \icmp_ln31_reg_1237[0]_i_6 
       (.I0(indvar_flatten_reg_322[0]),
        .I1(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln31_7_reg_1489_reg_n_5_[0] ),
        .I5(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\icmp_ln31_reg_1237[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \icmp_ln31_reg_1237[0]_i_7 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(indvar_flatten_reg_322[4]),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln31_7_reg_1489_reg_n_5_[4] ),
        .O(\icmp_ln31_reg_1237[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \icmp_ln31_reg_1237[0]_i_8 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(indvar_flatten_reg_322[2]),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln31_7_reg_1489_reg_n_5_[2] ),
        .O(\icmp_ln31_reg_1237[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \icmp_ln31_reg_1237[0]_i_9 
       (.I0(indvar_flatten_reg_322[5]),
        .I1(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln31_7_reg_1489_reg_n_5_[5] ),
        .I5(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\icmp_ln31_reg_1237[0]_i_9_n_5 ));
  FDRE \icmp_ln31_reg_1237_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(p_0_in1_in),
        .Q(icmp_ln31_reg_1237),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80888888)) 
    \indvar_flatten48_reg_298[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln22_reg_1370[0]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln22_reg_1370[10]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[10] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln22_reg_1370[1]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln22_reg_1370[2]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln22_reg_1370[3]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[3] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln22_reg_1370[4]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[4] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln22_reg_1370[5]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[5] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln22_reg_1370[6]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln22_reg_1370[7]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[7] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln22_reg_1370[8]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[8] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln22_reg_1370[9]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[9] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln31_7_reg_1489_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_322[0]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln31_7_reg_1489_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_322[1]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln31_7_reg_1489_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_322[2]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln31_7_reg_1489_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_322[3]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln31_7_reg_1489_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_322[4]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln31_7_reg_1489_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_322[5]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln31_7_reg_1489_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_322[6]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln31_7_reg_1489_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_322[7]),
        .R(indvar_flatten48_reg_298));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln45_reg_1360[3]_i_2 
       (.I0(zext_ln45_2_reg_1218_reg[2]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(zext_ln45_2_reg_1218_reg[3]),
        .I3(zext_ln45_2_reg_1218_reg[1]),
        .O(\mul_ln45_reg_1360[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h95C0953F953F6AC0)) 
    \mul_ln45_reg_1360[3]_i_3 
       (.I0(zext_ln45_2_reg_1218_reg[3]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(zext_ln45_2_reg_1218_reg[0]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I4(zext_ln45_2_reg_1218_reg[2]),
        .I5(zext_ln45_2_reg_1218_reg[1]),
        .O(\mul_ln45_reg_1360[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln45_reg_1360[3]_i_4 
       (.I0(zext_ln45_2_reg_1218_reg[2]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(zext_ln45_2_reg_1218_reg[1]),
        .I3(zext_ln45_2_reg_1218_reg[0]),
        .O(\mul_ln45_reg_1360[3]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln45_reg_1360[3]_i_5 
       (.I0(zext_ln45_2_reg_1218_reg[0]),
        .I1(zext_ln45_2_reg_1218_reg[1]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\mul_ln45_reg_1360[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln45_reg_1360[3]_i_6 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(zext_ln45_2_reg_1218_reg[0]),
        .O(\mul_ln45_reg_1360[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mul_ln45_reg_1360[6]_i_2 
       (.I0(zext_ln45_2_reg_1218_reg[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(zext_ln45_2_reg_1218_reg[2]),
        .I3(zext_ln45_2_reg_1218_reg[3]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(zext_ln45_2_reg_1218_reg[1]),
        .O(\mul_ln45_reg_1360[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h708F0FF00FF00FF0)) 
    \mul_ln45_reg_1360[6]_i_3 
       (.I0(zext_ln45_2_reg_1218_reg[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(zext_ln45_2_reg_1218_reg[2]),
        .I3(zext_ln45_2_reg_1218_reg[3]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(zext_ln45_2_reg_1218_reg[1]),
        .O(\mul_ln45_reg_1360[6]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h3840)) 
    \mul_ln45_reg_1360[6]_i_4 
       (.I0(zext_ln45_2_reg_1218_reg[1]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(zext_ln45_2_reg_1218_reg[3]),
        .I3(zext_ln45_2_reg_1218_reg[2]),
        .O(\mul_ln45_reg_1360[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h700F0000FF0FF000)) 
    \mul_ln45_reg_1360[6]_i_5 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(zext_ln45_2_reg_1218_reg[0]),
        .I2(zext_ln45_2_reg_1218_reg[2]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I4(zext_ln45_2_reg_1218_reg[3]),
        .I5(zext_ln45_2_reg_1218_reg[1]),
        .O(\mul_ln45_reg_1360[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hDA2A55AAFFF00FF0)) 
    \mul_ln45_reg_1360[6]_i_6 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(zext_ln45_2_reg_1218_reg[0]),
        .I2(zext_ln45_2_reg_1218_reg[2]),
        .I3(zext_ln45_2_reg_1218_reg[3]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I5(zext_ln45_2_reg_1218_reg[1]),
        .O(\mul_ln45_reg_1360[6]_i_6_n_5 ));
  FDRE \mul_ln45_reg_1360_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln45_fu_693_p2[0]),
        .Q(mul_ln45_reg_1360[0]),
        .R(1'b0));
  FDRE \mul_ln45_reg_1360_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln45_fu_693_p2[1]),
        .Q(mul_ln45_reg_1360[1]),
        .R(1'b0));
  FDRE \mul_ln45_reg_1360_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln45_fu_693_p2[2]),
        .Q(mul_ln45_reg_1360[2]),
        .R(1'b0));
  FDRE \mul_ln45_reg_1360_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln45_fu_693_p2[3]),
        .Q(mul_ln45_reg_1360[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mul_ln45_reg_1360_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln45_reg_1360_reg[3]_i_1_n_5 ,\mul_ln45_reg_1360_reg[3]_i_1_n_6 ,\mul_ln45_reg_1360_reg[3]_i_1_n_7 ,\mul_ln45_reg_1360_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln45_reg_1360[3]_i_2_n_5 ,zext_ln45_2_reg_1218_reg[0],zext_ln45_2_reg_1218_reg[0],1'b0}),
        .O(mul_ln45_fu_693_p2[3:0]),
        .S({\mul_ln45_reg_1360[3]_i_3_n_5 ,\mul_ln45_reg_1360[3]_i_4_n_5 ,\mul_ln45_reg_1360[3]_i_5_n_5 ,\mul_ln45_reg_1360[3]_i_6_n_5 }));
  FDRE \mul_ln45_reg_1360_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln45_fu_693_p2[4]),
        .Q(mul_ln45_reg_1360[4]),
        .R(1'b0));
  FDRE \mul_ln45_reg_1360_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln45_fu_693_p2[5]),
        .Q(mul_ln45_reg_1360[5]),
        .R(1'b0));
  FDRE \mul_ln45_reg_1360_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(mul_ln45_fu_693_p2[6]),
        .Q(mul_ln45_reg_1360[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mul_ln45_reg_1360_reg[6]_i_1 
       (.CI(\mul_ln45_reg_1360_reg[3]_i_1_n_5 ),
        .CO({\NLW_mul_ln45_reg_1360_reg[6]_i_1_CO_UNCONNECTED [3:2],\mul_ln45_reg_1360_reg[6]_i_1_n_7 ,\mul_ln45_reg_1360_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln45_reg_1360[6]_i_2_n_5 ,\mul_ln45_reg_1360[6]_i_3_n_5 }),
        .O({\NLW_mul_ln45_reg_1360_reg[6]_i_1_O_UNCONNECTED [3],mul_ln45_fu_693_p2[6:4]}),
        .S({1'b0,\mul_ln45_reg_1360[6]_i_4_n_5 ,\mul_ln45_reg_1360[6]_i_5_n_5 ,\mul_ln45_reg_1360[6]_i_6_n_5 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_35 network_mul_mul_16s_16s_29_1_1_U64
       (.A(A),
        .B(B),
        .P(trunc_ln_reg_1423),
        .Q({\ap_CS_fsm_reg[5]_0 ,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[2] (network_mul_mul_16s_16s_29_1_1_U64_n_21),
        .\ap_CS_fsm_reg[2]_0 (network_mul_mul_16s_16s_29_1_1_U64_n_22),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .indvar_flatten48_reg_2980(indvar_flatten48_reg_2980),
        .p(ap_enable_reg_pp0_iter1_reg_n_5),
        .p_0(\icmp_ln22_reg_1228_pp0_iter1_reg_reg_n_5_[0] ),
        .p_1(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .p_11_in(p_11_in),
        .reg_3551(reg_3551));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_36 network_mul_mul_16s_16s_29_1_1_U65
       (.DI({network_mul_mul_16s_16s_29_1_1_U65_n_24,network_mul_mul_16s_16s_29_1_1_U65_n_25}),
        .P(trunc_ln45_9_reg_1428),
        .Q({\ap_CS_fsm_reg[5]_0 ,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage0}),
        .S(network_mul_mul_16s_16s_29_1_1_U65_n_23),
        .\add_ln45_10_reg_1514_reg[13] (network_mul_mul_16s_16s_29_1_1_U65_n_37),
        .\add_ln45_12_reg_1529[15]_i_5 (trunc_ln_reg_1423[15:1]),
        .\add_ln45_12_reg_1529[15]_i_5_0 (add_ln45_10_reg_1514),
        .\ap_CS_fsm_reg[5] (network_mul_mul_16s_16s_29_1_1_U65_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .indvar_flatten48_reg_2980(indvar_flatten48_reg_2980),
        .\out_d_0_reg_310_reg[0] (ap_enable_reg_pp0_iter1_reg_n_5),
        .\out_d_0_reg_310_reg[0]_0 (\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .p({network_mul_mul_16s_16s_29_1_1_U65_n_26,network_mul_mul_16s_16s_29_1_1_U65_n_27,network_mul_mul_16s_16s_29_1_1_U65_n_28,network_mul_mul_16s_16s_29_1_1_U65_n_29}),
        .p_0({network_mul_mul_16s_16s_29_1_1_U65_n_30,network_mul_mul_16s_16s_29_1_1_U65_n_31,network_mul_mul_16s_16s_29_1_1_U65_n_32,network_mul_mul_16s_16s_29_1_1_U65_n_33}),
        .p_1({network_mul_mul_16s_16s_29_1_1_U65_n_34,network_mul_mul_16s_16s_29_1_1_U65_n_35,network_mul_mul_16s_16s_29_1_1_U65_n_36}),
        .p_11_in(p_11_in),
        .p_2(p_0),
        .p_3(p),
        .reg_3600(reg_3600));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_37 network_mul_mul_16s_16s_29_1_1_U66
       (.A(A),
        .D({network_mul_mul_16s_16s_29_1_1_U66_n_5,network_mul_mul_16s_16s_29_1_1_U66_n_6,network_mul_mul_16s_16s_29_1_1_U66_n_7,network_mul_mul_16s_16s_29_1_1_U66_n_8,network_mul_mul_16s_16s_29_1_1_U66_n_9,network_mul_mul_16s_16s_29_1_1_U66_n_10,network_mul_mul_16s_16s_29_1_1_U66_n_11,network_mul_mul_16s_16s_29_1_1_U66_n_12,network_mul_mul_16s_16s_29_1_1_U66_n_13,network_mul_mul_16s_16s_29_1_1_U66_n_14,network_mul_mul_16s_16s_29_1_1_U66_n_15,network_mul_mul_16s_16s_29_1_1_U66_n_16,network_mul_mul_16s_16s_29_1_1_U66_n_17,network_mul_mul_16s_16s_29_1_1_U66_n_18,network_mul_mul_16s_16s_29_1_1_U66_n_19,network_mul_mul_16s_16s_29_1_1_U66_n_20}),
        .Q({\ap_CS_fsm_reg[5]_0 ,ap_CS_fsm_pp0_stage2}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p(network_mul_mul_16s_16s_29_1_1_U64_n_21),
        .p_0(p_1),
        .p_1(\icmp_ln22_reg_1228_reg_n_5_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_38 network_mul_mul_16s_16s_29_1_1_U67
       (.B(B),
        .D(p_0_in),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_29_1_1_U65_n_20),
        .p_0(network_mul_mul_16s_16s_29_1_1_U64_n_22),
        .p_1(p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_39 network_mul_mul_16s_16s_29_1_1_U68
       (.A(A),
        .D({network_mul_mul_16s_16s_29_1_1_U68_n_5,network_mul_mul_16s_16s_29_1_1_U68_n_6,network_mul_mul_16s_16s_29_1_1_U68_n_7,network_mul_mul_16s_16s_29_1_1_U68_n_8,network_mul_mul_16s_16s_29_1_1_U68_n_9,network_mul_mul_16s_16s_29_1_1_U68_n_10,network_mul_mul_16s_16s_29_1_1_U68_n_11,network_mul_mul_16s_16s_29_1_1_U68_n_12,network_mul_mul_16s_16s_29_1_1_U68_n_13,network_mul_mul_16s_16s_29_1_1_U68_n_14,network_mul_mul_16s_16s_29_1_1_U68_n_15,network_mul_mul_16s_16s_29_1_1_U68_n_16,network_mul_mul_16s_16s_29_1_1_U68_n_17,network_mul_mul_16s_16s_29_1_1_U68_n_18,network_mul_mul_16s_16s_29_1_1_U68_n_19,network_mul_mul_16s_16s_29_1_1_U68_n_20}),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_29_1_1_U64_n_21),
        .p_0(p_0),
        .reg_3600(reg_3600));
  FDRE \out_d_0_reg_310_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .Q(out_d_0_reg_310[0]),
        .R(indvar_flatten48_reg_298));
  FDRE \out_d_0_reg_310_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .Q(out_d_0_reg_310[1]),
        .R(indvar_flatten48_reg_298));
  FDRE \out_d_0_reg_310_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln23_9_reg_1453_reg_n_5_[2] ),
        .Q(out_d_0_reg_310[2]),
        .R(indvar_flatten48_reg_298));
  FDRE \out_d_0_reg_310_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(select_ln23_9_reg_1453),
        .Q(out_d_0_reg_310[3]),
        .R(indvar_flatten48_reg_298));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \out_d_reg_1232[0]_i_1 
       (.I0(out_d_0_reg_310[0]),
        .I1(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .O(B_1[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \out_d_reg_1232[1]_i_1 
       (.I0(out_d_0_reg_310[0]),
        .I1(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .I2(out_d_0_reg_310[1]),
        .I3(indvar_flatten48_reg_2980),
        .I4(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .O(B_1[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \out_d_reg_1232[2]_i_1 
       (.I0(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .I1(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I2(out_d_0_reg_310[1]),
        .I3(out_d_0_reg_310[2]),
        .I4(indvar_flatten48_reg_2980),
        .I5(\select_ln23_9_reg_1453_reg_n_5_[2] ),
        .O(B_1[2]));
  LUT6 #(
    .INIT(64'h7F7F7F8080807F80)) 
    \out_d_reg_1232[3]_i_1 
       (.I0(\zext_ln45_2_reg_1218[1]_i_1_n_5 ),
        .I1(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .I2(\zext_ln45_2_reg_1218[2]_i_1_n_5 ),
        .I3(out_d_0_reg_310[3]),
        .I4(indvar_flatten48_reg_2980),
        .I5(select_ln23_9_reg_1453),
        .O(B_1[3]));
  FDRE \out_d_reg_1232_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(B_1[0]),
        .Q(out_d_reg_1232[0]),
        .R(1'b0));
  FDRE \out_d_reg_1232_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(B_1[1]),
        .Q(out_d_reg_1232[1]),
        .R(1'b0));
  FDRE \out_d_reg_1232_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(B_1[2]),
        .Q(out_d_reg_1232[2]),
        .R(1'b0));
  FDRE \out_d_reg_1232_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(B_1[3]),
        .Q(out_d_reg_1232[3]),
        .R(1'b0));
  FDRE \out_h_0_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(select_ln31_reg_1459[0]),
        .Q(out_h_0_reg_333[0]),
        .R(indvar_flatten48_reg_298));
  FDRE \out_h_0_reg_333_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(select_ln31_reg_1459[1]),
        .Q(out_h_0_reg_333[1]),
        .R(indvar_flatten48_reg_298));
  FDRE \out_h_0_reg_333_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(select_ln31_reg_1459[2]),
        .Q(out_h_0_reg_333[2]),
        .R(indvar_flatten48_reg_298));
  FDRE \out_h_0_reg_333_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(select_ln31_reg_1459[3]),
        .Q(out_h_0_reg_333[3]),
        .R(indvar_flatten48_reg_298));
  LUT5 #(
    .INIT(32'hAABAFFBF)) 
    \out_h_reg_1271[0]_i_1 
       (.I0(p_0_in1_in),
        .I1(select_ln31_reg_1459[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(out_h_0_reg_333[0]),
        .O(zext_ln37_6_cast_mid_fu_588_p1[0]));
  LUT6 #(
    .INIT(64'h455555548AAAAAA8)) 
    \out_h_reg_1271[1]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_337_p4[0]),
        .I1(\icmp_ln31_reg_1237[0]_i_2_n_5 ),
        .I2(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_326_p4[6]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_326_p4[7]),
        .I5(ap_phi_mux_out_h_0_phi_fu_337_p4[1]),
        .O(zext_ln37_6_cast_mid_fu_588_p1[1]));
  LUT6 #(
    .INIT(64'h7700770788008808)) 
    \out_h_reg_1271[2]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_337_p4[0]),
        .I1(ap_phi_mux_out_h_0_phi_fu_337_p4[1]),
        .I2(\out_h_reg_1271[2]_i_2_n_5 ),
        .I3(\icmp_ln31_reg_1237[0]_i_2_n_5 ),
        .I4(\out_h_reg_1271[2]_i_3_n_5 ),
        .I5(ap_phi_mux_out_h_0_phi_fu_337_p4[2]),
        .O(zext_ln37_6_cast_mid_fu_588_p1[2]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \out_h_reg_1271[2]_i_2 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[6] ),
        .I2(indvar_flatten_reg_322[6]),
        .I3(indvar_flatten_reg_322[7]),
        .I4(indvar_flatten48_reg_2980),
        .I5(\select_ln31_7_reg_1489_reg_n_5_[7] ),
        .O(\out_h_reg_1271[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000511110005)) 
    \out_h_reg_1271[2]_i_3 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(\select_ln31_7_reg_1489_reg_n_5_[6] ),
        .I2(indvar_flatten_reg_322[6]),
        .I3(indvar_flatten_reg_322[7]),
        .I4(indvar_flatten48_reg_2980),
        .I5(\select_ln31_7_reg_1489_reg_n_5_[7] ),
        .O(\out_h_reg_1271[2]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \out_h_reg_1271[3]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_337_p4[1]),
        .I1(ap_phi_mux_out_h_0_phi_fu_337_p4[0]),
        .I2(ap_phi_mux_out_h_0_phi_fu_337_p4[2]),
        .I3(p_0_in1_in),
        .I4(ap_phi_mux_out_h_0_phi_fu_337_p4[3]),
        .O(zext_ln37_6_cast_mid_fu_588_p1[3]));
  FDRE \out_h_reg_1271_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(zext_ln37_6_cast_mid_fu_588_p1[0]),
        .Q(out_h_reg_1271[0]),
        .R(1'b0));
  FDRE \out_h_reg_1271_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(zext_ln37_6_cast_mid_fu_588_p1[1]),
        .Q(out_h_reg_1271[1]),
        .R(1'b0));
  FDRE \out_h_reg_1271_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(zext_ln37_6_cast_mid_fu_588_p1[2]),
        .Q(out_h_reg_1271[2]),
        .R(1'b0));
  FDRE \out_h_reg_1271_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(zext_ln37_6_cast_mid_fu_588_p1[3]),
        .Q(out_h_reg_1271[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \out_w_0_mid2_reg_1276[0]_i_1 
       (.I0(out_w_reg_1344[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(out_w_0_reg_344[0]),
        .O(\out_w_0_mid2_reg_1276[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_mid2_reg_1276[1]_i_1 
       (.I0(out_w_reg_1344[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(out_w_0_reg_344[1]),
        .O(\out_w_0_mid2_reg_1276[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_mid2_reg_1276[2]_i_1 
       (.I0(out_w_reg_1344[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(out_w_0_reg_344[2]),
        .O(\out_w_0_mid2_reg_1276[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h4440)) 
    \out_w_0_mid2_reg_1276[3]_i_1 
       (.I0(icmp_ln22_fu_472_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(p_0_in1_in),
        .I3(p_1_in),
        .O(out_w_0_mid2_reg_1276));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \out_w_0_mid2_reg_1276[3]_i_2 
       (.I0(out_w_reg_1344[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(out_w_0_reg_344[3]),
        .O(\out_w_0_mid2_reg_1276[3]_i_2_n_5 ));
  FDRE \out_w_0_mid2_reg_1276_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(\out_w_0_mid2_reg_1276[0]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .R(out_w_0_mid2_reg_1276));
  FDRE \out_w_0_mid2_reg_1276_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(\out_w_0_mid2_reg_1276[1]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .R(out_w_0_mid2_reg_1276));
  FDRE \out_w_0_mid2_reg_1276_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(\out_w_0_mid2_reg_1276[2]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1276_reg_n_5_[2] ),
        .R(out_w_0_mid2_reg_1276));
  FDRE \out_w_0_mid2_reg_1276_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(\out_w_0_mid2_reg_1276[3]_i_2_n_5 ),
        .Q(\out_w_0_mid2_reg_1276_reg_n_5_[3] ),
        .R(out_w_0_mid2_reg_1276));
  FDRE \out_w_0_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(out_w_reg_1344[0]),
        .Q(out_w_0_reg_344[0]),
        .R(indvar_flatten48_reg_298));
  FDRE \out_w_0_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(out_w_reg_1344[1]),
        .Q(out_w_0_reg_344[1]),
        .R(indvar_flatten48_reg_298));
  FDRE \out_w_0_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(out_w_reg_1344[2]),
        .Q(out_w_0_reg_344[2]),
        .R(indvar_flatten48_reg_298));
  FDRE \out_w_0_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(out_w_reg_1344[3]),
        .Q(out_w_0_reg_344[3]),
        .R(indvar_flatten48_reg_298));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_1344[0]_i_1 
       (.I0(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .O(\out_w_reg_1344[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_1344[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .O(\out_w_reg_1344[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_1344[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1276_reg_n_5_[2] ),
        .O(\out_w_reg_1344[2]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \out_w_reg_1344[3]_i_1 
       (.I0(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(reg_3550));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_1344[3]_i_2 
       (.I0(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1276_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1276_reg_n_5_[3] ),
        .O(\out_w_reg_1344[3]_i_2_n_5 ));
  FDRE \out_w_reg_1344_reg[0] 
       (.C(ap_clk),
        .CE(reg_3550),
        .D(\out_w_reg_1344[0]_i_1_n_5 ),
        .Q(out_w_reg_1344[0]),
        .R(1'b0));
  FDRE \out_w_reg_1344_reg[1] 
       (.C(ap_clk),
        .CE(reg_3550),
        .D(\out_w_reg_1344[1]_i_1_n_5 ),
        .Q(out_w_reg_1344[1]),
        .R(1'b0));
  FDRE \out_w_reg_1344_reg[2] 
       (.C(ap_clk),
        .CE(reg_3550),
        .D(\out_w_reg_1344[2]_i_1_n_5 ),
        .Q(out_w_reg_1344[2]),
        .R(1'b0));
  FDRE \out_w_reg_1344_reg[3] 
       (.C(ap_clk),
        .CE(reg_3550),
        .D(\out_w_reg_1344[3]_i_2_n_5 ),
        .Q(out_w_reg_1344[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBB83030B8B83030)) 
    q0_reg_i_10__0
       (.I0(q0_reg_i_31__0_n_5),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(q0_reg_i_32__0_n_5),
        .I3(q0_reg_i_33__0_n_5),
        .I4(zext_ln23_32_reg_1300[5]),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'h00FFF2F2FF00F8F8)) 
    q0_reg_i_11__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(q0_reg_i_33__0_n_5),
        .I2(q0_reg_i_34__0_n_5),
        .I3(q0_reg_i_31__0_n_5),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(zext_ln23_32_reg_1300[5]),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'h00FFF2F2FF00F8F8)) 
    q0_reg_i_12__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(q0_reg_i_35__0_n_5),
        .I2(q0_reg_i_36__0_n_5),
        .I3(q0_reg_i_37_n_5),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(zext_ln23_32_reg_1300[4]),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'h00FF7272FF00D8D8)) 
    q0_reg_i_13__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(q0_reg_i_38_n_5),
        .I2(q0_reg_i_39__0_n_5),
        .I3(q0_reg_i_40__0_n_5),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(zext_ln23_32_reg_1300[3]),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hFAA0EEE4055F444E)) 
    q0_reg_i_14__0
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(q0_reg_i_41__0_n_5),
        .I2(zext_ln23_32_reg_1300[1]),
        .I3(zext_ln23_32_reg_1300[0]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(zext_ln23_32_reg_1300[2]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hAAEF55015501AAEF)) 
    q0_reg_i_15__0
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(select_ln23_8_reg_1255[1]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(zext_ln23_32_reg_1300[0]),
        .I5(zext_ln23_32_reg_1300[1]),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'h33373332)) 
    q0_reg_i_16__0
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(zext_ln23_32_reg_1300[0]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(select_ln23_8_reg_1255[0]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'hC8)) 
    q0_reg_i_17__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(q0_reg_i_17__0_n_5));
  LUT6 #(
    .INIT(64'h8800F00088000000)) 
    q0_reg_i_18
       (.I0(zext_ln23_32_reg_1300[3]),
        .I1(zext_ln23_32_reg_1300[4]),
        .I2(q0_reg_i_42__0_n_5),
        .I3(zext_ln23_32_reg_1300[5]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(q0_reg_i_18_n_5));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h01)) 
    q0_reg_i_19__0
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(q0_reg_i_19__0_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888880)) 
    q0_reg_i_1__1
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0_reg_i_17__0_n_5),
        .O(SeparableConv2D_2_w_s_ce0));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888880)) 
    q0_reg_i_1__2
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0_reg_i_17__0_n_5),
        .O(SeparableConv2D_3_w_s_ce0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    q0_reg_i_20__0
       (.I0(select_ln23_8_reg_1255[4]),
        .I1(select_ln23_8_reg_1255[2]),
        .I2(select_ln23_8_reg_1255[0]),
        .I3(select_ln23_8_reg_1255[1]),
        .I4(select_ln23_8_reg_1255[3]),
        .O(q0_reg_i_20__0_n_5));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    q0_reg_i_21__0
       (.I0(q0_reg_i_22__0_n_5),
        .I1(zext_ln23_32_reg_1300[5]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(zext_ln23_32_reg_1300[3]),
        .I4(zext_ln23_32_reg_1300[2]),
        .I5(zext_ln23_32_reg_1300[4]),
        .O(q0_reg_i_21__0_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    q0_reg_i_22__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .O(q0_reg_i_22__0_n_5));
  LUT6 #(
    .INIT(64'h660066FF66F066FF)) 
    q0_reg_i_23__0
       (.I0(zext_ln23_32_reg_1300[5]),
        .I1(q0_reg_i_43_n_5),
        .I2(data4[5]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_reg_i_44_n_5),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(q0_reg_i_23__0_n_5));
  LUT6 #(
    .INIT(64'h0FFF2222F0008888)) 
    q0_reg_i_24
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(q0_reg_i_42__0_n_5),
        .I2(zext_ln23_32_reg_1300[4]),
        .I3(zext_ln23_32_reg_1300[3]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(zext_ln23_32_reg_1300[5]),
        .O(q0_reg_i_24_n_5));
  LUT6 #(
    .INIT(64'h660066FF66F066FF)) 
    q0_reg_i_25__0
       (.I0(zext_ln23_32_reg_1300[4]),
        .I1(q0_reg_i_45_n_5),
        .I2(data4[4]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_reg_i_46_n_5),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(q0_reg_i_25__0_n_5));
  LUT6 #(
    .INIT(64'h0002FFA8FFAA0000)) 
    q0_reg_i_26__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(zext_ln23_32_reg_1300[1]),
        .I2(zext_ln23_32_reg_1300[2]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(zext_ln23_32_reg_1300[4]),
        .I5(zext_ln23_32_reg_1300[3]),
        .O(q0_reg_i_26__0_n_5));
  LUT6 #(
    .INIT(64'h99FF9900990F9900)) 
    q0_reg_i_27__0
       (.I0(zext_ln23_32_reg_1300[3]),
        .I1(zext_ln23_32_reg_1300[2]),
        .I2(data4[3]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(q0_reg_i_47_n_5),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(q0_reg_i_27__0_n_5));
  LUT6 #(
    .INIT(64'h3CCCAAAA00000000)) 
    q0_reg_i_28__0
       (.I0(data4[2]),
        .I1(select_ln23_8_reg_1255[2]),
        .I2(select_ln23_8_reg_1255[1]),
        .I3(select_ln23_8_reg_1255[0]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0_reg_i_19__0_n_5),
        .O(q0_reg_i_28__0_n_5));
  LUT6 #(
    .INIT(64'h0000000000003CAA)) 
    q0_reg_i_29__0
       (.I0(data4[1]),
        .I1(select_ln23_8_reg_1255[1]),
        .I2(select_ln23_8_reg_1255[0]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(q0_reg_i_22__0_n_5),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(q0_reg_i_29__0_n_5));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A0A080)) 
    q0_reg_i_2__1
       (.I0(Q[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\ap_CS_fsm_reg[5]_0 ),
        .O(SeparableConv2D_2_w_s_ce1));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A0A080)) 
    q0_reg_i_2__2
       (.I0(Q[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\ap_CS_fsm_reg[5]_0 ),
        .O(SeparableConv2D_3_w_s_ce1));
  LUT5 #(
    .INIT(32'h00FFB1B1)) 
    q0_reg_i_30__0
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(data4[0]),
        .I2(select_ln23_8_reg_1255[0]),
        .I3(zext_ln23_32_reg_1300[0]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(q0_reg_i_30__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hAAA80000)) 
    q0_reg_i_31__0
       (.I0(zext_ln23_32_reg_1300[4]),
        .I1(zext_ln23_32_reg_1300[1]),
        .I2(zext_ln23_32_reg_1300[0]),
        .I3(zext_ln23_32_reg_1300[2]),
        .I4(zext_ln23_32_reg_1300[3]),
        .O(q0_reg_i_31__0_n_5));
  LUT6 #(
    .INIT(64'h000000008888F000)) 
    q0_reg_i_32__0
       (.I0(q0_reg_i_48_n_5),
        .I1(zext_ln23_32_reg_1300[5]),
        .I2(q0_reg_i_49_n_5),
        .I3(select_ln23_8_reg_1255[5]),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(q0_reg_i_32__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAA800000)) 
    q0_reg_i_33__0
       (.I0(zext_ln23_32_reg_1300[4]),
        .I1(zext_ln23_32_reg_1300[0]),
        .I2(zext_ln23_32_reg_1300[1]),
        .I3(zext_ln23_32_reg_1300[2]),
        .I4(zext_ln23_32_reg_1300[3]),
        .O(q0_reg_i_33__0_n_5));
  LUT6 #(
    .INIT(64'h0000000012DEDE12)) 
    q0_reg_i_34__0
       (.I0(q0_reg_i_49_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(select_ln23_8_reg_1255[5]),
        .I3(q0_reg_i_48_n_5),
        .I4(zext_ln23_32_reg_1300[5]),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(q0_reg_i_34__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    q0_reg_i_35__0
       (.I0(zext_ln23_32_reg_1300[3]),
        .I1(zext_ln23_32_reg_1300[2]),
        .I2(zext_ln23_32_reg_1300[1]),
        .I3(zext_ln23_32_reg_1300[0]),
        .O(q0_reg_i_35__0_n_5));
  LUT6 #(
    .INIT(64'h0000000012DEDE12)) 
    q0_reg_i_36__0
       (.I0(q0_reg_i_50_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(select_ln23_8_reg_1255[4]),
        .I3(q0_reg_i_51_n_5),
        .I4(zext_ln23_32_reg_1300[4]),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(q0_reg_i_36__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    q0_reg_i_37
       (.I0(zext_ln23_32_reg_1300[3]),
        .I1(zext_ln23_32_reg_1300[2]),
        .I2(zext_ln23_32_reg_1300[0]),
        .I3(zext_ln23_32_reg_1300[1]),
        .O(q0_reg_i_37_n_5));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    q0_reg_i_38
       (.I0(zext_ln23_32_reg_1300[0]),
        .I1(zext_ln23_32_reg_1300[1]),
        .I2(zext_ln23_32_reg_1300[2]),
        .O(q0_reg_i_38_n_5));
  LUT6 #(
    .INIT(64'h660F66F066F066F0)) 
    q0_reg_i_39__0
       (.I0(zext_ln23_32_reg_1300[3]),
        .I1(q0_reg_i_52_n_5),
        .I2(select_ln23_8_reg_1255[3]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(select_ln23_8_reg_1255[1]),
        .I5(select_ln23_8_reg_1255[2]),
        .O(q0_reg_i_39__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    q0_reg_i_3__0
       (.I0(q0_reg_i_18_n_5),
        .I1(q0_reg_i_19__0_n_5),
        .I2(select_ln23_8_reg_1255[5]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(q0_reg_i_20__0_n_5),
        .I5(q0_reg_i_21__0_n_5),
        .O(ADDRARDADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    q0_reg_i_40__0
       (.I0(zext_ln23_32_reg_1300[1]),
        .I1(zext_ln23_32_reg_1300[0]),
        .I2(zext_ln23_32_reg_1300[2]),
        .O(q0_reg_i_40__0_n_5));
  LUT6 #(
    .INIT(64'h060606F6F6F6F606)) 
    q0_reg_i_41__0
       (.I0(select_ln23_8_reg_1255[2]),
        .I1(select_ln23_8_reg_1255[1]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(zext_ln23_32_reg_1300[1]),
        .I4(zext_ln23_32_reg_1300[0]),
        .I5(zext_ln23_32_reg_1300[2]),
        .O(q0_reg_i_41__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    q0_reg_i_42__0
       (.I0(zext_ln23_32_reg_1300[4]),
        .I1(zext_ln23_32_reg_1300[1]),
        .I2(zext_ln23_32_reg_1300[2]),
        .I3(zext_ln23_32_reg_1300[3]),
        .O(q0_reg_i_42__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q0_reg_i_43
       (.I0(zext_ln23_32_reg_1300[4]),
        .I1(zext_ln23_32_reg_1300[2]),
        .I2(zext_ln23_32_reg_1300[3]),
        .O(q0_reg_i_43_n_5));
  LUT3 #(
    .INIT(8'h9F)) 
    q0_reg_i_44
       (.I0(select_ln23_8_reg_1255[5]),
        .I1(q0_reg_i_20__0_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(q0_reg_i_44_n_5));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_45
       (.I0(zext_ln23_32_reg_1300[3]),
        .I1(zext_ln23_32_reg_1300[2]),
        .O(q0_reg_i_45_n_5));
  LUT6 #(
    .INIT(64'h95555555FFFFFFFF)) 
    q0_reg_i_46
       (.I0(select_ln23_8_reg_1255[4]),
        .I1(select_ln23_8_reg_1255[3]),
        .I2(select_ln23_8_reg_1255[1]),
        .I3(select_ln23_8_reg_1255[0]),
        .I4(select_ln23_8_reg_1255[2]),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(q0_reg_i_46_n_5));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h9555FFFF)) 
    q0_reg_i_47
       (.I0(select_ln23_8_reg_1255[3]),
        .I1(select_ln23_8_reg_1255[2]),
        .I2(select_ln23_8_reg_1255[0]),
        .I3(select_ln23_8_reg_1255[1]),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(q0_reg_i_47_n_5));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    q0_reg_i_48
       (.I0(zext_ln23_32_reg_1300[4]),
        .I1(zext_ln23_32_reg_1300[2]),
        .I2(zext_ln23_32_reg_1300[1]),
        .I3(zext_ln23_32_reg_1300[0]),
        .I4(zext_ln23_32_reg_1300[3]),
        .O(q0_reg_i_48_n_5));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    q0_reg_i_49
       (.I0(select_ln23_8_reg_1255[4]),
        .I1(select_ln23_8_reg_1255[2]),
        .I2(select_ln23_8_reg_1255[1]),
        .I3(select_ln23_8_reg_1255[3]),
        .O(q0_reg_i_49_n_5));
  MUXF7 q0_reg_i_4__0
       (.I0(q0_reg_i_23__0_n_5),
        .I1(q0_reg_i_24_n_5),
        .O(ADDRARDADDR[5]),
        .S(q0_reg_i_22__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q0_reg_i_50
       (.I0(select_ln23_8_reg_1255[3]),
        .I1(select_ln23_8_reg_1255[1]),
        .I2(select_ln23_8_reg_1255[2]),
        .O(q0_reg_i_50_n_5));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    q0_reg_i_51
       (.I0(zext_ln23_32_reg_1300[3]),
        .I1(zext_ln23_32_reg_1300[0]),
        .I2(zext_ln23_32_reg_1300[1]),
        .I3(zext_ln23_32_reg_1300[2]),
        .O(q0_reg_i_51_n_5));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    q0_reg_i_52
       (.I0(zext_ln23_32_reg_1300[2]),
        .I1(zext_ln23_32_reg_1300[1]),
        .I2(zext_ln23_32_reg_1300[0]),
        .O(q0_reg_i_52_n_5));
  MUXF7 q0_reg_i_5__0
       (.I0(q0_reg_i_25__0_n_5),
        .I1(q0_reg_i_26__0_n_5),
        .O(ADDRARDADDR[4]),
        .S(q0_reg_i_22__0_n_5));
  LUT6 #(
    .INIT(64'h00FF00FF03FC5555)) 
    q0_reg_i_6__0
       (.I0(q0_reg_i_27__0_n_5),
        .I1(zext_ln23_32_reg_1300[2]),
        .I2(zext_ln23_32_reg_1300[1]),
        .I3(zext_ln23_32_reg_1300[3]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(\ap_CS_fsm_reg[5]_0 ),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFE1A5E0A4)) 
    q0_reg_i_7__0
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(zext_ln23_32_reg_1300[2]),
        .I3(zext_ln23_32_reg_1300[1]),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(q0_reg_i_28__0_n_5),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFAAFFAEA)) 
    q0_reg_i_8__0
       (.I0(q0_reg_i_29__0_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(zext_ln23_32_reg_1300[1]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hCCC5)) 
    q0_reg_i_9__0
       (.I0(q0_reg_i_30__0_n_5),
        .I1(zext_ln23_32_reg_1300[0]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_i_105
       (.I0(add_ln37_24_fu_935_p2[10]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ram_reg_0_i_256_n_5),
        .I3(ram_reg_0),
        .I4(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[10]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    ram_reg_0_i_136
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(add_ln37_24_fu_935_p2[0]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_0_i_283_n_5),
        .O(\ap_CS_fsm_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    ram_reg_0_i_151
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    ram_reg_0_i_173
       (.I0(ram_reg_0_i_336_n_5),
        .I1(add_ln37_25_fu_944_p2[10]),
        .I2(add_ln37_26_reg_1484[10]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_i_338_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[10]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    ram_reg_0_i_179
       (.I0(ram_reg_0_i_340_n_5),
        .I1(add_ln37_25_fu_944_p2[9]),
        .I2(add_ln37_26_reg_1484[9]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_i_338_n_5),
        .O(\add_ln37_26_reg_1484_reg[9]_0 [6]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    ram_reg_0_i_184
       (.I0(ram_reg_0_i_345_n_5),
        .I1(add_ln37_25_fu_944_p2[8]),
        .I2(add_ln37_26_reg_1484[8]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_i_338_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[8]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    ram_reg_0_i_191
       (.I0(ram_reg_0_i_354_n_5),
        .I1(add_ln37_25_fu_944_p2[7]),
        .I2(add_ln37_26_reg_1484[7]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_i_338_n_5),
        .O(\add_ln37_26_reg_1484_reg[9]_0 [5]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    ram_reg_0_i_199
       (.I0(ram_reg_0_i_371_n_5),
        .I1(add_ln37_25_fu_944_p2[6]),
        .I2(add_ln37_26_reg_1484[6]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_i_338_n_5),
        .O(\add_ln37_26_reg_1484_reg[9]_0 [4]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    ram_reg_0_i_203
       (.I0(ram_reg_0_i_373_n_5),
        .I1(add_ln37_25_fu_944_p2[5]),
        .I2(add_ln37_26_reg_1484[5]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_i_338_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[5]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    ram_reg_0_i_209
       (.I0(ram_reg_0_i_376_n_5),
        .I1(add_ln37_25_fu_944_p2[4]),
        .I2(add_ln37_26_reg_1484[4]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_i_338_n_5),
        .O(\add_ln37_26_reg_1484_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    ram_reg_0_i_214
       (.I0(ram_reg_0_i_391_n_5),
        .I1(add_ln37_25_fu_944_p2[3]),
        .I2(add_ln37_26_reg_1484[3]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_i_338_n_5),
        .O(\add_ln37_26_reg_1484_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    ram_reg_0_i_224
       (.I0(ram_reg_0_i_410_n_5),
        .I1(add_ln37_25_fu_944_p2[2]),
        .I2(add_ln37_26_reg_1484[2]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_i_338_n_5),
        .O(\add_ln37_26_reg_1484_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    ram_reg_0_i_228
       (.I0(ram_reg_0_i_412_n_5),
        .I1(add_ln37_25_fu_944_p2[1]),
        .I2(add_ln37_26_reg_1484[1]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_i_338_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    ram_reg_0_i_234
       (.I0(ram_reg_0_i_415_n_5),
        .I1(add_ln37_25_fu_944_p2[0]),
        .I2(add_ln37_26_reg_1484[0]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_i_338_n_5),
        .O(\add_ln37_26_reg_1484_reg[9]_0 [0]));
  CARRY4 ram_reg_0_i_255
       (.CI(ram_reg_0_i_435_n_5),
        .CO({NLW_ram_reg_0_i_255_CO_UNCONNECTED[3:2],ram_reg_0_i_255_n_7,ram_reg_0_i_255_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_255_O_UNCONNECTED[3],add_ln37_24_fu_935_p2[10:8]}),
        .S({1'b0,tmp10_2_0_mid2_reg_1385[10:8]}));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_0_i_256
       (.I0(ram_reg_0_i_436_n_10),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln37_20_fu_751_p2[10]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln37_22_fu_852_p2[10]),
        .O(ram_reg_0_i_256_n_5));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    ram_reg_0_i_257
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[9]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(add_ln37_24_fu_935_p2[9]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_0_i_439_n_5),
        .O(\ap_CS_fsm_reg[20]_9 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    ram_reg_0_i_260
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[8]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(add_ln37_24_fu_935_p2[8]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_0_i_440_n_5),
        .O(\ap_CS_fsm_reg[20]_8 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    ram_reg_0_i_264
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[7]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(add_ln37_24_fu_935_p2[7]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_0_i_443_n_5),
        .O(\ap_CS_fsm_reg[20]_7 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    ram_reg_0_i_266
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[6]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(add_ln37_24_fu_935_p2[6]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_0_i_444_n_5),
        .O(\ap_CS_fsm_reg[20]_6 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    ram_reg_0_i_268
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(add_ln37_24_fu_935_p2[5]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_0_i_445_n_5),
        .O(\ap_CS_fsm_reg[20]_5 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    ram_reg_0_i_271
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[4]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(add_ln37_24_fu_935_p2[4]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_0_i_446_n_5),
        .O(\ap_CS_fsm_reg[20]_4 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    ram_reg_0_i_274
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(add_ln37_24_fu_935_p2[3]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_0_i_453_n_5),
        .O(\ap_CS_fsm_reg[20]_3 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    ram_reg_0_i_276
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[2]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(add_ln37_24_fu_935_p2[2]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_0_i_454_n_5),
        .O(\ap_CS_fsm_reg[20]_2 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    ram_reg_0_i_278
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(add_ln37_24_fu_935_p2[1]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_0_i_455_n_5),
        .O(\ap_CS_fsm_reg[20]_1 ));
  CARRY4 ram_reg_0_i_282
       (.CI(1'b0),
        .CO({ram_reg_0_i_282_n_5,ram_reg_0_i_282_n_6,ram_reg_0_i_282_n_7,ram_reg_0_i_282_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln37_27_reg_1332),
        .O(add_ln37_24_fu_935_p2[3:0]),
        .S({ram_reg_0_i_465_n_5,ram_reg_0_i_466_n_5,ram_reg_0_i_467_n_5,ram_reg_0_i_468_n_5}));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_0_i_283
       (.I0(ram_reg_0_i_469_n_12),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln37_20_fu_751_p2[0]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln37_22_fu_852_p2[0]),
        .O(ram_reg_0_i_283_n_5));
  LUT6 #(
    .INIT(64'hF0F0F0FF11111111)) 
    ram_reg_0_i_298
       (.I0(grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1),
        .I1(ram_reg_0_i_338_n_5),
        .I2(ram_reg_0_i_82),
        .I3(ram_reg_0_i_147),
        .I4(ram_reg_0_i_147_0),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    ram_reg_0_i_336
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_506_n_10),
        .I2(add_ln37_21_fu_761_p2[10]),
        .I3(add_ln37_23_fu_861_p2[10]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_336_n_5));
  CARRY4 ram_reg_0_i_337
       (.CI(ram_reg_0_i_355_n_5),
        .CO({NLW_ram_reg_0_i_337_CO_UNCONNECTED[3:2],ram_reg_0_i_337_n_7,ram_reg_0_i_337_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp10_2_0_mid2_reg_1385[9:8]}),
        .O({NLW_ram_reg_0_i_337_O_UNCONNECTED[3],add_ln37_25_fu_944_p2[10:8]}),
        .S({1'b0,tmp10_2_0_mid2_reg_1385[10:8]}));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_338
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_0_i_338_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    ram_reg_0_i_340
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_506_n_11),
        .I2(add_ln37_21_fu_761_p2[9]),
        .I3(add_ln37_23_fu_861_p2[9]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_340_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    ram_reg_0_i_345
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_506_n_12),
        .I2(add_ln37_21_fu_761_p2[8]),
        .I3(add_ln37_23_fu_861_p2[8]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_345_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    ram_reg_0_i_354
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_511_n_9),
        .I2(add_ln37_21_fu_761_p2[7]),
        .I3(add_ln37_23_fu_861_p2[7]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_354_n_5));
  CARRY4 ram_reg_0_i_355
       (.CI(ram_reg_0_i_392_n_5),
        .CO({ram_reg_0_i_355_n_5,ram_reg_0_i_355_n_6,ram_reg_0_i_355_n_7,ram_reg_0_i_355_n_8}),
        .CYINIT(1'b0),
        .DI(tmp10_2_0_mid2_reg_1385[7:4]),
        .O(add_ln37_25_fu_944_p2[7:4]),
        .S(tmp10_2_0_mid2_reg_1385[7:4]));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    ram_reg_0_i_371
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_511_n_10),
        .I2(add_ln37_21_fu_761_p2[6]),
        .I3(add_ln37_23_fu_861_p2[6]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_371_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    ram_reg_0_i_373
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_511_n_11),
        .I2(add_ln37_21_fu_761_p2[5]),
        .I3(add_ln37_23_fu_861_p2[5]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_373_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    ram_reg_0_i_376
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_511_n_12),
        .I2(add_ln37_21_fu_761_p2[4]),
        .I3(add_ln37_23_fu_861_p2[4]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_376_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    ram_reg_0_i_391
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_521_n_9),
        .I2(add_ln37_21_fu_761_p2[3]),
        .I3(add_ln37_23_fu_861_p2[3]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_391_n_5));
  CARRY4 ram_reg_0_i_392
       (.CI(1'b0),
        .CO({ram_reg_0_i_392_n_5,ram_reg_0_i_392_n_6,ram_reg_0_i_392_n_7,ram_reg_0_i_392_n_8}),
        .CYINIT(1'b0),
        .DI(tmp10_2_0_mid2_reg_1385[3:0]),
        .O(add_ln37_25_fu_944_p2[3:0]),
        .S({ram_reg_0_i_524_n_5,ram_reg_0_i_525_n_5,ram_reg_0_i_526_n_5,ram_reg_0_i_527_n_5}));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    ram_reg_0_i_410
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_521_n_10),
        .I2(add_ln37_21_fu_761_p2[2]),
        .I3(add_ln37_23_fu_861_p2[2]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_410_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    ram_reg_0_i_412
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_521_n_11),
        .I2(add_ln37_21_fu_761_p2[1]),
        .I3(add_ln37_23_fu_861_p2[1]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_412_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    ram_reg_0_i_415
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ram_reg_0_i_521_n_12),
        .I2(add_ln37_21_fu_761_p2[0]),
        .I3(add_ln37_23_fu_861_p2[0]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_415_n_5));
  CARRY4 ram_reg_0_i_435
       (.CI(ram_reg_0_i_282_n_5),
        .CO({ram_reg_0_i_435_n_5,ram_reg_0_i_435_n_6,ram_reg_0_i_435_n_7,ram_reg_0_i_435_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_24_fu_935_p2[7:4]),
        .S(tmp10_2_0_mid2_reg_1385[7:4]));
  CARRY4 ram_reg_0_i_436
       (.CI(ram_reg_0_i_535_n_5),
        .CO({NLW_ram_reg_0_i_436_CO_UNCONNECTED[3:2],ram_reg_0_i_436_n_7,ram_reg_0_i_436_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_436_O_UNCONNECTED[3],ram_reg_0_i_436_n_10,ram_reg_0_i_436_n_11,ram_reg_0_i_436_n_12}),
        .S({1'b0,tmp10_0_0_mid2_fu_640_p2[10:8]}));
  CARRY4 ram_reg_0_i_437
       (.CI(ram_reg_0_i_536_n_5),
        .CO({NLW_ram_reg_0_i_437_CO_UNCONNECTED[3:2],ram_reg_0_i_437_n_7,ram_reg_0_i_437_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_437_O_UNCONNECTED[3],add_ln37_20_fu_751_p2[10:8]}),
        .S({1'b0,tmp10_0_0_mid2_reg_1320[10:8]}));
  CARRY4 ram_reg_0_i_438
       (.CI(ram_reg_0_i_537_n_5),
        .CO({NLW_ram_reg_0_i_438_CO_UNCONNECTED[3:2],ram_reg_0_i_438_n_7,ram_reg_0_i_438_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp10_1_0_mid2_reg_1325[9:8]}),
        .O({NLW_ram_reg_0_i_438_O_UNCONNECTED[3],add_ln37_22_fu_852_p2[10:8]}),
        .S({1'b0,tmp10_1_0_mid2_reg_1325[10:8]}));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_0_i_439
       (.I0(ram_reg_0_i_436_n_11),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln37_20_fu_751_p2[9]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln37_22_fu_852_p2[9]),
        .O(ram_reg_0_i_439_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_0_i_440
       (.I0(ram_reg_0_i_436_n_12),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln37_20_fu_751_p2[8]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln37_22_fu_852_p2[8]),
        .O(ram_reg_0_i_440_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_0_i_443
       (.I0(ram_reg_0_i_535_n_9),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln37_20_fu_751_p2[7]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln37_22_fu_852_p2[7]),
        .O(ram_reg_0_i_443_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_0_i_444
       (.I0(ram_reg_0_i_535_n_10),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln37_20_fu_751_p2[6]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln37_22_fu_852_p2[6]),
        .O(ram_reg_0_i_444_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_0_i_445
       (.I0(ram_reg_0_i_535_n_11),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln37_20_fu_751_p2[5]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln37_22_fu_852_p2[5]),
        .O(ram_reg_0_i_445_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_0_i_446
       (.I0(ram_reg_0_i_535_n_12),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln37_20_fu_751_p2[4]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln37_22_fu_852_p2[4]),
        .O(ram_reg_0_i_446_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_0_i_453
       (.I0(ram_reg_0_i_469_n_9),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln37_20_fu_751_p2[3]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln37_22_fu_852_p2[3]),
        .O(ram_reg_0_i_453_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_0_i_454
       (.I0(ram_reg_0_i_469_n_10),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln37_20_fu_751_p2[2]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln37_22_fu_852_p2[2]),
        .O(ram_reg_0_i_454_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    ram_reg_0_i_455
       (.I0(ram_reg_0_i_469_n_11),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln37_20_fu_751_p2[1]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(add_ln37_22_fu_852_p2[1]),
        .O(ram_reg_0_i_455_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_465
       (.I0(zext_ln37_27_reg_1332[3]),
        .I1(tmp10_2_0_mid2_reg_1385[3]),
        .O(ram_reg_0_i_465_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_466
       (.I0(zext_ln37_27_reg_1332[2]),
        .I1(tmp10_2_0_mid2_reg_1385[2]),
        .O(ram_reg_0_i_466_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_467
       (.I0(zext_ln37_27_reg_1332[1]),
        .I1(tmp10_2_0_mid2_reg_1385[1]),
        .O(ram_reg_0_i_467_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_468
       (.I0(zext_ln37_27_reg_1332[0]),
        .I1(tmp10_2_0_mid2_reg_1385[0]),
        .O(ram_reg_0_i_468_n_5));
  CARRY4 ram_reg_0_i_469
       (.CI(1'b0),
        .CO({ram_reg_0_i_469_n_5,ram_reg_0_i_469_n_6,ram_reg_0_i_469_n_7,ram_reg_0_i_469_n_8}),
        .CYINIT(1'b0),
        .DI({tmp10_0_0_mid2_fu_640_p2[3:1],ram_reg_0_i_553_n_5}),
        .O({ram_reg_0_i_469_n_9,ram_reg_0_i_469_n_10,ram_reg_0_i_469_n_11,ram_reg_0_i_469_n_12}),
        .S({ram_reg_0_i_554_n_5,ram_reg_0_i_555_n_5,ram_reg_0_i_556_n_5,ram_reg_0_i_557_n_5}));
  CARRY4 ram_reg_0_i_470
       (.CI(1'b0),
        .CO({ram_reg_0_i_470_n_5,ram_reg_0_i_470_n_6,ram_reg_0_i_470_n_7,ram_reg_0_i_470_n_8}),
        .CYINIT(1'b0),
        .DI(tmp10_0_0_mid2_reg_1320[3:0]),
        .O(add_ln37_20_fu_751_p2[3:0]),
        .S({ram_reg_0_i_558_n_5,ram_reg_0_i_559_n_5,ram_reg_0_i_560_n_5,ram_reg_0_i_561_n_5}));
  CARRY4 ram_reg_0_i_471
       (.CI(1'b0),
        .CO({ram_reg_0_i_471_n_5,ram_reg_0_i_471_n_6,ram_reg_0_i_471_n_7,ram_reg_0_i_471_n_8}),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1325[3:0]),
        .O(add_ln37_22_fu_852_p2[3:0]),
        .S({ram_reg_0_i_562_n_5,ram_reg_0_i_563_n_5,ram_reg_0_i_564_n_5,ram_reg_0_i_565_n_5}));
  CARRY4 ram_reg_0_i_506
       (.CI(ram_reg_0_i_511_n_5),
        .CO({NLW_ram_reg_0_i_506_CO_UNCONNECTED[3:2],ram_reg_0_i_506_n_7,ram_reg_0_i_506_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_506_O_UNCONNECTED[3],ram_reg_0_i_506_n_10,ram_reg_0_i_506_n_11,ram_reg_0_i_506_n_12}),
        .S({1'b0,tmp10_0_0_mid2_fu_640_p2[10:8]}));
  CARRY4 ram_reg_0_i_507
       (.CI(ram_reg_0_i_512_n_5),
        .CO({NLW_ram_reg_0_i_507_CO_UNCONNECTED[3:2],ram_reg_0_i_507_n_7,ram_reg_0_i_507_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_507_O_UNCONNECTED[3],add_ln37_21_fu_761_p2[10:8]}),
        .S({1'b0,tmp10_1_0_mid2_reg_1325[10:8]}));
  CARRY4 ram_reg_0_i_508
       (.CI(ram_reg_0_i_513_n_5),
        .CO({NLW_ram_reg_0_i_508_CO_UNCONNECTED[3:2],ram_reg_0_i_508_n_7,ram_reg_0_i_508_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp10_1_0_mid2_reg_1325[9:8]}),
        .O({NLW_ram_reg_0_i_508_O_UNCONNECTED[3],add_ln37_23_fu_861_p2[10:8]}),
        .S({1'b0,tmp10_1_0_mid2_reg_1325[10:8]}));
  CARRY4 ram_reg_0_i_511
       (.CI(ram_reg_0_i_521_n_5),
        .CO({ram_reg_0_i_511_n_5,ram_reg_0_i_511_n_6,ram_reg_0_i_511_n_7,ram_reg_0_i_511_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_i_511_n_9,ram_reg_0_i_511_n_10,ram_reg_0_i_511_n_11,ram_reg_0_i_511_n_12}),
        .S(tmp10_0_0_mid2_fu_640_p2[7:4]));
  CARRY4 ram_reg_0_i_512
       (.CI(ram_reg_0_i_522_n_5),
        .CO({ram_reg_0_i_512_n_5,ram_reg_0_i_512_n_6,ram_reg_0_i_512_n_7,ram_reg_0_i_512_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_21_fu_761_p2[7:4]),
        .S(tmp10_1_0_mid2_reg_1325[7:4]));
  CARRY4 ram_reg_0_i_513
       (.CI(ram_reg_0_i_523_n_5),
        .CO({ram_reg_0_i_513_n_5,ram_reg_0_i_513_n_6,ram_reg_0_i_513_n_7,ram_reg_0_i_513_n_8}),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1325[7:4]),
        .O(add_ln37_23_fu_861_p2[7:4]),
        .S(tmp10_1_0_mid2_reg_1325[7:4]));
  CARRY4 ram_reg_0_i_521
       (.CI(1'b0),
        .CO({ram_reg_0_i_521_n_5,ram_reg_0_i_521_n_6,ram_reg_0_i_521_n_7,ram_reg_0_i_521_n_8}),
        .CYINIT(1'b0),
        .DI({\out_w_0_mid2_reg_1276_reg_n_5_[3] ,\out_w_0_mid2_reg_1276_reg_n_5_[2] ,\out_w_0_mid2_reg_1276_reg_n_5_[1] ,\out_w_0_mid2_reg_1276_reg_n_5_[0] }),
        .O({ram_reg_0_i_521_n_9,ram_reg_0_i_521_n_10,ram_reg_0_i_521_n_11,ram_reg_0_i_521_n_12}),
        .S({ram_reg_0_i_604_n_5,ram_reg_0_i_605_n_5,ram_reg_0_i_606_n_5,ram_reg_0_i_607_n_5}));
  CARRY4 ram_reg_0_i_522
       (.CI(1'b0),
        .CO({ram_reg_0_i_522_n_5,ram_reg_0_i_522_n_6,ram_reg_0_i_522_n_7,ram_reg_0_i_522_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln37_27_reg_1332),
        .O(add_ln37_21_fu_761_p2[3:0]),
        .S({ram_reg_0_i_608_n_5,ram_reg_0_i_609_n_5,ram_reg_0_i_610_n_5,ram_reg_0_i_611_n_5}));
  CARRY4 ram_reg_0_i_523
       (.CI(1'b0),
        .CO({ram_reg_0_i_523_n_5,ram_reg_0_i_523_n_6,ram_reg_0_i_523_n_7,ram_reg_0_i_523_n_8}),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1325[3:0]),
        .O(add_ln37_23_fu_861_p2[3:0]),
        .S({ram_reg_0_i_612_n_5,ram_reg_0_i_613_n_5,ram_reg_0_i_614_n_5,ram_reg_0_i_615_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_524
       (.I0(tmp10_2_0_mid2_reg_1385[3]),
        .I1(zext_ln37_29_reg_1349_reg[3]),
        .O(ram_reg_0_i_524_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_525
       (.I0(tmp10_2_0_mid2_reg_1385[2]),
        .I1(zext_ln37_29_reg_1349_reg[2]),
        .O(ram_reg_0_i_525_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_526
       (.I0(tmp10_2_0_mid2_reg_1385[1]),
        .I1(zext_ln37_29_reg_1349_reg[1]),
        .O(ram_reg_0_i_526_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_527
       (.I0(tmp10_2_0_mid2_reg_1385[0]),
        .I1(zext_ln37_29_reg_1349_reg[0]),
        .O(ram_reg_0_i_527_n_5));
  CARRY4 ram_reg_0_i_535
       (.CI(ram_reg_0_i_469_n_5),
        .CO({ram_reg_0_i_535_n_5,ram_reg_0_i_535_n_6,ram_reg_0_i_535_n_7,ram_reg_0_i_535_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_0_i_535_n_9,ram_reg_0_i_535_n_10,ram_reg_0_i_535_n_11,ram_reg_0_i_535_n_12}),
        .S(tmp10_0_0_mid2_fu_640_p2[7:4]));
  CARRY4 ram_reg_0_i_536
       (.CI(ram_reg_0_i_470_n_5),
        .CO({ram_reg_0_i_536_n_5,ram_reg_0_i_536_n_6,ram_reg_0_i_536_n_7,ram_reg_0_i_536_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_20_fu_751_p2[7:4]),
        .S(tmp10_0_0_mid2_reg_1320[7:4]));
  CARRY4 ram_reg_0_i_537
       (.CI(ram_reg_0_i_471_n_5),
        .CO({ram_reg_0_i_537_n_5,ram_reg_0_i_537_n_6,ram_reg_0_i_537_n_7,ram_reg_0_i_537_n_8}),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1325[7:4]),
        .O(add_ln37_22_fu_852_p2[7:4]),
        .S(tmp10_1_0_mid2_reg_1325[7:4]));
  LUT6 #(
    .INIT(64'h00000000FFFF00F1)) 
    ram_reg_0_i_54
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[10]),
        .I3(ram_reg_0_2),
        .I4(ram_reg_0_3),
        .I5(ram_reg_0_4),
        .O(\ap_CS_fsm_reg[20] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_553
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(ram_reg_0_i_553_n_5));
  LUT5 #(
    .INIT(32'h96666666)) 
    ram_reg_0_i_554
       (.I0(tmp10_0_0_mid2_fu_640_p2[3]),
        .I1(\out_w_0_mid2_reg_1276_reg_n_5_[3] ),
        .I2(\out_w_0_mid2_reg_1276_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .I4(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .O(ram_reg_0_i_554_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    ram_reg_0_i_555
       (.I0(tmp10_0_0_mid2_fu_640_p2[2]),
        .I1(\out_w_0_mid2_reg_1276_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .O(ram_reg_0_i_555_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_556
       (.I0(tmp10_0_0_mid2_fu_640_p2[1]),
        .I1(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .O(ram_reg_0_i_556_n_5));
  LUT3 #(
    .INIT(8'h87)) 
    ram_reg_0_i_557
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .O(ram_reg_0_i_557_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    ram_reg_0_i_558
       (.I0(tmp10_0_0_mid2_reg_1320[3]),
        .I1(\out_w_0_mid2_reg_1276_reg_n_5_[3] ),
        .I2(\out_w_0_mid2_reg_1276_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .O(ram_reg_0_i_558_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_559
       (.I0(tmp10_0_0_mid2_reg_1320[2]),
        .I1(\out_w_0_mid2_reg_1276_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .O(ram_reg_0_i_559_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_560
       (.I0(tmp10_0_0_mid2_reg_1320[1]),
        .I1(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .O(ram_reg_0_i_560_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_561
       (.I0(tmp10_0_0_mid2_reg_1320[0]),
        .I1(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .O(ram_reg_0_i_561_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_562
       (.I0(tmp10_1_0_mid2_reg_1325[3]),
        .I1(zext_ln37_29_reg_1349_reg[3]),
        .O(ram_reg_0_i_562_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_563
       (.I0(tmp10_1_0_mid2_reg_1325[2]),
        .I1(zext_ln37_29_reg_1349_reg[2]),
        .O(ram_reg_0_i_563_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_564
       (.I0(tmp10_1_0_mid2_reg_1325[1]),
        .I1(zext_ln37_29_reg_1349_reg[1]),
        .O(ram_reg_0_i_564_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_565
       (.I0(tmp10_1_0_mid2_reg_1325[0]),
        .I1(zext_ln37_29_reg_1349_reg[0]),
        .O(ram_reg_0_i_565_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_604
       (.I0(\out_w_0_mid2_reg_1276_reg_n_5_[3] ),
        .I1(tmp10_0_0_mid2_fu_640_p2[3]),
        .O(ram_reg_0_i_604_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_605
       (.I0(\out_w_0_mid2_reg_1276_reg_n_5_[2] ),
        .I1(tmp10_0_0_mid2_fu_640_p2[2]),
        .O(ram_reg_0_i_605_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_606
       (.I0(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .I1(tmp10_0_0_mid2_fu_640_p2[1]),
        .O(ram_reg_0_i_606_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    ram_reg_0_i_607
       (.I0(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .O(ram_reg_0_i_607_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_608
       (.I0(zext_ln37_27_reg_1332[3]),
        .I1(tmp10_1_0_mid2_reg_1325[3]),
        .O(ram_reg_0_i_608_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_609
       (.I0(zext_ln37_27_reg_1332[2]),
        .I1(tmp10_1_0_mid2_reg_1325[2]),
        .O(ram_reg_0_i_609_n_5));
  LUT6 #(
    .INIT(64'h555557F7FFFF57F7)) 
    ram_reg_0_i_61
       (.I0(ram_reg_0_1),
        .I1(grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[8]),
        .I2(ram_reg_0),
        .I3(grp_depthwise_conv2d_fix_2_fu_425_input_r_address0[2]),
        .I4(Q[0]),
        .I5(grp_depthwise_conv2d_fix_fu_473_input_r_address0[2]),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_610
       (.I0(zext_ln37_27_reg_1332[1]),
        .I1(tmp10_1_0_mid2_reg_1325[1]),
        .O(ram_reg_0_i_610_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_611
       (.I0(zext_ln37_27_reg_1332[0]),
        .I1(tmp10_1_0_mid2_reg_1325[0]),
        .O(ram_reg_0_i_611_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_612
       (.I0(tmp10_1_0_mid2_reg_1325[3]),
        .I1(C[3]),
        .O(ram_reg_0_i_612_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_613
       (.I0(tmp10_1_0_mid2_reg_1325[2]),
        .I1(C[2]),
        .O(ram_reg_0_i_613_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_614
       (.I0(tmp10_1_0_mid2_reg_1325[1]),
        .I1(C[1]),
        .O(ram_reg_0_i_614_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_615
       (.I0(tmp10_1_0_mid2_reg_1325[0]),
        .I1(C[0]),
        .O(ram_reg_0_i_615_n_5));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    ram_reg_0_i_73
       (.I0(ram_reg_0_0),
        .I1(grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[5]),
        .I2(ram_reg_0),
        .I3(grp_depthwise_conv2d_fix_2_fu_425_input_r_address0[1]),
        .I4(Q[0]),
        .I5(grp_depthwise_conv2d_fix_fu_473_input_r_address0[1]),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    ram_reg_0_i_90
       (.I0(ram_reg_0_0),
        .I1(grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[1]),
        .I2(ram_reg_0),
        .I3(grp_depthwise_conv2d_fix_2_fu_425_input_r_address0[0]),
        .I4(Q[0]),
        .I5(grp_depthwise_conv2d_fix_fu_473_input_r_address0[0]),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hF7F7F7F7F7F7FF00)) 
    ram_reg_0_i_96
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\icmp_ln22_reg_1228_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ram_reg_0_i_79),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'hF0FFFFFF77777777)) 
    ram_reg_0_i_98
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ram_reg_0_i_82),
        .I3(ram_reg_0_i_82_0),
        .I4(ram_reg_0_i_82_1),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h0000000090000090)) 
    \select_ln23_14_reg_1265[0]_i_1 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(\out_w_0_mid2_reg_1276[3]_i_2_n_5 ),
        .I2(\select_ln23_14_reg_1265[0]_i_2_n_5 ),
        .I3(\out_w_0_mid2_reg_1276[0]_i_1_n_5 ),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I5(p_0_in1_in),
        .O(p_1_in));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \select_ln23_14_reg_1265[0]_i_2 
       (.I0(out_w_0_reg_344[1]),
        .I1(out_w_reg_1344[1]),
        .I2(out_w_0_reg_344[2]),
        .I3(indvar_flatten48_reg_2980),
        .I4(out_w_reg_1344[2]),
        .O(\select_ln23_14_reg_1265[0]_i_2_n_5 ));
  FDRE \select_ln23_14_reg_1265_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(p_1_in),
        .Q(select_ln23_14_reg_1265),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln23_8_reg_1255[3]_i_2 
       (.I0(B_1[3]),
        .I1(p_0_in1_in),
        .I2(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .I3(indvar_flatten48_reg_2980),
        .I4(out_d_0_reg_310[0]),
        .O(\select_ln23_8_reg_1255[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln23_8_reg_1255[3]_i_3 
       (.I0(p_0_in1_in),
        .I1(B_1[2]),
        .O(\select_ln23_8_reg_1255[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h202A808A2A208A80)) 
    \select_ln23_8_reg_1255[3]_i_4 
       (.I0(p_0_in1_in),
        .I1(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I2(indvar_flatten48_reg_2980),
        .I3(out_d_0_reg_310[1]),
        .I4(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .I5(out_d_0_reg_310[0]),
        .O(\select_ln23_8_reg_1255[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h202222222A222222)) 
    \select_ln23_8_reg_1255[3]_i_5 
       (.I0(p_0_in1_in),
        .I1(out_d_0_reg_310[0]),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .O(\select_ln23_8_reg_1255[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA03F35555FC0C)) 
    \select_ln23_8_reg_1255[3]_i_6 
       (.I0(B_1[3]),
        .I1(out_d_0_reg_310[3]),
        .I2(indvar_flatten48_reg_2980),
        .I3(select_ln23_9_reg_1453),
        .I4(p_0_in1_in),
        .I5(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .O(\select_ln23_8_reg_1255[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln23_8_reg_1255[3]_i_7 
       (.I0(B_1[2]),
        .I1(p_0_in1_in),
        .I2(\select_ln23_9_reg_1453_reg_n_5_[2] ),
        .I3(indvar_flatten48_reg_2980),
        .I4(out_d_0_reg_310[2]),
        .O(\select_ln23_8_reg_1255[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h3FC05F5F3FC0A0A0)) 
    \select_ln23_8_reg_1255[3]_i_8 
       (.I0(out_d_0_reg_310[0]),
        .I1(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .I2(p_0_in1_in),
        .I3(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I4(indvar_flatten48_reg_2980),
        .I5(out_d_0_reg_310[1]),
        .O(\select_ln23_8_reg_1255[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \select_ln23_8_reg_1255[3]_i_9 
       (.I0(p_0_in1_in),
        .I1(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I5(out_d_0_reg_310[0]),
        .O(\select_ln23_8_reg_1255[3]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000BAAA8AAA)) 
    \select_ln23_8_reg_1255[5]_i_2 
       (.I0(out_d_0_reg_310[1]),
        .I1(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I5(p_0_in1_in),
        .O(\select_ln23_8_reg_1255[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln23_8_reg_1255[5]_i_3 
       (.I0(\select_ln23_9_reg_1453_reg_n_5_[2] ),
        .I1(indvar_flatten48_reg_2980),
        .I2(out_d_0_reg_310[2]),
        .I3(B_1[2]),
        .I4(p_0_in1_in),
        .O(\select_ln23_8_reg_1255[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h335ACC5AFFF000F0)) 
    \select_ln23_8_reg_1255[5]_i_4 
       (.I0(out_d_0_reg_310[0]),
        .I1(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .I2(out_d_0_reg_310[1]),
        .I3(indvar_flatten48_reg_2980),
        .I4(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I5(p_0_in1_in),
        .O(\select_ln23_8_reg_1255[5]_i_4_n_5 ));
  FDRE \select_ln23_8_reg_1255_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(data4[0]),
        .Q(select_ln23_8_reg_1255[0]),
        .R(1'b0));
  FDRE \select_ln23_8_reg_1255_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(data4[1]),
        .Q(select_ln23_8_reg_1255[1]),
        .R(1'b0));
  FDRE \select_ln23_8_reg_1255_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(data4[2]),
        .Q(select_ln23_8_reg_1255[2]),
        .R(1'b0));
  FDRE \select_ln23_8_reg_1255_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(data4[3]),
        .Q(select_ln23_8_reg_1255[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \select_ln23_8_reg_1255_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\select_ln23_8_reg_1255_reg[3]_i_1_n_5 ,\select_ln23_8_reg_1255_reg[3]_i_1_n_6 ,\select_ln23_8_reg_1255_reg[3]_i_1_n_7 ,\select_ln23_8_reg_1255_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln23_8_reg_1255[3]_i_2_n_5 ,\select_ln23_8_reg_1255[3]_i_3_n_5 ,\select_ln23_8_reg_1255[3]_i_4_n_5 ,\select_ln23_8_reg_1255[3]_i_5_n_5 }),
        .O(data4[3:0]),
        .S({\select_ln23_8_reg_1255[3]_i_6_n_5 ,\select_ln23_8_reg_1255[3]_i_7_n_5 ,\select_ln23_8_reg_1255[3]_i_8_n_5 ,\select_ln23_8_reg_1255[3]_i_9_n_5 }));
  FDRE \select_ln23_8_reg_1255_reg[4] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(data4[4]),
        .Q(select_ln23_8_reg_1255[4]),
        .R(1'b0));
  FDRE \select_ln23_8_reg_1255_reg[5] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(data4[5]),
        .Q(select_ln23_8_reg_1255[5]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \select_ln23_8_reg_1255_reg[5]_i_1 
       (.CI(\select_ln23_8_reg_1255_reg[3]_i_1_n_5 ),
        .CO({\NLW_select_ln23_8_reg_1255_reg[5]_i_1_CO_UNCONNECTED [3:1],\select_ln23_8_reg_1255_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\select_ln23_8_reg_1255[5]_i_2_n_5 }),
        .O({\NLW_select_ln23_8_reg_1255_reg[5]_i_1_O_UNCONNECTED [3:2],data4[5:4]}),
        .S({1'b0,1'b0,\select_ln23_8_reg_1255[5]_i_3_n_5 ,\select_ln23_8_reg_1255[5]_i_4_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_9_reg_1453[0]_i_1 
       (.I0(out_d_reg_1232[0]),
        .I1(icmp_ln31_reg_1237),
        .I2(out_d_0_reg_310[0]),
        .O(select_ln23_9_fu_898_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_9_reg_1453[1]_i_1 
       (.I0(out_d_reg_1232[1]),
        .I1(icmp_ln31_reg_1237),
        .I2(out_d_0_reg_310[1]),
        .O(select_ln23_9_fu_898_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_9_reg_1453[2]_i_1 
       (.I0(out_d_reg_1232[2]),
        .I1(icmp_ln31_reg_1237),
        .I2(out_d_0_reg_310[2]),
        .O(select_ln23_9_fu_898_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_9_reg_1453[3]_i_1 
       (.I0(out_d_reg_1232[3]),
        .I1(icmp_ln31_reg_1237),
        .I2(out_d_0_reg_310[3]),
        .O(select_ln23_9_fu_898_p3[3]));
  FDRE \select_ln23_9_reg_1453_reg[0] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(select_ln23_9_fu_898_p3[0]),
        .Q(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln23_9_reg_1453_reg[1] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(select_ln23_9_fu_898_p3[1]),
        .Q(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln23_9_reg_1453_reg[2] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(select_ln23_9_fu_898_p3[2]),
        .Q(\select_ln23_9_reg_1453_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln23_9_reg_1453_reg[3] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(select_ln23_9_fu_898_p3[3]),
        .Q(select_ln23_9_reg_1453),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA2AA8)) 
    \select_ln23_reg_1245[0]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_337_p4[0]),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_326_p4[7]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_326_p4[6]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I4(\icmp_ln31_reg_1237[0]_i_2_n_5 ),
        .O(select_ln23_fu_488_p3[0]));
  LUT5 #(
    .INIT(32'hAAAA2AA8)) 
    \select_ln23_reg_1245[1]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_337_p4[1]),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_326_p4[7]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_326_p4[6]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I4(\icmp_ln31_reg_1237[0]_i_2_n_5 ),
        .O(select_ln23_fu_488_p3[1]));
  LUT5 #(
    .INIT(32'hAAAA2AA8)) 
    \select_ln23_reg_1245[2]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_337_p4[2]),
        .I1(ap_phi_mux_indvar_flatten_phi_fu_326_p4[7]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_326_p4[6]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I4(\icmp_ln31_reg_1237[0]_i_2_n_5 ),
        .O(select_ln23_fu_488_p3[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \select_ln23_reg_1245[2]_i_2 
       (.I0(\select_ln31_7_reg_1489_reg_n_5_[7] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_322[7]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_326_p4[7]));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \select_ln23_reg_1245[3]_i_1 
       (.I0(out_h_0_reg_333[3]),
        .I1(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(select_ln31_reg_1459[3]),
        .I4(p_0_in1_in),
        .O(select_ln23_fu_488_p3[3]));
  FDRE \select_ln23_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(select_ln23_fu_488_p3[0]),
        .Q(select_ln23_reg_1245[0]),
        .R(1'b0));
  FDRE \select_ln23_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(select_ln23_fu_488_p3[1]),
        .Q(select_ln23_reg_1245[1]),
        .R(1'b0));
  FDRE \select_ln23_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(select_ln23_fu_488_p3[2]),
        .Q(select_ln23_reg_1245[2]),
        .R(1'b0));
  FDRE \select_ln23_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(select_ln23_fu_488_p3[3]),
        .Q(select_ln23_reg_1245[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln31_7_reg_1489[7]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(icmp_ln31_reg_1237),
        .O(select_ln31_7_reg_1489));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln31_7_reg_1489[7]_i_2 
       (.I0(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .O(reg_3552));
  FDSE \select_ln31_7_reg_1489_reg[0] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(add_ln31_2_reg_1295[0]),
        .Q(\select_ln31_7_reg_1489_reg_n_5_[0] ),
        .S(select_ln31_7_reg_1489));
  FDRE \select_ln31_7_reg_1489_reg[1] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(add_ln31_2_reg_1295[1]),
        .Q(\select_ln31_7_reg_1489_reg_n_5_[1] ),
        .R(select_ln31_7_reg_1489));
  FDRE \select_ln31_7_reg_1489_reg[2] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(add_ln31_2_reg_1295[2]),
        .Q(\select_ln31_7_reg_1489_reg_n_5_[2] ),
        .R(select_ln31_7_reg_1489));
  FDRE \select_ln31_7_reg_1489_reg[3] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(add_ln31_2_reg_1295[3]),
        .Q(\select_ln31_7_reg_1489_reg_n_5_[3] ),
        .R(select_ln31_7_reg_1489));
  FDRE \select_ln31_7_reg_1489_reg[4] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(add_ln31_2_reg_1295[4]),
        .Q(\select_ln31_7_reg_1489_reg_n_5_[4] ),
        .R(select_ln31_7_reg_1489));
  FDRE \select_ln31_7_reg_1489_reg[5] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(add_ln31_2_reg_1295[5]),
        .Q(\select_ln31_7_reg_1489_reg_n_5_[5] ),
        .R(select_ln31_7_reg_1489));
  FDRE \select_ln31_7_reg_1489_reg[6] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(add_ln31_2_reg_1295[6]),
        .Q(\select_ln31_7_reg_1489_reg_n_5_[6] ),
        .R(select_ln31_7_reg_1489));
  FDRE \select_ln31_7_reg_1489_reg[7] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(add_ln31_2_reg_1295[7]),
        .Q(\select_ln31_7_reg_1489_reg_n_5_[7] ),
        .R(select_ln31_7_reg_1489));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1459[0]_i_1 
       (.I0(out_h_reg_1271[0]),
        .I1(select_ln23_14_reg_1265),
        .I2(select_ln23_reg_1245[0]),
        .O(select_ln31_fu_904_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1459[1]_i_1 
       (.I0(out_h_reg_1271[1]),
        .I1(select_ln23_14_reg_1265),
        .I2(select_ln23_reg_1245[1]),
        .O(select_ln31_fu_904_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1459[2]_i_1 
       (.I0(out_h_reg_1271[2]),
        .I1(select_ln23_14_reg_1265),
        .I2(select_ln23_reg_1245[2]),
        .O(select_ln31_fu_904_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1459[3]_i_1 
       (.I0(out_h_reg_1271[3]),
        .I1(select_ln23_14_reg_1265),
        .I2(select_ln23_reg_1245[3]),
        .O(select_ln31_fu_904_p3[3]));
  FDRE \select_ln31_reg_1459_reg[0] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(select_ln31_fu_904_p3[0]),
        .Q(select_ln31_reg_1459[0]),
        .R(1'b0));
  FDRE \select_ln31_reg_1459_reg[1] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(select_ln31_fu_904_p3[1]),
        .Q(select_ln31_reg_1459[1]),
        .R(1'b0));
  FDRE \select_ln31_reg_1459_reg[2] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(select_ln31_fu_904_p3[2]),
        .Q(select_ln31_reg_1459[2]),
        .R(1'b0));
  FDRE \select_ln31_reg_1459_reg[3] 
       (.C(ap_clk),
        .CE(reg_3552),
        .D(select_ln31_fu_904_p3[3]),
        .Q(select_ln31_reg_1459[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1320[0]_i_1 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(tmp10_0_0_mid2_fu_640_p2[0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \tmp10_0_0_mid2_reg_1320[10]_i_2 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[6]),
        .O(\tmp10_0_0_mid2_reg_1320[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1320[1]_i_2 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .O(\tmp10_0_0_mid2_reg_1320[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1320[1]_i_3 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_0_0_mid2_reg_1320[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1320[1]_i_4 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .O(\tmp10_0_0_mid2_reg_1320[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1320[1]_i_5 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .O(\tmp10_0_0_mid2_reg_1320[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1320[1]_i_6 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_0_0_mid2_reg_1320[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1320[1]_i_7 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_0_0_mid2_reg_1320[1]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_0_0_mid2_reg_1320[5]_i_2 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11 ),
        .O(\tmp10_0_0_mid2_reg_1320[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_0_0_mid2_reg_1320[5]_i_3 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12 ),
        .O(\tmp10_0_0_mid2_reg_1320[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9669A5A56969A5A5)) 
    \tmp10_0_0_mid2_reg_1320[5]_i_4 
       (.I0(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(\tmp10_0_0_mid2_reg_1320[5]_i_7_n_5 ),
        .I3(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12 ),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .O(\tmp10_0_0_mid2_reg_1320[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp10_0_0_mid2_reg_1320[5]_i_5 
       (.I0(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .O(\tmp10_0_0_mid2_reg_1320[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp10_0_0_mid2_reg_1320[5]_i_6 
       (.I0(\tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_9 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .O(\tmp10_0_0_mid2_reg_1320[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_0_0_mid2_reg_1320[5]_i_7 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_0_0_mid2_reg_1320[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_11 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_12 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12 ),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_13 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_14 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I2(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5 ),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_15 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[6]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_16 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_17 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hCC80800080008000)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_2 
       (.I0(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00808000B3CCFF80)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_3 
       (.I0(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I3(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5 ),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I5(\tmp10_0_0_mid2_reg_1320[9]_i_11_n_5 ),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBEEE288828882888)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_4 
       (.I0(\tmp10_0_0_mid2_reg_1320[9]_i_12_n_5 ),
        .I1(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10 ),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_5 
       (.I0(\tmp10_0_0_mid2_reg_1320[9]_i_12_n_5 ),
        .I1(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10 ),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_6 
       (.I0(\tmp10_0_0_mid2_reg_1320[9]_i_2_n_5 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[6]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9699699969996999)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_7 
       (.I0(\tmp10_0_0_mid2_reg_1320[9]_i_3_n_5 ),
        .I1(\tmp10_0_0_mid2_reg_1320[9]_i_13_n_5 ),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I4(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5 ),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9669696969696969)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_8 
       (.I0(\tmp10_0_0_mid2_reg_1320[9]_i_4_n_5 ),
        .I1(\tmp10_0_0_mid2_reg_1320[9]_i_11_n_5 ),
        .I2(\tmp10_0_0_mid2_reg_1320[9]_i_14_n_5 ),
        .I3(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10 ),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tmp10_0_0_mid2_reg_1320[9]_i_9 
       (.I0(\tmp10_0_0_mid2_reg_1320[9]_i_5_n_5 ),
        .I1(\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11 ),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_0_0_mid2_reg_1320[9]_i_9_n_5 ));
  FDRE \tmp10_0_0_mid2_reg_1320_reg[0] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_0_0_mid2_fu_640_p2[0]),
        .Q(tmp10_0_0_mid2_reg_1320[0]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1320_reg[10] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_0_0_mid2_fu_640_p2[10]),
        .Q(tmp10_0_0_mid2_reg_1320[10]),
        .R(1'b0));
  CARRY4 \tmp10_0_0_mid2_reg_1320_reg[10]_i_1 
       (.CI(\tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp10_0_0_mid2_reg_1320_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_0_0_mid2_reg_1320_reg[10]_i_1_O_UNCONNECTED [3:1],tmp10_0_0_mid2_fu_640_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp10_0_0_mid2_reg_1320[10]_i_2_n_5 }));
  FDRE \tmp10_0_0_mid2_reg_1320_reg[1] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_0_0_mid2_fu_640_p2[1]),
        .Q(tmp10_0_0_mid2_reg_1320[1]),
        .R(1'b0));
  CARRY4 \tmp10_0_0_mid2_reg_1320_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5 ,\tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_6 ,\tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_7 ,\tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_0_0_mid2_reg_1320[1]_i_2_n_5 ,1'b0,\tmp10_0_0_mid2_reg_1320[1]_i_3_n_5 ,1'b0}),
        .O({\tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_9 ,\tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_10 ,tmp10_0_0_mid2_fu_640_p2[1],\NLW_tmp10_0_0_mid2_reg_1320_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp10_0_0_mid2_reg_1320[1]_i_4_n_5 ,\tmp10_0_0_mid2_reg_1320[1]_i_5_n_5 ,\tmp10_0_0_mid2_reg_1320[1]_i_6_n_5 ,\tmp10_0_0_mid2_reg_1320[1]_i_7_n_5 }));
  FDRE \tmp10_0_0_mid2_reg_1320_reg[2] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_0_0_mid2_fu_640_p2[2]),
        .Q(tmp10_0_0_mid2_reg_1320[2]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1320_reg[3] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_0_0_mid2_fu_640_p2[3]),
        .Q(tmp10_0_0_mid2_reg_1320[3]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1320_reg[4] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_0_0_mid2_fu_640_p2[4]),
        .Q(tmp10_0_0_mid2_reg_1320[4]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1320_reg[5] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_0_0_mid2_fu_640_p2[5]),
        .Q(tmp10_0_0_mid2_reg_1320[5]),
        .R(1'b0));
  CARRY4 \tmp10_0_0_mid2_reg_1320_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_5 ,\tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_6 ,\tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_7 ,\tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_0_0_mid2_reg_1320[5]_i_2_n_5 ,\tmp10_0_0_mid2_reg_1320[5]_i_3_n_5 ,\tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp10_0_0_mid2_fu_640_p2[5:2]),
        .S({\tmp10_0_0_mid2_reg_1320[5]_i_4_n_5 ,\tmp10_0_0_mid2_reg_1320[5]_i_5_n_5 ,\tmp10_0_0_mid2_reg_1320[5]_i_6_n_5 ,\tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_10 }));
  FDRE \tmp10_0_0_mid2_reg_1320_reg[6] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_0_0_mid2_fu_640_p2[6]),
        .Q(tmp10_0_0_mid2_reg_1320[6]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1320_reg[7] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_0_0_mid2_fu_640_p2[7]),
        .Q(tmp10_0_0_mid2_reg_1320[7]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1320_reg[8] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_0_0_mid2_fu_640_p2[8]),
        .Q(tmp10_0_0_mid2_reg_1320[8]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1320_reg[9] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_0_0_mid2_fu_640_p2[9]),
        .Q(tmp10_0_0_mid2_reg_1320[9]),
        .R(1'b0));
  CARRY4 \tmp10_0_0_mid2_reg_1320_reg[9]_i_1 
       (.CI(\tmp10_0_0_mid2_reg_1320_reg[5]_i_1_n_5 ),
        .CO({\tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_5 ,\tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_6 ,\tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_7 ,\tmp10_0_0_mid2_reg_1320_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_0_0_mid2_reg_1320[9]_i_2_n_5 ,\tmp10_0_0_mid2_reg_1320[9]_i_3_n_5 ,\tmp10_0_0_mid2_reg_1320[9]_i_4_n_5 ,\tmp10_0_0_mid2_reg_1320[9]_i_5_n_5 }),
        .O(tmp10_0_0_mid2_fu_640_p2[9:6]),
        .S({\tmp10_0_0_mid2_reg_1320[9]_i_6_n_5 ,\tmp10_0_0_mid2_reg_1320[9]_i_7_n_5 ,\tmp10_0_0_mid2_reg_1320[9]_i_8_n_5 ,\tmp10_0_0_mid2_reg_1320[9]_i_9_n_5 }));
  CARRY4 \tmp10_0_0_mid2_reg_1320_reg[9]_i_10 
       (.CI(\tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5 ),
        .CO({\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_5 ,\NLW_tmp10_0_0_mid2_reg_1320_reg[9]_i_10_CO_UNCONNECTED [2],\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_7 ,\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_0_0_mid2_reg_1320_reg[9]_i_10_O_UNCONNECTED [3],\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_10 ,\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_11 ,\tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12 }),
        .S({1'b1,\tmp10_0_0_mid2_reg_1320[9]_i_15_n_5 ,\tmp10_0_0_mid2_reg_1320[9]_i_16_n_5 ,\tmp10_0_0_mid2_reg_1320[9]_i_17_n_5 }));
  LUT5 #(
    .INIT(32'h9A959A6A)) 
    \tmp10_0_0_mid2_v_v_reg_1288[0]_i_1 
       (.I0(p_1_in),
        .I1(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .I2(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I3(p_0_in1_in),
        .I4(ap_phi_mux_out_h_0_phi_fu_337_p4[0]),
        .O(A_0[0]));
  LUT6 #(
    .INIT(64'h00F8FFF8FFF800F8)) 
    \tmp10_0_0_mid2_v_v_reg_1288[1]_i_1 
       (.I0(mul_ln37_20_fu_535_p2[1]),
        .I1(p_0_in1_in),
        .I2(\tmp10_0_0_mid2_v_v_reg_1288[1]_i_2_n_5 ),
        .I3(p_1_in),
        .I4(\tmp10_0_0_mid2_v_v_reg_1288[1]_i_3_n_5 ),
        .I5(\tmp10_0_0_mid2_v_v_reg_1288[1]_i_4_n_5 ),
        .O(A_0[1]));
  LUT6 #(
    .INIT(64'h4114414141141414)) 
    \tmp10_0_0_mid2_v_v_reg_1288[1]_i_2 
       (.I0(p_0_in1_in),
        .I1(\tmp10_0_0_mid2_v_v_reg_1288[1]_i_5_n_5 ),
        .I2(mul_ln37_fu_457_p2[1]),
        .I3(select_ln31_reg_1459[1]),
        .I4(indvar_flatten48_reg_2980),
        .I5(out_h_0_reg_333[1]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFF960096)) 
    \tmp10_0_0_mid2_v_v_reg_1288[1]_i_3 
       (.I0(ap_phi_mux_out_h_0_phi_fu_337_p4[1]),
        .I1(ap_phi_mux_out_h_0_phi_fu_337_p4[0]),
        .I2(mul_ln37_fu_457_p2[1]),
        .I3(p_0_in1_in),
        .I4(mul_ln37_20_fu_535_p2[1]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0044004088448848)) 
    \tmp10_0_0_mid2_v_v_reg_1288[1]_i_4 
       (.I0(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(\out_h_reg_1271[2]_i_2_n_5 ),
        .I3(\icmp_ln31_reg_1237[0]_i_2_n_5 ),
        .I4(\out_h_reg_1271[2]_i_3_n_5 ),
        .I5(ap_phi_mux_out_h_0_phi_fu_337_p4[0]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \tmp10_0_0_mid2_v_v_reg_1288[1]_i_5 
       (.I0(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .I1(out_d_0_reg_310[0]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I3(out_h_0_reg_333[0]),
        .I4(indvar_flatten48_reg_2980),
        .I5(select_ln31_reg_1459[0]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h00F8FFF8FFF800F8)) 
    \tmp10_0_0_mid2_v_v_reg_1288[2]_i_1 
       (.I0(mul_ln37_20_fu_535_p2[2]),
        .I1(p_0_in1_in),
        .I2(\tmp10_0_0_mid2_v_v_reg_1288[2]_i_2_n_5 ),
        .I3(p_1_in),
        .I4(\tmp10_0_0_mid2_v_v_reg_1288[2]_i_3_n_5 ),
        .I5(\tmp10_0_0_mid2_v_v_reg_1288[2]_i_4_n_5 ),
        .O(A_0[2]));
  LUT6 #(
    .INIT(64'h4114414141141414)) 
    \tmp10_0_0_mid2_v_v_reg_1288[2]_i_2 
       (.I0(p_0_in1_in),
        .I1(\tmp10_0_0_mid2_v_v_reg_1288[2]_i_5_n_5 ),
        .I2(mul_ln37_fu_457_p2[2]),
        .I3(select_ln31_reg_1459[2]),
        .I4(indvar_flatten48_reg_2980),
        .I5(out_h_0_reg_333[2]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF956A0000956A)) 
    \tmp10_0_0_mid2_v_v_reg_1288[2]_i_3 
       (.I0(ap_phi_mux_out_h_0_phi_fu_337_p4[2]),
        .I1(ap_phi_mux_out_h_0_phi_fu_337_p4[1]),
        .I2(ap_phi_mux_out_h_0_phi_fu_337_p4[0]),
        .I3(mul_ln37_fu_457_p2[2]),
        .I4(p_0_in1_in),
        .I5(mul_ln37_20_fu_535_p2[2]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h80808F8A8F808A80)) 
    \tmp10_0_0_mid2_v_v_reg_1288[2]_i_4 
       (.I0(select_ln23_10_fu_540_p3[0]),
        .I1(mul_ln37_20_fu_535_p2[1]),
        .I2(p_0_in1_in),
        .I3(mul_ln37_fu_457_p2[1]),
        .I4(ap_phi_mux_out_h_0_phi_fu_337_p4[0]),
        .I5(ap_phi_mux_out_h_0_phi_fu_337_p4[1]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[2]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hE8EEE888)) 
    \tmp10_0_0_mid2_v_v_reg_1288[2]_i_5 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1288[1]_i_5_n_5 ),
        .I1(mul_ln37_fu_457_p2[1]),
        .I2(select_ln31_reg_1459[1]),
        .I3(indvar_flatten48_reg_2980),
        .I4(out_h_0_reg_333[1]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hBFFE000040010000)) 
    \tmp10_0_0_mid2_v_v_reg_1288[2]_i_6 
       (.I0(\icmp_ln31_reg_1237[0]_i_2_n_5 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(ap_phi_mux_indvar_flatten_phi_fu_326_p4[6]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_326_p4[7]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I5(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .O(select_ln23_10_fu_540_p3[0]));
  LUT6 #(
    .INIT(64'h00FFF8F8FF00F8F8)) 
    \tmp10_0_0_mid2_v_v_reg_1288[3]_i_1 
       (.I0(mul_ln37_20_fu_535_p2[3]),
        .I1(p_0_in1_in),
        .I2(\tmp10_0_0_mid2_v_v_reg_1288[3]_i_2_n_5 ),
        .I3(\tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5 ),
        .I4(p_1_in),
        .I5(\tmp10_0_0_mid2_v_v_reg_1288[3]_i_4_n_5 ),
        .O(A_0[3]));
  LUT6 #(
    .INIT(64'h2112212121121212)) 
    \tmp10_0_0_mid2_v_v_reg_1288[3]_i_2 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5 ),
        .I1(p_0_in1_in),
        .I2(mul_ln37_fu_457_p2[3]),
        .I3(select_ln31_reg_1459[3]),
        .I4(indvar_flatten48_reg_2980),
        .I5(out_h_0_reg_333[3]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \tmp10_0_0_mid2_v_v_reg_1288[3]_i_3 
       (.I0(zext_ln37_6_cast_mid_fu_588_p1[1]),
        .I1(select_ln23_10_fu_540_p3[1]),
        .I2(\tmp10_0_0_mid2_v_v_reg_1288[1]_i_4_n_5 ),
        .I3(select_ln23_10_fu_540_p3[2]),
        .I4(zext_ln37_6_cast_mid_fu_588_p1[2]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp10_0_0_mid2_v_v_reg_1288[3]_i_4 
       (.I0(zext_ln37_6_cast_mid_fu_588_p1[3]),
        .I1(mul_ln37_fu_457_p2[3]),
        .I2(p_0_in1_in),
        .I3(mul_ln37_20_fu_535_p2[3]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hEFFFFFFE20000002)) 
    \tmp10_0_0_mid2_v_v_reg_1288[3]_i_5 
       (.I0(mul_ln37_20_fu_535_p2[1]),
        .I1(\icmp_ln31_reg_1237[0]_i_2_n_5 ),
        .I2(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_326_p4[6]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_326_p4[7]),
        .I5(mul_ln37_fu_457_p2[1]),
        .O(select_ln23_10_fu_540_p3[1]));
  LUT6 #(
    .INIT(64'hEFFFFFFE20000002)) 
    \tmp10_0_0_mid2_v_v_reg_1288[3]_i_6 
       (.I0(mul_ln37_20_fu_535_p2[2]),
        .I1(\icmp_ln31_reg_1237[0]_i_2_n_5 ),
        .I2(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I3(ap_phi_mux_indvar_flatten_phi_fu_326_p4[6]),
        .I4(ap_phi_mux_indvar_flatten_phi_fu_326_p4[7]),
        .I5(mul_ln37_fu_457_p2[2]),
        .O(select_ln23_10_fu_540_p3[2]));
  LUT6 #(
    .INIT(64'h3F3F35CAC0C035CA)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_1 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_2_n_5 ),
        .I1(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_3_n_5 ),
        .I2(p_1_in),
        .I3(mul_ln37_fu_457_p2[4]),
        .I4(p_0_in1_in),
        .I5(mul_ln37_20_fu_535_p2[4]),
        .O(A_0[4]));
  LUT6 #(
    .INIT(64'h5A335ACC00000000)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_10 
       (.I0(select_ln23_9_reg_1453),
        .I1(out_d_0_reg_310[3]),
        .I2(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .I3(indvar_flatten48_reg_2980),
        .I4(out_d_0_reg_310[0]),
        .I5(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_11 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(out_d_0_reg_310[2]),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln23_9_reg_1453_reg_n_5_[2] ),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_12 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(out_d_0_reg_310[1]),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h1D001D001DFFE200)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_13 
       (.I0(out_d_0_reg_310[1]),
        .I1(indvar_flatten48_reg_2980),
        .I2(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h202222222A222222)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_14 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(out_d_0_reg_310[0]),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .O(mul_ln37_20_fu_535_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_15 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(B_1[2]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h1D001D001DFFE200)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_16 
       (.I0(out_d_0_reg_310[1]),
        .I1(indvar_flatten48_reg_2980),
        .I2(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'h9A950000)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_17 
       (.I0(B_1[3]),
        .I1(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .I2(indvar_flatten48_reg_2980),
        .I3(out_d_0_reg_310[0]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_18 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(B_1[2]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h202A808A2A208A80)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_19 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I2(indvar_flatten48_reg_2980),
        .I3(out_d_0_reg_310[1]),
        .I4(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .I5(out_d_0_reg_310[0]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'hE8EEE888)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_2 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5 ),
        .I1(mul_ln37_fu_457_p2[3]),
        .I2(select_ln31_reg_1459[3]),
        .I3(indvar_flatten48_reg_2980),
        .I4(out_h_0_reg_333[3]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hEFEA8A80)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_3 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5 ),
        .I1(mul_ln37_20_fu_535_p2[3]),
        .I2(p_0_in1_in),
        .I3(mul_ln37_fu_457_p2[3]),
        .I4(zext_ln37_6_cast_mid_fu_588_p1[3]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h47FFB800B800B800)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_6 
       (.I0(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I1(indvar_flatten48_reg_2980),
        .I2(out_d_0_reg_310[1]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I4(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .I5(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_7 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(out_d_0_reg_310[0]),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .O(mul_ln37_fu_457_p2[0]));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_8 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(out_d_0_reg_310[2]),
        .I2(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln23_9_reg_1453_reg_n_5_[2] ),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h47FFB800B800B800)) 
    \tmp10_0_0_mid2_v_v_reg_1288[4]_i_9 
       (.I0(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I1(indvar_flatten48_reg_2980),
        .I2(out_d_0_reg_310[1]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I4(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .I5(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h3F3F35CAC0C035CA)) 
    \tmp10_0_0_mid2_v_v_reg_1288[5]_i_1 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1288[5]_i_2_n_5 ),
        .I1(\tmp10_0_0_mid2_v_v_reg_1288[5]_i_3_n_5 ),
        .I2(p_1_in),
        .I3(mul_ln37_fu_457_p2[5]),
        .I4(p_0_in1_in),
        .I5(mul_ln37_20_fu_535_p2[5]),
        .O(A_0[5]));
  LUT6 #(
    .INIT(64'hAAAAA808A8080000)) 
    \tmp10_0_0_mid2_v_v_reg_1288[5]_i_2 
       (.I0(mul_ln37_fu_457_p2[4]),
        .I1(out_h_0_reg_333[3]),
        .I2(indvar_flatten48_reg_2980),
        .I3(select_ln31_reg_1459[3]),
        .I4(mul_ln37_fu_457_p2[3]),
        .I5(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5 ),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE2E2E200E2000000)) 
    \tmp10_0_0_mid2_v_v_reg_1288[5]_i_3 
       (.I0(mul_ln37_fu_457_p2[4]),
        .I1(p_0_in1_in),
        .I2(mul_ln37_20_fu_535_p2[4]),
        .I3(zext_ln37_6_cast_mid_fu_588_p1[3]),
        .I4(select_ln23_10_fu_540_p3[3]),
        .I5(\tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5 ),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3F3F35CAC0C035CA)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_1 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_2_n_5 ),
        .I1(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_3_n_5 ),
        .I2(p_1_in),
        .I3(mul_ln37_fu_457_p2[6]),
        .I4(p_0_in1_in),
        .I5(mul_ln37_20_fu_535_p2[6]),
        .O(A_0[6]));
  LUT6 #(
    .INIT(64'hB800000000000000)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_10 
       (.I0(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I1(indvar_flatten48_reg_2980),
        .I2(out_d_0_reg_310[1]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I4(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .I5(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hB7C0C0C0)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_11 
       (.I0(\zext_ln45_2_reg_1218[1]_i_1_n_5 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(\zext_ln45_2_reg_1218[3]_i_1_n_5 ),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I4(\zext_ln45_2_reg_1218[2]_i_1_n_5 ),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hB7C0C0C0)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_12 
       (.I0(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(\zext_ln45_2_reg_1218[2]_i_1_n_5 ),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I4(\zext_ln45_2_reg_1218[1]_i_1_n_5 ),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h00000000E2000000)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_13 
       (.I0(out_d_0_reg_310[1]),
        .I1(indvar_flatten48_reg_2980),
        .I2(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h27D8D87828888888)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_14 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(\zext_ln45_2_reg_1218[3]_i_1_n_5 ),
        .I2(\zext_ln45_2_reg_1218[2]_i_1_n_5 ),
        .I3(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .I4(\zext_ln45_2_reg_1218[1]_i_1_n_5 ),
        .I5(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h27D82888)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_15 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(\zext_ln45_2_reg_1218[2]_i_1_n_5 ),
        .I2(\zext_ln45_2_reg_1218[1]_i_1_n_5 ),
        .I3(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'hA8800000)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_2 
       (.I0(mul_ln37_fu_457_p2[5]),
        .I1(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5 ),
        .I2(mul_ln37_fu_457_p2[3]),
        .I3(ap_phi_mux_out_h_0_phi_fu_337_p4[3]),
        .I4(mul_ln37_fu_457_p2[4]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hA8800000)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_3 
       (.I0(select_ln23_10_fu_540_p3[5]),
        .I1(\tmp10_0_0_mid2_v_v_reg_1288[3]_i_3_n_5 ),
        .I2(select_ln23_10_fu_540_p3[3]),
        .I3(zext_ln37_6_cast_mid_fu_588_p1[3]),
        .I4(select_ln23_10_fu_540_p3[4]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hE8EEE888)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_6 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1288[2]_i_5_n_5 ),
        .I1(mul_ln37_fu_457_p2[2]),
        .I2(select_ln31_reg_1459[2]),
        .I3(indvar_flatten48_reg_2980),
        .I4(out_h_0_reg_333[2]),
        .O(\tmp10_0_0_mid2_v_v_reg_1288[6]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_7 
       (.I0(mul_ln37_20_fu_535_p2[5]),
        .I1(p_0_in1_in),
        .I2(mul_ln37_fu_457_p2[5]),
        .O(select_ln23_10_fu_540_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_8 
       (.I0(mul_ln37_20_fu_535_p2[3]),
        .I1(p_0_in1_in),
        .I2(mul_ln37_fu_457_p2[3]),
        .O(select_ln23_10_fu_540_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_0_0_mid2_v_v_reg_1288[6]_i_9 
       (.I0(mul_ln37_20_fu_535_p2[4]),
        .I1(p_0_in1_in),
        .I2(mul_ln37_fu_457_p2[4]),
        .O(select_ln23_10_fu_540_p3[4]));
  FDRE \tmp10_0_0_mid2_v_v_reg_1288_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(A_0[0]),
        .Q(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1288_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(A_0[1]),
        .Q(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1288_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(A_0[2]),
        .Q(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1288_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(A_0[3]),
        .Q(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1288_reg[4] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(A_0[4]),
        .Q(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .R(1'b0));
  CARRY4 \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4 
       (.CI(1'b0),
        .CO({\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_5 ,\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_6 ,\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_7 ,\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_0_0_mid2_v_v_reg_1288[4]_i_6_n_5 ,mul_ln37_fu_457_p2[0],\tmp10_0_0_mid2_v_v_reg_1288[4]_i_8_n_5 ,1'b0}),
        .O(mul_ln37_fu_457_p2[4:1]),
        .S({\tmp10_0_0_mid2_v_v_reg_1288[4]_i_9_n_5 ,\tmp10_0_0_mid2_v_v_reg_1288[4]_i_10_n_5 ,\tmp10_0_0_mid2_v_v_reg_1288[4]_i_11_n_5 ,\tmp10_0_0_mid2_v_v_reg_1288[4]_i_12_n_5 }));
  CARRY4 \tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5 
       (.CI(1'b0),
        .CO({\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_5 ,\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_6 ,\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_7 ,\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_0_0_mid2_v_v_reg_1288[4]_i_13_n_5 ,mul_ln37_20_fu_535_p2[0],\tmp10_0_0_mid2_v_v_reg_1288[4]_i_15_n_5 ,1'b0}),
        .O(mul_ln37_20_fu_535_p2[4:1]),
        .S({\tmp10_0_0_mid2_v_v_reg_1288[4]_i_16_n_5 ,\tmp10_0_0_mid2_v_v_reg_1288[4]_i_17_n_5 ,\tmp10_0_0_mid2_v_v_reg_1288[4]_i_18_n_5 ,\tmp10_0_0_mid2_v_v_reg_1288[4]_i_19_n_5 }));
  FDRE \tmp10_0_0_mid2_v_v_reg_1288_reg[5] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(A_0[5]),
        .Q(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1288_reg[6] 
       (.C(ap_clk),
        .CE(add_ln31_2_reg_12950),
        .D(A_0[6]),
        .Q(tmp10_0_0_mid2_v_v_reg_1288[6]),
        .R(1'b0));
  CARRY4 \tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4 
       (.CI(\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_4_n_5 ),
        .CO({\NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_CO_UNCONNECTED [3:1],\tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp10_0_0_mid2_v_v_reg_1288[6]_i_10_n_5 }),
        .O({\NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_4_O_UNCONNECTED [3:2],mul_ln37_fu_457_p2[6:5]}),
        .S({1'b0,1'b0,\tmp10_0_0_mid2_v_v_reg_1288[6]_i_11_n_5 ,\tmp10_0_0_mid2_v_v_reg_1288[6]_i_12_n_5 }));
  CARRY4 \tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5 
       (.CI(\tmp10_0_0_mid2_v_v_reg_1288_reg[4]_i_5_n_5 ),
        .CO({\NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_CO_UNCONNECTED [3:1],\tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp10_0_0_mid2_v_v_reg_1288[6]_i_13_n_5 }),
        .O({\NLW_tmp10_0_0_mid2_v_v_reg_1288_reg[6]_i_5_O_UNCONNECTED [3:2],mul_ln37_20_fu_535_p2[6:5]}),
        .S({1'b0,1'b0,\tmp10_0_0_mid2_v_v_reg_1288[6]_i_14_n_5 ,\tmp10_0_0_mid2_v_v_reg_1288[6]_i_15_n_5 }));
  LUT5 #(
    .INIT(32'h044CC000)) 
    \tmp10_1_0_mid2_reg_1325[10]_i_2 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(\tmp10_1_0_mid2_reg_1325[10]_i_3_n_5 ),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[6]),
        .O(\tmp10_1_0_mid2_reg_1325[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp10_1_0_mid2_reg_1325[10]_i_3 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .O(\tmp10_1_0_mid2_reg_1325[10]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tmp10_1_0_mid2_reg_1325[1]_i_2 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .O(\tmp10_1_0_mid2_reg_1325[1]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \tmp10_1_0_mid2_reg_1325[1]_i_3 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_1_0_mid2_reg_1325[1]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tmp10_1_0_mid2_reg_1325[1]_i_4 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .O(\tmp10_1_0_mid2_reg_1325[1]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \tmp10_1_0_mid2_reg_1325[1]_i_5 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .O(\tmp10_1_0_mid2_reg_1325[1]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \tmp10_1_0_mid2_reg_1325[1]_i_6 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_1_0_mid2_reg_1325[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp10_1_0_mid2_reg_1325[1]_i_7 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .O(\tmp10_1_0_mid2_reg_1325[1]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hD728)) 
    \tmp10_1_0_mid2_reg_1325[5]_i_2 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11 ),
        .O(\tmp10_1_0_mid2_reg_1325[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp10_1_0_mid2_reg_1325[5]_i_3 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12 ),
        .O(\tmp10_1_0_mid2_reg_1325[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9696A5A59669A5A5)) 
    \tmp10_1_0_mid2_reg_1325[5]_i_4 
       (.I0(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(\tmp10_1_0_mid2_reg_1325[9]_i_16_n_5 ),
        .I3(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12 ),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .O(\tmp10_1_0_mid2_reg_1325[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAA965A66)) 
    \tmp10_1_0_mid2_reg_1325[5]_i_5 
       (.I0(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .O(\tmp10_1_0_mid2_reg_1325[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \tmp10_1_0_mid2_reg_1325[5]_i_6 
       (.I0(\tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_9 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_1_0_mid2_reg_1325[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_11 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_12 
       (.I0(\tmp10_1_0_mid2_reg_1325[9]_i_26_n_5 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h95FF)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_13 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h9555FFFF)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_14 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h95555555FFFFFFFF)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_15 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I5(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h95FF)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_16 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hD57F2A80)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_17 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I4(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10 ),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h9555FFFF)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_18 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h08888000)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_19 
       (.I0(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h088000000CCCC880)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_2 
       (.I0(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(\tmp10_1_0_mid2_reg_1325[9]_i_11_n_5 ),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I5(\tmp10_1_0_mid2_reg_1325[9]_i_12_n_5 ),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_20 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I5(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_21 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12 ),
        .I2(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hD5557FFF2AAA8000)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_22 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I5(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5 ),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_22_n_5 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_23 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(\tmp10_1_0_mid2_reg_1325[10]_i_3_n_5 ),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[6]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_24 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(\tmp10_1_0_mid2_reg_1325[9]_i_26_n_5 ),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_25 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_26 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_26_n_5 ));
  LUT5 #(
    .INIT(32'h2002F22F)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_3 
       (.I0(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10 ),
        .I1(\tmp10_1_0_mid2_reg_1325[9]_i_13_n_5 ),
        .I2(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5 ),
        .I3(\tmp10_1_0_mid2_reg_1325[9]_i_14_n_5 ),
        .I4(\tmp10_1_0_mid2_reg_1325[9]_i_15_n_5 ),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00400000FFFF0040)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_4 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12 ),
        .I3(\tmp10_1_0_mid2_reg_1325[9]_i_16_n_5 ),
        .I4(\tmp10_1_0_mid2_reg_1325[9]_i_17_n_5 ),
        .I5(\tmp10_1_0_mid2_reg_1325[9]_i_18_n_5 ),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFBF00400040FFBF)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_5 
       (.I0(\tmp10_1_0_mid2_reg_1325[9]_i_16_n_5 ),
        .I1(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12 ),
        .I2(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I4(\tmp10_1_0_mid2_reg_1325[9]_i_17_n_5 ),
        .I5(\tmp10_1_0_mid2_reg_1325[9]_i_18_n_5 ),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9996A55A9666AAAA)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_6 
       (.I0(\tmp10_1_0_mid2_reg_1325[9]_i_2_n_5 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[6]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .I3(\tmp10_1_0_mid2_reg_1325[10]_i_3_n_5 ),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I5(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h2DD2B44B4BB42DD2)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_7 
       (.I0(\tmp10_1_0_mid2_reg_1325[9]_i_15_n_5 ),
        .I1(\tmp10_1_0_mid2_reg_1325[9]_i_19_n_5 ),
        .I2(\tmp10_1_0_mid2_reg_1325[9]_i_12_n_5 ),
        .I3(\tmp10_1_0_mid2_reg_1325[9]_i_20_n_5 ),
        .I4(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5 ),
        .I5(\tmp10_1_0_mid2_reg_1325[9]_i_14_n_5 ),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h2DD2B44B4BB42DD2)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_8 
       (.I0(\tmp10_1_0_mid2_reg_1325[9]_i_18_n_5 ),
        .I1(\tmp10_1_0_mid2_reg_1325[9]_i_21_n_5 ),
        .I2(\tmp10_1_0_mid2_reg_1325[9]_i_15_n_5 ),
        .I3(\tmp10_1_0_mid2_reg_1325[9]_i_22_n_5 ),
        .I4(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10 ),
        .I5(\tmp10_1_0_mid2_reg_1325[9]_i_13_n_5 ),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h96AAAAAA)) 
    \tmp10_1_0_mid2_reg_1325[9]_i_9 
       (.I0(\tmp10_1_0_mid2_reg_1325[9]_i_5_n_5 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11 ),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_1_0_mid2_reg_1325[9]_i_9_n_5 ));
  FDRE \tmp10_1_0_mid2_reg_1325_reg[0] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_1_0_mid2_fu_654_p2[0]),
        .Q(tmp10_1_0_mid2_reg_1325[0]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1325_reg[10] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_1_0_mid2_fu_654_p2[10]),
        .Q(tmp10_1_0_mid2_reg_1325[10]),
        .R(1'b0));
  CARRY4 \tmp10_1_0_mid2_reg_1325_reg[10]_i_1 
       (.CI(\tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp10_1_0_mid2_reg_1325_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_1_0_mid2_reg_1325_reg[10]_i_1_O_UNCONNECTED [3:1],tmp10_1_0_mid2_fu_654_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp10_1_0_mid2_reg_1325[10]_i_2_n_5 }));
  FDRE \tmp10_1_0_mid2_reg_1325_reg[1] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_1_0_mid2_fu_654_p2[1]),
        .Q(tmp10_1_0_mid2_reg_1325[1]),
        .R(1'b0));
  CARRY4 \tmp10_1_0_mid2_reg_1325_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_5 ,\tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_6 ,\tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_7 ,\tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_1_0_mid2_reg_1325[1]_i_2_n_5 ,1'b0,\tmp10_1_0_mid2_reg_1325[1]_i_3_n_5 ,1'b0}),
        .O({\tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_9 ,\tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_10 ,tmp10_1_0_mid2_fu_654_p2[1:0]}),
        .S({\tmp10_1_0_mid2_reg_1325[1]_i_4_n_5 ,\tmp10_1_0_mid2_reg_1325[1]_i_5_n_5 ,\tmp10_1_0_mid2_reg_1325[1]_i_6_n_5 ,\tmp10_1_0_mid2_reg_1325[1]_i_7_n_5 }));
  FDRE \tmp10_1_0_mid2_reg_1325_reg[2] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_1_0_mid2_fu_654_p2[2]),
        .Q(tmp10_1_0_mid2_reg_1325[2]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1325_reg[3] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_1_0_mid2_fu_654_p2[3]),
        .Q(tmp10_1_0_mid2_reg_1325[3]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1325_reg[4] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_1_0_mid2_fu_654_p2[4]),
        .Q(tmp10_1_0_mid2_reg_1325[4]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1325_reg[5] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_1_0_mid2_fu_654_p2[5]),
        .Q(tmp10_1_0_mid2_reg_1325[5]),
        .R(1'b0));
  CARRY4 \tmp10_1_0_mid2_reg_1325_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_5 ,\tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_6 ,\tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_7 ,\tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_1_0_mid2_reg_1325[5]_i_2_n_5 ,\tmp10_1_0_mid2_reg_1325[5]_i_3_n_5 ,\tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp10_1_0_mid2_fu_654_p2[5:2]),
        .S({\tmp10_1_0_mid2_reg_1325[5]_i_4_n_5 ,\tmp10_1_0_mid2_reg_1325[5]_i_5_n_5 ,\tmp10_1_0_mid2_reg_1325[5]_i_6_n_5 ,\tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_10 }));
  FDRE \tmp10_1_0_mid2_reg_1325_reg[6] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_1_0_mid2_fu_654_p2[6]),
        .Q(tmp10_1_0_mid2_reg_1325[6]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1325_reg[7] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_1_0_mid2_fu_654_p2[7]),
        .Q(tmp10_1_0_mid2_reg_1325[7]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1325_reg[8] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_1_0_mid2_fu_654_p2[8]),
        .Q(tmp10_1_0_mid2_reg_1325[8]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1325_reg[9] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(tmp10_1_0_mid2_fu_654_p2[9]),
        .Q(tmp10_1_0_mid2_reg_1325[9]),
        .R(1'b0));
  CARRY4 \tmp10_1_0_mid2_reg_1325_reg[9]_i_1 
       (.CI(\tmp10_1_0_mid2_reg_1325_reg[5]_i_1_n_5 ),
        .CO({\tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_5 ,\tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_6 ,\tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_7 ,\tmp10_1_0_mid2_reg_1325_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_1_0_mid2_reg_1325[9]_i_2_n_5 ,\tmp10_1_0_mid2_reg_1325[9]_i_3_n_5 ,\tmp10_1_0_mid2_reg_1325[9]_i_4_n_5 ,\tmp10_1_0_mid2_reg_1325[9]_i_5_n_5 }),
        .O(tmp10_1_0_mid2_fu_654_p2[9:6]),
        .S({\tmp10_1_0_mid2_reg_1325[9]_i_6_n_5 ,\tmp10_1_0_mid2_reg_1325[9]_i_7_n_5 ,\tmp10_1_0_mid2_reg_1325[9]_i_8_n_5 ,\tmp10_1_0_mid2_reg_1325[9]_i_9_n_5 }));
  CARRY4 \tmp10_1_0_mid2_reg_1325_reg[9]_i_10 
       (.CI(\tmp10_1_0_mid2_reg_1325_reg[1]_i_1_n_5 ),
        .CO({\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_5 ,\NLW_tmp10_1_0_mid2_reg_1325_reg[9]_i_10_CO_UNCONNECTED [2],\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_7 ,\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_1_0_mid2_reg_1325_reg[9]_i_10_O_UNCONNECTED [3],\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_10 ,\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_11 ,\tmp10_1_0_mid2_reg_1325_reg[9]_i_10_n_12 }),
        .S({1'b1,\tmp10_1_0_mid2_reg_1325[9]_i_23_n_5 ,\tmp10_1_0_mid2_reg_1325[9]_i_24_n_5 ,\tmp10_1_0_mid2_reg_1325[9]_i_25_n_5 }));
  LUT5 #(
    .INIT(32'h044CC000)) 
    \tmp10_2_0_mid2_reg_1385[10]_i_2 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(\tmp10_2_0_mid2_reg_1385[10]_i_3_n_5 ),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[6]),
        .O(\tmp10_2_0_mid2_reg_1385[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp10_2_0_mid2_reg_1385[10]_i_3 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .O(\tmp10_2_0_mid2_reg_1385[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \tmp10_2_0_mid2_reg_1385[1]_i_2 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .O(\tmp10_2_0_mid2_reg_1385[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp10_2_0_mid2_reg_1385[1]_i_3 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .O(\tmp10_2_0_mid2_reg_1385[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h2A80)) 
    \tmp10_2_0_mid2_reg_1385[1]_i_4 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .O(\tmp10_2_0_mid2_reg_1385[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h28)) 
    \tmp10_2_0_mid2_reg_1385[1]_i_5 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .O(\tmp10_2_0_mid2_reg_1385[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp10_2_0_mid2_reg_1385[1]_i_6 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .O(\tmp10_2_0_mid2_reg_1385[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_2_0_mid2_reg_1385[1]_i_7 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_2_0_mid2_reg_1385[1]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp10_2_0_mid2_reg_1385[5]_i_2 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11 ),
        .O(\tmp10_2_0_mid2_reg_1385[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_2_0_mid2_reg_1385[5]_i_3 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12 ),
        .O(\tmp10_2_0_mid2_reg_1385[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6996A5A59696A5A5)) 
    \tmp10_2_0_mid2_reg_1385[5]_i_4 
       (.I0(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(\tmp10_2_0_mid2_reg_1385[5]_i_7_n_5 ),
        .I3(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12 ),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .O(\tmp10_2_0_mid2_reg_1385[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6A956A6A)) 
    \tmp10_2_0_mid2_reg_1385[5]_i_5 
       (.I0(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_2_0_mid2_reg_1385[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp10_2_0_mid2_reg_1385[5]_i_6 
       (.I0(\tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_9 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .O(\tmp10_2_0_mid2_reg_1385[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \tmp10_2_0_mid2_reg_1385[5]_i_7 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_2_0_mid2_reg_1385[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_11 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h95555555FFFFFFFF)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_12 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I5(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hD57F2A80)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_13 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I4(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5 ),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h9555FFFF)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_14 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h0000800080000000)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_15 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[0]),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12 ),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h95FF)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_16 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_17 
       (.I0(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_18 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h95FF)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_19 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h088000000CCCC880)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_2 
       (.I0(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(\tmp10_2_0_mid2_reg_1385[9]_i_11_n_5 ),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I5(\tmp10_2_0_mid2_reg_1385[9]_i_12_n_5 ),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_20 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_21 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(\tmp10_2_0_mid2_reg_1385[9]_i_24_n_5 ),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_22 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_22_n_5 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_23 
       (.I0(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_24 
       (.I0(tmp10_0_0_mid2_v_v_reg_1288[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[3]),
        .I4(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .I5(tmp10_0_0_mid2_v_v_reg_1288[6]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h08800000FFFF0880)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_3 
       (.I0(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10 ),
        .I1(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I4(\tmp10_2_0_mid2_reg_1385[9]_i_13_n_5 ),
        .I5(\tmp10_2_0_mid2_reg_1385[9]_i_14_n_5 ),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h82288888EBBEEEEE)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_4 
       (.I0(\tmp10_2_0_mid2_reg_1385[9]_i_15_n_5 ),
        .I1(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10 ),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(\tmp10_2_0_mid2_reg_1385[9]_i_16_n_5 ),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996666696699999)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_5 
       (.I0(\tmp10_2_0_mid2_reg_1385[9]_i_15_n_5 ),
        .I1(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10 ),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I4(zext_ln37_5_cast14_reg_1180_reg[4]),
        .I5(\tmp10_2_0_mid2_reg_1385[9]_i_16_n_5 ),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9996A55A9666AAAA)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_6 
       (.I0(\tmp10_2_0_mid2_reg_1385[9]_i_2_n_5 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[6]),
        .I2(tmp10_0_0_mid2_v_v_reg_1288[5]),
        .I3(\tmp10_2_0_mid2_reg_1385[10]_i_3_n_5 ),
        .I4(zext_ln37_5_cast14_reg_1180_reg[0]),
        .I5(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h2DD2B44B4BB42DD2)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_7 
       (.I0(\tmp10_2_0_mid2_reg_1385[9]_i_14_n_5 ),
        .I1(\tmp10_2_0_mid2_reg_1385[9]_i_17_n_5 ),
        .I2(\tmp10_2_0_mid2_reg_1385[9]_i_12_n_5 ),
        .I3(\tmp10_2_0_mid2_reg_1385[9]_i_18_n_5 ),
        .I4(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5 ),
        .I5(\tmp10_2_0_mid2_reg_1385[9]_i_19_n_5 ),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h2DD2B44B4BB42DD2)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_8 
       (.I0(\tmp10_2_0_mid2_reg_1385[9]_i_16_n_5 ),
        .I1(\tmp10_2_0_mid2_reg_1385[9]_i_15_n_5 ),
        .I2(\tmp10_2_0_mid2_reg_1385[9]_i_14_n_5 ),
        .I3(\tmp10_2_0_mid2_reg_1385[9]_i_13_n_5 ),
        .I4(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10 ),
        .I5(\tmp10_2_0_mid2_reg_1385[9]_i_20_n_5 ),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \tmp10_2_0_mid2_reg_1385[9]_i_9 
       (.I0(\tmp10_2_0_mid2_reg_1385[9]_i_5_n_5 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1288[1]),
        .I2(\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11 ),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\tmp10_2_0_mid2_reg_1385[9]_i_9_n_5 ));
  FDRE \tmp10_2_0_mid2_reg_1385_reg[0] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(tmp10_2_0_mid2_fu_737_p2[0]),
        .Q(tmp10_2_0_mid2_reg_1385[0]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1385_reg[10] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(tmp10_2_0_mid2_fu_737_p2[10]),
        .Q(tmp10_2_0_mid2_reg_1385[10]),
        .R(1'b0));
  CARRY4 \tmp10_2_0_mid2_reg_1385_reg[10]_i_1 
       (.CI(\tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp10_2_0_mid2_reg_1385_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_2_0_mid2_reg_1385_reg[10]_i_1_O_UNCONNECTED [3:1],tmp10_2_0_mid2_fu_737_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp10_2_0_mid2_reg_1385[10]_i_2_n_5 }));
  FDRE \tmp10_2_0_mid2_reg_1385_reg[1] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(tmp10_2_0_mid2_fu_737_p2[1]),
        .Q(tmp10_2_0_mid2_reg_1385[1]),
        .R(1'b0));
  CARRY4 \tmp10_2_0_mid2_reg_1385_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_5 ,\tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_6 ,\tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_7 ,\tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_2_0_mid2_reg_1385[1]_i_2_n_5 ,1'b0,\tmp10_2_0_mid2_reg_1385[1]_i_3_n_5 ,1'b0}),
        .O({\tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_9 ,\tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_10 ,tmp10_2_0_mid2_fu_737_p2[1:0]}),
        .S({\tmp10_2_0_mid2_reg_1385[1]_i_4_n_5 ,\tmp10_2_0_mid2_reg_1385[1]_i_5_n_5 ,\tmp10_2_0_mid2_reg_1385[1]_i_6_n_5 ,\tmp10_2_0_mid2_reg_1385[1]_i_7_n_5 }));
  FDRE \tmp10_2_0_mid2_reg_1385_reg[2] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(tmp10_2_0_mid2_fu_737_p2[2]),
        .Q(tmp10_2_0_mid2_reg_1385[2]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1385_reg[3] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(tmp10_2_0_mid2_fu_737_p2[3]),
        .Q(tmp10_2_0_mid2_reg_1385[3]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1385_reg[4] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(tmp10_2_0_mid2_fu_737_p2[4]),
        .Q(tmp10_2_0_mid2_reg_1385[4]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1385_reg[5] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(tmp10_2_0_mid2_fu_737_p2[5]),
        .Q(tmp10_2_0_mid2_reg_1385[5]),
        .R(1'b0));
  CARRY4 \tmp10_2_0_mid2_reg_1385_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_5 ,\tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_6 ,\tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_7 ,\tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_2_0_mid2_reg_1385[5]_i_2_n_5 ,\tmp10_2_0_mid2_reg_1385[5]_i_3_n_5 ,\tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp10_2_0_mid2_fu_737_p2[5:2]),
        .S({\tmp10_2_0_mid2_reg_1385[5]_i_4_n_5 ,\tmp10_2_0_mid2_reg_1385[5]_i_5_n_5 ,\tmp10_2_0_mid2_reg_1385[5]_i_6_n_5 ,\tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_10 }));
  FDRE \tmp10_2_0_mid2_reg_1385_reg[6] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(tmp10_2_0_mid2_fu_737_p2[6]),
        .Q(tmp10_2_0_mid2_reg_1385[6]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1385_reg[7] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(tmp10_2_0_mid2_fu_737_p2[7]),
        .Q(tmp10_2_0_mid2_reg_1385[7]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1385_reg[8] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(tmp10_2_0_mid2_fu_737_p2[8]),
        .Q(tmp10_2_0_mid2_reg_1385[8]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1385_reg[9] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(tmp10_2_0_mid2_fu_737_p2[9]),
        .Q(tmp10_2_0_mid2_reg_1385[9]),
        .R(1'b0));
  CARRY4 \tmp10_2_0_mid2_reg_1385_reg[9]_i_1 
       (.CI(\tmp10_2_0_mid2_reg_1385_reg[5]_i_1_n_5 ),
        .CO({\tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_5 ,\tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_6 ,\tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_7 ,\tmp10_2_0_mid2_reg_1385_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_2_0_mid2_reg_1385[9]_i_2_n_5 ,\tmp10_2_0_mid2_reg_1385[9]_i_3_n_5 ,\tmp10_2_0_mid2_reg_1385[9]_i_4_n_5 ,\tmp10_2_0_mid2_reg_1385[9]_i_5_n_5 }),
        .O(tmp10_2_0_mid2_fu_737_p2[9:6]),
        .S({\tmp10_2_0_mid2_reg_1385[9]_i_6_n_5 ,\tmp10_2_0_mid2_reg_1385[9]_i_7_n_5 ,\tmp10_2_0_mid2_reg_1385[9]_i_8_n_5 ,\tmp10_2_0_mid2_reg_1385[9]_i_9_n_5 }));
  CARRY4 \tmp10_2_0_mid2_reg_1385_reg[9]_i_10 
       (.CI(\tmp10_2_0_mid2_reg_1385_reg[1]_i_1_n_5 ),
        .CO({\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_5 ,\NLW_tmp10_2_0_mid2_reg_1385_reg[9]_i_10_CO_UNCONNECTED [2],\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_7 ,\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_2_0_mid2_reg_1385_reg[9]_i_10_O_UNCONNECTED [3],\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_10 ,\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_11 ,\tmp10_2_0_mid2_reg_1385_reg[9]_i_10_n_12 }),
        .S({1'b1,\tmp10_2_0_mid2_reg_1385[9]_i_21_n_5 ,\tmp10_2_0_mid2_reg_1385[9]_i_22_n_5 ,\tmp10_2_0_mid2_reg_1385[9]_i_23_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_reg_1365[3]_i_2 
       (.I0(zext_ln37_6_cast_reg_1223_reg[3]),
        .I1(mul_ln45_fu_693_p2[3]),
        .O(\tmp11_reg_1365[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_reg_1365[3]_i_3 
       (.I0(zext_ln37_6_cast_reg_1223_reg[2]),
        .I1(mul_ln45_fu_693_p2[2]),
        .O(\tmp11_reg_1365[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_reg_1365[3]_i_4 
       (.I0(zext_ln37_6_cast_reg_1223_reg[1]),
        .I1(mul_ln45_fu_693_p2[1]),
        .O(\tmp11_reg_1365[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_reg_1365[3]_i_5 
       (.I0(zext_ln37_6_cast_reg_1223_reg[0]),
        .I1(mul_ln45_fu_693_p2[0]),
        .O(\tmp11_reg_1365[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h10)) 
    \tmp11_reg_1365[6]_i_1 
       (.I0(icmp_ln31_reg_1237),
        .I1(select_ln23_14_reg_1265),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(tmp11_reg_13650));
  FDRE \tmp11_reg_1365_reg[0] 
       (.C(ap_clk),
        .CE(tmp11_reg_13650),
        .D(tmp11_fu_697_p2[0]),
        .Q(\tmp11_reg_1365_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \tmp11_reg_1365_reg[1] 
       (.C(ap_clk),
        .CE(tmp11_reg_13650),
        .D(tmp11_fu_697_p2[1]),
        .Q(\tmp11_reg_1365_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \tmp11_reg_1365_reg[2] 
       (.C(ap_clk),
        .CE(tmp11_reg_13650),
        .D(tmp11_fu_697_p2[2]),
        .Q(\tmp11_reg_1365_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \tmp11_reg_1365_reg[3] 
       (.C(ap_clk),
        .CE(tmp11_reg_13650),
        .D(tmp11_fu_697_p2[3]),
        .Q(\tmp11_reg_1365_reg_n_5_[3] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp11_reg_1365_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp11_reg_1365_reg[3]_i_1_n_5 ,\tmp11_reg_1365_reg[3]_i_1_n_6 ,\tmp11_reg_1365_reg[3]_i_1_n_7 ,\tmp11_reg_1365_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln37_6_cast_reg_1223_reg),
        .O(tmp11_fu_697_p2[3:0]),
        .S({\tmp11_reg_1365[3]_i_2_n_5 ,\tmp11_reg_1365[3]_i_3_n_5 ,\tmp11_reg_1365[3]_i_4_n_5 ,\tmp11_reg_1365[3]_i_5_n_5 }));
  FDRE \tmp11_reg_1365_reg[4] 
       (.C(ap_clk),
        .CE(tmp11_reg_13650),
        .D(tmp11_fu_697_p2[4]),
        .Q(\tmp11_reg_1365_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \tmp11_reg_1365_reg[5] 
       (.C(ap_clk),
        .CE(tmp11_reg_13650),
        .D(tmp11_fu_697_p2[5]),
        .Q(\tmp11_reg_1365_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \tmp11_reg_1365_reg[6] 
       (.C(ap_clk),
        .CE(tmp11_reg_13650),
        .D(tmp11_fu_697_p2[6]),
        .Q(\tmp11_reg_1365_reg_n_5_[6] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \tmp11_reg_1365_reg[6]_i_2 
       (.CI(\tmp11_reg_1365_reg[3]_i_1_n_5 ),
        .CO({\NLW_tmp11_reg_1365_reg[6]_i_2_CO_UNCONNECTED [3:2],\tmp11_reg_1365_reg[6]_i_2_n_7 ,\tmp11_reg_1365_reg[6]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp11_reg_1365_reg[6]_i_2_O_UNCONNECTED [3],tmp11_fu_697_p2[6:4]}),
        .S({1'b0,mul_ln45_fu_693_p2[6:4]}));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln45_1_reg_1499[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .O(add_ln45_10_reg_15140));
  FDRE \trunc_ln45_1_reg_1499_reg[0] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_20),
        .Q(trunc_ln45_1_reg_1499[0]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[10] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_10),
        .Q(trunc_ln45_1_reg_1499[10]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[11] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_9),
        .Q(trunc_ln45_1_reg_1499[11]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[12] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_8),
        .Q(trunc_ln45_1_reg_1499[12]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[13] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_7),
        .Q(trunc_ln45_1_reg_1499[13]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[14] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_6),
        .Q(trunc_ln45_1_reg_1499[14]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[15] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_5),
        .Q(trunc_ln45_1_reg_1499[15]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[1] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_19),
        .Q(trunc_ln45_1_reg_1499[1]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[2] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_18),
        .Q(trunc_ln45_1_reg_1499[2]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[3] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_17),
        .Q(trunc_ln45_1_reg_1499[3]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[4] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_16),
        .Q(trunc_ln45_1_reg_1499[4]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[5] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_15),
        .Q(trunc_ln45_1_reg_1499[5]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[6] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_14),
        .Q(trunc_ln45_1_reg_1499[6]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[7] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_13),
        .Q(trunc_ln45_1_reg_1499[7]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[8] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_12),
        .Q(trunc_ln45_1_reg_1499[8]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_1499_reg[9] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_11),
        .Q(trunc_ln45_1_reg_1499[9]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[0] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[0]),
        .Q(trunc_ln45_2_reg_1504[0]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[10] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[10]),
        .Q(trunc_ln45_2_reg_1504[10]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[11] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[11]),
        .Q(trunc_ln45_2_reg_1504[11]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[12] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[12]),
        .Q(trunc_ln45_2_reg_1504[12]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[13] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[13]),
        .Q(trunc_ln45_2_reg_1504[13]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[14] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[14]),
        .Q(trunc_ln45_2_reg_1504[14]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[15] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[15]),
        .Q(trunc_ln45_2_reg_1504[15]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[1] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[1]),
        .Q(trunc_ln45_2_reg_1504[1]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[2] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[2]),
        .Q(trunc_ln45_2_reg_1504[2]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[3] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[3]),
        .Q(trunc_ln45_2_reg_1504[3]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[4] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[4]),
        .Q(trunc_ln45_2_reg_1504[4]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[5] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[5]),
        .Q(trunc_ln45_2_reg_1504[5]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[6] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[6]),
        .Q(trunc_ln45_2_reg_1504[6]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[7] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[7]),
        .Q(trunc_ln45_2_reg_1504[7]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[8] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[8]),
        .Q(trunc_ln45_2_reg_1504[8]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_1504_reg[9] 
       (.C(ap_clk),
        .CE(add_ln45_10_reg_15140),
        .D(p_0_in[9]),
        .Q(trunc_ln45_2_reg_1504[9]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_20),
        .Q(trunc_ln45_3_reg_1519[0]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[10] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_10),
        .Q(trunc_ln45_3_reg_1519[10]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[11] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_9),
        .Q(trunc_ln45_3_reg_1519[11]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[12] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_8),
        .Q(trunc_ln45_3_reg_1519[12]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[13] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_7),
        .Q(trunc_ln45_3_reg_1519[13]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[14] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_6),
        .Q(trunc_ln45_3_reg_1519[14]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[15] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_5),
        .Q(trunc_ln45_3_reg_1519[15]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_19),
        .Q(trunc_ln45_3_reg_1519[1]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_18),
        .Q(trunc_ln45_3_reg_1519[2]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_17),
        .Q(trunc_ln45_3_reg_1519[3]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_16),
        .Q(trunc_ln45_3_reg_1519[4]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_15),
        .Q(trunc_ln45_3_reg_1519[5]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_14),
        .Q(trunc_ln45_3_reg_1519[6]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_13),
        .Q(trunc_ln45_3_reg_1519[7]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_12),
        .Q(trunc_ln45_3_reg_1519[8]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_1519_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_11),
        .Q(trunc_ln45_3_reg_1519[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln45_4_reg_1524[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln22_reg_1228_pp0_iter1_reg_reg_n_5_[0] ),
        .O(p_7_in));
  FDRE \trunc_ln45_4_reg_1524_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[0]),
        .Q(trunc_ln45_4_reg_1524[0]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[10] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[10]),
        .Q(trunc_ln45_4_reg_1524[10]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[11] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[11]),
        .Q(trunc_ln45_4_reg_1524[11]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[12] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[12]),
        .Q(trunc_ln45_4_reg_1524[12]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[13] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[13]),
        .Q(trunc_ln45_4_reg_1524[13]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[14] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[14]),
        .Q(trunc_ln45_4_reg_1524[14]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[15] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[15]),
        .Q(trunc_ln45_4_reg_1524[15]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[1]),
        .Q(trunc_ln45_4_reg_1524[1]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[2]),
        .Q(trunc_ln45_4_reg_1524[2]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[3]),
        .Q(trunc_ln45_4_reg_1524[3]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[4]),
        .Q(trunc_ln45_4_reg_1524[4]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[5]),
        .Q(trunc_ln45_4_reg_1524[5]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[6]),
        .Q(trunc_ln45_4_reg_1524[6]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[7]),
        .Q(trunc_ln45_4_reg_1524[7]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[8]),
        .Q(trunc_ln45_4_reg_1524[8]),
        .R(1'b0));
  FDRE \trunc_ln45_4_reg_1524_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(p_0_in[9]),
        .Q(trunc_ln45_4_reg_1524[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln45_5_reg_1539[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln22_reg_1228_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ));
  FDRE \trunc_ln45_5_reg_1539_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_20),
        .Q(trunc_ln45_5_reg_1539[0]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_10),
        .Q(trunc_ln45_5_reg_1539[10]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_9),
        .Q(trunc_ln45_5_reg_1539[11]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_8),
        .Q(trunc_ln45_5_reg_1539[12]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_7),
        .Q(trunc_ln45_5_reg_1539[13]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_6),
        .Q(trunc_ln45_5_reg_1539[14]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_5),
        .Q(trunc_ln45_5_reg_1539[15]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_19),
        .Q(trunc_ln45_5_reg_1539[1]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_18),
        .Q(trunc_ln45_5_reg_1539[2]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_17),
        .Q(trunc_ln45_5_reg_1539[3]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_16),
        .Q(trunc_ln45_5_reg_1539[4]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_15),
        .Q(trunc_ln45_5_reg_1539[5]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_14),
        .Q(trunc_ln45_5_reg_1539[6]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_13),
        .Q(trunc_ln45_5_reg_1539[7]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_12),
        .Q(trunc_ln45_5_reg_1539[8]),
        .R(1'b0));
  FDRE \trunc_ln45_5_reg_1539_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln45_5_reg_1539[15]_i_1_n_5 ),
        .D(network_mul_mul_16s_16s_29_1_1_U68_n_11),
        .Q(trunc_ln45_5_reg_1539[9]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[0]),
        .Q(trunc_ln45_8_reg_1469[0]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[10]),
        .Q(trunc_ln45_8_reg_1469[10]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[11] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[11]),
        .Q(trunc_ln45_8_reg_1469[11]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[12] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[12]),
        .Q(trunc_ln45_8_reg_1469[12]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[13] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[13]),
        .Q(trunc_ln45_8_reg_1469[13]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[14] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[14]),
        .Q(trunc_ln45_8_reg_1469[14]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[15] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[15]),
        .Q(trunc_ln45_8_reg_1469[15]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[1]),
        .Q(trunc_ln45_8_reg_1469[1]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[2]),
        .Q(trunc_ln45_8_reg_1469[2]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[3]),
        .Q(trunc_ln45_8_reg_1469[3]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[4]),
        .Q(trunc_ln45_8_reg_1469[4]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[5]),
        .Q(trunc_ln45_8_reg_1469[5]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[6]),
        .Q(trunc_ln45_8_reg_1469[6]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[7]),
        .Q(trunc_ln45_8_reg_1469[7]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[8]),
        .Q(trunc_ln45_8_reg_1469[8]),
        .R(1'b0));
  FDRE \trunc_ln45_8_reg_1469_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(p_0_in[9]),
        .Q(trunc_ln45_8_reg_1469[9]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_20),
        .Q(trunc_ln45_s_reg_1464[0]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_10),
        .Q(trunc_ln45_s_reg_1464[10]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[11] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_9),
        .Q(trunc_ln45_s_reg_1464[11]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[12] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_8),
        .Q(trunc_ln45_s_reg_1464[12]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[13] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_7),
        .Q(trunc_ln45_s_reg_1464[13]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[14] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_6),
        .Q(trunc_ln45_s_reg_1464[14]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[15] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_5),
        .Q(trunc_ln45_s_reg_1464[15]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_19),
        .Q(trunc_ln45_s_reg_1464[1]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_18),
        .Q(trunc_ln45_s_reg_1464[2]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_17),
        .Q(trunc_ln45_s_reg_1464[3]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_16),
        .Q(trunc_ln45_s_reg_1464[4]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_15),
        .Q(trunc_ln45_s_reg_1464[5]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_14),
        .Q(trunc_ln45_s_reg_1464[6]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_13),
        .Q(trunc_ln45_s_reg_1464[7]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_12),
        .Q(trunc_ln45_s_reg_1464[8]),
        .R(1'b0));
  FDRE \trunc_ln45_s_reg_1464_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_26_reg_14840),
        .D(network_mul_mul_16s_16s_29_1_1_U66_n_11),
        .Q(trunc_ln45_s_reg_1464[9]),
        .R(1'b0));
  FDRE \zext_ln23_32_reg_1300_reg[0] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(select_ln23_8_reg_1255[0]),
        .Q(zext_ln23_32_reg_1300[0]),
        .R(1'b0));
  FDRE \zext_ln23_32_reg_1300_reg[1] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(select_ln23_8_reg_1255[1]),
        .Q(zext_ln23_32_reg_1300[1]),
        .R(1'b0));
  FDRE \zext_ln23_32_reg_1300_reg[2] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(select_ln23_8_reg_1255[2]),
        .Q(zext_ln23_32_reg_1300[2]),
        .R(1'b0));
  FDRE \zext_ln23_32_reg_1300_reg[3] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(select_ln23_8_reg_1255[3]),
        .Q(zext_ln23_32_reg_1300[3]),
        .R(1'b0));
  FDRE \zext_ln23_32_reg_1300_reg[4] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(select_ln23_8_reg_1255[4]),
        .Q(zext_ln23_32_reg_1300[4]),
        .R(1'b0));
  FDRE \zext_ln23_32_reg_1300_reg[5] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(select_ln23_8_reg_1255[5]),
        .Q(zext_ln23_32_reg_1300[5]),
        .R(1'b0));
  FDRE \zext_ln37_27_reg_1332_reg[0] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .Q(zext_ln37_27_reg_1332[0]),
        .R(1'b0));
  FDRE \zext_ln37_27_reg_1332_reg[1] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .Q(zext_ln37_27_reg_1332[1]),
        .R(1'b0));
  FDRE \zext_ln37_27_reg_1332_reg[2] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(\out_w_0_mid2_reg_1276_reg_n_5_[2] ),
        .Q(zext_ln37_27_reg_1332[2]),
        .R(1'b0));
  FDRE \zext_ln37_27_reg_1332_reg[3] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(\out_w_0_mid2_reg_1276_reg_n_5_[3] ),
        .Q(zext_ln37_27_reg_1332[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln37_29_reg_1349[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .O(tmp10_0_0_mid2_reg_13200));
  FDRE \zext_ln37_29_reg_1349_reg[0] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(\out_w_reg_1344[0]_i_1_n_5 ),
        .Q(zext_ln37_29_reg_1349_reg[0]),
        .R(1'b0));
  FDRE \zext_ln37_29_reg_1349_reg[1] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(\out_w_reg_1344[1]_i_1_n_5 ),
        .Q(zext_ln37_29_reg_1349_reg[1]),
        .R(1'b0));
  FDRE \zext_ln37_29_reg_1349_reg[2] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(\out_w_reg_1344[2]_i_1_n_5 ),
        .Q(zext_ln37_29_reg_1349_reg[2]),
        .R(1'b0));
  FDRE \zext_ln37_29_reg_1349_reg[3] 
       (.C(ap_clk),
        .CE(tmp10_0_0_mid2_reg_13200),
        .D(\out_w_reg_1344[3]_i_2_n_5 ),
        .Q(zext_ln37_29_reg_1349_reg[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln37_31_reg_1392[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .O(\zext_ln37_31_reg_1392[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln37_31_reg_1392[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1276_reg_n_5_[2] ),
        .O(\zext_ln37_31_reg_1392[2]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln37_31_reg_1392[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .O(tmp10_2_0_mid2_reg_13850));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \zext_ln37_31_reg_1392[3]_i_2 
       (.I0(\out_w_0_mid2_reg_1276_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1276_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1276_reg_n_5_[3] ),
        .O(\zext_ln37_31_reg_1392[3]_i_2_n_5 ));
  FDRE \zext_ln37_31_reg_1392_reg[0] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(\out_w_0_mid2_reg_1276_reg_n_5_[0] ),
        .Q(C[0]),
        .R(1'b0));
  FDRE \zext_ln37_31_reg_1392_reg[1] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(\zext_ln37_31_reg_1392[1]_i_1_n_5 ),
        .Q(C[1]),
        .R(1'b0));
  FDRE \zext_ln37_31_reg_1392_reg[2] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(\zext_ln37_31_reg_1392[2]_i_1_n_5 ),
        .Q(C[2]),
        .R(1'b0));
  FDRE \zext_ln37_31_reg_1392_reg[3] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13850),
        .D(\zext_ln37_31_reg_1392[3]_i_2_n_5 ),
        .Q(C[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \zext_ln37_5_cast14_reg_1180[0]_i_1 
       (.I0(Q[4]),
        .I1(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(zext_ln37_5_cast14_reg_1180_reg[0]),
        .O(\zext_ln37_5_cast14_reg_1180[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \zext_ln37_5_cast14_reg_1180[4]_i_1 
       (.I0(Q[4]),
        .I1(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(zext_ln37_5_cast14_reg_1180_reg[4]),
        .O(\zext_ln37_5_cast14_reg_1180[4]_i_1_n_5 ));
  FDRE \zext_ln37_5_cast14_reg_1180_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln37_5_cast14_reg_1180[0]_i_1_n_5 ),
        .Q(zext_ln37_5_cast14_reg_1180_reg[0]),
        .R(1'b0));
  FDRE \zext_ln37_5_cast14_reg_1180_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln37_5_cast14_reg_1180[4]_i_1_n_5 ),
        .Q(zext_ln37_5_cast14_reg_1180_reg[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln37_6_cast_reg_1223[0]_i_1 
       (.I0(select_ln31_reg_1459[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(out_h_0_reg_333[0]),
        .O(ap_phi_mux_out_h_0_phi_fu_337_p4[0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln37_6_cast_reg_1223[1]_i_1 
       (.I0(select_ln31_reg_1459[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(out_h_0_reg_333[1]),
        .O(ap_phi_mux_out_h_0_phi_fu_337_p4[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln37_6_cast_reg_1223[2]_i_1 
       (.I0(select_ln31_reg_1459[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(out_h_0_reg_333[2]),
        .O(ap_phi_mux_out_h_0_phi_fu_337_p4[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln37_6_cast_reg_1223[3]_i_1 
       (.I0(select_ln31_reg_1459[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(out_h_0_reg_333[3]),
        .O(ap_phi_mux_out_h_0_phi_fu_337_p4[3]));
  FDRE \zext_ln37_6_cast_reg_1223_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_337_p4[0]),
        .Q(zext_ln37_6_cast_reg_1223_reg[0]),
        .R(1'b0));
  FDRE \zext_ln37_6_cast_reg_1223_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_337_p4[1]),
        .Q(zext_ln37_6_cast_reg_1223_reg[1]),
        .R(1'b0));
  FDRE \zext_ln37_6_cast_reg_1223_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_337_p4[2]),
        .Q(zext_ln37_6_cast_reg_1223_reg[2]),
        .R(1'b0));
  FDRE \zext_ln37_6_cast_reg_1223_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_337_p4[3]),
        .Q(zext_ln37_6_cast_reg_1223_reg[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln45_2_reg_1218[0]_i_1 
       (.I0(\select_ln23_9_reg_1453_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(out_d_0_reg_310[0]),
        .O(\zext_ln45_2_reg_1218[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln45_2_reg_1218[1]_i_1 
       (.I0(\select_ln23_9_reg_1453_reg_n_5_[1] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(out_d_0_reg_310[1]),
        .O(\zext_ln45_2_reg_1218[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln45_2_reg_1218[2]_i_1 
       (.I0(\select_ln23_9_reg_1453_reg_n_5_[2] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(out_d_0_reg_310[2]),
        .O(\zext_ln45_2_reg_1218[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \zext_ln45_2_reg_1218[3]_i_1 
       (.I0(select_ln23_9_reg_1453),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1228_reg_n_5_[0] ),
        .I4(out_d_0_reg_310[3]),
        .O(\zext_ln45_2_reg_1218[3]_i_1_n_5 ));
  FDRE \zext_ln45_2_reg_1218_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln45_2_reg_1218[0]_i_1_n_5 ),
        .Q(zext_ln45_2_reg_1218_reg[0]),
        .R(1'b0));
  FDRE \zext_ln45_2_reg_1218_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln45_2_reg_1218[1]_i_1_n_5 ),
        .Q(zext_ln45_2_reg_1218_reg[1]),
        .R(1'b0));
  FDRE \zext_ln45_2_reg_1218_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln45_2_reg_1218[2]_i_1_n_5 ),
        .Q(zext_ln45_2_reg_1218_reg[2]),
        .R(1'b0));
  FDRE \zext_ln45_2_reg_1218_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln45_2_reg_1218[3]_i_1_n_5 ),
        .Q(zext_ln45_2_reg_1218_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_2
   (Q,
    P,
    ap_enable_reg_pp0_iter2_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    ADDRBWRADDR,
    ADDRARDADDR,
    add_ln37_20_reg_1504_reg_0,
    ap_enable_reg_pp0_iter1_reg_0,
    grp_depthwise_conv2d_fix_2_fu_425_input_r_address1,
    \ap_CS_fsm_reg[0]_0 ,
    SeparableConv2D_1_w_s_ce0,
    SeparableConv2D_4_w_s_ce0,
    SeparableConv2D_1_w_s_ce1,
    SeparableConv2D_4_w_s_ce1,
    \ap_CS_fsm_reg[36] ,
    add_ln37_20_reg_1504_reg_1,
    \ap_CS_fsm_reg[4]_0 ,
    add_ln37_20_reg_1504_reg_2,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    add_ln37_20_reg_1504_reg_3,
    add_ln37_20_reg_1504_reg_4,
    add_ln37_20_reg_1504_reg_5,
    add_ln45_reg_1554_reg_0,
    add_ln45_reg_1554_reg_1,
    add_ln45_reg_1554_reg_2,
    add_ln45_reg_1554_reg_3,
    add_ln45_reg_1554_reg_4,
    add_ln45_reg_1554_reg_5,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[6]_0 ,
    \add_ln45_9_reg_1559_reg[15]_0 ,
    ap_clk,
    add_ln37_20_reg_1504_reg_6,
    p,
    B,
    p_0,
    p_1,
    ap_rst_n,
    grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg,
    q0,
    D,
    ram_reg_0,
    ram_reg_0_0,
    grp_depthwise_conv2d_fix_fu_473_input_r_address0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_i_43,
    ram_reg_0_i_43_0,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ap_rst_n_inv);
  output [1:0]Q;
  output [3:0]P;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [7:0]ADDRBWRADDR;
  output [7:0]ADDRARDADDR;
  output [5:0]add_ln37_20_reg_1504_reg_0;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [13:0]grp_depthwise_conv2d_fix_2_fu_425_input_r_address1;
  output [3:0]\ap_CS_fsm_reg[0]_0 ;
  output SeparableConv2D_1_w_s_ce0;
  output SeparableConv2D_4_w_s_ce0;
  output SeparableConv2D_1_w_s_ce1;
  output SeparableConv2D_4_w_s_ce1;
  output \ap_CS_fsm_reg[36] ;
  output add_ln37_20_reg_1504_reg_1;
  output \ap_CS_fsm_reg[4]_0 ;
  output add_ln37_20_reg_1504_reg_2;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output add_ln37_20_reg_1504_reg_3;
  output add_ln37_20_reg_1504_reg_4;
  output add_ln37_20_reg_1504_reg_5;
  output [4:0]add_ln45_reg_1554_reg_0;
  output add_ln45_reg_1554_reg_1;
  output add_ln45_reg_1554_reg_2;
  output add_ln45_reg_1554_reg_3;
  output add_ln45_reg_1554_reg_4;
  output add_ln45_reg_1554_reg_5;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output [15:0]\add_ln45_9_reg_1559_reg[15]_0 ;
  input ap_clk;
  input [6:0]add_ln37_20_reg_1504_reg_6;
  input [14:0]p;
  input [14:0]B;
  input [14:0]p_0;
  input [14:0]p_1;
  input ap_rst_n;
  input grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg;
  input [15:0]q0;
  input [15:0]D;
  input [3:0]ram_reg_0;
  input ram_reg_0_0;
  input [1:0]grp_depthwise_conv2d_fix_fu_473_input_r_address0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_i_43;
  input ram_reg_0_i_43_0;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input [9:0]ram_reg_0_21;
  input [9:0]ram_reg_0_22;
  input ap_rst_n_inv;

  wire [8:1]A;
  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [14:0]B;
  wire [4:0]B_0;
  wire [15:0]D;
  wire [3:0]P;
  wire [1:0]Q;
  wire SeparableConv2D_1_w_s_ce0;
  wire SeparableConv2D_1_w_s_ce1;
  wire SeparableConv2D_4_w_s_ce0;
  wire SeparableConv2D_4_w_s_ce1;
  wire [13:0]add_ln22_fu_794_p2;
  wire [13:0]add_ln22_reg_1428;
  wire add_ln22_reg_14280;
  wire \add_ln22_reg_1428_reg[12]_i_1_n_5 ;
  wire \add_ln22_reg_1428_reg[12]_i_1_n_6 ;
  wire \add_ln22_reg_1428_reg[12]_i_1_n_7 ;
  wire \add_ln22_reg_1428_reg[12]_i_1_n_8 ;
  wire \add_ln22_reg_1428_reg[4]_i_1_n_5 ;
  wire \add_ln22_reg_1428_reg[4]_i_1_n_6 ;
  wire \add_ln22_reg_1428_reg[4]_i_1_n_7 ;
  wire \add_ln22_reg_1428_reg[4]_i_1_n_8 ;
  wire \add_ln22_reg_1428_reg[8]_i_1_n_5 ;
  wire \add_ln22_reg_1428_reg[8]_i_1_n_6 ;
  wire \add_ln22_reg_1428_reg[8]_i_1_n_7 ;
  wire \add_ln22_reg_1428_reg[8]_i_1_n_8 ;
  wire [9:0]add_ln31_1_fu_628_p2;
  wire [9:0]add_ln31_1_reg_1317;
  wire add_ln31_1_reg_13170;
  wire \add_ln31_1_reg_1317[3]_i_2_n_5 ;
  wire \add_ln31_1_reg_1317[4]_i_2_n_5 ;
  wire \add_ln31_1_reg_1317[5]_i_2_n_5 ;
  wire \add_ln31_1_reg_1317[6]_i_2_n_5 ;
  wire \add_ln31_1_reg_1317[7]_i_2_n_5 ;
  wire \add_ln31_1_reg_1317[8]_i_2_n_5 ;
  wire \add_ln31_1_reg_1317[9]_i_3_n_5 ;
  wire \add_ln31_1_reg_1317[9]_i_4_n_5 ;
  wire [4:1]add_ln37_13_fu_766_p2;
  wire add_ln37_20_reg_15040;
  wire [5:0]add_ln37_20_reg_1504_reg_0;
  wire add_ln37_20_reg_1504_reg_1;
  wire add_ln37_20_reg_1504_reg_2;
  wire add_ln37_20_reg_1504_reg_3;
  wire add_ln37_20_reg_1504_reg_4;
  wire add_ln37_20_reg_1504_reg_5;
  wire [6:0]add_ln37_20_reg_1504_reg_6;
  wire add_ln37_20_reg_1504_reg_n_100;
  wire add_ln37_20_reg_1504_reg_n_101;
  wire add_ln37_20_reg_1504_reg_n_102;
  wire add_ln37_20_reg_1504_reg_n_103;
  wire add_ln37_20_reg_1504_reg_n_104;
  wire add_ln37_20_reg_1504_reg_n_105;
  wire add_ln37_20_reg_1504_reg_n_106;
  wire add_ln37_20_reg_1504_reg_n_107;
  wire add_ln37_20_reg_1504_reg_n_108;
  wire add_ln37_20_reg_1504_reg_n_109;
  wire add_ln37_20_reg_1504_reg_n_110;
  wire add_ln37_20_reg_1504_reg_n_97;
  wire add_ln37_20_reg_1504_reg_n_98;
  wire add_ln37_20_reg_1504_reg_n_99;
  wire [15:0]add_ln45_4_fu_1000_p2;
  wire [15:0]add_ln45_4_reg_1524;
  wire \add_ln45_4_reg_1524[11]_i_11_n_5 ;
  wire \add_ln45_4_reg_1524[11]_i_12_n_5 ;
  wire \add_ln45_4_reg_1524[11]_i_13_n_5 ;
  wire \add_ln45_4_reg_1524[11]_i_14_n_5 ;
  wire \add_ln45_4_reg_1524[11]_i_2_n_5 ;
  wire \add_ln45_4_reg_1524[11]_i_3_n_5 ;
  wire \add_ln45_4_reg_1524[11]_i_4_n_5 ;
  wire \add_ln45_4_reg_1524[11]_i_5_n_5 ;
  wire \add_ln45_4_reg_1524[11]_i_6_n_5 ;
  wire \add_ln45_4_reg_1524[11]_i_7_n_5 ;
  wire \add_ln45_4_reg_1524[11]_i_8_n_5 ;
  wire \add_ln45_4_reg_1524[11]_i_9_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_11_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_12_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_13_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_18_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_19_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_20_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_21_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_2_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_3_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_4_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_5_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_6_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_7_n_5 ;
  wire \add_ln45_4_reg_1524[15]_i_8_n_5 ;
  wire \add_ln45_4_reg_1524[3]_i_2_n_5 ;
  wire \add_ln45_4_reg_1524[3]_i_3_n_5 ;
  wire \add_ln45_4_reg_1524[3]_i_4_n_5 ;
  wire \add_ln45_4_reg_1524[3]_i_5_n_5 ;
  wire \add_ln45_4_reg_1524[3]_i_6_n_5 ;
  wire \add_ln45_4_reg_1524[3]_i_7_n_5 ;
  wire \add_ln45_4_reg_1524[3]_i_8_n_5 ;
  wire \add_ln45_4_reg_1524[7]_i_11_n_5 ;
  wire \add_ln45_4_reg_1524[7]_i_12_n_5 ;
  wire \add_ln45_4_reg_1524[7]_i_13_n_5 ;
  wire \add_ln45_4_reg_1524[7]_i_17_n_5 ;
  wire \add_ln45_4_reg_1524[7]_i_2_n_5 ;
  wire \add_ln45_4_reg_1524[7]_i_3_n_5 ;
  wire \add_ln45_4_reg_1524[7]_i_4_n_5 ;
  wire \add_ln45_4_reg_1524[7]_i_5_n_5 ;
  wire \add_ln45_4_reg_1524[7]_i_6_n_5 ;
  wire \add_ln45_4_reg_1524[7]_i_7_n_5 ;
  wire \add_ln45_4_reg_1524[7]_i_8_n_5 ;
  wire \add_ln45_4_reg_1524[7]_i_9_n_5 ;
  wire \add_ln45_4_reg_1524_reg[11]_i_10_n_10 ;
  wire \add_ln45_4_reg_1524_reg[11]_i_10_n_11 ;
  wire \add_ln45_4_reg_1524_reg[11]_i_10_n_12 ;
  wire \add_ln45_4_reg_1524_reg[11]_i_10_n_5 ;
  wire \add_ln45_4_reg_1524_reg[11]_i_10_n_6 ;
  wire \add_ln45_4_reg_1524_reg[11]_i_10_n_7 ;
  wire \add_ln45_4_reg_1524_reg[11]_i_10_n_8 ;
  wire \add_ln45_4_reg_1524_reg[11]_i_10_n_9 ;
  wire \add_ln45_4_reg_1524_reg[11]_i_1_n_5 ;
  wire \add_ln45_4_reg_1524_reg[11]_i_1_n_6 ;
  wire \add_ln45_4_reg_1524_reg[11]_i_1_n_7 ;
  wire \add_ln45_4_reg_1524_reg[11]_i_1_n_8 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_10_n_10 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_10_n_11 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_10_n_12 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_10_n_5 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_10_n_6 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_10_n_7 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_10_n_8 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_10_n_9 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_1_n_6 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_1_n_7 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_1_n_8 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_9_n_10 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_9_n_11 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_9_n_12 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_9_n_6 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_9_n_7 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_9_n_8 ;
  wire \add_ln45_4_reg_1524_reg[15]_i_9_n_9 ;
  wire \add_ln45_4_reg_1524_reg[3]_i_1_n_5 ;
  wire \add_ln45_4_reg_1524_reg[3]_i_1_n_6 ;
  wire \add_ln45_4_reg_1524_reg[3]_i_1_n_7 ;
  wire \add_ln45_4_reg_1524_reg[3]_i_1_n_8 ;
  wire \add_ln45_4_reg_1524_reg[7]_i_10_n_10 ;
  wire \add_ln45_4_reg_1524_reg[7]_i_10_n_11 ;
  wire \add_ln45_4_reg_1524_reg[7]_i_10_n_12 ;
  wire \add_ln45_4_reg_1524_reg[7]_i_10_n_5 ;
  wire \add_ln45_4_reg_1524_reg[7]_i_10_n_6 ;
  wire \add_ln45_4_reg_1524_reg[7]_i_10_n_7 ;
  wire \add_ln45_4_reg_1524_reg[7]_i_10_n_8 ;
  wire \add_ln45_4_reg_1524_reg[7]_i_10_n_9 ;
  wire \add_ln45_4_reg_1524_reg[7]_i_1_n_5 ;
  wire \add_ln45_4_reg_1524_reg[7]_i_1_n_6 ;
  wire \add_ln45_4_reg_1524_reg[7]_i_1_n_7 ;
  wire \add_ln45_4_reg_1524_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln45_5_fu_1073_p2;
  wire [15:0]add_ln45_5_reg_1544;
  wire add_ln45_5_reg_15440;
  wire \add_ln45_5_reg_1544[11]_i_2_n_5 ;
  wire \add_ln45_5_reg_1544[11]_i_3_n_5 ;
  wire \add_ln45_5_reg_1544[11]_i_4_n_5 ;
  wire \add_ln45_5_reg_1544[11]_i_5_n_5 ;
  wire \add_ln45_5_reg_1544[15]_i_2_n_5 ;
  wire \add_ln45_5_reg_1544[15]_i_3_n_5 ;
  wire \add_ln45_5_reg_1544[15]_i_4_n_5 ;
  wire \add_ln45_5_reg_1544[15]_i_5_n_5 ;
  wire \add_ln45_5_reg_1544[3]_i_2_n_5 ;
  wire \add_ln45_5_reg_1544[3]_i_3_n_5 ;
  wire \add_ln45_5_reg_1544[3]_i_4_n_5 ;
  wire \add_ln45_5_reg_1544[3]_i_5_n_5 ;
  wire \add_ln45_5_reg_1544[7]_i_2_n_5 ;
  wire \add_ln45_5_reg_1544[7]_i_3_n_5 ;
  wire \add_ln45_5_reg_1544[7]_i_4_n_5 ;
  wire \add_ln45_5_reg_1544[7]_i_5_n_5 ;
  wire \add_ln45_5_reg_1544_reg[11]_i_1_n_5 ;
  wire \add_ln45_5_reg_1544_reg[11]_i_1_n_6 ;
  wire \add_ln45_5_reg_1544_reg[11]_i_1_n_7 ;
  wire \add_ln45_5_reg_1544_reg[11]_i_1_n_8 ;
  wire \add_ln45_5_reg_1544_reg[15]_i_1_n_6 ;
  wire \add_ln45_5_reg_1544_reg[15]_i_1_n_7 ;
  wire \add_ln45_5_reg_1544_reg[15]_i_1_n_8 ;
  wire \add_ln45_5_reg_1544_reg[3]_i_1_n_5 ;
  wire \add_ln45_5_reg_1544_reg[3]_i_1_n_6 ;
  wire \add_ln45_5_reg_1544_reg[3]_i_1_n_7 ;
  wire \add_ln45_5_reg_1544_reg[3]_i_1_n_8 ;
  wire \add_ln45_5_reg_1544_reg[7]_i_1_n_5 ;
  wire \add_ln45_5_reg_1544_reg[7]_i_1_n_6 ;
  wire \add_ln45_5_reg_1544_reg[7]_i_1_n_7 ;
  wire \add_ln45_5_reg_1544_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln45_9_fu_1111_p2;
  wire add_ln45_9_reg_15590;
  wire \add_ln45_9_reg_1559[11]_i_11_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_12_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_13_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_14_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_15_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_16_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_17_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_18_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_2_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_3_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_4_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_5_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_6_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_7_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_8_n_5 ;
  wire \add_ln45_9_reg_1559[11]_i_9_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_12_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_13_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_14_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_15_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_16_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_17_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_18_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_19_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_20_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_21_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_22_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_23_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_24_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_25_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_26_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_3_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_4_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_5_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_6_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_7_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_8_n_5 ;
  wire \add_ln45_9_reg_1559[15]_i_9_n_5 ;
  wire \add_ln45_9_reg_1559[3]_i_2_n_5 ;
  wire \add_ln45_9_reg_1559[3]_i_3_n_5 ;
  wire \add_ln45_9_reg_1559[3]_i_4_n_5 ;
  wire \add_ln45_9_reg_1559[3]_i_5_n_5 ;
  wire \add_ln45_9_reg_1559[3]_i_6_n_5 ;
  wire \add_ln45_9_reg_1559[3]_i_7_n_5 ;
  wire \add_ln45_9_reg_1559[3]_i_8_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_11_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_12_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_13_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_14_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_15_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_16_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_17_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_2_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_3_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_4_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_5_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_6_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_7_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_8_n_5 ;
  wire \add_ln45_9_reg_1559[7]_i_9_n_5 ;
  wire \add_ln45_9_reg_1559_reg[11]_i_10_n_10 ;
  wire \add_ln45_9_reg_1559_reg[11]_i_10_n_11 ;
  wire \add_ln45_9_reg_1559_reg[11]_i_10_n_12 ;
  wire \add_ln45_9_reg_1559_reg[11]_i_10_n_5 ;
  wire \add_ln45_9_reg_1559_reg[11]_i_10_n_6 ;
  wire \add_ln45_9_reg_1559_reg[11]_i_10_n_7 ;
  wire \add_ln45_9_reg_1559_reg[11]_i_10_n_8 ;
  wire \add_ln45_9_reg_1559_reg[11]_i_10_n_9 ;
  wire \add_ln45_9_reg_1559_reg[11]_i_1_n_5 ;
  wire \add_ln45_9_reg_1559_reg[11]_i_1_n_6 ;
  wire \add_ln45_9_reg_1559_reg[11]_i_1_n_7 ;
  wire \add_ln45_9_reg_1559_reg[11]_i_1_n_8 ;
  wire [15:0]\add_ln45_9_reg_1559_reg[15]_0 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_10_n_10 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_10_n_11 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_10_n_12 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_10_n_6 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_10_n_7 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_10_n_8 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_10_n_9 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_11_n_10 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_11_n_11 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_11_n_12 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_11_n_5 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_11_n_6 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_11_n_7 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_11_n_8 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_11_n_9 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_2_n_6 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_2_n_7 ;
  wire \add_ln45_9_reg_1559_reg[15]_i_2_n_8 ;
  wire \add_ln45_9_reg_1559_reg[3]_i_1_n_5 ;
  wire \add_ln45_9_reg_1559_reg[3]_i_1_n_6 ;
  wire \add_ln45_9_reg_1559_reg[3]_i_1_n_7 ;
  wire \add_ln45_9_reg_1559_reg[3]_i_1_n_8 ;
  wire \add_ln45_9_reg_1559_reg[7]_i_10_n_10 ;
  wire \add_ln45_9_reg_1559_reg[7]_i_10_n_11 ;
  wire \add_ln45_9_reg_1559_reg[7]_i_10_n_12 ;
  wire \add_ln45_9_reg_1559_reg[7]_i_10_n_5 ;
  wire \add_ln45_9_reg_1559_reg[7]_i_10_n_6 ;
  wire \add_ln45_9_reg_1559_reg[7]_i_10_n_7 ;
  wire \add_ln45_9_reg_1559_reg[7]_i_10_n_8 ;
  wire \add_ln45_9_reg_1559_reg[7]_i_10_n_9 ;
  wire \add_ln45_9_reg_1559_reg[7]_i_1_n_5 ;
  wire \add_ln45_9_reg_1559_reg[7]_i_1_n_6 ;
  wire \add_ln45_9_reg_1559_reg[7]_i_1_n_7 ;
  wire \add_ln45_9_reg_1559_reg[7]_i_1_n_8 ;
  wire add_ln45_reg_15540;
  wire [4:0]add_ln45_reg_1554_reg_0;
  wire add_ln45_reg_1554_reg_1;
  wire add_ln45_reg_1554_reg_2;
  wire add_ln45_reg_1554_reg_3;
  wire add_ln45_reg_1554_reg_4;
  wire add_ln45_reg_1554_reg_5;
  wire add_ln45_reg_1554_reg_i_13_n_6;
  wire add_ln45_reg_1554_reg_i_13_n_7;
  wire add_ln45_reg_1554_reg_i_13_n_8;
  wire add_ln45_reg_1554_reg_i_14_n_6;
  wire add_ln45_reg_1554_reg_i_14_n_7;
  wire add_ln45_reg_1554_reg_i_14_n_8;
  wire add_ln45_reg_1554_reg_i_15_n_5;
  wire add_ln45_reg_1554_reg_i_15_n_6;
  wire add_ln45_reg_1554_reg_i_15_n_7;
  wire add_ln45_reg_1554_reg_i_15_n_8;
  wire add_ln45_reg_1554_reg_i_16_n_5;
  wire add_ln45_reg_1554_reg_i_16_n_6;
  wire add_ln45_reg_1554_reg_i_16_n_7;
  wire add_ln45_reg_1554_reg_i_16_n_8;
  wire add_ln45_reg_1554_reg_i_17_n_10;
  wire add_ln45_reg_1554_reg_i_17_n_5;
  wire add_ln45_reg_1554_reg_i_17_n_6;
  wire add_ln45_reg_1554_reg_i_17_n_7;
  wire add_ln45_reg_1554_reg_i_17_n_8;
  wire add_ln45_reg_1554_reg_i_17_n_9;
  wire add_ln45_reg_1554_reg_i_18_n_5;
  wire add_ln45_reg_1554_reg_i_19_n_5;
  wire add_ln45_reg_1554_reg_i_20_n_5;
  wire add_ln45_reg_1554_reg_i_21_n_5;
  wire add_ln45_reg_1554_reg_i_22_n_7;
  wire add_ln45_reg_1554_reg_i_22_n_8;
  wire add_ln45_reg_1554_reg_i_23_n_5;
  wire add_ln45_reg_1554_reg_i_23_n_6;
  wire add_ln45_reg_1554_reg_i_23_n_7;
  wire add_ln45_reg_1554_reg_i_23_n_8;
  wire add_ln45_reg_1554_reg_i_24_n_5;
  wire add_ln45_reg_1554_reg_i_25_n_5;
  wire add_ln45_reg_1554_reg_i_26_n_5;
  wire add_ln45_reg_1554_reg_i_27_n_5;
  wire add_ln45_reg_1554_reg_i_28_n_5;
  wire add_ln45_reg_1554_reg_i_29_n_5;
  wire add_ln45_reg_1554_reg_i_30_n_5;
  wire add_ln45_reg_1554_reg_i_32_n_5;
  wire add_ln45_reg_1554_reg_i_33_n_5;
  wire add_ln45_reg_1554_reg_i_34_n_5;
  wire add_ln45_reg_1554_reg_i_35_n_5;
  wire add_ln45_reg_1554_reg_i_36_n_5;
  wire add_ln45_reg_1554_reg_i_37_n_5;
  wire add_ln45_reg_1554_reg_i_38_n_5;
  wire add_ln45_reg_1554_reg_i_39_n_5;
  wire add_ln45_reg_1554_reg_i_40_n_5;
  wire add_ln45_reg_1554_reg_i_41_n_5;
  wire add_ln45_reg_1554_reg_i_42_n_5;
  wire add_ln45_reg_1554_reg_i_43_n_10;
  wire add_ln45_reg_1554_reg_i_43_n_11;
  wire add_ln45_reg_1554_reg_i_43_n_12;
  wire add_ln45_reg_1554_reg_i_43_n_5;
  wire add_ln45_reg_1554_reg_i_43_n_7;
  wire add_ln45_reg_1554_reg_i_43_n_8;
  wire add_ln45_reg_1554_reg_i_44_n_5;
  wire add_ln45_reg_1554_reg_i_45_n_5;
  wire add_ln45_reg_1554_reg_i_46_n_5;
  wire add_ln45_reg_1554_reg_i_47_n_5;
  wire add_ln45_reg_1554_reg_i_48_n_5;
  wire add_ln45_reg_1554_reg_i_49_n_5;
  wire add_ln45_reg_1554_reg_i_50_n_5;
  wire add_ln45_reg_1554_reg_i_51_n_5;
  wire \ap_CS_fsm[6]_i_1__2_n_5 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire [3:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [4:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_5;
  wire ap_enable_reg_pp0_iter1_i_1_n_5;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire ap_enable_reg_pp0_iter2_i_2_n_5;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire [4:0]ap_phi_mux_out_h_0_phi_fu_343_p4;
  wire [4:0]ap_phi_mux_out_w_0_phi_fu_354_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]data4;
  wire grp_depthwise_conv2d_fix_2_fu_425_ap_done;
  wire grp_depthwise_conv2d_fix_2_fu_425_ap_ready;
  wire grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg;
  wire [3:3]grp_depthwise_conv2d_fix_2_fu_425_input_r_address0;
  wire [13:0]grp_depthwise_conv2d_fix_2_fu_425_input_r_address1;
  wire [1:1]grp_depthwise_conv2d_fix_2_fu_425_output_height;
  wire [9:0]grp_depthwise_conv2d_fix_2_fu_425_output_r_address0;
  wire [1:0]grp_depthwise_conv2d_fix_fu_473_input_r_address0;
  wire icmp_ln22_fu_490_p2;
  wire \icmp_ln22_reg_1243[0]_i_10_n_5 ;
  wire \icmp_ln22_reg_1243[0]_i_11_n_5 ;
  wire \icmp_ln22_reg_1243[0]_i_3_n_5 ;
  wire \icmp_ln22_reg_1243[0]_i_4_n_5 ;
  wire \icmp_ln22_reg_1243[0]_i_5_n_5 ;
  wire \icmp_ln22_reg_1243[0]_i_6_n_5 ;
  wire \icmp_ln22_reg_1243[0]_i_7_n_5 ;
  wire \icmp_ln22_reg_1243[0]_i_8_n_5 ;
  wire \icmp_ln22_reg_1243[0]_i_9_n_5 ;
  wire \icmp_ln22_reg_1243_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln22_reg_1243_reg[0]_i_2_n_5 ;
  wire \icmp_ln22_reg_1243_reg[0]_i_2_n_6 ;
  wire \icmp_ln22_reg_1243_reg[0]_i_2_n_7 ;
  wire \icmp_ln22_reg_1243_reg[0]_i_2_n_8 ;
  wire \icmp_ln22_reg_1243_reg_n_5_[0] ;
  wire icmp_ln31_reg_1252;
  wire \icmp_ln31_reg_1252[0]_i_10_n_5 ;
  wire \icmp_ln31_reg_1252[0]_i_11_n_5 ;
  wire \icmp_ln31_reg_1252[0]_i_2_n_5 ;
  wire \icmp_ln31_reg_1252[0]_i_3_n_5 ;
  wire \icmp_ln31_reg_1252[0]_i_4_n_5 ;
  wire \icmp_ln31_reg_1252[0]_i_5_n_5 ;
  wire \icmp_ln31_reg_1252[0]_i_6_n_5 ;
  wire \icmp_ln31_reg_1252[0]_i_7_n_5 ;
  wire \icmp_ln31_reg_1252[0]_i_8_n_5 ;
  wire \icmp_ln31_reg_1252[0]_i_9_n_5 ;
  wire icmp_ln31_reg_1252_pp0_iter1_reg;
  wire \icmp_ln31_reg_1252_reg[0]_i_1_n_6 ;
  wire \icmp_ln31_reg_1252_reg[0]_i_1_n_7 ;
  wire \icmp_ln31_reg_1252_reg[0]_i_1_n_8 ;
  wire indvar_flatten48_reg_3040;
  wire \indvar_flatten48_reg_304[13]_i_1_n_5 ;
  wire \indvar_flatten48_reg_304_reg_n_5_[0] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[10] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[11] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[12] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[13] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[1] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[2] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[3] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[4] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[5] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[6] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[7] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[8] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[9] ;
  wire [9:0]indvar_flatten_reg_328;
  wire [8:1]mul_ln37_3_fu_557_p2;
  wire [8:1]mul_ln37_fu_475_p2;
  wire [8:1]mul_ln45_1_fu_762_p2;
  wire [8:1]mul_ln45_1_reg_1406;
  wire mul_ln45_1_reg_14060;
  wire \mul_ln45_1_reg_1406[1]_i_2_n_5 ;
  wire \mul_ln45_1_reg_1406[1]_i_3_n_5 ;
  wire \mul_ln45_1_reg_1406[1]_i_4_n_5 ;
  wire \mul_ln45_1_reg_1406[1]_i_5_n_5 ;
  wire \mul_ln45_1_reg_1406[1]_i_6_n_5 ;
  wire \mul_ln45_1_reg_1406[5]_i_10_n_5 ;
  wire \mul_ln45_1_reg_1406[5]_i_11_n_5 ;
  wire \mul_ln45_1_reg_1406[5]_i_2_n_5 ;
  wire \mul_ln45_1_reg_1406[5]_i_4_n_5 ;
  wire \mul_ln45_1_reg_1406[5]_i_5_n_5 ;
  wire \mul_ln45_1_reg_1406[5]_i_6_n_5 ;
  wire \mul_ln45_1_reg_1406[5]_i_7_n_5 ;
  wire \mul_ln45_1_reg_1406[5]_i_8_n_5 ;
  wire \mul_ln45_1_reg_1406[5]_i_9_n_5 ;
  wire \mul_ln45_1_reg_1406[8]_i_2_n_5 ;
  wire \mul_ln45_1_reg_1406[8]_i_3_n_5 ;
  wire \mul_ln45_1_reg_1406[8]_i_4_n_5 ;
  wire \mul_ln45_1_reg_1406[8]_i_5_n_5 ;
  wire \mul_ln45_1_reg_1406[8]_i_6_n_5 ;
  wire \mul_ln45_1_reg_1406_reg[1]_i_1_n_10 ;
  wire \mul_ln45_1_reg_1406_reg[1]_i_1_n_5 ;
  wire \mul_ln45_1_reg_1406_reg[1]_i_1_n_6 ;
  wire \mul_ln45_1_reg_1406_reg[1]_i_1_n_7 ;
  wire \mul_ln45_1_reg_1406_reg[1]_i_1_n_8 ;
  wire \mul_ln45_1_reg_1406_reg[1]_i_1_n_9 ;
  wire \mul_ln45_1_reg_1406_reg[5]_i_1_n_5 ;
  wire \mul_ln45_1_reg_1406_reg[5]_i_1_n_6 ;
  wire \mul_ln45_1_reg_1406_reg[5]_i_1_n_7 ;
  wire \mul_ln45_1_reg_1406_reg[5]_i_1_n_8 ;
  wire \mul_ln45_1_reg_1406_reg[5]_i_3_n_10 ;
  wire \mul_ln45_1_reg_1406_reg[5]_i_3_n_11 ;
  wire \mul_ln45_1_reg_1406_reg[5]_i_3_n_12 ;
  wire \mul_ln45_1_reg_1406_reg[5]_i_3_n_5 ;
  wire \mul_ln45_1_reg_1406_reg[5]_i_3_n_7 ;
  wire \mul_ln45_1_reg_1406_reg[5]_i_3_n_8 ;
  wire \mul_ln45_1_reg_1406_reg[8]_i_1_n_7 ;
  wire \mul_ln45_1_reg_1406_reg[8]_i_1_n_8 ;
  wire [8:1]mul_ln45_fu_1006_p2;
  wire \mul_ln4_reg_1218[7]_i_1_n_5 ;
  wire \mul_ln4_reg_1218[9]_i_1_n_5 ;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_19;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_21;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_22;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_23;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_24;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_25;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_26;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_27;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_28;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_29;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_30;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_31;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_32;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_33;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_34;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_35;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_36;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_37;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_38;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_39;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_40;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_41;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_42;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_43;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_44;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_45;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_46;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_47;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_48;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_49;
  wire network_mul_mul_16s_16s_29_1_1_U34_n_50;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_21;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_23;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_24;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_25;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_26;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_27;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_28;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_29;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_30;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_31;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_32;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_33;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_34;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_35;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_36;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_37;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_38;
  wire network_mul_mul_16s_16s_29_1_1_U35_n_39;
  wire network_mul_mul_16s_16s_29_1_1_U38_n_21;
  wire network_mul_mul_16s_16s_29_1_1_U40_n_22;
  wire [8:0]out;
  wire [4:0]out_d_0_reg_316;
  wire [4:0]out_d_reg_1247;
  wire \out_d_reg_1247[3]_i_2_n_5 ;
  wire \out_d_reg_1247[4]_i_2_n_5 ;
  wire [4:0]out_h_0_reg_339;
  wire [4:0]out_h_reg_1293;
  wire \out_h_reg_1293[3]_i_2_n_5 ;
  wire out_w_0_mid2_reg_1298;
  wire \out_w_0_mid2_reg_1298_reg_n_5_[0] ;
  wire \out_w_0_mid2_reg_1298_reg_n_5_[1] ;
  wire \out_w_0_mid2_reg_1298_reg_n_5_[2] ;
  wire \out_w_0_mid2_reg_1298_reg_n_5_[3] ;
  wire \out_w_0_mid2_reg_1298_reg_n_5_[4] ;
  wire [4:0]out_w_0_reg_350;
  wire [4:0]out_w_reg_1375;
  wire \out_w_reg_1375[4]_i_1_n_5 ;
  wire [14:0]p;
  wire [14:0]p_0;
  wire p_0_in;
  wire [14:0]p_1;
  wire p_11_in;
  wire p_1_in;
  wire [4:0]p_2_in;
  wire [12:0]p_3_in;
  wire [15:0]q0;
  wire q0_reg_i_19_n_5;
  wire q0_reg_i_20_n_5;
  wire q0_reg_i_21_n_5;
  wire q0_reg_i_22_n_5;
  wire q0_reg_i_23_n_5;
  wire q0_reg_i_24__0_n_5;
  wire q0_reg_i_25_n_5;
  wire q0_reg_i_26_n_5;
  wire q0_reg_i_27_n_5;
  wire q0_reg_i_28_n_5;
  wire q0_reg_i_29_n_5;
  wire q0_reg_i_30_n_5;
  wire q0_reg_i_31_n_5;
  wire q0_reg_i_32_n_5;
  wire q0_reg_i_33_n_5;
  wire q0_reg_i_34_n_5;
  wire q0_reg_i_35_n_5;
  wire q0_reg_i_36_n_5;
  wire q0_reg_i_37__0_n_5;
  wire q0_reg_i_38__0_n_5;
  wire q0_reg_i_39_n_5;
  wire q0_reg_i_40_n_5;
  wire q0_reg_i_41_n_5;
  wire q0_reg_i_42_n_5;
  wire [3:0]ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire [9:0]ram_reg_0_21;
  wire [9:0]ram_reg_0_22;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_103_n_5;
  wire ram_reg_0_i_103_n_6;
  wire ram_reg_0_i_103_n_7;
  wire ram_reg_0_i_103_n_8;
  wire ram_reg_0_i_166_n_10;
  wire ram_reg_0_i_166_n_11;
  wire ram_reg_0_i_166_n_12;
  wire ram_reg_0_i_166_n_5;
  wire ram_reg_0_i_166_n_6;
  wire ram_reg_0_i_166_n_7;
  wire ram_reg_0_i_166_n_8;
  wire ram_reg_0_i_166_n_9;
  wire ram_reg_0_i_178_n_5;
  wire ram_reg_0_i_210_n_10;
  wire ram_reg_0_i_210_n_11;
  wire ram_reg_0_i_210_n_12;
  wire ram_reg_0_i_210_n_5;
  wire ram_reg_0_i_210_n_6;
  wire ram_reg_0_i_210_n_7;
  wire ram_reg_0_i_210_n_8;
  wire ram_reg_0_i_210_n_9;
  wire ram_reg_0_i_235_n_10;
  wire ram_reg_0_i_235_n_11;
  wire ram_reg_0_i_235_n_12;
  wire ram_reg_0_i_235_n_5;
  wire ram_reg_0_i_235_n_6;
  wire ram_reg_0_i_235_n_7;
  wire ram_reg_0_i_235_n_8;
  wire ram_reg_0_i_235_n_9;
  wire ram_reg_0_i_238_n_5;
  wire ram_reg_0_i_239_n_5;
  wire ram_reg_0_i_240_n_5;
  wire ram_reg_0_i_245_n_5;
  wire ram_reg_0_i_245_n_6;
  wire ram_reg_0_i_245_n_7;
  wire ram_reg_0_i_245_n_8;
  wire ram_reg_0_i_246_n_5;
  wire ram_reg_0_i_247_n_5;
  wire ram_reg_0_i_248_n_5;
  wire ram_reg_0_i_249_n_5;
  wire ram_reg_0_i_250_n_5;
  wire ram_reg_0_i_251_n_5;
  wire ram_reg_0_i_252_n_5;
  wire ram_reg_0_i_253_n_5;
  wire ram_reg_0_i_281_n_5;
  wire ram_reg_0_i_281_n_6;
  wire ram_reg_0_i_281_n_7;
  wire ram_reg_0_i_281_n_8;
  wire ram_reg_0_i_304_n_11;
  wire ram_reg_0_i_304_n_12;
  wire ram_reg_0_i_304_n_8;
  wire ram_reg_0_i_30__0_n_5;
  wire ram_reg_0_i_320_n_5;
  wire ram_reg_0_i_321_n_5;
  wire ram_reg_0_i_322_n_5;
  wire ram_reg_0_i_323_n_5;
  wire ram_reg_0_i_381_n_5;
  wire ram_reg_0_i_382_n_5;
  wire ram_reg_0_i_383_n_5;
  wire ram_reg_0_i_384_n_5;
  wire ram_reg_0_i_420_n_5;
  wire ram_reg_0_i_421_n_5;
  wire ram_reg_0_i_422_n_5;
  wire ram_reg_0_i_423_n_5;
  wire ram_reg_0_i_427_n_5;
  wire ram_reg_0_i_428_n_5;
  wire ram_reg_0_i_429_n_5;
  wire ram_reg_0_i_43;
  wire ram_reg_0_i_430_n_5;
  wire ram_reg_0_i_431_n_5;
  wire ram_reg_0_i_432_n_5;
  wire ram_reg_0_i_433_n_5;
  wire ram_reg_0_i_434_n_5;
  wire ram_reg_0_i_43_0;
  wire ram_reg_0_i_457_n_5;
  wire ram_reg_0_i_458_n_5;
  wire ram_reg_0_i_459_n_5;
  wire ram_reg_0_i_45__0_n_5;
  wire ram_reg_0_i_460_n_5;
  wire ram_reg_0_i_461_n_5;
  wire ram_reg_0_i_462_n_5;
  wire ram_reg_0_i_463_n_5;
  wire ram_reg_0_i_464_n_5;
  wire ram_reg_0_i_498_n_5;
  wire ram_reg_0_i_499_n_5;
  wire ram_reg_0_i_49__0_n_5;
  wire ram_reg_0_i_505_n_5;
  wire ram_reg_0_i_534_n_5;
  wire ram_reg_0_i_550_n_5;
  wire ram_reg_0_i_551_n_5;
  wire ram_reg_0_i_552_n_5;
  wire ram_reg_0_i_592_n_5;
  wire ram_reg_0_i_65__0_n_5;
  wire ram_reg_0_i_69__0_n_5;
  wire ram_reg_0_i_99_n_8;
  wire reg_361;
  wire reg_3660;
  wire reg_3700;
  wire reg_374;
  wire reg_3792;
  wire [7:0]select_ln23_1_reg_1270;
  wire \select_ln23_1_reg_1270[3]_i_2_n_5 ;
  wire \select_ln23_1_reg_1270[3]_i_3_n_5 ;
  wire \select_ln23_1_reg_1270[3]_i_4_n_5 ;
  wire \select_ln23_1_reg_1270[3]_i_5_n_5 ;
  wire \select_ln23_1_reg_1270[3]_i_6_n_5 ;
  wire \select_ln23_1_reg_1270[3]_i_7_n_5 ;
  wire \select_ln23_1_reg_1270[3]_i_8_n_5 ;
  wire \select_ln23_1_reg_1270[3]_i_9_n_5 ;
  wire \select_ln23_1_reg_1270[7]_i_2_n_5 ;
  wire \select_ln23_1_reg_1270[7]_i_3_n_5 ;
  wire \select_ln23_1_reg_1270[7]_i_4_n_5 ;
  wire \select_ln23_1_reg_1270[7]_i_5_n_5 ;
  wire \select_ln23_1_reg_1270[7]_i_6_n_5 ;
  wire \select_ln23_1_reg_1270[7]_i_7_n_5 ;
  wire \select_ln23_1_reg_1270[7]_i_8_n_5 ;
  wire \select_ln23_1_reg_1270[7]_i_9_n_5 ;
  wire \select_ln23_1_reg_1270_reg[3]_i_1_n_5 ;
  wire \select_ln23_1_reg_1270_reg[3]_i_1_n_6 ;
  wire \select_ln23_1_reg_1270_reg[3]_i_1_n_7 ;
  wire \select_ln23_1_reg_1270_reg[3]_i_1_n_8 ;
  wire \select_ln23_1_reg_1270_reg[7]_i_1_n_7 ;
  wire \select_ln23_1_reg_1270_reg[7]_i_1_n_8 ;
  wire [4:0]select_ln23_2_fu_828_p3;
  wire [4:4]select_ln23_2_reg_1443;
  wire \select_ln23_2_reg_1443_reg_n_5_[0] ;
  wire \select_ln23_2_reg_1443_reg_n_5_[1] ;
  wire \select_ln23_2_reg_1443_reg_n_5_[2] ;
  wire \select_ln23_2_reg_1443_reg_n_5_[3] ;
  wire [8:5]select_ln23_3_fu_562_p3;
  wire select_ln23_7_reg_1287;
  wire \select_ln23_7_reg_1287[0]_i_2_n_5 ;
  wire \select_ln23_7_reg_1287[0]_i_3_n_5 ;
  wire \select_ln23_7_reg_1287[0]_i_4_n_5 ;
  wire select_ln23_7_reg_1287_pp0_iter1_reg;
  wire [4:0]select_ln23_fu_506_p3;
  wire [4:0]select_ln23_reg_1260;
  wire select_ln31_6_reg_1474;
  wire \select_ln31_6_reg_1474_reg_n_5_[0] ;
  wire \select_ln31_6_reg_1474_reg_n_5_[1] ;
  wire \select_ln31_6_reg_1474_reg_n_5_[2] ;
  wire \select_ln31_6_reg_1474_reg_n_5_[3] ;
  wire \select_ln31_6_reg_1474_reg_n_5_[4] ;
  wire \select_ln31_6_reg_1474_reg_n_5_[5] ;
  wire \select_ln31_6_reg_1474_reg_n_5_[6] ;
  wire \select_ln31_6_reg_1474_reg_n_5_[7] ;
  wire \select_ln31_6_reg_1474_reg_n_5_[8] ;
  wire \select_ln31_6_reg_1474_reg_n_5_[9] ;
  wire [4:0]select_ln31_fu_834_p3;
  wire [4:0]select_ln31_reg_1449;
  wire tmp10_0_0_mid2_reg_13320;
  wire tmp10_0_0_mid2_reg_1332_reg_i_10_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_11_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_12_n_6;
  wire tmp10_0_0_mid2_reg_1332_reg_i_12_n_7;
  wire tmp10_0_0_mid2_reg_1332_reg_i_12_n_8;
  wire tmp10_0_0_mid2_reg_1332_reg_i_13_n_7;
  wire tmp10_0_0_mid2_reg_1332_reg_i_13_n_8;
  wire tmp10_0_0_mid2_reg_1332_reg_i_14_n_6;
  wire tmp10_0_0_mid2_reg_1332_reg_i_14_n_7;
  wire tmp10_0_0_mid2_reg_1332_reg_i_14_n_8;
  wire tmp10_0_0_mid2_reg_1332_reg_i_15_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_15_n_6;
  wire tmp10_0_0_mid2_reg_1332_reg_i_15_n_7;
  wire tmp10_0_0_mid2_reg_1332_reg_i_15_n_8;
  wire tmp10_0_0_mid2_reg_1332_reg_i_16_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_16_n_6;
  wire tmp10_0_0_mid2_reg_1332_reg_i_16_n_7;
  wire tmp10_0_0_mid2_reg_1332_reg_i_16_n_8;
  wire tmp10_0_0_mid2_reg_1332_reg_i_17_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_17_n_6;
  wire tmp10_0_0_mid2_reg_1332_reg_i_17_n_7;
  wire tmp10_0_0_mid2_reg_1332_reg_i_17_n_8;
  wire tmp10_0_0_mid2_reg_1332_reg_i_18_n_10;
  wire tmp10_0_0_mid2_reg_1332_reg_i_18_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_18_n_6;
  wire tmp10_0_0_mid2_reg_1332_reg_i_18_n_7;
  wire tmp10_0_0_mid2_reg_1332_reg_i_18_n_8;
  wire tmp10_0_0_mid2_reg_1332_reg_i_18_n_9;
  wire tmp10_0_0_mid2_reg_1332_reg_i_19_n_10;
  wire tmp10_0_0_mid2_reg_1332_reg_i_19_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_19_n_6;
  wire tmp10_0_0_mid2_reg_1332_reg_i_19_n_7;
  wire tmp10_0_0_mid2_reg_1332_reg_i_19_n_8;
  wire tmp10_0_0_mid2_reg_1332_reg_i_19_n_9;
  wire tmp10_0_0_mid2_reg_1332_reg_i_24_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_25_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_26_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_27_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_28_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_29_n_7;
  wire tmp10_0_0_mid2_reg_1332_reg_i_29_n_8;
  wire tmp10_0_0_mid2_reg_1332_reg_i_30_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_30_n_6;
  wire tmp10_0_0_mid2_reg_1332_reg_i_30_n_7;
  wire tmp10_0_0_mid2_reg_1332_reg_i_30_n_8;
  wire tmp10_0_0_mid2_reg_1332_reg_i_31_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_32_n_10;
  wire tmp10_0_0_mid2_reg_1332_reg_i_32_n_11;
  wire tmp10_0_0_mid2_reg_1332_reg_i_32_n_12;
  wire tmp10_0_0_mid2_reg_1332_reg_i_32_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_32_n_7;
  wire tmp10_0_0_mid2_reg_1332_reg_i_32_n_8;
  wire tmp10_0_0_mid2_reg_1332_reg_i_33_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_34_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_35_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_36_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_37_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_39_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_3_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_40_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_41_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_43_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_44_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_45_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_46_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_47_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_48_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_49_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_4_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_50_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_51_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_52_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_53_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_54_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_55_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_56_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_57_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_58_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_59_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_5_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_60_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_61_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_62_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_63_n_10;
  wire tmp10_0_0_mid2_reg_1332_reg_i_63_n_11;
  wire tmp10_0_0_mid2_reg_1332_reg_i_63_n_12;
  wire tmp10_0_0_mid2_reg_1332_reg_i_63_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_63_n_7;
  wire tmp10_0_0_mid2_reg_1332_reg_i_63_n_8;
  wire tmp10_0_0_mid2_reg_1332_reg_i_64_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_65_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_66_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_67_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_68_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_69_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_6_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_70_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_71_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_72_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_73_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_74_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_75_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_7_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_8_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_i_9_n_5;
  wire tmp10_0_0_mid2_reg_1332_reg_n_100;
  wire tmp10_0_0_mid2_reg_1332_reg_n_101;
  wire tmp10_0_0_mid2_reg_1332_reg_n_102;
  wire tmp10_0_0_mid2_reg_1332_reg_n_103;
  wire tmp10_0_0_mid2_reg_1332_reg_n_104;
  wire tmp10_0_0_mid2_reg_1332_reg_n_105;
  wire tmp10_0_0_mid2_reg_1332_reg_n_106;
  wire tmp10_0_0_mid2_reg_1332_reg_n_107;
  wire tmp10_0_0_mid2_reg_1332_reg_n_108;
  wire tmp10_0_0_mid2_reg_1332_reg_n_109;
  wire tmp10_0_0_mid2_reg_1332_reg_n_110;
  wire tmp10_0_0_mid2_reg_1332_reg_n_97;
  wire tmp10_0_0_mid2_reg_1332_reg_n_98;
  wire tmp10_0_0_mid2_reg_1332_reg_n_99;
  wire [8:0]tmp10_0_0_mid2_v_v_reg_1310;
  wire tmp10_1_0_mid2_reg_1339_reg_i_10_n_5;
  wire tmp10_1_0_mid2_reg_1339_reg_i_1_n_5;
  wire tmp10_1_0_mid2_reg_1339_reg_i_2_n_5;
  wire tmp10_1_0_mid2_reg_1339_reg_i_3_n_5;
  wire tmp10_1_0_mid2_reg_1339_reg_i_4_n_5;
  wire tmp10_1_0_mid2_reg_1339_reg_i_5_n_5;
  wire tmp10_1_0_mid2_reg_1339_reg_i_6_n_5;
  wire tmp10_1_0_mid2_reg_1339_reg_i_7_n_5;
  wire tmp10_1_0_mid2_reg_1339_reg_i_8_n_5;
  wire tmp10_1_0_mid2_reg_1339_reg_i_9_n_5;
  wire tmp10_1_0_mid2_reg_1339_reg_n_100;
  wire tmp10_1_0_mid2_reg_1339_reg_n_101;
  wire tmp10_1_0_mid2_reg_1339_reg_n_102;
  wire tmp10_1_0_mid2_reg_1339_reg_n_103;
  wire tmp10_1_0_mid2_reg_1339_reg_n_104;
  wire tmp10_1_0_mid2_reg_1339_reg_n_105;
  wire tmp10_1_0_mid2_reg_1339_reg_n_106;
  wire tmp10_1_0_mid2_reg_1339_reg_n_107;
  wire tmp10_1_0_mid2_reg_1339_reg_n_108;
  wire tmp10_1_0_mid2_reg_1339_reg_n_109;
  wire tmp10_1_0_mid2_reg_1339_reg_n_110;
  wire tmp10_1_0_mid2_reg_1339_reg_n_97;
  wire tmp10_1_0_mid2_reg_1339_reg_n_98;
  wire tmp10_1_0_mid2_reg_1339_reg_n_99;
  wire tmp10_2_0_mid2_reg_13560;
  wire tmp10_2_0_mid2_reg_1356_reg_i_4_n_5;
  wire tmp10_2_0_mid2_reg_1356_reg_n_100;
  wire tmp10_2_0_mid2_reg_1356_reg_n_101;
  wire tmp10_2_0_mid2_reg_1356_reg_n_102;
  wire tmp10_2_0_mid2_reg_1356_reg_n_103;
  wire tmp10_2_0_mid2_reg_1356_reg_n_104;
  wire tmp10_2_0_mid2_reg_1356_reg_n_105;
  wire tmp10_2_0_mid2_reg_1356_reg_n_106;
  wire tmp10_2_0_mid2_reg_1356_reg_n_107;
  wire tmp10_2_0_mid2_reg_1356_reg_n_108;
  wire tmp10_2_0_mid2_reg_1356_reg_n_109;
  wire tmp10_2_0_mid2_reg_1356_reg_n_110;
  wire tmp10_2_0_mid2_reg_1356_reg_n_97;
  wire tmp10_2_0_mid2_reg_1356_reg_n_98;
  wire tmp10_2_0_mid2_reg_1356_reg_n_99;
  wire [8:1]tmp11_fu_1010_p2;
  wire [8:2]tmp11_mid1_fu_1035_p2;
  wire [8:1]tmp_0_0_fu_484_p2;
  wire [8:1]tmp_0_0_mid1_fu_614_p2;
  wire [13:11]tmp_1_reg_1223;
  wire [15:0]trunc_ln45_1_reg_1484;
  wire [15:0]trunc_ln45_2_reg_1489;
  wire [15:0]trunc_ln45_3_reg_1509;
  wire [15:0]trunc_ln45_4_reg_1514;
  wire [15:0]trunc_ln45_5_reg_1534;
  wire [15:0]trunc_ln45_6_reg_1539;
  wire [15:0]trunc_ln45_7_reg_1549;
  wire [15:0]trunc_ln45_s_reg_1459;
  wire [13:0]trunc_ln_reg_1454;
  wire [4:0]zext_ln37_17_reg_1363;
  wire [4:0]zext_ln37_19_fu_728_p1;
  wire [4:0]zext_ln37_19_reg_1380_reg;
  wire [4:0]zext_ln37_21_reg_1412_reg;
  wire [4:0]zext_ln37_7_cast_mid_fu_610_p1;
  wire [4:0]zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg;
  wire [4:0]zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg;
  wire [4:0]zext_ln37_7_cast_reg_1238_reg;
  wire \zext_ln45_1_reg_1233[0]_i_1_n_5 ;
  wire \zext_ln45_1_reg_1233[1]_i_1_n_5 ;
  wire \zext_ln45_1_reg_1233[2]_i_1_n_5 ;
  wire \zext_ln45_1_reg_1233[3]_i_1_n_5 ;
  wire \zext_ln45_1_reg_1233[4]_i_1_n_5 ;
  wire [4:0]zext_ln45_1_reg_1233_pp0_iter1_reg_reg;
  wire [4:0]zext_ln45_1_reg_1233_reg;
  wire [3:0]\NLW_add_ln22_reg_1428_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln22_reg_1428_reg[13]_i_2_O_UNCONNECTED ;
  wire NLW_add_ln37_20_reg_1504_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln37_20_reg_1504_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln37_20_reg_1504_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln37_20_reg_1504_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln37_20_reg_1504_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln37_20_reg_1504_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln37_20_reg_1504_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln37_20_reg_1504_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln37_20_reg_1504_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln37_20_reg_1504_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln37_20_reg_1504_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_add_ln45_4_reg_1524_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_4_reg_1524_reg[15]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_5_reg_1544_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_9_reg_1559_reg[15]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln45_9_reg_1559_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_add_ln45_reg_1554_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln45_reg_1554_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln45_reg_1554_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln45_reg_1554_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln45_reg_1554_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln45_reg_1554_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln45_reg_1554_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln45_reg_1554_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln45_reg_1554_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln45_reg_1554_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln45_reg_1554_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_add_ln45_reg_1554_reg_i_13_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln45_reg_1554_reg_i_14_CO_UNCONNECTED;
  wire [0:0]NLW_add_ln45_reg_1554_reg_i_15_O_UNCONNECTED;
  wire [0:0]NLW_add_ln45_reg_1554_reg_i_16_O_UNCONNECTED;
  wire [0:0]NLW_add_ln45_reg_1554_reg_i_17_O_UNCONNECTED;
  wire [3:2]NLW_add_ln45_reg_1554_reg_i_22_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln45_reg_1554_reg_i_22_O_UNCONNECTED;
  wire [2:2]NLW_add_ln45_reg_1554_reg_i_43_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln45_reg_1554_reg_i_43_O_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln22_reg_1243_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln22_reg_1243_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln22_reg_1243_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln31_reg_1252_reg[0]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln45_1_reg_1406_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln45_1_reg_1406_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln45_1_reg_1406_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln45_1_reg_1406_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln45_1_reg_1406_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_304_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_304_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_99_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_99_O_UNCONNECTED;
  wire [2:2]\NLW_select_ln23_1_reg_1270_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_select_ln23_1_reg_1270_reg[7]_i_1_O_UNCONNECTED ;
  wire NLW_tmp10_0_0_mid2_reg_1332_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp10_0_0_mid2_reg_1332_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp10_0_0_mid2_reg_1332_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp10_0_0_mid2_reg_1332_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp10_0_0_mid2_reg_1332_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp10_0_0_mid2_reg_1332_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp10_0_0_mid2_reg_1332_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp10_0_0_mid2_reg_1332_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp10_0_0_mid2_reg_1332_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp10_0_0_mid2_reg_1332_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp10_0_0_mid2_reg_1332_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_tmp10_0_0_mid2_reg_1332_reg_i_12_CO_UNCONNECTED;
  wire [3:2]NLW_tmp10_0_0_mid2_reg_1332_reg_i_13_CO_UNCONNECTED;
  wire [3:3]NLW_tmp10_0_0_mid2_reg_1332_reg_i_13_O_UNCONNECTED;
  wire [3:3]NLW_tmp10_0_0_mid2_reg_1332_reg_i_14_CO_UNCONNECTED;
  wire [0:0]NLW_tmp10_0_0_mid2_reg_1332_reg_i_16_O_UNCONNECTED;
  wire [0:0]NLW_tmp10_0_0_mid2_reg_1332_reg_i_17_O_UNCONNECTED;
  wire [0:0]NLW_tmp10_0_0_mid2_reg_1332_reg_i_18_O_UNCONNECTED;
  wire [0:0]NLW_tmp10_0_0_mid2_reg_1332_reg_i_19_O_UNCONNECTED;
  wire [3:2]NLW_tmp10_0_0_mid2_reg_1332_reg_i_29_CO_UNCONNECTED;
  wire [3:3]NLW_tmp10_0_0_mid2_reg_1332_reg_i_29_O_UNCONNECTED;
  wire [2:2]NLW_tmp10_0_0_mid2_reg_1332_reg_i_32_CO_UNCONNECTED;
  wire [3:3]NLW_tmp10_0_0_mid2_reg_1332_reg_i_32_O_UNCONNECTED;
  wire [2:2]NLW_tmp10_0_0_mid2_reg_1332_reg_i_63_CO_UNCONNECTED;
  wire [3:3]NLW_tmp10_0_0_mid2_reg_1332_reg_i_63_O_UNCONNECTED;
  wire NLW_tmp10_1_0_mid2_reg_1339_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp10_1_0_mid2_reg_1339_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp10_1_0_mid2_reg_1339_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp10_1_0_mid2_reg_1339_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp10_1_0_mid2_reg_1339_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp10_1_0_mid2_reg_1339_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp10_1_0_mid2_reg_1339_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp10_1_0_mid2_reg_1339_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp10_1_0_mid2_reg_1339_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp10_1_0_mid2_reg_1339_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp10_1_0_mid2_reg_1339_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp10_2_0_mid2_reg_1356_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp10_2_0_mid2_reg_1356_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp10_2_0_mid2_reg_1356_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp10_2_0_mid2_reg_1356_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp10_2_0_mid2_reg_1356_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp10_2_0_mid2_reg_1356_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp10_2_0_mid2_reg_1356_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp10_2_0_mid2_reg_1356_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp10_2_0_mid2_reg_1356_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp10_2_0_mid2_reg_1356_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp10_2_0_mid2_reg_1356_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_reg_1428[0]_i_1 
       (.I0(\indvar_flatten48_reg_304_reg_n_5_[0] ),
        .O(add_ln22_fu_794_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln22_reg_1428[13]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln22_reg_14280));
  FDRE \add_ln22_reg_1428_reg[0] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[0]),
        .Q(add_ln22_reg_1428[0]),
        .R(1'b0));
  FDRE \add_ln22_reg_1428_reg[10] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[10]),
        .Q(add_ln22_reg_1428[10]),
        .R(1'b0));
  FDRE \add_ln22_reg_1428_reg[11] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[11]),
        .Q(add_ln22_reg_1428[11]),
        .R(1'b0));
  FDRE \add_ln22_reg_1428_reg[12] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[12]),
        .Q(add_ln22_reg_1428[12]),
        .R(1'b0));
  CARRY4 \add_ln22_reg_1428_reg[12]_i_1 
       (.CI(\add_ln22_reg_1428_reg[8]_i_1_n_5 ),
        .CO({\add_ln22_reg_1428_reg[12]_i_1_n_5 ,\add_ln22_reg_1428_reg[12]_i_1_n_6 ,\add_ln22_reg_1428_reg[12]_i_1_n_7 ,\add_ln22_reg_1428_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln22_fu_794_p2[12:9]),
        .S({\indvar_flatten48_reg_304_reg_n_5_[12] ,\indvar_flatten48_reg_304_reg_n_5_[11] ,\indvar_flatten48_reg_304_reg_n_5_[10] ,\indvar_flatten48_reg_304_reg_n_5_[9] }));
  FDRE \add_ln22_reg_1428_reg[13] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[13]),
        .Q(add_ln22_reg_1428[13]),
        .R(1'b0));
  CARRY4 \add_ln22_reg_1428_reg[13]_i_2 
       (.CI(\add_ln22_reg_1428_reg[12]_i_1_n_5 ),
        .CO(\NLW_add_ln22_reg_1428_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln22_reg_1428_reg[13]_i_2_O_UNCONNECTED [3:1],add_ln22_fu_794_p2[13]}),
        .S({1'b0,1'b0,1'b0,\indvar_flatten48_reg_304_reg_n_5_[13] }));
  FDRE \add_ln22_reg_1428_reg[1] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[1]),
        .Q(add_ln22_reg_1428[1]),
        .R(1'b0));
  FDRE \add_ln22_reg_1428_reg[2] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[2]),
        .Q(add_ln22_reg_1428[2]),
        .R(1'b0));
  FDRE \add_ln22_reg_1428_reg[3] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[3]),
        .Q(add_ln22_reg_1428[3]),
        .R(1'b0));
  FDRE \add_ln22_reg_1428_reg[4] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[4]),
        .Q(add_ln22_reg_1428[4]),
        .R(1'b0));
  CARRY4 \add_ln22_reg_1428_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln22_reg_1428_reg[4]_i_1_n_5 ,\add_ln22_reg_1428_reg[4]_i_1_n_6 ,\add_ln22_reg_1428_reg[4]_i_1_n_7 ,\add_ln22_reg_1428_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten48_reg_304_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln22_fu_794_p2[4:1]),
        .S({\indvar_flatten48_reg_304_reg_n_5_[4] ,\indvar_flatten48_reg_304_reg_n_5_[3] ,\indvar_flatten48_reg_304_reg_n_5_[2] ,\indvar_flatten48_reg_304_reg_n_5_[1] }));
  FDRE \add_ln22_reg_1428_reg[5] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[5]),
        .Q(add_ln22_reg_1428[5]),
        .R(1'b0));
  FDRE \add_ln22_reg_1428_reg[6] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[6]),
        .Q(add_ln22_reg_1428[6]),
        .R(1'b0));
  FDRE \add_ln22_reg_1428_reg[7] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[7]),
        .Q(add_ln22_reg_1428[7]),
        .R(1'b0));
  FDRE \add_ln22_reg_1428_reg[8] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[8]),
        .Q(add_ln22_reg_1428[8]),
        .R(1'b0));
  CARRY4 \add_ln22_reg_1428_reg[8]_i_1 
       (.CI(\add_ln22_reg_1428_reg[4]_i_1_n_5 ),
        .CO({\add_ln22_reg_1428_reg[8]_i_1_n_5 ,\add_ln22_reg_1428_reg[8]_i_1_n_6 ,\add_ln22_reg_1428_reg[8]_i_1_n_7 ,\add_ln22_reg_1428_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln22_fu_794_p2[8:5]),
        .S({\indvar_flatten48_reg_304_reg_n_5_[8] ,\indvar_flatten48_reg_304_reg_n_5_[7] ,\indvar_flatten48_reg_304_reg_n_5_[6] ,\indvar_flatten48_reg_304_reg_n_5_[5] }));
  FDRE \add_ln22_reg_1428_reg[9] 
       (.C(ap_clk),
        .CE(add_ln22_reg_14280),
        .D(add_ln22_fu_794_p2[9]),
        .Q(add_ln22_reg_1428[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h45557555)) 
    \add_ln31_1_reg_1317[0]_i_1 
       (.I0(indvar_flatten_reg_328[0]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(\select_ln31_6_reg_1474_reg_n_5_[0] ),
        .O(add_ln31_1_fu_628_p2[0]));
  LUT6 #(
    .INIT(64'h3333335ACCCCCC5A)) 
    \add_ln31_1_reg_1317[1]_i_1 
       (.I0(\select_ln31_6_reg_1474_reg_n_5_[0] ),
        .I1(indvar_flatten_reg_328[0]),
        .I2(\select_ln31_6_reg_1474_reg_n_5_[1] ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I5(indvar_flatten_reg_328[1]),
        .O(add_ln31_1_fu_628_p2[1]));
  LUT6 #(
    .INIT(64'hCCAACCAA3C553CAA)) 
    \add_ln31_1_reg_1317[2]_i_1 
       (.I0(\select_ln31_6_reg_1474_reg_n_5_[2] ),
        .I1(indvar_flatten_reg_328[2]),
        .I2(indvar_flatten_reg_328[1]),
        .I3(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I4(\select_ln31_6_reg_1474_reg_n_5_[1] ),
        .I5(add_ln31_1_fu_628_p2[0]),
        .O(add_ln31_1_fu_628_p2[2]));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \add_ln31_1_reg_1317[3]_i_1 
       (.I0(\add_ln31_1_reg_1317[3]_i_2_n_5 ),
        .I1(indvar_flatten_reg_328[2]),
        .I2(\select_ln31_6_reg_1474_reg_n_5_[2] ),
        .I3(\select_ln31_6_reg_1474_reg_n_5_[3] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_328[3]),
        .O(add_ln31_1_fu_628_p2[3]));
  LUT6 #(
    .INIT(64'h3333335FFFFFFF5F)) 
    \add_ln31_1_reg_1317[3]_i_2 
       (.I0(\select_ln31_6_reg_1474_reg_n_5_[0] ),
        .I1(indvar_flatten_reg_328[0]),
        .I2(\select_ln31_6_reg_1474_reg_n_5_[1] ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I5(indvar_flatten_reg_328[1]),
        .O(\add_ln31_1_reg_1317[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln31_1_reg_1317[4]_i_1 
       (.I0(indvar_flatten_reg_328[3]),
        .I1(\select_ln31_6_reg_1474_reg_n_5_[3] ),
        .I2(\add_ln31_1_reg_1317[4]_i_2_n_5 ),
        .I3(\select_ln31_6_reg_1474_reg_n_5_[4] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_328[4]),
        .O(add_ln31_1_fu_628_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF3F553FFF)) 
    \add_ln31_1_reg_1317[4]_i_2 
       (.I0(\select_ln31_6_reg_1474_reg_n_5_[2] ),
        .I1(indvar_flatten_reg_328[2]),
        .I2(indvar_flatten_reg_328[1]),
        .I3(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I4(\select_ln31_6_reg_1474_reg_n_5_[1] ),
        .I5(add_ln31_1_fu_628_p2[0]),
        .O(\add_ln31_1_reg_1317[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln31_1_reg_1317[5]_i_1 
       (.I0(indvar_flatten_reg_328[4]),
        .I1(\select_ln31_6_reg_1474_reg_n_5_[4] ),
        .I2(\add_ln31_1_reg_1317[5]_i_2_n_5 ),
        .I3(\select_ln31_6_reg_1474_reg_n_5_[5] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_328[5]),
        .O(add_ln31_1_fu_628_p2[5]));
  LUT6 #(
    .INIT(64'hBBBBAFFFFFFFAFFF)) 
    \add_ln31_1_reg_1317[5]_i_2 
       (.I0(\add_ln31_1_reg_1317[3]_i_2_n_5 ),
        .I1(indvar_flatten_reg_328[2]),
        .I2(\select_ln31_6_reg_1474_reg_n_5_[2] ),
        .I3(\select_ln31_6_reg_1474_reg_n_5_[3] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_328[3]),
        .O(\add_ln31_1_reg_1317[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln31_1_reg_1317[6]_i_1 
       (.I0(indvar_flatten_reg_328[5]),
        .I1(\select_ln31_6_reg_1474_reg_n_5_[5] ),
        .I2(\add_ln31_1_reg_1317[6]_i_2_n_5 ),
        .I3(\select_ln31_6_reg_1474_reg_n_5_[6] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_328[6]),
        .O(add_ln31_1_fu_628_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln31_1_reg_1317[6]_i_2 
       (.I0(indvar_flatten_reg_328[3]),
        .I1(\select_ln31_6_reg_1474_reg_n_5_[3] ),
        .I2(\add_ln31_1_reg_1317[4]_i_2_n_5 ),
        .I3(\select_ln31_6_reg_1474_reg_n_5_[4] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_328[4]),
        .O(\add_ln31_1_reg_1317[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln31_1_reg_1317[7]_i_1 
       (.I0(indvar_flatten_reg_328[6]),
        .I1(\select_ln31_6_reg_1474_reg_n_5_[6] ),
        .I2(\add_ln31_1_reg_1317[7]_i_2_n_5 ),
        .I3(\select_ln31_6_reg_1474_reg_n_5_[7] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_328[7]),
        .O(add_ln31_1_fu_628_p2[7]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln31_1_reg_1317[7]_i_2 
       (.I0(indvar_flatten_reg_328[4]),
        .I1(\select_ln31_6_reg_1474_reg_n_5_[4] ),
        .I2(\add_ln31_1_reg_1317[5]_i_2_n_5 ),
        .I3(\select_ln31_6_reg_1474_reg_n_5_[5] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_328[5]),
        .O(\add_ln31_1_reg_1317[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln31_1_reg_1317[8]_i_1 
       (.I0(indvar_flatten_reg_328[7]),
        .I1(\select_ln31_6_reg_1474_reg_n_5_[7] ),
        .I2(\add_ln31_1_reg_1317[8]_i_2_n_5 ),
        .I3(\select_ln31_6_reg_1474_reg_n_5_[8] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_328[8]),
        .O(add_ln31_1_fu_628_p2[8]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln31_1_reg_1317[8]_i_2 
       (.I0(indvar_flatten_reg_328[5]),
        .I1(\select_ln31_6_reg_1474_reg_n_5_[5] ),
        .I2(\add_ln31_1_reg_1317[6]_i_2_n_5 ),
        .I3(\select_ln31_6_reg_1474_reg_n_5_[6] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_328[6]),
        .O(\add_ln31_1_reg_1317[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln31_1_reg_1317[9]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln22_fu_490_p2),
        .O(add_ln31_1_reg_13170));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln31_1_reg_1317[9]_i_2 
       (.I0(indvar_flatten_reg_328[8]),
        .I1(\select_ln31_6_reg_1474_reg_n_5_[8] ),
        .I2(\add_ln31_1_reg_1317[9]_i_3_n_5 ),
        .I3(\select_ln31_6_reg_1474_reg_n_5_[9] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_328[9]),
        .O(add_ln31_1_fu_628_p2[9]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln31_1_reg_1317[9]_i_3 
       (.I0(indvar_flatten_reg_328[6]),
        .I1(\select_ln31_6_reg_1474_reg_n_5_[6] ),
        .I2(\add_ln31_1_reg_1317[7]_i_2_n_5 ),
        .I3(\select_ln31_6_reg_1474_reg_n_5_[7] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(indvar_flatten_reg_328[7]),
        .O(\add_ln31_1_reg_1317[9]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \add_ln31_1_reg_1317[9]_i_4 
       (.I0(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(Q[0]),
        .O(\add_ln31_1_reg_1317[9]_i_4_n_5 ));
  FDRE \add_ln31_1_reg_1317_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(add_ln31_1_fu_628_p2[0]),
        .Q(add_ln31_1_reg_1317[0]),
        .R(1'b0));
  FDRE \add_ln31_1_reg_1317_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(add_ln31_1_fu_628_p2[1]),
        .Q(add_ln31_1_reg_1317[1]),
        .R(1'b0));
  FDRE \add_ln31_1_reg_1317_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(add_ln31_1_fu_628_p2[2]),
        .Q(add_ln31_1_reg_1317[2]),
        .R(1'b0));
  FDRE \add_ln31_1_reg_1317_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(add_ln31_1_fu_628_p2[3]),
        .Q(add_ln31_1_reg_1317[3]),
        .R(1'b0));
  FDRE \add_ln31_1_reg_1317_reg[4] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(add_ln31_1_fu_628_p2[4]),
        .Q(add_ln31_1_reg_1317[4]),
        .R(1'b0));
  FDRE \add_ln31_1_reg_1317_reg[5] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(add_ln31_1_fu_628_p2[5]),
        .Q(add_ln31_1_reg_1317[5]),
        .R(1'b0));
  FDRE \add_ln31_1_reg_1317_reg[6] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(add_ln31_1_fu_628_p2[6]),
        .Q(add_ln31_1_reg_1317[6]),
        .R(1'b0));
  FDRE \add_ln31_1_reg_1317_reg[7] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(add_ln31_1_fu_628_p2[7]),
        .Q(add_ln31_1_reg_1317[7]),
        .R(1'b0));
  FDRE \add_ln31_1_reg_1317_reg[8] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(add_ln31_1_fu_628_p2[8]),
        .Q(add_ln31_1_reg_1317[8]),
        .R(1'b0));
  FDRE \add_ln31_1_reg_1317_reg[9] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(add_ln31_1_fu_628_p2[9]),
        .Q(add_ln31_1_reg_1317[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln37_20_reg_1504_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[8:6],tmp10_2_0_mid2_reg_1356_reg_i_4_n_5,A[4:1],tmp10_0_0_mid2_v_v_reg_1310[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln37_20_reg_1504_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln37_20_reg_1504_reg_6[6],add_ln37_20_reg_1504_reg_6[6],add_ln37_20_reg_1504_reg_6[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln37_20_reg_1504_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln37_13_fu_766_p2,\out_w_0_mid2_reg_1298_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln37_20_reg_1504_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln37_20_reg_1504_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(mul_ln45_1_reg_14060),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(tmp10_2_0_mid2_reg_13560),
        .CEP(add_ln37_20_reg_15040),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln37_20_reg_1504_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln37_20_reg_1504_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln37_20_reg_1504_reg_P_UNCONNECTED[47:14],add_ln37_20_reg_1504_reg_n_97,add_ln37_20_reg_1504_reg_n_98,add_ln37_20_reg_1504_reg_n_99,add_ln37_20_reg_1504_reg_n_100,add_ln37_20_reg_1504_reg_n_101,add_ln37_20_reg_1504_reg_n_102,add_ln37_20_reg_1504_reg_n_103,add_ln37_20_reg_1504_reg_n_104,add_ln37_20_reg_1504_reg_n_105,add_ln37_20_reg_1504_reg_n_106,add_ln37_20_reg_1504_reg_n_107,add_ln37_20_reg_1504_reg_n_108,add_ln37_20_reg_1504_reg_n_109,add_ln37_20_reg_1504_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln37_20_reg_1504_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln37_20_reg_1504_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln37_20_reg_1504_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln37_20_reg_1504_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[11]_i_11 
       (.I0(trunc_ln_reg_1454[6]),
        .I1(trunc_ln45_s_reg_1459[6]),
        .O(\add_ln45_4_reg_1524[11]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[11]_i_12 
       (.I0(trunc_ln_reg_1454[5]),
        .I1(trunc_ln45_s_reg_1459[5]),
        .O(\add_ln45_4_reg_1524[11]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[11]_i_13 
       (.I0(trunc_ln_reg_1454[4]),
        .I1(trunc_ln45_s_reg_1459[4]),
        .O(\add_ln45_4_reg_1524[11]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[11]_i_14 
       (.I0(trunc_ln_reg_1454[3]),
        .I1(trunc_ln45_s_reg_1459[3]),
        .O(\add_ln45_4_reg_1524[11]_i_14_n_5 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[11]_i_2 
       (.I0(\add_ln45_4_reg_1524_reg[15]_i_10_n_10 ),
        .I1(trunc_ln45_1_reg_1484[10]),
        .I2(trunc_ln45_2_reg_1489[10]),
        .O(\add_ln45_4_reg_1524[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[11]_i_3 
       (.I0(\add_ln45_4_reg_1524_reg[15]_i_10_n_11 ),
        .I1(trunc_ln45_1_reg_1484[9]),
        .I2(trunc_ln45_2_reg_1489[9]),
        .O(\add_ln45_4_reg_1524[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[11]_i_4 
       (.I0(\add_ln45_4_reg_1524_reg[15]_i_10_n_12 ),
        .I1(trunc_ln45_1_reg_1484[8]),
        .I2(trunc_ln45_2_reg_1489[8]),
        .O(\add_ln45_4_reg_1524[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[11]_i_5 
       (.I0(\add_ln45_4_reg_1524_reg[11]_i_10_n_9 ),
        .I1(trunc_ln45_1_reg_1484[7]),
        .I2(trunc_ln45_2_reg_1489[7]),
        .O(\add_ln45_4_reg_1524[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[11]_i_6 
       (.I0(\add_ln45_4_reg_1524_reg[15]_i_10_n_9 ),
        .I1(trunc_ln45_1_reg_1484[11]),
        .I2(trunc_ln45_2_reg_1489[11]),
        .I3(\add_ln45_4_reg_1524[11]_i_2_n_5 ),
        .O(\add_ln45_4_reg_1524[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[11]_i_7 
       (.I0(\add_ln45_4_reg_1524_reg[15]_i_10_n_10 ),
        .I1(trunc_ln45_1_reg_1484[10]),
        .I2(trunc_ln45_2_reg_1489[10]),
        .I3(\add_ln45_4_reg_1524[11]_i_3_n_5 ),
        .O(\add_ln45_4_reg_1524[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[11]_i_8 
       (.I0(\add_ln45_4_reg_1524_reg[15]_i_10_n_11 ),
        .I1(trunc_ln45_1_reg_1484[9]),
        .I2(trunc_ln45_2_reg_1489[9]),
        .I3(\add_ln45_4_reg_1524[11]_i_4_n_5 ),
        .O(\add_ln45_4_reg_1524[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[11]_i_9 
       (.I0(\add_ln45_4_reg_1524_reg[15]_i_10_n_12 ),
        .I1(trunc_ln45_1_reg_1484[8]),
        .I2(trunc_ln45_2_reg_1489[8]),
        .I3(\add_ln45_4_reg_1524[11]_i_5_n_5 ),
        .O(\add_ln45_4_reg_1524[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[15]_i_11 
       (.I0(trunc_ln_reg_1454[13]),
        .I1(trunc_ln45_s_reg_1459[13]),
        .O(\add_ln45_4_reg_1524[15]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[15]_i_12 
       (.I0(trunc_ln_reg_1454[12]),
        .I1(trunc_ln45_s_reg_1459[12]),
        .O(\add_ln45_4_reg_1524[15]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[15]_i_13 
       (.I0(trunc_ln_reg_1454[11]),
        .I1(trunc_ln45_s_reg_1459[11]),
        .O(\add_ln45_4_reg_1524[15]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[15]_i_18 
       (.I0(trunc_ln_reg_1454[10]),
        .I1(trunc_ln45_s_reg_1459[10]),
        .O(\add_ln45_4_reg_1524[15]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[15]_i_19 
       (.I0(trunc_ln_reg_1454[9]),
        .I1(trunc_ln45_s_reg_1459[9]),
        .O(\add_ln45_4_reg_1524[15]_i_19_n_5 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[15]_i_2 
       (.I0(\add_ln45_4_reg_1524_reg[15]_i_9_n_11 ),
        .I1(trunc_ln45_1_reg_1484[13]),
        .I2(trunc_ln45_2_reg_1489[13]),
        .O(\add_ln45_4_reg_1524[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[15]_i_20 
       (.I0(trunc_ln_reg_1454[8]),
        .I1(trunc_ln45_s_reg_1459[8]),
        .O(\add_ln45_4_reg_1524[15]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[15]_i_21 
       (.I0(trunc_ln_reg_1454[7]),
        .I1(trunc_ln45_s_reg_1459[7]),
        .O(\add_ln45_4_reg_1524[15]_i_21_n_5 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[15]_i_3 
       (.I0(\add_ln45_4_reg_1524_reg[15]_i_9_n_12 ),
        .I1(trunc_ln45_1_reg_1484[12]),
        .I2(trunc_ln45_2_reg_1489[12]),
        .O(\add_ln45_4_reg_1524[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[15]_i_4 
       (.I0(\add_ln45_4_reg_1524_reg[15]_i_10_n_9 ),
        .I1(trunc_ln45_1_reg_1484[11]),
        .I2(trunc_ln45_2_reg_1489[11]),
        .O(\add_ln45_4_reg_1524[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln45_4_reg_1524[15]_i_5 
       (.I0(trunc_ln45_2_reg_1489[14]),
        .I1(trunc_ln45_1_reg_1484[14]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9_n_10 ),
        .I3(trunc_ln45_1_reg_1484[15]),
        .I4(\add_ln45_4_reg_1524_reg[15]_i_9_n_9 ),
        .I5(trunc_ln45_2_reg_1489[15]),
        .O(\add_ln45_4_reg_1524[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[15]_i_6 
       (.I0(\add_ln45_4_reg_1524[15]_i_2_n_5 ),
        .I1(trunc_ln45_1_reg_1484[14]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9_n_10 ),
        .I3(trunc_ln45_2_reg_1489[14]),
        .O(\add_ln45_4_reg_1524[15]_i_6_n_5 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[15]_i_7 
       (.I0(\add_ln45_4_reg_1524_reg[15]_i_9_n_11 ),
        .I1(trunc_ln45_1_reg_1484[13]),
        .I2(trunc_ln45_2_reg_1489[13]),
        .I3(\add_ln45_4_reg_1524[15]_i_3_n_5 ),
        .O(\add_ln45_4_reg_1524[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[15]_i_8 
       (.I0(\add_ln45_4_reg_1524_reg[15]_i_9_n_12 ),
        .I1(trunc_ln45_1_reg_1484[12]),
        .I2(trunc_ln45_2_reg_1489[12]),
        .I3(\add_ln45_4_reg_1524[15]_i_4_n_5 ),
        .O(\add_ln45_4_reg_1524[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[3]_i_2 
       (.I0(\add_ln45_4_reg_1524_reg[7]_i_10_n_10 ),
        .I1(trunc_ln45_1_reg_1484[2]),
        .I2(trunc_ln45_2_reg_1489[2]),
        .O(\add_ln45_4_reg_1524[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[3]_i_3 
       (.I0(\add_ln45_4_reg_1524_reg[7]_i_10_n_11 ),
        .I1(trunc_ln45_1_reg_1484[1]),
        .I2(trunc_ln45_2_reg_1489[1]),
        .O(\add_ln45_4_reg_1524[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[3]_i_4 
       (.I0(\add_ln45_4_reg_1524_reg[7]_i_10_n_12 ),
        .I1(trunc_ln45_1_reg_1484[0]),
        .I2(trunc_ln45_2_reg_1489[0]),
        .O(\add_ln45_4_reg_1524[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[3]_i_5 
       (.I0(\add_ln45_4_reg_1524_reg[7]_i_10_n_9 ),
        .I1(trunc_ln45_1_reg_1484[3]),
        .I2(trunc_ln45_2_reg_1489[3]),
        .I3(\add_ln45_4_reg_1524[3]_i_2_n_5 ),
        .O(\add_ln45_4_reg_1524[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[3]_i_6 
       (.I0(\add_ln45_4_reg_1524_reg[7]_i_10_n_10 ),
        .I1(trunc_ln45_1_reg_1484[2]),
        .I2(trunc_ln45_2_reg_1489[2]),
        .I3(\add_ln45_4_reg_1524[3]_i_3_n_5 ),
        .O(\add_ln45_4_reg_1524[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[3]_i_7 
       (.I0(\add_ln45_4_reg_1524_reg[7]_i_10_n_11 ),
        .I1(trunc_ln45_1_reg_1484[1]),
        .I2(trunc_ln45_2_reg_1489[1]),
        .I3(\add_ln45_4_reg_1524[3]_i_4_n_5 ),
        .O(\add_ln45_4_reg_1524[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln45_4_reg_1524[3]_i_8 
       (.I0(\add_ln45_4_reg_1524_reg[7]_i_10_n_12 ),
        .I1(trunc_ln45_1_reg_1484[0]),
        .I2(trunc_ln45_2_reg_1489[0]),
        .O(\add_ln45_4_reg_1524[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[7]_i_11 
       (.I0(trunc_ln_reg_1454[2]),
        .I1(trunc_ln45_s_reg_1459[2]),
        .O(\add_ln45_4_reg_1524[7]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[7]_i_12 
       (.I0(trunc_ln_reg_1454[1]),
        .I1(trunc_ln45_s_reg_1459[1]),
        .O(\add_ln45_4_reg_1524[7]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln45_4_reg_1524[7]_i_13 
       (.I0(trunc_ln_reg_1454[0]),
        .I1(trunc_ln45_s_reg_1459[0]),
        .O(\add_ln45_4_reg_1524[7]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_4_reg_1524[7]_i_17 
       (.I0(trunc_ln_reg_1454[0]),
        .I1(trunc_ln45_s_reg_1459[0]),
        .O(\add_ln45_4_reg_1524[7]_i_17_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[7]_i_2 
       (.I0(\add_ln45_4_reg_1524_reg[11]_i_10_n_10 ),
        .I1(trunc_ln45_1_reg_1484[6]),
        .I2(trunc_ln45_2_reg_1489[6]),
        .O(\add_ln45_4_reg_1524[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[7]_i_3 
       (.I0(\add_ln45_4_reg_1524_reg[11]_i_10_n_11 ),
        .I1(trunc_ln45_1_reg_1484[5]),
        .I2(trunc_ln45_2_reg_1489[5]),
        .O(\add_ln45_4_reg_1524[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[7]_i_4 
       (.I0(\add_ln45_4_reg_1524_reg[11]_i_10_n_12 ),
        .I1(trunc_ln45_1_reg_1484[4]),
        .I2(trunc_ln45_2_reg_1489[4]),
        .O(\add_ln45_4_reg_1524[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_4_reg_1524[7]_i_5 
       (.I0(\add_ln45_4_reg_1524_reg[7]_i_10_n_9 ),
        .I1(trunc_ln45_1_reg_1484[3]),
        .I2(trunc_ln45_2_reg_1489[3]),
        .O(\add_ln45_4_reg_1524[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[7]_i_6 
       (.I0(\add_ln45_4_reg_1524_reg[11]_i_10_n_9 ),
        .I1(trunc_ln45_1_reg_1484[7]),
        .I2(trunc_ln45_2_reg_1489[7]),
        .I3(\add_ln45_4_reg_1524[7]_i_2_n_5 ),
        .O(\add_ln45_4_reg_1524[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[7]_i_7 
       (.I0(\add_ln45_4_reg_1524_reg[11]_i_10_n_10 ),
        .I1(trunc_ln45_1_reg_1484[6]),
        .I2(trunc_ln45_2_reg_1489[6]),
        .I3(\add_ln45_4_reg_1524[7]_i_3_n_5 ),
        .O(\add_ln45_4_reg_1524[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[7]_i_8 
       (.I0(\add_ln45_4_reg_1524_reg[11]_i_10_n_11 ),
        .I1(trunc_ln45_1_reg_1484[5]),
        .I2(trunc_ln45_2_reg_1489[5]),
        .I3(\add_ln45_4_reg_1524[7]_i_4_n_5 ),
        .O(\add_ln45_4_reg_1524[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_4_reg_1524[7]_i_9 
       (.I0(\add_ln45_4_reg_1524_reg[11]_i_10_n_12 ),
        .I1(trunc_ln45_1_reg_1484[4]),
        .I2(trunc_ln45_2_reg_1489[4]),
        .I3(\add_ln45_4_reg_1524[7]_i_5_n_5 ),
        .O(\add_ln45_4_reg_1524[7]_i_9_n_5 ));
  FDRE \add_ln45_4_reg_1524_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[0]),
        .Q(add_ln45_4_reg_1524[0]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1524_reg[10] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[10]),
        .Q(add_ln45_4_reg_1524[10]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1524_reg[11] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[11]),
        .Q(add_ln45_4_reg_1524[11]),
        .R(1'b0));
  CARRY4 \add_ln45_4_reg_1524_reg[11]_i_1 
       (.CI(\add_ln45_4_reg_1524_reg[7]_i_1_n_5 ),
        .CO({\add_ln45_4_reg_1524_reg[11]_i_1_n_5 ,\add_ln45_4_reg_1524_reg[11]_i_1_n_6 ,\add_ln45_4_reg_1524_reg[11]_i_1_n_7 ,\add_ln45_4_reg_1524_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_4_reg_1524[11]_i_2_n_5 ,\add_ln45_4_reg_1524[11]_i_3_n_5 ,\add_ln45_4_reg_1524[11]_i_4_n_5 ,\add_ln45_4_reg_1524[11]_i_5_n_5 }),
        .O(add_ln45_4_fu_1000_p2[11:8]),
        .S({\add_ln45_4_reg_1524[11]_i_6_n_5 ,\add_ln45_4_reg_1524[11]_i_7_n_5 ,\add_ln45_4_reg_1524[11]_i_8_n_5 ,\add_ln45_4_reg_1524[11]_i_9_n_5 }));
  CARRY4 \add_ln45_4_reg_1524_reg[11]_i_10 
       (.CI(\add_ln45_4_reg_1524_reg[7]_i_10_n_5 ),
        .CO({\add_ln45_4_reg_1524_reg[11]_i_10_n_5 ,\add_ln45_4_reg_1524_reg[11]_i_10_n_6 ,\add_ln45_4_reg_1524_reg[11]_i_10_n_7 ,\add_ln45_4_reg_1524_reg[11]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_4_reg_1524[11]_i_11_n_5 ,\add_ln45_4_reg_1524[11]_i_12_n_5 ,\add_ln45_4_reg_1524[11]_i_13_n_5 ,\add_ln45_4_reg_1524[11]_i_14_n_5 }),
        .O({\add_ln45_4_reg_1524_reg[11]_i_10_n_9 ,\add_ln45_4_reg_1524_reg[11]_i_10_n_10 ,\add_ln45_4_reg_1524_reg[11]_i_10_n_11 ,\add_ln45_4_reg_1524_reg[11]_i_10_n_12 }),
        .S({network_mul_mul_16s_16s_29_1_1_U34_n_39,network_mul_mul_16s_16s_29_1_1_U34_n_40,network_mul_mul_16s_16s_29_1_1_U34_n_41,network_mul_mul_16s_16s_29_1_1_U34_n_42}));
  FDRE \add_ln45_4_reg_1524_reg[12] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[12]),
        .Q(add_ln45_4_reg_1524[12]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1524_reg[13] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[13]),
        .Q(add_ln45_4_reg_1524[13]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1524_reg[14] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[14]),
        .Q(add_ln45_4_reg_1524[14]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1524_reg[15] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[15]),
        .Q(add_ln45_4_reg_1524[15]),
        .R(1'b0));
  CARRY4 \add_ln45_4_reg_1524_reg[15]_i_1 
       (.CI(\add_ln45_4_reg_1524_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln45_4_reg_1524_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln45_4_reg_1524_reg[15]_i_1_n_6 ,\add_ln45_4_reg_1524_reg[15]_i_1_n_7 ,\add_ln45_4_reg_1524_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln45_4_reg_1524[15]_i_2_n_5 ,\add_ln45_4_reg_1524[15]_i_3_n_5 ,\add_ln45_4_reg_1524[15]_i_4_n_5 }),
        .O(add_ln45_4_fu_1000_p2[15:12]),
        .S({\add_ln45_4_reg_1524[15]_i_5_n_5 ,\add_ln45_4_reg_1524[15]_i_6_n_5 ,\add_ln45_4_reg_1524[15]_i_7_n_5 ,\add_ln45_4_reg_1524[15]_i_8_n_5 }));
  CARRY4 \add_ln45_4_reg_1524_reg[15]_i_10 
       (.CI(\add_ln45_4_reg_1524_reg[11]_i_10_n_5 ),
        .CO({\add_ln45_4_reg_1524_reg[15]_i_10_n_5 ,\add_ln45_4_reg_1524_reg[15]_i_10_n_6 ,\add_ln45_4_reg_1524_reg[15]_i_10_n_7 ,\add_ln45_4_reg_1524_reg[15]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_4_reg_1524[15]_i_18_n_5 ,\add_ln45_4_reg_1524[15]_i_19_n_5 ,\add_ln45_4_reg_1524[15]_i_20_n_5 ,\add_ln45_4_reg_1524[15]_i_21_n_5 }),
        .O({\add_ln45_4_reg_1524_reg[15]_i_10_n_9 ,\add_ln45_4_reg_1524_reg[15]_i_10_n_10 ,\add_ln45_4_reg_1524_reg[15]_i_10_n_11 ,\add_ln45_4_reg_1524_reg[15]_i_10_n_12 }),
        .S({network_mul_mul_16s_16s_29_1_1_U34_n_43,network_mul_mul_16s_16s_29_1_1_U34_n_44,network_mul_mul_16s_16s_29_1_1_U34_n_45,network_mul_mul_16s_16s_29_1_1_U34_n_46}));
  CARRY4 \add_ln45_4_reg_1524_reg[15]_i_9 
       (.CI(\add_ln45_4_reg_1524_reg[15]_i_10_n_5 ),
        .CO({\NLW_add_ln45_4_reg_1524_reg[15]_i_9_CO_UNCONNECTED [3],\add_ln45_4_reg_1524_reg[15]_i_9_n_6 ,\add_ln45_4_reg_1524_reg[15]_i_9_n_7 ,\add_ln45_4_reg_1524_reg[15]_i_9_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln45_4_reg_1524[15]_i_11_n_5 ,\add_ln45_4_reg_1524[15]_i_12_n_5 ,\add_ln45_4_reg_1524[15]_i_13_n_5 }),
        .O({\add_ln45_4_reg_1524_reg[15]_i_9_n_9 ,\add_ln45_4_reg_1524_reg[15]_i_9_n_10 ,\add_ln45_4_reg_1524_reg[15]_i_9_n_11 ,\add_ln45_4_reg_1524_reg[15]_i_9_n_12 }),
        .S({network_mul_mul_16s_16s_29_1_1_U34_n_47,network_mul_mul_16s_16s_29_1_1_U34_n_48,network_mul_mul_16s_16s_29_1_1_U34_n_49,network_mul_mul_16s_16s_29_1_1_U34_n_50}));
  FDRE \add_ln45_4_reg_1524_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[1]),
        .Q(add_ln45_4_reg_1524[1]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1524_reg[2] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[2]),
        .Q(add_ln45_4_reg_1524[2]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1524_reg[3] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[3]),
        .Q(add_ln45_4_reg_1524[3]),
        .R(1'b0));
  CARRY4 \add_ln45_4_reg_1524_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln45_4_reg_1524_reg[3]_i_1_n_5 ,\add_ln45_4_reg_1524_reg[3]_i_1_n_6 ,\add_ln45_4_reg_1524_reg[3]_i_1_n_7 ,\add_ln45_4_reg_1524_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_4_reg_1524[3]_i_2_n_5 ,\add_ln45_4_reg_1524[3]_i_3_n_5 ,\add_ln45_4_reg_1524[3]_i_4_n_5 ,1'b0}),
        .O(add_ln45_4_fu_1000_p2[3:0]),
        .S({\add_ln45_4_reg_1524[3]_i_5_n_5 ,\add_ln45_4_reg_1524[3]_i_6_n_5 ,\add_ln45_4_reg_1524[3]_i_7_n_5 ,\add_ln45_4_reg_1524[3]_i_8_n_5 }));
  FDRE \add_ln45_4_reg_1524_reg[4] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[4]),
        .Q(add_ln45_4_reg_1524[4]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1524_reg[5] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[5]),
        .Q(add_ln45_4_reg_1524[5]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1524_reg[6] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[6]),
        .Q(add_ln45_4_reg_1524[6]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1524_reg[7] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[7]),
        .Q(add_ln45_4_reg_1524[7]),
        .R(1'b0));
  CARRY4 \add_ln45_4_reg_1524_reg[7]_i_1 
       (.CI(\add_ln45_4_reg_1524_reg[3]_i_1_n_5 ),
        .CO({\add_ln45_4_reg_1524_reg[7]_i_1_n_5 ,\add_ln45_4_reg_1524_reg[7]_i_1_n_6 ,\add_ln45_4_reg_1524_reg[7]_i_1_n_7 ,\add_ln45_4_reg_1524_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_4_reg_1524[7]_i_2_n_5 ,\add_ln45_4_reg_1524[7]_i_3_n_5 ,\add_ln45_4_reg_1524[7]_i_4_n_5 ,\add_ln45_4_reg_1524[7]_i_5_n_5 }),
        .O(add_ln45_4_fu_1000_p2[7:4]),
        .S({\add_ln45_4_reg_1524[7]_i_6_n_5 ,\add_ln45_4_reg_1524[7]_i_7_n_5 ,\add_ln45_4_reg_1524[7]_i_8_n_5 ,\add_ln45_4_reg_1524[7]_i_9_n_5 }));
  CARRY4 \add_ln45_4_reg_1524_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln45_4_reg_1524_reg[7]_i_10_n_5 ,\add_ln45_4_reg_1524_reg[7]_i_10_n_6 ,\add_ln45_4_reg_1524_reg[7]_i_10_n_7 ,\add_ln45_4_reg_1524_reg[7]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_4_reg_1524[7]_i_11_n_5 ,\add_ln45_4_reg_1524[7]_i_12_n_5 ,\add_ln45_4_reg_1524[7]_i_13_n_5 ,1'b0}),
        .O({\add_ln45_4_reg_1524_reg[7]_i_10_n_9 ,\add_ln45_4_reg_1524_reg[7]_i_10_n_10 ,\add_ln45_4_reg_1524_reg[7]_i_10_n_11 ,\add_ln45_4_reg_1524_reg[7]_i_10_n_12 }),
        .S({network_mul_mul_16s_16s_29_1_1_U34_n_36,network_mul_mul_16s_16s_29_1_1_U34_n_37,network_mul_mul_16s_16s_29_1_1_U34_n_38,\add_ln45_4_reg_1524[7]_i_17_n_5 }));
  FDRE \add_ln45_4_reg_1524_reg[8] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[8]),
        .Q(add_ln45_4_reg_1524[8]),
        .R(1'b0));
  FDRE \add_ln45_4_reg_1524_reg[9] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(add_ln45_4_fu_1000_p2[9]),
        .Q(add_ln45_4_reg_1524[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[11]_i_2 
       (.I0(trunc_ln45_4_reg_1514[11]),
        .I1(trunc_ln45_3_reg_1509[11]),
        .O(\add_ln45_5_reg_1544[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[11]_i_3 
       (.I0(trunc_ln45_4_reg_1514[10]),
        .I1(trunc_ln45_3_reg_1509[10]),
        .O(\add_ln45_5_reg_1544[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[11]_i_4 
       (.I0(trunc_ln45_4_reg_1514[9]),
        .I1(trunc_ln45_3_reg_1509[9]),
        .O(\add_ln45_5_reg_1544[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[11]_i_5 
       (.I0(trunc_ln45_4_reg_1514[8]),
        .I1(trunc_ln45_3_reg_1509[8]),
        .O(\add_ln45_5_reg_1544[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[15]_i_2 
       (.I0(trunc_ln45_4_reg_1514[15]),
        .I1(trunc_ln45_3_reg_1509[15]),
        .O(\add_ln45_5_reg_1544[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[15]_i_3 
       (.I0(trunc_ln45_4_reg_1514[14]),
        .I1(trunc_ln45_3_reg_1509[14]),
        .O(\add_ln45_5_reg_1544[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[15]_i_4 
       (.I0(trunc_ln45_4_reg_1514[13]),
        .I1(trunc_ln45_3_reg_1509[13]),
        .O(\add_ln45_5_reg_1544[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[15]_i_5 
       (.I0(trunc_ln45_4_reg_1514[12]),
        .I1(trunc_ln45_3_reg_1509[12]),
        .O(\add_ln45_5_reg_1544[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[3]_i_2 
       (.I0(trunc_ln45_4_reg_1514[3]),
        .I1(trunc_ln45_3_reg_1509[3]),
        .O(\add_ln45_5_reg_1544[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[3]_i_3 
       (.I0(trunc_ln45_4_reg_1514[2]),
        .I1(trunc_ln45_3_reg_1509[2]),
        .O(\add_ln45_5_reg_1544[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[3]_i_4 
       (.I0(trunc_ln45_4_reg_1514[1]),
        .I1(trunc_ln45_3_reg_1509[1]),
        .O(\add_ln45_5_reg_1544[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[3]_i_5 
       (.I0(trunc_ln45_4_reg_1514[0]),
        .I1(trunc_ln45_3_reg_1509[0]),
        .O(\add_ln45_5_reg_1544[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[7]_i_2 
       (.I0(trunc_ln45_4_reg_1514[7]),
        .I1(trunc_ln45_3_reg_1509[7]),
        .O(\add_ln45_5_reg_1544[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[7]_i_3 
       (.I0(trunc_ln45_4_reg_1514[6]),
        .I1(trunc_ln45_3_reg_1509[6]),
        .O(\add_ln45_5_reg_1544[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[7]_i_4 
       (.I0(trunc_ln45_4_reg_1514[5]),
        .I1(trunc_ln45_3_reg_1509[5]),
        .O(\add_ln45_5_reg_1544[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln45_5_reg_1544[7]_i_5 
       (.I0(trunc_ln45_4_reg_1514[4]),
        .I1(trunc_ln45_3_reg_1509[4]),
        .O(\add_ln45_5_reg_1544[7]_i_5_n_5 ));
  FDRE \add_ln45_5_reg_1544_reg[0] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[0]),
        .Q(add_ln45_5_reg_1544[0]),
        .R(1'b0));
  FDRE \add_ln45_5_reg_1544_reg[10] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[10]),
        .Q(add_ln45_5_reg_1544[10]),
        .R(1'b0));
  FDRE \add_ln45_5_reg_1544_reg[11] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[11]),
        .Q(add_ln45_5_reg_1544[11]),
        .R(1'b0));
  CARRY4 \add_ln45_5_reg_1544_reg[11]_i_1 
       (.CI(\add_ln45_5_reg_1544_reg[7]_i_1_n_5 ),
        .CO({\add_ln45_5_reg_1544_reg[11]_i_1_n_5 ,\add_ln45_5_reg_1544_reg[11]_i_1_n_6 ,\add_ln45_5_reg_1544_reg[11]_i_1_n_7 ,\add_ln45_5_reg_1544_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln45_4_reg_1514[11:8]),
        .O(add_ln45_5_fu_1073_p2[11:8]),
        .S({\add_ln45_5_reg_1544[11]_i_2_n_5 ,\add_ln45_5_reg_1544[11]_i_3_n_5 ,\add_ln45_5_reg_1544[11]_i_4_n_5 ,\add_ln45_5_reg_1544[11]_i_5_n_5 }));
  FDRE \add_ln45_5_reg_1544_reg[12] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[12]),
        .Q(add_ln45_5_reg_1544[12]),
        .R(1'b0));
  FDRE \add_ln45_5_reg_1544_reg[13] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[13]),
        .Q(add_ln45_5_reg_1544[13]),
        .R(1'b0));
  FDRE \add_ln45_5_reg_1544_reg[14] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[14]),
        .Q(add_ln45_5_reg_1544[14]),
        .R(1'b0));
  FDRE \add_ln45_5_reg_1544_reg[15] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[15]),
        .Q(add_ln45_5_reg_1544[15]),
        .R(1'b0));
  CARRY4 \add_ln45_5_reg_1544_reg[15]_i_1 
       (.CI(\add_ln45_5_reg_1544_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln45_5_reg_1544_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln45_5_reg_1544_reg[15]_i_1_n_6 ,\add_ln45_5_reg_1544_reg[15]_i_1_n_7 ,\add_ln45_5_reg_1544_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln45_4_reg_1514[14:12]}),
        .O(add_ln45_5_fu_1073_p2[15:12]),
        .S({\add_ln45_5_reg_1544[15]_i_2_n_5 ,\add_ln45_5_reg_1544[15]_i_3_n_5 ,\add_ln45_5_reg_1544[15]_i_4_n_5 ,\add_ln45_5_reg_1544[15]_i_5_n_5 }));
  FDRE \add_ln45_5_reg_1544_reg[1] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[1]),
        .Q(add_ln45_5_reg_1544[1]),
        .R(1'b0));
  FDRE \add_ln45_5_reg_1544_reg[2] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[2]),
        .Q(add_ln45_5_reg_1544[2]),
        .R(1'b0));
  FDRE \add_ln45_5_reg_1544_reg[3] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[3]),
        .Q(add_ln45_5_reg_1544[3]),
        .R(1'b0));
  CARRY4 \add_ln45_5_reg_1544_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln45_5_reg_1544_reg[3]_i_1_n_5 ,\add_ln45_5_reg_1544_reg[3]_i_1_n_6 ,\add_ln45_5_reg_1544_reg[3]_i_1_n_7 ,\add_ln45_5_reg_1544_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln45_4_reg_1514[3:0]),
        .O(add_ln45_5_fu_1073_p2[3:0]),
        .S({\add_ln45_5_reg_1544[3]_i_2_n_5 ,\add_ln45_5_reg_1544[3]_i_3_n_5 ,\add_ln45_5_reg_1544[3]_i_4_n_5 ,\add_ln45_5_reg_1544[3]_i_5_n_5 }));
  FDRE \add_ln45_5_reg_1544_reg[4] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[4]),
        .Q(add_ln45_5_reg_1544[4]),
        .R(1'b0));
  FDRE \add_ln45_5_reg_1544_reg[5] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[5]),
        .Q(add_ln45_5_reg_1544[5]),
        .R(1'b0));
  FDRE \add_ln45_5_reg_1544_reg[6] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[6]),
        .Q(add_ln45_5_reg_1544[6]),
        .R(1'b0));
  FDRE \add_ln45_5_reg_1544_reg[7] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[7]),
        .Q(add_ln45_5_reg_1544[7]),
        .R(1'b0));
  CARRY4 \add_ln45_5_reg_1544_reg[7]_i_1 
       (.CI(\add_ln45_5_reg_1544_reg[3]_i_1_n_5 ),
        .CO({\add_ln45_5_reg_1544_reg[7]_i_1_n_5 ,\add_ln45_5_reg_1544_reg[7]_i_1_n_6 ,\add_ln45_5_reg_1544_reg[7]_i_1_n_7 ,\add_ln45_5_reg_1544_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln45_4_reg_1514[7:4]),
        .O(add_ln45_5_fu_1073_p2[7:4]),
        .S({\add_ln45_5_reg_1544[7]_i_2_n_5 ,\add_ln45_5_reg_1544[7]_i_3_n_5 ,\add_ln45_5_reg_1544[7]_i_4_n_5 ,\add_ln45_5_reg_1544[7]_i_5_n_5 }));
  FDRE \add_ln45_5_reg_1544_reg[8] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[8]),
        .Q(add_ln45_5_reg_1544[8]),
        .R(1'b0));
  FDRE \add_ln45_5_reg_1544_reg[9] 
       (.C(ap_clk),
        .CE(add_ln45_5_reg_15440),
        .D(add_ln45_5_fu_1073_p2[9]),
        .Q(add_ln45_5_reg_1544[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[11]_i_11 
       (.I0(trunc_ln45_5_reg_1534[6]),
        .I1(add_ln45_5_reg_1544[6]),
        .I2(add_ln45_4_reg_1524[6]),
        .O(\add_ln45_9_reg_1559[11]_i_11_n_5 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[11]_i_12 
       (.I0(trunc_ln45_5_reg_1534[5]),
        .I1(add_ln45_5_reg_1544[5]),
        .I2(add_ln45_4_reg_1524[5]),
        .O(\add_ln45_9_reg_1559[11]_i_12_n_5 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[11]_i_13 
       (.I0(trunc_ln45_5_reg_1534[4]),
        .I1(add_ln45_5_reg_1544[4]),
        .I2(add_ln45_4_reg_1524[4]),
        .O(\add_ln45_9_reg_1559[11]_i_13_n_5 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[11]_i_14 
       (.I0(trunc_ln45_5_reg_1534[3]),
        .I1(add_ln45_5_reg_1544[3]),
        .I2(add_ln45_4_reg_1524[3]),
        .O(\add_ln45_9_reg_1559[11]_i_14_n_5 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[11]_i_15 
       (.I0(trunc_ln45_5_reg_1534[7]),
        .I1(add_ln45_5_reg_1544[7]),
        .I2(add_ln45_4_reg_1524[7]),
        .I3(\add_ln45_9_reg_1559[11]_i_11_n_5 ),
        .O(\add_ln45_9_reg_1559[11]_i_15_n_5 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[11]_i_16 
       (.I0(trunc_ln45_5_reg_1534[6]),
        .I1(add_ln45_5_reg_1544[6]),
        .I2(add_ln45_4_reg_1524[6]),
        .I3(\add_ln45_9_reg_1559[11]_i_12_n_5 ),
        .O(\add_ln45_9_reg_1559[11]_i_16_n_5 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[11]_i_17 
       (.I0(trunc_ln45_5_reg_1534[5]),
        .I1(add_ln45_5_reg_1544[5]),
        .I2(add_ln45_4_reg_1524[5]),
        .I3(\add_ln45_9_reg_1559[11]_i_13_n_5 ),
        .O(\add_ln45_9_reg_1559[11]_i_17_n_5 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[11]_i_18 
       (.I0(trunc_ln45_5_reg_1534[4]),
        .I1(add_ln45_5_reg_1544[4]),
        .I2(add_ln45_4_reg_1524[4]),
        .I3(\add_ln45_9_reg_1559[11]_i_14_n_5 ),
        .O(\add_ln45_9_reg_1559[11]_i_18_n_5 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[11]_i_2 
       (.I0(\add_ln45_9_reg_1559_reg[15]_i_11_n_10 ),
        .I1(trunc_ln45_6_reg_1539[10]),
        .I2(trunc_ln45_7_reg_1549[10]),
        .O(\add_ln45_9_reg_1559[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[11]_i_3 
       (.I0(\add_ln45_9_reg_1559_reg[15]_i_11_n_11 ),
        .I1(trunc_ln45_6_reg_1539[9]),
        .I2(trunc_ln45_7_reg_1549[9]),
        .O(\add_ln45_9_reg_1559[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[11]_i_4 
       (.I0(\add_ln45_9_reg_1559_reg[15]_i_11_n_12 ),
        .I1(trunc_ln45_6_reg_1539[8]),
        .I2(trunc_ln45_7_reg_1549[8]),
        .O(\add_ln45_9_reg_1559[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[11]_i_5 
       (.I0(\add_ln45_9_reg_1559_reg[11]_i_10_n_9 ),
        .I1(trunc_ln45_6_reg_1539[7]),
        .I2(trunc_ln45_7_reg_1549[7]),
        .O(\add_ln45_9_reg_1559[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[11]_i_6 
       (.I0(\add_ln45_9_reg_1559_reg[15]_i_11_n_9 ),
        .I1(trunc_ln45_6_reg_1539[11]),
        .I2(trunc_ln45_7_reg_1549[11]),
        .I3(\add_ln45_9_reg_1559[11]_i_2_n_5 ),
        .O(\add_ln45_9_reg_1559[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[11]_i_7 
       (.I0(\add_ln45_9_reg_1559_reg[15]_i_11_n_10 ),
        .I1(trunc_ln45_6_reg_1539[10]),
        .I2(trunc_ln45_7_reg_1549[10]),
        .I3(\add_ln45_9_reg_1559[11]_i_3_n_5 ),
        .O(\add_ln45_9_reg_1559[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[11]_i_8 
       (.I0(\add_ln45_9_reg_1559_reg[15]_i_11_n_11 ),
        .I1(trunc_ln45_6_reg_1539[9]),
        .I2(trunc_ln45_7_reg_1549[9]),
        .I3(\add_ln45_9_reg_1559[11]_i_4_n_5 ),
        .O(\add_ln45_9_reg_1559[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[11]_i_9 
       (.I0(\add_ln45_9_reg_1559_reg[15]_i_11_n_12 ),
        .I1(trunc_ln45_6_reg_1539[8]),
        .I2(trunc_ln45_7_reg_1549[8]),
        .I3(\add_ln45_9_reg_1559[11]_i_5_n_5 ),
        .O(\add_ln45_9_reg_1559[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln45_9_reg_1559[15]_i_1 
       (.I0(Q[1]),
        .I1(\icmp_ln22_reg_1243_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln45_9_reg_15590));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[15]_i_12 
       (.I0(trunc_ln45_5_reg_1534[13]),
        .I1(add_ln45_5_reg_1544[13]),
        .I2(add_ln45_4_reg_1524[13]),
        .O(\add_ln45_9_reg_1559[15]_i_12_n_5 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[15]_i_13 
       (.I0(trunc_ln45_5_reg_1534[12]),
        .I1(add_ln45_5_reg_1544[12]),
        .I2(add_ln45_4_reg_1524[12]),
        .O(\add_ln45_9_reg_1559[15]_i_13_n_5 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[15]_i_14 
       (.I0(trunc_ln45_5_reg_1534[11]),
        .I1(add_ln45_5_reg_1544[11]),
        .I2(add_ln45_4_reg_1524[11]),
        .O(\add_ln45_9_reg_1559[15]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln45_9_reg_1559[15]_i_15 
       (.I0(add_ln45_4_reg_1524[14]),
        .I1(add_ln45_5_reg_1544[14]),
        .I2(trunc_ln45_5_reg_1534[14]),
        .I3(add_ln45_5_reg_1544[15]),
        .I4(trunc_ln45_5_reg_1534[15]),
        .I5(add_ln45_4_reg_1524[15]),
        .O(\add_ln45_9_reg_1559[15]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[15]_i_16 
       (.I0(\add_ln45_9_reg_1559[15]_i_12_n_5 ),
        .I1(add_ln45_5_reg_1544[14]),
        .I2(trunc_ln45_5_reg_1534[14]),
        .I3(add_ln45_4_reg_1524[14]),
        .O(\add_ln45_9_reg_1559[15]_i_16_n_5 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[15]_i_17 
       (.I0(trunc_ln45_5_reg_1534[13]),
        .I1(add_ln45_5_reg_1544[13]),
        .I2(add_ln45_4_reg_1524[13]),
        .I3(\add_ln45_9_reg_1559[15]_i_13_n_5 ),
        .O(\add_ln45_9_reg_1559[15]_i_17_n_5 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[15]_i_18 
       (.I0(trunc_ln45_5_reg_1534[12]),
        .I1(add_ln45_5_reg_1544[12]),
        .I2(add_ln45_4_reg_1524[12]),
        .I3(\add_ln45_9_reg_1559[15]_i_14_n_5 ),
        .O(\add_ln45_9_reg_1559[15]_i_18_n_5 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[15]_i_19 
       (.I0(trunc_ln45_5_reg_1534[10]),
        .I1(add_ln45_5_reg_1544[10]),
        .I2(add_ln45_4_reg_1524[10]),
        .O(\add_ln45_9_reg_1559[15]_i_19_n_5 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[15]_i_20 
       (.I0(trunc_ln45_5_reg_1534[9]),
        .I1(add_ln45_5_reg_1544[9]),
        .I2(add_ln45_4_reg_1524[9]),
        .O(\add_ln45_9_reg_1559[15]_i_20_n_5 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[15]_i_21 
       (.I0(trunc_ln45_5_reg_1534[8]),
        .I1(add_ln45_5_reg_1544[8]),
        .I2(add_ln45_4_reg_1524[8]),
        .O(\add_ln45_9_reg_1559[15]_i_21_n_5 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[15]_i_22 
       (.I0(trunc_ln45_5_reg_1534[7]),
        .I1(add_ln45_5_reg_1544[7]),
        .I2(add_ln45_4_reg_1524[7]),
        .O(\add_ln45_9_reg_1559[15]_i_22_n_5 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[15]_i_23 
       (.I0(trunc_ln45_5_reg_1534[11]),
        .I1(add_ln45_5_reg_1544[11]),
        .I2(add_ln45_4_reg_1524[11]),
        .I3(\add_ln45_9_reg_1559[15]_i_19_n_5 ),
        .O(\add_ln45_9_reg_1559[15]_i_23_n_5 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[15]_i_24 
       (.I0(trunc_ln45_5_reg_1534[10]),
        .I1(add_ln45_5_reg_1544[10]),
        .I2(add_ln45_4_reg_1524[10]),
        .I3(\add_ln45_9_reg_1559[15]_i_20_n_5 ),
        .O(\add_ln45_9_reg_1559[15]_i_24_n_5 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[15]_i_25 
       (.I0(trunc_ln45_5_reg_1534[9]),
        .I1(add_ln45_5_reg_1544[9]),
        .I2(add_ln45_4_reg_1524[9]),
        .I3(\add_ln45_9_reg_1559[15]_i_21_n_5 ),
        .O(\add_ln45_9_reg_1559[15]_i_25_n_5 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[15]_i_26 
       (.I0(trunc_ln45_5_reg_1534[8]),
        .I1(add_ln45_5_reg_1544[8]),
        .I2(add_ln45_4_reg_1524[8]),
        .I3(\add_ln45_9_reg_1559[15]_i_22_n_5 ),
        .O(\add_ln45_9_reg_1559[15]_i_26_n_5 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[15]_i_3 
       (.I0(\add_ln45_9_reg_1559_reg[15]_i_10_n_11 ),
        .I1(trunc_ln45_6_reg_1539[13]),
        .I2(trunc_ln45_7_reg_1549[13]),
        .O(\add_ln45_9_reg_1559[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[15]_i_4 
       (.I0(\add_ln45_9_reg_1559_reg[15]_i_10_n_12 ),
        .I1(trunc_ln45_6_reg_1539[12]),
        .I2(trunc_ln45_7_reg_1549[12]),
        .O(\add_ln45_9_reg_1559[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[15]_i_5 
       (.I0(\add_ln45_9_reg_1559_reg[15]_i_11_n_9 ),
        .I1(trunc_ln45_6_reg_1539[11]),
        .I2(trunc_ln45_7_reg_1549[11]),
        .O(\add_ln45_9_reg_1559[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln45_9_reg_1559[15]_i_6 
       (.I0(trunc_ln45_7_reg_1549[14]),
        .I1(trunc_ln45_6_reg_1539[14]),
        .I2(\add_ln45_9_reg_1559_reg[15]_i_10_n_10 ),
        .I3(trunc_ln45_6_reg_1539[15]),
        .I4(\add_ln45_9_reg_1559_reg[15]_i_10_n_9 ),
        .I5(trunc_ln45_7_reg_1549[15]),
        .O(\add_ln45_9_reg_1559[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[15]_i_7 
       (.I0(\add_ln45_9_reg_1559[15]_i_3_n_5 ),
        .I1(trunc_ln45_6_reg_1539[14]),
        .I2(\add_ln45_9_reg_1559_reg[15]_i_10_n_10 ),
        .I3(trunc_ln45_7_reg_1549[14]),
        .O(\add_ln45_9_reg_1559[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[15]_i_8 
       (.I0(\add_ln45_9_reg_1559_reg[15]_i_10_n_11 ),
        .I1(trunc_ln45_6_reg_1539[13]),
        .I2(trunc_ln45_7_reg_1549[13]),
        .I3(\add_ln45_9_reg_1559[15]_i_4_n_5 ),
        .O(\add_ln45_9_reg_1559[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[15]_i_9 
       (.I0(\add_ln45_9_reg_1559_reg[15]_i_10_n_12 ),
        .I1(trunc_ln45_6_reg_1539[12]),
        .I2(trunc_ln45_7_reg_1549[12]),
        .I3(\add_ln45_9_reg_1559[15]_i_5_n_5 ),
        .O(\add_ln45_9_reg_1559[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[3]_i_2 
       (.I0(\add_ln45_9_reg_1559_reg[7]_i_10_n_10 ),
        .I1(trunc_ln45_6_reg_1539[2]),
        .I2(trunc_ln45_7_reg_1549[2]),
        .O(\add_ln45_9_reg_1559[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[3]_i_3 
       (.I0(\add_ln45_9_reg_1559_reg[7]_i_10_n_11 ),
        .I1(trunc_ln45_6_reg_1539[1]),
        .I2(trunc_ln45_7_reg_1549[1]),
        .O(\add_ln45_9_reg_1559[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[3]_i_4 
       (.I0(\add_ln45_9_reg_1559_reg[7]_i_10_n_12 ),
        .I1(trunc_ln45_6_reg_1539[0]),
        .I2(trunc_ln45_7_reg_1549[0]),
        .O(\add_ln45_9_reg_1559[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[3]_i_5 
       (.I0(\add_ln45_9_reg_1559_reg[7]_i_10_n_9 ),
        .I1(trunc_ln45_6_reg_1539[3]),
        .I2(trunc_ln45_7_reg_1549[3]),
        .I3(\add_ln45_9_reg_1559[3]_i_2_n_5 ),
        .O(\add_ln45_9_reg_1559[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[3]_i_6 
       (.I0(\add_ln45_9_reg_1559_reg[7]_i_10_n_10 ),
        .I1(trunc_ln45_6_reg_1539[2]),
        .I2(trunc_ln45_7_reg_1549[2]),
        .I3(\add_ln45_9_reg_1559[3]_i_3_n_5 ),
        .O(\add_ln45_9_reg_1559[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[3]_i_7 
       (.I0(\add_ln45_9_reg_1559_reg[7]_i_10_n_11 ),
        .I1(trunc_ln45_6_reg_1539[1]),
        .I2(trunc_ln45_7_reg_1549[1]),
        .I3(\add_ln45_9_reg_1559[3]_i_4_n_5 ),
        .O(\add_ln45_9_reg_1559[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln45_9_reg_1559[3]_i_8 
       (.I0(\add_ln45_9_reg_1559_reg[7]_i_10_n_12 ),
        .I1(trunc_ln45_6_reg_1539[0]),
        .I2(trunc_ln45_7_reg_1549[0]),
        .O(\add_ln45_9_reg_1559[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[7]_i_11 
       (.I0(trunc_ln45_5_reg_1534[2]),
        .I1(add_ln45_5_reg_1544[2]),
        .I2(add_ln45_4_reg_1524[2]),
        .O(\add_ln45_9_reg_1559[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[7]_i_12 
       (.I0(trunc_ln45_5_reg_1534[1]),
        .I1(add_ln45_5_reg_1544[1]),
        .I2(add_ln45_4_reg_1524[1]),
        .O(\add_ln45_9_reg_1559[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[7]_i_13 
       (.I0(trunc_ln45_5_reg_1534[0]),
        .I1(add_ln45_5_reg_1544[0]),
        .I2(add_ln45_4_reg_1524[0]),
        .O(\add_ln45_9_reg_1559[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[7]_i_14 
       (.I0(trunc_ln45_5_reg_1534[3]),
        .I1(add_ln45_5_reg_1544[3]),
        .I2(add_ln45_4_reg_1524[3]),
        .I3(\add_ln45_9_reg_1559[7]_i_11_n_5 ),
        .O(\add_ln45_9_reg_1559[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[7]_i_15 
       (.I0(trunc_ln45_5_reg_1534[2]),
        .I1(add_ln45_5_reg_1544[2]),
        .I2(add_ln45_4_reg_1524[2]),
        .I3(\add_ln45_9_reg_1559[7]_i_12_n_5 ),
        .O(\add_ln45_9_reg_1559[7]_i_15_n_5 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[7]_i_16 
       (.I0(trunc_ln45_5_reg_1534[1]),
        .I1(add_ln45_5_reg_1544[1]),
        .I2(add_ln45_4_reg_1524[1]),
        .I3(\add_ln45_9_reg_1559[7]_i_13_n_5 ),
        .O(\add_ln45_9_reg_1559[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln45_9_reg_1559[7]_i_17 
       (.I0(trunc_ln45_5_reg_1534[0]),
        .I1(add_ln45_5_reg_1544[0]),
        .I2(add_ln45_4_reg_1524[0]),
        .O(\add_ln45_9_reg_1559[7]_i_17_n_5 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[7]_i_2 
       (.I0(\add_ln45_9_reg_1559_reg[11]_i_10_n_10 ),
        .I1(trunc_ln45_6_reg_1539[6]),
        .I2(trunc_ln45_7_reg_1549[6]),
        .O(\add_ln45_9_reg_1559[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[7]_i_3 
       (.I0(\add_ln45_9_reg_1559_reg[11]_i_10_n_11 ),
        .I1(trunc_ln45_6_reg_1539[5]),
        .I2(trunc_ln45_7_reg_1549[5]),
        .O(\add_ln45_9_reg_1559[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[7]_i_4 
       (.I0(\add_ln45_9_reg_1559_reg[11]_i_10_n_12 ),
        .I1(trunc_ln45_6_reg_1539[4]),
        .I2(trunc_ln45_7_reg_1549[4]),
        .O(\add_ln45_9_reg_1559[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln45_9_reg_1559[7]_i_5 
       (.I0(\add_ln45_9_reg_1559_reg[7]_i_10_n_9 ),
        .I1(trunc_ln45_6_reg_1539[3]),
        .I2(trunc_ln45_7_reg_1549[3]),
        .O(\add_ln45_9_reg_1559[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[7]_i_6 
       (.I0(\add_ln45_9_reg_1559_reg[11]_i_10_n_9 ),
        .I1(trunc_ln45_6_reg_1539[7]),
        .I2(trunc_ln45_7_reg_1549[7]),
        .I3(\add_ln45_9_reg_1559[7]_i_2_n_5 ),
        .O(\add_ln45_9_reg_1559[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[7]_i_7 
       (.I0(\add_ln45_9_reg_1559_reg[11]_i_10_n_10 ),
        .I1(trunc_ln45_6_reg_1539[6]),
        .I2(trunc_ln45_7_reg_1549[6]),
        .I3(\add_ln45_9_reg_1559[7]_i_3_n_5 ),
        .O(\add_ln45_9_reg_1559[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[7]_i_8 
       (.I0(\add_ln45_9_reg_1559_reg[11]_i_10_n_11 ),
        .I1(trunc_ln45_6_reg_1539[5]),
        .I2(trunc_ln45_7_reg_1549[5]),
        .I3(\add_ln45_9_reg_1559[7]_i_4_n_5 ),
        .O(\add_ln45_9_reg_1559[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln45_9_reg_1559[7]_i_9 
       (.I0(\add_ln45_9_reg_1559_reg[11]_i_10_n_12 ),
        .I1(trunc_ln45_6_reg_1539[4]),
        .I2(trunc_ln45_7_reg_1549[4]),
        .I3(\add_ln45_9_reg_1559[7]_i_5_n_5 ),
        .O(\add_ln45_9_reg_1559[7]_i_9_n_5 ));
  FDRE \add_ln45_9_reg_1559_reg[0] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[0]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \add_ln45_9_reg_1559_reg[10] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[10]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \add_ln45_9_reg_1559_reg[11] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[11]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [11]),
        .R(1'b0));
  CARRY4 \add_ln45_9_reg_1559_reg[11]_i_1 
       (.CI(\add_ln45_9_reg_1559_reg[7]_i_1_n_5 ),
        .CO({\add_ln45_9_reg_1559_reg[11]_i_1_n_5 ,\add_ln45_9_reg_1559_reg[11]_i_1_n_6 ,\add_ln45_9_reg_1559_reg[11]_i_1_n_7 ,\add_ln45_9_reg_1559_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_9_reg_1559[11]_i_2_n_5 ,\add_ln45_9_reg_1559[11]_i_3_n_5 ,\add_ln45_9_reg_1559[11]_i_4_n_5 ,\add_ln45_9_reg_1559[11]_i_5_n_5 }),
        .O(add_ln45_9_fu_1111_p2[11:8]),
        .S({\add_ln45_9_reg_1559[11]_i_6_n_5 ,\add_ln45_9_reg_1559[11]_i_7_n_5 ,\add_ln45_9_reg_1559[11]_i_8_n_5 ,\add_ln45_9_reg_1559[11]_i_9_n_5 }));
  CARRY4 \add_ln45_9_reg_1559_reg[11]_i_10 
       (.CI(\add_ln45_9_reg_1559_reg[7]_i_10_n_5 ),
        .CO({\add_ln45_9_reg_1559_reg[11]_i_10_n_5 ,\add_ln45_9_reg_1559_reg[11]_i_10_n_6 ,\add_ln45_9_reg_1559_reg[11]_i_10_n_7 ,\add_ln45_9_reg_1559_reg[11]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_9_reg_1559[11]_i_11_n_5 ,\add_ln45_9_reg_1559[11]_i_12_n_5 ,\add_ln45_9_reg_1559[11]_i_13_n_5 ,\add_ln45_9_reg_1559[11]_i_14_n_5 }),
        .O({\add_ln45_9_reg_1559_reg[11]_i_10_n_9 ,\add_ln45_9_reg_1559_reg[11]_i_10_n_10 ,\add_ln45_9_reg_1559_reg[11]_i_10_n_11 ,\add_ln45_9_reg_1559_reg[11]_i_10_n_12 }),
        .S({\add_ln45_9_reg_1559[11]_i_15_n_5 ,\add_ln45_9_reg_1559[11]_i_16_n_5 ,\add_ln45_9_reg_1559[11]_i_17_n_5 ,\add_ln45_9_reg_1559[11]_i_18_n_5 }));
  FDRE \add_ln45_9_reg_1559_reg[12] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[12]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \add_ln45_9_reg_1559_reg[13] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[13]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \add_ln45_9_reg_1559_reg[14] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[14]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \add_ln45_9_reg_1559_reg[15] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[15]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [15]),
        .R(1'b0));
  CARRY4 \add_ln45_9_reg_1559_reg[15]_i_10 
       (.CI(\add_ln45_9_reg_1559_reg[15]_i_11_n_5 ),
        .CO({\NLW_add_ln45_9_reg_1559_reg[15]_i_10_CO_UNCONNECTED [3],\add_ln45_9_reg_1559_reg[15]_i_10_n_6 ,\add_ln45_9_reg_1559_reg[15]_i_10_n_7 ,\add_ln45_9_reg_1559_reg[15]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln45_9_reg_1559[15]_i_12_n_5 ,\add_ln45_9_reg_1559[15]_i_13_n_5 ,\add_ln45_9_reg_1559[15]_i_14_n_5 }),
        .O({\add_ln45_9_reg_1559_reg[15]_i_10_n_9 ,\add_ln45_9_reg_1559_reg[15]_i_10_n_10 ,\add_ln45_9_reg_1559_reg[15]_i_10_n_11 ,\add_ln45_9_reg_1559_reg[15]_i_10_n_12 }),
        .S({\add_ln45_9_reg_1559[15]_i_15_n_5 ,\add_ln45_9_reg_1559[15]_i_16_n_5 ,\add_ln45_9_reg_1559[15]_i_17_n_5 ,\add_ln45_9_reg_1559[15]_i_18_n_5 }));
  CARRY4 \add_ln45_9_reg_1559_reg[15]_i_11 
       (.CI(\add_ln45_9_reg_1559_reg[11]_i_10_n_5 ),
        .CO({\add_ln45_9_reg_1559_reg[15]_i_11_n_5 ,\add_ln45_9_reg_1559_reg[15]_i_11_n_6 ,\add_ln45_9_reg_1559_reg[15]_i_11_n_7 ,\add_ln45_9_reg_1559_reg[15]_i_11_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_9_reg_1559[15]_i_19_n_5 ,\add_ln45_9_reg_1559[15]_i_20_n_5 ,\add_ln45_9_reg_1559[15]_i_21_n_5 ,\add_ln45_9_reg_1559[15]_i_22_n_5 }),
        .O({\add_ln45_9_reg_1559_reg[15]_i_11_n_9 ,\add_ln45_9_reg_1559_reg[15]_i_11_n_10 ,\add_ln45_9_reg_1559_reg[15]_i_11_n_11 ,\add_ln45_9_reg_1559_reg[15]_i_11_n_12 }),
        .S({\add_ln45_9_reg_1559[15]_i_23_n_5 ,\add_ln45_9_reg_1559[15]_i_24_n_5 ,\add_ln45_9_reg_1559[15]_i_25_n_5 ,\add_ln45_9_reg_1559[15]_i_26_n_5 }));
  CARRY4 \add_ln45_9_reg_1559_reg[15]_i_2 
       (.CI(\add_ln45_9_reg_1559_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln45_9_reg_1559_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln45_9_reg_1559_reg[15]_i_2_n_6 ,\add_ln45_9_reg_1559_reg[15]_i_2_n_7 ,\add_ln45_9_reg_1559_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln45_9_reg_1559[15]_i_3_n_5 ,\add_ln45_9_reg_1559[15]_i_4_n_5 ,\add_ln45_9_reg_1559[15]_i_5_n_5 }),
        .O(add_ln45_9_fu_1111_p2[15:12]),
        .S({\add_ln45_9_reg_1559[15]_i_6_n_5 ,\add_ln45_9_reg_1559[15]_i_7_n_5 ,\add_ln45_9_reg_1559[15]_i_8_n_5 ,\add_ln45_9_reg_1559[15]_i_9_n_5 }));
  FDRE \add_ln45_9_reg_1559_reg[1] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[1]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \add_ln45_9_reg_1559_reg[2] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[2]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \add_ln45_9_reg_1559_reg[3] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[3]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [3]),
        .R(1'b0));
  CARRY4 \add_ln45_9_reg_1559_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln45_9_reg_1559_reg[3]_i_1_n_5 ,\add_ln45_9_reg_1559_reg[3]_i_1_n_6 ,\add_ln45_9_reg_1559_reg[3]_i_1_n_7 ,\add_ln45_9_reg_1559_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_9_reg_1559[3]_i_2_n_5 ,\add_ln45_9_reg_1559[3]_i_3_n_5 ,\add_ln45_9_reg_1559[3]_i_4_n_5 ,1'b0}),
        .O(add_ln45_9_fu_1111_p2[3:0]),
        .S({\add_ln45_9_reg_1559[3]_i_5_n_5 ,\add_ln45_9_reg_1559[3]_i_6_n_5 ,\add_ln45_9_reg_1559[3]_i_7_n_5 ,\add_ln45_9_reg_1559[3]_i_8_n_5 }));
  FDRE \add_ln45_9_reg_1559_reg[4] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[4]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \add_ln45_9_reg_1559_reg[5] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[5]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \add_ln45_9_reg_1559_reg[6] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[6]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \add_ln45_9_reg_1559_reg[7] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[7]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [7]),
        .R(1'b0));
  CARRY4 \add_ln45_9_reg_1559_reg[7]_i_1 
       (.CI(\add_ln45_9_reg_1559_reg[3]_i_1_n_5 ),
        .CO({\add_ln45_9_reg_1559_reg[7]_i_1_n_5 ,\add_ln45_9_reg_1559_reg[7]_i_1_n_6 ,\add_ln45_9_reg_1559_reg[7]_i_1_n_7 ,\add_ln45_9_reg_1559_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_9_reg_1559[7]_i_2_n_5 ,\add_ln45_9_reg_1559[7]_i_3_n_5 ,\add_ln45_9_reg_1559[7]_i_4_n_5 ,\add_ln45_9_reg_1559[7]_i_5_n_5 }),
        .O(add_ln45_9_fu_1111_p2[7:4]),
        .S({\add_ln45_9_reg_1559[7]_i_6_n_5 ,\add_ln45_9_reg_1559[7]_i_7_n_5 ,\add_ln45_9_reg_1559[7]_i_8_n_5 ,\add_ln45_9_reg_1559[7]_i_9_n_5 }));
  CARRY4 \add_ln45_9_reg_1559_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln45_9_reg_1559_reg[7]_i_10_n_5 ,\add_ln45_9_reg_1559_reg[7]_i_10_n_6 ,\add_ln45_9_reg_1559_reg[7]_i_10_n_7 ,\add_ln45_9_reg_1559_reg[7]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln45_9_reg_1559[7]_i_11_n_5 ,\add_ln45_9_reg_1559[7]_i_12_n_5 ,\add_ln45_9_reg_1559[7]_i_13_n_5 ,1'b0}),
        .O({\add_ln45_9_reg_1559_reg[7]_i_10_n_9 ,\add_ln45_9_reg_1559_reg[7]_i_10_n_10 ,\add_ln45_9_reg_1559_reg[7]_i_10_n_11 ,\add_ln45_9_reg_1559_reg[7]_i_10_n_12 }),
        .S({\add_ln45_9_reg_1559[7]_i_14_n_5 ,\add_ln45_9_reg_1559[7]_i_15_n_5 ,\add_ln45_9_reg_1559[7]_i_16_n_5 ,\add_ln45_9_reg_1559[7]_i_17_n_5 }));
  FDRE \add_ln45_9_reg_1559_reg[8] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[8]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \add_ln45_9_reg_1559_reg[9] 
       (.C(ap_clk),
        .CE(add_ln45_9_reg_15590),
        .D(add_ln45_9_fu_1111_p2[9]),
        .Q(\add_ln45_9_reg_1559_reg[15]_0 [9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln45_reg_1554_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln45_reg_1554_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln37_20_reg_1504_reg_6[6],1'b1,1'b1,grp_depthwise_conv2d_fix_2_fu_425_output_height,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln45_reg_1554_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln37_17_reg_1363}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln45_reg_1554_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln45_reg_1554_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln45_5_reg_15440),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(ap_CS_fsm_pp0_stage2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln45_reg_15540),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln45_reg_1554_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln45_reg_1554_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln45_reg_1554_reg_P_UNCONNECTED[47:14],P,grp_depthwise_conv2d_fix_2_fu_425_output_r_address0}),
        .PATTERNBDETECT(NLW_add_ln45_reg_1554_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln45_reg_1554_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln45_reg_1554_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln45_reg_1554_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln45_reg_1554_reg_i_10
       (.I0(tmp11_mid1_fu_1035_p2[2]),
        .I1(select_ln23_7_reg_1287_pp0_iter1_reg),
        .I2(mul_ln45_1_reg_1406[2]),
        .I3(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I4(tmp11_fu_1010_p2[2]),
        .O(out[2]));
  LUT6 #(
    .INIT(64'h7844787778BB7888)) 
    add_ln45_reg_1554_reg_i_11
       (.I0(zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[1]),
        .I1(select_ln23_7_reg_1287_pp0_iter1_reg),
        .I2(mul_ln45_1_reg_1406[1]),
        .I3(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I4(zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[1]),
        .I5(mul_ln45_fu_1006_p2[1]),
        .O(out[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln45_reg_1554_reg_i_12
       (.I0(zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[0]),
        .I1(select_ln23_7_reg_1287_pp0_iter1_reg),
        .I2(zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[0]),
        .I3(icmp_ln31_reg_1252_pp0_iter1_reg),
        .O(out[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln45_reg_1554_reg_i_13
       (.CI(add_ln45_reg_1554_reg_i_15_n_5),
        .CO({NLW_add_ln45_reg_1554_reg_i_13_CO_UNCONNECTED[3],add_ln45_reg_1554_reg_i_13_n_6,add_ln45_reg_1554_reg_i_13_n_7,add_ln45_reg_1554_reg_i_13_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp11_mid1_fu_1035_p2[8:5]),
        .S({add_ln45_reg_1554_reg_i_18_n_5,add_ln45_reg_1554_reg_i_19_n_5,add_ln45_reg_1554_reg_i_20_n_5,add_ln45_reg_1554_reg_i_21_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln45_reg_1554_reg_i_14
       (.CI(add_ln45_reg_1554_reg_i_16_n_5),
        .CO({NLW_add_ln45_reg_1554_reg_i_14_CO_UNCONNECTED[3],add_ln45_reg_1554_reg_i_14_n_6,add_ln45_reg_1554_reg_i_14_n_7,add_ln45_reg_1554_reg_i_14_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp11_fu_1010_p2[8:5]),
        .S(mul_ln45_fu_1006_p2[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln45_reg_1554_reg_i_15
       (.CI(1'b0),
        .CO({add_ln45_reg_1554_reg_i_15_n_5,add_ln45_reg_1554_reg_i_15_n_6,add_ln45_reg_1554_reg_i_15_n_7,add_ln45_reg_1554_reg_i_15_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[4:1]),
        .O({tmp11_mid1_fu_1035_p2[4:2],NLW_add_ln45_reg_1554_reg_i_15_O_UNCONNECTED[0]}),
        .S({add_ln45_reg_1554_reg_i_24_n_5,add_ln45_reg_1554_reg_i_25_n_5,add_ln45_reg_1554_reg_i_26_n_5,add_ln45_reg_1554_reg_i_27_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln45_reg_1554_reg_i_16
       (.CI(1'b0),
        .CO({add_ln45_reg_1554_reg_i_16_n_5,add_ln45_reg_1554_reg_i_16_n_6,add_ln45_reg_1554_reg_i_16_n_7,add_ln45_reg_1554_reg_i_16_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[4:1]),
        .O({tmp11_fu_1010_p2[4:2],NLW_add_ln45_reg_1554_reg_i_16_O_UNCONNECTED[0]}),
        .S({add_ln45_reg_1554_reg_i_28_n_5,add_ln45_reg_1554_reg_i_29_n_5,add_ln45_reg_1554_reg_i_30_n_5,tmp11_fu_1010_p2[1]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln45_reg_1554_reg_i_17
       (.CI(1'b0),
        .CO({add_ln45_reg_1554_reg_i_17_n_5,add_ln45_reg_1554_reg_i_17_n_6,add_ln45_reg_1554_reg_i_17_n_7,add_ln45_reg_1554_reg_i_17_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln45_reg_1554_reg_i_32_n_5,zext_ln45_1_reg_1233_pp0_iter1_reg_reg[0],add_ln45_reg_1554_reg_i_33_n_5,1'b0}),
        .O({add_ln45_reg_1554_reg_i_17_n_9,add_ln45_reg_1554_reg_i_17_n_10,mul_ln45_fu_1006_p2[1],NLW_add_ln45_reg_1554_reg_i_17_O_UNCONNECTED[0]}),
        .S({add_ln45_reg_1554_reg_i_34_n_5,add_ln45_reg_1554_reg_i_35_n_5,add_ln45_reg_1554_reg_i_36_n_5,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln45_reg_1554_reg_i_18
       (.I0(mul_ln45_1_reg_1406[8]),
        .I1(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I2(mul_ln45_fu_1006_p2[8]),
        .O(add_ln45_reg_1554_reg_i_18_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln45_reg_1554_reg_i_19
       (.I0(mul_ln45_1_reg_1406[7]),
        .I1(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I2(mul_ln45_fu_1006_p2[7]),
        .O(add_ln45_reg_1554_reg_i_19_n_5));
  LUT3 #(
    .INIT(8'h20)) 
    add_ln45_reg_1554_reg_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(\icmp_ln22_reg_1243_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(add_ln45_reg_15540));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln45_reg_1554_reg_i_20
       (.I0(mul_ln45_1_reg_1406[6]),
        .I1(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I2(mul_ln45_fu_1006_p2[6]),
        .O(add_ln45_reg_1554_reg_i_20_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln45_reg_1554_reg_i_21
       (.I0(mul_ln45_1_reg_1406[5]),
        .I1(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I2(mul_ln45_fu_1006_p2[5]),
        .O(add_ln45_reg_1554_reg_i_21_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln45_reg_1554_reg_i_22
       (.CI(add_ln45_reg_1554_reg_i_23_n_5),
        .CO({NLW_add_ln45_reg_1554_reg_i_22_CO_UNCONNECTED[3:2],add_ln45_reg_1554_reg_i_22_n_7,add_ln45_reg_1554_reg_i_22_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln45_reg_1554_reg_i_37_n_5,add_ln45_reg_1554_reg_i_38_n_5}),
        .O({NLW_add_ln45_reg_1554_reg_i_22_O_UNCONNECTED[3],mul_ln45_fu_1006_p2[8:6]}),
        .S({1'b0,add_ln45_reg_1554_reg_i_39_n_5,add_ln45_reg_1554_reg_i_40_n_5,add_ln45_reg_1554_reg_i_41_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln45_reg_1554_reg_i_23
       (.CI(1'b0),
        .CO({add_ln45_reg_1554_reg_i_23_n_5,add_ln45_reg_1554_reg_i_23_n_6,add_ln45_reg_1554_reg_i_23_n_7,add_ln45_reg_1554_reg_i_23_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln45_reg_1554_reg_i_42_n_5,add_ln45_reg_1554_reg_i_43_n_12,add_ln45_reg_1554_reg_i_17_n_9,1'b0}),
        .O(mul_ln45_fu_1006_p2[5:2]),
        .S({add_ln45_reg_1554_reg_i_44_n_5,add_ln45_reg_1554_reg_i_45_n_5,add_ln45_reg_1554_reg_i_17_n_9,add_ln45_reg_1554_reg_i_17_n_10}));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln45_reg_1554_reg_i_24
       (.I0(zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[4]),
        .I1(mul_ln45_fu_1006_p2[4]),
        .I2(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I3(mul_ln45_1_reg_1406[4]),
        .O(add_ln45_reg_1554_reg_i_24_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln45_reg_1554_reg_i_25
       (.I0(zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[3]),
        .I1(mul_ln45_fu_1006_p2[3]),
        .I2(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I3(mul_ln45_1_reg_1406[3]),
        .O(add_ln45_reg_1554_reg_i_25_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln45_reg_1554_reg_i_26
       (.I0(zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[2]),
        .I1(mul_ln45_fu_1006_p2[2]),
        .I2(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I3(mul_ln45_1_reg_1406[2]),
        .O(add_ln45_reg_1554_reg_i_26_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln45_reg_1554_reg_i_27
       (.I0(zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[1]),
        .I1(mul_ln45_fu_1006_p2[1]),
        .I2(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I3(mul_ln45_1_reg_1406[1]),
        .O(add_ln45_reg_1554_reg_i_27_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln45_reg_1554_reg_i_28
       (.I0(zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[4]),
        .I1(mul_ln45_fu_1006_p2[4]),
        .O(add_ln45_reg_1554_reg_i_28_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln45_reg_1554_reg_i_29
       (.I0(zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[3]),
        .I1(mul_ln45_fu_1006_p2[3]),
        .O(add_ln45_reg_1554_reg_i_29_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln45_reg_1554_reg_i_3
       (.I0(add_ln37_20_reg_1504_reg_6[6]),
        .O(grp_depthwise_conv2d_fix_2_fu_425_output_height));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln45_reg_1554_reg_i_30
       (.I0(zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[2]),
        .I1(mul_ln45_fu_1006_p2[2]),
        .O(add_ln45_reg_1554_reg_i_30_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln45_reg_1554_reg_i_31
       (.I0(zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[1]),
        .I1(mul_ln45_fu_1006_p2[1]),
        .O(tmp11_fu_1010_p2[1]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln45_reg_1554_reg_i_32
       (.I0(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[2]),
        .I1(tmp_1_reg_1223[11]),
        .I2(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[1]),
        .I3(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[0]),
        .O(add_ln45_reg_1554_reg_i_32_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln45_reg_1554_reg_i_33
       (.I0(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[0]),
        .I1(tmp_1_reg_1223[11]),
        .O(add_ln45_reg_1554_reg_i_33_n_5));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln45_reg_1554_reg_i_34
       (.I0(tmp_1_reg_1223[11]),
        .I1(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[2]),
        .I2(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[0]),
        .I3(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[1]),
        .O(add_ln45_reg_1554_reg_i_34_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    add_ln45_reg_1554_reg_i_35
       (.I0(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[1]),
        .I1(tmp_1_reg_1223[11]),
        .I2(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[0]),
        .O(add_ln45_reg_1554_reg_i_35_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln45_reg_1554_reg_i_36
       (.I0(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[0]),
        .I1(tmp_1_reg_1223[11]),
        .O(add_ln45_reg_1554_reg_i_36_n_5));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln45_reg_1554_reg_i_37
       (.I0(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[4]),
        .I1(add_ln45_reg_1554_reg_i_43_n_10),
        .I2(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[3]),
        .O(add_ln45_reg_1554_reg_i_37_n_5));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    add_ln45_reg_1554_reg_i_38
       (.I0(add_ln45_reg_1554_reg_i_43_n_11),
        .I1(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[4]),
        .I2(tmp_1_reg_1223[11]),
        .I3(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[3]),
        .O(add_ln45_reg_1554_reg_i_38_n_5));
  LUT4 #(
    .INIT(16'h3480)) 
    add_ln45_reg_1554_reg_i_39
       (.I0(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[3]),
        .I1(tmp_1_reg_1223[13]),
        .I2(add_ln45_reg_1554_reg_i_43_n_5),
        .I3(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[4]),
        .O(add_ln45_reg_1554_reg_i_39_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln45_reg_1554_reg_i_4
       (.I0(tmp11_mid1_fu_1035_p2[8]),
        .I1(select_ln23_7_reg_1287_pp0_iter1_reg),
        .I2(mul_ln45_1_reg_1406[8]),
        .I3(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I4(tmp11_fu_1010_p2[8]),
        .O(out[8]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    add_ln45_reg_1554_reg_i_40
       (.I0(add_ln45_reg_1554_reg_i_37_n_5),
        .I1(tmp_1_reg_1223[13]),
        .I2(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[3]),
        .I3(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[4]),
        .I4(add_ln45_reg_1554_reg_i_43_n_5),
        .O(add_ln45_reg_1554_reg_i_40_n_5));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln45_reg_1554_reg_i_41
       (.I0(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[4]),
        .I1(add_ln45_reg_1554_reg_i_43_n_10),
        .I2(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[3]),
        .I3(add_ln45_reg_1554_reg_i_38_n_5),
        .O(add_ln45_reg_1554_reg_i_41_n_5));
  LUT4 #(
    .INIT(16'h956A)) 
    add_ln45_reg_1554_reg_i_42
       (.I0(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[3]),
        .I1(tmp_1_reg_1223[11]),
        .I2(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[4]),
        .I3(add_ln45_reg_1554_reg_i_43_n_11),
        .O(add_ln45_reg_1554_reg_i_42_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln45_reg_1554_reg_i_43
       (.CI(add_ln45_reg_1554_reg_i_17_n_5),
        .CO({add_ln45_reg_1554_reg_i_43_n_5,NLW_add_ln45_reg_1554_reg_i_43_CO_UNCONNECTED[2],add_ln45_reg_1554_reg_i_43_n_7,add_ln45_reg_1554_reg_i_43_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln45_reg_1554_reg_i_46_n_5,add_ln45_reg_1554_reg_i_47_n_5,add_ln45_reg_1554_reg_i_48_n_5}),
        .O({NLW_add_ln45_reg_1554_reg_i_43_O_UNCONNECTED[3],add_ln45_reg_1554_reg_i_43_n_10,add_ln45_reg_1554_reg_i_43_n_11,add_ln45_reg_1554_reg_i_43_n_12}),
        .S({1'b1,add_ln45_reg_1554_reg_i_49_n_5,add_ln45_reg_1554_reg_i_50_n_5,add_ln45_reg_1554_reg_i_51_n_5}));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    add_ln45_reg_1554_reg_i_44
       (.I0(add_ln45_reg_1554_reg_i_43_n_11),
        .I1(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[4]),
        .I2(tmp_1_reg_1223[11]),
        .I3(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[3]),
        .O(add_ln45_reg_1554_reg_i_44_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln45_reg_1554_reg_i_45
       (.I0(add_ln45_reg_1554_reg_i_43_n_12),
        .I1(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[3]),
        .I2(tmp_1_reg_1223[11]),
        .O(add_ln45_reg_1554_reg_i_45_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln45_reg_1554_reg_i_46
       (.I0(tmp_1_reg_1223[13]),
        .I1(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[2]),
        .O(add_ln45_reg_1554_reg_i_46_n_5));
  LUT4 #(
    .INIT(16'hE888)) 
    add_ln45_reg_1554_reg_i_47
       (.I0(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[1]),
        .I1(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[2]),
        .I2(tmp_1_reg_1223[13]),
        .I3(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[0]),
        .O(add_ln45_reg_1554_reg_i_47_n_5));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    add_ln45_reg_1554_reg_i_48
       (.I0(tmp_1_reg_1223[11]),
        .I1(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[2]),
        .I2(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[0]),
        .I3(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[1]),
        .O(add_ln45_reg_1554_reg_i_48_n_5));
  LUT3 #(
    .INIT(8'h40)) 
    add_ln45_reg_1554_reg_i_49
       (.I0(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[1]),
        .I1(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[2]),
        .I2(tmp_1_reg_1223[13]),
        .O(add_ln45_reg_1554_reg_i_49_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln45_reg_1554_reg_i_5
       (.I0(tmp11_mid1_fu_1035_p2[7]),
        .I1(select_ln23_7_reg_1287_pp0_iter1_reg),
        .I2(mul_ln45_1_reg_1406[7]),
        .I3(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I4(tmp11_fu_1010_p2[7]),
        .O(out[7]));
  LUT4 #(
    .INIT(16'hC740)) 
    add_ln45_reg_1554_reg_i_50
       (.I0(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[0]),
        .I1(tmp_1_reg_1223[13]),
        .I2(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[1]),
        .I3(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[2]),
        .O(add_ln45_reg_1554_reg_i_50_n_5));
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln45_reg_1554_reg_i_51
       (.I0(add_ln45_reg_1554_reg_i_48_n_5),
        .I1(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[1]),
        .I2(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[2]),
        .I3(tmp_1_reg_1223[13]),
        .I4(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[0]),
        .O(add_ln45_reg_1554_reg_i_51_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln45_reg_1554_reg_i_6
       (.I0(tmp11_mid1_fu_1035_p2[6]),
        .I1(select_ln23_7_reg_1287_pp0_iter1_reg),
        .I2(mul_ln45_1_reg_1406[6]),
        .I3(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I4(tmp11_fu_1010_p2[6]),
        .O(out[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln45_reg_1554_reg_i_7
       (.I0(tmp11_mid1_fu_1035_p2[5]),
        .I1(select_ln23_7_reg_1287_pp0_iter1_reg),
        .I2(mul_ln45_1_reg_1406[5]),
        .I3(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I4(tmp11_fu_1010_p2[5]),
        .O(out[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln45_reg_1554_reg_i_8
       (.I0(tmp11_mid1_fu_1035_p2[4]),
        .I1(select_ln23_7_reg_1287_pp0_iter1_reg),
        .I2(mul_ln45_1_reg_1406[4]),
        .I3(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I4(tmp11_fu_1010_p2[4]),
        .O(out[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln45_reg_1554_reg_i_9
       (.I0(tmp11_mid1_fu_1035_p2[3]),
        .I1(select_ln23_7_reg_1287_pp0_iter1_reg),
        .I2(mul_ln45_1_reg_1406[3]),
        .I3(icmp_ln31_reg_1252_pp0_iter1_reg),
        .I4(tmp11_fu_1010_p2[3]),
        .O(out[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_ap_ready),
        .I1(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_depthwise_conv2d_fix_2_fu_425_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(add_ln37_20_reg_1504_reg_6[1]),
        .I1(grp_depthwise_conv2d_fix_2_fu_425_ap_ready),
        .I2(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(add_ln37_20_reg_1504_reg_6[2]),
        .O(\ap_CS_fsm_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(add_ln37_20_reg_1504_reg_6[2]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .I3(grp_depthwise_conv2d_fix_2_fu_425_ap_ready),
        .O(\ap_CS_fsm_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[1]),
        .I1(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(add_ln37_20_reg_1504_reg_6[5]),
        .I1(grp_depthwise_conv2d_fix_2_fu_425_ap_ready),
        .I2(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(add_ln37_20_reg_1504_reg_6[6]),
        .O(\ap_CS_fsm_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .I2(grp_depthwise_conv2d_fix_2_fu_425_ap_ready),
        .I3(add_ln37_20_reg_1504_reg_6[6]),
        .O(\ap_CS_fsm_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\ap_CS_fsm[6]_i_1__2_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_2_fu_425_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__2_n_5 ),
        .Q(grp_depthwise_conv2d_fix_2_fu_425_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(Q[1]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF051F00000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC055C00000000000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2_i_2_n_5),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter2_i_2
       (.I0(Q[1]),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ap_enable_reg_pp0_iter2_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_ap_ready),
        .I1(add_ln37_20_reg_1504_reg_6[1]),
        .I2(add_ln37_20_reg_1504_reg_6[5]),
        .I3(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln22_reg_1243[0]_i_10 
       (.I0(add_ln22_reg_1428[5]),
        .I1(add_ln22_reg_1428[4]),
        .I2(add_ln22_reg_1428[3]),
        .O(\icmp_ln22_reg_1243[0]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln22_reg_1243[0]_i_11 
       (.I0(add_ln22_reg_1428[2]),
        .I1(add_ln22_reg_1428[1]),
        .I2(add_ln22_reg_1428[0]),
        .O(\icmp_ln22_reg_1243[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hA0CCA00005000533)) 
    \icmp_ln22_reg_1243[0]_i_3 
       (.I0(\indvar_flatten48_reg_304_reg_n_5_[13] ),
        .I1(add_ln22_reg_1428[13]),
        .I2(\indvar_flatten48_reg_304_reg_n_5_[12] ),
        .I3(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I4(add_ln22_reg_1428[12]),
        .I5(tmp_1_reg_1223[13]),
        .O(\icmp_ln22_reg_1243[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00002000AAAA2AAA)) 
    \icmp_ln22_reg_1243[0]_i_4 
       (.I0(\icmp_ln22_reg_1243[0]_i_8_n_5 ),
        .I1(add_ln22_reg_1428[9]),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I5(\indvar_flatten48_reg_304_reg_n_5_[9] ),
        .O(\icmp_ln22_reg_1243[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00000000ABA85457)) 
    \icmp_ln22_reg_1243[0]_i_5 
       (.I0(\indvar_flatten48_reg_304_reg_n_5_[8] ),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(add_ln22_reg_1428[8]),
        .I4(tmp_1_reg_1223[13]),
        .I5(\icmp_ln22_reg_1243[0]_i_9_n_5 ),
        .O(\icmp_ln22_reg_1243[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h010101FF01010100)) 
    \icmp_ln22_reg_1243[0]_i_6 
       (.I0(\indvar_flatten48_reg_304_reg_n_5_[5] ),
        .I1(\indvar_flatten48_reg_304_reg_n_5_[4] ),
        .I2(\indvar_flatten48_reg_304_reg_n_5_[3] ),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\icmp_ln22_reg_1243[0]_i_10_n_5 ),
        .O(\icmp_ln22_reg_1243[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h010101FF01010100)) 
    \icmp_ln22_reg_1243[0]_i_7 
       (.I0(\indvar_flatten48_reg_304_reg_n_5_[0] ),
        .I1(\indvar_flatten48_reg_304_reg_n_5_[2] ),
        .I2(\indvar_flatten48_reg_304_reg_n_5_[1] ),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\icmp_ln22_reg_1243[0]_i_11_n_5 ),
        .O(\icmp_ln22_reg_1243[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hA0CCA00005000533)) 
    \icmp_ln22_reg_1243[0]_i_8 
       (.I0(\indvar_flatten48_reg_304_reg_n_5_[11] ),
        .I1(add_ln22_reg_1428[11]),
        .I2(\indvar_flatten48_reg_304_reg_n_5_[10] ),
        .I3(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I4(add_ln22_reg_1428[10]),
        .I5(tmp_1_reg_1223[11]),
        .O(\icmp_ln22_reg_1243[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hCFAACFFFFCFFFCAA)) 
    \icmp_ln22_reg_1243[0]_i_9 
       (.I0(add_ln22_reg_1428[7]),
        .I1(\indvar_flatten48_reg_304_reg_n_5_[7] ),
        .I2(\indvar_flatten48_reg_304_reg_n_5_[6] ),
        .I3(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I4(add_ln22_reg_1428[6]),
        .I5(tmp_1_reg_1223[11]),
        .O(\icmp_ln22_reg_1243[0]_i_9_n_5 ));
  FDRE \icmp_ln22_reg_1243_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .Q(\icmp_ln22_reg_1243_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln22_reg_1243_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln22_fu_490_p2),
        .Q(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln22_reg_1243_reg[0]_i_1 
       (.CI(\icmp_ln22_reg_1243_reg[0]_i_2_n_5 ),
        .CO({\NLW_icmp_ln22_reg_1243_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln22_fu_490_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln22_reg_1243_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln22_reg_1243[0]_i_3_n_5 }));
  CARRY4 \icmp_ln22_reg_1243_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln22_reg_1243_reg[0]_i_2_n_5 ,\icmp_ln22_reg_1243_reg[0]_i_2_n_6 ,\icmp_ln22_reg_1243_reg[0]_i_2_n_7 ,\icmp_ln22_reg_1243_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln22_reg_1243_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln22_reg_1243[0]_i_4_n_5 ,\icmp_ln22_reg_1243[0]_i_5_n_5 ,\icmp_ln22_reg_1243[0]_i_6_n_5 ,\icmp_ln22_reg_1243[0]_i_7_n_5 }));
  LUT5 #(
    .INIT(32'h45557555)) 
    \icmp_ln31_reg_1252[0]_i_10 
       (.I0(indvar_flatten_reg_328[5]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(\select_ln31_6_reg_1474_reg_n_5_[5] ),
        .O(\icmp_ln31_reg_1252[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \icmp_ln31_reg_1252[0]_i_11 
       (.I0(indvar_flatten_reg_328[1]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(\select_ln31_6_reg_1474_reg_n_5_[1] ),
        .O(\icmp_ln31_reg_1252[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA55559555)) 
    \icmp_ln31_reg_1252[0]_i_2 
       (.I0(tmp_1_reg_1223[13]),
        .I1(\select_ln31_6_reg_1474_reg_n_5_[9] ),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I5(indvar_flatten_reg_328[9]),
        .O(\icmp_ln31_reg_1252[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00142800)) 
    \icmp_ln31_reg_1252[0]_i_3 
       (.I0(\icmp_ln31_reg_1252[0]_i_6_n_5 ),
        .I1(tmp_1_reg_1223[13]),
        .I2(\icmp_ln31_reg_1252[0]_i_7_n_5 ),
        .I3(\icmp_ln31_reg_1252[0]_i_8_n_5 ),
        .I4(tmp_1_reg_1223[11]),
        .O(\icmp_ln31_reg_1252[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h001D1D0000000000)) 
    \icmp_ln31_reg_1252[0]_i_4 
       (.I0(\select_ln31_6_reg_1474_reg_n_5_[3] ),
        .I1(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I2(indvar_flatten_reg_328[3]),
        .I3(tmp_1_reg_1223[13]),
        .I4(\icmp_ln31_reg_1252[0]_i_9_n_5 ),
        .I5(\icmp_ln31_reg_1252[0]_i_10_n_5 ),
        .O(\icmp_ln31_reg_1252[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hB847000000000000)) 
    \icmp_ln31_reg_1252[0]_i_5 
       (.I0(indvar_flatten_reg_328[2]),
        .I1(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I2(\select_ln31_6_reg_1474_reg_n_5_[2] ),
        .I3(tmp_1_reg_1223[11]),
        .I4(\icmp_ln31_reg_1252[0]_i_11_n_5 ),
        .I5(add_ln31_1_fu_628_p2[0]),
        .O(\icmp_ln31_reg_1252[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \icmp_ln31_reg_1252[0]_i_6 
       (.I0(indvar_flatten_reg_328[7]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(\select_ln31_6_reg_1474_reg_n_5_[7] ),
        .O(\icmp_ln31_reg_1252[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \icmp_ln31_reg_1252[0]_i_7 
       (.I0(indvar_flatten_reg_328[8]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(\select_ln31_6_reg_1474_reg_n_5_[8] ),
        .O(\icmp_ln31_reg_1252[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \icmp_ln31_reg_1252[0]_i_8 
       (.I0(indvar_flatten_reg_328[6]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(\select_ln31_6_reg_1474_reg_n_5_[6] ),
        .O(\icmp_ln31_reg_1252[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \icmp_ln31_reg_1252[0]_i_9 
       (.I0(indvar_flatten_reg_328[4]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(\select_ln31_6_reg_1474_reg_n_5_[4] ),
        .O(\icmp_ln31_reg_1252[0]_i_9_n_5 ));
  FDRE \icmp_ln31_reg_1252_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(icmp_ln31_reg_1252),
        .Q(icmp_ln31_reg_1252_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1252_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(p_0_in),
        .Q(icmp_ln31_reg_1252),
        .R(1'b0));
  CARRY4 \icmp_ln31_reg_1252_reg[0]_i_1 
       (.CI(1'b0),
        .CO({p_0_in,\icmp_ln31_reg_1252_reg[0]_i_1_n_6 ,\icmp_ln31_reg_1252_reg[0]_i_1_n_7 ,\icmp_ln31_reg_1252_reg[0]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln31_reg_1252_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln31_reg_1252[0]_i_2_n_5 ,\icmp_ln31_reg_1252[0]_i_3_n_5 ,\icmp_ln31_reg_1252[0]_i_4_n_5 ,\icmp_ln31_reg_1252[0]_i_5_n_5 }));
  LUT5 #(
    .INIT(32'hF7000000)) 
    \indvar_flatten48_reg_304[13]_i_1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten48_reg_304[13]_i_2 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .O(indvar_flatten48_reg_3040));
  FDRE \indvar_flatten48_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[0]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[0] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[10]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[10] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[11]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[11] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[12]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[12] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[13]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[13] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[1]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[1] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[2]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[2] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[3]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[3] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[4]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[4] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[5]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[5] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[6]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[6] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[7]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[7] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[8]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[8] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten48_reg_304_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln22_reg_1428[9]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[9] ),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_328_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln31_6_reg_1474_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_328[0]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_328_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln31_6_reg_1474_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_328[1]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_328_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln31_6_reg_1474_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_328[2]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_328_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln31_6_reg_1474_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_328[3]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_328_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln31_6_reg_1474_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_328[4]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_328_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln31_6_reg_1474_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_328[5]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_328_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln31_6_reg_1474_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_328[6]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_328_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln31_6_reg_1474_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_328[7]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_328_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln31_6_reg_1474_reg_n_5_[8] ),
        .Q(indvar_flatten_reg_328[8]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_328_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln31_6_reg_1474_reg_n_5_[9] ),
        .Q(indvar_flatten_reg_328[9]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln45_1_reg_1406[1]_i_2 
       (.I0(out_d_reg_1247[2]),
        .I1(tmp_1_reg_1223[11]),
        .I2(out_d_reg_1247[1]),
        .I3(out_d_reg_1247[0]),
        .O(\mul_ln45_1_reg_1406[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln45_1_reg_1406[1]_i_3 
       (.I0(tmp_1_reg_1223[11]),
        .I1(out_d_reg_1247[0]),
        .O(\mul_ln45_1_reg_1406[1]_i_3_n_5 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln45_1_reg_1406[1]_i_4 
       (.I0(tmp_1_reg_1223[11]),
        .I1(out_d_reg_1247[2]),
        .I2(out_d_reg_1247[0]),
        .I3(out_d_reg_1247[1]),
        .O(\mul_ln45_1_reg_1406[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln45_1_reg_1406[1]_i_5 
       (.I0(out_d_reg_1247[1]),
        .I1(tmp_1_reg_1223[11]),
        .I2(out_d_reg_1247[0]),
        .O(\mul_ln45_1_reg_1406[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln45_1_reg_1406[1]_i_6 
       (.I0(tmp_1_reg_1223[11]),
        .I1(out_d_reg_1247[0]),
        .O(\mul_ln45_1_reg_1406[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC740)) 
    \mul_ln45_1_reg_1406[5]_i_10 
       (.I0(out_d_reg_1247[0]),
        .I1(tmp_1_reg_1223[13]),
        .I2(out_d_reg_1247[1]),
        .I3(out_d_reg_1247[2]),
        .O(\mul_ln45_1_reg_1406[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \mul_ln45_1_reg_1406[5]_i_11 
       (.I0(\mul_ln45_1_reg_1406[5]_i_8_n_5 ),
        .I1(out_d_reg_1247[1]),
        .I2(out_d_reg_1247[2]),
        .I3(tmp_1_reg_1223[13]),
        .I4(out_d_reg_1247[0]),
        .O(\mul_ln45_1_reg_1406[5]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln45_1_reg_1406[5]_i_2 
       (.I0(out_d_reg_1247[3]),
        .I1(tmp_1_reg_1223[11]),
        .I2(out_d_reg_1247[4]),
        .I3(\mul_ln45_1_reg_1406_reg[5]_i_3_n_11 ),
        .O(\mul_ln45_1_reg_1406[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln45_1_reg_1406[5]_i_4 
       (.I0(\mul_ln45_1_reg_1406_reg[5]_i_3_n_11 ),
        .I1(out_d_reg_1247[4]),
        .I2(tmp_1_reg_1223[11]),
        .I3(out_d_reg_1247[3]),
        .O(\mul_ln45_1_reg_1406[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln45_1_reg_1406[5]_i_5 
       (.I0(\mul_ln45_1_reg_1406_reg[5]_i_3_n_12 ),
        .I1(out_d_reg_1247[3]),
        .I2(tmp_1_reg_1223[11]),
        .O(\mul_ln45_1_reg_1406[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln45_1_reg_1406[5]_i_6 
       (.I0(tmp_1_reg_1223[13]),
        .I1(out_d_reg_1247[2]),
        .O(\mul_ln45_1_reg_1406[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \mul_ln45_1_reg_1406[5]_i_7 
       (.I0(out_d_reg_1247[1]),
        .I1(out_d_reg_1247[2]),
        .I2(tmp_1_reg_1223[13]),
        .I3(out_d_reg_1247[0]),
        .O(\mul_ln45_1_reg_1406[5]_i_7_n_5 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln45_1_reg_1406[5]_i_8 
       (.I0(tmp_1_reg_1223[11]),
        .I1(out_d_reg_1247[2]),
        .I2(out_d_reg_1247[0]),
        .I3(out_d_reg_1247[1]),
        .O(\mul_ln45_1_reg_1406[5]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mul_ln45_1_reg_1406[5]_i_9 
       (.I0(out_d_reg_1247[1]),
        .I1(out_d_reg_1247[2]),
        .I2(tmp_1_reg_1223[13]),
        .O(\mul_ln45_1_reg_1406[5]_i_9_n_5 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln45_1_reg_1406[8]_i_2 
       (.I0(out_d_reg_1247[4]),
        .I1(\mul_ln45_1_reg_1406_reg[5]_i_3_n_10 ),
        .I2(out_d_reg_1247[3]),
        .O(\mul_ln45_1_reg_1406[8]_i_2_n_5 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    \mul_ln45_1_reg_1406[8]_i_3 
       (.I0(\mul_ln45_1_reg_1406_reg[5]_i_3_n_11 ),
        .I1(out_d_reg_1247[4]),
        .I2(tmp_1_reg_1223[11]),
        .I3(out_d_reg_1247[3]),
        .O(\mul_ln45_1_reg_1406[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h3480)) 
    \mul_ln45_1_reg_1406[8]_i_4 
       (.I0(out_d_reg_1247[3]),
        .I1(tmp_1_reg_1223[13]),
        .I2(\mul_ln45_1_reg_1406_reg[5]_i_3_n_5 ),
        .I3(out_d_reg_1247[4]),
        .O(\mul_ln45_1_reg_1406[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \mul_ln45_1_reg_1406[8]_i_5 
       (.I0(\mul_ln45_1_reg_1406[8]_i_2_n_5 ),
        .I1(tmp_1_reg_1223[13]),
        .I2(out_d_reg_1247[3]),
        .I3(out_d_reg_1247[4]),
        .I4(\mul_ln45_1_reg_1406_reg[5]_i_3_n_5 ),
        .O(\mul_ln45_1_reg_1406[8]_i_5_n_5 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mul_ln45_1_reg_1406[8]_i_6 
       (.I0(out_d_reg_1247[4]),
        .I1(\mul_ln45_1_reg_1406_reg[5]_i_3_n_10 ),
        .I2(out_d_reg_1247[3]),
        .I3(\mul_ln45_1_reg_1406[8]_i_3_n_5 ),
        .O(\mul_ln45_1_reg_1406[8]_i_6_n_5 ));
  FDRE \mul_ln45_1_reg_1406_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(mul_ln45_1_fu_762_p2[1]),
        .Q(mul_ln45_1_reg_1406[1]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mul_ln45_1_reg_1406_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln45_1_reg_1406_reg[1]_i_1_n_5 ,\mul_ln45_1_reg_1406_reg[1]_i_1_n_6 ,\mul_ln45_1_reg_1406_reg[1]_i_1_n_7 ,\mul_ln45_1_reg_1406_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln45_1_reg_1406[1]_i_2_n_5 ,out_d_reg_1247[0],\mul_ln45_1_reg_1406[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln45_1_reg_1406_reg[1]_i_1_n_9 ,\mul_ln45_1_reg_1406_reg[1]_i_1_n_10 ,mul_ln45_1_fu_762_p2[1],\NLW_mul_ln45_1_reg_1406_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln45_1_reg_1406[1]_i_4_n_5 ,\mul_ln45_1_reg_1406[1]_i_5_n_5 ,\mul_ln45_1_reg_1406[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln45_1_reg_1406_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(mul_ln45_1_fu_762_p2[2]),
        .Q(mul_ln45_1_reg_1406[2]),
        .R(1'b0));
  FDRE \mul_ln45_1_reg_1406_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(mul_ln45_1_fu_762_p2[3]),
        .Q(mul_ln45_1_reg_1406[3]),
        .R(1'b0));
  FDRE \mul_ln45_1_reg_1406_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(mul_ln45_1_fu_762_p2[4]),
        .Q(mul_ln45_1_reg_1406[4]),
        .R(1'b0));
  FDRE \mul_ln45_1_reg_1406_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(mul_ln45_1_fu_762_p2[5]),
        .Q(mul_ln45_1_reg_1406[5]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mul_ln45_1_reg_1406_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln45_1_reg_1406_reg[5]_i_1_n_5 ,\mul_ln45_1_reg_1406_reg[5]_i_1_n_6 ,\mul_ln45_1_reg_1406_reg[5]_i_1_n_7 ,\mul_ln45_1_reg_1406_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln45_1_reg_1406[5]_i_2_n_5 ,\mul_ln45_1_reg_1406_reg[5]_i_3_n_12 ,\mul_ln45_1_reg_1406_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln45_1_fu_762_p2[5:2]),
        .S({\mul_ln45_1_reg_1406[5]_i_4_n_5 ,\mul_ln45_1_reg_1406[5]_i_5_n_5 ,\mul_ln45_1_reg_1406_reg[1]_i_1_n_9 ,\mul_ln45_1_reg_1406_reg[1]_i_1_n_10 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mul_ln45_1_reg_1406_reg[5]_i_3 
       (.CI(\mul_ln45_1_reg_1406_reg[1]_i_1_n_5 ),
        .CO({\mul_ln45_1_reg_1406_reg[5]_i_3_n_5 ,\NLW_mul_ln45_1_reg_1406_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln45_1_reg_1406_reg[5]_i_3_n_7 ,\mul_ln45_1_reg_1406_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln45_1_reg_1406[5]_i_6_n_5 ,\mul_ln45_1_reg_1406[5]_i_7_n_5 ,\mul_ln45_1_reg_1406[5]_i_8_n_5 }),
        .O({\NLW_mul_ln45_1_reg_1406_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln45_1_reg_1406_reg[5]_i_3_n_10 ,\mul_ln45_1_reg_1406_reg[5]_i_3_n_11 ,\mul_ln45_1_reg_1406_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln45_1_reg_1406[5]_i_9_n_5 ,\mul_ln45_1_reg_1406[5]_i_10_n_5 ,\mul_ln45_1_reg_1406[5]_i_11_n_5 }));
  FDRE \mul_ln45_1_reg_1406_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(mul_ln45_1_fu_762_p2[6]),
        .Q(mul_ln45_1_reg_1406[6]),
        .R(1'b0));
  FDRE \mul_ln45_1_reg_1406_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(mul_ln45_1_fu_762_p2[7]),
        .Q(mul_ln45_1_reg_1406[7]),
        .R(1'b0));
  FDRE \mul_ln45_1_reg_1406_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(mul_ln45_1_fu_762_p2[8]),
        .Q(mul_ln45_1_reg_1406[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mul_ln45_1_reg_1406_reg[8]_i_1 
       (.CI(\mul_ln45_1_reg_1406_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln45_1_reg_1406_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln45_1_reg_1406_reg[8]_i_1_n_7 ,\mul_ln45_1_reg_1406_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln45_1_reg_1406[8]_i_2_n_5 ,\mul_ln45_1_reg_1406[8]_i_3_n_5 }),
        .O({\NLW_mul_ln45_1_reg_1406_reg[8]_i_1_O_UNCONNECTED [3],mul_ln45_1_fu_762_p2[8:6]}),
        .S({1'b0,\mul_ln45_1_reg_1406[8]_i_4_n_5 ,\mul_ln45_1_reg_1406[8]_i_5_n_5 ,\mul_ln45_1_reg_1406[8]_i_6_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \mul_ln4_reg_1218[7]_i_1 
       (.I0(add_ln37_20_reg_1504_reg_6[6]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .I3(tmp_1_reg_1223[11]),
        .O(\mul_ln4_reg_1218[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mul_ln4_reg_1218[9]_i_1 
       (.I0(add_ln37_20_reg_1504_reg_6[6]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .I3(tmp_1_reg_1223[13]),
        .O(\mul_ln4_reg_1218[9]_i_1_n_5 ));
  FDRE \mul_ln4_reg_1218_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln4_reg_1218[7]_i_1_n_5 ),
        .Q(tmp_1_reg_1223[11]),
        .R(1'b0));
  FDRE \mul_ln4_reg_1218_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln4_reg_1218[9]_i_1_n_5 ),
        .Q(tmp_1_reg_1223[13]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1 network_mul_mul_16s_16s_29_1_1_U34
       (.A(network_mul_mul_16s_16s_29_1_1_U38_n_21),
        .D(D),
        .P(trunc_ln_reg_1454),
        .Q({Q[1],ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .S({network_mul_mul_16s_16s_29_1_1_U34_n_36,network_mul_mul_16s_16s_29_1_1_U34_n_37,network_mul_mul_16s_16s_29_1_1_U34_n_38}),
        .\add_ln45_4_reg_1524_reg[15]_i_9 (trunc_ln45_s_reg_1459),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .\icmp_ln22_reg_1243_reg[0] (network_mul_mul_16s_16s_29_1_1_U34_n_19),
        .p({network_mul_mul_16s_16s_29_1_1_U34_n_39,network_mul_mul_16s_16s_29_1_1_U34_n_40,network_mul_mul_16s_16s_29_1_1_U34_n_41,network_mul_mul_16s_16s_29_1_1_U34_n_42}),
        .p_0({network_mul_mul_16s_16s_29_1_1_U34_n_43,network_mul_mul_16s_16s_29_1_1_U34_n_44,network_mul_mul_16s_16s_29_1_1_U34_n_45,network_mul_mul_16s_16s_29_1_1_U34_n_46}),
        .p_1({network_mul_mul_16s_16s_29_1_1_U34_n_47,network_mul_mul_16s_16s_29_1_1_U34_n_48,network_mul_mul_16s_16s_29_1_1_U34_n_49,network_mul_mul_16s_16s_29_1_1_U34_n_50}),
        .p_2(network_mul_mul_16s_16s_29_1_1_U35_n_23),
        .p_3(p_1),
        .p_4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .p_5(\ap_CS_fsm_reg[1]_0 ),
        .p_6(\icmp_ln22_reg_1243_pp0_iter1_reg_reg_n_5_[0] ),
        .p_7(ap_enable_reg_pp0_iter1_reg_n_5),
        .q0(q0),
        .ram_reg_7({network_mul_mul_16s_16s_29_1_1_U34_n_21,network_mul_mul_16s_16s_29_1_1_U34_n_22,network_mul_mul_16s_16s_29_1_1_U34_n_23,network_mul_mul_16s_16s_29_1_1_U34_n_24,network_mul_mul_16s_16s_29_1_1_U34_n_25,network_mul_mul_16s_16s_29_1_1_U34_n_26,network_mul_mul_16s_16s_29_1_1_U34_n_27,network_mul_mul_16s_16s_29_1_1_U34_n_28,network_mul_mul_16s_16s_29_1_1_U34_n_29,network_mul_mul_16s_16s_29_1_1_U34_n_30,network_mul_mul_16s_16s_29_1_1_U34_n_31,network_mul_mul_16s_16s_29_1_1_U34_n_32,network_mul_mul_16s_16s_29_1_1_U34_n_33,network_mul_mul_16s_16s_29_1_1_U34_n_34,network_mul_mul_16s_16s_29_1_1_U34_n_35}),
        .reg_361(reg_361));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_19 network_mul_mul_16s_16s_29_1_1_U35
       (.A({network_mul_mul_16s_16s_29_1_1_U35_n_24,network_mul_mul_16s_16s_29_1_1_U35_n_25,network_mul_mul_16s_16s_29_1_1_U35_n_26,network_mul_mul_16s_16s_29_1_1_U35_n_27,network_mul_mul_16s_16s_29_1_1_U35_n_28,network_mul_mul_16s_16s_29_1_1_U35_n_29,network_mul_mul_16s_16s_29_1_1_U35_n_30,network_mul_mul_16s_16s_29_1_1_U35_n_31,network_mul_mul_16s_16s_29_1_1_U35_n_32,network_mul_mul_16s_16s_29_1_1_U35_n_33,network_mul_mul_16s_16s_29_1_1_U35_n_34,network_mul_mul_16s_16s_29_1_1_U35_n_35,network_mul_mul_16s_16s_29_1_1_U35_n_36,network_mul_mul_16s_16s_29_1_1_U35_n_37,network_mul_mul_16s_16s_29_1_1_U35_n_38,network_mul_mul_16s_16s_29_1_1_U35_n_39}),
        .D(D),
        .Q({Q[1],ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .\ap_CS_fsm_reg[5] (network_mul_mul_16s_16s_29_1_1_U35_n_23),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .\icmp_ln22_reg_1243_reg[0] (network_mul_mul_16s_16s_29_1_1_U35_n_21),
        .p(trunc_ln45_s_reg_1459),
        .p_0(p_0),
        .p_1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .p_2(\ap_CS_fsm_reg[1]_0 ),
        .p_3(ap_enable_reg_pp0_iter1_reg_n_5),
        .p_4(\icmp_ln22_reg_1243_pp0_iter1_reg_reg_n_5_[0] ),
        .q0(q0),
        .reg_3660(reg_3660));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_20 network_mul_mul_16s_16s_29_1_1_U36
       (.D(D[15]),
        .P(trunc_ln45_1_reg_1484),
        .Q({ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,Q[0]}),
        .add_ln37_20_reg_15040(add_ln37_20_reg_15040),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p(network_mul_mul_16s_16s_29_1_1_U34_n_19),
        .p_0(p),
        .p_1({network_mul_mul_16s_16s_29_1_1_U34_n_21,network_mul_mul_16s_16s_29_1_1_U34_n_22,network_mul_mul_16s_16s_29_1_1_U34_n_23,network_mul_mul_16s_16s_29_1_1_U34_n_24,network_mul_mul_16s_16s_29_1_1_U34_n_25,network_mul_mul_16s_16s_29_1_1_U34_n_26,network_mul_mul_16s_16s_29_1_1_U34_n_27,network_mul_mul_16s_16s_29_1_1_U34_n_28,network_mul_mul_16s_16s_29_1_1_U34_n_29,network_mul_mul_16s_16s_29_1_1_U34_n_30,network_mul_mul_16s_16s_29_1_1_U34_n_31,network_mul_mul_16s_16s_29_1_1_U34_n_32,network_mul_mul_16s_16s_29_1_1_U34_n_33,network_mul_mul_16s_16s_29_1_1_U34_n_34,network_mul_mul_16s_16s_29_1_1_U34_n_35}),
        .p_2(ap_enable_reg_pp0_iter1_reg_n_5),
        .p_3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .p_4(\icmp_ln22_reg_1243_pp0_iter1_reg_reg_n_5_[0] ),
        .q0(q0[15]),
        .reg_3700(reg_3700));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_21 network_mul_mul_16s_16s_29_1_1_U37
       (.A({network_mul_mul_16s_16s_29_1_1_U35_n_24,network_mul_mul_16s_16s_29_1_1_U35_n_25,network_mul_mul_16s_16s_29_1_1_U35_n_26,network_mul_mul_16s_16s_29_1_1_U35_n_27,network_mul_mul_16s_16s_29_1_1_U35_n_28,network_mul_mul_16s_16s_29_1_1_U35_n_29,network_mul_mul_16s_16s_29_1_1_U35_n_30,network_mul_mul_16s_16s_29_1_1_U35_n_31,network_mul_mul_16s_16s_29_1_1_U35_n_32,network_mul_mul_16s_16s_29_1_1_U35_n_33,network_mul_mul_16s_16s_29_1_1_U35_n_34,network_mul_mul_16s_16s_29_1_1_U35_n_35,network_mul_mul_16s_16s_29_1_1_U35_n_36,network_mul_mul_16s_16s_29_1_1_U35_n_37,network_mul_mul_16s_16s_29_1_1_U35_n_38,network_mul_mul_16s_16s_29_1_1_U35_n_39}),
        .B(B),
        .P(trunc_ln45_2_reg_1489),
        .Q({ap_CS_fsm_pp0_stage3,Q[0]}),
        .add_ln37_20_reg_15040(add_ln37_20_reg_15040),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p(network_mul_mul_16s_16s_29_1_1_U35_n_21),
        .p_0(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .p_1(ap_enable_reg_pp0_iter1_reg_n_5),
        .reg_374(reg_374));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_22 network_mul_mul_16s_16s_29_1_1_U38
       (.A(network_mul_mul_16s_16s_29_1_1_U38_n_21),
        .D(D[15]),
        .E(p_11_in),
        .P(trunc_ln45_3_reg_1509),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p(network_mul_mul_16s_16s_29_1_1_U34_n_19),
        .p_0(p_0),
        .p_1({network_mul_mul_16s_16s_29_1_1_U34_n_21,network_mul_mul_16s_16s_29_1_1_U34_n_22,network_mul_mul_16s_16s_29_1_1_U34_n_23,network_mul_mul_16s_16s_29_1_1_U34_n_24,network_mul_mul_16s_16s_29_1_1_U34_n_25,network_mul_mul_16s_16s_29_1_1_U34_n_26,network_mul_mul_16s_16s_29_1_1_U34_n_27,network_mul_mul_16s_16s_29_1_1_U34_n_28,network_mul_mul_16s_16s_29_1_1_U34_n_29,network_mul_mul_16s_16s_29_1_1_U34_n_30,network_mul_mul_16s_16s_29_1_1_U34_n_31,network_mul_mul_16s_16s_29_1_1_U34_n_32,network_mul_mul_16s_16s_29_1_1_U34_n_33,network_mul_mul_16s_16s_29_1_1_U34_n_34,network_mul_mul_16s_16s_29_1_1_U34_n_35}),
        .p_2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .p_3(\icmp_ln22_reg_1243_pp0_iter1_reg_reg_n_5_[0] ),
        .p_4(ap_enable_reg_pp0_iter1_reg_n_5),
        .q0(q0[15]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_23 network_mul_mul_16s_16s_29_1_1_U39
       (.A({network_mul_mul_16s_16s_29_1_1_U35_n_24,network_mul_mul_16s_16s_29_1_1_U35_n_25,network_mul_mul_16s_16s_29_1_1_U35_n_26,network_mul_mul_16s_16s_29_1_1_U35_n_27,network_mul_mul_16s_16s_29_1_1_U35_n_28,network_mul_mul_16s_16s_29_1_1_U35_n_29,network_mul_mul_16s_16s_29_1_1_U35_n_30,network_mul_mul_16s_16s_29_1_1_U35_n_31,network_mul_mul_16s_16s_29_1_1_U35_n_32,network_mul_mul_16s_16s_29_1_1_U35_n_33,network_mul_mul_16s_16s_29_1_1_U35_n_34,network_mul_mul_16s_16s_29_1_1_U35_n_35,network_mul_mul_16s_16s_29_1_1_U35_n_36,network_mul_mul_16s_16s_29_1_1_U35_n_37,network_mul_mul_16s_16s_29_1_1_U35_n_38,network_mul_mul_16s_16s_29_1_1_U35_n_39}),
        .E(p_11_in),
        .P(trunc_ln45_4_reg_1514),
        .Q(ap_CS_fsm_pp0_stage1),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_29_1_1_U35_n_21),
        .p_0(p_1),
        .p_1(\icmp_ln22_reg_1243_pp0_iter1_reg_reg_n_5_[0] ),
        .reg_361(reg_361));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_24 network_mul_mul_16s_16s_29_1_1_U40
       (.A(network_mul_mul_16s_16s_29_1_1_U40_n_22),
        .D(D[15]),
        .P(trunc_ln45_5_reg_1534),
        .Q({ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .add_ln45_5_reg_15440(add_ln45_5_reg_15440),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_29_1_1_U34_n_19),
        .p_0(p_0),
        .p_1({network_mul_mul_16s_16s_29_1_1_U34_n_21,network_mul_mul_16s_16s_29_1_1_U34_n_22,network_mul_mul_16s_16s_29_1_1_U34_n_23,network_mul_mul_16s_16s_29_1_1_U34_n_24,network_mul_mul_16s_16s_29_1_1_U34_n_25,network_mul_mul_16s_16s_29_1_1_U34_n_26,network_mul_mul_16s_16s_29_1_1_U34_n_27,network_mul_mul_16s_16s_29_1_1_U34_n_28,network_mul_mul_16s_16s_29_1_1_U34_n_29,network_mul_mul_16s_16s_29_1_1_U34_n_30,network_mul_mul_16s_16s_29_1_1_U34_n_31,network_mul_mul_16s_16s_29_1_1_U34_n_32,network_mul_mul_16s_16s_29_1_1_U34_n_33,network_mul_mul_16s_16s_29_1_1_U34_n_34,network_mul_mul_16s_16s_29_1_1_U34_n_35}),
        .p_2(\icmp_ln22_reg_1243_pp0_iter1_reg_reg_n_5_[0] ),
        .p_3(ap_enable_reg_pp0_iter1_reg_n_5),
        .q0(q0[15]),
        .reg_3660(reg_3660));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_25 network_mul_mul_16s_16s_29_1_1_U41
       (.A({network_mul_mul_16s_16s_29_1_1_U35_n_24,network_mul_mul_16s_16s_29_1_1_U35_n_25,network_mul_mul_16s_16s_29_1_1_U35_n_26,network_mul_mul_16s_16s_29_1_1_U35_n_27,network_mul_mul_16s_16s_29_1_1_U35_n_28,network_mul_mul_16s_16s_29_1_1_U35_n_29,network_mul_mul_16s_16s_29_1_1_U35_n_30,network_mul_mul_16s_16s_29_1_1_U35_n_31,network_mul_mul_16s_16s_29_1_1_U35_n_32,network_mul_mul_16s_16s_29_1_1_U35_n_33,network_mul_mul_16s_16s_29_1_1_U35_n_34,network_mul_mul_16s_16s_29_1_1_U35_n_35,network_mul_mul_16s_16s_29_1_1_U35_n_36,network_mul_mul_16s_16s_29_1_1_U35_n_37,network_mul_mul_16s_16s_29_1_1_U35_n_38,network_mul_mul_16s_16s_29_1_1_U35_n_39}),
        .E(add_ln45_5_reg_15440),
        .P(trunc_ln45_6_reg_1539),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_29_1_1_U35_n_21),
        .p_0(p),
        .reg_3700(reg_3700));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_26 network_mul_mul_16s_16s_29_1_1_U43
       (.A({network_mul_mul_16s_16s_29_1_1_U40_n_22,network_mul_mul_16s_16s_29_1_1_U34_n_21,network_mul_mul_16s_16s_29_1_1_U34_n_22,network_mul_mul_16s_16s_29_1_1_U34_n_23,network_mul_mul_16s_16s_29_1_1_U34_n_24,network_mul_mul_16s_16s_29_1_1_U34_n_25,network_mul_mul_16s_16s_29_1_1_U34_n_26,network_mul_mul_16s_16s_29_1_1_U34_n_27,network_mul_mul_16s_16s_29_1_1_U34_n_28,network_mul_mul_16s_16s_29_1_1_U34_n_29,network_mul_mul_16s_16s_29_1_1_U34_n_30,network_mul_mul_16s_16s_29_1_1_U34_n_31,network_mul_mul_16s_16s_29_1_1_U34_n_32,network_mul_mul_16s_16s_29_1_1_U34_n_33,network_mul_mul_16s_16s_29_1_1_U34_n_34,network_mul_mul_16s_16s_29_1_1_U34_n_35}),
        .B(B),
        .D(D[15]),
        .P(trunc_ln45_7_reg_1549),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .ap_clk(ap_clk),
        .p(network_mul_mul_16s_16s_29_1_1_U34_n_19),
        .p_0(\icmp_ln22_reg_1243_pp0_iter1_reg_reg_n_5_[0] ),
        .p_1(ap_enable_reg_pp0_iter1_reg_n_5),
        .q0(q0[15]),
        .reg_374(reg_374));
  FDRE \out_d_0_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .Q(out_d_0_reg_316[0]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \out_d_0_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .Q(out_d_0_reg_316[1]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \out_d_0_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln23_2_reg_1443_reg_n_5_[2] ),
        .Q(out_d_0_reg_316[2]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \out_d_0_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .Q(out_d_0_reg_316[3]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \out_d_0_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(select_ln23_2_reg_1443),
        .Q(out_d_0_reg_316[4]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h45557555)) 
    \out_d_reg_1247[0]_i_1 
       (.I0(out_d_0_reg_316[0]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .O(B_0[0]));
  LUT6 #(
    .INIT(64'h3333335ACCCCCC5A)) 
    \out_d_reg_1247[1]_i_1 
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I1(out_d_0_reg_316[0]),
        .I2(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I5(out_d_0_reg_316[1]),
        .O(B_0[1]));
  LUT6 #(
    .INIT(64'hABFBA4F45B0B5404)) 
    \out_d_reg_1247[2]_i_1 
       (.I0(B_0[0]),
        .I1(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I2(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I3(out_d_0_reg_316[1]),
        .I4(\select_ln23_2_reg_1443_reg_n_5_[2] ),
        .I5(out_d_0_reg_316[2]),
        .O(B_0[2]));
  LUT6 #(
    .INIT(64'hC3C3A5AACCCCA5AA)) 
    \out_d_reg_1247[3]_i_1 
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .I1(out_d_0_reg_316[3]),
        .I2(\out_d_reg_1247[3]_i_2_n_5 ),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[2] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(out_d_0_reg_316[2]),
        .O(B_0[3]));
  LUT6 #(
    .INIT(64'h3333335FFFFFFF5F)) 
    \out_d_reg_1247[3]_i_2 
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I1(out_d_0_reg_316[0]),
        .I2(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I5(out_d_0_reg_316[1]),
        .O(\out_d_reg_1247[3]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_1247[4]_i_1 
       (.I0(\out_d_reg_1247[4]_i_2_n_5 ),
        .O(B_0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAA656AAAAA)) 
    \out_d_reg_1247[4]_i_2 
       (.I0(\select_ln23_1_reg_1270[7]_i_8_n_5 ),
        .I1(out_d_0_reg_316[3]),
        .I2(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .I4(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I5(\out_d_reg_1247[3]_i_2_n_5 ),
        .O(\out_d_reg_1247[4]_i_2_n_5 ));
  FDRE \out_d_reg_1247_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(B_0[0]),
        .Q(out_d_reg_1247[0]),
        .R(1'b0));
  FDRE \out_d_reg_1247_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(B_0[1]),
        .Q(out_d_reg_1247[1]),
        .R(1'b0));
  FDRE \out_d_reg_1247_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(B_0[2]),
        .Q(out_d_reg_1247[2]),
        .R(1'b0));
  FDRE \out_d_reg_1247_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(B_0[3]),
        .Q(out_d_reg_1247[3]),
        .R(1'b0));
  FDRE \out_d_reg_1247_reg[4] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(B_0[4]),
        .Q(out_d_reg_1247[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_339_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(select_ln31_reg_1449[0]),
        .Q(out_h_0_reg_339[0]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \out_h_0_reg_339_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(select_ln31_reg_1449[1]),
        .Q(out_h_0_reg_339[1]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \out_h_0_reg_339_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(select_ln31_reg_1449[2]),
        .Q(out_h_0_reg_339[2]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \out_h_0_reg_339_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(select_ln31_reg_1449[3]),
        .Q(out_h_0_reg_339[3]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \out_h_0_reg_339_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(select_ln31_reg_1449[4]),
        .Q(out_h_0_reg_339[4]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBABBBFBB)) 
    \out_h_reg_1293[0]_i_1 
       (.I0(p_0_in),
        .I1(out_h_0_reg_339[0]),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(select_ln31_reg_1449[0]),
        .O(zext_ln37_7_cast_mid_fu_610_p1[0]));
  LUT6 #(
    .INIT(64'h050A0303050A0C0C)) 
    \out_h_reg_1293[1]_i_1 
       (.I0(out_h_0_reg_339[0]),
        .I1(select_ln31_reg_1449[0]),
        .I2(p_0_in),
        .I3(out_h_0_reg_339[1]),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(select_ln31_reg_1449[1]),
        .O(zext_ln37_7_cast_mid_fu_610_p1[1]));
  LUT6 #(
    .INIT(64'h000057F70000A808)) 
    \out_h_reg_1293[2]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_343_p4[1]),
        .I1(select_ln31_reg_1449[0]),
        .I2(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I3(out_h_0_reg_339[0]),
        .I4(p_0_in),
        .I5(ap_phi_mux_out_h_0_phi_fu_343_p4[2]),
        .O(zext_ln37_7_cast_mid_fu_610_p1[2]));
  LUT6 #(
    .INIT(64'h9A9A9A999A9A9AAA)) 
    \out_h_reg_1293[3]_i_1 
       (.I0(\out_h_reg_1293[3]_i_2_n_5 ),
        .I1(p_0_in),
        .I2(out_h_0_reg_339[3]),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(select_ln31_reg_1449[3]),
        .O(zext_ln37_7_cast_mid_fu_610_p1[3]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \out_h_reg_1293[3]_i_2 
       (.I0(select_ln31_reg_1449[2]),
        .I1(out_h_0_reg_339[2]),
        .I2(out_h_0_reg_339[1]),
        .I3(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I4(select_ln31_reg_1449[1]),
        .I5(select_ln23_fu_506_p3[0]),
        .O(\out_h_reg_1293[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h000057F70000A808)) 
    \out_h_reg_1293[4]_i_1 
       (.I0(\out_h_reg_1293[3]_i_2_n_5 ),
        .I1(select_ln31_reg_1449[3]),
        .I2(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I3(out_h_0_reg_339[3]),
        .I4(p_0_in),
        .I5(ap_phi_mux_out_h_0_phi_fu_343_p4[4]),
        .O(zext_ln37_7_cast_mid_fu_610_p1[4]));
  FDRE \out_h_reg_1293_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(zext_ln37_7_cast_mid_fu_610_p1[0]),
        .Q(out_h_reg_1293[0]),
        .R(1'b0));
  FDRE \out_h_reg_1293_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(zext_ln37_7_cast_mid_fu_610_p1[1]),
        .Q(out_h_reg_1293[1]),
        .R(1'b0));
  FDRE \out_h_reg_1293_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(zext_ln37_7_cast_mid_fu_610_p1[2]),
        .Q(out_h_reg_1293[2]),
        .R(1'b0));
  FDRE \out_h_reg_1293_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(zext_ln37_7_cast_mid_fu_610_p1[3]),
        .Q(out_h_reg_1293[3]),
        .R(1'b0));
  FDRE \out_h_reg_1293_reg[4] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(zext_ln37_7_cast_mid_fu_610_p1[4]),
        .Q(out_h_reg_1293[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_w_0_mid2_reg_1298[0]_i_1 
       (.I0(out_w_0_reg_350[0]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(out_w_reg_1375[0]),
        .O(ap_phi_mux_out_w_0_phi_fu_354_p4[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_mid2_reg_1298[1]_i_1 
       (.I0(out_w_reg_1375[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(out_w_0_reg_350[1]),
        .O(ap_phi_mux_out_w_0_phi_fu_354_p4[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_mid2_reg_1298[2]_i_1 
       (.I0(out_w_reg_1375[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(out_w_0_reg_350[2]),
        .O(ap_phi_mux_out_w_0_phi_fu_354_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_mid2_reg_1298[3]_i_1 
       (.I0(out_w_reg_1375[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(out_w_0_reg_350[3]),
        .O(ap_phi_mux_out_w_0_phi_fu_354_p4[3]));
  LUT4 #(
    .INIT(16'h4440)) 
    \out_w_0_mid2_reg_1298[4]_i_1 
       (.I0(icmp_ln22_fu_490_p2),
        .I1(Q[0]),
        .I2(p_1_in),
        .I3(p_0_in),
        .O(out_w_0_mid2_reg_1298));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_w_0_mid2_reg_1298[4]_i_2 
       (.I0(out_w_0_reg_350[4]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(out_w_reg_1375[4]),
        .O(ap_phi_mux_out_w_0_phi_fu_354_p4[4]));
  FDRE \out_w_0_mid2_reg_1298_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(ap_phi_mux_out_w_0_phi_fu_354_p4[0]),
        .Q(\out_w_0_mid2_reg_1298_reg_n_5_[0] ),
        .R(out_w_0_mid2_reg_1298));
  FDRE \out_w_0_mid2_reg_1298_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(ap_phi_mux_out_w_0_phi_fu_354_p4[1]),
        .Q(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .R(out_w_0_mid2_reg_1298));
  FDRE \out_w_0_mid2_reg_1298_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(ap_phi_mux_out_w_0_phi_fu_354_p4[2]),
        .Q(\out_w_0_mid2_reg_1298_reg_n_5_[2] ),
        .R(out_w_0_mid2_reg_1298));
  FDRE \out_w_0_mid2_reg_1298_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(ap_phi_mux_out_w_0_phi_fu_354_p4[3]),
        .Q(\out_w_0_mid2_reg_1298_reg_n_5_[3] ),
        .R(out_w_0_mid2_reg_1298));
  FDRE \out_w_0_mid2_reg_1298_reg[4] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(ap_phi_mux_out_w_0_phi_fu_354_p4[4]),
        .Q(\out_w_0_mid2_reg_1298_reg_n_5_[4] ),
        .R(out_w_0_mid2_reg_1298));
  FDRE \out_w_0_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(out_w_reg_1375[0]),
        .Q(out_w_0_reg_350[0]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \out_w_0_reg_350_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(out_w_reg_1375[1]),
        .Q(out_w_0_reg_350[1]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \out_w_0_reg_350_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(out_w_reg_1375[2]),
        .Q(out_w_0_reg_350[2]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \out_w_0_reg_350_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(out_w_reg_1375[3]),
        .Q(out_w_0_reg_350[3]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  FDRE \out_w_0_reg_350_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(out_w_reg_1375[4]),
        .Q(out_w_0_reg_350[4]),
        .R(\indvar_flatten48_reg_304[13]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_1375[0]_i_1 
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[0] ),
        .O(zext_ln37_19_fu_728_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_1375[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .O(zext_ln37_19_fu_728_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_w_reg_1375[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[2] ),
        .I1(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1298_reg_n_5_[0] ),
        .O(zext_ln37_19_fu_728_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_w_reg_1375[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[3] ),
        .I1(\out_w_0_mid2_reg_1298_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1298_reg_n_5_[2] ),
        .O(zext_ln37_19_fu_728_p1[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \out_w_reg_1375[4]_i_1 
       (.I0(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\out_w_reg_1375[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \out_w_reg_1375[4]_i_2 
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[4] ),
        .I1(\out_w_0_mid2_reg_1298_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1298_reg_n_5_[0] ),
        .I4(\out_w_0_mid2_reg_1298_reg_n_5_[3] ),
        .O(zext_ln37_19_fu_728_p1[4]));
  FDRE \out_w_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(\out_w_reg_1375[4]_i_1_n_5 ),
        .D(zext_ln37_19_fu_728_p1[0]),
        .Q(out_w_reg_1375[0]),
        .R(1'b0));
  FDRE \out_w_reg_1375_reg[1] 
       (.C(ap_clk),
        .CE(\out_w_reg_1375[4]_i_1_n_5 ),
        .D(zext_ln37_19_fu_728_p1[1]),
        .Q(out_w_reg_1375[1]),
        .R(1'b0));
  FDRE \out_w_reg_1375_reg[2] 
       (.C(ap_clk),
        .CE(\out_w_reg_1375[4]_i_1_n_5 ),
        .D(zext_ln37_19_fu_728_p1[2]),
        .Q(out_w_reg_1375[2]),
        .R(1'b0));
  FDRE \out_w_reg_1375_reg[3] 
       (.C(ap_clk),
        .CE(\out_w_reg_1375[4]_i_1_n_5 ),
        .D(zext_ln37_19_fu_728_p1[3]),
        .Q(out_w_reg_1375[3]),
        .R(1'b0));
  FDRE \out_w_reg_1375_reg[4] 
       (.C(ap_clk),
        .CE(\out_w_reg_1375[4]_i_1_n_5 ),
        .D(zext_ln37_19_fu_728_p1[4]),
        .Q(out_w_reg_1375[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA0A080A0)) 
    q0_reg_i_1
       (.I0(add_ln37_20_reg_1504_reg_6[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(q0_reg_i_19_n_5),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(SeparableConv2D_1_w_s_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFF20000000E)) 
    q0_reg_i_10
       (.I0(data4[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(Q[1]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(select_ln23_1_reg_1270[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    q0_reg_i_11
       (.I0(select_ln23_1_reg_1270[7]),
        .I1(q0_reg_i_34_n_5),
        .I2(select_ln23_1_reg_1270[6]),
        .I3(select_ln23_1_reg_1270[5]),
        .I4(select_ln23_1_reg_1270[3]),
        .I5(select_ln23_1_reg_1270[4]),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    q0_reg_i_12
       (.I0(select_ln23_1_reg_1270[6]),
        .I1(select_ln23_1_reg_1270[4]),
        .I2(select_ln23_1_reg_1270[3]),
        .I3(select_ln23_1_reg_1270[5]),
        .I4(q0_reg_i_34_n_5),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    q0_reg_i_13
       (.I0(select_ln23_1_reg_1270[5]),
        .I1(select_ln23_1_reg_1270[3]),
        .I2(select_ln23_1_reg_1270[4]),
        .I3(q0_reg_i_34_n_5),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    q0_reg_i_14
       (.I0(select_ln23_1_reg_1270[4]),
        .I1(select_ln23_1_reg_1270[3]),
        .I2(q0_reg_i_34_n_5),
        .O(ADDRBWRADDR[4]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_15
       (.I0(select_ln23_1_reg_1270[3]),
        .I1(q0_reg_i_34_n_5),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hFAA0FA15055F05EA)) 
    q0_reg_i_16
       (.I0(select_ln23_1_reg_1270[1]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(select_ln23_1_reg_1270[0]),
        .I3(Q[1]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(select_ln23_1_reg_1270[2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hA5A85A57)) 
    q0_reg_i_17
       (.I0(select_ln23_1_reg_1270[0]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(Q[1]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(select_ln23_1_reg_1270[1]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'h5556)) 
    q0_reg_i_18__0
       (.I0(select_ln23_1_reg_1270[0]),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h01)) 
    q0_reg_i_19
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(Q[1]),
        .O(q0_reg_i_19_n_5));
  LUT5 #(
    .INIT(32'hA0A080A0)) 
    q0_reg_i_1__0
       (.I0(add_ln37_20_reg_1504_reg_6[6]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(q0_reg_i_19_n_5),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(SeparableConv2D_4_w_s_ce0));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    q0_reg_i_2
       (.I0(add_ln37_20_reg_1504_reg_6[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(Q[1]),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(SeparableConv2D_1_w_s_ce1));
  LUT5 #(
    .INIT(32'h8222AAAA)) 
    q0_reg_i_20
       (.I0(q0_reg_i_35_n_5),
        .I1(select_ln23_1_reg_1270[7]),
        .I2(select_ln23_1_reg_1270[2]),
        .I3(q0_reg_i_22_n_5),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(q0_reg_i_20_n_5));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    q0_reg_i_21
       (.I0(select_ln23_1_reg_1270[6]),
        .I1(select_ln23_1_reg_1270[5]),
        .I2(select_ln23_1_reg_1270[4]),
        .I3(select_ln23_1_reg_1270[3]),
        .I4(select_ln23_1_reg_1270[2]),
        .I5(select_ln23_1_reg_1270[1]),
        .O(q0_reg_i_21_n_5));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    q0_reg_i_22
       (.I0(select_ln23_1_reg_1270[6]),
        .I1(select_ln23_1_reg_1270[5]),
        .I2(select_ln23_1_reg_1270[3]),
        .I3(select_ln23_1_reg_1270[4]),
        .O(q0_reg_i_22_n_5));
  MUXF7 q0_reg_i_23
       (.I0(q0_reg_i_36_n_5),
        .I1(q0_reg_i_37__0_n_5),
        .O(q0_reg_i_23_n_5),
        .S(ap_CS_fsm_pp0_stage2));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h1FFFFFFF)) 
    q0_reg_i_24__0
       (.I0(select_ln23_1_reg_1270[1]),
        .I1(select_ln23_1_reg_1270[2]),
        .I2(select_ln23_1_reg_1270[3]),
        .I3(select_ln23_1_reg_1270[4]),
        .I4(select_ln23_1_reg_1270[5]),
        .O(q0_reg_i_24__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    q0_reg_i_25
       (.I0(select_ln23_1_reg_1270[4]),
        .I1(select_ln23_1_reg_1270[3]),
        .I2(select_ln23_1_reg_1270[5]),
        .O(q0_reg_i_25_n_5));
  LUT6 #(
    .INIT(64'hB88B8888B88BBBBB)) 
    q0_reg_i_26
       (.I0(q0_reg_i_38__0_n_5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(select_ln23_1_reg_1270[5]),
        .I3(q0_reg_i_39_n_5),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(data4[5]),
        .O(q0_reg_i_26_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    q0_reg_i_27
       (.I0(select_ln23_1_reg_1270[1]),
        .I1(select_ln23_1_reg_1270[2]),
        .O(q0_reg_i_27_n_5));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_28
       (.I0(select_ln23_1_reg_1270[3]),
        .I1(select_ln23_1_reg_1270[4]),
        .O(q0_reg_i_28_n_5));
  LUT6 #(
    .INIT(64'h93C3828293C3D7D7)) 
    q0_reg_i_29
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(select_ln23_1_reg_1270[4]),
        .I2(q0_reg_i_40_n_5),
        .I3(q0_reg_i_41_n_5),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(data4[4]),
        .O(q0_reg_i_29_n_5));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    q0_reg_i_2__0
       (.I0(add_ln37_20_reg_1504_reg_6[6]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(Q[1]),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(SeparableConv2D_4_w_s_ce1));
  LUT6 #(
    .INIT(64'h33333C55CCCC3C55)) 
    q0_reg_i_3
       (.I0(q0_reg_i_20_n_5),
        .I1(select_ln23_1_reg_1270[7]),
        .I2(q0_reg_i_21_n_5),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(Q[1]),
        .I5(q0_reg_i_22_n_5),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'h9C3388229C33DD77)) 
    q0_reg_i_30
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(select_ln23_1_reg_1270[3]),
        .I2(q0_reg_i_41_n_5),
        .I3(select_ln23_1_reg_1270[2]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(data4[3]),
        .O(q0_reg_i_30_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF6A6AFF00)) 
    q0_reg_i_31
       (.I0(select_ln23_1_reg_1270[2]),
        .I1(select_ln23_1_reg_1270[0]),
        .I2(select_ln23_1_reg_1270[1]),
        .I3(data4[2]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(q0_reg_i_31_n_5));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h01000101)) 
    q0_reg_i_32
       (.I0(Q[1]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(select_ln23_1_reg_1270[0]),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(q0_reg_i_32_n_5));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h0000880F)) 
    q0_reg_i_33
       (.I0(select_ln23_1_reg_1270[1]),
        .I1(select_ln23_1_reg_1270[0]),
        .I2(data4[1]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(q0_reg_i_33_n_5));
  LUT6 #(
    .INIT(64'hFFFFEAEAEEEEA8A0)) 
    q0_reg_i_34
       (.I0(select_ln23_1_reg_1270[2]),
        .I1(select_ln23_1_reg_1270[0]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(Q[1]),
        .I5(select_ln23_1_reg_1270[1]),
        .O(q0_reg_i_34_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF950095FF)) 
    q0_reg_i_35
       (.I0(select_ln23_1_reg_1270[7]),
        .I1(q0_reg_i_42_n_5),
        .I2(q0_reg_i_22_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(data4[7]),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(q0_reg_i_35_n_5));
  LUT5 #(
    .INIT(32'h950095FF)) 
    q0_reg_i_36
       (.I0(select_ln23_1_reg_1270[6]),
        .I1(select_ln23_1_reg_1270[5]),
        .I2(q0_reg_i_39_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(data4[6]),
        .O(q0_reg_i_36_n_5));
  LUT5 #(
    .INIT(32'h95555555)) 
    q0_reg_i_37__0
       (.I0(select_ln23_1_reg_1270[6]),
        .I1(select_ln23_1_reg_1270[4]),
        .I2(select_ln23_1_reg_1270[3]),
        .I3(select_ln23_1_reg_1270[5]),
        .I4(select_ln23_1_reg_1270[2]),
        .O(q0_reg_i_37__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    q0_reg_i_38__0
       (.I0(select_ln23_1_reg_1270[5]),
        .I1(select_ln23_1_reg_1270[3]),
        .I2(select_ln23_1_reg_1270[4]),
        .I3(select_ln23_1_reg_1270[2]),
        .O(q0_reg_i_38__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    q0_reg_i_39
       (.I0(select_ln23_1_reg_1270[4]),
        .I1(select_ln23_1_reg_1270[3]),
        .I2(select_ln23_1_reg_1270[2]),
        .I3(select_ln23_1_reg_1270[1]),
        .I4(select_ln23_1_reg_1270[0]),
        .O(q0_reg_i_39_n_5));
  LUT6 #(
    .INIT(64'hCCCCC3553333C355)) 
    q0_reg_i_4
       (.I0(q0_reg_i_23_n_5),
        .I1(select_ln23_1_reg_1270[6]),
        .I2(q0_reg_i_24__0_n_5),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(Q[1]),
        .I5(q0_reg_i_25_n_5),
        .O(ADDRARDADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_40
       (.I0(select_ln23_1_reg_1270[3]),
        .I1(select_ln23_1_reg_1270[2]),
        .O(q0_reg_i_40_n_5));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h7)) 
    q0_reg_i_41
       (.I0(select_ln23_1_reg_1270[1]),
        .I1(select_ln23_1_reg_1270[0]),
        .O(q0_reg_i_41_n_5));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q0_reg_i_42
       (.I0(select_ln23_1_reg_1270[2]),
        .I1(select_ln23_1_reg_1270[0]),
        .I2(select_ln23_1_reg_1270[1]),
        .O(q0_reg_i_42_n_5));
  LUT6 #(
    .INIT(64'hCC33CC33CCC35555)) 
    q0_reg_i_5
       (.I0(q0_reg_i_26_n_5),
        .I1(select_ln23_1_reg_1270[5]),
        .I2(q0_reg_i_27_n_5),
        .I3(q0_reg_i_28_n_5),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(Q[1]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h33CC33CCC3CC5555)) 
    q0_reg_i_6
       (.I0(q0_reg_i_29_n_5),
        .I1(select_ln23_1_reg_1270[4]),
        .I2(q0_reg_i_27_n_5),
        .I3(select_ln23_1_reg_1270[3]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(Q[1]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h33333333333C5555)) 
    q0_reg_i_7
       (.I0(q0_reg_i_30_n_5),
        .I1(select_ln23_1_reg_1270[3]),
        .I2(select_ln23_1_reg_1270[2]),
        .I3(select_ln23_1_reg_1270[1]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(Q[1]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFFF4000CF0F40F0C)) 
    q0_reg_i_8
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(q0_reg_i_31_n_5),
        .I2(Q[1]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(select_ln23_1_reg_1270[2]),
        .I5(select_ln23_1_reg_1270[1]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFF2322F2)) 
    q0_reg_i_9
       (.I0(q0_reg_i_32_n_5),
        .I1(q0_reg_i_33_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(Q[1]),
        .I4(select_ln23_1_reg_1270[1]),
        .O(ADDRARDADDR[1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_103
       (.CI(ram_reg_0_i_245_n_5),
        .CO({ram_reg_0_i_103_n_5,ram_reg_0_i_103_n_6,ram_reg_0_i_103_n_7,ram_reg_0_i_103_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_246_n_5,ram_reg_0_i_247_n_5,ram_reg_0_i_248_n_5,ram_reg_0_i_249_n_5}),
        .O(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[11:8]),
        .S({ram_reg_0_i_250_n_5,ram_reg_0_i_251_n_5,ram_reg_0_i_252_n_5,ram_reg_0_i_253_n_5}));
  LUT5 #(
    .INIT(32'hF1FFFFFF)) 
    ram_reg_0_i_103__0
       (.I0(add_ln37_20_reg_1504_reg_6[6]),
        .I1(add_ln37_20_reg_1504_reg_6[2]),
        .I2(\icmp_ln22_reg_1243_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .O(\ap_CS_fsm_reg[36] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04550400)) 
    ram_reg_0_i_10__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_i_49__0_n_5),
        .I2(ram_reg_0_18),
        .I3(ram_reg_0_4),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20),
        .O(add_ln45_reg_1554_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF04550000)) 
    ram_reg_0_i_14__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_i_65__0_n_5),
        .I2(ram_reg_0_15),
        .I3(ram_reg_0_4),
        .I4(ram_reg_0_16),
        .I5(ram_reg_0_17),
        .O(add_ln45_reg_1554_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFE00FE00FE00)) 
    ram_reg_0_i_153
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    ram_reg_0_i_155
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_304_n_11),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(add_ln37_20_reg_1504_reg_n_97),
        .I4(ram_reg_0_i_43),
        .I5(ram_reg_0_i_43_0),
        .O(add_ln37_20_reg_1504_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF04550400)) 
    ram_reg_0_i_15__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_i_69__0_n_5),
        .I2(ram_reg_0_12),
        .I3(ram_reg_0_4),
        .I4(ram_reg_0_13),
        .I5(ram_reg_0_14),
        .O(add_ln45_reg_1554_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    ram_reg_0_i_161
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_i_304_n_12),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(add_ln37_20_reg_1504_reg_n_98),
        .I4(ram_reg_0_i_43),
        .I5(ram_reg_0_i_43_0),
        .O(add_ln37_20_reg_1504_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_165
       (.I0(ap_enable_reg_pp0_iter1_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_166
       (.CI(ram_reg_0_i_210_n_5),
        .CO({ram_reg_0_i_166_n_5,ram_reg_0_i_166_n_6,ram_reg_0_i_166_n_7,ram_reg_0_i_166_n_8}),
        .CYINIT(1'b0),
        .DI(p_3_in[11:8]),
        .O({ram_reg_0_i_166_n_9,ram_reg_0_i_166_n_10,ram_reg_0_i_166_n_11,ram_reg_0_i_166_n_12}),
        .S({ram_reg_0_i_320_n_5,ram_reg_0_i_321_n_5,ram_reg_0_i_322_n_5,ram_reg_0_i_323_n_5}));
  LUT6 #(
    .INIT(64'hBAAABFFFAAAAAAAA)) 
    ram_reg_0_i_174
       (.I0(add_ln37_20_reg_1504_reg_6[0]),
        .I1(add_ln37_20_reg_1504_reg_n_100),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ram_reg_0_i_166_n_10),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h0001010111010101)) 
    ram_reg_0_i_178
       (.I0(add_ln37_20_reg_1504_reg_6[4]),
        .I1(add_ln37_20_reg_1504_reg_6[3]),
        .I2(ram_reg_0_i_166_n_11),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(add_ln37_20_reg_1504_reg_n_101),
        .O(ram_reg_0_i_178_n_5));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_185
       (.I0(add_ln37_20_reg_1504_reg_n_102),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_166_n_12),
        .O(add_ln37_20_reg_1504_reg_0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_192
       (.I0(add_ln37_20_reg_1504_reg_n_103),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_210_n_9),
        .O(add_ln37_20_reg_1504_reg_0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_200
       (.I0(add_ln37_20_reg_1504_reg_n_104),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_210_n_10),
        .O(add_ln37_20_reg_1504_reg_0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_204
       (.I0(add_ln37_20_reg_1504_reg_n_105),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_210_n_11),
        .O(add_ln37_20_reg_1504_reg_0[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_210
       (.CI(ram_reg_0_i_235_n_5),
        .CO({ram_reg_0_i_210_n_5,ram_reg_0_i_210_n_6,ram_reg_0_i_210_n_7,ram_reg_0_i_210_n_8}),
        .CYINIT(1'b0),
        .DI(p_3_in[7:4]),
        .O({ram_reg_0_i_210_n_9,ram_reg_0_i_210_n_10,ram_reg_0_i_210_n_11,ram_reg_0_i_210_n_12}),
        .S({ram_reg_0_i_381_n_5,ram_reg_0_i_382_n_5,ram_reg_0_i_383_n_5,ram_reg_0_i_384_n_5}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_213
       (.I0(add_ln37_20_reg_1504_reg_n_107),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_235_n_9),
        .O(grp_depthwise_conv2d_fix_2_fu_425_input_r_address0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_225
       (.I0(add_ln37_20_reg_1504_reg_n_108),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_235_n_10),
        .O(add_ln37_20_reg_1504_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_229
       (.I0(add_ln37_20_reg_1504_reg_n_109),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_235_n_11),
        .O(add_ln37_20_reg_1504_reg_0[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_235
       (.CI(1'b0),
        .CO({ram_reg_0_i_235_n_5,ram_reg_0_i_235_n_6,ram_reg_0_i_235_n_7,ram_reg_0_i_235_n_8}),
        .CYINIT(1'b0),
        .DI(p_3_in[3:0]),
        .O({ram_reg_0_i_235_n_9,ram_reg_0_i_235_n_10,ram_reg_0_i_235_n_11,ram_reg_0_i_235_n_12}),
        .S({ram_reg_0_i_420_n_5,ram_reg_0_i_421_n_5,ram_reg_0_i_422_n_5,ram_reg_0_i_423_n_5}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_238
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_98),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(Q[0]),
        .O(ram_reg_0_i_238_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_239
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_97),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_97),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_97),
        .O(ram_reg_0_i_239_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_240
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_98),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_98),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_98),
        .O(ram_reg_0_i_240_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_245
       (.CI(ram_reg_0_i_281_n_5),
        .CO({ram_reg_0_i_245_n_5,ram_reg_0_i_245_n_6,ram_reg_0_i_245_n_7,ram_reg_0_i_245_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_427_n_5,ram_reg_0_i_428_n_5,ram_reg_0_i_429_n_5,ram_reg_0_i_430_n_5}),
        .O(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[7:4]),
        .S({ram_reg_0_i_431_n_5,ram_reg_0_i_432_n_5,ram_reg_0_i_433_n_5,ram_reg_0_i_434_n_5}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_246
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_99),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(Q[0]),
        .O(ram_reg_0_i_246_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_247
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_100),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(Q[0]),
        .O(ram_reg_0_i_247_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_248
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_101),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(Q[0]),
        .O(ram_reg_0_i_248_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_249
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_102),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(Q[0]),
        .O(ram_reg_0_i_249_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_250
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_99),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_99),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_99),
        .O(ram_reg_0_i_250_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_251
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_100),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_100),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_100),
        .O(ram_reg_0_i_251_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_252
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_101),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_101),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_101),
        .O(ram_reg_0_i_252_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_253
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_102),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_102),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_102),
        .O(ram_reg_0_i_253_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_281
       (.CI(1'b0),
        .CO({ram_reg_0_i_281_n_5,ram_reg_0_i_281_n_6,ram_reg_0_i_281_n_7,ram_reg_0_i_281_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_457_n_5,ram_reg_0_i_458_n_5,ram_reg_0_i_459_n_5,ram_reg_0_i_460_n_5}),
        .O(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[3:0]),
        .S({ram_reg_0_i_461_n_5,ram_reg_0_i_462_n_5,ram_reg_0_i_463_n_5,ram_reg_0_i_464_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_304
       (.CI(ram_reg_0_i_166_n_5),
        .CO({NLW_ram_reg_0_i_304_CO_UNCONNECTED[3:1],ram_reg_0_i_304_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_3_in[12]}),
        .O({NLW_ram_reg_0_i_304_O_UNCONNECTED[3:2],ram_reg_0_i_304_n_11,ram_reg_0_i_304_n_12}),
        .S({1'b0,1'b0,ram_reg_0_i_498_n_5,ram_reg_0_i_499_n_5}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_30__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[9]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_21[9]),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(ram_reg_0_22[9]),
        .I5(ram_reg_0_1),
        .O(ram_reg_0_i_30__0_n_5));
  LUT6 #(
    .INIT(64'hFC000000AAAAAAAA)) 
    ram_reg_0_i_316
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_99),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp10_1_0_mid2_reg_1339_reg_n_99),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(p_3_in[11]));
  LUT6 #(
    .INIT(64'hFC000000AAAAAAAA)) 
    ram_reg_0_i_317
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_100),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp10_1_0_mid2_reg_1339_reg_n_100),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(p_3_in[10]));
  LUT6 #(
    .INIT(64'hFC000000AAAAAAAA)) 
    ram_reg_0_i_318
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_101),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp10_1_0_mid2_reg_1339_reg_n_101),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(p_3_in[9]));
  LUT6 #(
    .INIT(64'hFC000000AAAAAAAA)) 
    ram_reg_0_i_319
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_102),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp10_1_0_mid2_reg_1339_reg_n_102),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(p_3_in[8]));
  LUT6 #(
    .INIT(64'hCCF0F0F0CCAAAAAA)) 
    ram_reg_0_i_320
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_99),
        .I1(tmp10_2_0_mid2_reg_1356_reg_n_99),
        .I2(tmp10_0_0_mid2_reg_1332_reg_n_99),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(Q[0]),
        .I5(ram_reg_0_i_505_n_5),
        .O(ram_reg_0_i_320_n_5));
  LUT6 #(
    .INIT(64'hCCF0F0F0CCAAAAAA)) 
    ram_reg_0_i_321
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_100),
        .I1(tmp10_2_0_mid2_reg_1356_reg_n_100),
        .I2(tmp10_0_0_mid2_reg_1332_reg_n_100),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(Q[0]),
        .I5(ram_reg_0_i_505_n_5),
        .O(ram_reg_0_i_321_n_5));
  LUT6 #(
    .INIT(64'hCCF0F0F0CCAAAAAA)) 
    ram_reg_0_i_322
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_101),
        .I1(tmp10_2_0_mid2_reg_1356_reg_n_101),
        .I2(tmp10_0_0_mid2_reg_1332_reg_n_101),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(Q[0]),
        .I5(ram_reg_0_i_505_n_5),
        .O(ram_reg_0_i_322_n_5));
  LUT6 #(
    .INIT(64'hCCF0F0F0CCAAAAAA)) 
    ram_reg_0_i_323
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_102),
        .I1(tmp10_2_0_mid2_reg_1356_reg_n_102),
        .I2(tmp10_0_0_mid2_reg_1332_reg_n_102),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(Q[0]),
        .I5(ram_reg_0_i_505_n_5),
        .O(ram_reg_0_i_323_n_5));
  LUT6 #(
    .INIT(64'hFC000000AAAAAAAA)) 
    ram_reg_0_i_377
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_103),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp10_1_0_mid2_reg_1339_reg_n_103),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(p_3_in[7]));
  LUT6 #(
    .INIT(64'hFC000000AAAAAAAA)) 
    ram_reg_0_i_378
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_104),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp10_1_0_mid2_reg_1339_reg_n_104),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(p_3_in[6]));
  LUT6 #(
    .INIT(64'hFC000000AAAAAAAA)) 
    ram_reg_0_i_379
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_105),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp10_1_0_mid2_reg_1339_reg_n_105),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(p_3_in[5]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_380
       (.I0(zext_ln37_19_fu_728_p1[4]),
        .I1(ram_reg_0_i_505_n_5),
        .I2(tmp10_1_0_mid2_reg_1339_reg_n_106),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_106),
        .O(p_3_in[4]));
  LUT6 #(
    .INIT(64'hCCF0F0F0CCAAAAAA)) 
    ram_reg_0_i_381
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_103),
        .I1(tmp10_2_0_mid2_reg_1356_reg_n_103),
        .I2(tmp10_0_0_mid2_reg_1332_reg_n_103),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(Q[0]),
        .I5(ram_reg_0_i_505_n_5),
        .O(ram_reg_0_i_381_n_5));
  LUT6 #(
    .INIT(64'hCCF0F0F0CCAAAAAA)) 
    ram_reg_0_i_382
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_104),
        .I1(tmp10_2_0_mid2_reg_1356_reg_n_104),
        .I2(tmp10_0_0_mid2_reg_1332_reg_n_104),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(Q[0]),
        .I5(ram_reg_0_i_505_n_5),
        .O(ram_reg_0_i_382_n_5));
  LUT6 #(
    .INIT(64'hCCF0F0F0CCAAAAAA)) 
    ram_reg_0_i_383
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_105),
        .I1(tmp10_2_0_mid2_reg_1356_reg_n_105),
        .I2(tmp10_0_0_mid2_reg_1332_reg_n_105),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(Q[0]),
        .I5(ram_reg_0_i_505_n_5),
        .O(ram_reg_0_i_383_n_5));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    ram_reg_0_i_384
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_106),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(tmp10_1_0_mid2_reg_1339_reg_n_106),
        .I3(ram_reg_0_i_505_n_5),
        .I4(zext_ln37_19_fu_728_p1[4]),
        .I5(p_2_in[4]),
        .O(ram_reg_0_i_384_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_38__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[8]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_21[8]),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(ram_reg_0_22[8]),
        .I5(ram_reg_0_1),
        .O(add_ln45_reg_1554_reg_1));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_416
       (.I0(zext_ln37_19_fu_728_p1[3]),
        .I1(ram_reg_0_i_505_n_5),
        .I2(tmp10_1_0_mid2_reg_1339_reg_n_107),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_107),
        .O(p_3_in[3]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_417
       (.I0(zext_ln37_19_fu_728_p1[2]),
        .I1(ram_reg_0_i_505_n_5),
        .I2(tmp10_1_0_mid2_reg_1339_reg_n_108),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_108),
        .O(p_3_in[2]));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    ram_reg_0_i_418
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .I2(ram_reg_0_i_505_n_5),
        .I3(tmp10_1_0_mid2_reg_1339_reg_n_109),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_109),
        .O(p_3_in[1]));
  LUT6 #(
    .INIT(64'hFF74747400747474)) 
    ram_reg_0_i_419
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[0] ),
        .I1(ram_reg_0_i_505_n_5),
        .I2(tmp10_1_0_mid2_reg_1339_reg_n_110),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_110),
        .O(p_3_in[0]));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    ram_reg_0_i_420
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_107),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(tmp10_1_0_mid2_reg_1339_reg_n_107),
        .I3(ram_reg_0_i_505_n_5),
        .I4(zext_ln37_19_fu_728_p1[3]),
        .I5(p_2_in[3]),
        .O(ram_reg_0_i_420_n_5));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    ram_reg_0_i_421
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_108),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(tmp10_1_0_mid2_reg_1339_reg_n_108),
        .I3(ram_reg_0_i_505_n_5),
        .I4(zext_ln37_19_fu_728_p1[2]),
        .I5(p_2_in[2]),
        .O(ram_reg_0_i_421_n_5));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    ram_reg_0_i_422
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_109),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(tmp10_1_0_mid2_reg_1339_reg_n_109),
        .I3(ram_reg_0_i_505_n_5),
        .I4(zext_ln37_19_fu_728_p1[1]),
        .I5(p_2_in[1]),
        .O(ram_reg_0_i_422_n_5));
  LUT6 #(
    .INIT(64'hDD1D111D22E2EEE2)) 
    ram_reg_0_i_423
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_110),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(tmp10_1_0_mid2_reg_1339_reg_n_110),
        .I3(ram_reg_0_i_505_n_5),
        .I4(\out_w_0_mid2_reg_1298_reg_n_5_[0] ),
        .I5(p_2_in[0]),
        .O(ram_reg_0_i_423_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_427
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_103),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(Q[0]),
        .O(ram_reg_0_i_427_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_428
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_104),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(Q[0]),
        .O(ram_reg_0_i_428_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_429
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_105),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(Q[0]),
        .O(ram_reg_0_i_429_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_42__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[7]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_21[7]),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(ram_reg_0_22[7]),
        .I5(ram_reg_0_1),
        .O(add_ln45_reg_1554_reg_2));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_430
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_106),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_106),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(zext_ln37_19_reg_1380_reg[4]),
        .O(ram_reg_0_i_430_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_431
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_103),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_103),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_103),
        .O(ram_reg_0_i_431_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_432
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_104),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_104),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_104),
        .O(ram_reg_0_i_432_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_433
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_105),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_105),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_105),
        .O(ram_reg_0_i_433_n_5));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    ram_reg_0_i_434
       (.I0(ram_reg_0_i_430_n_5),
        .I1(tmp10_2_0_mid2_reg_1356_reg_n_106),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ram_reg_0_i_534_n_5),
        .I4(add_ln22_reg_14280),
        .I5(zext_ln37_19_reg_1380_reg[4]),
        .O(ram_reg_0_i_434_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_457
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_107),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_107),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(zext_ln37_19_reg_1380_reg[3]),
        .O(ram_reg_0_i_457_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_458
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_108),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_108),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(zext_ln37_19_reg_1380_reg[2]),
        .O(ram_reg_0_i_458_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_459
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_109),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_109),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(zext_ln37_19_reg_1380_reg[1]),
        .O(ram_reg_0_i_459_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_45__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[6]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_21[6]),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(ram_reg_0_22[6]),
        .I5(ram_reg_0_1),
        .O(ram_reg_0_i_45__0_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_460
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_110),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_110),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(zext_ln37_19_reg_1380_reg[0]),
        .O(ram_reg_0_i_460_n_5));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    ram_reg_0_i_461
       (.I0(ram_reg_0_i_457_n_5),
        .I1(tmp10_2_0_mid2_reg_1356_reg_n_107),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ram_reg_0_i_550_n_5),
        .I4(add_ln22_reg_14280),
        .I5(zext_ln37_19_reg_1380_reg[3]),
        .O(ram_reg_0_i_461_n_5));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    ram_reg_0_i_462
       (.I0(ram_reg_0_i_458_n_5),
        .I1(tmp10_2_0_mid2_reg_1356_reg_n_108),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(ram_reg_0_i_551_n_5),
        .O(ram_reg_0_i_462_n_5));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    ram_reg_0_i_463
       (.I0(zext_ln37_19_reg_1380_reg[1]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(tmp10_0_0_mid2_reg_1332_reg_n_109),
        .I3(add_ln22_reg_14280),
        .I4(tmp10_1_0_mid2_reg_1339_reg_n_109),
        .I5(ram_reg_0_i_552_n_5),
        .O(ram_reg_0_i_463_n_5));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    ram_reg_0_i_464
       (.I0(ram_reg_0_i_460_n_5),
        .I1(tmp10_2_0_mid2_reg_1356_reg_n_110),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\out_w_0_mid2_reg_1298_reg_n_5_[0] ),
        .I4(add_ln22_reg_14280),
        .I5(zext_ln37_19_reg_1380_reg[0]),
        .O(ram_reg_0_i_464_n_5));
  LUT6 #(
    .INIT(64'h00000000FF47FFFF)) 
    ram_reg_0_i_49
       (.I0(add_ln37_20_reg_1504_reg_n_99),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ram_reg_0_i_166_n_9),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_2),
        .O(add_ln37_20_reg_1504_reg_3));
  LUT6 #(
    .INIT(64'hFC000000AAAAAAAA)) 
    ram_reg_0_i_497
       (.I0(tmp10_2_0_mid2_reg_1356_reg_n_98),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp10_1_0_mid2_reg_1339_reg_n_98),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(p_3_in[12]));
  LUT6 #(
    .INIT(64'hEAEAFFC02A2A3F00)) 
    ram_reg_0_i_498
       (.I0(tmp10_0_0_mid2_reg_1332_reg_n_97),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(tmp10_1_0_mid2_reg_1339_reg_n_97),
        .I4(ram_reg_0_i_505_n_5),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_97),
        .O(ram_reg_0_i_498_n_5));
  LUT6 #(
    .INIT(64'hCCF0F0F0CCAAAAAA)) 
    ram_reg_0_i_499
       (.I0(tmp10_1_0_mid2_reg_1339_reg_n_98),
        .I1(tmp10_2_0_mid2_reg_1356_reg_n_98),
        .I2(tmp10_0_0_mid2_reg_1332_reg_n_98),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(Q[0]),
        .I5(ram_reg_0_i_505_n_5),
        .O(ram_reg_0_i_499_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_49__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[5]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_21[5]),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(ram_reg_0_22[5]),
        .I5(ram_reg_0_1),
        .O(ram_reg_0_i_49__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    ram_reg_0_i_505
       (.I0(Q[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ram_reg_0_i_505_n_5));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    ram_reg_0_i_514
       (.I0(zext_ln37_21_reg_1412_reg[4]),
        .I1(add_ln22_reg_14280),
        .I2(ram_reg_0_i_592_n_5),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_106),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(zext_ln37_17_reg_1363[4]),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    ram_reg_0_i_529
       (.I0(zext_ln37_21_reg_1412_reg[3]),
        .I1(add_ln22_reg_14280),
        .I2(ram_reg_0_i_592_n_5),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_107),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(zext_ln37_17_reg_1363[3]),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    ram_reg_0_i_530
       (.I0(zext_ln37_21_reg_1412_reg[2]),
        .I1(add_ln22_reg_14280),
        .I2(ram_reg_0_i_592_n_5),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_108),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(zext_ln37_17_reg_1363[2]),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    ram_reg_0_i_531
       (.I0(zext_ln37_21_reg_1412_reg[1]),
        .I1(add_ln22_reg_14280),
        .I2(ram_reg_0_i_592_n_5),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_109),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(zext_ln37_17_reg_1363[1]),
        .O(p_2_in[1]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    ram_reg_0_i_532
       (.I0(zext_ln37_21_reg_1412_reg[0]),
        .I1(add_ln22_reg_14280),
        .I2(ram_reg_0_i_592_n_5),
        .I3(tmp10_0_0_mid2_reg_1332_reg_n_110),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(zext_ln37_17_reg_1363[0]),
        .O(p_2_in[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram_reg_0_i_534
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1298_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1298_reg_n_5_[3] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(\out_w_0_mid2_reg_1298_reg_n_5_[4] ),
        .O(ram_reg_0_i_534_n_5));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram_reg_0_i_550
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[2] ),
        .I1(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\out_w_0_mid2_reg_1298_reg_n_5_[3] ),
        .O(ram_reg_0_i_550_n_5));
  LUT6 #(
    .INIT(64'h8FBFBFBFB0808080)) 
    ram_reg_0_i_551
       (.I0(zext_ln37_19_reg_1380_reg[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(\out_w_0_mid2_reg_1298_reg_n_5_[2] ),
        .O(ram_reg_0_i_551_n_5));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    ram_reg_0_i_552
       (.I0(zext_ln37_19_reg_1380_reg[1]),
        .I1(add_ln22_reg_14280),
        .I2(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .I3(ram_reg_0_i_592_n_5),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(tmp10_2_0_mid2_reg_1356_reg_n_109),
        .O(ram_reg_0_i_552_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_55__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[4]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_21[4]),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(ram_reg_0_22[4]),
        .I5(ram_reg_0_1),
        .O(add_ln45_reg_1554_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF540054)) 
    ram_reg_0_i_58
       (.I0(ram_reg_0_i_178_n_5),
        .I1(ram_reg_0[3]),
        .I2(ram_reg_0_0),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(grp_depthwise_conv2d_fix_fu_473_input_r_address0[1]),
        .I5(ram_reg_0_1),
        .O(\ap_CS_fsm_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_592
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_i_592_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_59__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[3]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_21[3]),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(ram_reg_0_22[3]),
        .I5(ram_reg_0_1),
        .O(add_ln45_reg_1554_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_63__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[2]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_21[2]),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(ram_reg_0_22[2]),
        .I5(ram_reg_0_1),
        .O(add_ln45_reg_1554_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_65__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[1]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_21[1]),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(ram_reg_0_22[1]),
        .I5(ram_reg_0_1),
        .O(ram_reg_0_i_65__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_69__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[0]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_21[0]),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(ram_reg_0_22[0]),
        .I5(ram_reg_0_1),
        .O(ram_reg_0_i_69__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F002000)) 
    ram_reg_0_i_6__0
       (.I0(ram_reg_0_i_30__0_n_5),
        .I1(ram_reg_0_3),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_7),
        .O(add_ln45_reg_1554_reg_0[4]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    ram_reg_0_i_78
       (.I0(ram_reg_0[2]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_i_210_n_12),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(add_ln37_20_reg_1504_reg_n_106),
        .I5(add_ln37_20_reg_1504_reg_6[0]),
        .O(add_ln37_20_reg_1504_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_81__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_425_input_r_address0),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0[1]),
        .I3(add_ln37_20_reg_1504_reg_6[0]),
        .I4(grp_depthwise_conv2d_fix_fu_473_input_r_address0[0]),
        .I5(ram_reg_0_1),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    ram_reg_0_i_95
       (.I0(ram_reg_0[0]),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_i_235_n_12),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(add_ln37_20_reg_1504_reg_n_110),
        .I5(add_ln37_20_reg_1504_reg_6[0]),
        .O(add_ln37_20_reg_1504_reg_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_i_99
       (.CI(ram_reg_0_i_103_n_5),
        .CO({NLW_ram_reg_0_i_99_CO_UNCONNECTED[3:1],ram_reg_0_i_99_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_i_238_n_5}),
        .O({NLW_ram_reg_0_i_99_O_UNCONNECTED[3:2],grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[13:12]}),
        .S({1'b0,1'b0,ram_reg_0_i_239_n_5,ram_reg_0_i_240_n_5}));
  LUT6 #(
    .INIT(64'hFFFFFFFF04550400)) 
    ram_reg_0_i_9__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_i_45__0_n_5),
        .I2(ram_reg_0_9),
        .I3(ram_reg_0_4),
        .I4(ram_reg_0_10),
        .I5(ram_reg_0_11),
        .O(add_ln45_reg_1554_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFFFABA80000ABA8)) 
    \select_ln23_1_reg_1270[3]_i_2 
       (.I0(out_d_0_reg_316[0]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I4(p_0_in),
        .I5(B_0[3]),
        .O(\select_ln23_1_reg_1270[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h888AAA8A22200020)) 
    \select_ln23_1_reg_1270[3]_i_3 
       (.I0(p_0_in),
        .I1(B_0[0]),
        .I2(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I3(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I4(out_d_0_reg_316[1]),
        .I5(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .O(\select_ln23_1_reg_1270[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h478B74B800000000)) 
    \select_ln23_1_reg_1270[3]_i_4 
       (.I0(out_d_0_reg_316[1]),
        .I1(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I2(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I3(out_d_0_reg_316[0]),
        .I4(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I5(p_0_in),
        .O(\select_ln23_1_reg_1270[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0040FF7F00000000)) 
    \select_ln23_1_reg_1270[3]_i_5 
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(out_d_0_reg_316[0]),
        .I5(p_0_in),
        .O(\select_ln23_1_reg_1270[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6C6C6C6363636C63)) 
    \select_ln23_1_reg_1270[3]_i_6 
       (.I0(B_0[3]),
        .I1(B_0[0]),
        .I2(p_0_in),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(out_d_0_reg_316[3]),
        .O(\select_ln23_1_reg_1270[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF47FFFF00B80000)) 
    \select_ln23_1_reg_1270[3]_i_7 
       (.I0(out_d_0_reg_316[1]),
        .I1(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I2(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I3(B_0[0]),
        .I4(p_0_in),
        .I5(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .O(\select_ln23_1_reg_1270[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h3C553CAAF0FFF000)) 
    \select_ln23_1_reg_1270[3]_i_8 
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I1(out_d_0_reg_316[0]),
        .I2(out_d_0_reg_316[1]),
        .I3(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I4(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I5(p_0_in),
        .O(\select_ln23_1_reg_1270[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h45557555BAAA8AAA)) 
    \select_ln23_1_reg_1270[3]_i_9 
       (.I0(out_d_0_reg_316[0]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I5(p_0_in),
        .O(\select_ln23_1_reg_1270[3]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFBF0080)) 
    \select_ln23_1_reg_1270[7]_i_2 
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(out_d_0_reg_316[3]),
        .I5(p_0_in),
        .O(\select_ln23_1_reg_1270[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \select_ln23_1_reg_1270[7]_i_3 
       (.I0(out_d_0_reg_316[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(\select_ln23_2_reg_1443_reg_n_5_[2] ),
        .I5(p_0_in),
        .O(\select_ln23_1_reg_1270[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000FFFFABA8ABA8)) 
    \select_ln23_1_reg_1270[7]_i_4 
       (.I0(out_d_0_reg_316[1]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I4(\out_d_reg_1247[4]_i_2_n_5 ),
        .I5(p_0_in),
        .O(\select_ln23_1_reg_1270[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABA80000ABA8)) 
    \select_ln23_1_reg_1270[7]_i_5 
       (.I0(out_d_0_reg_316[3]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .I4(p_0_in),
        .I5(B_0[3]),
        .O(\select_ln23_1_reg_1270[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA656AAAAAAAAA)) 
    \select_ln23_1_reg_1270[7]_i_6 
       (.I0(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I1(out_d_0_reg_316[1]),
        .I2(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I4(B_0[0]),
        .I5(p_0_in),
        .O(\select_ln23_1_reg_1270[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFF00F00F8F70)) 
    \select_ln23_1_reg_1270[7]_i_7 
       (.I0(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I1(\zext_ln45_1_reg_1233[3]_i_1_n_5 ),
        .I2(p_0_in),
        .I3(\select_ln23_1_reg_1270[7]_i_8_n_5 ),
        .I4(\select_ln23_1_reg_1270[7]_i_9_n_5 ),
        .I5(B_0[0]),
        .O(\select_ln23_1_reg_1270[7]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h45557555)) 
    \select_ln23_1_reg_1270[7]_i_8 
       (.I0(out_d_0_reg_316[4]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(select_ln23_2_reg_1443),
        .O(\select_ln23_1_reg_1270[7]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h45557555)) 
    \select_ln23_1_reg_1270[7]_i_9 
       (.I0(out_d_0_reg_316[1]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .O(\select_ln23_1_reg_1270[7]_i_9_n_5 ));
  FDRE \select_ln23_1_reg_1270_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(data4[0]),
        .Q(select_ln23_1_reg_1270[0]),
        .R(1'b0));
  FDRE \select_ln23_1_reg_1270_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(data4[1]),
        .Q(select_ln23_1_reg_1270[1]),
        .R(1'b0));
  FDRE \select_ln23_1_reg_1270_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(data4[2]),
        .Q(select_ln23_1_reg_1270[2]),
        .R(1'b0));
  FDRE \select_ln23_1_reg_1270_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(data4[3]),
        .Q(select_ln23_1_reg_1270[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \select_ln23_1_reg_1270_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\select_ln23_1_reg_1270_reg[3]_i_1_n_5 ,\select_ln23_1_reg_1270_reg[3]_i_1_n_6 ,\select_ln23_1_reg_1270_reg[3]_i_1_n_7 ,\select_ln23_1_reg_1270_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln23_1_reg_1270[3]_i_2_n_5 ,\select_ln23_1_reg_1270[3]_i_3_n_5 ,\select_ln23_1_reg_1270[3]_i_4_n_5 ,\select_ln23_1_reg_1270[3]_i_5_n_5 }),
        .O(data4[3:0]),
        .S({\select_ln23_1_reg_1270[3]_i_6_n_5 ,\select_ln23_1_reg_1270[3]_i_7_n_5 ,\select_ln23_1_reg_1270[3]_i_8_n_5 ,\select_ln23_1_reg_1270[3]_i_9_n_5 }));
  FDRE \select_ln23_1_reg_1270_reg[4] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(data4[4]),
        .Q(select_ln23_1_reg_1270[4]),
        .R(1'b0));
  FDRE \select_ln23_1_reg_1270_reg[5] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(data4[5]),
        .Q(select_ln23_1_reg_1270[5]),
        .R(1'b0));
  FDRE \select_ln23_1_reg_1270_reg[6] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(data4[6]),
        .Q(select_ln23_1_reg_1270[6]),
        .R(1'b0));
  FDRE \select_ln23_1_reg_1270_reg[7] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(data4[7]),
        .Q(select_ln23_1_reg_1270[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \select_ln23_1_reg_1270_reg[7]_i_1 
       (.CI(\select_ln23_1_reg_1270_reg[3]_i_1_n_5 ),
        .CO({data4[7],\NLW_select_ln23_1_reg_1270_reg[7]_i_1_CO_UNCONNECTED [2],\select_ln23_1_reg_1270_reg[7]_i_1_n_7 ,\select_ln23_1_reg_1270_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\select_ln23_1_reg_1270[7]_i_2_n_5 ,\select_ln23_1_reg_1270[7]_i_3_n_5 ,\select_ln23_1_reg_1270[7]_i_4_n_5 }),
        .O({\NLW_select_ln23_1_reg_1270_reg[7]_i_1_O_UNCONNECTED [3],data4[6:4]}),
        .S({1'b1,\select_ln23_1_reg_1270[7]_i_5_n_5 ,\select_ln23_1_reg_1270[7]_i_6_n_5 ,\select_ln23_1_reg_1270[7]_i_7_n_5 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_2_reg_1443[0]_i_1 
       (.I0(out_d_reg_1247[0]),
        .I1(icmp_ln31_reg_1252),
        .I2(out_d_0_reg_316[0]),
        .O(select_ln23_2_fu_828_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_2_reg_1443[1]_i_1 
       (.I0(out_d_reg_1247[1]),
        .I1(icmp_ln31_reg_1252),
        .I2(out_d_0_reg_316[1]),
        .O(select_ln23_2_fu_828_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_2_reg_1443[2]_i_1 
       (.I0(out_d_reg_1247[2]),
        .I1(icmp_ln31_reg_1252),
        .I2(out_d_0_reg_316[2]),
        .O(select_ln23_2_fu_828_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_2_reg_1443[3]_i_1 
       (.I0(out_d_reg_1247[3]),
        .I1(icmp_ln31_reg_1252),
        .I2(out_d_0_reg_316[3]),
        .O(select_ln23_2_fu_828_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_2_reg_1443[4]_i_1 
       (.I0(out_d_reg_1247[4]),
        .I1(icmp_ln31_reg_1252),
        .I2(out_d_0_reg_316[4]),
        .O(select_ln23_2_fu_828_p3[4]));
  FDRE \select_ln23_2_reg_1443_reg[0] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(select_ln23_2_fu_828_p3[0]),
        .Q(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln23_2_reg_1443_reg[1] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(select_ln23_2_fu_828_p3[1]),
        .Q(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln23_2_reg_1443_reg[2] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(select_ln23_2_fu_828_p3[2]),
        .Q(\select_ln23_2_reg_1443_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln23_2_reg_1443_reg[3] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(select_ln23_2_fu_828_p3[3]),
        .Q(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln23_2_reg_1443_reg[4] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(select_ln23_2_fu_828_p3[4]),
        .Q(select_ln23_2_reg_1443),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000009)) 
    \select_ln23_7_reg_1287[0]_i_1 
       (.I0(ap_phi_mux_out_w_0_phi_fu_354_p4[4]),
        .I1(tmp_1_reg_1223[13]),
        .I2(\select_ln23_7_reg_1287[0]_i_2_n_5 ),
        .I3(\select_ln23_7_reg_1287[0]_i_3_n_5 ),
        .I4(p_0_in),
        .I5(\select_ln23_7_reg_1287[0]_i_4_n_5 ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \select_ln23_7_reg_1287[0]_i_2 
       (.I0(tmp_1_reg_1223[11]),
        .I1(out_w_reg_1375[1]),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I5(out_w_0_reg_350[1]),
        .O(\select_ln23_7_reg_1287[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h45557555)) 
    \select_ln23_7_reg_1287[0]_i_3 
       (.I0(out_w_0_reg_350[3]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(out_w_reg_1375[3]),
        .O(\select_ln23_7_reg_1287[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCAFFFFFFFAF)) 
    \select_ln23_7_reg_1287[0]_i_4 
       (.I0(out_w_reg_1375[0]),
        .I1(out_w_0_reg_350[0]),
        .I2(out_w_reg_1375[2]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I5(out_w_0_reg_350[2]),
        .O(\select_ln23_7_reg_1287[0]_i_4_n_5 ));
  FDRE \select_ln23_7_reg_1287_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(select_ln23_7_reg_1287),
        .Q(select_ln23_7_reg_1287_pp0_iter1_reg),
        .R(1'b0));
  FDRE \select_ln23_7_reg_1287_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(p_1_in),
        .Q(select_ln23_7_reg_1287),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFBF0080)) 
    \select_ln23_reg_1260[0]_i_1 
       (.I0(select_ln31_reg_1449[0]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(out_h_0_reg_339[0]),
        .I5(p_0_in),
        .O(select_ln23_fu_506_p3[0]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \select_ln23_reg_1260[1]_i_1 
       (.I0(select_ln31_reg_1449[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(out_h_0_reg_339[1]),
        .I4(p_0_in),
        .O(select_ln23_fu_506_p3[1]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \select_ln23_reg_1260[2]_i_1 
       (.I0(select_ln31_reg_1449[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(out_h_0_reg_339[2]),
        .I4(p_0_in),
        .O(select_ln23_fu_506_p3[2]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \select_ln23_reg_1260[3]_i_1 
       (.I0(select_ln31_reg_1449[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(out_h_0_reg_339[3]),
        .I4(p_0_in),
        .O(select_ln23_fu_506_p3[3]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \select_ln23_reg_1260[4]_i_1 
       (.I0(select_ln31_reg_1449[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(out_h_0_reg_339[4]),
        .I4(p_0_in),
        .O(select_ln23_fu_506_p3[4]));
  FDRE \select_ln23_reg_1260_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(select_ln23_fu_506_p3[0]),
        .Q(select_ln23_reg_1260[0]),
        .R(1'b0));
  FDRE \select_ln23_reg_1260_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(select_ln23_fu_506_p3[1]),
        .Q(select_ln23_reg_1260[1]),
        .R(1'b0));
  FDRE \select_ln23_reg_1260_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(select_ln23_fu_506_p3[2]),
        .Q(select_ln23_reg_1260[2]),
        .R(1'b0));
  FDRE \select_ln23_reg_1260_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(select_ln23_fu_506_p3[3]),
        .Q(select_ln23_reg_1260[3]),
        .R(1'b0));
  FDRE \select_ln23_reg_1260_reg[4] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(select_ln23_fu_506_p3[4]),
        .Q(select_ln23_reg_1260[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \select_ln31_6_reg_1474[9]_i_1 
       (.I0(icmp_ln31_reg_1252),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .O(select_ln31_6_reg_1474));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln31_6_reg_1474[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .O(reg_3792));
  FDSE \select_ln31_6_reg_1474_reg[0] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(add_ln31_1_reg_1317[0]),
        .Q(\select_ln31_6_reg_1474_reg_n_5_[0] ),
        .S(select_ln31_6_reg_1474));
  FDRE \select_ln31_6_reg_1474_reg[1] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(add_ln31_1_reg_1317[1]),
        .Q(\select_ln31_6_reg_1474_reg_n_5_[1] ),
        .R(select_ln31_6_reg_1474));
  FDRE \select_ln31_6_reg_1474_reg[2] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(add_ln31_1_reg_1317[2]),
        .Q(\select_ln31_6_reg_1474_reg_n_5_[2] ),
        .R(select_ln31_6_reg_1474));
  FDRE \select_ln31_6_reg_1474_reg[3] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(add_ln31_1_reg_1317[3]),
        .Q(\select_ln31_6_reg_1474_reg_n_5_[3] ),
        .R(select_ln31_6_reg_1474));
  FDRE \select_ln31_6_reg_1474_reg[4] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(add_ln31_1_reg_1317[4]),
        .Q(\select_ln31_6_reg_1474_reg_n_5_[4] ),
        .R(select_ln31_6_reg_1474));
  FDRE \select_ln31_6_reg_1474_reg[5] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(add_ln31_1_reg_1317[5]),
        .Q(\select_ln31_6_reg_1474_reg_n_5_[5] ),
        .R(select_ln31_6_reg_1474));
  FDRE \select_ln31_6_reg_1474_reg[6] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(add_ln31_1_reg_1317[6]),
        .Q(\select_ln31_6_reg_1474_reg_n_5_[6] ),
        .R(select_ln31_6_reg_1474));
  FDRE \select_ln31_6_reg_1474_reg[7] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(add_ln31_1_reg_1317[7]),
        .Q(\select_ln31_6_reg_1474_reg_n_5_[7] ),
        .R(select_ln31_6_reg_1474));
  FDRE \select_ln31_6_reg_1474_reg[8] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(add_ln31_1_reg_1317[8]),
        .Q(\select_ln31_6_reg_1474_reg_n_5_[8] ),
        .R(select_ln31_6_reg_1474));
  FDRE \select_ln31_6_reg_1474_reg[9] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(add_ln31_1_reg_1317[9]),
        .Q(\select_ln31_6_reg_1474_reg_n_5_[9] ),
        .R(select_ln31_6_reg_1474));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1449[0]_i_1 
       (.I0(out_h_reg_1293[0]),
        .I1(select_ln23_7_reg_1287),
        .I2(select_ln23_reg_1260[0]),
        .O(select_ln31_fu_834_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1449[1]_i_1 
       (.I0(out_h_reg_1293[1]),
        .I1(select_ln23_7_reg_1287),
        .I2(select_ln23_reg_1260[1]),
        .O(select_ln31_fu_834_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1449[2]_i_1 
       (.I0(out_h_reg_1293[2]),
        .I1(select_ln23_7_reg_1287),
        .I2(select_ln23_reg_1260[2]),
        .O(select_ln31_fu_834_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1449[3]_i_1 
       (.I0(out_h_reg_1293[3]),
        .I1(select_ln23_7_reg_1287),
        .I2(select_ln23_reg_1260[3]),
        .O(select_ln31_fu_834_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln31_reg_1449[4]_i_1 
       (.I0(out_h_reg_1293[4]),
        .I1(select_ln23_7_reg_1287),
        .I2(select_ln23_reg_1260[4]),
        .O(select_ln31_fu_834_p3[4]));
  FDRE \select_ln31_reg_1449_reg[0] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(select_ln31_fu_834_p3[0]),
        .Q(select_ln31_reg_1449[0]),
        .R(1'b0));
  FDRE \select_ln31_reg_1449_reg[1] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(select_ln31_fu_834_p3[1]),
        .Q(select_ln31_reg_1449[1]),
        .R(1'b0));
  FDRE \select_ln31_reg_1449_reg[2] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(select_ln31_fu_834_p3[2]),
        .Q(select_ln31_reg_1449[2]),
        .R(1'b0));
  FDRE \select_ln31_reg_1449_reg[3] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(select_ln31_fu_834_p3[3]),
        .Q(select_ln31_reg_1449[3]),
        .R(1'b0));
  FDRE \select_ln31_reg_1449_reg[4] 
       (.C(ap_clk),
        .CE(reg_3792),
        .D(select_ln31_fu_834_p3[4]),
        .Q(select_ln31_reg_1449[4]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp10_0_0_mid2_reg_1332_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp10_0_0_mid2_reg_1332_reg_i_3_n_5,tmp10_0_0_mid2_reg_1332_reg_i_4_n_5,tmp10_0_0_mid2_reg_1332_reg_i_5_n_5,tmp10_0_0_mid2_reg_1332_reg_i_6_n_5,tmp10_0_0_mid2_reg_1332_reg_i_7_n_5,tmp10_0_0_mid2_reg_1332_reg_i_8_n_5,tmp10_0_0_mid2_reg_1332_reg_i_9_n_5,tmp10_0_0_mid2_reg_1332_reg_i_10_n_5,tmp10_0_0_mid2_reg_1332_reg_i_11_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp10_0_0_mid2_reg_1332_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln37_20_reg_1504_reg_6[6],add_ln37_20_reg_1504_reg_6[6],add_ln37_20_reg_1504_reg_6[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp10_0_0_mid2_reg_1332_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp10_0_0_mid2_reg_1332_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp10_0_0_mid2_reg_1332_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln31_1_reg_13170),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp10_0_0_mid2_reg_13320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp10_0_0_mid2_reg_1332_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp10_0_0_mid2_reg_1332_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp10_0_0_mid2_reg_1332_reg_P_UNCONNECTED[47:14],tmp10_0_0_mid2_reg_1332_reg_n_97,tmp10_0_0_mid2_reg_1332_reg_n_98,tmp10_0_0_mid2_reg_1332_reg_n_99,tmp10_0_0_mid2_reg_1332_reg_n_100,tmp10_0_0_mid2_reg_1332_reg_n_101,tmp10_0_0_mid2_reg_1332_reg_n_102,tmp10_0_0_mid2_reg_1332_reg_n_103,tmp10_0_0_mid2_reg_1332_reg_n_104,tmp10_0_0_mid2_reg_1332_reg_n_105,tmp10_0_0_mid2_reg_1332_reg_n_106,tmp10_0_0_mid2_reg_1332_reg_n_107,tmp10_0_0_mid2_reg_1332_reg_n_108,tmp10_0_0_mid2_reg_1332_reg_n_109,tmp10_0_0_mid2_reg_1332_reg_n_110}),
        .PATTERNBDETECT(NLW_tmp10_0_0_mid2_reg_1332_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp10_0_0_mid2_reg_1332_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp10_0_0_mid2_reg_1332_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp10_0_0_mid2_reg_1332_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp10_0_0_mid2_reg_1332_reg_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h7888787778777888)) 
    tmp10_0_0_mid2_reg_1332_reg_i_10
       (.I0(select_ln23_fu_506_p3[0]),
        .I1(p_1_in),
        .I2(mul_ln37_3_fu_557_p2[1]),
        .I3(p_0_in),
        .I4(ap_phi_mux_out_h_0_phi_fu_343_p4[1]),
        .I5(mul_ln37_fu_475_p2[1]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_10_n_5));
  LUT6 #(
    .INIT(64'hBBBABBBF44454440)) 
    tmp10_0_0_mid2_reg_1332_reg_i_11
       (.I0(p_0_in),
        .I1(out_h_0_reg_339[0]),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(select_ln31_reg_1449[0]),
        .I5(p_1_in),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_11_n_5));
  CARRY4 tmp10_0_0_mid2_reg_1332_reg_i_12
       (.CI(tmp10_0_0_mid2_reg_1332_reg_i_16_n_5),
        .CO({NLW_tmp10_0_0_mid2_reg_1332_reg_i_12_CO_UNCONNECTED[3],tmp10_0_0_mid2_reg_1332_reg_i_12_n_6,tmp10_0_0_mid2_reg_1332_reg_i_12_n_7,tmp10_0_0_mid2_reg_1332_reg_i_12_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_0_0_mid1_fu_614_p2[8:5]),
        .S(select_ln23_3_fu_562_p3));
  CARRY4 tmp10_0_0_mid2_reg_1332_reg_i_13
       (.CI(tmp10_0_0_mid2_reg_1332_reg_i_15_n_5),
        .CO({NLW_tmp10_0_0_mid2_reg_1332_reg_i_13_CO_UNCONNECTED[3:2],tmp10_0_0_mid2_reg_1332_reg_i_13_n_7,tmp10_0_0_mid2_reg_1332_reg_i_13_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp10_0_0_mid2_reg_1332_reg_i_24_n_5,tmp10_0_0_mid2_reg_1332_reg_i_25_n_5}),
        .O({NLW_tmp10_0_0_mid2_reg_1332_reg_i_13_O_UNCONNECTED[3],mul_ln37_3_fu_557_p2[8:6]}),
        .S({1'b0,tmp10_0_0_mid2_reg_1332_reg_i_26_n_5,tmp10_0_0_mid2_reg_1332_reg_i_27_n_5,tmp10_0_0_mid2_reg_1332_reg_i_28_n_5}));
  CARRY4 tmp10_0_0_mid2_reg_1332_reg_i_14
       (.CI(tmp10_0_0_mid2_reg_1332_reg_i_17_n_5),
        .CO({NLW_tmp10_0_0_mid2_reg_1332_reg_i_14_CO_UNCONNECTED[3],tmp10_0_0_mid2_reg_1332_reg_i_14_n_6,tmp10_0_0_mid2_reg_1332_reg_i_14_n_7,tmp10_0_0_mid2_reg_1332_reg_i_14_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_0_0_fu_484_p2[8:5]),
        .S(mul_ln37_fu_475_p2[8:5]));
  CARRY4 tmp10_0_0_mid2_reg_1332_reg_i_15
       (.CI(1'b0),
        .CO({tmp10_0_0_mid2_reg_1332_reg_i_15_n_5,tmp10_0_0_mid2_reg_1332_reg_i_15_n_6,tmp10_0_0_mid2_reg_1332_reg_i_15_n_7,tmp10_0_0_mid2_reg_1332_reg_i_15_n_8}),
        .CYINIT(1'b0),
        .DI({tmp10_0_0_mid2_reg_1332_reg_i_31_n_5,tmp10_0_0_mid2_reg_1332_reg_i_32_n_12,tmp10_0_0_mid2_reg_1332_reg_i_18_n_9,1'b0}),
        .O(mul_ln37_3_fu_557_p2[5:2]),
        .S({tmp10_0_0_mid2_reg_1332_reg_i_33_n_5,tmp10_0_0_mid2_reg_1332_reg_i_34_n_5,tmp10_0_0_mid2_reg_1332_reg_i_18_n_9,tmp10_0_0_mid2_reg_1332_reg_i_18_n_10}));
  CARRY4 tmp10_0_0_mid2_reg_1332_reg_i_16
       (.CI(1'b0),
        .CO({tmp10_0_0_mid2_reg_1332_reg_i_16_n_5,tmp10_0_0_mid2_reg_1332_reg_i_16_n_6,tmp10_0_0_mid2_reg_1332_reg_i_16_n_7,tmp10_0_0_mid2_reg_1332_reg_i_16_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln37_7_cast_mid_fu_610_p1[4:1]),
        .O({tmp_0_0_mid1_fu_614_p2[4:2],NLW_tmp10_0_0_mid2_reg_1332_reg_i_16_O_UNCONNECTED[0]}),
        .S({tmp10_0_0_mid2_reg_1332_reg_i_35_n_5,tmp10_0_0_mid2_reg_1332_reg_i_36_n_5,tmp10_0_0_mid2_reg_1332_reg_i_37_n_5,tmp_0_0_mid1_fu_614_p2[1]}));
  CARRY4 tmp10_0_0_mid2_reg_1332_reg_i_17
       (.CI(1'b0),
        .CO({tmp10_0_0_mid2_reg_1332_reg_i_17_n_5,tmp10_0_0_mid2_reg_1332_reg_i_17_n_6,tmp10_0_0_mid2_reg_1332_reg_i_17_n_7,tmp10_0_0_mid2_reg_1332_reg_i_17_n_8}),
        .CYINIT(1'b0),
        .DI(ap_phi_mux_out_h_0_phi_fu_343_p4[4:1]),
        .O({tmp_0_0_fu_484_p2[4:2],NLW_tmp10_0_0_mid2_reg_1332_reg_i_17_O_UNCONNECTED[0]}),
        .S({tmp10_0_0_mid2_reg_1332_reg_i_39_n_5,tmp10_0_0_mid2_reg_1332_reg_i_40_n_5,tmp10_0_0_mid2_reg_1332_reg_i_41_n_5,tmp_0_0_fu_484_p2[1]}));
  CARRY4 tmp10_0_0_mid2_reg_1332_reg_i_18
       (.CI(1'b0),
        .CO({tmp10_0_0_mid2_reg_1332_reg_i_18_n_5,tmp10_0_0_mid2_reg_1332_reg_i_18_n_6,tmp10_0_0_mid2_reg_1332_reg_i_18_n_7,tmp10_0_0_mid2_reg_1332_reg_i_18_n_8}),
        .CYINIT(1'b0),
        .DI({tmp10_0_0_mid2_reg_1332_reg_i_43_n_5,tmp10_0_0_mid2_reg_1332_reg_i_44_n_5,tmp10_0_0_mid2_reg_1332_reg_i_45_n_5,1'b0}),
        .O({tmp10_0_0_mid2_reg_1332_reg_i_18_n_9,tmp10_0_0_mid2_reg_1332_reg_i_18_n_10,mul_ln37_3_fu_557_p2[1],NLW_tmp10_0_0_mid2_reg_1332_reg_i_18_O_UNCONNECTED[0]}),
        .S({tmp10_0_0_mid2_reg_1332_reg_i_46_n_5,tmp10_0_0_mid2_reg_1332_reg_i_47_n_5,tmp10_0_0_mid2_reg_1332_reg_i_48_n_5,1'b0}));
  CARRY4 tmp10_0_0_mid2_reg_1332_reg_i_19
       (.CI(1'b0),
        .CO({tmp10_0_0_mid2_reg_1332_reg_i_19_n_5,tmp10_0_0_mid2_reg_1332_reg_i_19_n_6,tmp10_0_0_mid2_reg_1332_reg_i_19_n_7,tmp10_0_0_mid2_reg_1332_reg_i_19_n_8}),
        .CYINIT(1'b0),
        .DI({tmp10_0_0_mid2_reg_1332_reg_i_49_n_5,tmp10_0_0_mid2_reg_1332_reg_i_50_n_5,tmp10_0_0_mid2_reg_1332_reg_i_51_n_5,1'b0}),
        .O({tmp10_0_0_mid2_reg_1332_reg_i_19_n_9,tmp10_0_0_mid2_reg_1332_reg_i_19_n_10,mul_ln37_fu_475_p2[1],NLW_tmp10_0_0_mid2_reg_1332_reg_i_19_O_UNCONNECTED[0]}),
        .S({tmp10_0_0_mid2_reg_1332_reg_i_52_n_5,tmp10_0_0_mid2_reg_1332_reg_i_53_n_5,tmp10_0_0_mid2_reg_1332_reg_i_54_n_5,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp10_0_0_mid2_reg_1332_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .O(tmp10_0_0_mid2_reg_13320));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp10_0_0_mid2_reg_1332_reg_i_20
       (.I0(mul_ln37_3_fu_557_p2[8]),
        .I1(p_0_in),
        .I2(mul_ln37_fu_475_p2[8]),
        .O(select_ln23_3_fu_562_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp10_0_0_mid2_reg_1332_reg_i_21
       (.I0(mul_ln37_3_fu_557_p2[7]),
        .I1(p_0_in),
        .I2(mul_ln37_fu_475_p2[7]),
        .O(select_ln23_3_fu_562_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp10_0_0_mid2_reg_1332_reg_i_22
       (.I0(mul_ln37_3_fu_557_p2[6]),
        .I1(p_0_in),
        .I2(mul_ln37_fu_475_p2[6]),
        .O(select_ln23_3_fu_562_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp10_0_0_mid2_reg_1332_reg_i_23
       (.I0(mul_ln37_3_fu_557_p2[5]),
        .I1(p_0_in),
        .I2(mul_ln37_fu_475_p2[5]),
        .O(select_ln23_3_fu_562_p3[5]));
  LUT6 #(
    .INIT(64'hFFFFFC0C55550000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_24
       (.I0(tmp10_0_0_mid2_reg_1332_reg_i_55_n_5),
        .I1(select_ln23_2_reg_1443),
        .I2(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I3(out_d_0_reg_316[4]),
        .I4(tmp10_0_0_mid2_reg_1332_reg_i_32_n_10),
        .I5(tmp10_0_0_mid2_reg_1332_reg_i_56_n_5),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_24_n_5));
  LUT6 #(
    .INIT(64'hFFB8FFB80000FF00)) 
    tmp10_0_0_mid2_reg_1332_reg_i_25
       (.I0(out_d_0_reg_316[4]),
        .I1(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I2(select_ln23_2_reg_1443),
        .I3(tmp10_0_0_mid2_reg_1332_reg_i_32_n_11),
        .I4(tmp10_0_0_mid2_reg_1332_reg_i_55_n_5),
        .I5(tmp10_0_0_mid2_reg_1332_reg_i_56_n_5),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_25_n_5));
  LUT4 #(
    .INIT(16'hA107)) 
    tmp10_0_0_mid2_reg_1332_reg_i_26
       (.I0(B_0[3]),
        .I1(tmp_1_reg_1223[13]),
        .I2(\out_d_reg_1247[4]_i_2_n_5 ),
        .I3(tmp10_0_0_mid2_reg_1332_reg_i_32_n_5),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_26_n_5));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    tmp10_0_0_mid2_reg_1332_reg_i_27
       (.I0(tmp_1_reg_1223[13]),
        .I1(\out_d_reg_1247[4]_i_2_n_5 ),
        .I2(tmp10_0_0_mid2_reg_1332_reg_i_24_n_5),
        .I3(tmp10_0_0_mid2_reg_1332_reg_i_32_n_5),
        .I4(B_0[3]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_27_n_5));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    tmp10_0_0_mid2_reg_1332_reg_i_28
       (.I0(tmp_1_reg_1223[13]),
        .I1(\out_d_reg_1247[4]_i_2_n_5 ),
        .I2(tmp10_0_0_mid2_reg_1332_reg_i_25_n_5),
        .I3(tmp10_0_0_mid2_reg_1332_reg_i_32_n_10),
        .I4(tmp10_0_0_mid2_reg_1332_reg_i_56_n_5),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_28_n_5));
  CARRY4 tmp10_0_0_mid2_reg_1332_reg_i_29
       (.CI(tmp10_0_0_mid2_reg_1332_reg_i_30_n_5),
        .CO({NLW_tmp10_0_0_mid2_reg_1332_reg_i_29_CO_UNCONNECTED[3:2],tmp10_0_0_mid2_reg_1332_reg_i_29_n_7,tmp10_0_0_mid2_reg_1332_reg_i_29_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp10_0_0_mid2_reg_1332_reg_i_57_n_5,tmp10_0_0_mid2_reg_1332_reg_i_58_n_5}),
        .O({NLW_tmp10_0_0_mid2_reg_1332_reg_i_29_O_UNCONNECTED[3],mul_ln37_fu_475_p2[8:6]}),
        .S({1'b0,tmp10_0_0_mid2_reg_1332_reg_i_59_n_5,tmp10_0_0_mid2_reg_1332_reg_i_60_n_5,tmp10_0_0_mid2_reg_1332_reg_i_61_n_5}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp10_0_0_mid2_reg_1332_reg_i_3
       (.I0(tmp_0_0_mid1_fu_614_p2[8]),
        .I1(p_1_in),
        .I2(mul_ln37_3_fu_557_p2[8]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_484_p2[8]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_3_n_5));
  CARRY4 tmp10_0_0_mid2_reg_1332_reg_i_30
       (.CI(1'b0),
        .CO({tmp10_0_0_mid2_reg_1332_reg_i_30_n_5,tmp10_0_0_mid2_reg_1332_reg_i_30_n_6,tmp10_0_0_mid2_reg_1332_reg_i_30_n_7,tmp10_0_0_mid2_reg_1332_reg_i_30_n_8}),
        .CYINIT(1'b0),
        .DI({tmp10_0_0_mid2_reg_1332_reg_i_62_n_5,tmp10_0_0_mid2_reg_1332_reg_i_63_n_12,tmp10_0_0_mid2_reg_1332_reg_i_19_n_9,1'b0}),
        .O(mul_ln37_fu_475_p2[5:2]),
        .S({tmp10_0_0_mid2_reg_1332_reg_i_64_n_5,tmp10_0_0_mid2_reg_1332_reg_i_65_n_5,tmp10_0_0_mid2_reg_1332_reg_i_19_n_9,tmp10_0_0_mid2_reg_1332_reg_i_19_n_10}));
  LUT3 #(
    .INIT(8'h69)) 
    tmp10_0_0_mid2_reg_1332_reg_i_31
       (.I0(tmp10_0_0_mid2_reg_1332_reg_i_56_n_5),
        .I1(tmp10_0_0_mid2_reg_1332_reg_i_55_n_5),
        .I2(tmp10_0_0_mid2_reg_1332_reg_i_32_n_11),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_31_n_5));
  CARRY4 tmp10_0_0_mid2_reg_1332_reg_i_32
       (.CI(tmp10_0_0_mid2_reg_1332_reg_i_18_n_5),
        .CO({tmp10_0_0_mid2_reg_1332_reg_i_32_n_5,NLW_tmp10_0_0_mid2_reg_1332_reg_i_32_CO_UNCONNECTED[2],tmp10_0_0_mid2_reg_1332_reg_i_32_n_7,tmp10_0_0_mid2_reg_1332_reg_i_32_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp10_0_0_mid2_reg_1332_reg_i_66_n_5,tmp10_0_0_mid2_reg_1332_reg_i_67_n_5,tmp10_0_0_mid2_reg_1332_reg_i_67_n_5}),
        .O({NLW_tmp10_0_0_mid2_reg_1332_reg_i_32_O_UNCONNECTED[3],tmp10_0_0_mid2_reg_1332_reg_i_32_n_10,tmp10_0_0_mid2_reg_1332_reg_i_32_n_11,tmp10_0_0_mid2_reg_1332_reg_i_32_n_12}),
        .S({1'b1,tmp10_0_0_mid2_reg_1332_reg_i_68_n_5,tmp10_0_0_mid2_reg_1332_reg_i_69_n_5,tmp10_0_0_mid2_reg_1332_reg_i_70_n_5}));
  LUT3 #(
    .INIT(8'h69)) 
    tmp10_0_0_mid2_reg_1332_reg_i_33
       (.I0(tmp10_0_0_mid2_reg_1332_reg_i_56_n_5),
        .I1(tmp10_0_0_mid2_reg_1332_reg_i_55_n_5),
        .I2(tmp10_0_0_mid2_reg_1332_reg_i_32_n_11),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_33_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    tmp10_0_0_mid2_reg_1332_reg_i_34
       (.I0(tmp10_0_0_mid2_reg_1332_reg_i_32_n_12),
        .I1(tmp10_0_0_mid2_reg_1332_reg_i_56_n_5),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_34_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    tmp10_0_0_mid2_reg_1332_reg_i_35
       (.I0(zext_ln37_7_cast_mid_fu_610_p1[4]),
        .I1(mul_ln37_fu_475_p2[4]),
        .I2(p_0_in),
        .I3(mul_ln37_3_fu_557_p2[4]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_35_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    tmp10_0_0_mid2_reg_1332_reg_i_36
       (.I0(zext_ln37_7_cast_mid_fu_610_p1[3]),
        .I1(mul_ln37_fu_475_p2[3]),
        .I2(p_0_in),
        .I3(mul_ln37_3_fu_557_p2[3]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_36_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    tmp10_0_0_mid2_reg_1332_reg_i_37
       (.I0(zext_ln37_7_cast_mid_fu_610_p1[2]),
        .I1(mul_ln37_fu_475_p2[2]),
        .I2(p_0_in),
        .I3(mul_ln37_3_fu_557_p2[2]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_37_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    tmp10_0_0_mid2_reg_1332_reg_i_38
       (.I0(zext_ln37_7_cast_mid_fu_610_p1[1]),
        .I1(mul_ln37_fu_475_p2[1]),
        .I2(p_0_in),
        .I3(mul_ln37_3_fu_557_p2[1]),
        .O(tmp_0_0_mid1_fu_614_p2[1]));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    tmp10_0_0_mid2_reg_1332_reg_i_39
       (.I0(select_ln31_reg_1449[4]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(out_h_0_reg_339[4]),
        .I5(mul_ln37_fu_475_p2[4]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_39_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp10_0_0_mid2_reg_1332_reg_i_4
       (.I0(tmp_0_0_mid1_fu_614_p2[7]),
        .I1(p_1_in),
        .I2(mul_ln37_3_fu_557_p2[7]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_484_p2[7]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_4_n_5));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    tmp10_0_0_mid2_reg_1332_reg_i_40
       (.I0(select_ln31_reg_1449[3]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(out_h_0_reg_339[3]),
        .I5(mul_ln37_fu_475_p2[3]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_40_n_5));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    tmp10_0_0_mid2_reg_1332_reg_i_41
       (.I0(select_ln31_reg_1449[2]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(out_h_0_reg_339[2]),
        .I5(mul_ln37_fu_475_p2[2]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_41_n_5));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    tmp10_0_0_mid2_reg_1332_reg_i_42
       (.I0(select_ln31_reg_1449[1]),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(out_h_0_reg_339[1]),
        .I5(mul_ln37_fu_475_p2[1]),
        .O(tmp_0_0_fu_484_p2[1]));
  LUT6 #(
    .INIT(64'h8484844444448444)) 
    tmp10_0_0_mid2_reg_1332_reg_i_43
       (.I0(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I1(tmp_1_reg_1223[13]),
        .I2(B_0[0]),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(out_d_0_reg_316[1]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_43_n_5));
  LUT6 #(
    .INIT(64'h478B74B800000000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_44
       (.I0(out_d_0_reg_316[1]),
        .I1(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I2(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I3(out_d_0_reg_316[0]),
        .I4(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I5(tmp_1_reg_1223[13]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_44_n_5));
  LUT6 #(
    .INIT(64'h0040FF7F00000000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_45
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(out_d_0_reg_316[0]),
        .I5(tmp_1_reg_1223[13]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_45_n_5));
  LUT6 #(
    .INIT(64'h8484844444448444)) 
    tmp10_0_0_mid2_reg_1332_reg_i_46
       (.I0(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I1(tmp_1_reg_1223[13]),
        .I2(B_0[0]),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(out_d_0_reg_316[1]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_46_n_5));
  LUT4 #(
    .INIT(16'h3050)) 
    tmp10_0_0_mid2_reg_1332_reg_i_47
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I1(out_d_0_reg_316[1]),
        .I2(tmp_1_reg_1223[13]),
        .I3(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_47_n_5));
  LUT6 #(
    .INIT(64'h0040FF7F00000000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_48
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(out_d_0_reg_316[0]),
        .I5(tmp_1_reg_1223[13]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_48_n_5));
  LUT6 #(
    .INIT(64'h56A6A95900000000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_49
       (.I0(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I1(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I2(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I3(out_d_0_reg_316[1]),
        .I4(B_0[0]),
        .I5(tmp_1_reg_1223[13]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_49_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp10_0_0_mid2_reg_1332_reg_i_5
       (.I0(tmp_0_0_mid1_fu_614_p2[6]),
        .I1(p_1_in),
        .I2(mul_ln37_3_fu_557_p2[6]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_484_p2[6]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_5_n_5));
  LUT6 #(
    .INIT(64'hAAAA8AAA00008000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_50
       (.I0(tmp_1_reg_1223[13]),
        .I1(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I5(out_d_0_reg_316[1]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_50_n_5));
  LUT6 #(
    .INIT(64'hAAAA8AAA00008000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_51
       (.I0(tmp_1_reg_1223[13]),
        .I1(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I5(out_d_0_reg_316[0]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_51_n_5));
  LUT6 #(
    .INIT(64'h56A6A95900000000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_52
       (.I0(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I1(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I2(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I3(out_d_0_reg_316[1]),
        .I4(B_0[0]),
        .I5(tmp_1_reg_1223[13]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_52_n_5));
  LUT6 #(
    .INIT(64'h5A335ACC00000000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_53
       (.I0(out_d_0_reg_316[1]),
        .I1(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I2(out_d_0_reg_316[0]),
        .I3(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I4(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I5(tmp_1_reg_1223[13]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_53_n_5));
  LUT6 #(
    .INIT(64'hAAAA8AAA00008000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_54
       (.I0(tmp_1_reg_1223[13]),
        .I1(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I5(out_d_0_reg_316[0]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_54_n_5));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hD)) 
    tmp10_0_0_mid2_reg_1332_reg_i_55
       (.I0(tmp_1_reg_1223[13]),
        .I1(\out_d_reg_1247[4]_i_2_n_5 ),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_55_n_5));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp10_0_0_mid2_reg_1332_reg_i_56
       (.I0(B_0[3]),
        .I1(tmp_1_reg_1223[13]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_56_n_5));
  LUT6 #(
    .INIT(64'hE200FF000000E200)) 
    tmp10_0_0_mid2_reg_1332_reg_i_57
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .I1(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I2(out_d_0_reg_316[3]),
        .I3(tmp_1_reg_1223[13]),
        .I4(\select_ln23_1_reg_1270[7]_i_8_n_5 ),
        .I5(tmp10_0_0_mid2_reg_1332_reg_i_63_n_10),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_57_n_5));
  LUT6 #(
    .INIT(64'hDDD444D400000000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_58
       (.I0(\select_ln23_1_reg_1270[7]_i_8_n_5 ),
        .I1(tmp10_0_0_mid2_reg_1332_reg_i_63_n_11),
        .I2(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .I3(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I4(out_d_0_reg_316[3]),
        .I5(tmp_1_reg_1223[13]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_58_n_5));
  LUT6 #(
    .INIT(64'hC1C1C1131313C113)) 
    tmp10_0_0_mid2_reg_1332_reg_i_59
       (.I0(tmp_1_reg_1223[13]),
        .I1(\select_ln23_1_reg_1270[7]_i_8_n_5 ),
        .I2(tmp10_0_0_mid2_reg_1332_reg_i_63_n_5),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(out_d_0_reg_316[3]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_59_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp10_0_0_mid2_reg_1332_reg_i_6
       (.I0(tmp_0_0_mid1_fu_614_p2[5]),
        .I1(p_1_in),
        .I2(mul_ln37_3_fu_557_p2[5]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_484_p2[5]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_6_n_5));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    tmp10_0_0_mid2_reg_1332_reg_i_60
       (.I0(tmp10_0_0_mid2_reg_1332_reg_i_57_n_5),
        .I1(tmp10_0_0_mid2_reg_1332_reg_i_63_n_5),
        .I2(tmp10_0_0_mid2_reg_1332_reg_i_71_n_5),
        .I3(out_d_0_reg_316[3]),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_60_n_5));
  LUT5 #(
    .INIT(32'h96666966)) 
    tmp10_0_0_mid2_reg_1332_reg_i_61
       (.I0(tmp10_0_0_mid2_reg_1332_reg_i_58_n_5),
        .I1(tmp10_0_0_mid2_reg_1332_reg_i_63_n_10),
        .I2(\select_ln23_1_reg_1270[7]_i_8_n_5 ),
        .I3(tmp_1_reg_1223[13]),
        .I4(\zext_ln45_1_reg_1233[3]_i_1_n_5 ),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_61_n_5));
  LUT6 #(
    .INIT(64'h47FFB8FFB8004700)) 
    tmp10_0_0_mid2_reg_1332_reg_i_62
       (.I0(out_d_0_reg_316[3]),
        .I1(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I2(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .I3(tmp_1_reg_1223[13]),
        .I4(\select_ln23_1_reg_1270[7]_i_8_n_5 ),
        .I5(tmp10_0_0_mid2_reg_1332_reg_i_63_n_11),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_62_n_5));
  CARRY4 tmp10_0_0_mid2_reg_1332_reg_i_63
       (.CI(tmp10_0_0_mid2_reg_1332_reg_i_19_n_5),
        .CO({tmp10_0_0_mid2_reg_1332_reg_i_63_n_5,NLW_tmp10_0_0_mid2_reg_1332_reg_i_63_CO_UNCONNECTED[2],tmp10_0_0_mid2_reg_1332_reg_i_63_n_7,tmp10_0_0_mid2_reg_1332_reg_i_63_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,\zext_ln45_1_reg_1233[2]_i_1_n_5 ,tmp10_0_0_mid2_reg_1332_reg_i_72_n_5,tmp10_0_0_mid2_reg_1332_reg_i_72_n_5}),
        .O({NLW_tmp10_0_0_mid2_reg_1332_reg_i_63_O_UNCONNECTED[3],tmp10_0_0_mid2_reg_1332_reg_i_63_n_10,tmp10_0_0_mid2_reg_1332_reg_i_63_n_11,tmp10_0_0_mid2_reg_1332_reg_i_63_n_12}),
        .S({1'b1,tmp10_0_0_mid2_reg_1332_reg_i_73_n_5,tmp10_0_0_mid2_reg_1332_reg_i_74_n_5,tmp10_0_0_mid2_reg_1332_reg_i_75_n_5}));
  LUT6 #(
    .INIT(64'h47FFB8FFB8004700)) 
    tmp10_0_0_mid2_reg_1332_reg_i_64
       (.I0(out_d_0_reg_316[3]),
        .I1(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I2(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .I3(tmp_1_reg_1223[13]),
        .I4(\select_ln23_1_reg_1270[7]_i_8_n_5 ),
        .I5(tmp10_0_0_mid2_reg_1332_reg_i_63_n_11),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_64_n_5));
  LUT6 #(
    .INIT(64'h6A6A6A666A6A6AAA)) 
    tmp10_0_0_mid2_reg_1332_reg_i_65
       (.I0(tmp10_0_0_mid2_reg_1332_reg_i_63_n_12),
        .I1(tmp_1_reg_1223[13]),
        .I2(out_d_0_reg_316[3]),
        .I3(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_65_n_5));
  LUT6 #(
    .INIT(64'h8080800808088008)) 
    tmp10_0_0_mid2_reg_1332_reg_i_66
       (.I0(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I1(tmp_1_reg_1223[13]),
        .I2(B_0[0]),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(out_d_0_reg_316[1]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_66_n_5));
  LUT6 #(
    .INIT(64'hA0A0A0C0C0C0A0C0)) 
    tmp10_0_0_mid2_reg_1332_reg_i_67
       (.I0(B_0[0]),
        .I1(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I2(tmp_1_reg_1223[13]),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(out_d_0_reg_316[1]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_67_n_5));
  LUT6 #(
    .INIT(64'h444DDD4D33300030)) 
    tmp10_0_0_mid2_reg_1332_reg_i_68
       (.I0(tmp_1_reg_1223[13]),
        .I1(B_0[0]),
        .I2(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I3(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I4(out_d_0_reg_316[1]),
        .I5(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_68_n_5));
  LUT5 #(
    .INIT(32'h6A969596)) 
    tmp10_0_0_mid2_reg_1332_reg_i_69
       (.I0(tmp10_0_0_mid2_reg_1332_reg_i_67_n_5),
        .I1(B_0[0]),
        .I2(\select_ln23_1_reg_1270[7]_i_9_n_5 ),
        .I3(tmp_1_reg_1223[13]),
        .I4(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_69_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp10_0_0_mid2_reg_1332_reg_i_7
       (.I0(tmp_0_0_mid1_fu_614_p2[4]),
        .I1(p_1_in),
        .I2(mul_ln37_3_fu_557_p2[4]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_484_p2[4]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_7_n_5));
  LUT5 #(
    .INIT(32'h959A659A)) 
    tmp10_0_0_mid2_reg_1332_reg_i_70
       (.I0(tmp10_0_0_mid2_reg_1332_reg_i_67_n_5),
        .I1(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I2(tmp_1_reg_1223[13]),
        .I3(B_0[0]),
        .I4(\select_ln23_1_reg_1270[7]_i_9_n_5 ),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_70_n_5));
  LUT6 #(
    .INIT(64'hAAAA8AAA00008000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_71
       (.I0(tmp_1_reg_1223[13]),
        .I1(select_ln23_2_reg_1443),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_5),
        .I4(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I5(out_d_0_reg_316[4]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_71_n_5));
  LUT6 #(
    .INIT(64'h8C8C8C0808088C08)) 
    tmp10_0_0_mid2_reg_1332_reg_i_72
       (.I0(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I1(tmp_1_reg_1223[13]),
        .I2(B_0[0]),
        .I3(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(out_d_0_reg_316[1]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_72_n_5));
  LUT6 #(
    .INIT(64'h5F0077775F000000)) 
    tmp10_0_0_mid2_reg_1332_reg_i_73
       (.I0(tmp_1_reg_1223[13]),
        .I1(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I2(out_d_0_reg_316[1]),
        .I3(out_d_0_reg_316[2]),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(\select_ln23_2_reg_1443_reg_n_5_[2] ),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_73_n_5));
  LUT6 #(
    .INIT(64'h956A9595956A6A6A)) 
    tmp10_0_0_mid2_reg_1332_reg_i_74
       (.I0(tmp10_0_0_mid2_reg_1332_reg_i_72_n_5),
        .I1(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I2(tmp_1_reg_1223[13]),
        .I3(out_d_0_reg_316[1]),
        .I4(\add_ln31_1_reg_1317[9]_i_4_n_5 ),
        .I5(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_74_n_5));
  LUT5 #(
    .INIT(32'h96666999)) 
    tmp10_0_0_mid2_reg_1332_reg_i_75
       (.I0(tmp10_0_0_mid2_reg_1332_reg_i_72_n_5),
        .I1(tmp10_0_0_mid2_reg_1332_reg_i_50_n_5),
        .I2(tmp_1_reg_1223[13]),
        .I3(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .I4(B_0[0]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_75_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp10_0_0_mid2_reg_1332_reg_i_8
       (.I0(tmp_0_0_mid1_fu_614_p2[3]),
        .I1(p_1_in),
        .I2(mul_ln37_3_fu_557_p2[3]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_484_p2[3]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_8_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    tmp10_0_0_mid2_reg_1332_reg_i_9
       (.I0(tmp_0_0_mid1_fu_614_p2[2]),
        .I1(p_1_in),
        .I2(mul_ln37_3_fu_557_p2[2]),
        .I3(p_0_in),
        .I4(tmp_0_0_fu_484_p2[2]),
        .O(tmp10_0_0_mid2_reg_1332_reg_i_9_n_5));
  FDRE \tmp10_0_0_mid2_v_v_reg_1310_reg[0] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(tmp10_0_0_mid2_reg_1332_reg_i_11_n_5),
        .Q(tmp10_0_0_mid2_v_v_reg_1310[0]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1310_reg[1] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(tmp10_0_0_mid2_reg_1332_reg_i_10_n_5),
        .Q(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1310_reg[2] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(tmp10_0_0_mid2_reg_1332_reg_i_9_n_5),
        .Q(tmp10_0_0_mid2_v_v_reg_1310[2]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1310_reg[3] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(tmp10_0_0_mid2_reg_1332_reg_i_8_n_5),
        .Q(tmp10_0_0_mid2_v_v_reg_1310[3]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1310_reg[4] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(tmp10_0_0_mid2_reg_1332_reg_i_7_n_5),
        .Q(tmp10_0_0_mid2_v_v_reg_1310[4]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1310_reg[5] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(tmp10_0_0_mid2_reg_1332_reg_i_6_n_5),
        .Q(tmp10_0_0_mid2_v_v_reg_1310[5]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1310_reg[6] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(tmp10_0_0_mid2_reg_1332_reg_i_5_n_5),
        .Q(tmp10_0_0_mid2_v_v_reg_1310[6]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1310_reg[7] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(tmp10_0_0_mid2_reg_1332_reg_i_4_n_5),
        .Q(tmp10_0_0_mid2_v_v_reg_1310[7]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1310_reg[8] 
       (.C(ap_clk),
        .CE(add_ln31_1_reg_13170),
        .D(tmp10_0_0_mid2_reg_1332_reg_i_3_n_5),
        .Q(tmp10_0_0_mid2_v_v_reg_1310[8]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp10_1_0_mid2_reg_1339_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp10_1_0_mid2_reg_1339_reg_i_1_n_5,tmp10_1_0_mid2_reg_1339_reg_i_2_n_5,tmp10_1_0_mid2_reg_1339_reg_i_3_n_5,tmp10_1_0_mid2_reg_1339_reg_i_4_n_5,tmp10_1_0_mid2_reg_1339_reg_i_5_n_5,tmp10_1_0_mid2_reg_1339_reg_i_6_n_5,tmp10_1_0_mid2_reg_1339_reg_i_7_n_5,tmp10_1_0_mid2_reg_1339_reg_i_8_n_5,tmp10_1_0_mid2_reg_1339_reg_i_9_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp10_1_0_mid2_reg_1339_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln37_20_reg_1504_reg_6[6],add_ln37_20_reg_1504_reg_6[6],add_ln37_20_reg_1504_reg_6[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp10_1_0_mid2_reg_1339_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp10_1_0_mid2_reg_1339_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp10_1_0_mid2_reg_1339_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp10_0_0_mid2_reg_13320),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp10_1_0_mid2_reg_1339_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp10_1_0_mid2_reg_1339_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp10_1_0_mid2_reg_1339_reg_P_UNCONNECTED[47:14],tmp10_1_0_mid2_reg_1339_reg_n_97,tmp10_1_0_mid2_reg_1339_reg_n_98,tmp10_1_0_mid2_reg_1339_reg_n_99,tmp10_1_0_mid2_reg_1339_reg_n_100,tmp10_1_0_mid2_reg_1339_reg_n_101,tmp10_1_0_mid2_reg_1339_reg_n_102,tmp10_1_0_mid2_reg_1339_reg_n_103,tmp10_1_0_mid2_reg_1339_reg_n_104,tmp10_1_0_mid2_reg_1339_reg_n_105,tmp10_1_0_mid2_reg_1339_reg_n_106,tmp10_1_0_mid2_reg_1339_reg_n_107,tmp10_1_0_mid2_reg_1339_reg_n_108,tmp10_1_0_mid2_reg_1339_reg_n_109,tmp10_1_0_mid2_reg_1339_reg_n_110}),
        .PATTERNBDETECT(NLW_tmp10_1_0_mid2_reg_1339_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp10_1_0_mid2_reg_1339_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp10_1_0_mid2_reg_1339_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp10_1_0_mid2_reg_1339_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    tmp10_1_0_mid2_reg_1339_reg_i_1
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[8]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[0]),
        .I2(tmp10_0_0_mid2_v_v_reg_1310[7]),
        .I3(tmp10_0_0_mid2_v_v_reg_1310[5]),
        .I4(tmp10_1_0_mid2_reg_1339_reg_i_10_n_5),
        .I5(tmp10_0_0_mid2_v_v_reg_1310[6]),
        .O(tmp10_1_0_mid2_reg_1339_reg_i_1_n_5));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp10_1_0_mid2_reg_1339_reg_i_10
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[3]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1310[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1310[4]),
        .O(tmp10_1_0_mid2_reg_1339_reg_i_10_n_5));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    tmp10_1_0_mid2_reg_1339_reg_i_2
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[7]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[6]),
        .I2(tmp10_1_0_mid2_reg_1339_reg_i_10_n_5),
        .I3(tmp10_0_0_mid2_v_v_reg_1310[5]),
        .I4(tmp10_0_0_mid2_v_v_reg_1310[0]),
        .O(tmp10_1_0_mid2_reg_1339_reg_i_2_n_5));
  LUT4 #(
    .INIT(16'hA6AA)) 
    tmp10_1_0_mid2_reg_1339_reg_i_3
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[6]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[0]),
        .I2(tmp10_1_0_mid2_reg_1339_reg_i_10_n_5),
        .I3(tmp10_0_0_mid2_v_v_reg_1310[5]),
        .O(tmp10_1_0_mid2_reg_1339_reg_i_3_n_5));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    tmp10_1_0_mid2_reg_1339_reg_i_4
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[5]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[3]),
        .I2(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1310[2]),
        .I4(tmp10_0_0_mid2_v_v_reg_1310[4]),
        .I5(tmp10_0_0_mid2_v_v_reg_1310[0]),
        .O(tmp10_1_0_mid2_reg_1339_reg_i_4_n_5));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp10_1_0_mid2_reg_1339_reg_i_5
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1310[3]),
        .I4(tmp10_0_0_mid2_v_v_reg_1310[0]),
        .O(tmp10_1_0_mid2_reg_1339_reg_i_5_n_5));
  LUT4 #(
    .INIT(16'h6AAA)) 
    tmp10_1_0_mid2_reg_1339_reg_i_6
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[3]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1310[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1310[0]),
        .O(tmp10_1_0_mid2_reg_1339_reg_i_6_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    tmp10_1_0_mid2_reg_1339_reg_i_7
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[2]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1310[0]),
        .O(tmp10_1_0_mid2_reg_1339_reg_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    tmp10_1_0_mid2_reg_1339_reg_i_8
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .O(tmp10_1_0_mid2_reg_1339_reg_i_8_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    tmp10_1_0_mid2_reg_1339_reg_i_9
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[0]),
        .O(tmp10_1_0_mid2_reg_1339_reg_i_9_n_5));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp10_2_0_mid2_reg_1356_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[8:6],tmp10_2_0_mid2_reg_1356_reg_i_4_n_5,A[4:1],tmp10_0_0_mid2_v_v_reg_1310[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp10_2_0_mid2_reg_1356_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln37_20_reg_1504_reg_6[6],add_ln37_20_reg_1504_reg_6[6],add_ln37_20_reg_1504_reg_6[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp10_2_0_mid2_reg_1356_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp10_2_0_mid2_reg_1356_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp10_2_0_mid2_reg_1356_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp10_2_0_mid2_reg_13560),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp10_2_0_mid2_reg_1356_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp10_2_0_mid2_reg_1356_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp10_2_0_mid2_reg_1356_reg_P_UNCONNECTED[47:14],tmp10_2_0_mid2_reg_1356_reg_n_97,tmp10_2_0_mid2_reg_1356_reg_n_98,tmp10_2_0_mid2_reg_1356_reg_n_99,tmp10_2_0_mid2_reg_1356_reg_n_100,tmp10_2_0_mid2_reg_1356_reg_n_101,tmp10_2_0_mid2_reg_1356_reg_n_102,tmp10_2_0_mid2_reg_1356_reg_n_103,tmp10_2_0_mid2_reg_1356_reg_n_104,tmp10_2_0_mid2_reg_1356_reg_n_105,tmp10_2_0_mid2_reg_1356_reg_n_106,tmp10_2_0_mid2_reg_1356_reg_n_107,tmp10_2_0_mid2_reg_1356_reg_n_108,tmp10_2_0_mid2_reg_1356_reg_n_109,tmp10_2_0_mid2_reg_1356_reg_n_110}),
        .PATTERNBDETECT(NLW_tmp10_2_0_mid2_reg_1356_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp10_2_0_mid2_reg_1356_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp10_2_0_mid2_reg_1356_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp10_2_0_mid2_reg_1356_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    tmp10_2_0_mid2_reg_1356_reg_i_1
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[8]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[6]),
        .I2(tmp10_1_0_mid2_reg_1339_reg_i_10_n_5),
        .I3(tmp10_0_0_mid2_v_v_reg_1310[5]),
        .I4(tmp10_0_0_mid2_v_v_reg_1310[7]),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    tmp10_2_0_mid2_reg_1356_reg_i_2
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[7]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[6]),
        .I2(tmp10_1_0_mid2_reg_1339_reg_i_10_n_5),
        .I3(tmp10_0_0_mid2_v_v_reg_1310[5]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    tmp10_2_0_mid2_reg_1356_reg_i_3
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[6]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[3]),
        .I2(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1310[2]),
        .I4(tmp10_0_0_mid2_v_v_reg_1310[4]),
        .I5(tmp10_0_0_mid2_v_v_reg_1310[5]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp10_2_0_mid2_reg_1356_reg_i_4
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[5]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[4]),
        .I2(tmp10_0_0_mid2_v_v_reg_1310[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .I4(tmp10_0_0_mid2_v_v_reg_1310[3]),
        .O(tmp10_2_0_mid2_reg_1356_reg_i_4_n_5));
  LUT4 #(
    .INIT(16'h6AAA)) 
    tmp10_2_0_mid2_reg_1356_reg_i_5
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1310[3]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'h6A)) 
    tmp10_2_0_mid2_reg_1356_reg_i_6
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[3]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1310[2]),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h6)) 
    tmp10_2_0_mid2_reg_1356_reg_i_7
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .I1(tmp10_0_0_mid2_v_v_reg_1310[2]),
        .O(A[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp10_2_0_mid2_reg_1356_reg_i_8
       (.I0(tmp10_0_0_mid2_v_v_reg_1310[1]),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln37_17_reg_1363[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .O(tmp10_2_0_mid2_reg_13560));
  FDRE \zext_ln37_17_reg_1363_reg[0] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13560),
        .D(\out_w_0_mid2_reg_1298_reg_n_5_[0] ),
        .Q(zext_ln37_17_reg_1363[0]),
        .R(1'b0));
  FDRE \zext_ln37_17_reg_1363_reg[1] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13560),
        .D(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .Q(zext_ln37_17_reg_1363[1]),
        .R(1'b0));
  FDRE \zext_ln37_17_reg_1363_reg[2] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13560),
        .D(\out_w_0_mid2_reg_1298_reg_n_5_[2] ),
        .Q(zext_ln37_17_reg_1363[2]),
        .R(1'b0));
  FDRE \zext_ln37_17_reg_1363_reg[3] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13560),
        .D(\out_w_0_mid2_reg_1298_reg_n_5_[3] ),
        .Q(zext_ln37_17_reg_1363[3]),
        .R(1'b0));
  FDRE \zext_ln37_17_reg_1363_reg[4] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13560),
        .D(\out_w_0_mid2_reg_1298_reg_n_5_[4] ),
        .Q(zext_ln37_17_reg_1363[4]),
        .R(1'b0));
  FDRE \zext_ln37_19_reg_1380_reg[0] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13560),
        .D(zext_ln37_19_fu_728_p1[0]),
        .Q(zext_ln37_19_reg_1380_reg[0]),
        .R(1'b0));
  FDRE \zext_ln37_19_reg_1380_reg[1] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13560),
        .D(zext_ln37_19_fu_728_p1[1]),
        .Q(zext_ln37_19_reg_1380_reg[1]),
        .R(1'b0));
  FDRE \zext_ln37_19_reg_1380_reg[2] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13560),
        .D(zext_ln37_19_fu_728_p1[2]),
        .Q(zext_ln37_19_reg_1380_reg[2]),
        .R(1'b0));
  FDRE \zext_ln37_19_reg_1380_reg[3] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13560),
        .D(zext_ln37_19_fu_728_p1[3]),
        .Q(zext_ln37_19_reg_1380_reg[3]),
        .R(1'b0));
  FDRE \zext_ln37_19_reg_1380_reg[4] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_13560),
        .D(zext_ln37_19_fu_728_p1[4]),
        .Q(zext_ln37_19_reg_1380_reg[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln37_21_reg_1412[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .O(add_ln37_13_fu_766_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln37_21_reg_1412[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1298_reg_n_5_[2] ),
        .O(add_ln37_13_fu_766_p2[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \zext_ln37_21_reg_1412[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[3] ),
        .I1(\out_w_0_mid2_reg_1298_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .O(add_ln37_13_fu_766_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln37_21_reg_1412[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .O(mul_ln45_1_reg_14060));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \zext_ln37_21_reg_1412[4]_i_2 
       (.I0(\out_w_0_mid2_reg_1298_reg_n_5_[4] ),
        .I1(\out_w_0_mid2_reg_1298_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1298_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1298_reg_n_5_[3] ),
        .O(add_ln37_13_fu_766_p2[4]));
  FDRE \zext_ln37_21_reg_1412_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(\out_w_0_mid2_reg_1298_reg_n_5_[0] ),
        .Q(zext_ln37_21_reg_1412_reg[0]),
        .R(1'b0));
  FDRE \zext_ln37_21_reg_1412_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(add_ln37_13_fu_766_p2[1]),
        .Q(zext_ln37_21_reg_1412_reg[1]),
        .R(1'b0));
  FDRE \zext_ln37_21_reg_1412_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(add_ln37_13_fu_766_p2[2]),
        .Q(zext_ln37_21_reg_1412_reg[2]),
        .R(1'b0));
  FDRE \zext_ln37_21_reg_1412_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(add_ln37_13_fu_766_p2[3]),
        .Q(zext_ln37_21_reg_1412_reg[3]),
        .R(1'b0));
  FDRE \zext_ln37_21_reg_1412_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln45_1_reg_14060),
        .D(add_ln37_13_fu_766_p2[4]),
        .Q(zext_ln37_21_reg_1412_reg[4]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out_h_reg_1293[0]),
        .Q(zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out_h_reg_1293[1]),
        .Q(zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out_h_reg_1293[2]),
        .Q(zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out_h_reg_1293[3]),
        .Q(zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out_h_reg_1293[4]),
        .Q(zext_ln37_7_cast_mid_reg_1305_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \zext_ln37_7_cast_reg_1238[0]_i_1 
       (.I0(out_h_0_reg_339[0]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(select_ln31_reg_1449[0]),
        .O(ap_phi_mux_out_h_0_phi_fu_343_p4[0]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \zext_ln37_7_cast_reg_1238[1]_i_1 
       (.I0(out_h_0_reg_339[1]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(select_ln31_reg_1449[1]),
        .O(ap_phi_mux_out_h_0_phi_fu_343_p4[1]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \zext_ln37_7_cast_reg_1238[2]_i_1 
       (.I0(out_h_0_reg_339[2]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(select_ln31_reg_1449[2]),
        .O(ap_phi_mux_out_h_0_phi_fu_343_p4[2]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \zext_ln37_7_cast_reg_1238[3]_i_1 
       (.I0(out_h_0_reg_339[3]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(select_ln31_reg_1449[3]),
        .O(ap_phi_mux_out_h_0_phi_fu_343_p4[3]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \zext_ln37_7_cast_reg_1238[4]_i_1 
       (.I0(out_h_0_reg_339[4]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(select_ln31_reg_1449[4]),
        .O(ap_phi_mux_out_h_0_phi_fu_343_p4[4]));
  FDRE \zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(zext_ln37_7_cast_reg_1238_reg[0]),
        .Q(zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(zext_ln37_7_cast_reg_1238_reg[1]),
        .Q(zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(zext_ln37_7_cast_reg_1238_reg[2]),
        .Q(zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(zext_ln37_7_cast_reg_1238_reg[3]),
        .Q(zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(zext_ln37_7_cast_reg_1238_reg[4]),
        .Q(zext_ln37_7_cast_reg_1238_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_reg_1238_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_phi_mux_out_h_0_phi_fu_343_p4[0]),
        .Q(zext_ln37_7_cast_reg_1238_reg[0]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_reg_1238_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_phi_mux_out_h_0_phi_fu_343_p4[1]),
        .Q(zext_ln37_7_cast_reg_1238_reg[1]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_reg_1238_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_phi_mux_out_h_0_phi_fu_343_p4[2]),
        .Q(zext_ln37_7_cast_reg_1238_reg[2]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_reg_1238_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_phi_mux_out_h_0_phi_fu_343_p4[3]),
        .Q(zext_ln37_7_cast_reg_1238_reg[3]),
        .R(1'b0));
  FDRE \zext_ln37_7_cast_reg_1238_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_phi_mux_out_h_0_phi_fu_343_p4[4]),
        .Q(zext_ln37_7_cast_reg_1238_reg[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln45_1_reg_1233[0]_i_1 
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(out_d_0_reg_316[0]),
        .O(\zext_ln45_1_reg_1233[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln45_1_reg_1233[1]_i_1 
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(out_d_0_reg_316[1]),
        .O(\zext_ln45_1_reg_1233[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \zext_ln45_1_reg_1233[2]_i_1 
       (.I0(\select_ln23_2_reg_1443_reg_n_5_[2] ),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(out_d_0_reg_316[2]),
        .O(\zext_ln45_1_reg_1233[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \zext_ln45_1_reg_1233[3]_i_1 
       (.I0(out_d_0_reg_316[3]),
        .I1(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(Q[0]),
        .I4(\select_ln23_2_reg_1443_reg_n_5_[3] ),
        .O(\zext_ln45_1_reg_1233[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln45_1_reg_1233[4]_i_1 
       (.I0(select_ln23_2_reg_1443),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln22_reg_1243_reg_n_5_[0] ),
        .I3(out_d_0_reg_316[4]),
        .O(\zext_ln45_1_reg_1233[4]_i_1_n_5 ));
  FDRE \zext_ln45_1_reg_1233_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(zext_ln45_1_reg_1233_reg[0]),
        .Q(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln45_1_reg_1233_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(zext_ln45_1_reg_1233_reg[1]),
        .Q(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln45_1_reg_1233_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(zext_ln45_1_reg_1233_reg[2]),
        .Q(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln45_1_reg_1233_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(zext_ln45_1_reg_1233_reg[3]),
        .Q(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln45_1_reg_1233_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(zext_ln45_1_reg_1233_reg[4]),
        .Q(zext_ln45_1_reg_1233_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln45_1_reg_1233_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln45_1_reg_1233[0]_i_1_n_5 ),
        .Q(zext_ln45_1_reg_1233_reg[0]),
        .R(1'b0));
  FDRE \zext_ln45_1_reg_1233_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln45_1_reg_1233[1]_i_1_n_5 ),
        .Q(zext_ln45_1_reg_1233_reg[1]),
        .R(1'b0));
  FDRE \zext_ln45_1_reg_1233_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln45_1_reg_1233[2]_i_1_n_5 ),
        .Q(zext_ln45_1_reg_1233_reg[2]),
        .R(1'b0));
  FDRE \zext_ln45_1_reg_1233_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln45_1_reg_1233[3]_i_1_n_5 ),
        .Q(zext_ln45_1_reg_1233_reg[3]),
        .R(1'b0));
  FDRE \zext_ln45_1_reg_1233_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln45_1_reg_1233[4]_i_1_n_5 ),
        .Q(zext_ln45_1_reg_1233_reg[4]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_network_0_0,network,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "network,Vivado 2019.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TDATA,
    input_data_TDEST,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TDATA,
    output_data_TDEST,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 104000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_data:output_data, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 104000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TVALID" *) input input_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TREADY" *) output input_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDATA" *) input [15:0]input_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDEST" *) input [0:0]input_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TKEEP" *) input [1:0]input_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TSTRB" *) input [1:0]input_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TUSER" *) input [0:0]input_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TLAST" *) input [0:0]input_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 104000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input [0:0]input_data_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TVALID" *) output output_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TREADY" *) input output_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDATA" *) output [15:0]output_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDEST" *) output [0:0]output_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TKEEP" *) output [1:0]output_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TSTRB" *) output [1:0]output_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TUSER" *) output [0:0]output_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TLAST" *) output [0:0]output_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 104000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) output [0:0]output_data_TID;

  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire interrupt;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "44'b00001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp1_stage0 = "44'b00100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "44'b00000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "44'b00000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "44'b00000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "44'b00000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "44'b00000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "44'b00000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "44'b00000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "44'b00000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "44'b00000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "44'b00000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "44'b00000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "44'b00000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "44'b00000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "44'b00000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "44'b00000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "44'b00000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "44'b00000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "44'b00000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "44'b00000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "44'b00000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "44'b00000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "44'b00000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "44'b00000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "44'b00000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "44'b00000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "44'b00000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "44'b00000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "44'b00000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "44'b00000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "44'b00000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "44'b00000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "44'b00000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "44'b00000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "44'b00000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state42 = "44'b00010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "44'b01000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "44'b10000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "44'b00000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "44'b00000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "44'b00000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "44'b00000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "44'b00000000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_data_TDATA(input_data_TDATA),
        .input_data_TDEST(input_data_TDEST),
        .input_data_TID(input_data_TID),
        .input_data_TKEEP(input_data_TKEEP),
        .input_data_TLAST(input_data_TLAST),
        .input_data_TREADY(input_data_TREADY),
        .input_data_TSTRB(input_data_TSTRB),
        .input_data_TUSER(input_data_TUSER),
        .input_data_TVALID(input_data_TVALID),
        .interrupt(interrupt),
        .output_data_TDATA(output_data_TDATA),
        .output_data_TDEST(output_data_TDEST),
        .output_data_TID(output_data_TID),
        .output_data_TKEEP(output_data_TKEEP),
        .output_data_TLAST(output_data_TLAST),
        .output_data_TREADY(output_data_TREADY),
        .output_data_TSTRB(output_data_TSTRB),
        .output_data_TUSER(output_data_TUSER),
        .output_data_TVALID(output_data_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16
   (P,
    grp_max_pooling2d_fix16_fu_523_input_r_ce0,
    grp_max_pooling2d_fix16_fu_523_input_r_ce1,
    \select_ln26_1_reg_861_reg[13]_0 ,
    grp_max_pooling2d_fix16_fu_523_output_r_ce0,
    \reg_235_reg[15]_0 ,
    S,
    \reg_235_reg[14]_0 ,
    ADDRARDADDR,
    ADDRBWRADDR,
    \select_ln26_2_reg_887_reg[0]_0 ,
    \select_ln26_2_reg_887_reg[1]_0 ,
    \select_ln26_2_reg_887_reg[2]_0 ,
    \add_ln43_reg_1030_pp1_iter3_reg_reg[3] ,
    \select_ln26_2_reg_887_reg[4]_0 ,
    \select_ln26_2_reg_887_reg[5]_0 ,
    \select_ln26_2_reg_887_reg[6]_0 ,
    \select_ln26_2_reg_887_reg[7]_0 ,
    \select_ln26_2_reg_887_reg[8]_0 ,
    \select_ln26_2_reg_887_reg[9]_0 ,
    \select_ln26_2_reg_887_reg[10]_0 ,
    \select_ln26_2_reg_887_reg[11]_0 ,
    \select_ln26_2_reg_887_reg[13]_0 ,
    D,
    \icmp_ln15_reg_727_pp0_iter3_reg_reg[0]_0 ,
    \add_ln37_reg_621_reg[10] ,
    \ap_CS_fsm_reg[5]_0 ,
    ap_clk,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    grp_max_pooling2d_fix16_fu_523_ap_start_reg,
    q0,
    CO,
    \select_ln26_2_reg_887_reg[13]_1 ,
    ram_reg_0,
    output_r_address0,
    ap_enable_reg_pp0_iter0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    grp_padding2d_fix16_fu_505_output_r_address1,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    grp_padding2d_fix16_fu_505_output_r_address0,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_i_45_0,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    ram_reg_0_30,
    ram_reg_0_31,
    ram_reg_0_32,
    ram_reg_0_33,
    ram_reg_0_34,
    ram_reg_0_35,
    ram_reg_0_36,
    ram_reg_0_37,
    grp_pointwise_conv2d_fix_fu_544_input_r_address0,
    ram_reg_0_38,
    ram_reg_0_39,
    ram_reg_0_i_28__0_0,
    input_r_address0,
    ram_reg_0_40,
    ram_reg_0_41,
    ram_reg_0_42,
    ram_reg_0_43,
    \reg_235_reg[15]_1 );
  output [5:0]P;
  output grp_max_pooling2d_fix16_fu_523_input_r_ce0;
  output grp_max_pooling2d_fix16_fu_523_input_r_ce1;
  output [10:0]\select_ln26_1_reg_861_reg[13]_0 ;
  output grp_max_pooling2d_fix16_fu_523_output_r_ce0;
  output [15:0]\reg_235_reg[15]_0 ;
  output [3:0]S;
  output [3:0]\reg_235_reg[14]_0 ;
  output [0:0]ADDRARDADDR;
  output [2:0]ADDRBWRADDR;
  output \select_ln26_2_reg_887_reg[0]_0 ;
  output \select_ln26_2_reg_887_reg[1]_0 ;
  output \select_ln26_2_reg_887_reg[2]_0 ;
  output \add_ln43_reg_1030_pp1_iter3_reg_reg[3] ;
  output \select_ln26_2_reg_887_reg[4]_0 ;
  output \select_ln26_2_reg_887_reg[5]_0 ;
  output \select_ln26_2_reg_887_reg[6]_0 ;
  output \select_ln26_2_reg_887_reg[7]_0 ;
  output \select_ln26_2_reg_887_reg[8]_0 ;
  output \select_ln26_2_reg_887_reg[9]_0 ;
  output \select_ln26_2_reg_887_reg[10]_0 ;
  output \select_ln26_2_reg_887_reg[11]_0 ;
  output \select_ln26_2_reg_887_reg[13]_0 ;
  output [3:0]D;
  output \icmp_ln15_reg_727_pp0_iter3_reg_reg[0]_0 ;
  output [5:0]\add_ln37_reg_621_reg[10] ;
  output \ap_CS_fsm_reg[5]_0 ;
  input ap_clk;
  input [6:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_max_pooling2d_fix16_fu_523_ap_start_reg;
  input [15:0]q0;
  input [0:0]CO;
  input [0:0]\select_ln26_2_reg_887_reg[13]_1 ;
  input ram_reg_0;
  input [0:0]output_r_address0;
  input ap_enable_reg_pp0_iter0;
  input [1:0]ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input [2:0]grp_padding2d_fix16_fu_505_output_r_address1;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input [1:0]grp_padding2d_fix16_fu_505_output_r_address0;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_i_45_0;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input ram_reg_0_30;
  input ram_reg_0_31;
  input ram_reg_0_32;
  input ram_reg_0_33;
  input ram_reg_0_34;
  input ram_reg_0_35;
  input ram_reg_0_36;
  input ram_reg_0_37;
  input [0:0]grp_pointwise_conv2d_fix_fu_544_input_r_address0;
  input [0:0]ram_reg_0_38;
  input ram_reg_0_39;
  input [5:0]ram_reg_0_i_28__0_0;
  input [5:0]input_r_address0;
  input ram_reg_0_40;
  input ram_reg_0_41;
  input [0:0]ram_reg_0_42;
  input ram_reg_0_43;
  input [15:0]\reg_235_reg[15]_1 ;

  wire [0:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [4:0]B;
  wire [0:0]CO;
  wire [3:0]D;
  wire [5:0]P;
  wire [6:0]Q;
  wire [3:0]S;
  wire [12:0]add_ln15_fu_519_p2;
  wire [12:0]add_ln15_reg_820;
  wire add_ln15_reg_8200;
  wire \add_ln15_reg_820_reg[12]_i_2_n_6 ;
  wire \add_ln15_reg_820_reg[12]_i_2_n_7 ;
  wire \add_ln15_reg_820_reg[12]_i_2_n_8 ;
  wire \add_ln15_reg_820_reg[4]_i_1_n_5 ;
  wire \add_ln15_reg_820_reg[4]_i_1_n_6 ;
  wire \add_ln15_reg_820_reg[4]_i_1_n_7 ;
  wire \add_ln15_reg_820_reg[4]_i_1_n_8 ;
  wire \add_ln15_reg_820_reg[8]_i_1_n_5 ;
  wire \add_ln15_reg_820_reg[8]_i_1_n_6 ;
  wire \add_ln15_reg_820_reg[8]_i_1_n_7 ;
  wire \add_ln15_reg_820_reg[8]_i_1_n_8 ;
  wire [7:0]add_ln16_1_fu_557_p2;
  wire add_ln23_1_fu_499_p2_i_16_n_7;
  wire add_ln23_1_fu_499_p2_i_16_n_8;
  wire add_ln23_1_fu_499_p2_i_17_n_5;
  wire add_ln23_1_fu_499_p2_i_17_n_6;
  wire add_ln23_1_fu_499_p2_i_17_n_7;
  wire add_ln23_1_fu_499_p2_i_17_n_8;
  wire add_ln23_1_fu_499_p2_i_18_n_5;
  wire add_ln23_1_fu_499_p2_i_18_n_6;
  wire add_ln23_1_fu_499_p2_i_18_n_7;
  wire add_ln23_1_fu_499_p2_i_18_n_8;
  wire add_ln23_1_fu_499_p2_i_19_n_5;
  wire add_ln23_1_fu_499_p2_i_19_n_6;
  wire add_ln23_1_fu_499_p2_i_19_n_7;
  wire add_ln23_1_fu_499_p2_i_19_n_8;
  wire add_ln23_1_fu_499_p2_i_20_n_5;
  wire add_ln23_1_fu_499_p2_i_20_n_6;
  wire add_ln23_1_fu_499_p2_i_20_n_7;
  wire add_ln23_1_fu_499_p2_i_20_n_8;
  wire add_ln23_1_fu_499_p2_i_21_n_5;
  wire add_ln23_1_fu_499_p2_i_21_n_6;
  wire add_ln23_1_fu_499_p2_i_21_n_7;
  wire add_ln23_1_fu_499_p2_i_21_n_8;
  wire add_ln23_1_fu_499_p2_i_22_n_10;
  wire add_ln23_1_fu_499_p2_i_22_n_5;
  wire add_ln23_1_fu_499_p2_i_22_n_6;
  wire add_ln23_1_fu_499_p2_i_22_n_7;
  wire add_ln23_1_fu_499_p2_i_22_n_8;
  wire add_ln23_1_fu_499_p2_i_22_n_9;
  wire add_ln23_1_fu_499_p2_i_24_n_7;
  wire add_ln23_1_fu_499_p2_i_24_n_8;
  wire add_ln23_1_fu_499_p2_i_25_n_5;
  wire add_ln23_1_fu_499_p2_i_26_n_5;
  wire add_ln23_1_fu_499_p2_i_27_n_5;
  wire add_ln23_1_fu_499_p2_i_28_n_5;
  wire add_ln23_1_fu_499_p2_i_29_n_5;
  wire add_ln23_1_fu_499_p2_i_2_n_5;
  wire add_ln23_1_fu_499_p2_i_33_n_5;
  wire add_ln23_1_fu_499_p2_i_34_n_5;
  wire add_ln23_1_fu_499_p2_i_34_n_6;
  wire add_ln23_1_fu_499_p2_i_34_n_7;
  wire add_ln23_1_fu_499_p2_i_34_n_8;
  wire add_ln23_1_fu_499_p2_i_35_n_5;
  wire add_ln23_1_fu_499_p2_i_36_n_5;
  wire add_ln23_1_fu_499_p2_i_37_n_10;
  wire add_ln23_1_fu_499_p2_i_37_n_11;
  wire add_ln23_1_fu_499_p2_i_37_n_12;
  wire add_ln23_1_fu_499_p2_i_37_n_5;
  wire add_ln23_1_fu_499_p2_i_37_n_7;
  wire add_ln23_1_fu_499_p2_i_37_n_8;
  wire add_ln23_1_fu_499_p2_i_38_n_5;
  wire add_ln23_1_fu_499_p2_i_39_n_5;
  wire add_ln23_1_fu_499_p2_i_3_n_5;
  wire add_ln23_1_fu_499_p2_i_40_n_5;
  wire add_ln23_1_fu_499_p2_i_41_n_5;
  wire add_ln23_1_fu_499_p2_i_42_n_5;
  wire add_ln23_1_fu_499_p2_i_43_n_5;
  wire add_ln23_1_fu_499_p2_i_44_n_5;
  wire add_ln23_1_fu_499_p2_i_45_n_5;
  wire add_ln23_1_fu_499_p2_i_46_n_5;
  wire add_ln23_1_fu_499_p2_i_47_n_5;
  wire add_ln23_1_fu_499_p2_i_48_n_5;
  wire add_ln23_1_fu_499_p2_i_49_n_5;
  wire add_ln23_1_fu_499_p2_i_4_n_5;
  wire add_ln23_1_fu_499_p2_i_50_n_5;
  wire add_ln23_1_fu_499_p2_i_51_n_5;
  wire add_ln23_1_fu_499_p2_i_52_n_5;
  wire add_ln23_1_fu_499_p2_i_53_n_5;
  wire add_ln23_1_fu_499_p2_i_54_n_5;
  wire add_ln23_1_fu_499_p2_i_55_n_5;
  wire add_ln23_1_fu_499_p2_i_56_n_5;
  wire add_ln23_1_fu_499_p2_i_57_n_5;
  wire add_ln23_1_fu_499_p2_i_58_n_5;
  wire add_ln23_1_fu_499_p2_i_59_n_10;
  wire add_ln23_1_fu_499_p2_i_59_n_11;
  wire add_ln23_1_fu_499_p2_i_59_n_12;
  wire add_ln23_1_fu_499_p2_i_59_n_5;
  wire add_ln23_1_fu_499_p2_i_59_n_7;
  wire add_ln23_1_fu_499_p2_i_59_n_8;
  wire add_ln23_1_fu_499_p2_i_5_n_5;
  wire add_ln23_1_fu_499_p2_i_60_n_10;
  wire add_ln23_1_fu_499_p2_i_60_n_5;
  wire add_ln23_1_fu_499_p2_i_60_n_6;
  wire add_ln23_1_fu_499_p2_i_60_n_7;
  wire add_ln23_1_fu_499_p2_i_60_n_8;
  wire add_ln23_1_fu_499_p2_i_60_n_9;
  wire add_ln23_1_fu_499_p2_i_61_n_5;
  wire add_ln23_1_fu_499_p2_i_62_n_5;
  wire add_ln23_1_fu_499_p2_i_63_n_5;
  wire add_ln23_1_fu_499_p2_i_64_n_5;
  wire add_ln23_1_fu_499_p2_i_65_n_5;
  wire add_ln23_1_fu_499_p2_i_66_n_5;
  wire add_ln23_1_fu_499_p2_i_67_n_5;
  wire add_ln23_1_fu_499_p2_i_68_n_5;
  wire add_ln23_1_fu_499_p2_i_69_n_5;
  wire add_ln23_1_fu_499_p2_i_6_n_5;
  wire add_ln23_1_fu_499_p2_i_70_n_5;
  wire add_ln23_1_fu_499_p2_i_71_n_5;
  wire add_ln23_1_fu_499_p2_i_72_n_5;
  wire add_ln23_1_fu_499_p2_i_73_n_5;
  wire add_ln23_1_fu_499_p2_i_74_n_5;
  wire add_ln23_1_fu_499_p2_i_75_n_5;
  wire add_ln23_1_fu_499_p2_i_76_n_5;
  wire add_ln23_1_fu_499_p2_i_77_n_5;
  wire add_ln23_1_fu_499_p2_i_78_n_5;
  wire add_ln23_1_fu_499_p2_i_79_n_5;
  wire add_ln23_1_fu_499_p2_i_7_n_5;
  wire add_ln23_1_fu_499_p2_i_80_n_5;
  wire add_ln23_1_fu_499_p2_i_81_n_5;
  wire add_ln23_1_fu_499_p2_i_8_n_5;
  wire add_ln23_1_fu_499_p2_i_9_n_5;
  wire add_ln23_1_fu_499_p2_n_100;
  wire add_ln23_1_fu_499_p2_n_101;
  wire add_ln23_1_fu_499_p2_n_102;
  wire add_ln23_1_fu_499_p2_n_103;
  wire add_ln23_1_fu_499_p2_n_104;
  wire add_ln23_1_fu_499_p2_n_105;
  wire add_ln23_1_fu_499_p2_n_106;
  wire add_ln23_1_fu_499_p2_n_107;
  wire add_ln23_1_fu_499_p2_n_108;
  wire add_ln23_1_fu_499_p2_n_109;
  wire add_ln23_1_fu_499_p2_n_110;
  wire add_ln23_1_fu_499_p2_n_97;
  wire add_ln23_1_fu_499_p2_n_98;
  wire add_ln23_1_fu_499_p2_n_99;
  wire [13:0]add_ln23_1_reg_798;
  wire add_ln23_1_reg_7980;
  wire add_ln23_2_reg_808_reg_n_100;
  wire add_ln23_2_reg_808_reg_n_101;
  wire add_ln23_2_reg_808_reg_n_102;
  wire add_ln23_2_reg_808_reg_n_103;
  wire add_ln23_2_reg_808_reg_n_104;
  wire add_ln23_2_reg_808_reg_n_105;
  wire add_ln23_2_reg_808_reg_n_106;
  wire add_ln23_2_reg_808_reg_n_107;
  wire add_ln23_2_reg_808_reg_n_108;
  wire add_ln23_2_reg_808_reg_n_109;
  wire add_ln23_2_reg_808_reg_n_110;
  wire add_ln23_2_reg_808_reg_n_97;
  wire add_ln23_2_reg_808_reg_n_98;
  wire add_ln23_2_reg_808_reg_n_99;
  wire [13:0]add_ln23_3_reg_814_pp0_iter1_reg;
  wire [13:0]add_ln23_3_reg_814_pp0_iter2_reg;
  wire add_ln23_3_reg_814_reg_n_100;
  wire add_ln23_3_reg_814_reg_n_101;
  wire add_ln23_3_reg_814_reg_n_102;
  wire add_ln23_3_reg_814_reg_n_103;
  wire add_ln23_3_reg_814_reg_n_104;
  wire add_ln23_3_reg_814_reg_n_105;
  wire add_ln23_3_reg_814_reg_n_106;
  wire add_ln23_3_reg_814_reg_n_107;
  wire add_ln23_3_reg_814_reg_n_108;
  wire add_ln23_3_reg_814_reg_n_109;
  wire add_ln23_3_reg_814_reg_n_110;
  wire add_ln23_3_reg_814_reg_n_97;
  wire add_ln23_3_reg_814_reg_n_98;
  wire add_ln23_3_reg_814_reg_n_99;
  wire add_ln23_fu_479_p2_n_100;
  wire add_ln23_fu_479_p2_n_101;
  wire add_ln23_fu_479_p2_n_102;
  wire add_ln23_fu_479_p2_n_103;
  wire add_ln23_fu_479_p2_n_104;
  wire add_ln23_fu_479_p2_n_105;
  wire add_ln23_fu_479_p2_n_106;
  wire add_ln23_fu_479_p2_n_107;
  wire add_ln23_fu_479_p2_n_108;
  wire add_ln23_fu_479_p2_n_109;
  wire add_ln23_fu_479_p2_n_110;
  wire add_ln23_fu_479_p2_n_97;
  wire add_ln23_fu_479_p2_n_98;
  wire add_ln23_fu_479_p2_n_99;
  wire [13:0]add_ln23_reg_788;
  wire add_ln31_reg_8820;
  wire add_ln31_reg_882_reg_i_11_n_6;
  wire add_ln31_reg_882_reg_i_11_n_7;
  wire add_ln31_reg_882_reg_i_11_n_8;
  wire add_ln31_reg_882_reg_i_12_n_8;
  wire add_ln31_reg_882_reg_i_13_n_6;
  wire add_ln31_reg_882_reg_i_13_n_7;
  wire add_ln31_reg_882_reg_i_13_n_8;
  wire add_ln31_reg_882_reg_i_14_n_5;
  wire add_ln31_reg_882_reg_i_14_n_6;
  wire add_ln31_reg_882_reg_i_14_n_7;
  wire add_ln31_reg_882_reg_i_14_n_8;
  wire add_ln31_reg_882_reg_i_15_n_5;
  wire add_ln31_reg_882_reg_i_15_n_6;
  wire add_ln31_reg_882_reg_i_15_n_7;
  wire add_ln31_reg_882_reg_i_15_n_8;
  wire add_ln31_reg_882_reg_i_16_n_5;
  wire add_ln31_reg_882_reg_i_16_n_6;
  wire add_ln31_reg_882_reg_i_16_n_7;
  wire add_ln31_reg_882_reg_i_16_n_8;
  wire add_ln31_reg_882_reg_i_17_n_10;
  wire add_ln31_reg_882_reg_i_17_n_5;
  wire add_ln31_reg_882_reg_i_17_n_6;
  wire add_ln31_reg_882_reg_i_17_n_7;
  wire add_ln31_reg_882_reg_i_17_n_8;
  wire add_ln31_reg_882_reg_i_17_n_9;
  wire add_ln31_reg_882_reg_i_18_n_5;
  wire add_ln31_reg_882_reg_i_19_n_5;
  wire add_ln31_reg_882_reg_i_20_n_5;
  wire add_ln31_reg_882_reg_i_21_n_5;
  wire add_ln31_reg_882_reg_i_22_n_5;
  wire add_ln31_reg_882_reg_i_23_n_5;
  wire add_ln31_reg_882_reg_i_24_n_5;
  wire add_ln31_reg_882_reg_i_25_n_8;
  wire add_ln31_reg_882_reg_i_26_n_5;
  wire add_ln31_reg_882_reg_i_26_n_6;
  wire add_ln31_reg_882_reg_i_26_n_7;
  wire add_ln31_reg_882_reg_i_26_n_8;
  wire add_ln31_reg_882_reg_i_27_n_5;
  wire add_ln31_reg_882_reg_i_28_n_5;
  wire add_ln31_reg_882_reg_i_29_n_5;
  wire add_ln31_reg_882_reg_i_30_n_5;
  wire add_ln31_reg_882_reg_i_31_n_5;
  wire add_ln31_reg_882_reg_i_32_n_5;
  wire add_ln31_reg_882_reg_i_33_n_5;
  wire add_ln31_reg_882_reg_i_34_n_5;
  wire add_ln31_reg_882_reg_i_35_n_5;
  wire add_ln31_reg_882_reg_i_36_n_5;
  wire add_ln31_reg_882_reg_i_37_n_5;
  wire add_ln31_reg_882_reg_i_38_n_5;
  wire add_ln31_reg_882_reg_i_39_n_5;
  wire add_ln31_reg_882_reg_i_40_n_5;
  wire add_ln31_reg_882_reg_i_41_n_5;
  wire add_ln31_reg_882_reg_i_42_n_5;
  wire add_ln31_reg_882_reg_i_43_n_5;
  wire add_ln31_reg_882_reg_i_44_n_11;
  wire add_ln31_reg_882_reg_i_44_n_12;
  wire add_ln31_reg_882_reg_i_44_n_6;
  wire add_ln31_reg_882_reg_i_44_n_8;
  wire add_ln31_reg_882_reg_i_45_n_5;
  wire add_ln31_reg_882_reg_i_46_n_5;
  wire add_ln31_reg_882_reg_i_47_n_5;
  wire add_ln31_reg_882_reg_i_48_n_5;
  wire add_ln31_reg_882_reg_i_49_n_10;
  wire add_ln31_reg_882_reg_i_49_n_5;
  wire add_ln31_reg_882_reg_i_49_n_6;
  wire add_ln31_reg_882_reg_i_49_n_7;
  wire add_ln31_reg_882_reg_i_49_n_8;
  wire add_ln31_reg_882_reg_i_49_n_9;
  wire add_ln31_reg_882_reg_i_50_n_5;
  wire add_ln31_reg_882_reg_i_51_n_5;
  wire add_ln31_reg_882_reg_i_52_n_5;
  wire add_ln31_reg_882_reg_i_53_n_5;
  wire add_ln31_reg_882_reg_i_54_n_5;
  wire add_ln31_reg_882_reg_i_55_n_5;
  wire add_ln31_reg_882_reg_i_56_n_5;
  wire add_ln31_reg_882_reg_i_57_n_11;
  wire add_ln31_reg_882_reg_i_57_n_12;
  wire add_ln31_reg_882_reg_i_57_n_6;
  wire add_ln31_reg_882_reg_i_57_n_8;
  wire add_ln31_reg_882_reg_i_58_n_5;
  wire add_ln31_reg_882_reg_i_59_n_5;
  wire add_ln31_reg_882_reg_i_60_n_5;
  wire add_ln31_reg_882_reg_i_61_n_5;
  wire add_ln31_reg_882_reg_i_62_n_5;
  wire add_ln31_reg_882_reg_i_63_n_5;
  wire add_ln31_reg_882_reg_i_64_n_5;
  wire add_ln31_reg_882_reg_i_65_n_5;
  wire add_ln31_reg_882_reg_i_66_n_5;
  wire [5:0]\add_ln37_reg_621_reg[10] ;
  wire \add_ln43_reg_1030_pp1_iter3_reg_reg[3] ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [5:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter2_reg_n_5;
  wire ap_enable_reg_pp0_iter3_i_1_n_5;
  wire ap_enable_reg_pp0_iter3_i_2_n_5;
  wire ap_enable_reg_pp0_iter3_reg_n_5;
  wire [3:0]ap_phi_mux_out_h_0_phi_fu_215_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_max_pooling2d_fix16_fu_523_ap_done;
  wire grp_max_pooling2d_fix16_fu_523_ap_ready;
  wire grp_max_pooling2d_fix16_fu_523_ap_start_reg;
  wire [3:3]grp_max_pooling2d_fix16_fu_523_input_r_address0;
  wire [9:3]grp_max_pooling2d_fix16_fu_523_input_r_address1;
  wire grp_max_pooling2d_fix16_fu_523_input_r_ce0;
  wire grp_max_pooling2d_fix16_fu_523_input_r_ce1;
  wire [4:4]grp_max_pooling2d_fix16_fu_523_input_width;
  wire [11:2]grp_max_pooling2d_fix16_fu_523_output_r_address0;
  wire grp_max_pooling2d_fix16_fu_523_output_r_ce0;
  wire [1:0]grp_padding2d_fix16_fu_505_output_r_address0;
  wire [2:0]grp_padding2d_fix16_fu_505_output_r_address1;
  wire [0:0]grp_pointwise_conv2d_fix_fu_544_input_r_address0;
  wire icmp_ln15_fu_340_p2;
  wire \icmp_ln15_reg_727[0]_i_10_n_5 ;
  wire \icmp_ln15_reg_727[0]_i_11_n_5 ;
  wire \icmp_ln15_reg_727[0]_i_12_n_5 ;
  wire \icmp_ln15_reg_727[0]_i_13_n_5 ;
  wire \icmp_ln15_reg_727[0]_i_14_n_5 ;
  wire \icmp_ln15_reg_727[0]_i_15_n_5 ;
  wire \icmp_ln15_reg_727[0]_i_3_n_5 ;
  wire \icmp_ln15_reg_727[0]_i_4_n_5 ;
  wire \icmp_ln15_reg_727[0]_i_5_n_5 ;
  wire \icmp_ln15_reg_727[0]_i_6_n_5 ;
  wire \icmp_ln15_reg_727[0]_i_7_n_5 ;
  wire \icmp_ln15_reg_727[0]_i_8_n_5 ;
  wire \icmp_ln15_reg_727[0]_i_9_n_5 ;
  wire icmp_ln15_reg_727_pp0_iter1_reg;
  wire \icmp_ln15_reg_727_pp0_iter2_reg_reg_n_5_[0] ;
  wire icmp_ln15_reg_727_pp0_iter3_reg;
  wire \icmp_ln15_reg_727_pp0_iter3_reg_reg[0]_0 ;
  wire \icmp_ln15_reg_727_reg[0]_i_2_n_5 ;
  wire \icmp_ln15_reg_727_reg[0]_i_2_n_6 ;
  wire \icmp_ln15_reg_727_reg[0]_i_2_n_7 ;
  wire \icmp_ln15_reg_727_reg[0]_i_2_n_8 ;
  wire \icmp_ln15_reg_727_reg_n_5_[0] ;
  wire icmp_ln16_reg_737;
  wire icmp_ln16_reg_7370;
  wire \icmp_ln16_reg_737[0]_i_3_n_5 ;
  wire \icmp_ln16_reg_737[0]_i_4_n_5 ;
  wire \icmp_ln16_reg_737[0]_i_5_n_5 ;
  wire \icmp_ln16_reg_737[0]_i_6_n_5 ;
  wire \icmp_ln16_reg_737[0]_i_7_n_5 ;
  wire icmp_ln16_reg_737_pp0_iter1_reg;
  wire icmp_ln16_reg_737_pp0_iter2_reg;
  wire indvar_flatten39_reg_1750;
  wire \indvar_flatten39_reg_175[12]_i_1_n_5 ;
  wire \indvar_flatten39_reg_175_reg_n_5_[0] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[10] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[11] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[12] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[1] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[2] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[3] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[4] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[5] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[6] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[7] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[8] ;
  wire \indvar_flatten39_reg_175_reg_n_5_[9] ;
  wire [7:0]indvar_flatten_reg_199;
  wire [5:0]input_r_address0;
  wire mul_ln17_6_reg_7760;
  wire [8:1]mul_ln23_1_fu_368_p2;
  wire [8:1]mul_ln23_fu_317_p2;
  wire [7:0]mul_ln31_1_fu_612_p2;
  wire [7:0]mul_ln31_fu_594_p2;
  wire mul_ln6_2_reg_717_reg_n_100;
  wire mul_ln6_2_reg_717_reg_n_101;
  wire mul_ln6_2_reg_717_reg_n_102;
  wire mul_ln6_2_reg_717_reg_n_103;
  wire mul_ln6_2_reg_717_reg_n_104;
  wire mul_ln6_2_reg_717_reg_n_105;
  wire mul_ln6_2_reg_717_reg_n_106;
  wire mul_ln6_2_reg_717_reg_n_107;
  wire mul_ln6_2_reg_717_reg_n_108;
  wire mul_ln6_2_reg_717_reg_n_109;
  wire mul_ln6_2_reg_717_reg_n_110;
  wire mul_ln6_2_reg_717_reg_n_98;
  wire mul_ln6_2_reg_717_reg_n_99;
  wire [5:2]mul_ln6_reg_712;
  wire \mul_ln6_reg_712[2]_i_1_n_5 ;
  wire \mul_ln6_reg_712[5]_i_1_n_5 ;
  wire [7:0]out;
  wire [4:0]out_d_0_reg_187;
  wire [4:0]out_d_0_reg_187_pp0_iter1_reg;
  wire [4:0]out_d_0_reg_187_pp0_iter2_reg;
  wire [4:0]out_d_reg_731;
  wire \out_d_reg_731[2]_i_1_n_5 ;
  wire \out_d_reg_731[3]_i_2_n_5 ;
  wire \out_d_reg_731[4]_i_2_n_5 ;
  wire \out_d_reg_731[4]_i_3_n_5 ;
  wire \out_d_reg_731[4]_i_4_n_5 ;
  wire \out_d_reg_731[4]_i_5_n_5 ;
  wire [4:0]out_d_reg_731_pp0_iter1_reg;
  wire [4:0]out_d_reg_731_pp0_iter2_reg;
  wire [3:0]out_h_0_reg_211;
  wire [3:0]out_h_0_reg_211_pp0_iter1_reg;
  wire [3:0]out_h_0_reg_211_pp0_iter2_reg;
  wire [3:0]out_h_fu_401_p2;
  wire [3:0]out_h_reg_758;
  wire [3:0]out_h_reg_758_pp0_iter1_reg;
  wire [3:0]out_h_reg_758_pp0_iter2_reg;
  wire [3:0]out_w_0_reg_223;
  wire [3:0]out_w_fu_552_p2;
  wire [3:0]out_w_reg_846;
  wire out_w_reg_8460;
  wire [0:0]output_r_address0;
  wire p_0_in;
  wire p_1_in;
  wire [15:0]q0;
  wire ram_reg_0;
  wire [1:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_30;
  wire ram_reg_0_31;
  wire ram_reg_0_32;
  wire ram_reg_0_33;
  wire ram_reg_0_34;
  wire ram_reg_0_35;
  wire ram_reg_0_36;
  wire ram_reg_0_37;
  wire [0:0]ram_reg_0_38;
  wire ram_reg_0_39;
  wire ram_reg_0_4;
  wire ram_reg_0_40;
  wire ram_reg_0_41;
  wire [0:0]ram_reg_0_42;
  wire ram_reg_0_43;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_160_n_5;
  wire ram_reg_0_i_162_n_5;
  wire ram_reg_0_i_163_n_5;
  wire ram_reg_0_i_172_n_5;
  wire ram_reg_0_i_176_n_5;
  wire ram_reg_0_i_181_n_5;
  wire ram_reg_0_i_188_n_5;
  wire ram_reg_0_i_196_n_5;
  wire ram_reg_0_i_201_n_5;
  wire ram_reg_0_i_206_n_5;
  wire ram_reg_0_i_221_n_5;
  wire ram_reg_0_i_226_n_5;
  wire ram_reg_0_i_231_n_5;
  wire [5:0]ram_reg_0_i_28__0_0;
  wire ram_reg_0_i_28__0_n_5;
  wire ram_reg_0_i_303_n_5;
  wire ram_reg_0_i_314_n_5;
  wire ram_reg_0_i_315_n_5;
  wire ram_reg_0_i_36__0_n_5;
  wire ram_reg_0_i_407_n_5;
  wire ram_reg_0_i_40__0_n_5;
  wire ram_reg_0_i_45_0;
  wire ram_reg_0_i_45_n_5;
  wire ram_reg_0_i_496_n_5;
  wire ram_reg_0_i_53__0_n_5;
  wire ram_reg_0_i_57_n_5;
  wire ram_reg_0_i_61__0_n_5;
  wire ram_reg_0_i_88_n_5;
  wire \reg_235[15]_i_1_n_5 ;
  wire [3:0]\reg_235_reg[14]_0 ;
  wire [15:0]\reg_235_reg[15]_0 ;
  wire [15:0]\reg_235_reg[15]_1 ;
  wire [4:0]select_ln15_fu_525_p3;
  wire [4:0]select_ln15_reg_825;
  wire select_ln16_1_reg_851;
  wire \select_ln16_1_reg_851[7]_i_4_n_5 ;
  wire \select_ln16_1_reg_851_reg_n_5_[0] ;
  wire \select_ln16_1_reg_851_reg_n_5_[1] ;
  wire \select_ln16_1_reg_851_reg_n_5_[2] ;
  wire \select_ln16_1_reg_851_reg_n_5_[3] ;
  wire \select_ln16_1_reg_851_reg_n_5_[4] ;
  wire \select_ln16_1_reg_851_reg_n_5_[5] ;
  wire \select_ln16_1_reg_851_reg_n_5_[6] ;
  wire \select_ln16_1_reg_851_reg_n_5_[7] ;
  wire [3:0]select_ln16_fu_531_p3;
  wire [3:0]select_ln16_reg_830;
  wire select_ln17_10_reg_8720;
  wire [8:1]select_ln17_9_reg_764;
  wire [3:0]select_ln17_reg_782;
  wire \select_ln17_reg_782[3]_i_1_n_5 ;
  wire [3:0]select_ln17_reg_782_pp0_iter1_reg;
  wire [13:0]select_ln26_1_fu_580_p3;
  wire [13:0]select_ln26_1_reg_861;
  wire select_ln26_1_reg_8610;
  wire \select_ln26_1_reg_861[13]_i_10_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_11_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_12_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_13_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_14_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_15_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_16_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_17_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_18_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_19_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_20_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_5_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_6_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_7_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_8_n_5 ;
  wire \select_ln26_1_reg_861[13]_i_9_n_5 ;
  wire [13:0]select_ln26_1_reg_861_pp0_iter2_reg;
  wire [10:0]\select_ln26_1_reg_861_reg[13]_0 ;
  wire \select_ln26_1_reg_861_reg[13]_i_3_n_5 ;
  wire \select_ln26_1_reg_861_reg[13]_i_3_n_6 ;
  wire \select_ln26_1_reg_861_reg[13]_i_3_n_7 ;
  wire \select_ln26_1_reg_861_reg[13]_i_3_n_8 ;
  wire \select_ln26_1_reg_861_reg[13]_i_4_n_5 ;
  wire \select_ln26_1_reg_861_reg[13]_i_4_n_6 ;
  wire \select_ln26_1_reg_861_reg[13]_i_4_n_7 ;
  wire \select_ln26_1_reg_861_reg[13]_i_4_n_8 ;
  wire [13:0]select_ln26_2_fu_663_p3;
  wire [13:0]select_ln26_2_reg_887;
  wire select_ln26_2_reg_8870;
  wire \select_ln26_2_reg_887_reg[0]_0 ;
  wire \select_ln26_2_reg_887_reg[10]_0 ;
  wire \select_ln26_2_reg_887_reg[11]_0 ;
  wire \select_ln26_2_reg_887_reg[13]_0 ;
  wire [0:0]\select_ln26_2_reg_887_reg[13]_1 ;
  wire \select_ln26_2_reg_887_reg[1]_0 ;
  wire \select_ln26_2_reg_887_reg[2]_0 ;
  wire \select_ln26_2_reg_887_reg[4]_0 ;
  wire \select_ln26_2_reg_887_reg[5]_0 ;
  wire \select_ln26_2_reg_887_reg[6]_0 ;
  wire \select_ln26_2_reg_887_reg[7]_0 ;
  wire \select_ln26_2_reg_887_reg[8]_0 ;
  wire \select_ln26_2_reg_887_reg[9]_0 ;
  wire [13:0]select_ln26_fu_542_p3;
  wire [13:0]select_ln26_reg_835;
  wire select_ln26_reg_8350;
  wire [8:5]select_ln31_1_fu_373_p3;
  wire select_ln31_5_reg_751;
  wire \select_ln31_5_reg_751[0]_i_2_n_5 ;
  wire \select_ln31_5_reg_751[0]_i_3_n_5 ;
  wire \select_ln31_5_reg_751[0]_i_4_n_5 ;
  wire select_ln31_5_reg_751_pp0_iter1_reg;
  wire select_ln31_5_reg_751_pp0_iter2_reg;
  wire [3:0]select_ln31_reg_746;
  wire \select_ln31_reg_746[0]_i_1_n_5 ;
  wire \select_ln31_reg_746[1]_i_1_n_5 ;
  wire \select_ln31_reg_746[2]_i_1_n_5 ;
  wire \select_ln31_reg_746[3]_i_1_n_5 ;
  wire [7:0]tmp6_fu_603_p2;
  wire [7:0]tmp6_mid1_fu_634_p2;
  wire [8:1]tmp_0_0_fu_334_p2;
  wire [8:1]tmp_0_0_mid1_fu_419_p2;
  wire [4:1]zext_ln23_7_fu_475_p1;
  wire [3:3]\NLW_add_ln15_reg_820_reg[12]_i_2_CO_UNCONNECTED ;
  wire NLW_add_ln23_1_fu_499_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln23_1_fu_499_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln23_1_fu_499_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln23_1_fu_499_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln23_1_fu_499_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln23_1_fu_499_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln23_1_fu_499_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln23_1_fu_499_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln23_1_fu_499_p2_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln23_1_fu_499_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln23_1_fu_499_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln23_1_fu_499_p2_i_14_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln23_1_fu_499_p2_i_14_O_UNCONNECTED;
  wire [3:0]NLW_add_ln23_1_fu_499_p2_i_15_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln23_1_fu_499_p2_i_15_O_UNCONNECTED;
  wire [3:2]NLW_add_ln23_1_fu_499_p2_i_16_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln23_1_fu_499_p2_i_16_O_UNCONNECTED;
  wire [0:0]NLW_add_ln23_1_fu_499_p2_i_20_O_UNCONNECTED;
  wire [0:0]NLW_add_ln23_1_fu_499_p2_i_21_O_UNCONNECTED;
  wire [0:0]NLW_add_ln23_1_fu_499_p2_i_22_O_UNCONNECTED;
  wire [3:2]NLW_add_ln23_1_fu_499_p2_i_24_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln23_1_fu_499_p2_i_24_O_UNCONNECTED;
  wire [2:2]NLW_add_ln23_1_fu_499_p2_i_37_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln23_1_fu_499_p2_i_37_O_UNCONNECTED;
  wire [2:2]NLW_add_ln23_1_fu_499_p2_i_59_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln23_1_fu_499_p2_i_59_O_UNCONNECTED;
  wire [0:0]NLW_add_ln23_1_fu_499_p2_i_60_O_UNCONNECTED;
  wire NLW_add_ln23_2_reg_808_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln23_2_reg_808_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln23_2_reg_808_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln23_2_reg_808_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln23_2_reg_808_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln23_2_reg_808_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln23_2_reg_808_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln23_2_reg_808_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln23_2_reg_808_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln23_2_reg_808_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln23_2_reg_808_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln23_3_reg_814_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln23_3_reg_814_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln23_3_reg_814_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln23_3_reg_814_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln23_3_reg_814_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln23_3_reg_814_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln23_3_reg_814_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln23_3_reg_814_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln23_3_reg_814_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln23_3_reg_814_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln23_3_reg_814_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln23_fu_479_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln23_fu_479_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln23_fu_479_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln23_fu_479_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln23_fu_479_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln23_fu_479_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln23_fu_479_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln23_fu_479_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln23_fu_479_p2_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln23_fu_479_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln23_fu_479_p2_PCOUT_UNCONNECTED;
  wire NLW_add_ln31_reg_882_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln31_reg_882_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln31_reg_882_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln31_reg_882_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln31_reg_882_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln31_reg_882_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln31_reg_882_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln31_reg_882_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln31_reg_882_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln31_reg_882_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln31_reg_882_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_add_ln31_reg_882_reg_i_11_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln31_reg_882_reg_i_12_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln31_reg_882_reg_i_12_O_UNCONNECTED;
  wire [3:3]NLW_add_ln31_reg_882_reg_i_13_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln31_reg_882_reg_i_25_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln31_reg_882_reg_i_25_O_UNCONNECTED;
  wire [3:1]NLW_add_ln31_reg_882_reg_i_44_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln31_reg_882_reg_i_44_O_UNCONNECTED;
  wire [3:1]NLW_add_ln31_reg_882_reg_i_57_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln31_reg_882_reg_i_57_O_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln15_reg_727_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln15_reg_727_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln15_reg_727_reg[0]_i_2_O_UNCONNECTED ;
  wire NLW_mul_ln6_2_reg_717_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln6_2_reg_717_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln6_2_reg_717_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln6_2_reg_717_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln6_2_reg_717_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln6_2_reg_717_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln6_2_reg_717_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln6_2_reg_717_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln6_2_reg_717_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_mul_ln6_2_reg_717_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln6_2_reg_717_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_select_ln26_1_reg_861_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln26_1_reg_861_reg[13]_i_4_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_reg_820[0]_i_1 
       (.I0(\indvar_flatten39_reg_175_reg_n_5_[0] ),
        .O(add_ln15_fu_519_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln15_reg_820[12]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .O(add_ln15_reg_8200));
  FDRE \add_ln15_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[0]),
        .Q(add_ln15_reg_820[0]),
        .R(1'b0));
  FDRE \add_ln15_reg_820_reg[10] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[10]),
        .Q(add_ln15_reg_820[10]),
        .R(1'b0));
  FDRE \add_ln15_reg_820_reg[11] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[11]),
        .Q(add_ln15_reg_820[11]),
        .R(1'b0));
  FDRE \add_ln15_reg_820_reg[12] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[12]),
        .Q(add_ln15_reg_820[12]),
        .R(1'b0));
  CARRY4 \add_ln15_reg_820_reg[12]_i_2 
       (.CI(\add_ln15_reg_820_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln15_reg_820_reg[12]_i_2_CO_UNCONNECTED [3],\add_ln15_reg_820_reg[12]_i_2_n_6 ,\add_ln15_reg_820_reg[12]_i_2_n_7 ,\add_ln15_reg_820_reg[12]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln15_fu_519_p2[12:9]),
        .S({\indvar_flatten39_reg_175_reg_n_5_[12] ,\indvar_flatten39_reg_175_reg_n_5_[11] ,\indvar_flatten39_reg_175_reg_n_5_[10] ,\indvar_flatten39_reg_175_reg_n_5_[9] }));
  FDRE \add_ln15_reg_820_reg[1] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[1]),
        .Q(add_ln15_reg_820[1]),
        .R(1'b0));
  FDRE \add_ln15_reg_820_reg[2] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[2]),
        .Q(add_ln15_reg_820[2]),
        .R(1'b0));
  FDRE \add_ln15_reg_820_reg[3] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[3]),
        .Q(add_ln15_reg_820[3]),
        .R(1'b0));
  FDRE \add_ln15_reg_820_reg[4] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[4]),
        .Q(add_ln15_reg_820[4]),
        .R(1'b0));
  CARRY4 \add_ln15_reg_820_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln15_reg_820_reg[4]_i_1_n_5 ,\add_ln15_reg_820_reg[4]_i_1_n_6 ,\add_ln15_reg_820_reg[4]_i_1_n_7 ,\add_ln15_reg_820_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten39_reg_175_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln15_fu_519_p2[4:1]),
        .S({\indvar_flatten39_reg_175_reg_n_5_[4] ,\indvar_flatten39_reg_175_reg_n_5_[3] ,\indvar_flatten39_reg_175_reg_n_5_[2] ,\indvar_flatten39_reg_175_reg_n_5_[1] }));
  FDRE \add_ln15_reg_820_reg[5] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[5]),
        .Q(add_ln15_reg_820[5]),
        .R(1'b0));
  FDRE \add_ln15_reg_820_reg[6] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[6]),
        .Q(add_ln15_reg_820[6]),
        .R(1'b0));
  FDRE \add_ln15_reg_820_reg[7] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[7]),
        .Q(add_ln15_reg_820[7]),
        .R(1'b0));
  FDRE \add_ln15_reg_820_reg[8] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[8]),
        .Q(add_ln15_reg_820[8]),
        .R(1'b0));
  CARRY4 \add_ln15_reg_820_reg[8]_i_1 
       (.CI(\add_ln15_reg_820_reg[4]_i_1_n_5 ),
        .CO({\add_ln15_reg_820_reg[8]_i_1_n_5 ,\add_ln15_reg_820_reg[8]_i_1_n_6 ,\add_ln15_reg_820_reg[8]_i_1_n_7 ,\add_ln15_reg_820_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln15_fu_519_p2[8:5]),
        .S({\indvar_flatten39_reg_175_reg_n_5_[8] ,\indvar_flatten39_reg_175_reg_n_5_[7] ,\indvar_flatten39_reg_175_reg_n_5_[6] ,\indvar_flatten39_reg_175_reg_n_5_[5] }));
  FDRE \add_ln15_reg_820_reg[9] 
       (.C(ap_clk),
        .CE(add_ln15_reg_8200),
        .D(add_ln15_fu_519_p2[9]),
        .Q(add_ln15_reg_820[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln23_1_fu_499_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln23_1_fu_499_p2_i_2_n_5,add_ln23_1_fu_499_p2_i_3_n_5,add_ln23_1_fu_499_p2_i_4_n_5,add_ln23_1_fu_499_p2_i_5_n_5,add_ln23_1_fu_499_p2_i_6_n_5,add_ln23_1_fu_499_p2_i_7_n_5,add_ln23_1_fu_499_p2_i_8_n_5,add_ln23_1_fu_499_p2_i_9_n_5,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln23_1_fu_499_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_523_input_width,1'b1,1'b1,Q[4],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln23_1_fu_499_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln23_7_fu_475_p1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln23_1_fu_499_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln23_1_fu_499_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(icmp_ln16_reg_7370),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln17_6_reg_7760),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln23_1_fu_499_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln23_1_fu_499_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln23_1_fu_499_p2_P_UNCONNECTED[47:14],add_ln23_1_fu_499_p2_n_97,add_ln23_1_fu_499_p2_n_98,add_ln23_1_fu_499_p2_n_99,add_ln23_1_fu_499_p2_n_100,add_ln23_1_fu_499_p2_n_101,add_ln23_1_fu_499_p2_n_102,add_ln23_1_fu_499_p2_n_103,add_ln23_1_fu_499_p2_n_104,add_ln23_1_fu_499_p2_n_105,add_ln23_1_fu_499_p2_n_106,add_ln23_1_fu_499_p2_n_107,add_ln23_1_fu_499_p2_n_108,add_ln23_1_fu_499_p2_n_109,add_ln23_1_fu_499_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln23_1_fu_499_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln23_1_fu_499_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln23_1_fu_499_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln23_1_fu_499_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln23_1_fu_499_p2_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .O(mul_ln17_6_reg_7760));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln23_1_fu_499_p2_i_10
       (.I0(out_w_0_reg_223[3]),
        .I1(select_ln31_5_reg_751),
        .I2(icmp_ln16_reg_737),
        .O(zext_ln23_7_fu_475_p1[4]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln23_1_fu_499_p2_i_11
       (.I0(out_w_0_reg_223[2]),
        .I1(select_ln31_5_reg_751),
        .I2(icmp_ln16_reg_737),
        .O(zext_ln23_7_fu_475_p1[3]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln23_1_fu_499_p2_i_12
       (.I0(out_w_0_reg_223[1]),
        .I1(select_ln31_5_reg_751),
        .I2(icmp_ln16_reg_737),
        .O(zext_ln23_7_fu_475_p1[2]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln23_1_fu_499_p2_i_13
       (.I0(out_w_0_reg_223[0]),
        .I1(select_ln31_5_reg_751),
        .I2(icmp_ln16_reg_737),
        .O(zext_ln23_7_fu_475_p1[1]));
  CARRY4 add_ln23_1_fu_499_p2_i_14
       (.CI(add_ln23_1_fu_499_p2_i_17_n_5),
        .CO(NLW_add_ln23_1_fu_499_p2_i_14_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln23_1_fu_499_p2_i_14_O_UNCONNECTED[3:1],tmp_0_0_mid1_fu_419_p2[8]}),
        .S({1'b0,1'b0,1'b0,select_ln31_1_fu_373_p3[8]}));
  CARRY4 add_ln23_1_fu_499_p2_i_15
       (.CI(add_ln23_1_fu_499_p2_i_18_n_5),
        .CO(NLW_add_ln23_1_fu_499_p2_i_15_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln23_1_fu_499_p2_i_15_O_UNCONNECTED[3:1],tmp_0_0_fu_334_p2[8]}),
        .S({1'b0,1'b0,1'b0,mul_ln23_fu_317_p2[8]}));
  CARRY4 add_ln23_1_fu_499_p2_i_16
       (.CI(add_ln23_1_fu_499_p2_i_19_n_5),
        .CO({NLW_add_ln23_1_fu_499_p2_i_16_CO_UNCONNECTED[3:2],add_ln23_1_fu_499_p2_i_16_n_7,add_ln23_1_fu_499_p2_i_16_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln23_1_fu_499_p2_i_25_n_5,add_ln23_1_fu_499_p2_i_26_n_5}),
        .O({NLW_add_ln23_1_fu_499_p2_i_16_O_UNCONNECTED[3],mul_ln23_1_fu_368_p2[8:6]}),
        .S({1'b0,add_ln23_1_fu_499_p2_i_27_n_5,add_ln23_1_fu_499_p2_i_28_n_5,add_ln23_1_fu_499_p2_i_29_n_5}));
  CARRY4 add_ln23_1_fu_499_p2_i_17
       (.CI(add_ln23_1_fu_499_p2_i_20_n_5),
        .CO({add_ln23_1_fu_499_p2_i_17_n_5,add_ln23_1_fu_499_p2_i_17_n_6,add_ln23_1_fu_499_p2_i_17_n_7,add_ln23_1_fu_499_p2_i_17_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out_h_fu_401_p2[3]}),
        .O(tmp_0_0_mid1_fu_419_p2[7:4]),
        .S({select_ln31_1_fu_373_p3[7:5],add_ln23_1_fu_499_p2_i_33_n_5}));
  CARRY4 add_ln23_1_fu_499_p2_i_18
       (.CI(add_ln23_1_fu_499_p2_i_21_n_5),
        .CO({add_ln23_1_fu_499_p2_i_18_n_5,add_ln23_1_fu_499_p2_i_18_n_6,add_ln23_1_fu_499_p2_i_18_n_7,add_ln23_1_fu_499_p2_i_18_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ap_phi_mux_out_h_0_phi_fu_215_p4[3]}),
        .O(tmp_0_0_fu_334_p2[7:4]),
        .S({mul_ln23_fu_317_p2[7:5],add_ln23_1_fu_499_p2_i_35_n_5}));
  CARRY4 add_ln23_1_fu_499_p2_i_19
       (.CI(1'b0),
        .CO({add_ln23_1_fu_499_p2_i_19_n_5,add_ln23_1_fu_499_p2_i_19_n_6,add_ln23_1_fu_499_p2_i_19_n_7,add_ln23_1_fu_499_p2_i_19_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln23_1_fu_499_p2_i_36_n_5,add_ln23_1_fu_499_p2_i_37_n_12,add_ln23_1_fu_499_p2_i_22_n_9,1'b0}),
        .O(mul_ln23_1_fu_368_p2[5:2]),
        .S({add_ln23_1_fu_499_p2_i_38_n_5,add_ln23_1_fu_499_p2_i_39_n_5,add_ln23_1_fu_499_p2_i_22_n_9,add_ln23_1_fu_499_p2_i_22_n_10}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln23_1_fu_499_p2_i_2
       (.I0(tmp_0_0_mid1_fu_419_p2[8]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[8]),
        .I3(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln23_1_fu_368_p2[8]),
        .O(add_ln23_1_fu_499_p2_i_2_n_5));
  CARRY4 add_ln23_1_fu_499_p2_i_20
       (.CI(1'b0),
        .CO({add_ln23_1_fu_499_p2_i_20_n_5,add_ln23_1_fu_499_p2_i_20_n_6,add_ln23_1_fu_499_p2_i_20_n_7,add_ln23_1_fu_499_p2_i_20_n_8}),
        .CYINIT(1'b0),
        .DI({out_h_fu_401_p2[2:0],1'b0}),
        .O({tmp_0_0_mid1_fu_419_p2[3:1],NLW_add_ln23_1_fu_499_p2_i_20_O_UNCONNECTED[0]}),
        .S({add_ln23_1_fu_499_p2_i_40_n_5,add_ln23_1_fu_499_p2_i_41_n_5,add_ln23_1_fu_499_p2_i_42_n_5,1'b0}));
  CARRY4 add_ln23_1_fu_499_p2_i_21
       (.CI(1'b0),
        .CO({add_ln23_1_fu_499_p2_i_21_n_5,add_ln23_1_fu_499_p2_i_21_n_6,add_ln23_1_fu_499_p2_i_21_n_7,add_ln23_1_fu_499_p2_i_21_n_8}),
        .CYINIT(1'b0),
        .DI({ap_phi_mux_out_h_0_phi_fu_215_p4[2:0],1'b0}),
        .O({tmp_0_0_fu_334_p2[3:1],NLW_add_ln23_1_fu_499_p2_i_21_O_UNCONNECTED[0]}),
        .S({add_ln23_1_fu_499_p2_i_43_n_5,add_ln23_1_fu_499_p2_i_44_n_5,add_ln23_1_fu_499_p2_i_45_n_5,1'b0}));
  CARRY4 add_ln23_1_fu_499_p2_i_22
       (.CI(1'b0),
        .CO({add_ln23_1_fu_499_p2_i_22_n_5,add_ln23_1_fu_499_p2_i_22_n_6,add_ln23_1_fu_499_p2_i_22_n_7,add_ln23_1_fu_499_p2_i_22_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln23_1_fu_499_p2_i_46_n_5,B[0],add_ln23_1_fu_499_p2_i_47_n_5,1'b0}),
        .O({add_ln23_1_fu_499_p2_i_22_n_9,add_ln23_1_fu_499_p2_i_22_n_10,mul_ln23_1_fu_368_p2[1],NLW_add_ln23_1_fu_499_p2_i_22_O_UNCONNECTED[0]}),
        .S({add_ln23_1_fu_499_p2_i_48_n_5,add_ln23_1_fu_499_p2_i_49_n_5,add_ln23_1_fu_499_p2_i_50_n_5,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln23_1_fu_499_p2_i_23
       (.I0(mul_ln23_fu_317_p2[8]),
        .I1(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I2(mul_ln23_1_fu_368_p2[8]),
        .O(select_ln31_1_fu_373_p3[8]));
  CARRY4 add_ln23_1_fu_499_p2_i_24
       (.CI(add_ln23_1_fu_499_p2_i_34_n_5),
        .CO({NLW_add_ln23_1_fu_499_p2_i_24_CO_UNCONNECTED[3:2],add_ln23_1_fu_499_p2_i_24_n_7,add_ln23_1_fu_499_p2_i_24_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln23_1_fu_499_p2_i_51_n_5,add_ln23_1_fu_499_p2_i_52_n_5}),
        .O({NLW_add_ln23_1_fu_499_p2_i_24_O_UNCONNECTED[3],mul_ln23_fu_317_p2[8:6]}),
        .S({1'b0,add_ln23_1_fu_499_p2_i_53_n_5,add_ln23_1_fu_499_p2_i_54_n_5,add_ln23_1_fu_499_p2_i_55_n_5}));
  LUT6 #(
    .INIT(64'hAAAEFFF30008AAAA)) 
    add_ln23_1_fu_499_p2_i_25
       (.I0(add_ln23_1_fu_499_p2_i_37_n_10),
        .I1(\out_d_reg_731[4]_i_4_n_5 ),
        .I2(B[0]),
        .I3(\out_d_reg_731[4]_i_5_n_5 ),
        .I4(\out_d_reg_731[4]_i_3_n_5 ),
        .I5(\out_d_reg_731[4]_i_2_n_5 ),
        .O(add_ln23_1_fu_499_p2_i_25_n_5));
  LUT4 #(
    .INIT(16'h20BA)) 
    add_ln23_1_fu_499_p2_i_26
       (.I0(add_ln23_1_fu_499_p2_i_37_n_11),
        .I1(add_ln23_1_fu_499_p2_i_56_n_5),
        .I2(mul_ln6_reg_712[5]),
        .I3(\out_d_reg_731[3]_i_2_n_5 ),
        .O(add_ln23_1_fu_499_p2_i_26_n_5));
  LUT6 #(
    .INIT(64'h510008A6AAA20008)) 
    add_ln23_1_fu_499_p2_i_27
       (.I0(add_ln23_1_fu_499_p2_i_37_n_5),
        .I1(\out_d_reg_731[4]_i_4_n_5 ),
        .I2(add_ln23_1_fu_499_p2_i_57_n_5),
        .I3(\out_d_reg_731[4]_i_3_n_5 ),
        .I4(\out_d_reg_731[4]_i_2_n_5 ),
        .I5(mul_ln6_reg_712[2]),
        .O(add_ln23_1_fu_499_p2_i_27_n_5));
  LUT5 #(
    .INIT(32'h659A9A65)) 
    add_ln23_1_fu_499_p2_i_28
       (.I0(add_ln23_1_fu_499_p2_i_25_n_5),
        .I1(\out_d_reg_731[3]_i_2_n_5 ),
        .I2(mul_ln6_reg_712[2]),
        .I3(add_ln23_1_fu_499_p2_i_37_n_5),
        .I4(add_ln23_1_fu_499_p2_i_56_n_5),
        .O(add_ln23_1_fu_499_p2_i_28_n_5));
  LUT4 #(
    .INIT(16'h9669)) 
    add_ln23_1_fu_499_p2_i_29
       (.I0(add_ln23_1_fu_499_p2_i_26_n_5),
        .I1(add_ln23_1_fu_499_p2_i_37_n_10),
        .I2(B[4]),
        .I3(\out_d_reg_731[3]_i_2_n_5 ),
        .O(add_ln23_1_fu_499_p2_i_29_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln23_1_fu_499_p2_i_3
       (.I0(tmp_0_0_mid1_fu_419_p2[7]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[7]),
        .I3(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln23_1_fu_368_p2[7]),
        .O(add_ln23_1_fu_499_p2_i_3_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln23_1_fu_499_p2_i_30
       (.I0(mul_ln23_fu_317_p2[7]),
        .I1(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I2(mul_ln23_1_fu_368_p2[7]),
        .O(select_ln31_1_fu_373_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln23_1_fu_499_p2_i_31
       (.I0(mul_ln23_fu_317_p2[6]),
        .I1(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I2(mul_ln23_1_fu_368_p2[6]),
        .O(select_ln31_1_fu_373_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln23_1_fu_499_p2_i_32
       (.I0(mul_ln23_fu_317_p2[5]),
        .I1(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I2(mul_ln23_1_fu_368_p2[5]),
        .O(select_ln31_1_fu_373_p3[5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln23_1_fu_499_p2_i_33
       (.I0(out_h_fu_401_p2[3]),
        .I1(mul_ln23_1_fu_368_p2[4]),
        .I2(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I3(mul_ln23_fu_317_p2[4]),
        .O(add_ln23_1_fu_499_p2_i_33_n_5));
  CARRY4 add_ln23_1_fu_499_p2_i_34
       (.CI(1'b0),
        .CO({add_ln23_1_fu_499_p2_i_34_n_5,add_ln23_1_fu_499_p2_i_34_n_6,add_ln23_1_fu_499_p2_i_34_n_7,add_ln23_1_fu_499_p2_i_34_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln23_1_fu_499_p2_i_58_n_5,add_ln23_1_fu_499_p2_i_59_n_12,add_ln23_1_fu_499_p2_i_60_n_9,1'b0}),
        .O(mul_ln23_fu_317_p2[5:2]),
        .S({add_ln23_1_fu_499_p2_i_61_n_5,add_ln23_1_fu_499_p2_i_62_n_5,add_ln23_1_fu_499_p2_i_60_n_9,add_ln23_1_fu_499_p2_i_60_n_10}));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    add_ln23_1_fu_499_p2_i_35
       (.I0(select_ln16_reg_830[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I4(out_h_0_reg_211[3]),
        .I5(mul_ln23_fu_317_p2[4]),
        .O(add_ln23_1_fu_499_p2_i_35_n_5));
  LUT4 #(
    .INIT(16'hA659)) 
    add_ln23_1_fu_499_p2_i_36
       (.I0(\out_d_reg_731[3]_i_2_n_5 ),
        .I1(mul_ln6_reg_712[5]),
        .I2(add_ln23_1_fu_499_p2_i_56_n_5),
        .I3(add_ln23_1_fu_499_p2_i_37_n_11),
        .O(add_ln23_1_fu_499_p2_i_36_n_5));
  CARRY4 add_ln23_1_fu_499_p2_i_37
       (.CI(add_ln23_1_fu_499_p2_i_22_n_5),
        .CO({add_ln23_1_fu_499_p2_i_37_n_5,NLW_add_ln23_1_fu_499_p2_i_37_CO_UNCONNECTED[2],add_ln23_1_fu_499_p2_i_37_n_7,add_ln23_1_fu_499_p2_i_37_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln23_1_fu_499_p2_i_63_n_5,add_ln23_1_fu_499_p2_i_64_n_5,add_ln23_1_fu_499_p2_i_65_n_5}),
        .O({NLW_add_ln23_1_fu_499_p2_i_37_O_UNCONNECTED[3],add_ln23_1_fu_499_p2_i_37_n_10,add_ln23_1_fu_499_p2_i_37_n_11,add_ln23_1_fu_499_p2_i_37_n_12}),
        .S({1'b1,add_ln23_1_fu_499_p2_i_66_n_5,add_ln23_1_fu_499_p2_i_67_n_5,add_ln23_1_fu_499_p2_i_68_n_5}));
  LUT4 #(
    .INIT(16'h9A65)) 
    add_ln23_1_fu_499_p2_i_38
       (.I0(add_ln23_1_fu_499_p2_i_37_n_11),
        .I1(add_ln23_1_fu_499_p2_i_56_n_5),
        .I2(mul_ln6_reg_712[5]),
        .I3(\out_d_reg_731[3]_i_2_n_5 ),
        .O(add_ln23_1_fu_499_p2_i_38_n_5));
  LUT3 #(
    .INIT(8'h9A)) 
    add_ln23_1_fu_499_p2_i_39
       (.I0(add_ln23_1_fu_499_p2_i_37_n_12),
        .I1(\out_d_reg_731[3]_i_2_n_5 ),
        .I2(mul_ln6_reg_712[5]),
        .O(add_ln23_1_fu_499_p2_i_39_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln23_1_fu_499_p2_i_4
       (.I0(tmp_0_0_mid1_fu_419_p2[6]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[6]),
        .I3(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln23_1_fu_368_p2[6]),
        .O(add_ln23_1_fu_499_p2_i_4_n_5));
  LUT6 #(
    .INIT(64'h95953FC06A6A3FC0)) 
    add_ln23_1_fu_499_p2_i_40
       (.I0(ap_phi_mux_out_h_0_phi_fu_215_p4[2]),
        .I1(\select_ln31_reg_746[0]_i_1_n_5 ),
        .I2(ap_phi_mux_out_h_0_phi_fu_215_p4[1]),
        .I3(mul_ln23_1_fu_368_p2[3]),
        .I4(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I5(mul_ln23_fu_317_p2[3]),
        .O(add_ln23_1_fu_499_p2_i_40_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln23_1_fu_499_p2_i_41
       (.I0(out_h_fu_401_p2[1]),
        .I1(mul_ln23_1_fu_368_p2[2]),
        .I2(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I3(mul_ln23_fu_317_p2[2]),
        .O(add_ln23_1_fu_499_p2_i_41_n_5));
  LUT6 #(
    .INIT(64'hB8B800FF474700FF)) 
    add_ln23_1_fu_499_p2_i_42
       (.I0(out_h_0_reg_211[0]),
        .I1(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I2(select_ln16_reg_830[0]),
        .I3(mul_ln23_1_fu_368_p2[1]),
        .I4(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I5(mul_ln23_fu_317_p2[1]),
        .O(add_ln23_1_fu_499_p2_i_42_n_5));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    add_ln23_1_fu_499_p2_i_43
       (.I0(select_ln16_reg_830[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I4(out_h_0_reg_211[2]),
        .I5(mul_ln23_fu_317_p2[3]),
        .O(add_ln23_1_fu_499_p2_i_43_n_5));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    add_ln23_1_fu_499_p2_i_44
       (.I0(select_ln16_reg_830[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I4(out_h_0_reg_211[1]),
        .I5(mul_ln23_fu_317_p2[2]),
        .O(add_ln23_1_fu_499_p2_i_44_n_5));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    add_ln23_1_fu_499_p2_i_45
       (.I0(select_ln16_reg_830[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I4(out_h_0_reg_211[0]),
        .I5(mul_ln23_fu_317_p2[1]),
        .O(add_ln23_1_fu_499_p2_i_45_n_5));
  LUT6 #(
    .INIT(64'hA80857F703F303F3)) 
    add_ln23_1_fu_499_p2_i_46
       (.I0(B[0]),
        .I1(select_ln15_reg_825[1]),
        .I2(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I3(out_d_0_reg_187[1]),
        .I4(\out_d_reg_731[4]_i_4_n_5 ),
        .I5(mul_ln6_reg_712[5]),
        .O(add_ln23_1_fu_499_p2_i_46_n_5));
  LUT6 #(
    .INIT(64'h0040FF7F00000000)) 
    add_ln23_1_fu_499_p2_i_47
       (.I0(select_ln15_reg_825[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I4(out_d_0_reg_187[0]),
        .I5(mul_ln6_reg_712[5]),
        .O(add_ln23_1_fu_499_p2_i_47_n_5));
  LUT6 #(
    .INIT(64'hA80857F703F303F3)) 
    add_ln23_1_fu_499_p2_i_48
       (.I0(B[0]),
        .I1(select_ln15_reg_825[1]),
        .I2(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I3(out_d_0_reg_187[1]),
        .I4(\out_d_reg_731[4]_i_4_n_5 ),
        .I5(mul_ln6_reg_712[5]),
        .O(add_ln23_1_fu_499_p2_i_48_n_5));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    add_ln23_1_fu_499_p2_i_49
       (.I0(select_ln15_reg_825[1]),
        .I1(out_d_0_reg_187[1]),
        .I2(mul_ln6_reg_712[5]),
        .I3(select_ln15_reg_825[0]),
        .I4(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I5(out_d_0_reg_187[0]),
        .O(add_ln23_1_fu_499_p2_i_49_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln23_1_fu_499_p2_i_5
       (.I0(tmp_0_0_mid1_fu_419_p2[5]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[5]),
        .I3(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln23_1_fu_368_p2[5]),
        .O(add_ln23_1_fu_499_p2_i_5_n_5));
  LUT6 #(
    .INIT(64'h0040FF7F00000000)) 
    add_ln23_1_fu_499_p2_i_50
       (.I0(select_ln15_reg_825[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I4(out_d_0_reg_187[0]),
        .I5(mul_ln6_reg_712[5]),
        .O(add_ln23_1_fu_499_p2_i_50_n_5));
  LUT6 #(
    .INIT(64'hFFE2EEC0F322E200)) 
    add_ln23_1_fu_499_p2_i_51
       (.I0(select_ln15_reg_825[4]),
        .I1(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I2(out_d_0_reg_187[4]),
        .I3(add_ln23_1_fu_499_p2_i_59_n_10),
        .I4(select_ln15_reg_825[3]),
        .I5(out_d_0_reg_187[3]),
        .O(add_ln23_1_fu_499_p2_i_51_n_5));
  LUT6 #(
    .INIT(64'hFFE2E200E200E200)) 
    add_ln23_1_fu_499_p2_i_52
       (.I0(select_ln15_reg_825[3]),
        .I1(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I2(out_d_0_reg_187[3]),
        .I3(add_ln23_1_fu_499_p2_i_59_n_11),
        .I4(mul_ln6_reg_712[5]),
        .I5(\out_d_reg_731[4]_i_2_n_5 ),
        .O(add_ln23_1_fu_499_p2_i_52_n_5));
  LUT6 #(
    .INIT(64'h4848482828284828)) 
    add_ln23_1_fu_499_p2_i_53
       (.I0(\out_d_reg_731[4]_i_2_n_5 ),
        .I1(add_ln23_1_fu_499_p2_i_59_n_5),
        .I2(mul_ln6_reg_712[2]),
        .I3(select_ln15_reg_825[3]),
        .I4(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I5(out_d_0_reg_187[3]),
        .O(add_ln23_1_fu_499_p2_i_53_n_5));
  LUT5 #(
    .INIT(32'h8BED7412)) 
    add_ln23_1_fu_499_p2_i_54
       (.I0(add_ln23_1_fu_499_p2_i_59_n_10),
        .I1(\out_d_reg_731[4]_i_3_n_5 ),
        .I2(mul_ln6_reg_712[2]),
        .I3(\out_d_reg_731[4]_i_2_n_5 ),
        .I4(add_ln23_1_fu_499_p2_i_59_n_5),
        .O(add_ln23_1_fu_499_p2_i_54_n_5));
  LUT6 #(
    .INIT(64'h6969699696966996)) 
    add_ln23_1_fu_499_p2_i_55
       (.I0(add_ln23_1_fu_499_p2_i_52_n_5),
        .I1(add_ln23_1_fu_499_p2_i_59_n_10),
        .I2(\out_d_reg_731[4]_i_2_n_5 ),
        .I3(select_ln15_reg_825[3]),
        .I4(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I5(out_d_0_reg_187[3]),
        .O(add_ln23_1_fu_499_p2_i_55_n_5));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h55565555)) 
    add_ln23_1_fu_499_p2_i_56
       (.I0(\out_d_reg_731[4]_i_2_n_5 ),
        .I1(\out_d_reg_731[4]_i_3_n_5 ),
        .I2(\out_d_reg_731[4]_i_5_n_5 ),
        .I3(B[0]),
        .I4(\out_d_reg_731[4]_i_4_n_5 ),
        .O(add_ln23_1_fu_499_p2_i_56_n_5));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    add_ln23_1_fu_499_p2_i_57
       (.I0(select_ln15_reg_825[0]),
        .I1(out_d_0_reg_187[0]),
        .I2(select_ln15_reg_825[1]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(out_d_0_reg_187[1]),
        .O(add_ln23_1_fu_499_p2_i_57_n_5));
  LUT6 #(
    .INIT(64'hB847474747B8B8B8)) 
    add_ln23_1_fu_499_p2_i_58
       (.I0(out_d_0_reg_187[3]),
        .I1(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I2(select_ln15_reg_825[3]),
        .I3(\out_d_reg_731[4]_i_2_n_5 ),
        .I4(mul_ln6_reg_712[5]),
        .I5(add_ln23_1_fu_499_p2_i_59_n_11),
        .O(add_ln23_1_fu_499_p2_i_58_n_5));
  CARRY4 add_ln23_1_fu_499_p2_i_59
       (.CI(add_ln23_1_fu_499_p2_i_60_n_5),
        .CO({add_ln23_1_fu_499_p2_i_59_n_5,NLW_add_ln23_1_fu_499_p2_i_59_CO_UNCONNECTED[2],add_ln23_1_fu_499_p2_i_59_n_7,add_ln23_1_fu_499_p2_i_59_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln23_1_fu_499_p2_i_69_n_5,add_ln23_1_fu_499_p2_i_70_n_5,add_ln23_1_fu_499_p2_i_71_n_5}),
        .O({NLW_add_ln23_1_fu_499_p2_i_59_O_UNCONNECTED[3],add_ln23_1_fu_499_p2_i_59_n_10,add_ln23_1_fu_499_p2_i_59_n_11,add_ln23_1_fu_499_p2_i_59_n_12}),
        .S({1'b1,add_ln23_1_fu_499_p2_i_72_n_5,add_ln23_1_fu_499_p2_i_73_n_5,add_ln23_1_fu_499_p2_i_74_n_5}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln23_1_fu_499_p2_i_6
       (.I0(tmp_0_0_mid1_fu_419_p2[4]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[4]),
        .I3(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln23_1_fu_368_p2[4]),
        .O(add_ln23_1_fu_499_p2_i_6_n_5));
  CARRY4 add_ln23_1_fu_499_p2_i_60
       (.CI(1'b0),
        .CO({add_ln23_1_fu_499_p2_i_60_n_5,add_ln23_1_fu_499_p2_i_60_n_6,add_ln23_1_fu_499_p2_i_60_n_7,add_ln23_1_fu_499_p2_i_60_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln23_1_fu_499_p2_i_75_n_5,add_ln23_1_fu_499_p2_i_76_n_5,add_ln23_1_fu_499_p2_i_77_n_5,1'b0}),
        .O({add_ln23_1_fu_499_p2_i_60_n_9,add_ln23_1_fu_499_p2_i_60_n_10,mul_ln23_fu_317_p2[1],NLW_add_ln23_1_fu_499_p2_i_60_O_UNCONNECTED[0]}),
        .S({add_ln23_1_fu_499_p2_i_78_n_5,add_ln23_1_fu_499_p2_i_79_n_5,add_ln23_1_fu_499_p2_i_80_n_5,1'b0}));
  LUT6 #(
    .INIT(64'hB847474747B8B8B8)) 
    add_ln23_1_fu_499_p2_i_61
       (.I0(out_d_0_reg_187[3]),
        .I1(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I2(select_ln15_reg_825[3]),
        .I3(\out_d_reg_731[4]_i_2_n_5 ),
        .I4(mul_ln6_reg_712[5]),
        .I5(add_ln23_1_fu_499_p2_i_59_n_11),
        .O(add_ln23_1_fu_499_p2_i_61_n_5));
  LUT5 #(
    .INIT(32'h56A6AAAA)) 
    add_ln23_1_fu_499_p2_i_62
       (.I0(add_ln23_1_fu_499_p2_i_59_n_12),
        .I1(select_ln15_reg_825[3]),
        .I2(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I3(out_d_0_reg_187[3]),
        .I4(mul_ln6_reg_712[5]),
        .O(add_ln23_1_fu_499_p2_i_62_n_5));
  LUT5 #(
    .INIT(32'h0000A808)) 
    add_ln23_1_fu_499_p2_i_63
       (.I0(mul_ln6_reg_712[2]),
        .I1(select_ln15_reg_825[2]),
        .I2(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I3(out_d_0_reg_187[2]),
        .I4(add_ln23_1_fu_499_p2_i_81_n_5),
        .O(add_ln23_1_fu_499_p2_i_63_n_5));
  LUT6 #(
    .INIT(64'hEFEA202A8A80202A)) 
    add_ln23_1_fu_499_p2_i_64
       (.I0(\out_d_reg_731[4]_i_4_n_5 ),
        .I1(out_d_0_reg_187[1]),
        .I2(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I3(select_ln15_reg_825[1]),
        .I4(B[0]),
        .I5(mul_ln6_reg_712[2]),
        .O(add_ln23_1_fu_499_p2_i_64_n_5));
  LUT6 #(
    .INIT(64'hF8FFF88808000888)) 
    add_ln23_1_fu_499_p2_i_65
       (.I0(\out_d_reg_731[4]_i_4_n_5 ),
        .I1(mul_ln6_reg_712[5]),
        .I2(out_d_0_reg_187[1]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(select_ln15_reg_825[1]),
        .I5(B[0]),
        .O(add_ln23_1_fu_499_p2_i_65_n_5));
  LUT6 #(
    .INIT(64'h0800088820222000)) 
    add_ln23_1_fu_499_p2_i_66
       (.I0(mul_ln6_reg_712[2]),
        .I1(\out_d_reg_731[4]_i_4_n_5 ),
        .I2(out_d_0_reg_187[1]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(select_ln15_reg_825[1]),
        .I5(B[0]),
        .O(add_ln23_1_fu_499_p2_i_66_n_5));
  LUT5 #(
    .INIT(32'h599AA665)) 
    add_ln23_1_fu_499_p2_i_67
       (.I0(add_ln23_1_fu_499_p2_i_64_n_5),
        .I1(mul_ln6_reg_712[2]),
        .I2(\out_d_reg_731[4]_i_5_n_5 ),
        .I3(B[0]),
        .I4(\out_d_reg_731[4]_i_4_n_5 ),
        .O(add_ln23_1_fu_499_p2_i_67_n_5));
  LUT5 #(
    .INIT(32'hA6596A95)) 
    add_ln23_1_fu_499_p2_i_68
       (.I0(add_ln23_1_fu_499_p2_i_65_n_5),
        .I1(B[0]),
        .I2(\out_d_reg_731[4]_i_5_n_5 ),
        .I3(\out_d_reg_731[4]_i_4_n_5 ),
        .I4(mul_ln6_reg_712[2]),
        .O(add_ln23_1_fu_499_p2_i_68_n_5));
  LUT6 #(
    .INIT(64'hAAEAAA2A00000000)) 
    add_ln23_1_fu_499_p2_i_69
       (.I0(out_d_0_reg_187[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I4(select_ln15_reg_825[2]),
        .I5(mul_ln6_reg_712[2]),
        .O(add_ln23_1_fu_499_p2_i_69_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln23_1_fu_499_p2_i_7
       (.I0(tmp_0_0_mid1_fu_419_p2[3]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[3]),
        .I3(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln23_1_fu_368_p2[3]),
        .O(add_ln23_1_fu_499_p2_i_7_n_5));
  LUT6 #(
    .INIT(64'hE200E200FFE2E200)) 
    add_ln23_1_fu_499_p2_i_70
       (.I0(select_ln15_reg_825[1]),
        .I1(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I2(out_d_0_reg_187[1]),
        .I3(\out_d_reg_731[4]_i_4_n_5 ),
        .I4(mul_ln6_reg_712[2]),
        .I5(B[0]),
        .O(add_ln23_1_fu_499_p2_i_70_n_5));
  LUT6 #(
    .INIT(64'h8F8F8F0808088F08)) 
    add_ln23_1_fu_499_p2_i_71
       (.I0(\out_d_reg_731[4]_i_4_n_5 ),
        .I1(mul_ln6_reg_712[5]),
        .I2(B[0]),
        .I3(select_ln15_reg_825[1]),
        .I4(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I5(out_d_0_reg_187[1]),
        .O(add_ln23_1_fu_499_p2_i_71_n_5));
  LUT6 #(
    .INIT(64'h3030500000005000)) 
    add_ln23_1_fu_499_p2_i_72
       (.I0(select_ln15_reg_825[1]),
        .I1(out_d_0_reg_187[1]),
        .I2(mul_ln6_reg_712[2]),
        .I3(select_ln15_reg_825[2]),
        .I4(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I5(out_d_0_reg_187[2]),
        .O(add_ln23_1_fu_499_p2_i_72_n_5));
  LUT6 #(
    .INIT(64'hCCCBBBCB88800080)) 
    add_ln23_1_fu_499_p2_i_73
       (.I0(B[0]),
        .I1(mul_ln6_reg_712[2]),
        .I2(select_ln15_reg_825[1]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(out_d_0_reg_187[1]),
        .I5(\out_d_reg_731[4]_i_4_n_5 ),
        .O(add_ln23_1_fu_499_p2_i_73_n_5));
  LUT5 #(
    .INIT(32'h69699669)) 
    add_ln23_1_fu_499_p2_i_74
       (.I0(add_ln23_1_fu_499_p2_i_71_n_5),
        .I1(\out_d_reg_731[4]_i_4_n_5 ),
        .I2(\out_d_reg_731[4]_i_5_n_5 ),
        .I3(mul_ln6_reg_712[2]),
        .I4(B[0]),
        .O(add_ln23_1_fu_499_p2_i_74_n_5));
  LUT5 #(
    .INIT(32'hA80857F7)) 
    add_ln23_1_fu_499_p2_i_75
       (.I0(mul_ln6_reg_712[5]),
        .I1(select_ln15_reg_825[2]),
        .I2(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I3(out_d_0_reg_187[2]),
        .I4(add_ln23_1_fu_499_p2_i_81_n_5),
        .O(add_ln23_1_fu_499_p2_i_75_n_5));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    add_ln23_1_fu_499_p2_i_76
       (.I0(select_ln15_reg_825[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I4(out_d_0_reg_187[0]),
        .O(add_ln23_1_fu_499_p2_i_76_n_5));
  LUT6 #(
    .INIT(64'hAAAA8AAA00008000)) 
    add_ln23_1_fu_499_p2_i_77
       (.I0(mul_ln6_reg_712[5]),
        .I1(select_ln15_reg_825[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(out_d_0_reg_187[0]),
        .O(add_ln23_1_fu_499_p2_i_77_n_5));
  LUT5 #(
    .INIT(32'hA80857F7)) 
    add_ln23_1_fu_499_p2_i_78
       (.I0(mul_ln6_reg_712[5]),
        .I1(select_ln15_reg_825[2]),
        .I2(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I3(out_d_0_reg_187[2]),
        .I4(add_ln23_1_fu_499_p2_i_81_n_5),
        .O(add_ln23_1_fu_499_p2_i_78_n_5));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    add_ln23_1_fu_499_p2_i_79
       (.I0(out_d_0_reg_187[1]),
        .I1(select_ln15_reg_825[1]),
        .I2(mul_ln6_reg_712[5]),
        .I3(select_ln15_reg_825[0]),
        .I4(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I5(out_d_0_reg_187[0]),
        .O(add_ln23_1_fu_499_p2_i_79_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln23_1_fu_499_p2_i_8
       (.I0(tmp_0_0_mid1_fu_419_p2[2]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[2]),
        .I3(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln23_1_fu_368_p2[2]),
        .O(add_ln23_1_fu_499_p2_i_8_n_5));
  LUT6 #(
    .INIT(64'hAAAA8AAA00008000)) 
    add_ln23_1_fu_499_p2_i_80
       (.I0(mul_ln6_reg_712[5]),
        .I1(select_ln15_reg_825[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(out_d_0_reg_187[0]),
        .O(add_ln23_1_fu_499_p2_i_80_n_5));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    add_ln23_1_fu_499_p2_i_81
       (.I0(select_ln15_reg_825[0]),
        .I1(out_d_0_reg_187[0]),
        .I2(select_ln15_reg_825[1]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(out_d_0_reg_187[1]),
        .O(add_ln23_1_fu_499_p2_i_81_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln23_1_fu_499_p2_i_9
       (.I0(tmp_0_0_mid1_fu_419_p2[1]),
        .I1(p_1_in),
        .I2(tmp_0_0_fu_334_p2[1]),
        .I3(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I4(mul_ln23_1_fu_368_p2[1]),
        .O(add_ln23_1_fu_499_p2_i_9_n_5));
  FDRE \add_ln23_1_reg_798_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_110),
        .Q(add_ln23_1_reg_798[0]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[10] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_100),
        .Q(add_ln23_1_reg_798[10]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[11] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_99),
        .Q(add_ln23_1_reg_798[11]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[12] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_98),
        .Q(add_ln23_1_reg_798[12]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[13] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_97),
        .Q(add_ln23_1_reg_798[13]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_109),
        .Q(add_ln23_1_reg_798[1]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_108),
        .Q(add_ln23_1_reg_798[2]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_107),
        .Q(add_ln23_1_reg_798[3]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_106),
        .Q(add_ln23_1_reg_798[4]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[5] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_105),
        .Q(add_ln23_1_reg_798[5]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[6] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_104),
        .Q(add_ln23_1_reg_798[6]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[7] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_103),
        .Q(add_ln23_1_reg_798[7]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[8] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_102),
        .Q(add_ln23_1_reg_798[8]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_798_reg[9] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_1_fu_499_p2_n_101),
        .Q(add_ln23_1_reg_798[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln23_2_reg_808_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln17_9_reg_764,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln23_2_reg_808_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_523_input_width,1'b1,1'b1,Q[4],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln23_2_reg_808_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln23_7_fu_475_p1,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln23_2_reg_808_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln23_2_reg_808_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln17_6_reg_7760),
        .CEP(add_ln23_1_reg_7980),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln23_2_reg_808_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln23_2_reg_808_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln23_2_reg_808_reg_P_UNCONNECTED[47:14],add_ln23_2_reg_808_reg_n_97,add_ln23_2_reg_808_reg_n_98,add_ln23_2_reg_808_reg_n_99,add_ln23_2_reg_808_reg_n_100,add_ln23_2_reg_808_reg_n_101,add_ln23_2_reg_808_reg_n_102,add_ln23_2_reg_808_reg_n_103,add_ln23_2_reg_808_reg_n_104,add_ln23_2_reg_808_reg_n_105,add_ln23_2_reg_808_reg_n_106,add_ln23_2_reg_808_reg_n_107,add_ln23_2_reg_808_reg_n_108,add_ln23_2_reg_808_reg_n_109,add_ln23_2_reg_808_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln23_2_reg_808_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln23_2_reg_808_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln23_2_reg_808_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln23_2_reg_808_reg_UNDERFLOW_UNCONNECTED));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_110),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_100),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_99),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_98),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_97),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_109),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_108),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_107),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_106),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_105),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_104),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_103),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_102),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_reg_n_101),
        .Q(add_ln23_3_reg_814_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[0]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[10]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[11]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[12]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[13]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[1]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[2]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[3]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[4]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[5]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[6]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[7]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[8]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_814_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(add_ln23_3_reg_814_pp0_iter1_reg[9]),
        .Q(add_ln23_3_reg_814_pp0_iter2_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln23_3_reg_814_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln17_9_reg_764,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln23_3_reg_814_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_523_input_width,1'b1,1'b1,Q[4],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln23_3_reg_814_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln23_7_fu_475_p1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln23_3_reg_814_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln23_3_reg_814_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln17_6_reg_7760),
        .CEP(add_ln23_1_reg_7980),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln23_3_reg_814_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln23_3_reg_814_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln23_3_reg_814_reg_P_UNCONNECTED[47:14],add_ln23_3_reg_814_reg_n_97,add_ln23_3_reg_814_reg_n_98,add_ln23_3_reg_814_reg_n_99,add_ln23_3_reg_814_reg_n_100,add_ln23_3_reg_814_reg_n_101,add_ln23_3_reg_814_reg_n_102,add_ln23_3_reg_814_reg_n_103,add_ln23_3_reg_814_reg_n_104,add_ln23_3_reg_814_reg_n_105,add_ln23_3_reg_814_reg_n_106,add_ln23_3_reg_814_reg_n_107,add_ln23_3_reg_814_reg_n_108,add_ln23_3_reg_814_reg_n_109,add_ln23_3_reg_814_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln23_3_reg_814_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln23_3_reg_814_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln23_3_reg_814_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln23_3_reg_814_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln23_fu_479_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln23_1_fu_499_p2_i_2_n_5,add_ln23_1_fu_499_p2_i_3_n_5,add_ln23_1_fu_499_p2_i_4_n_5,add_ln23_1_fu_499_p2_i_5_n_5,add_ln23_1_fu_499_p2_i_6_n_5,add_ln23_1_fu_499_p2_i_7_n_5,add_ln23_1_fu_499_p2_i_8_n_5,add_ln23_1_fu_499_p2_i_9_n_5,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln23_fu_479_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_523_input_width,1'b1,1'b1,Q[4],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln23_fu_479_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln23_7_fu_475_p1,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln23_fu_479_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln23_fu_479_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(icmp_ln16_reg_7370),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln17_6_reg_7760),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln23_fu_479_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln23_fu_479_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln23_fu_479_p2_P_UNCONNECTED[47:14],add_ln23_fu_479_p2_n_97,add_ln23_fu_479_p2_n_98,add_ln23_fu_479_p2_n_99,add_ln23_fu_479_p2_n_100,add_ln23_fu_479_p2_n_101,add_ln23_fu_479_p2_n_102,add_ln23_fu_479_p2_n_103,add_ln23_fu_479_p2_n_104,add_ln23_fu_479_p2_n_105,add_ln23_fu_479_p2_n_106,add_ln23_fu_479_p2_n_107,add_ln23_fu_479_p2_n_108,add_ln23_fu_479_p2_n_109,add_ln23_fu_479_p2_n_110}),
        .PATTERNBDETECT(NLW_add_ln23_fu_479_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln23_fu_479_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln23_fu_479_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln23_fu_479_p2_UNDERFLOW_UNCONNECTED));
  FDRE \add_ln23_reg_788_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_110),
        .Q(add_ln23_reg_788[0]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[10] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_100),
        .Q(add_ln23_reg_788[10]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[11] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_99),
        .Q(add_ln23_reg_788[11]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[12] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_98),
        .Q(add_ln23_reg_788[12]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[13] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_97),
        .Q(add_ln23_reg_788[13]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_109),
        .Q(add_ln23_reg_788[1]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_108),
        .Q(add_ln23_reg_788[2]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_107),
        .Q(add_ln23_reg_788[3]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_106),
        .Q(add_ln23_reg_788[4]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[5] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_105),
        .Q(add_ln23_reg_788[5]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[6] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_104),
        .Q(add_ln23_reg_788[6]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[7] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_103),
        .Q(add_ln23_reg_788[7]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[8] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_102),
        .Q(add_ln23_reg_788[8]),
        .R(1'b0));
  FDRE \add_ln23_reg_788_reg[9] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(add_ln23_fu_479_p2_n_101),
        .Q(add_ln23_reg_788[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln31_reg_882_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln31_reg_882_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_523_input_width,1'b1,1'b1,Q[4]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln31_reg_882_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln17_reg_782_pp0_iter1_reg}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln31_reg_882_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln31_reg_882_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(select_ln17_10_reg_8720),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(ap_CS_fsm_pp0_stage2),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln31_reg_8820),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln31_reg_882_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln31_reg_882_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln31_reg_882_reg_P_UNCONNECTED[47:12],grp_max_pooling2d_fix16_fu_523_output_r_address0[11],P[5:4],grp_max_pooling2d_fix16_fu_523_output_r_address0[8:7],P[3:2],grp_max_pooling2d_fix16_fu_523_output_r_address0[4:2],P[1:0]}),
        .PATTERNBDETECT(NLW_add_ln31_reg_882_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln31_reg_882_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln31_reg_882_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln31_reg_882_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln31_reg_882_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln15_reg_727_pp0_iter2_reg_reg_n_5_[0] ),
        .O(select_ln17_10_reg_8720));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln31_reg_882_reg_i_10
       (.I0(tmp6_mid1_fu_634_p2[0]),
        .I1(select_ln31_5_reg_751_pp0_iter2_reg),
        .I2(mul_ln31_1_fu_612_p2[0]),
        .I3(icmp_ln16_reg_737_pp0_iter2_reg),
        .I4(tmp6_fu_603_p2[0]),
        .O(out[0]));
  CARRY4 add_ln31_reg_882_reg_i_11
       (.CI(add_ln31_reg_882_reg_i_15_n_5),
        .CO({NLW_add_ln31_reg_882_reg_i_11_CO_UNCONNECTED[3],add_ln31_reg_882_reg_i_11_n_6,add_ln31_reg_882_reg_i_11_n_7,add_ln31_reg_882_reg_i_11_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp6_mid1_fu_634_p2[7:4]),
        .S({add_ln31_reg_882_reg_i_18_n_5,add_ln31_reg_882_reg_i_19_n_5,add_ln31_reg_882_reg_i_20_n_5,add_ln31_reg_882_reg_i_21_n_5}));
  CARRY4 add_ln31_reg_882_reg_i_12
       (.CI(add_ln31_reg_882_reg_i_14_n_5),
        .CO({NLW_add_ln31_reg_882_reg_i_12_CO_UNCONNECTED[3:1],add_ln31_reg_882_reg_i_12_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln31_reg_882_reg_i_22_n_5}),
        .O({NLW_add_ln31_reg_882_reg_i_12_O_UNCONNECTED[3:2],mul_ln31_1_fu_612_p2[7:6]}),
        .S({1'b0,1'b0,add_ln31_reg_882_reg_i_23_n_5,add_ln31_reg_882_reg_i_24_n_5}));
  CARRY4 add_ln31_reg_882_reg_i_13
       (.CI(add_ln31_reg_882_reg_i_16_n_5),
        .CO({NLW_add_ln31_reg_882_reg_i_13_CO_UNCONNECTED[3],add_ln31_reg_882_reg_i_13_n_6,add_ln31_reg_882_reg_i_13_n_7,add_ln31_reg_882_reg_i_13_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp6_fu_603_p2[7:4]),
        .S(mul_ln31_fu_594_p2[7:4]));
  CARRY4 add_ln31_reg_882_reg_i_14
       (.CI(1'b0),
        .CO({add_ln31_reg_882_reg_i_14_n_5,add_ln31_reg_882_reg_i_14_n_6,add_ln31_reg_882_reg_i_14_n_7,add_ln31_reg_882_reg_i_14_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln31_reg_882_reg_i_27_n_5,out_d_reg_731_pp0_iter2_reg[3],add_ln31_reg_882_reg_i_17_n_9,1'b0}),
        .O(mul_ln31_1_fu_612_p2[5:2]),
        .S({add_ln31_reg_882_reg_i_28_n_5,add_ln31_reg_882_reg_i_29_n_5,add_ln31_reg_882_reg_i_30_n_5,add_ln31_reg_882_reg_i_17_n_10}));
  CARRY4 add_ln31_reg_882_reg_i_15
       (.CI(1'b0),
        .CO({add_ln31_reg_882_reg_i_15_n_5,add_ln31_reg_882_reg_i_15_n_6,add_ln31_reg_882_reg_i_15_n_7,add_ln31_reg_882_reg_i_15_n_8}),
        .CYINIT(1'b0),
        .DI(out_h_reg_758_pp0_iter2_reg),
        .O(tmp6_mid1_fu_634_p2[3:0]),
        .S({add_ln31_reg_882_reg_i_31_n_5,add_ln31_reg_882_reg_i_32_n_5,add_ln31_reg_882_reg_i_33_n_5,add_ln31_reg_882_reg_i_34_n_5}));
  CARRY4 add_ln31_reg_882_reg_i_16
       (.CI(1'b0),
        .CO({add_ln31_reg_882_reg_i_16_n_5,add_ln31_reg_882_reg_i_16_n_6,add_ln31_reg_882_reg_i_16_n_7,add_ln31_reg_882_reg_i_16_n_8}),
        .CYINIT(1'b0),
        .DI(out_h_0_reg_211_pp0_iter2_reg),
        .O(tmp6_fu_603_p2[3:0]),
        .S({add_ln31_reg_882_reg_i_35_n_5,add_ln31_reg_882_reg_i_36_n_5,add_ln31_reg_882_reg_i_37_n_5,add_ln31_reg_882_reg_i_38_n_5}));
  CARRY4 add_ln31_reg_882_reg_i_17
       (.CI(1'b0),
        .CO({add_ln31_reg_882_reg_i_17_n_5,add_ln31_reg_882_reg_i_17_n_6,add_ln31_reg_882_reg_i_17_n_7,add_ln31_reg_882_reg_i_17_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln31_reg_882_reg_i_39_n_5,out_d_reg_731_pp0_iter2_reg[0],out_d_reg_731_pp0_iter2_reg[0],1'b0}),
        .O({add_ln31_reg_882_reg_i_17_n_9,add_ln31_reg_882_reg_i_17_n_10,mul_ln31_1_fu_612_p2[1:0]}),
        .S({add_ln31_reg_882_reg_i_40_n_5,add_ln31_reg_882_reg_i_41_n_5,add_ln31_reg_882_reg_i_42_n_5,add_ln31_reg_882_reg_i_43_n_5}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln31_reg_882_reg_i_18
       (.I0(mul_ln31_1_fu_612_p2[7]),
        .I1(icmp_ln16_reg_737_pp0_iter2_reg),
        .I2(mul_ln31_fu_594_p2[7]),
        .O(add_ln31_reg_882_reg_i_18_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln31_reg_882_reg_i_19
       (.I0(mul_ln31_1_fu_612_p2[6]),
        .I1(icmp_ln16_reg_737_pp0_iter2_reg),
        .I2(mul_ln31_fu_594_p2[6]),
        .O(add_ln31_reg_882_reg_i_19_n_5));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln31_reg_882_reg_i_2
       (.I0(ap_enable_reg_pp0_iter2_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(\icmp_ln15_reg_727_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln31_reg_8820));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln31_reg_882_reg_i_20
       (.I0(mul_ln31_1_fu_612_p2[5]),
        .I1(icmp_ln16_reg_737_pp0_iter2_reg),
        .I2(mul_ln31_fu_594_p2[5]),
        .O(add_ln31_reg_882_reg_i_20_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln31_reg_882_reg_i_21
       (.I0(mul_ln31_1_fu_612_p2[4]),
        .I1(icmp_ln16_reg_737_pp0_iter2_reg),
        .I2(mul_ln31_fu_594_p2[4]),
        .O(add_ln31_reg_882_reg_i_21_n_5));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln31_reg_882_reg_i_22
       (.I0(out_d_reg_731_pp0_iter2_reg[4]),
        .I1(add_ln31_reg_882_reg_i_44_n_11),
        .I2(out_d_reg_731_pp0_iter2_reg[3]),
        .O(add_ln31_reg_882_reg_i_22_n_5));
  LUT4 #(
    .INIT(16'h3480)) 
    add_ln31_reg_882_reg_i_23
       (.I0(out_d_reg_731_pp0_iter2_reg[3]),
        .I1(mul_ln6_reg_712[2]),
        .I2(add_ln31_reg_882_reg_i_44_n_6),
        .I3(out_d_reg_731_pp0_iter2_reg[4]),
        .O(add_ln31_reg_882_reg_i_23_n_5));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    add_ln31_reg_882_reg_i_24
       (.I0(add_ln31_reg_882_reg_i_22_n_5),
        .I1(mul_ln6_reg_712[2]),
        .I2(out_d_reg_731_pp0_iter2_reg[3]),
        .I3(out_d_reg_731_pp0_iter2_reg[4]),
        .I4(add_ln31_reg_882_reg_i_44_n_6),
        .O(add_ln31_reg_882_reg_i_24_n_5));
  CARRY4 add_ln31_reg_882_reg_i_25
       (.CI(add_ln31_reg_882_reg_i_26_n_5),
        .CO({NLW_add_ln31_reg_882_reg_i_25_CO_UNCONNECTED[3:1],add_ln31_reg_882_reg_i_25_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln31_reg_882_reg_i_45_n_5}),
        .O({NLW_add_ln31_reg_882_reg_i_25_O_UNCONNECTED[3:2],mul_ln31_fu_594_p2[7:6]}),
        .S({1'b0,1'b0,add_ln31_reg_882_reg_i_46_n_5,add_ln31_reg_882_reg_i_47_n_5}));
  CARRY4 add_ln31_reg_882_reg_i_26
       (.CI(1'b0),
        .CO({add_ln31_reg_882_reg_i_26_n_5,add_ln31_reg_882_reg_i_26_n_6,add_ln31_reg_882_reg_i_26_n_7,add_ln31_reg_882_reg_i_26_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln31_reg_882_reg_i_48_n_5,out_d_0_reg_187_pp0_iter2_reg[3],add_ln31_reg_882_reg_i_49_n_9,1'b0}),
        .O(mul_ln31_fu_594_p2[5:2]),
        .S({add_ln31_reg_882_reg_i_50_n_5,add_ln31_reg_882_reg_i_51_n_5,add_ln31_reg_882_reg_i_52_n_5,add_ln31_reg_882_reg_i_49_n_10}));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln31_reg_882_reg_i_27
       (.I0(out_d_reg_731_pp0_iter2_reg[3]),
        .I1(out_d_reg_731_pp0_iter2_reg[4]),
        .I2(add_ln31_reg_882_reg_i_44_n_11),
        .O(add_ln31_reg_882_reg_i_27_n_5));
  (* HLUTNM = "lutpair125" *) 
  LUT5 #(
    .INIT(32'h3C969696)) 
    add_ln31_reg_882_reg_i_28
       (.I0(out_d_reg_731_pp0_iter2_reg[4]),
        .I1(add_ln31_reg_882_reg_i_44_n_11),
        .I2(out_d_reg_731_pp0_iter2_reg[3]),
        .I3(mul_ln6_reg_712[5]),
        .I4(add_ln31_reg_882_reg_i_44_n_12),
        .O(add_ln31_reg_882_reg_i_28_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln31_reg_882_reg_i_29
       (.I0(mul_ln6_reg_712[5]),
        .I1(out_d_reg_731_pp0_iter2_reg[4]),
        .I2(add_ln31_reg_882_reg_i_44_n_12),
        .I3(out_d_reg_731_pp0_iter2_reg[3]),
        .O(add_ln31_reg_882_reg_i_29_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln31_reg_882_reg_i_3
       (.I0(tmp6_mid1_fu_634_p2[7]),
        .I1(select_ln31_5_reg_751_pp0_iter2_reg),
        .I2(mul_ln31_1_fu_612_p2[7]),
        .I3(icmp_ln16_reg_737_pp0_iter2_reg),
        .I4(tmp6_fu_603_p2[7]),
        .O(out[7]));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln31_reg_882_reg_i_30
       (.I0(add_ln31_reg_882_reg_i_17_n_9),
        .I1(out_d_reg_731_pp0_iter2_reg[3]),
        .I2(mul_ln6_reg_712[5]),
        .O(add_ln31_reg_882_reg_i_30_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln31_reg_882_reg_i_31
       (.I0(out_h_reg_758_pp0_iter2_reg[3]),
        .I1(mul_ln31_fu_594_p2[3]),
        .I2(icmp_ln16_reg_737_pp0_iter2_reg),
        .I3(mul_ln31_1_fu_612_p2[3]),
        .O(add_ln31_reg_882_reg_i_31_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln31_reg_882_reg_i_32
       (.I0(out_h_reg_758_pp0_iter2_reg[2]),
        .I1(mul_ln31_fu_594_p2[2]),
        .I2(icmp_ln16_reg_737_pp0_iter2_reg),
        .I3(mul_ln31_1_fu_612_p2[2]),
        .O(add_ln31_reg_882_reg_i_32_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln31_reg_882_reg_i_33
       (.I0(out_h_reg_758_pp0_iter2_reg[1]),
        .I1(mul_ln31_fu_594_p2[1]),
        .I2(icmp_ln16_reg_737_pp0_iter2_reg),
        .I3(mul_ln31_1_fu_612_p2[1]),
        .O(add_ln31_reg_882_reg_i_33_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln31_reg_882_reg_i_34
       (.I0(out_h_reg_758_pp0_iter2_reg[0]),
        .I1(mul_ln31_fu_594_p2[0]),
        .I2(icmp_ln16_reg_737_pp0_iter2_reg),
        .I3(mul_ln31_1_fu_612_p2[0]),
        .O(add_ln31_reg_882_reg_i_34_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln31_reg_882_reg_i_35
       (.I0(out_h_0_reg_211_pp0_iter2_reg[3]),
        .I1(mul_ln31_fu_594_p2[3]),
        .O(add_ln31_reg_882_reg_i_35_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln31_reg_882_reg_i_36
       (.I0(out_h_0_reg_211_pp0_iter2_reg[2]),
        .I1(mul_ln31_fu_594_p2[2]),
        .O(add_ln31_reg_882_reg_i_36_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln31_reg_882_reg_i_37
       (.I0(out_h_0_reg_211_pp0_iter2_reg[1]),
        .I1(mul_ln31_fu_594_p2[1]),
        .O(add_ln31_reg_882_reg_i_37_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln31_reg_882_reg_i_38
       (.I0(out_h_0_reg_211_pp0_iter2_reg[0]),
        .I1(mul_ln31_fu_594_p2[0]),
        .O(add_ln31_reg_882_reg_i_38_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln31_reg_882_reg_i_39
       (.I0(out_d_reg_731_pp0_iter2_reg[0]),
        .I1(mul_ln6_reg_712[2]),
        .I2(out_d_reg_731_pp0_iter2_reg[2]),
        .I3(out_d_reg_731_pp0_iter2_reg[1]),
        .O(add_ln31_reg_882_reg_i_39_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln31_reg_882_reg_i_4
       (.I0(tmp6_mid1_fu_634_p2[6]),
        .I1(select_ln31_5_reg_751_pp0_iter2_reg),
        .I2(mul_ln31_1_fu_612_p2[6]),
        .I3(icmp_ln16_reg_737_pp0_iter2_reg),
        .I4(tmp6_fu_603_p2[6]),
        .O(out[6]));
  LUT5 #(
    .INIT(32'h78777788)) 
    add_ln31_reg_882_reg_i_40
       (.I0(mul_ln6_reg_712[2]),
        .I1(out_d_reg_731_pp0_iter2_reg[0]),
        .I2(mul_ln6_reg_712[5]),
        .I3(out_d_reg_731_pp0_iter2_reg[1]),
        .I4(out_d_reg_731_pp0_iter2_reg[2]),
        .O(add_ln31_reg_882_reg_i_40_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln31_reg_882_reg_i_41
       (.I0(mul_ln6_reg_712[5]),
        .I1(out_d_reg_731_pp0_iter2_reg[2]),
        .I2(out_d_reg_731_pp0_iter2_reg[1]),
        .I3(out_d_reg_731_pp0_iter2_reg[0]),
        .O(add_ln31_reg_882_reg_i_41_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln31_reg_882_reg_i_42
       (.I0(out_d_reg_731_pp0_iter2_reg[0]),
        .I1(out_d_reg_731_pp0_iter2_reg[1]),
        .I2(mul_ln6_reg_712[5]),
        .O(add_ln31_reg_882_reg_i_42_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln31_reg_882_reg_i_43
       (.I0(mul_ln6_reg_712[5]),
        .I1(out_d_reg_731_pp0_iter2_reg[0]),
        .O(add_ln31_reg_882_reg_i_43_n_5));
  CARRY4 add_ln31_reg_882_reg_i_44
       (.CI(add_ln31_reg_882_reg_i_17_n_5),
        .CO({NLW_add_ln31_reg_882_reg_i_44_CO_UNCONNECTED[3],add_ln31_reg_882_reg_i_44_n_6,NLW_add_ln31_reg_882_reg_i_44_CO_UNCONNECTED[1],add_ln31_reg_882_reg_i_44_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln31_reg_882_reg_i_53_n_5,add_ln31_reg_882_reg_i_54_n_5}),
        .O({NLW_add_ln31_reg_882_reg_i_44_O_UNCONNECTED[3:2],add_ln31_reg_882_reg_i_44_n_11,add_ln31_reg_882_reg_i_44_n_12}),
        .S({1'b0,1'b1,add_ln31_reg_882_reg_i_55_n_5,add_ln31_reg_882_reg_i_56_n_5}));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln31_reg_882_reg_i_45
       (.I0(out_d_0_reg_187_pp0_iter2_reg[4]),
        .I1(add_ln31_reg_882_reg_i_57_n_11),
        .I2(out_d_0_reg_187_pp0_iter2_reg[3]),
        .O(add_ln31_reg_882_reg_i_45_n_5));
  LUT4 #(
    .INIT(16'h3480)) 
    add_ln31_reg_882_reg_i_46
       (.I0(out_d_0_reg_187_pp0_iter2_reg[3]),
        .I1(mul_ln6_reg_712[2]),
        .I2(add_ln31_reg_882_reg_i_57_n_6),
        .I3(out_d_0_reg_187_pp0_iter2_reg[4]),
        .O(add_ln31_reg_882_reg_i_46_n_5));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    add_ln31_reg_882_reg_i_47
       (.I0(add_ln31_reg_882_reg_i_45_n_5),
        .I1(mul_ln6_reg_712[2]),
        .I2(out_d_0_reg_187_pp0_iter2_reg[3]),
        .I3(out_d_0_reg_187_pp0_iter2_reg[4]),
        .I4(add_ln31_reg_882_reg_i_57_n_6),
        .O(add_ln31_reg_882_reg_i_47_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln31_reg_882_reg_i_48
       (.I0(out_d_0_reg_187_pp0_iter2_reg[3]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[4]),
        .I2(add_ln31_reg_882_reg_i_57_n_11),
        .O(add_ln31_reg_882_reg_i_48_n_5));
  CARRY4 add_ln31_reg_882_reg_i_49
       (.CI(1'b0),
        .CO({add_ln31_reg_882_reg_i_49_n_5,add_ln31_reg_882_reg_i_49_n_6,add_ln31_reg_882_reg_i_49_n_7,add_ln31_reg_882_reg_i_49_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln31_reg_882_reg_i_58_n_5,out_d_0_reg_187_pp0_iter2_reg[0],out_d_0_reg_187_pp0_iter2_reg[0],1'b0}),
        .O({add_ln31_reg_882_reg_i_49_n_9,add_ln31_reg_882_reg_i_49_n_10,mul_ln31_fu_594_p2[1:0]}),
        .S({add_ln31_reg_882_reg_i_59_n_5,add_ln31_reg_882_reg_i_60_n_5,add_ln31_reg_882_reg_i_61_n_5,add_ln31_reg_882_reg_i_62_n_5}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln31_reg_882_reg_i_5
       (.I0(tmp6_mid1_fu_634_p2[5]),
        .I1(select_ln31_5_reg_751_pp0_iter2_reg),
        .I2(mul_ln31_1_fu_612_p2[5]),
        .I3(icmp_ln16_reg_737_pp0_iter2_reg),
        .I4(tmp6_fu_603_p2[5]),
        .O(out[5]));
  (* HLUTNM = "lutpair124" *) 
  LUT5 #(
    .INIT(32'h3C969696)) 
    add_ln31_reg_882_reg_i_50
       (.I0(out_d_0_reg_187_pp0_iter2_reg[4]),
        .I1(add_ln31_reg_882_reg_i_57_n_11),
        .I2(out_d_0_reg_187_pp0_iter2_reg[3]),
        .I3(mul_ln6_reg_712[5]),
        .I4(add_ln31_reg_882_reg_i_57_n_12),
        .O(add_ln31_reg_882_reg_i_50_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln31_reg_882_reg_i_51
       (.I0(mul_ln6_reg_712[5]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[4]),
        .I2(add_ln31_reg_882_reg_i_57_n_12),
        .I3(out_d_0_reg_187_pp0_iter2_reg[3]),
        .O(add_ln31_reg_882_reg_i_51_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln31_reg_882_reg_i_52
       (.I0(add_ln31_reg_882_reg_i_49_n_9),
        .I1(out_d_0_reg_187_pp0_iter2_reg[3]),
        .I2(mul_ln6_reg_712[5]),
        .O(add_ln31_reg_882_reg_i_52_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln31_reg_882_reg_i_53
       (.I0(mul_ln6_reg_712[2]),
        .I1(out_d_reg_731_pp0_iter2_reg[2]),
        .O(add_ln31_reg_882_reg_i_53_n_5));
  LUT4 #(
    .INIT(16'hE888)) 
    add_ln31_reg_882_reg_i_54
       (.I0(out_d_reg_731_pp0_iter2_reg[1]),
        .I1(out_d_reg_731_pp0_iter2_reg[2]),
        .I2(mul_ln6_reg_712[2]),
        .I3(out_d_reg_731_pp0_iter2_reg[0]),
        .O(add_ln31_reg_882_reg_i_54_n_5));
  LUT3 #(
    .INIT(8'h40)) 
    add_ln31_reg_882_reg_i_55
       (.I0(out_d_reg_731_pp0_iter2_reg[1]),
        .I1(out_d_reg_731_pp0_iter2_reg[2]),
        .I2(mul_ln6_reg_712[2]),
        .O(add_ln31_reg_882_reg_i_55_n_5));
  LUT4 #(
    .INIT(16'hC740)) 
    add_ln31_reg_882_reg_i_56
       (.I0(out_d_reg_731_pp0_iter2_reg[0]),
        .I1(mul_ln6_reg_712[2]),
        .I2(out_d_reg_731_pp0_iter2_reg[1]),
        .I3(out_d_reg_731_pp0_iter2_reg[2]),
        .O(add_ln31_reg_882_reg_i_56_n_5));
  CARRY4 add_ln31_reg_882_reg_i_57
       (.CI(add_ln31_reg_882_reg_i_49_n_5),
        .CO({NLW_add_ln31_reg_882_reg_i_57_CO_UNCONNECTED[3],add_ln31_reg_882_reg_i_57_n_6,NLW_add_ln31_reg_882_reg_i_57_CO_UNCONNECTED[1],add_ln31_reg_882_reg_i_57_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln31_reg_882_reg_i_63_n_5,add_ln31_reg_882_reg_i_64_n_5}),
        .O({NLW_add_ln31_reg_882_reg_i_57_O_UNCONNECTED[3:2],add_ln31_reg_882_reg_i_57_n_11,add_ln31_reg_882_reg_i_57_n_12}),
        .S({1'b0,1'b1,add_ln31_reg_882_reg_i_65_n_5,add_ln31_reg_882_reg_i_66_n_5}));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln31_reg_882_reg_i_58
       (.I0(out_d_0_reg_187_pp0_iter2_reg[0]),
        .I1(mul_ln6_reg_712[2]),
        .I2(out_d_0_reg_187_pp0_iter2_reg[2]),
        .I3(out_d_0_reg_187_pp0_iter2_reg[1]),
        .O(add_ln31_reg_882_reg_i_58_n_5));
  LUT5 #(
    .INIT(32'h78777788)) 
    add_ln31_reg_882_reg_i_59
       (.I0(mul_ln6_reg_712[2]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[0]),
        .I2(mul_ln6_reg_712[5]),
        .I3(out_d_0_reg_187_pp0_iter2_reg[1]),
        .I4(out_d_0_reg_187_pp0_iter2_reg[2]),
        .O(add_ln31_reg_882_reg_i_59_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln31_reg_882_reg_i_6
       (.I0(tmp6_mid1_fu_634_p2[4]),
        .I1(select_ln31_5_reg_751_pp0_iter2_reg),
        .I2(mul_ln31_1_fu_612_p2[4]),
        .I3(icmp_ln16_reg_737_pp0_iter2_reg),
        .I4(tmp6_fu_603_p2[4]),
        .O(out[4]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln31_reg_882_reg_i_60
       (.I0(mul_ln6_reg_712[5]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[2]),
        .I2(out_d_0_reg_187_pp0_iter2_reg[1]),
        .I3(out_d_0_reg_187_pp0_iter2_reg[0]),
        .O(add_ln31_reg_882_reg_i_60_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln31_reg_882_reg_i_61
       (.I0(out_d_0_reg_187_pp0_iter2_reg[0]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[1]),
        .I2(mul_ln6_reg_712[5]),
        .O(add_ln31_reg_882_reg_i_61_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln31_reg_882_reg_i_62
       (.I0(mul_ln6_reg_712[5]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[0]),
        .O(add_ln31_reg_882_reg_i_62_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln31_reg_882_reg_i_63
       (.I0(mul_ln6_reg_712[2]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[2]),
        .O(add_ln31_reg_882_reg_i_63_n_5));
  LUT4 #(
    .INIT(16'hE888)) 
    add_ln31_reg_882_reg_i_64
       (.I0(out_d_0_reg_187_pp0_iter2_reg[1]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[2]),
        .I2(mul_ln6_reg_712[2]),
        .I3(out_d_0_reg_187_pp0_iter2_reg[0]),
        .O(add_ln31_reg_882_reg_i_64_n_5));
  LUT3 #(
    .INIT(8'h40)) 
    add_ln31_reg_882_reg_i_65
       (.I0(out_d_0_reg_187_pp0_iter2_reg[1]),
        .I1(out_d_0_reg_187_pp0_iter2_reg[2]),
        .I2(mul_ln6_reg_712[2]),
        .O(add_ln31_reg_882_reg_i_65_n_5));
  LUT4 #(
    .INIT(16'hC740)) 
    add_ln31_reg_882_reg_i_66
       (.I0(out_d_0_reg_187_pp0_iter2_reg[0]),
        .I1(mul_ln6_reg_712[2]),
        .I2(out_d_0_reg_187_pp0_iter2_reg[1]),
        .I3(out_d_0_reg_187_pp0_iter2_reg[2]),
        .O(add_ln31_reg_882_reg_i_66_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln31_reg_882_reg_i_7
       (.I0(tmp6_mid1_fu_634_p2[3]),
        .I1(select_ln31_5_reg_751_pp0_iter2_reg),
        .I2(mul_ln31_1_fu_612_p2[3]),
        .I3(icmp_ln16_reg_737_pp0_iter2_reg),
        .I4(tmp6_fu_603_p2[3]),
        .O(out[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln31_reg_882_reg_i_8
       (.I0(tmp6_mid1_fu_634_p2[2]),
        .I1(select_ln31_5_reg_751_pp0_iter2_reg),
        .I2(mul_ln31_1_fu_612_p2[2]),
        .I3(icmp_ln16_reg_737_pp0_iter2_reg),
        .I4(tmp6_fu_603_p2[2]),
        .O(out[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln31_reg_882_reg_i_9
       (.I0(tmp6_mid1_fu_634_p2[1]),
        .I1(select_ln31_5_reg_751_pp0_iter2_reg),
        .I2(mul_ln31_1_fu_612_p2[1]),
        .I3(icmp_ln16_reg_737_pp0_iter2_reg),
        .I4(tmp6_fu_603_p2[1]),
        .O(out[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(grp_max_pooling2d_fix16_fu_523_ap_ready),
        .I1(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_max_pooling2d_fix16_fu_523_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[3]),
        .I1(grp_max_pooling2d_fix16_fu_523_ap_ready),
        .I2(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .I2(grp_max_pooling2d_fix16_fu_523_ap_ready),
        .I3(Q[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[4]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(Q[1]),
        .I1(grp_max_pooling2d_fix16_fu_523_ap_ready),
        .I2(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .I2(grp_max_pooling2d_fix16_fu_523_ap_ready),
        .I3(Q[2]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_fu_523_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(grp_max_pooling2d_fix16_fu_523_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter0_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter0_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0_0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF051F00000000000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_NS_fsm1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter2_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .I2(ap_enable_reg_pp0_iter3_i_2_n_5),
        .I3(ap_enable_reg_pp0_iter2_reg_n_5),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter3_i_2
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ap_enable_reg_pp0_iter3_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter3_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_max_pooling2d_fix16_fu_523_ap_start_reg_i_1
       (.I0(grp_max_pooling2d_fix16_fu_523_ap_ready),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln15_reg_727[0]_i_10 
       (.I0(mul_ln6_2_reg_717_reg_n_103),
        .I1(add_ln15_reg_820[7]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[7] ),
        .O(\icmp_ln15_reg_727[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln15_reg_727[0]_i_11 
       (.I0(mul_ln6_2_reg_717_reg_n_104),
        .I1(add_ln15_reg_820[6]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[6] ),
        .O(\icmp_ln15_reg_727[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln15_reg_727[0]_i_12 
       (.I0(mul_ln6_2_reg_717_reg_n_106),
        .I1(add_ln15_reg_820[4]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[4] ),
        .O(\icmp_ln15_reg_727[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln15_reg_727[0]_i_13 
       (.I0(mul_ln6_2_reg_717_reg_n_107),
        .I1(add_ln15_reg_820[3]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[3] ),
        .O(\icmp_ln15_reg_727[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln15_reg_727[0]_i_14 
       (.I0(mul_ln6_2_reg_717_reg_n_109),
        .I1(add_ln15_reg_820[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[1] ),
        .O(\icmp_ln15_reg_727[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln15_reg_727[0]_i_15 
       (.I0(mul_ln6_2_reg_717_reg_n_110),
        .I1(add_ln15_reg_820[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[0] ),
        .O(\icmp_ln15_reg_727[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA55559555)) 
    \icmp_ln15_reg_727[0]_i_3 
       (.I0(mul_ln6_2_reg_717_reg_n_98),
        .I1(add_ln15_reg_820[12]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[12] ),
        .O(\icmp_ln15_reg_727[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln15_reg_727[0]_i_4 
       (.I0(\icmp_ln15_reg_727[0]_i_8_n_5 ),
        .I1(mul_ln6_2_reg_717_reg_n_99),
        .I2(add_ln15_reg_820[11]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(\indvar_flatten39_reg_175_reg_n_5_[11] ),
        .I5(\icmp_ln15_reg_727[0]_i_9_n_5 ),
        .O(\icmp_ln15_reg_727[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln15_reg_727[0]_i_5 
       (.I0(\icmp_ln15_reg_727[0]_i_10_n_5 ),
        .I1(mul_ln6_2_reg_717_reg_n_102),
        .I2(add_ln15_reg_820[8]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(\indvar_flatten39_reg_175_reg_n_5_[8] ),
        .I5(\icmp_ln15_reg_727[0]_i_11_n_5 ),
        .O(\icmp_ln15_reg_727[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln15_reg_727[0]_i_6 
       (.I0(\icmp_ln15_reg_727[0]_i_12_n_5 ),
        .I1(mul_ln6_2_reg_717_reg_n_105),
        .I2(add_ln15_reg_820[5]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(\indvar_flatten39_reg_175_reg_n_5_[5] ),
        .I5(\icmp_ln15_reg_727[0]_i_13_n_5 ),
        .O(\icmp_ln15_reg_727[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln15_reg_727[0]_i_7 
       (.I0(\icmp_ln15_reg_727[0]_i_14_n_5 ),
        .I1(mul_ln6_2_reg_717_reg_n_108),
        .I2(add_ln15_reg_820[2]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(\indvar_flatten39_reg_175_reg_n_5_[2] ),
        .I5(\icmp_ln15_reg_727[0]_i_15_n_5 ),
        .O(\icmp_ln15_reg_727[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln15_reg_727[0]_i_8 
       (.I0(mul_ln6_2_reg_717_reg_n_100),
        .I1(add_ln15_reg_820[10]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[10] ),
        .O(\icmp_ln15_reg_727[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln15_reg_727[0]_i_9 
       (.I0(mul_ln6_2_reg_717_reg_n_101),
        .I1(add_ln15_reg_820[9]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(\indvar_flatten39_reg_175_reg_n_5_[9] ),
        .O(\icmp_ln15_reg_727[0]_i_9_n_5 ));
  FDRE \icmp_ln15_reg_727_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .Q(icmp_ln15_reg_727_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln15_reg_727_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln15_reg_727_pp0_iter1_reg),
        .Q(\icmp_ln15_reg_727_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln15_reg_727_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln15_reg_727_pp0_iter2_reg_reg_n_5_[0] ),
        .Q(icmp_ln15_reg_727_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln15_reg_727_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln15_fu_340_p2),
        .Q(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln15_reg_727_reg[0]_i_1 
       (.CI(\icmp_ln15_reg_727_reg[0]_i_2_n_5 ),
        .CO({\NLW_icmp_ln15_reg_727_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln15_fu_340_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln15_reg_727_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln15_reg_727[0]_i_3_n_5 }));
  CARRY4 \icmp_ln15_reg_727_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln15_reg_727_reg[0]_i_2_n_5 ,\icmp_ln15_reg_727_reg[0]_i_2_n_6 ,\icmp_ln15_reg_727_reg[0]_i_2_n_7 ,\icmp_ln15_reg_727_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln15_reg_727_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln15_reg_727[0]_i_4_n_5 ,\icmp_ln15_reg_727[0]_i_5_n_5 ,\icmp_ln15_reg_727[0]_i_6_n_5 ,\icmp_ln15_reg_727[0]_i_7_n_5 }));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln16_reg_737[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln15_fu_340_p2),
        .O(icmp_ln16_reg_7370));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln16_reg_737[0]_i_2 
       (.I0(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFEFEFEFFFEF)) 
    \icmp_ln16_reg_737[0]_i_3 
       (.I0(\icmp_ln16_reg_737[0]_i_4_n_5 ),
        .I1(\icmp_ln16_reg_737[0]_i_5_n_5 ),
        .I2(\icmp_ln16_reg_737[0]_i_6_n_5 ),
        .I3(\select_ln16_1_reg_851_reg_n_5_[3] ),
        .I4(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I5(indvar_flatten_reg_199[3]),
        .O(\icmp_ln16_reg_737[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5F335FFFFAFFFACC)) 
    \icmp_ln16_reg_737[0]_i_4 
       (.I0(indvar_flatten_reg_199[7]),
        .I1(\select_ln16_1_reg_851_reg_n_5_[7] ),
        .I2(indvar_flatten_reg_199[6]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(\select_ln16_1_reg_851_reg_n_5_[6] ),
        .I5(mul_ln6_reg_712[2]),
        .O(\icmp_ln16_reg_737[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    \icmp_ln16_reg_737[0]_i_5 
       (.I0(indvar_flatten_reg_199[0]),
        .I1(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I2(\select_ln16_1_reg_851_reg_n_5_[0] ),
        .I3(mul_ln6_reg_712[5]),
        .I4(\icmp_ln16_reg_737[0]_i_7_n_5 ),
        .O(\icmp_ln16_reg_737[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hA0CCA00005000533)) 
    \icmp_ln16_reg_737[0]_i_6 
       (.I0(indvar_flatten_reg_199[5]),
        .I1(\select_ln16_1_reg_851_reg_n_5_[5] ),
        .I2(indvar_flatten_reg_199[4]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(\select_ln16_1_reg_851_reg_n_5_[4] ),
        .I5(mul_ln6_reg_712[5]),
        .O(\icmp_ln16_reg_737[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFF3C5A5AFF3C)) 
    \icmp_ln16_reg_737[0]_i_7 
       (.I0(indvar_flatten_reg_199[2]),
        .I1(\select_ln16_1_reg_851_reg_n_5_[2] ),
        .I2(mul_ln6_reg_712[2]),
        .I3(\select_ln16_1_reg_851_reg_n_5_[1] ),
        .I4(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I5(indvar_flatten_reg_199[1]),
        .O(\icmp_ln16_reg_737[0]_i_7_n_5 ));
  FDRE \icmp_ln16_reg_737_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln16_reg_737),
        .Q(icmp_ln16_reg_737_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln16_reg_737_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln16_reg_737_pp0_iter1_reg),
        .Q(icmp_ln16_reg_737_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln16_reg_737_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(p_0_in),
        .Q(icmp_ln16_reg_737),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880888)) 
    \indvar_flatten39_reg_175[12]_i_1 
       (.I0(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .O(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten39_reg_175[12]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .O(indvar_flatten39_reg_1750));
  FDRE \indvar_flatten39_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[0]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[0] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[10]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[10] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[11]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[11] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[12]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[12] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[1]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[1] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[2]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[2] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[3]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[3] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[4]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[4] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[5]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[5] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[6]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[6] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[7]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[7] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[8]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[8] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten39_reg_175_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(add_ln15_reg_820[9]),
        .Q(\indvar_flatten39_reg_175_reg_n_5_[9] ),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln16_1_reg_851_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_199[0]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln16_1_reg_851_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_199[1]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln16_1_reg_851_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_199[2]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln16_1_reg_851_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_199[3]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln16_1_reg_851_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_199[4]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln16_1_reg_851_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_199[5]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln16_1_reg_851_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_199[6]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_199_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(\select_ln16_1_reg_851_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_199[7]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln6_2_reg_717_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_523_input_width,grp_max_pooling2d_fix16_fu_523_input_width,Q[4],Q[4],1'b0,grp_max_pooling2d_fix16_fu_523_input_width,1'b0,Q[4]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln6_2_reg_717_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_523_input_width,Q[4],1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln6_2_reg_717_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln6_2_reg_717_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln6_2_reg_717_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln6_2_reg_717_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln6_2_reg_717_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln6_2_reg_717_reg_P_UNCONNECTED[47:13],mul_ln6_2_reg_717_reg_n_98,mul_ln6_2_reg_717_reg_n_99,mul_ln6_2_reg_717_reg_n_100,mul_ln6_2_reg_717_reg_n_101,mul_ln6_2_reg_717_reg_n_102,mul_ln6_2_reg_717_reg_n_103,mul_ln6_2_reg_717_reg_n_104,mul_ln6_2_reg_717_reg_n_105,mul_ln6_2_reg_717_reg_n_106,mul_ln6_2_reg_717_reg_n_107,mul_ln6_2_reg_717_reg_n_108,mul_ln6_2_reg_717_reg_n_109,mul_ln6_2_reg_717_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln6_2_reg_717_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln6_2_reg_717_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln6_2_reg_717_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln6_2_reg_717_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln6_2_reg_717_reg_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .O(ap_NS_fsm1));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln6_2_reg_717_reg_i_2
       (.I0(Q[4]),
        .O(grp_max_pooling2d_fix16_fu_523_input_width));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \mul_ln6_reg_712[2]_i_1 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .I3(mul_ln6_reg_712[2]),
        .O(\mul_ln6_reg_712[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mul_ln6_reg_712[5]_i_1 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .I3(mul_ln6_reg_712[5]),
        .O(\mul_ln6_reg_712[5]_i_1_n_5 ));
  FDRE \mul_ln6_reg_712_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln6_reg_712[2]_i_1_n_5 ),
        .Q(mul_ln6_reg_712[2]),
        .R(1'b0));
  FDRE \mul_ln6_reg_712_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln6_reg_712[5]_i_1_n_5 ),
        .Q(mul_ln6_reg_712[5]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187[0]),
        .Q(out_d_0_reg_187_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187[1]),
        .Q(out_d_0_reg_187_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187[2]),
        .Q(out_d_0_reg_187_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187[3]),
        .Q(out_d_0_reg_187_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187[4]),
        .Q(out_d_0_reg_187_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187_pp0_iter1_reg[0]),
        .Q(out_d_0_reg_187_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187_pp0_iter1_reg[1]),
        .Q(out_d_0_reg_187_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187_pp0_iter1_reg[2]),
        .Q(out_d_0_reg_187_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187_pp0_iter1_reg[3]),
        .Q(out_d_0_reg_187_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_0_reg_187_pp0_iter1_reg[4]),
        .Q(out_d_0_reg_187_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \out_d_0_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln15_reg_825[0]),
        .Q(out_d_0_reg_187[0]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_d_0_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln15_reg_825[1]),
        .Q(out_d_0_reg_187[1]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_d_0_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln15_reg_825[2]),
        .Q(out_d_0_reg_187[2]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_d_0_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln15_reg_825[3]),
        .Q(out_d_0_reg_187[3]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_d_0_reg_187_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln15_reg_825[4]),
        .Q(out_d_0_reg_187[4]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \out_d_reg_731[0]_i_1 
       (.I0(out_d_0_reg_187[0]),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln15_reg_825[0]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h478B74B8)) 
    \out_d_reg_731[1]_i_1 
       (.I0(out_d_0_reg_187[1]),
        .I1(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I2(select_ln15_reg_825[1]),
        .I3(out_d_0_reg_187[0]),
        .I4(select_ln15_reg_825[0]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hAACCAACC5A335ACC)) 
    \out_d_reg_731[2]_i_1 
       (.I0(out_d_0_reg_187[2]),
        .I1(select_ln15_reg_825[2]),
        .I2(out_d_0_reg_187[1]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(select_ln15_reg_825[1]),
        .I5(B[0]),
        .O(\out_d_reg_731[2]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_731[3]_i_1 
       (.I0(\out_d_reg_731[3]_i_2_n_5 ),
        .O(B[3]));
  LUT6 #(
    .INIT(64'hFF47FFFF00B80000)) 
    \out_d_reg_731[3]_i_2 
       (.I0(out_d_0_reg_187[1]),
        .I1(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I2(select_ln15_reg_825[1]),
        .I3(B[0]),
        .I4(\out_d_reg_731[4]_i_4_n_5 ),
        .I5(\out_d_reg_731[4]_i_3_n_5 ),
        .O(\out_d_reg_731[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hAAAAAA9A)) 
    \out_d_reg_731[4]_i_1 
       (.I0(\out_d_reg_731[4]_i_2_n_5 ),
        .I1(\out_d_reg_731[4]_i_3_n_5 ),
        .I2(\out_d_reg_731[4]_i_4_n_5 ),
        .I3(B[0]),
        .I4(\out_d_reg_731[4]_i_5_n_5 ),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_d_reg_731[4]_i_2 
       (.I0(out_d_0_reg_187[4]),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln15_reg_825[4]),
        .O(\out_d_reg_731[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \out_d_reg_731[4]_i_3 
       (.I0(select_ln15_reg_825[3]),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_d_0_reg_187[3]),
        .O(\out_d_reg_731[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \out_d_reg_731[4]_i_4 
       (.I0(select_ln15_reg_825[2]),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_d_0_reg_187[2]),
        .O(\out_d_reg_731[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \out_d_reg_731[4]_i_5 
       (.I0(out_d_0_reg_187[1]),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln15_reg_825[1]),
        .O(\out_d_reg_731[4]_i_5_n_5 ));
  FDRE \out_d_reg_731_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731[0]),
        .Q(out_d_reg_731_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731[1]),
        .Q(out_d_reg_731_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731[2]),
        .Q(out_d_reg_731_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731[3]),
        .Q(out_d_reg_731_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731[4]),
        .Q(out_d_reg_731_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731_pp0_iter1_reg[0]),
        .Q(out_d_reg_731_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731_pp0_iter1_reg[1]),
        .Q(out_d_reg_731_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731_pp0_iter1_reg[2]),
        .Q(out_d_reg_731_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731_pp0_iter1_reg[3]),
        .Q(out_d_reg_731_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \out_d_reg_731_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_731_pp0_iter1_reg[4]),
        .Q(out_d_reg_731_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \out_d_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(B[0]),
        .Q(out_d_reg_731[0]),
        .R(1'b0));
  FDRE \out_d_reg_731_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(B[1]),
        .Q(out_d_reg_731[1]),
        .R(1'b0));
  FDRE \out_d_reg_731_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(\out_d_reg_731[2]_i_1_n_5 ),
        .Q(out_d_reg_731[2]),
        .R(1'b0));
  FDRE \out_d_reg_731_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(B[3]),
        .Q(out_d_reg_731[3]),
        .R(1'b0));
  FDRE \out_d_reg_731_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(B[4]),
        .Q(out_d_reg_731[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211[0]),
        .Q(out_h_0_reg_211_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211[1]),
        .Q(out_h_0_reg_211_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211[2]),
        .Q(out_h_0_reg_211_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211[3]),
        .Q(out_h_0_reg_211_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211_pp0_iter1_reg[0]),
        .Q(out_h_0_reg_211_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211_pp0_iter1_reg[1]),
        .Q(out_h_0_reg_211_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211_pp0_iter1_reg[2]),
        .Q(out_h_0_reg_211_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_0_reg_211_pp0_iter1_reg[3]),
        .Q(out_h_0_reg_211_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \out_h_0_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln16_reg_830[0]),
        .Q(out_h_0_reg_211[0]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_h_0_reg_211_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln16_reg_830[1]),
        .Q(out_h_0_reg_211[1]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_h_0_reg_211_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln16_reg_830[2]),
        .Q(out_h_0_reg_211[2]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_h_0_reg_211_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(select_ln16_reg_830[3]),
        .Q(out_h_0_reg_211[3]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h45557555FFFFFFFF)) 
    \out_h_reg_758[0]_i_1 
       (.I0(out_h_0_reg_211[0]),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln16_reg_830[0]),
        .I5(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .O(out_h_fu_401_p2[0]));
  LUT6 #(
    .INIT(64'h5A335ACC00000000)) 
    \out_h_reg_758[1]_i_1 
       (.I0(out_h_0_reg_211[0]),
        .I1(select_ln16_reg_830[0]),
        .I2(out_h_0_reg_211[1]),
        .I3(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I4(select_ln16_reg_830[1]),
        .I5(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .O(out_h_fu_401_p2[1]));
  LUT6 #(
    .INIT(64'h47FFB800B800B800)) 
    \out_h_reg_758[2]_i_1 
       (.I0(out_h_0_reg_211[1]),
        .I1(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I2(select_ln16_reg_830[1]),
        .I3(\select_ln31_reg_746[0]_i_1_n_5 ),
        .I4(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I5(ap_phi_mux_out_h_0_phi_fu_215_p4[2]),
        .O(out_h_fu_401_p2[2]));
  LUT5 #(
    .INIT(32'h7F008000)) 
    \out_h_reg_758[3]_i_1 
       (.I0(ap_phi_mux_out_h_0_phi_fu_215_p4[0]),
        .I1(ap_phi_mux_out_h_0_phi_fu_215_p4[1]),
        .I2(ap_phi_mux_out_h_0_phi_fu_215_p4[2]),
        .I3(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I4(ap_phi_mux_out_h_0_phi_fu_215_p4[3]),
        .O(out_h_fu_401_p2[3]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_h_reg_758[3]_i_2 
       (.I0(out_h_0_reg_211[0]),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln16_reg_830[0]),
        .O(ap_phi_mux_out_h_0_phi_fu_215_p4[0]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_h_reg_758[3]_i_3 
       (.I0(out_h_0_reg_211[1]),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln16_reg_830[1]),
        .O(ap_phi_mux_out_h_0_phi_fu_215_p4[1]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_h_reg_758[3]_i_4 
       (.I0(out_h_0_reg_211[2]),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln16_reg_830[2]),
        .O(ap_phi_mux_out_h_0_phi_fu_215_p4[2]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_h_reg_758[3]_i_5 
       (.I0(out_h_0_reg_211[3]),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln16_reg_830[3]),
        .O(ap_phi_mux_out_h_0_phi_fu_215_p4[3]));
  FDRE \out_h_reg_758_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758[0]),
        .Q(out_h_reg_758_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758[1]),
        .Q(out_h_reg_758_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758[2]),
        .Q(out_h_reg_758_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758[3]),
        .Q(out_h_reg_758_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758_pp0_iter1_reg[0]),
        .Q(out_h_reg_758_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758_pp0_iter1_reg[1]),
        .Q(out_h_reg_758_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758_pp0_iter1_reg[2]),
        .Q(out_h_reg_758_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \out_h_reg_758_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_h_reg_758_pp0_iter1_reg[3]),
        .Q(out_h_reg_758_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \out_h_reg_758_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(out_h_fu_401_p2[0]),
        .Q(out_h_reg_758[0]),
        .R(1'b0));
  FDRE \out_h_reg_758_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(out_h_fu_401_p2[1]),
        .Q(out_h_reg_758[1]),
        .R(1'b0));
  FDRE \out_h_reg_758_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(out_h_fu_401_p2[2]),
        .Q(out_h_reg_758[2]),
        .R(1'b0));
  FDRE \out_h_reg_758_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(out_h_fu_401_p2[3]),
        .Q(out_h_reg_758[3]),
        .R(1'b0));
  FDRE \out_w_0_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(out_w_reg_846[0]),
        .Q(out_w_0_reg_223[0]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_w_0_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(out_w_reg_846[1]),
        .Q(out_w_0_reg_223[1]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_w_0_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(out_w_reg_846[2]),
        .Q(out_w_0_reg_223[2]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  FDRE \out_w_0_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1750),
        .D(out_w_reg_846[3]),
        .Q(out_w_0_reg_223[3]),
        .R(\indvar_flatten39_reg_175[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_846[0]_i_1 
       (.I0(select_ln17_reg_782[0]),
        .O(out_w_fu_552_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_846[1]_i_1 
       (.I0(select_ln17_reg_782[0]),
        .I1(select_ln17_reg_782[1]),
        .O(out_w_fu_552_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_846[2]_i_1 
       (.I0(select_ln17_reg_782[0]),
        .I1(select_ln17_reg_782[1]),
        .I2(select_ln17_reg_782[2]),
        .O(out_w_fu_552_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_846[3]_i_1 
       (.I0(select_ln17_reg_782[1]),
        .I1(select_ln17_reg_782[0]),
        .I2(select_ln17_reg_782[2]),
        .I3(select_ln17_reg_782[3]),
        .O(out_w_fu_552_p2[3]));
  FDRE \out_w_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(out_w_fu_552_p2[0]),
        .Q(out_w_reg_846[0]),
        .R(1'b0));
  FDRE \out_w_reg_846_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(out_w_fu_552_p2[1]),
        .Q(out_w_reg_846[1]),
        .R(1'b0));
  FDRE \out_w_reg_846_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(out_w_fu_552_p2[2]),
        .Q(out_w_reg_846[2]),
        .R(1'b0));
  FDRE \out_w_reg_846_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(out_w_fu_552_p2[3]),
        .Q(out_w_reg_846[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_106
       (.I0(select_ln26_1_reg_861[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_100),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_100),
        .O(\select_ln26_1_reg_861_reg[13]_0 [7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_108
       (.I0(select_ln26_1_reg_861[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_101),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_101),
        .O(grp_max_pooling2d_fix16_fu_523_input_r_address1[9]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_112
       (.I0(select_ln26_1_reg_861[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_102),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_102),
        .O(\select_ln26_1_reg_861_reg[13]_0 [6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_115
       (.I0(select_ln26_1_reg_861[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_103),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_103),
        .O(\select_ln26_1_reg_861_reg[13]_0 [5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_118
       (.I0(select_ln26_1_reg_861[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_104),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_104),
        .O(\select_ln26_1_reg_861_reg[13]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF57550000)) 
    ram_reg_0_i_11__0
       (.I0(ram_reg_0_i_53__0_n_5),
        .I1(ram_reg_0_21),
        .I2(ram_reg_0_29),
        .I3(ram_reg_0_30),
        .I4(ram_reg_0_24),
        .I5(ram_reg_0_31),
        .O(\add_ln37_reg_621_reg[10] [2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_121
       (.I0(select_ln26_1_reg_861[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_105),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_105),
        .O(\select_ln26_1_reg_861_reg[13]_0 [3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_123
       (.I0(select_ln26_1_reg_861[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_106),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_106),
        .O(grp_max_pooling2d_fix16_fu_523_input_r_address1[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_126
       (.I0(select_ln26_1_reg_861[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_107),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_107),
        .O(grp_max_pooling2d_fix16_fu_523_input_r_address1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF57550000)) 
    ram_reg_0_i_12__0
       (.I0(ram_reg_0_i_57_n_5),
        .I1(ram_reg_0_21),
        .I2(ram_reg_0_32),
        .I3(ram_reg_0_33),
        .I4(ram_reg_0_24),
        .I5(ram_reg_0_34),
        .O(\add_ln37_reg_621_reg[10] [1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_130
       (.I0(select_ln26_1_reg_861[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_108),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_108),
        .O(\select_ln26_1_reg_861_reg[13]_0 [2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_133
       (.I0(select_ln26_1_reg_861[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_109),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_109),
        .O(\select_ln26_1_reg_861_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF57550000)) 
    ram_reg_0_i_13__0
       (.I0(ram_reg_0_i_61__0_n_5),
        .I1(ram_reg_0_21),
        .I2(ram_reg_0_35),
        .I3(ram_reg_0_36),
        .I4(ram_reg_0_24),
        .I5(ram_reg_0_37),
        .O(\add_ln37_reg_621_reg[10] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_154
       (.I0(grp_padding2d_fix16_fu_505_output_r_address0[1]),
        .I1(ram_reg_0_8),
        .I2(select_ln26_2_reg_887[13]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter3_reg_n_5),
        .I5(ram_reg_0_i_303_n_5),
        .O(\select_ln26_2_reg_887_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_160
       (.I0(ram_reg_0_i_45_0),
        .I1(ram_reg_0_8),
        .I2(select_ln26_2_reg_887[12]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter3_reg_n_5),
        .I5(ram_reg_0_i_314_n_5),
        .O(ram_reg_0_i_160_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_162
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[11]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_99),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[11]),
        .O(ram_reg_0_i_162_n_5));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_163
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(ram_reg_0_i_163_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_172
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[10]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_100),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[10]),
        .O(ram_reg_0_i_172_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_176
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[9]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_101),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[9]),
        .O(ram_reg_0_i_176_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_181
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[8]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_102),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[8]),
        .O(ram_reg_0_i_181_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_188
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[7]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_103),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[7]),
        .O(ram_reg_0_i_188_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_196
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[6]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_104),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[6]),
        .O(ram_reg_0_i_196_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_201
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[5]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_105),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[5]),
        .O(ram_reg_0_i_201_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_206
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[4]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_106),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[4]),
        .O(ram_reg_0_i_206_n_5));
  LUT6 #(
    .INIT(64'hAAAAAACCAAAAAA0F)) 
    ram_reg_0_i_21
       (.I0(grp_max_pooling2d_fix16_fu_523_input_r_address1[9]),
        .I1(grp_padding2d_fix16_fu_505_output_r_address1[2]),
        .I2(ram_reg_0_7),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(ram_reg_0_5),
        .O(ADDRBWRADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_i_219
       (.I0(select_ln26_2_reg_887[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(ram_reg_0_i_407_n_5),
        .O(grp_max_pooling2d_fix16_fu_523_input_r_address0));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_221
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[2]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_108),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[2]),
        .O(ram_reg_0_i_221_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_226
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[1]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_109),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[1]),
        .O(ram_reg_0_i_226_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_231
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[0]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_110),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[0]),
        .O(ram_reg_0_i_231_n_5));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_242
       (.I0(select_ln26_1_reg_861[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_97),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_97),
        .O(\select_ln26_1_reg_861_reg[13]_0 [10]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_244
       (.I0(select_ln26_1_reg_861[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_98),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_98),
        .O(\select_ln26_1_reg_861_reg[13]_0 [9]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_254
       (.I0(select_ln26_1_reg_861[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_99),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_99),
        .O(\select_ln26_1_reg_861_reg[13]_0 [8]));
  LUT6 #(
    .INIT(64'hAAAAAACCAAAAAA0F)) 
    ram_reg_0_i_26
       (.I0(grp_max_pooling2d_fix16_fu_523_input_r_address1[4]),
        .I1(grp_padding2d_fix16_fu_505_output_r_address1[1]),
        .I2(ram_reg_0_6),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(ram_reg_0_5),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hAAAAAACCAAAAAA0F)) 
    ram_reg_0_i_27
       (.I0(grp_max_pooling2d_fix16_fu_523_input_r_address1[3]),
        .I1(grp_padding2d_fix16_fu_505_output_r_address1[0]),
        .I2(ram_reg_0_4),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(ram_reg_0_5),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_280
       (.I0(select_ln26_1_reg_861[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(add_ln23_2_reg_808_reg_n_110),
        .I4(add_ln15_reg_8200),
        .I5(add_ln23_fu_479_p2_n_110),
        .O(\select_ln26_1_reg_861_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'h8A888A8AAAAAAAAA)) 
    ram_reg_0_i_28__0
       (.I0(ram_reg_0_i_88_n_5),
        .I1(ram_reg_0_21),
        .I2(ram_reg_0_40),
        .I3(ram_reg_0_41),
        .I4(ram_reg_0_42),
        .I5(ram_reg_0_43),
        .O(ram_reg_0_i_28__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFDDDFDDDFDDD)) 
    ram_reg_0_i_301
       (.I0(ram_reg_0_i_496_n_5),
        .I1(ram_reg_0_i_315_n_5),
        .I2(ap_enable_reg_pp0_iter0_0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(grp_max_pooling2d_fix16_fu_523_input_r_ce0));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_303
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[13]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_97),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[13]),
        .O(ram_reg_0_i_303_n_5));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_314
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[12]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_98),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[12]),
        .O(ram_reg_0_i_314_n_5));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_315
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .O(ram_reg_0_i_315_n_5));
  LUT6 #(
    .INIT(64'h0F3355330F33FF33)) 
    ram_reg_0_i_36__0
       (.I0(Q[5]),
        .I1(grp_max_pooling2d_fix16_fu_523_output_r_address0[8]),
        .I2(ram_reg_0_i_28__0_0[4]),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_5),
        .I5(input_r_address0[4]),
        .O(ram_reg_0_i_36__0_n_5));
  LUT6 #(
    .INIT(64'h0000D010D010D010)) 
    ram_reg_0_i_4
       (.I0(ram_reg_0_i_45_n_5),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(output_r_address0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q[6]),
        .O(ADDRARDADDR));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hF8F8F888)) 
    ram_reg_0_i_40
       (.I0(ap_enable_reg_pp0_iter2_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_0),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(grp_max_pooling2d_fix16_fu_523_input_r_ce1));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    ram_reg_0_i_407
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[3]),
        .I1(ram_reg_0_i_315_n_5),
        .I2(add_ln23_1_fu_499_p2_n_107),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(select_ln26_reg_835[3]),
        .O(ram_reg_0_i_407_n_5));
  LUT6 #(
    .INIT(64'h0F3355330F33FF33)) 
    ram_reg_0_i_40__0
       (.I0(Q[5]),
        .I1(grp_max_pooling2d_fix16_fu_523_output_r_address0[7]),
        .I2(ram_reg_0_i_28__0_0[3]),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_5),
        .I5(input_r_address0[3]),
        .O(ram_reg_0_i_40__0_n_5));
  LUT6 #(
    .INIT(64'h0000000015551055)) 
    ram_reg_0_i_45
       (.I0(ram_reg_0_i_160_n_5),
        .I1(ram_reg_0_0[1]),
        .I2(Q[5]),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(ram_reg_0_i_45_n_5));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    ram_reg_0_i_48
       (.I0(ram_reg_0_19),
        .I1(ram_reg_0_i_162_n_5),
        .I2(ram_reg_0_i_163_n_5),
        .I3(select_ln26_2_reg_887[11]),
        .I4(ram_reg_0_8),
        .I5(ram_reg_0_20),
        .O(\select_ln26_2_reg_887_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_496
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_0_i_496_n_5));
  LUT6 #(
    .INIT(64'hC5FFC50000000000)) 
    ram_reg_0_i_4__0
       (.I0(ram_reg_0_i_28__0_n_5),
        .I1(grp_pointwise_conv2d_fix_fu_544_input_r_address0),
        .I2(Q[0]),
        .I3(ram_reg_0),
        .I4(ram_reg_0_38),
        .I5(ram_reg_0_39),
        .O(\add_ln37_reg_621_reg[10] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_53
       (.I0(ram_reg_0_18),
        .I1(ram_reg_0_8),
        .I2(select_ln26_2_reg_887[10]),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter3_reg_n_5),
        .I5(ram_reg_0_i_172_n_5),
        .O(\select_ln26_2_reg_887_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h0F3355330F33FF33)) 
    ram_reg_0_i_53__0
       (.I0(Q[5]),
        .I1(grp_max_pooling2d_fix16_fu_523_output_r_address0[4]),
        .I2(ram_reg_0_i_28__0_0[2]),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_5),
        .I5(input_r_address0[2]),
        .O(ram_reg_0_i_53__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF45554000)) 
    ram_reg_0_i_56
       (.I0(ram_reg_0_8),
        .I1(select_ln26_2_reg_887[9]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_n_5),
        .I4(ram_reg_0_i_176_n_5),
        .I5(ram_reg_0_17),
        .O(\select_ln26_2_reg_887_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h0F3355330F33FF33)) 
    ram_reg_0_i_57
       (.I0(Q[5]),
        .I1(grp_max_pooling2d_fix16_fu_523_output_r_address0[3]),
        .I2(ram_reg_0_i_28__0_0[1]),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_5),
        .I5(input_r_address0[1]),
        .O(ram_reg_0_i_57_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF45554000)) 
    ram_reg_0_i_60
       (.I0(ram_reg_0_8),
        .I1(select_ln26_2_reg_887[8]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_n_5),
        .I4(ram_reg_0_i_181_n_5),
        .I5(ram_reg_0_16),
        .O(\select_ln26_2_reg_887_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0F3355330F33FF33)) 
    ram_reg_0_i_61__0
       (.I0(Q[5]),
        .I1(grp_max_pooling2d_fix16_fu_523_output_r_address0[2]),
        .I2(ram_reg_0_i_28__0_0[0]),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_5),
        .I5(input_r_address0[0]),
        .O(ram_reg_0_i_61__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF45554000)) 
    ram_reg_0_i_64
       (.I0(ram_reg_0_8),
        .I1(select_ln26_2_reg_887[7]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_n_5),
        .I4(ram_reg_0_i_188_n_5),
        .I5(ram_reg_0_15),
        .O(\select_ln26_2_reg_887_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45554000)) 
    ram_reg_0_i_68
       (.I0(ram_reg_0_8),
        .I1(select_ln26_2_reg_887[6]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_n_5),
        .I4(ram_reg_0_i_196_n_5),
        .I5(ram_reg_0_14),
        .O(\select_ln26_2_reg_887_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45554000)) 
    ram_reg_0_i_72
       (.I0(ram_reg_0_8),
        .I1(select_ln26_2_reg_887[5]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_n_5),
        .I4(ram_reg_0_i_201_n_5),
        .I5(ram_reg_0_13),
        .O(\select_ln26_2_reg_887_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45554000)) 
    ram_reg_0_i_76
       (.I0(ram_reg_0_8),
        .I1(select_ln26_2_reg_887[4]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_n_5),
        .I4(ram_reg_0_i_206_n_5),
        .I5(ram_reg_0_12),
        .O(\select_ln26_2_reg_887_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hBFBFBF00)) 
    ram_reg_0_i_78__0
       (.I0(icmp_ln15_reg_727_pp0_iter3_reg),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(\icmp_ln15_reg_727_pp0_iter3_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF57550000)) 
    ram_reg_0_i_7__0
       (.I0(ram_reg_0_i_36__0_n_5),
        .I1(ram_reg_0_21),
        .I2(ram_reg_0_22),
        .I3(ram_reg_0_23),
        .I4(ram_reg_0_24),
        .I5(ram_reg_0_25),
        .O(\add_ln37_reg_621_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_80
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(grp_max_pooling2d_fix16_fu_523_output_r_ce0));
  LUT6 #(
    .INIT(64'hCCAAF0AACCAAFFAA)) 
    ram_reg_0_i_83__0
       (.I0(grp_max_pooling2d_fix16_fu_523_input_r_address0),
        .I1(grp_padding2d_fix16_fu_505_output_r_address0[0]),
        .I2(ram_reg_0_0[0]),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_5),
        .I5(Q[5]),
        .O(\add_ln43_reg_1030_pp1_iter3_reg_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45554000)) 
    ram_reg_0_i_85
       (.I0(ram_reg_0_8),
        .I1(select_ln26_2_reg_887[2]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_n_5),
        .I4(ram_reg_0_i_221_n_5),
        .I5(ram_reg_0_11),
        .O(\select_ln26_2_reg_887_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0F3355330F33FF33)) 
    ram_reg_0_i_88
       (.I0(Q[5]),
        .I1(grp_max_pooling2d_fix16_fu_523_output_r_address0[11]),
        .I2(ram_reg_0_i_28__0_0[5]),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_5),
        .I5(input_r_address0[5]),
        .O(ram_reg_0_i_88_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF45554000)) 
    ram_reg_0_i_89
       (.I0(ram_reg_0_8),
        .I1(select_ln26_2_reg_887[1]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_n_5),
        .I4(ram_reg_0_i_226_n_5),
        .I5(ram_reg_0_10),
        .O(\select_ln26_2_reg_887_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF57550000)) 
    ram_reg_0_i_8__0
       (.I0(ram_reg_0_i_40__0_n_5),
        .I1(ram_reg_0_21),
        .I2(ram_reg_0_26),
        .I3(ram_reg_0_27),
        .I4(ram_reg_0_24),
        .I5(ram_reg_0_28),
        .O(\add_ln37_reg_621_reg[10] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF45554000)) 
    ram_reg_0_i_93
       (.I0(ram_reg_0_8),
        .I1(select_ln26_2_reg_887[0]),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter3_reg_n_5),
        .I4(ram_reg_0_i_231_n_5),
        .I5(ram_reg_0_9),
        .O(\select_ln26_2_reg_887_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    \reg_235[15]_i_1 
       (.I0(\icmp_ln15_reg_727_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .O(\reg_235[15]_i_1_n_5 ));
  FDRE \reg_235_reg[0] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [0]),
        .Q(\reg_235_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \reg_235_reg[10] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [10]),
        .Q(\reg_235_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \reg_235_reg[11] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [11]),
        .Q(\reg_235_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \reg_235_reg[12] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [12]),
        .Q(\reg_235_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \reg_235_reg[13] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [13]),
        .Q(\reg_235_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \reg_235_reg[14] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [14]),
        .Q(\reg_235_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \reg_235_reg[15] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [15]),
        .Q(\reg_235_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \reg_235_reg[1] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [1]),
        .Q(\reg_235_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \reg_235_reg[2] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [2]),
        .Q(\reg_235_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \reg_235_reg[3] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [3]),
        .Q(\reg_235_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \reg_235_reg[4] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [4]),
        .Q(\reg_235_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \reg_235_reg[5] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [5]),
        .Q(\reg_235_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \reg_235_reg[6] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [6]),
        .Q(\reg_235_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \reg_235_reg[7] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [7]),
        .Q(\reg_235_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \reg_235_reg[8] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [8]),
        .Q(\reg_235_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \reg_235_reg[9] 
       (.C(ap_clk),
        .CE(\reg_235[15]_i_1_n_5 ),
        .D(\reg_235_reg[15]_1 [9]),
        .Q(\reg_235_reg[15]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_825[0]_i_1 
       (.I0(out_d_reg_731[0]),
        .I1(icmp_ln16_reg_737),
        .I2(out_d_0_reg_187[0]),
        .O(select_ln15_fu_525_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_825[1]_i_1 
       (.I0(out_d_reg_731[1]),
        .I1(icmp_ln16_reg_737),
        .I2(out_d_0_reg_187[1]),
        .O(select_ln15_fu_525_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_825[2]_i_1 
       (.I0(out_d_reg_731[2]),
        .I1(icmp_ln16_reg_737),
        .I2(out_d_0_reg_187[2]),
        .O(select_ln15_fu_525_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_825[3]_i_1 
       (.I0(out_d_reg_731[3]),
        .I1(icmp_ln16_reg_737),
        .I2(out_d_0_reg_187[3]),
        .O(select_ln15_fu_525_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_825[4]_i_1 
       (.I0(out_d_reg_731[4]),
        .I1(icmp_ln16_reg_737),
        .I2(out_d_0_reg_187[4]),
        .O(select_ln15_fu_525_p3[4]));
  FDRE \select_ln15_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln15_fu_525_p3[0]),
        .Q(select_ln15_reg_825[0]),
        .R(1'b0));
  FDRE \select_ln15_reg_825_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln15_fu_525_p3[1]),
        .Q(select_ln15_reg_825[1]),
        .R(1'b0));
  FDRE \select_ln15_reg_825_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln15_fu_525_p3[2]),
        .Q(select_ln15_reg_825[2]),
        .R(1'b0));
  FDRE \select_ln15_reg_825_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln15_fu_525_p3[3]),
        .Q(select_ln15_reg_825[3]),
        .R(1'b0));
  FDRE \select_ln15_reg_825_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln15_fu_525_p3[4]),
        .Q(select_ln15_reg_825[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln16_1_reg_851[0]_i_1 
       (.I0(indvar_flatten_reg_199[0]),
        .O(add_ln16_1_fu_557_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln16_1_reg_851[1]_i_1 
       (.I0(indvar_flatten_reg_199[0]),
        .I1(indvar_flatten_reg_199[1]),
        .O(add_ln16_1_fu_557_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln16_1_reg_851[2]_i_1 
       (.I0(indvar_flatten_reg_199[2]),
        .I1(indvar_flatten_reg_199[1]),
        .I2(indvar_flatten_reg_199[0]),
        .O(add_ln16_1_fu_557_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \select_ln16_1_reg_851[3]_i_1 
       (.I0(indvar_flatten_reg_199[3]),
        .I1(indvar_flatten_reg_199[0]),
        .I2(indvar_flatten_reg_199[1]),
        .I3(indvar_flatten_reg_199[2]),
        .O(add_ln16_1_fu_557_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \select_ln16_1_reg_851[4]_i_1 
       (.I0(indvar_flatten_reg_199[4]),
        .I1(indvar_flatten_reg_199[2]),
        .I2(indvar_flatten_reg_199[1]),
        .I3(indvar_flatten_reg_199[0]),
        .I4(indvar_flatten_reg_199[3]),
        .O(add_ln16_1_fu_557_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \select_ln16_1_reg_851[5]_i_1 
       (.I0(indvar_flatten_reg_199[5]),
        .I1(indvar_flatten_reg_199[3]),
        .I2(indvar_flatten_reg_199[0]),
        .I3(indvar_flatten_reg_199[1]),
        .I4(indvar_flatten_reg_199[2]),
        .I5(indvar_flatten_reg_199[4]),
        .O(add_ln16_1_fu_557_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln16_1_reg_851[6]_i_1 
       (.I0(indvar_flatten_reg_199[6]),
        .I1(\select_ln16_1_reg_851[7]_i_4_n_5 ),
        .O(add_ln16_1_fu_557_p2[6]));
  LUT4 #(
    .INIT(16'h2000)) 
    \select_ln16_1_reg_851[7]_i_1 
       (.I0(icmp_ln16_reg_737),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter0_0),
        .I3(ap_CS_fsm_pp0_stage3),
        .O(select_ln16_1_reg_851));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln16_1_reg_851[7]_i_2 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0_0),
        .I2(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .O(out_w_reg_8460));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln16_1_reg_851[7]_i_3 
       (.I0(indvar_flatten_reg_199[7]),
        .I1(\select_ln16_1_reg_851[7]_i_4_n_5 ),
        .I2(indvar_flatten_reg_199[6]),
        .O(add_ln16_1_fu_557_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \select_ln16_1_reg_851[7]_i_4 
       (.I0(indvar_flatten_reg_199[5]),
        .I1(indvar_flatten_reg_199[3]),
        .I2(indvar_flatten_reg_199[0]),
        .I3(indvar_flatten_reg_199[1]),
        .I4(indvar_flatten_reg_199[2]),
        .I5(indvar_flatten_reg_199[4]),
        .O(\select_ln16_1_reg_851[7]_i_4_n_5 ));
  FDSE \select_ln16_1_reg_851_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln16_1_fu_557_p2[0]),
        .Q(\select_ln16_1_reg_851_reg_n_5_[0] ),
        .S(select_ln16_1_reg_851));
  FDRE \select_ln16_1_reg_851_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln16_1_fu_557_p2[1]),
        .Q(\select_ln16_1_reg_851_reg_n_5_[1] ),
        .R(select_ln16_1_reg_851));
  FDRE \select_ln16_1_reg_851_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln16_1_fu_557_p2[2]),
        .Q(\select_ln16_1_reg_851_reg_n_5_[2] ),
        .R(select_ln16_1_reg_851));
  FDRE \select_ln16_1_reg_851_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln16_1_fu_557_p2[3]),
        .Q(\select_ln16_1_reg_851_reg_n_5_[3] ),
        .R(select_ln16_1_reg_851));
  FDRE \select_ln16_1_reg_851_reg[4] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln16_1_fu_557_p2[4]),
        .Q(\select_ln16_1_reg_851_reg_n_5_[4] ),
        .R(select_ln16_1_reg_851));
  FDRE \select_ln16_1_reg_851_reg[5] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln16_1_fu_557_p2[5]),
        .Q(\select_ln16_1_reg_851_reg_n_5_[5] ),
        .R(select_ln16_1_reg_851));
  FDRE \select_ln16_1_reg_851_reg[6] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln16_1_fu_557_p2[6]),
        .Q(\select_ln16_1_reg_851_reg_n_5_[6] ),
        .R(select_ln16_1_reg_851));
  FDRE \select_ln16_1_reg_851_reg[7] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(add_ln16_1_fu_557_p2[7]),
        .Q(\select_ln16_1_reg_851_reg_n_5_[7] ),
        .R(select_ln16_1_reg_851));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln16_reg_830[0]_i_1 
       (.I0(out_h_reg_758[0]),
        .I1(select_ln31_5_reg_751),
        .I2(select_ln31_reg_746[0]),
        .O(select_ln16_fu_531_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln16_reg_830[1]_i_1 
       (.I0(out_h_reg_758[1]),
        .I1(select_ln31_5_reg_751),
        .I2(select_ln31_reg_746[1]),
        .O(select_ln16_fu_531_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln16_reg_830[2]_i_1 
       (.I0(out_h_reg_758[2]),
        .I1(select_ln31_5_reg_751),
        .I2(select_ln31_reg_746[2]),
        .O(select_ln16_fu_531_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln16_reg_830[3]_i_1 
       (.I0(out_h_reg_758[3]),
        .I1(select_ln31_5_reg_751),
        .I2(select_ln31_reg_746[3]),
        .O(select_ln16_fu_531_p3[3]));
  FDRE \select_ln16_reg_830_reg[0] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln16_fu_531_p3[0]),
        .Q(select_ln16_reg_830[0]),
        .R(1'b0));
  FDRE \select_ln16_reg_830_reg[1] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln16_fu_531_p3[1]),
        .Q(select_ln16_reg_830[1]),
        .R(1'b0));
  FDRE \select_ln16_reg_830_reg[2] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln16_fu_531_p3[2]),
        .Q(select_ln16_reg_830[2]),
        .R(1'b0));
  FDRE \select_ln16_reg_830_reg[3] 
       (.C(ap_clk),
        .CE(out_w_reg_8460),
        .D(select_ln16_fu_531_p3[3]),
        .Q(select_ln16_reg_830[3]),
        .R(1'b0));
  FDRE \select_ln17_9_reg_764_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(add_ln23_1_fu_499_p2_i_9_n_5),
        .Q(select_ln17_9_reg_764[1]),
        .R(1'b0));
  FDRE \select_ln17_9_reg_764_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(add_ln23_1_fu_499_p2_i_8_n_5),
        .Q(select_ln17_9_reg_764[2]),
        .R(1'b0));
  FDRE \select_ln17_9_reg_764_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(add_ln23_1_fu_499_p2_i_7_n_5),
        .Q(select_ln17_9_reg_764[3]),
        .R(1'b0));
  FDRE \select_ln17_9_reg_764_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(add_ln23_1_fu_499_p2_i_6_n_5),
        .Q(select_ln17_9_reg_764[4]),
        .R(1'b0));
  FDRE \select_ln17_9_reg_764_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(add_ln23_1_fu_499_p2_i_5_n_5),
        .Q(select_ln17_9_reg_764[5]),
        .R(1'b0));
  FDRE \select_ln17_9_reg_764_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(add_ln23_1_fu_499_p2_i_4_n_5),
        .Q(select_ln17_9_reg_764[6]),
        .R(1'b0));
  FDRE \select_ln17_9_reg_764_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(add_ln23_1_fu_499_p2_i_3_n_5),
        .Q(select_ln17_9_reg_764[7]),
        .R(1'b0));
  FDRE \select_ln17_9_reg_764_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(add_ln23_1_fu_499_p2_i_2_n_5),
        .Q(select_ln17_9_reg_764[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0E00)) 
    \select_ln17_reg_782[3]_i_1 
       (.I0(select_ln31_5_reg_751),
        .I1(icmp_ln16_reg_737),
        .I2(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\select_ln17_reg_782[3]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln17_reg_782[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .O(add_ln23_1_reg_7980));
  FDRE \select_ln17_reg_782_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln17_reg_782[0]),
        .Q(select_ln17_reg_782_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln17_reg_782_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln17_reg_782[1]),
        .Q(select_ln17_reg_782_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln17_reg_782_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln17_reg_782[2]),
        .Q(select_ln17_reg_782_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln17_reg_782_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(select_ln17_reg_782[3]),
        .Q(select_ln17_reg_782_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln17_reg_782_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(out_w_0_reg_223[0]),
        .Q(select_ln17_reg_782[0]),
        .R(\select_ln17_reg_782[3]_i_1_n_5 ));
  FDRE \select_ln17_reg_782_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(out_w_0_reg_223[1]),
        .Q(select_ln17_reg_782[1]),
        .R(\select_ln17_reg_782[3]_i_1_n_5 ));
  FDRE \select_ln17_reg_782_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(out_w_0_reg_223[2]),
        .Q(select_ln17_reg_782[2]),
        .R(\select_ln17_reg_782[3]_i_1_n_5 ));
  FDRE \select_ln17_reg_782_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_1_reg_7980),
        .D(out_w_0_reg_223[3]),
        .Q(select_ln17_reg_782[3]),
        .R(\select_ln17_reg_782[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[0]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_110),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[0]),
        .O(select_ln26_1_fu_580_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[10]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_100),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[10]),
        .O(select_ln26_1_fu_580_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[11]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_99),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[11]),
        .O(select_ln26_1_fu_580_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[12]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_98),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[12]),
        .O(select_ln26_1_fu_580_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln26_1_reg_861[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln15_reg_727_pp0_iter1_reg),
        .O(select_ln26_1_reg_8610));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_1_reg_861[13]_i_10 
       (.I0(\reg_235_reg[15]_0 [12]),
        .I1(q0[12]),
        .I2(q0[13]),
        .I3(\reg_235_reg[15]_0 [13]),
        .O(\select_ln26_1_reg_861[13]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_1_reg_861[13]_i_11 
       (.I0(\reg_235_reg[15]_0 [10]),
        .I1(q0[10]),
        .I2(q0[11]),
        .I3(\reg_235_reg[15]_0 [11]),
        .O(\select_ln26_1_reg_861[13]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_1_reg_861[13]_i_12 
       (.I0(\reg_235_reg[15]_0 [8]),
        .I1(q0[8]),
        .I2(q0[9]),
        .I3(\reg_235_reg[15]_0 [9]),
        .O(\select_ln26_1_reg_861[13]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_1_reg_861[13]_i_13 
       (.I0(\reg_235_reg[15]_0 [6]),
        .I1(q0[6]),
        .I2(q0[7]),
        .I3(\reg_235_reg[15]_0 [7]),
        .O(\select_ln26_1_reg_861[13]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_1_reg_861[13]_i_14 
       (.I0(\reg_235_reg[15]_0 [4]),
        .I1(q0[4]),
        .I2(q0[5]),
        .I3(\reg_235_reg[15]_0 [5]),
        .O(\select_ln26_1_reg_861[13]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_1_reg_861[13]_i_15 
       (.I0(\reg_235_reg[15]_0 [2]),
        .I1(q0[2]),
        .I2(q0[3]),
        .I3(\reg_235_reg[15]_0 [3]),
        .O(\select_ln26_1_reg_861[13]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_1_reg_861[13]_i_16 
       (.I0(\reg_235_reg[15]_0 [0]),
        .I1(q0[0]),
        .I2(q0[1]),
        .I3(\reg_235_reg[15]_0 [1]),
        .O(\select_ln26_1_reg_861[13]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_1_reg_861[13]_i_17 
       (.I0(\reg_235_reg[15]_0 [6]),
        .I1(q0[6]),
        .I2(q0[7]),
        .I3(\reg_235_reg[15]_0 [7]),
        .O(\select_ln26_1_reg_861[13]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_1_reg_861[13]_i_18 
       (.I0(\reg_235_reg[15]_0 [4]),
        .I1(q0[4]),
        .I2(q0[5]),
        .I3(\reg_235_reg[15]_0 [5]),
        .O(\select_ln26_1_reg_861[13]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_1_reg_861[13]_i_19 
       (.I0(\reg_235_reg[15]_0 [2]),
        .I1(q0[2]),
        .I2(q0[3]),
        .I3(\reg_235_reg[15]_0 [3]),
        .O(\select_ln26_1_reg_861[13]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[13]_i_2 
       (.I0(add_ln23_2_reg_808_reg_n_97),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[13]),
        .O(select_ln26_1_fu_580_p3[13]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_1_reg_861[13]_i_20 
       (.I0(\reg_235_reg[15]_0 [0]),
        .I1(q0[0]),
        .I2(q0[1]),
        .I3(\reg_235_reg[15]_0 [1]),
        .O(\select_ln26_1_reg_861[13]_i_20_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_1_reg_861[13]_i_5 
       (.I0(\reg_235_reg[15]_0 [14]),
        .I1(q0[14]),
        .I2(\reg_235_reg[15]_0 [15]),
        .I3(q0[15]),
        .O(\select_ln26_1_reg_861[13]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_1_reg_861[13]_i_6 
       (.I0(\reg_235_reg[15]_0 [12]),
        .I1(q0[12]),
        .I2(q0[13]),
        .I3(\reg_235_reg[15]_0 [13]),
        .O(\select_ln26_1_reg_861[13]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_1_reg_861[13]_i_7 
       (.I0(\reg_235_reg[15]_0 [10]),
        .I1(q0[10]),
        .I2(q0[11]),
        .I3(\reg_235_reg[15]_0 [11]),
        .O(\select_ln26_1_reg_861[13]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_1_reg_861[13]_i_8 
       (.I0(\reg_235_reg[15]_0 [8]),
        .I1(q0[8]),
        .I2(q0[9]),
        .I3(\reg_235_reg[15]_0 [9]),
        .O(\select_ln26_1_reg_861[13]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_1_reg_861[13]_i_9 
       (.I0(\reg_235_reg[15]_0 [14]),
        .I1(q0[14]),
        .I2(\reg_235_reg[15]_0 [15]),
        .I3(q0[15]),
        .O(\select_ln26_1_reg_861[13]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[1]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_109),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[1]),
        .O(select_ln26_1_fu_580_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[2]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_108),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[2]),
        .O(select_ln26_1_fu_580_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[3]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_107),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[3]),
        .O(select_ln26_1_fu_580_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[4]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_106),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[4]),
        .O(select_ln26_1_fu_580_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[5]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_105),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[5]),
        .O(select_ln26_1_fu_580_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[6]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_104),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[6]),
        .O(select_ln26_1_fu_580_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[7]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_103),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[7]),
        .O(select_ln26_1_fu_580_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[8]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_102),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[8]),
        .O(select_ln26_1_fu_580_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_1_reg_861[9]_i_1 
       (.I0(add_ln23_2_reg_808_reg_n_101),
        .I1(\select_ln26_1_reg_861_reg[13]_i_3_n_5 ),
        .I2(select_ln26_reg_835[9]),
        .O(select_ln26_1_fu_580_p3[9]));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[0]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[10]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[11]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[12]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[13]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[1]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[2]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[3]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[4]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[5]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[6]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[7]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[8]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(select_ln26_1_reg_861[9]),
        .Q(select_ln26_1_reg_861_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[0]),
        .Q(select_ln26_1_reg_861[0]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[10] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[10]),
        .Q(select_ln26_1_reg_861[10]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[11] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[11]),
        .Q(select_ln26_1_reg_861[11]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[12] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[12]),
        .Q(select_ln26_1_reg_861[12]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[13] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[13]),
        .Q(select_ln26_1_reg_861[13]),
        .R(1'b0));
  CARRY4 \select_ln26_1_reg_861_reg[13]_i_3 
       (.CI(\select_ln26_1_reg_861_reg[13]_i_4_n_5 ),
        .CO({\select_ln26_1_reg_861_reg[13]_i_3_n_5 ,\select_ln26_1_reg_861_reg[13]_i_3_n_6 ,\select_ln26_1_reg_861_reg[13]_i_3_n_7 ,\select_ln26_1_reg_861_reg[13]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln26_1_reg_861[13]_i_5_n_5 ,\select_ln26_1_reg_861[13]_i_6_n_5 ,\select_ln26_1_reg_861[13]_i_7_n_5 ,\select_ln26_1_reg_861[13]_i_8_n_5 }),
        .O(\NLW_select_ln26_1_reg_861_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln26_1_reg_861[13]_i_9_n_5 ,\select_ln26_1_reg_861[13]_i_10_n_5 ,\select_ln26_1_reg_861[13]_i_11_n_5 ,\select_ln26_1_reg_861[13]_i_12_n_5 }));
  CARRY4 \select_ln26_1_reg_861_reg[13]_i_4 
       (.CI(1'b0),
        .CO({\select_ln26_1_reg_861_reg[13]_i_4_n_5 ,\select_ln26_1_reg_861_reg[13]_i_4_n_6 ,\select_ln26_1_reg_861_reg[13]_i_4_n_7 ,\select_ln26_1_reg_861_reg[13]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln26_1_reg_861[13]_i_13_n_5 ,\select_ln26_1_reg_861[13]_i_14_n_5 ,\select_ln26_1_reg_861[13]_i_15_n_5 ,\select_ln26_1_reg_861[13]_i_16_n_5 }),
        .O(\NLW_select_ln26_1_reg_861_reg[13]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln26_1_reg_861[13]_i_17_n_5 ,\select_ln26_1_reg_861[13]_i_18_n_5 ,\select_ln26_1_reg_861[13]_i_19_n_5 ,\select_ln26_1_reg_861[13]_i_20_n_5 }));
  FDRE \select_ln26_1_reg_861_reg[1] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[1]),
        .Q(select_ln26_1_reg_861[1]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[2] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[2]),
        .Q(select_ln26_1_reg_861[2]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[3] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[3]),
        .Q(select_ln26_1_reg_861[3]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[4] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[4]),
        .Q(select_ln26_1_reg_861[4]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[5] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[5]),
        .Q(select_ln26_1_reg_861[5]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[6] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[6]),
        .Q(select_ln26_1_reg_861[6]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[7] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[7]),
        .Q(select_ln26_1_reg_861[7]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[8] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[8]),
        .Q(select_ln26_1_reg_861[8]),
        .R(1'b0));
  FDRE \select_ln26_1_reg_861_reg[9] 
       (.C(ap_clk),
        .CE(select_ln26_1_reg_8610),
        .D(select_ln26_1_fu_580_p3[9]),
        .Q(select_ln26_1_reg_861[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[0]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[0]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[0]),
        .O(select_ln26_2_fu_663_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[10]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[10]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[10]),
        .O(select_ln26_2_fu_663_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[11]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[11]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[11]),
        .O(select_ln26_2_fu_663_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[12]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[12]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[12]),
        .O(select_ln26_2_fu_663_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln26_2_reg_887[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln15_reg_727_pp0_iter2_reg_reg_n_5_[0] ),
        .O(select_ln26_2_reg_8870));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_2_reg_887[13]_i_10 
       (.I0(\reg_235_reg[15]_0 [12]),
        .I1(q0[12]),
        .I2(q0[13]),
        .I3(\reg_235_reg[15]_0 [13]),
        .O(\reg_235_reg[14]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_2_reg_887[13]_i_11 
       (.I0(\reg_235_reg[15]_0 [10]),
        .I1(q0[10]),
        .I2(q0[11]),
        .I3(\reg_235_reg[15]_0 [11]),
        .O(\reg_235_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_2_reg_887[13]_i_12 
       (.I0(\reg_235_reg[15]_0 [8]),
        .I1(q0[8]),
        .I2(q0[9]),
        .I3(\reg_235_reg[15]_0 [9]),
        .O(\reg_235_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_2_reg_887[13]_i_17 
       (.I0(\reg_235_reg[15]_0 [6]),
        .I1(q0[6]),
        .I2(q0[7]),
        .I3(\reg_235_reg[15]_0 [7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_2_reg_887[13]_i_18 
       (.I0(\reg_235_reg[15]_0 [4]),
        .I1(q0[4]),
        .I2(q0[5]),
        .I3(\reg_235_reg[15]_0 [5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_2_reg_887[13]_i_19 
       (.I0(\reg_235_reg[15]_0 [2]),
        .I1(q0[2]),
        .I2(q0[3]),
        .I3(\reg_235_reg[15]_0 [3]),
        .O(S[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[13]_i_2 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[13]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[13]),
        .O(select_ln26_2_fu_663_p3[13]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_2_reg_887[13]_i_20 
       (.I0(\reg_235_reg[15]_0 [0]),
        .I1(q0[0]),
        .I2(q0[1]),
        .I3(\reg_235_reg[15]_0 [1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_2_reg_887[13]_i_9 
       (.I0(\reg_235_reg[15]_0 [14]),
        .I1(q0[14]),
        .I2(\reg_235_reg[15]_0 [15]),
        .I3(q0[15]),
        .O(\reg_235_reg[14]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[1]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[1]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[1]),
        .O(select_ln26_2_fu_663_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[2]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[2]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[2]),
        .O(select_ln26_2_fu_663_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[3]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[3]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[3]),
        .O(select_ln26_2_fu_663_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[4]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[4]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[4]),
        .O(select_ln26_2_fu_663_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[5]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[5]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[5]),
        .O(select_ln26_2_fu_663_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[6]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[6]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[6]),
        .O(select_ln26_2_fu_663_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[7]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[7]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[7]),
        .O(select_ln26_2_fu_663_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[8]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[8]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[8]),
        .O(select_ln26_2_fu_663_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_2_reg_887[9]_i_1 
       (.I0(add_ln23_3_reg_814_pp0_iter2_reg[9]),
        .I1(\select_ln26_2_reg_887_reg[13]_1 ),
        .I2(select_ln26_1_reg_861_pp0_iter2_reg[9]),
        .O(select_ln26_2_fu_663_p3[9]));
  FDRE \select_ln26_2_reg_887_reg[0] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[0]),
        .Q(select_ln26_2_reg_887[0]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[10] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[10]),
        .Q(select_ln26_2_reg_887[10]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[11] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[11]),
        .Q(select_ln26_2_reg_887[11]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[12] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[12]),
        .Q(select_ln26_2_reg_887[12]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[13] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[13]),
        .Q(select_ln26_2_reg_887[13]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[1] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[1]),
        .Q(select_ln26_2_reg_887[1]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[2] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[2]),
        .Q(select_ln26_2_reg_887[2]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[3] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[3]),
        .Q(select_ln26_2_reg_887[3]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[4] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[4]),
        .Q(select_ln26_2_reg_887[4]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[5] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[5]),
        .Q(select_ln26_2_reg_887[5]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[6] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[6]),
        .Q(select_ln26_2_reg_887[6]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[7] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[7]),
        .Q(select_ln26_2_reg_887[7]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[8] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[8]),
        .Q(select_ln26_2_reg_887[8]),
        .R(1'b0));
  FDRE \select_ln26_2_reg_887_reg[9] 
       (.C(ap_clk),
        .CE(select_ln26_2_reg_8870),
        .D(select_ln26_2_fu_663_p3[9]),
        .Q(select_ln26_2_reg_887[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[0]_i_1 
       (.I0(add_ln23_1_reg_798[0]),
        .I1(CO),
        .I2(add_ln23_reg_788[0]),
        .O(select_ln26_fu_542_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[10]_i_1 
       (.I0(add_ln23_1_reg_798[10]),
        .I1(CO),
        .I2(add_ln23_reg_788[10]),
        .O(select_ln26_fu_542_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[11]_i_1 
       (.I0(add_ln23_1_reg_798[11]),
        .I1(CO),
        .I2(add_ln23_reg_788[11]),
        .O(select_ln26_fu_542_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[12]_i_1 
       (.I0(add_ln23_1_reg_798[12]),
        .I1(CO),
        .I2(add_ln23_reg_788[12]),
        .O(select_ln26_fu_542_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln26_reg_835[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .O(select_ln26_reg_8350));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[13]_i_2 
       (.I0(add_ln23_1_reg_798[13]),
        .I1(CO),
        .I2(add_ln23_reg_788[13]),
        .O(select_ln26_fu_542_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[1]_i_1 
       (.I0(add_ln23_1_reg_798[1]),
        .I1(CO),
        .I2(add_ln23_reg_788[1]),
        .O(select_ln26_fu_542_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[2]_i_1 
       (.I0(add_ln23_1_reg_798[2]),
        .I1(CO),
        .I2(add_ln23_reg_788[2]),
        .O(select_ln26_fu_542_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[3]_i_1 
       (.I0(add_ln23_1_reg_798[3]),
        .I1(CO),
        .I2(add_ln23_reg_788[3]),
        .O(select_ln26_fu_542_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[4]_i_1 
       (.I0(add_ln23_1_reg_798[4]),
        .I1(CO),
        .I2(add_ln23_reg_788[4]),
        .O(select_ln26_fu_542_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[5]_i_1 
       (.I0(add_ln23_1_reg_798[5]),
        .I1(CO),
        .I2(add_ln23_reg_788[5]),
        .O(select_ln26_fu_542_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[6]_i_1 
       (.I0(add_ln23_1_reg_798[6]),
        .I1(CO),
        .I2(add_ln23_reg_788[6]),
        .O(select_ln26_fu_542_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[7]_i_1 
       (.I0(add_ln23_1_reg_798[7]),
        .I1(CO),
        .I2(add_ln23_reg_788[7]),
        .O(select_ln26_fu_542_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[8]_i_1 
       (.I0(add_ln23_1_reg_798[8]),
        .I1(CO),
        .I2(add_ln23_reg_788[8]),
        .O(select_ln26_fu_542_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln26_reg_835[9]_i_1 
       (.I0(add_ln23_1_reg_798[9]),
        .I1(CO),
        .I2(add_ln23_reg_788[9]),
        .O(select_ln26_fu_542_p3[9]));
  FDRE \select_ln26_reg_835_reg[0] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[0]),
        .Q(select_ln26_reg_835[0]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[10] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[10]),
        .Q(select_ln26_reg_835[10]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[11] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[11]),
        .Q(select_ln26_reg_835[11]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[12] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[12]),
        .Q(select_ln26_reg_835[12]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[13] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[13]),
        .Q(select_ln26_reg_835[13]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[1] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[1]),
        .Q(select_ln26_reg_835[1]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[2] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[2]),
        .Q(select_ln26_reg_835[2]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[3] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[3]),
        .Q(select_ln26_reg_835[3]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[4] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[4]),
        .Q(select_ln26_reg_835[4]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[5] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[5]),
        .Q(select_ln26_reg_835[5]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[6] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[6]),
        .Q(select_ln26_reg_835[6]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[7] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[7]),
        .Q(select_ln26_reg_835[7]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[8] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[8]),
        .Q(select_ln26_reg_835[8]),
        .R(1'b0));
  FDRE \select_ln26_reg_835_reg[9] 
       (.C(ap_clk),
        .CE(select_ln26_reg_8350),
        .D(select_ln26_fu_542_p3[9]),
        .Q(select_ln26_reg_835[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    \select_ln31_5_reg_751[0]_i_1 
       (.I0(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I1(\select_ln31_5_reg_751[0]_i_2_n_5 ),
        .I2(mul_ln6_reg_712[2]),
        .I3(out_w_reg_846[3]),
        .I4(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I5(out_w_0_reg_223[3]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF07F7F7F7)) 
    \select_ln31_5_reg_751[0]_i_2 
       (.I0(out_w_reg_846[2]),
        .I1(out_w_reg_846[1]),
        .I2(\select_ln31_5_reg_751[0]_i_3_n_5 ),
        .I3(out_w_0_reg_223[1]),
        .I4(out_w_0_reg_223[2]),
        .I5(\select_ln31_5_reg_751[0]_i_4_n_5 ),
        .O(\select_ln31_5_reg_751[0]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \select_ln31_5_reg_751[0]_i_3 
       (.I0(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\select_ln31_5_reg_751[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \select_ln31_5_reg_751[0]_i_4 
       (.I0(mul_ln6_reg_712[5]),
        .I1(out_w_reg_846[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(out_w_0_reg_223[0]),
        .O(\select_ln31_5_reg_751[0]_i_4_n_5 ));
  FDRE \select_ln31_5_reg_751_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln31_5_reg_751),
        .Q(select_ln31_5_reg_751_pp0_iter1_reg),
        .R(1'b0));
  FDRE \select_ln31_5_reg_751_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln31_5_reg_751_pp0_iter1_reg),
        .Q(select_ln31_5_reg_751_pp0_iter2_reg),
        .R(1'b0));
  FDRE \select_ln31_5_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(p_1_in),
        .Q(select_ln31_5_reg_751),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA8AAA00008000)) 
    \select_ln31_reg_746[0]_i_1 
       (.I0(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I1(select_ln16_reg_830[0]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I5(out_h_0_reg_211[0]),
        .O(\select_ln31_reg_746[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAA8A0080)) 
    \select_ln31_reg_746[1]_i_1 
       (.I0(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .I1(select_ln16_reg_830[1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I4(out_h_0_reg_211[1]),
        .O(\select_ln31_reg_746[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFB080000)) 
    \select_ln31_reg_746[2]_i_1 
       (.I0(select_ln16_reg_830[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I3(out_h_0_reg_211[2]),
        .I4(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .O(\select_ln31_reg_746[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFB080000)) 
    \select_ln31_reg_746[3]_i_1 
       (.I0(select_ln16_reg_830[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln15_reg_727_reg_n_5_[0] ),
        .I3(out_h_0_reg_211[3]),
        .I4(\icmp_ln16_reg_737[0]_i_3_n_5 ),
        .O(\select_ln31_reg_746[3]_i_1_n_5 ));
  FDRE \select_ln31_reg_746_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(\select_ln31_reg_746[0]_i_1_n_5 ),
        .Q(select_ln31_reg_746[0]),
        .R(1'b0));
  FDRE \select_ln31_reg_746_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(\select_ln31_reg_746[1]_i_1_n_5 ),
        .Q(select_ln31_reg_746[1]),
        .R(1'b0));
  FDRE \select_ln31_reg_746_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(\select_ln31_reg_746[2]_i_1_n_5 ),
        .Q(select_ln31_reg_746[2]),
        .R(1'b0));
  FDRE \select_ln31_reg_746_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln16_reg_7370),
        .D(\select_ln31_reg_746[3]_i_1_n_5 ),
        .Q(select_ln31_reg_746[3]),
        .R(1'b0));
endmodule

(* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "44'b00001000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp1_stage0 = "44'b00100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state1 = "44'b00000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "44'b00000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "44'b00000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "44'b00000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "44'b00000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "44'b00000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "44'b00000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "44'b00000000000000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "44'b00000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "44'b00000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "44'b00000000000000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "44'b00000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "44'b00000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "44'b00000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "44'b00000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "44'b00000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "44'b00000000000000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "44'b00000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "44'b00000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "44'b00000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "44'b00000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "44'b00000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "44'b00000000000000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "44'b00000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "44'b00000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "44'b00000000000010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "44'b00000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "44'b00000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "44'b00000000010000000000000000000000000000000000" *) 
(* ap_ST_fsm_state36 = "44'b00000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "44'b00000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "44'b00000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state39 = "44'b00000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "44'b00000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state42 = "44'b00010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "44'b01000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "44'b10000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "44'b00000000000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state6 = "44'b00000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "44'b00000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "44'b00000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state9 = "44'b00000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network
   (ap_clk,
    ap_rst_n,
    input_data_TDATA,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    input_data_TDEST,
    output_data_TDATA,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID,
    output_data_TDEST,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [15:0]input_data_TDATA;
  input input_data_TVALID;
  output input_data_TREADY;
  input [1:0]input_data_TKEEP;
  input [1:0]input_data_TSTRB;
  input [0:0]input_data_TUSER;
  input [0:0]input_data_TLAST;
  input [0:0]input_data_TID;
  input [0:0]input_data_TDEST;
  output [15:0]output_data_TDATA;
  output output_data_TVALID;
  input output_data_TREADY;
  output [1:0]output_data_TKEEP;
  output [1:0]output_data_TSTRB;
  output [0:0]output_data_TUSER;
  output [0:0]output_data_TLAST;
  output [0:0]output_data_TID;
  output [0:0]output_data_TDEST;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire MemBank_A_U_n_10;
  wire MemBank_A_U_n_11;
  wire MemBank_A_U_n_12;
  wire MemBank_A_U_n_13;
  wire MemBank_A_U_n_14;
  wire MemBank_A_U_n_15;
  wire MemBank_A_U_n_16;
  wire MemBank_A_U_n_5;
  wire MemBank_A_U_n_6;
  wire MemBank_A_U_n_7;
  wire MemBank_A_U_n_8;
  wire MemBank_A_U_n_9;
  wire [15:0]MemBank_A_d0;
  wire [15:0]MemBank_A_q0;
  wire MemBank_B_U_n_10;
  wire MemBank_B_U_n_100;
  wire MemBank_B_U_n_101;
  wire MemBank_B_U_n_102;
  wire MemBank_B_U_n_103;
  wire MemBank_B_U_n_104;
  wire MemBank_B_U_n_105;
  wire MemBank_B_U_n_106;
  wire MemBank_B_U_n_107;
  wire MemBank_B_U_n_108;
  wire MemBank_B_U_n_109;
  wire MemBank_B_U_n_11;
  wire MemBank_B_U_n_110;
  wire MemBank_B_U_n_111;
  wire MemBank_B_U_n_112;
  wire MemBank_B_U_n_113;
  wire MemBank_B_U_n_114;
  wire MemBank_B_U_n_115;
  wire MemBank_B_U_n_116;
  wire MemBank_B_U_n_117;
  wire MemBank_B_U_n_118;
  wire MemBank_B_U_n_119;
  wire MemBank_B_U_n_12;
  wire MemBank_B_U_n_120;
  wire MemBank_B_U_n_121;
  wire MemBank_B_U_n_122;
  wire MemBank_B_U_n_123;
  wire MemBank_B_U_n_124;
  wire MemBank_B_U_n_125;
  wire MemBank_B_U_n_126;
  wire MemBank_B_U_n_127;
  wire MemBank_B_U_n_128;
  wire MemBank_B_U_n_129;
  wire MemBank_B_U_n_13;
  wire MemBank_B_U_n_130;
  wire MemBank_B_U_n_131;
  wire MemBank_B_U_n_132;
  wire MemBank_B_U_n_133;
  wire MemBank_B_U_n_134;
  wire MemBank_B_U_n_135;
  wire MemBank_B_U_n_14;
  wire MemBank_B_U_n_15;
  wire MemBank_B_U_n_152;
  wire MemBank_B_U_n_153;
  wire MemBank_B_U_n_154;
  wire MemBank_B_U_n_155;
  wire MemBank_B_U_n_156;
  wire MemBank_B_U_n_157;
  wire MemBank_B_U_n_158;
  wire MemBank_B_U_n_159;
  wire MemBank_B_U_n_16;
  wire MemBank_B_U_n_160;
  wire MemBank_B_U_n_17;
  wire MemBank_B_U_n_18;
  wire MemBank_B_U_n_19;
  wire MemBank_B_U_n_20;
  wire MemBank_B_U_n_5;
  wire MemBank_B_U_n_53;
  wire MemBank_B_U_n_54;
  wire MemBank_B_U_n_55;
  wire MemBank_B_U_n_56;
  wire MemBank_B_U_n_57;
  wire MemBank_B_U_n_58;
  wire MemBank_B_U_n_59;
  wire MemBank_B_U_n_6;
  wire MemBank_B_U_n_60;
  wire MemBank_B_U_n_61;
  wire MemBank_B_U_n_62;
  wire MemBank_B_U_n_63;
  wire MemBank_B_U_n_64;
  wire MemBank_B_U_n_65;
  wire MemBank_B_U_n_66;
  wire MemBank_B_U_n_67;
  wire MemBank_B_U_n_68;
  wire MemBank_B_U_n_69;
  wire MemBank_B_U_n_7;
  wire MemBank_B_U_n_70;
  wire MemBank_B_U_n_71;
  wire MemBank_B_U_n_72;
  wire MemBank_B_U_n_73;
  wire MemBank_B_U_n_74;
  wire MemBank_B_U_n_75;
  wire MemBank_B_U_n_76;
  wire MemBank_B_U_n_77;
  wire MemBank_B_U_n_78;
  wire MemBank_B_U_n_79;
  wire MemBank_B_U_n_8;
  wire MemBank_B_U_n_80;
  wire MemBank_B_U_n_81;
  wire MemBank_B_U_n_82;
  wire MemBank_B_U_n_83;
  wire MemBank_B_U_n_84;
  wire MemBank_B_U_n_85;
  wire MemBank_B_U_n_86;
  wire MemBank_B_U_n_87;
  wire MemBank_B_U_n_88;
  wire MemBank_B_U_n_89;
  wire MemBank_B_U_n_9;
  wire MemBank_B_U_n_90;
  wire MemBank_B_U_n_91;
  wire MemBank_B_U_n_92;
  wire MemBank_B_U_n_93;
  wire MemBank_B_U_n_94;
  wire MemBank_B_U_n_95;
  wire MemBank_B_U_n_96;
  wire MemBank_B_U_n_97;
  wire MemBank_B_U_n_98;
  wire MemBank_B_U_n_99;
  wire [15:0]MemBank_B_q0;
  wire [15:0]MemBank_B_q1;
  wire MemBank_Out_U_n_21;
  wire [15:0]MemBank_Out_q0;
  wire SeparableConv2D_1_w_s_ce0;
  wire SeparableConv2D_1_w_s_ce1;
  wire [13:0]SeparableConv2D_1_w_s_q0;
  wire [13:0]SeparableConv2D_1_w_s_q1;
  wire SeparableConv2D_2_w_s_ce0;
  wire SeparableConv2D_2_w_s_ce1;
  wire [14:0]SeparableConv2D_2_w_s_q0;
  wire [14:0]SeparableConv2D_2_w_s_q1;
  wire SeparableConv2D_3_w_s_U_n_10;
  wire SeparableConv2D_3_w_s_U_n_11;
  wire SeparableConv2D_3_w_s_U_n_12;
  wire SeparableConv2D_3_w_s_U_n_13;
  wire SeparableConv2D_3_w_s_U_n_14;
  wire SeparableConv2D_3_w_s_U_n_15;
  wire SeparableConv2D_3_w_s_U_n_16;
  wire SeparableConv2D_3_w_s_U_n_17;
  wire SeparableConv2D_3_w_s_U_n_18;
  wire SeparableConv2D_3_w_s_U_n_19;
  wire SeparableConv2D_3_w_s_U_n_20;
  wire SeparableConv2D_3_w_s_U_n_21;
  wire SeparableConv2D_3_w_s_U_n_22;
  wire SeparableConv2D_3_w_s_U_n_23;
  wire SeparableConv2D_3_w_s_U_n_24;
  wire SeparableConv2D_3_w_s_U_n_25;
  wire SeparableConv2D_3_w_s_U_n_26;
  wire SeparableConv2D_3_w_s_U_n_27;
  wire SeparableConv2D_3_w_s_U_n_28;
  wire SeparableConv2D_3_w_s_U_n_29;
  wire SeparableConv2D_3_w_s_U_n_30;
  wire SeparableConv2D_3_w_s_U_n_31;
  wire SeparableConv2D_3_w_s_U_n_32;
  wire SeparableConv2D_3_w_s_U_n_33;
  wire SeparableConv2D_3_w_s_U_n_34;
  wire SeparableConv2D_3_w_s_U_n_5;
  wire SeparableConv2D_3_w_s_U_n_6;
  wire SeparableConv2D_3_w_s_U_n_7;
  wire SeparableConv2D_3_w_s_U_n_8;
  wire SeparableConv2D_3_w_s_U_n_9;
  wire SeparableConv2D_3_w_s_ce0;
  wire SeparableConv2D_3_w_s_ce1;
  wire SeparableConv2D_4_w_s_U_n_10;
  wire SeparableConv2D_4_w_s_U_n_11;
  wire SeparableConv2D_4_w_s_U_n_12;
  wire SeparableConv2D_4_w_s_U_n_13;
  wire SeparableConv2D_4_w_s_U_n_14;
  wire SeparableConv2D_4_w_s_U_n_15;
  wire SeparableConv2D_4_w_s_U_n_16;
  wire SeparableConv2D_4_w_s_U_n_17;
  wire SeparableConv2D_4_w_s_U_n_18;
  wire SeparableConv2D_4_w_s_U_n_19;
  wire SeparableConv2D_4_w_s_U_n_20;
  wire SeparableConv2D_4_w_s_U_n_21;
  wire SeparableConv2D_4_w_s_U_n_22;
  wire SeparableConv2D_4_w_s_U_n_23;
  wire SeparableConv2D_4_w_s_U_n_24;
  wire SeparableConv2D_4_w_s_U_n_25;
  wire SeparableConv2D_4_w_s_U_n_26;
  wire SeparableConv2D_4_w_s_U_n_27;
  wire SeparableConv2D_4_w_s_U_n_28;
  wire SeparableConv2D_4_w_s_U_n_29;
  wire SeparableConv2D_4_w_s_U_n_30;
  wire SeparableConv2D_4_w_s_U_n_31;
  wire SeparableConv2D_4_w_s_U_n_32;
  wire SeparableConv2D_4_w_s_U_n_33;
  wire SeparableConv2D_4_w_s_U_n_34;
  wire SeparableConv2D_4_w_s_U_n_5;
  wire SeparableConv2D_4_w_s_U_n_6;
  wire SeparableConv2D_4_w_s_U_n_7;
  wire SeparableConv2D_4_w_s_U_n_8;
  wire SeparableConv2D_4_w_s_U_n_9;
  wire SeparableConv2D_4_w_s_ce0;
  wire SeparableConv2D_4_w_s_ce1;
  wire \ap_CS_fsm[40]_i_3_n_5 ;
  wire \ap_CS_fsm[40]_i_4_n_5 ;
  wire \ap_CS_fsm[41]_i_2_n_5 ;
  wire \ap_CS_fsm[42]_i_2_n_5 ;
  wire \ap_CS_fsm[42]_i_3_n_5 ;
  wire \ap_CS_fsm[42]_i_4_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage0_0;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage4_1;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[11] ;
  wire \ap_CS_fsm_reg_n_5_[15] ;
  wire \ap_CS_fsm_reg_n_5_[17] ;
  wire \ap_CS_fsm_reg_n_5_[19] ;
  wire \ap_CS_fsm_reg_n_5_[22] ;
  wire \ap_CS_fsm_reg_n_5_[23] ;
  wire \ap_CS_fsm_reg_n_5_[25] ;
  wire \ap_CS_fsm_reg_n_5_[27] ;
  wire \ap_CS_fsm_reg_n_5_[30] ;
  wire \ap_CS_fsm_reg_n_5_[31] ;
  wire \ap_CS_fsm_reg_n_5_[33] ;
  wire \ap_CS_fsm_reg_n_5_[35] ;
  wire \ap_CS_fsm_reg_n_5_[38] ;
  wire \ap_CS_fsm_reg_n_5_[42] ;
  wire \ap_CS_fsm_reg_n_5_[43] ;
  wire \ap_CS_fsm_reg_n_5_[6] ;
  wire \ap_CS_fsm_reg_n_5_[7] ;
  wire \ap_CS_fsm_reg_n_5_[9] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state9;
  wire [43:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__4_n_5;
  wire ap_enable_reg_pp1_iter1_i_1__3_n_5;
  wire ap_enable_reg_pp1_iter1_reg_n_5;
  wire ap_enable_reg_pp1_iter2_i_1_n_5;
  wire ap_enable_reg_pp1_iter2_reg_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg;
  wire [9:0]grp_depthwise_conv2d_fix_1_fu_449_input_r_address0;
  wire grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1;
  wire [6:0]grp_depthwise_conv2d_fix_1_fu_449_kernel_address0;
  wire [6:0]grp_depthwise_conv2d_fix_1_fu_449_kernel_address1;
  wire [15:0]grp_depthwise_conv2d_fix_1_fu_449_kernel_q0;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_40;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_41;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_42;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_43;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_44;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_45;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_46;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_55;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_56;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_57;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_58;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_59;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_60;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_61;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_62;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_63;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_64;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_65;
  wire grp_depthwise_conv2d_fix_1_fu_449_n_66;
  wire [10:0]grp_depthwise_conv2d_fix_1_fu_449_output_r_address0;
  wire [15:0]grp_depthwise_conv2d_fix_1_fu_449_output_r_d0;
  wire grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg;
  wire [8:1]grp_depthwise_conv2d_fix_2_fu_425_input_r_address0;
  wire [13:0]grp_depthwise_conv2d_fix_2_fu_425_input_r_address1;
  wire [7:0]grp_depthwise_conv2d_fix_2_fu_425_kernel_address0;
  wire [7:1]grp_depthwise_conv2d_fix_2_fu_425_kernel_address1;
  wire [15:0]grp_depthwise_conv2d_fix_2_fu_425_kernel_q0;
  wire [15:0]grp_depthwise_conv2d_fix_2_fu_425_kernel_q1;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_11;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_12;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_20;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_35;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_58;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_59;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_60;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_61;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_62;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_63;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_64;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_65;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_66;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_67;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_68;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_69;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_70;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_71;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_72;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_73;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_74;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_75;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_76;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_77;
  wire grp_depthwise_conv2d_fix_2_fu_425_n_78;
  wire [13:10]grp_depthwise_conv2d_fix_2_fu_425_output_r_address0;
  wire [15:0]grp_depthwise_conv2d_fix_2_fu_425_output_r_d0;
  wire grp_depthwise_conv2d_fix_fu_473_ap_start_reg;
  wire [9:1]grp_depthwise_conv2d_fix_fu_473_input_r_address0;
  wire [0:0]grp_depthwise_conv2d_fix_fu_473_input_r_address1;
  wire grp_depthwise_conv2d_fix_fu_473_n_10;
  wire grp_depthwise_conv2d_fix_fu_473_n_12;
  wire grp_depthwise_conv2d_fix_fu_473_n_13;
  wire grp_depthwise_conv2d_fix_fu_473_n_14;
  wire grp_depthwise_conv2d_fix_fu_473_n_15;
  wire grp_depthwise_conv2d_fix_fu_473_n_16;
  wire grp_depthwise_conv2d_fix_fu_473_n_17;
  wire grp_depthwise_conv2d_fix_fu_473_n_18;
  wire grp_depthwise_conv2d_fix_fu_473_n_19;
  wire grp_depthwise_conv2d_fix_fu_473_n_20;
  wire grp_depthwise_conv2d_fix_fu_473_n_21;
  wire grp_depthwise_conv2d_fix_fu_473_n_22;
  wire grp_depthwise_conv2d_fix_fu_473_n_23;
  wire grp_depthwise_conv2d_fix_fu_473_n_24;
  wire grp_depthwise_conv2d_fix_fu_473_n_25;
  wire grp_depthwise_conv2d_fix_fu_473_n_26;
  wire grp_depthwise_conv2d_fix_fu_473_n_27;
  wire grp_depthwise_conv2d_fix_fu_473_n_28;
  wire grp_depthwise_conv2d_fix_fu_473_n_29;
  wire grp_depthwise_conv2d_fix_fu_473_n_30;
  wire grp_depthwise_conv2d_fix_fu_473_n_31;
  wire grp_depthwise_conv2d_fix_fu_473_n_32;
  wire grp_depthwise_conv2d_fix_fu_473_n_33;
  wire grp_depthwise_conv2d_fix_fu_473_n_34;
  wire grp_depthwise_conv2d_fix_fu_473_n_35;
  wire grp_depthwise_conv2d_fix_fu_473_n_38;
  wire grp_depthwise_conv2d_fix_fu_473_n_49;
  wire grp_depthwise_conv2d_fix_fu_473_n_50;
  wire grp_depthwise_conv2d_fix_fu_473_n_51;
  wire grp_depthwise_conv2d_fix_fu_473_n_52;
  wire grp_depthwise_conv2d_fix_fu_473_n_53;
  wire grp_depthwise_conv2d_fix_fu_473_n_54;
  wire grp_depthwise_conv2d_fix_fu_473_n_55;
  wire grp_depthwise_conv2d_fix_fu_473_n_56;
  wire grp_depthwise_conv2d_fix_fu_473_n_57;
  wire grp_depthwise_conv2d_fix_fu_473_n_58;
  wire grp_depthwise_conv2d_fix_fu_473_n_59;
  wire grp_depthwise_conv2d_fix_fu_473_n_60;
  wire grp_depthwise_conv2d_fix_fu_473_n_61;
  wire grp_depthwise_conv2d_fix_fu_473_n_62;
  wire grp_depthwise_conv2d_fix_fu_473_n_63;
  wire grp_depthwise_conv2d_fix_fu_473_n_64;
  wire grp_depthwise_conv2d_fix_fu_473_n_65;
  wire grp_depthwise_conv2d_fix_fu_473_n_66;
  wire grp_depthwise_conv2d_fix_fu_473_n_67;
  wire [9:0]grp_depthwise_conv2d_fix_fu_473_output_r_address0;
  wire grp_max_pooling2d_fix16_fu_523_ap_start_reg;
  wire [13:0]grp_max_pooling2d_fix16_fu_523_input_r_address1;
  wire grp_max_pooling2d_fix16_fu_523_input_r_ce0;
  wire grp_max_pooling2d_fix16_fu_523_input_r_ce1;
  wire grp_max_pooling2d_fix16_fu_523_n_41;
  wire grp_max_pooling2d_fix16_fu_523_n_42;
  wire grp_max_pooling2d_fix16_fu_523_n_43;
  wire grp_max_pooling2d_fix16_fu_523_n_44;
  wire grp_max_pooling2d_fix16_fu_523_n_45;
  wire grp_max_pooling2d_fix16_fu_523_n_46;
  wire grp_max_pooling2d_fix16_fu_523_n_47;
  wire grp_max_pooling2d_fix16_fu_523_n_48;
  wire grp_max_pooling2d_fix16_fu_523_n_49;
  wire grp_max_pooling2d_fix16_fu_523_n_50;
  wire grp_max_pooling2d_fix16_fu_523_n_51;
  wire grp_max_pooling2d_fix16_fu_523_n_52;
  wire grp_max_pooling2d_fix16_fu_523_n_53;
  wire grp_max_pooling2d_fix16_fu_523_n_54;
  wire grp_max_pooling2d_fix16_fu_523_n_55;
  wire grp_max_pooling2d_fix16_fu_523_n_56;
  wire grp_max_pooling2d_fix16_fu_523_n_57;
  wire grp_max_pooling2d_fix16_fu_523_n_58;
  wire grp_max_pooling2d_fix16_fu_523_n_59;
  wire grp_max_pooling2d_fix16_fu_523_n_60;
  wire grp_max_pooling2d_fix16_fu_523_n_61;
  wire grp_max_pooling2d_fix16_fu_523_n_62;
  wire grp_max_pooling2d_fix16_fu_523_n_63;
  wire grp_max_pooling2d_fix16_fu_523_n_64;
  wire grp_max_pooling2d_fix16_fu_523_n_65;
  wire grp_max_pooling2d_fix16_fu_523_n_70;
  wire grp_max_pooling2d_fix16_fu_523_n_71;
  wire grp_max_pooling2d_fix16_fu_523_n_72;
  wire grp_max_pooling2d_fix16_fu_523_n_73;
  wire grp_max_pooling2d_fix16_fu_523_n_74;
  wire grp_max_pooling2d_fix16_fu_523_n_75;
  wire grp_max_pooling2d_fix16_fu_523_n_76;
  wire grp_max_pooling2d_fix16_fu_523_n_77;
  wire [10:0]grp_max_pooling2d_fix16_fu_523_output_r_address0;
  wire grp_max_pooling2d_fix16_fu_523_output_r_ce0;
  wire grp_padding2d_fix16_fu_505_ap_start_reg;
  wire grp_padding2d_fix16_fu_505_ap_start_reg0;
  wire [13:0]grp_padding2d_fix16_fu_505_input_r_address0;
  wire grp_padding2d_fix16_fu_505_input_r_ce0;
  wire grp_padding2d_fix16_fu_505_n_10;
  wire grp_padding2d_fix16_fu_505_n_11;
  wire grp_padding2d_fix16_fu_505_n_12;
  wire grp_padding2d_fix16_fu_505_n_13;
  wire grp_padding2d_fix16_fu_505_n_14;
  wire grp_padding2d_fix16_fu_505_n_15;
  wire grp_padding2d_fix16_fu_505_n_16;
  wire grp_padding2d_fix16_fu_505_n_17;
  wire grp_padding2d_fix16_fu_505_n_18;
  wire grp_padding2d_fix16_fu_505_n_19;
  wire grp_padding2d_fix16_fu_505_n_20;
  wire grp_padding2d_fix16_fu_505_n_21;
  wire grp_padding2d_fix16_fu_505_n_22;
  wire grp_padding2d_fix16_fu_505_n_23;
  wire grp_padding2d_fix16_fu_505_n_26;
  wire grp_padding2d_fix16_fu_505_n_27;
  wire grp_padding2d_fix16_fu_505_n_28;
  wire grp_padding2d_fix16_fu_505_n_29;
  wire grp_padding2d_fix16_fu_505_n_30;
  wire grp_padding2d_fix16_fu_505_n_31;
  wire grp_padding2d_fix16_fu_505_n_32;
  wire grp_padding2d_fix16_fu_505_n_33;
  wire grp_padding2d_fix16_fu_505_n_34;
  wire grp_padding2d_fix16_fu_505_n_35;
  wire grp_padding2d_fix16_fu_505_n_36;
  wire grp_padding2d_fix16_fu_505_n_37;
  wire grp_padding2d_fix16_fu_505_n_38;
  wire grp_padding2d_fix16_fu_505_n_39;
  wire grp_padding2d_fix16_fu_505_n_40;
  wire grp_padding2d_fix16_fu_505_n_41;
  wire grp_padding2d_fix16_fu_505_n_5;
  wire grp_padding2d_fix16_fu_505_n_52;
  wire grp_padding2d_fix16_fu_505_n_53;
  wire grp_padding2d_fix16_fu_505_n_54;
  wire grp_padding2d_fix16_fu_505_n_55;
  wire grp_padding2d_fix16_fu_505_n_6;
  wire grp_padding2d_fix16_fu_505_n_7;
  wire grp_padding2d_fix16_fu_505_n_8;
  wire grp_padding2d_fix16_fu_505_n_9;
  wire [13:3]grp_padding2d_fix16_fu_505_output_r_address0;
  wire [10:1]grp_padding2d_fix16_fu_505_output_r_address1;
  wire grp_padding2d_fix16_fu_505_output_r_we0;
  wire grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_1_fu_481_input_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_481_n_10;
  wire grp_pointwise_conv2d_fix_1_fu_481_n_22;
  wire grp_pointwise_conv2d_fix_1_fu_481_n_23;
  wire grp_pointwise_conv2d_fix_1_fu_481_n_34;
  wire grp_pointwise_conv2d_fix_1_fu_481_n_35;
  wire grp_pointwise_conv2d_fix_1_fu_481_n_36;
  wire grp_pointwise_conv2d_fix_1_fu_481_n_7;
  wire grp_pointwise_conv2d_fix_1_fu_481_n_8;
  wire grp_pointwise_conv2d_fix_1_fu_481_n_9;
  wire [13:0]grp_pointwise_conv2d_fix_1_fu_481_output_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_2_fu_493_input_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_493_n_14;
  wire grp_pointwise_conv2d_fix_2_fu_493_n_15;
  wire grp_pointwise_conv2d_fix_2_fu_493_n_16;
  wire grp_pointwise_conv2d_fix_2_fu_493_n_17;
  wire grp_pointwise_conv2d_fix_2_fu_493_n_18;
  wire grp_pointwise_conv2d_fix_2_fu_493_n_19;
  wire grp_pointwise_conv2d_fix_2_fu_493_n_30;
  wire grp_pointwise_conv2d_fix_2_fu_493_n_31;
  wire grp_pointwise_conv2d_fix_2_fu_493_n_32;
  wire grp_pointwise_conv2d_fix_2_fu_493_n_7;
  wire grp_pointwise_conv2d_fix_2_fu_493_n_9;
  wire [13:0]grp_pointwise_conv2d_fix_2_fu_493_output_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_493_output_r_ce0;
  wire grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg;
  wire [13:9]grp_pointwise_conv2d_fix_3_fu_487_input_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_10;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_11;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_12;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_13;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_24;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_25;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_29;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_30;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_31;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_32;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_33;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_34;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_35;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_36;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_37;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_5;
  wire grp_pointwise_conv2d_fix_3_fu_487_n_8;
  wire [13:1]grp_pointwise_conv2d_fix_3_fu_487_output_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_487_output_r_ce0;
  wire grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg;
  wire [11:2]grp_pointwise_conv2d_fix_4_fu_499_input_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_18;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_22;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_23;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_30;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_31;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_32;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_33;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_34;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_35;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_36;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_37;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_38;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_39;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_5;
  wire grp_pointwise_conv2d_fix_4_fu_499_n_6;
  wire [13:0]grp_pointwise_conv2d_fix_4_fu_499_output_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_499_output_r_ce0;
  wire grp_pointwise_conv2d_fix_fu_544_ap_start_reg;
  wire [13:13]grp_pointwise_conv2d_fix_fu_544_input_r_address0;
  wire grp_pointwise_conv2d_fix_fu_544_n_10;
  wire grp_pointwise_conv2d_fix_fu_544_n_11;
  wire grp_pointwise_conv2d_fix_fu_544_n_12;
  wire grp_pointwise_conv2d_fix_fu_544_n_13;
  wire grp_pointwise_conv2d_fix_fu_544_n_14;
  wire grp_pointwise_conv2d_fix_fu_544_n_15;
  wire grp_pointwise_conv2d_fix_fu_544_n_16;
  wire grp_pointwise_conv2d_fix_fu_544_n_17;
  wire grp_pointwise_conv2d_fix_fu_544_n_18;
  wire grp_pointwise_conv2d_fix_fu_544_n_19;
  wire grp_pointwise_conv2d_fix_fu_544_n_20;
  wire grp_pointwise_conv2d_fix_fu_544_n_23;
  wire grp_pointwise_conv2d_fix_fu_544_n_24;
  wire grp_pointwise_conv2d_fix_fu_544_n_25;
  wire grp_pointwise_conv2d_fix_fu_544_n_27;
  wire grp_pointwise_conv2d_fix_fu_544_n_28;
  wire grp_pointwise_conv2d_fix_fu_544_n_30;
  wire grp_pointwise_conv2d_fix_fu_544_n_31;
  wire grp_pointwise_conv2d_fix_fu_544_n_32;
  wire grp_pointwise_conv2d_fix_fu_544_n_33;
  wire grp_pointwise_conv2d_fix_fu_544_n_34;
  wire grp_pointwise_conv2d_fix_fu_544_n_35;
  wire grp_pointwise_conv2d_fix_fu_544_n_36;
  wire grp_pointwise_conv2d_fix_fu_544_n_37;
  wire grp_pointwise_conv2d_fix_fu_544_n_38;
  wire grp_pointwise_conv2d_fix_fu_544_n_39;
  wire grp_pointwise_conv2d_fix_fu_544_n_40;
  wire grp_pointwise_conv2d_fix_fu_544_n_41;
  wire grp_pointwise_conv2d_fix_fu_544_n_42;
  wire grp_pointwise_conv2d_fix_fu_544_n_5;
  wire grp_pointwise_conv2d_fix_fu_544_n_6;
  wire grp_pointwise_conv2d_fix_fu_544_n_7;
  wire grp_pointwise_conv2d_fix_fu_544_n_8;
  wire grp_pointwise_conv2d_fix_fu_544_n_9;
  wire [13:0]grp_pointwise_conv2d_fix_fu_544_output_r_address0;
  wire grp_pointwise_conv2d_fix_fu_544_output_r_ce0;
  wire grp_up_sampling2d_fix16_fu_550_ap_start_reg;
  wire grp_up_sampling2d_fix16_fu_550_input_r_ce0;
  wire grp_up_sampling2d_fix16_fu_550_n_10;
  wire grp_up_sampling2d_fix16_fu_550_n_11;
  wire grp_up_sampling2d_fix16_fu_550_n_12;
  wire grp_up_sampling2d_fix16_fu_550_n_13;
  wire grp_up_sampling2d_fix16_fu_550_n_14;
  wire grp_up_sampling2d_fix16_fu_550_n_15;
  wire grp_up_sampling2d_fix16_fu_550_n_16;
  wire grp_up_sampling2d_fix16_fu_550_n_21;
  wire grp_up_sampling2d_fix16_fu_550_n_35;
  wire grp_up_sampling2d_fix16_fu_550_n_36;
  wire grp_up_sampling2d_fix16_fu_550_n_38;
  wire grp_up_sampling2d_fix16_fu_550_n_39;
  wire grp_up_sampling2d_fix16_fu_550_n_40;
  wire grp_up_sampling2d_fix16_fu_550_n_5;
  wire grp_up_sampling2d_fix16_fu_550_n_6;
  wire grp_up_sampling2d_fix16_fu_550_n_7;
  wire grp_up_sampling2d_fix16_fu_550_n_8;
  wire grp_up_sampling2d_fix16_fu_550_n_9;
  wire [13:0]grp_up_sampling2d_fix16_fu_550_output_r_address0;
  wire grp_up_sampling2d_fix16_fu_550_output_r_ce0;
  wire \i_0_reg_392[9]_i_3_n_5 ;
  wire [9:0]i_0_reg_392_reg;
  wire \i_1_reg_403[6]_i_1_n_5 ;
  wire \i_1_reg_403[9]_i_2_n_5 ;
  wire \i_1_reg_403[9]_i_4_n_5 ;
  wire [9:0]i_1_reg_403_reg;
  wire \i_2_reg_414[9]_i_3_n_5 ;
  wire [9:0]i_2_reg_414_reg;
  wire [9:0]i_3_fu_635_p2;
  wire [9:0]i_4_fu_652_p2;
  wire [9:0]i_fu_577_p2;
  wire icmp_ln195_fu_629_p2;
  wire icmp_ln195_reg_677;
  wire \icmp_ln195_reg_677[0]_i_1_n_5 ;
  wire \icmp_ln200_reg_696[0]_i_1_n_5 ;
  wire icmp_ln200_reg_696_pp1_iter1_reg;
  wire \icmp_ln200_reg_696_pp1_iter1_reg[0]_i_1_n_5 ;
  wire \icmp_ln200_reg_696_reg_n_5_[0] ;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire input_data_data_V_0_load_A;
  wire input_data_data_V_0_load_B;
  wire [15:0]input_data_data_V_0_payload_A;
  wire [15:0]input_data_data_V_0_payload_B;
  wire input_data_data_V_0_sel;
  wire input_data_data_V_0_sel_rd_i_1_n_5;
  wire input_data_data_V_0_sel_wr;
  wire input_data_data_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_data_V_0_state;
  wire \input_data_data_V_0_state[0]_i_1_n_5 ;
  wire \input_data_data_V_0_state_reg_n_5_[0] ;
  wire \input_data_data_V_0_state_reg_n_5_[1] ;
  wire input_data_dest_V_0_payload_A;
  wire \input_data_dest_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_dest_V_0_payload_B;
  wire \input_data_dest_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_dest_V_0_sel;
  wire input_data_dest_V_0_sel_rd_i_1_n_5;
  wire input_data_dest_V_0_sel_wr;
  wire input_data_dest_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_dest_V_0_state;
  wire \input_data_dest_V_0_state[0]_i_1_n_5 ;
  wire \input_data_dest_V_0_state_reg_n_5_[0] ;
  wire input_data_id_V_0_payload_A;
  wire \input_data_id_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_id_V_0_payload_B;
  wire \input_data_id_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_id_V_0_sel;
  wire input_data_id_V_0_sel_rd_i_1_n_5;
  wire input_data_id_V_0_sel_wr;
  wire input_data_id_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_id_V_0_state;
  wire \input_data_id_V_0_state[0]_i_1_n_5 ;
  wire \input_data_id_V_0_state_reg_n_5_[0] ;
  wire \input_data_id_V_0_state_reg_n_5_[1] ;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire \input_data_keep_V_0_payload_A[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_payload_A[1]_i_1_n_5 ;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire \input_data_keep_V_0_payload_B[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_payload_B[1]_i_1_n_5 ;
  wire input_data_keep_V_0_sel;
  wire input_data_keep_V_0_sel_rd_i_1_n_5;
  wire input_data_keep_V_0_sel_wr;
  wire input_data_keep_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_keep_V_0_state;
  wire \input_data_keep_V_0_state[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_state_reg_n_5_[0] ;
  wire \input_data_keep_V_0_state_reg_n_5_[1] ;
  wire input_data_last_V_0_payload_A;
  wire \input_data_last_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_last_V_0_payload_B;
  wire \input_data_last_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_last_V_0_sel;
  wire input_data_last_V_0_sel_rd_i_1_n_5;
  wire input_data_last_V_0_sel_wr;
  wire input_data_last_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_last_V_0_state;
  wire \input_data_last_V_0_state[0]_i_1_n_5 ;
  wire \input_data_last_V_0_state_reg_n_5_[0] ;
  wire \input_data_last_V_0_state_reg_n_5_[1] ;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire \input_data_strb_V_0_payload_A[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_payload_A[1]_i_1_n_5 ;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire \input_data_strb_V_0_payload_B[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_payload_B[1]_i_1_n_5 ;
  wire input_data_strb_V_0_sel;
  wire input_data_strb_V_0_sel_rd_i_1_n_5;
  wire input_data_strb_V_0_sel_wr;
  wire input_data_strb_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_strb_V_0_state;
  wire \input_data_strb_V_0_state[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_state_reg_n_5_[0] ;
  wire \input_data_strb_V_0_state_reg_n_5_[1] ;
  wire input_data_user_V_0_payload_A;
  wire \input_data_user_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_user_V_0_payload_B;
  wire \input_data_user_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_user_V_0_sel;
  wire input_data_user_V_0_sel_rd_i_1_n_5;
  wire input_data_user_V_0_sel_wr;
  wire input_data_user_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_user_V_0_state;
  wire \input_data_user_V_0_state[0]_i_1_n_5 ;
  wire \input_data_user_V_0_state_reg_n_5_[0] ;
  wire \input_data_user_V_0_state_reg_n_5_[1] ;
  wire interrupt;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire output_data_data_V_1_ack_in;
  wire output_data_data_V_1_load_A;
  wire output_data_data_V_1_load_B;
  wire [15:0]output_data_data_V_1_payload_A;
  wire [15:0]output_data_data_V_1_payload_B;
  wire output_data_data_V_1_sel;
  wire output_data_data_V_1_sel_rd_i_1_n_5;
  wire output_data_data_V_1_sel_wr;
  wire output_data_data_V_1_sel_wr042_out;
  wire output_data_data_V_1_sel_wr_i_1_n_5;
  wire \output_data_data_V_1_state[0]_i_1_n_5 ;
  wire \output_data_data_V_1_state[1]_i_1_n_5 ;
  wire \output_data_data_V_1_state_reg_n_5_[0] ;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire output_data_dest_V_1_sel;
  wire output_data_dest_V_1_sel_rd_i_1_n_5;
  wire output_data_dest_V_1_sel_wr;
  wire output_data_dest_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_dest_V_1_state;
  wire \output_data_dest_V_1_state[0]_i_1_n_5 ;
  wire \output_data_dest_V_1_state[1]_i_1_n_5 ;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire output_data_id_V_1_sel;
  wire output_data_id_V_1_sel_rd_i_1_n_5;
  wire output_data_id_V_1_sel_wr;
  wire output_data_id_V_1_sel_wr_i_1_n_5;
  wire [1:0]output_data_id_V_1_state;
  wire \output_data_id_V_1_state[0]_i_1_n_5 ;
  wire \output_data_id_V_1_state[1]_i_1_n_5 ;
  wire output_data_keep_V_1_load_A;
  wire output_data_keep_V_1_load_B;
  wire [1:0]output_data_keep_V_1_payload_A;
  wire [1:0]output_data_keep_V_1_payload_B;
  wire output_data_keep_V_1_sel;
  wire output_data_keep_V_1_sel_rd_i_1_n_5;
  wire output_data_keep_V_1_sel_wr;
  wire output_data_keep_V_1_sel_wr_i_1_n_5;
  wire [1:0]output_data_keep_V_1_state;
  wire \output_data_keep_V_1_state[0]_i_1_n_5 ;
  wire \output_data_keep_V_1_state[1]_i_1_n_5 ;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire output_data_last_V_1_sel;
  wire output_data_last_V_1_sel_rd_i_1_n_5;
  wire output_data_last_V_1_sel_wr;
  wire output_data_last_V_1_sel_wr_i_1_n_5;
  wire [1:0]output_data_last_V_1_state;
  wire \output_data_last_V_1_state[0]_i_1_n_5 ;
  wire \output_data_last_V_1_state[1]_i_1_n_5 ;
  wire output_data_strb_V_1_load_A;
  wire output_data_strb_V_1_load_B;
  wire [1:0]output_data_strb_V_1_payload_A;
  wire [1:0]output_data_strb_V_1_payload_B;
  wire output_data_strb_V_1_sel;
  wire output_data_strb_V_1_sel_rd_i_1_n_5;
  wire output_data_strb_V_1_sel_wr;
  wire output_data_strb_V_1_sel_wr_i_1_n_5;
  wire [1:0]output_data_strb_V_1_state;
  wire \output_data_strb_V_1_state[0]_i_1_n_5 ;
  wire \output_data_strb_V_1_state[1]_i_1_n_5 ;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire output_data_user_V_1_sel;
  wire output_data_user_V_1_sel_rd_i_1_n_5;
  wire output_data_user_V_1_sel_wr;
  wire output_data_user_V_1_sel_wr_i_1_n_5;
  wire [1:0]output_data_user_V_1_state;
  wire \output_data_user_V_1_state[0]_i_1_n_5 ;
  wire \output_data_user_V_1_state[1]_i_1_n_5 ;
  wire p_216_in;
  wire [15:0]reg_235;
  wire reg_3551;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire sel;
  wire sel00;
  wire sig_buffer_dest_V_U_n_13;
  wire sig_buffer_dest_V_U_n_14;
  wire sig_buffer_dest_V_U_n_15;
  wire sig_buffer_dest_V_U_n_16;
  wire sig_buffer_dest_V_U_n_17;
  wire sig_buffer_dest_V_U_n_6;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;
  wire sig_buffer_id_V_U_n_5;
  wire sig_buffer_id_V_U_n_6;
  wire [1:0]sig_buffer_keep_V_q0;
  wire sig_buffer_last_V_U_n_10;
  wire sig_buffer_last_V_U_n_11;
  wire sig_buffer_last_V_U_n_12;
  wire sig_buffer_last_V_U_n_9;
  wire [1:0]sig_buffer_strb_V_q0;
  wire sig_buffer_user_V_U_n_5;
  wire sig_buffer_user_V_U_n_6;
  wire [22:0]trunc_ln42_fu_1078_p1;
  wire [23:0]trunc_ln42_fu_1378_p1;
  wire [22:0]trunc_ln42_fu_1394_p1;
  wire [23:0]trunc_ln42_fu_816_p1;
  wire [9:0]zext_ln197_reg_686_reg;
  wire zext_ln197_reg_686_reg0;

  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[7] = \^s_axi_AXILiteS_RDATA [7];
  assign s_axi_AXILiteS_RDATA[6] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[5] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[4] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[3:0] = \^s_axi_AXILiteS_RDATA [3:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A MemBank_A_U
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_fu_544_n_24,grp_pointwise_conv2d_fix_fu_544_n_25,grp_max_pooling2d_fix16_fu_523_n_71,grp_up_sampling2d_fix16_fu_550_n_21,grp_depthwise_conv2d_fix_2_fu_425_n_67,grp_max_pooling2d_fix16_fu_523_n_72,grp_max_pooling2d_fix16_fu_523_n_73,grp_depthwise_conv2d_fix_2_fu_425_n_68,grp_depthwise_conv2d_fix_2_fu_425_n_69,grp_max_pooling2d_fix16_fu_523_n_74,grp_max_pooling2d_fix16_fu_523_n_75,grp_max_pooling2d_fix16_fu_523_n_76,grp_depthwise_conv2d_fix_2_fu_425_n_70,grp_depthwise_conv2d_fix_2_fu_425_n_71}),
        .Q({\ap_CS_fsm_reg_n_5_[38] ,ap_CS_fsm_state33,\ap_CS_fsm_reg_n_5_[30] ,ap_CS_fsm_state29,ap_CS_fsm_state25,\ap_CS_fsm_reg_n_5_[22] ,ap_CS_fsm_state21,ap_CS_fsm_state17,ap_CS_fsm_state15,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_5_[6] ,sel00,ap_CS_fsm_state2}),
        .WEA({grp_up_sampling2d_fix16_fu_550_n_39,grp_up_sampling2d_fix16_fu_550_n_40}),
        .\ap_CS_fsm_reg[22] (MemBank_A_U_n_11),
        .\ap_CS_fsm_reg[22]_0 (MemBank_A_U_n_14),
        .\ap_CS_fsm_reg[24] (MemBank_A_U_n_5),
        .\ap_CS_fsm_reg[24]_0 (MemBank_A_U_n_12),
        .\ap_CS_fsm_reg[24]_1 (MemBank_A_U_n_16),
        .\ap_CS_fsm_reg[38] (MemBank_A_U_n_10),
        .\ap_CS_fsm_reg[4] (MemBank_A_U_n_15),
        .\ap_CS_fsm_reg[8] (MemBank_A_U_n_7),
        .ap_clk(ap_clk),
        .d0(MemBank_A_d0),
        .\i_0_reg_392_reg[0] (MemBank_A_U_n_8),
        .\i_0_reg_392_reg[5] (MemBank_A_U_n_6),
        .\i_0_reg_392_reg[7] (MemBank_A_U_n_9),
        .\input_data_data_V_0_state_reg[0] (MemBank_A_U_n_13),
        .q0(MemBank_A_q0),
        .ram_reg(\input_data_data_V_0_state_reg_n_5_[0] ),
        .ram_reg_0(MemBank_B_U_n_120),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_4_fu_499_n_5),
        .ram_reg_3(grp_up_sampling2d_fix16_fu_550_n_38),
        .ram_reg_5(grp_up_sampling2d_fix16_fu_550_n_36),
        .ram_reg_i_15(i_0_reg_392_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B MemBank_B_U
       (.A({MemBank_B_U_n_5,MemBank_B_U_n_6,MemBank_B_U_n_7,MemBank_B_U_n_8,MemBank_B_U_n_9,MemBank_B_U_n_10,MemBank_B_U_n_11,MemBank_B_U_n_12,MemBank_B_U_n_13,MemBank_B_U_n_14,MemBank_B_U_n_15,MemBank_B_U_n_16,MemBank_B_U_n_17,MemBank_B_U_n_18,MemBank_B_U_n_19,MemBank_B_U_n_20}),
        .ADDRARDADDR({grp_pointwise_conv2d_fix_4_fu_499_n_6,grp_max_pooling2d_fix16_fu_523_n_49,grp_up_sampling2d_fix16_fu_550_n_5,grp_up_sampling2d_fix16_fu_550_n_6,grp_up_sampling2d_fix16_fu_550_n_7,grp_up_sampling2d_fix16_fu_550_n_8,grp_up_sampling2d_fix16_fu_550_n_9,grp_up_sampling2d_fix16_fu_550_n_10,grp_up_sampling2d_fix16_fu_550_n_11,grp_up_sampling2d_fix16_fu_550_n_12,grp_up_sampling2d_fix16_fu_550_n_13,grp_up_sampling2d_fix16_fu_550_n_14,grp_up_sampling2d_fix16_fu_550_n_15,grp_up_sampling2d_fix16_fu_550_n_16}),
        .ADDRBWRADDR({grp_depthwise_conv2d_fix_fu_473_n_19,grp_depthwise_conv2d_fix_fu_473_n_20,grp_depthwise_conv2d_fix_fu_473_n_21,grp_depthwise_conv2d_fix_fu_473_n_22,grp_max_pooling2d_fix16_fu_523_n_50,grp_depthwise_conv2d_fix_fu_473_n_23,grp_depthwise_conv2d_fix_fu_473_n_24,grp_depthwise_conv2d_fix_fu_473_n_25,grp_depthwise_conv2d_fix_fu_473_n_26,grp_max_pooling2d_fix16_fu_523_n_51,grp_max_pooling2d_fix16_fu_523_n_52,grp_depthwise_conv2d_fix_fu_473_n_27,grp_depthwise_conv2d_fix_fu_473_n_28,grp_padding2d_fix16_fu_505_n_6}),
        .CO(MemBank_B_U_n_101),
        .Q(reg_235),
        .S({grp_max_pooling2d_fix16_fu_523_n_41,grp_max_pooling2d_fix16_fu_523_n_42,grp_max_pooling2d_fix16_fu_523_n_43,grp_max_pooling2d_fix16_fu_523_n_44}),
        .WEA({grp_pointwise_conv2d_fix_fu_544_n_27,grp_pointwise_conv2d_fix_fu_544_n_28}),
        .WEBWE({grp_padding2d_fix16_fu_505_n_54,grp_padding2d_fix16_fu_505_n_55}),
        .\ap_CS_fsm_reg[12] (MemBank_B_U_n_157),
        .\ap_CS_fsm_reg[14] (MemBank_B_U_n_160),
        .\ap_CS_fsm_reg[16] (MemBank_B_U_n_152),
        .\ap_CS_fsm_reg[16]_0 (MemBank_B_U_n_159),
        .\ap_CS_fsm_reg[20] (MemBank_B_U_n_156),
        .\ap_CS_fsm_reg[22] (MemBank_B_U_n_103),
        .\ap_CS_fsm_reg[22]_0 (MemBank_B_U_n_104),
        .\ap_CS_fsm_reg[22]_1 (MemBank_B_U_n_105),
        .\ap_CS_fsm_reg[22]_10 (MemBank_B_U_n_114),
        .\ap_CS_fsm_reg[22]_11 (MemBank_B_U_n_115),
        .\ap_CS_fsm_reg[22]_12 (MemBank_B_U_n_116),
        .\ap_CS_fsm_reg[22]_13 (MemBank_B_U_n_117),
        .\ap_CS_fsm_reg[22]_14 (MemBank_B_U_n_118),
        .\ap_CS_fsm_reg[22]_2 (MemBank_B_U_n_106),
        .\ap_CS_fsm_reg[22]_3 (MemBank_B_U_n_107),
        .\ap_CS_fsm_reg[22]_4 (MemBank_B_U_n_108),
        .\ap_CS_fsm_reg[22]_5 (MemBank_B_U_n_109),
        .\ap_CS_fsm_reg[22]_6 (MemBank_B_U_n_110),
        .\ap_CS_fsm_reg[22]_7 (MemBank_B_U_n_111),
        .\ap_CS_fsm_reg[22]_8 (MemBank_B_U_n_112),
        .\ap_CS_fsm_reg[22]_9 (MemBank_B_U_n_113),
        .\ap_CS_fsm_reg[2] (MemBank_B_U_n_120),
        .\ap_CS_fsm_reg[38] (MemBank_B_U_n_119),
        .\ap_CS_fsm_reg[38]_0 (MemBank_B_U_n_121),
        .\ap_CS_fsm_reg[38]_1 (MemBank_B_U_n_122),
        .\ap_CS_fsm_reg[38]_10 (MemBank_B_U_n_131),
        .\ap_CS_fsm_reg[38]_11 (MemBank_B_U_n_132),
        .\ap_CS_fsm_reg[38]_12 (MemBank_B_U_n_133),
        .\ap_CS_fsm_reg[38]_13 (MemBank_B_U_n_134),
        .\ap_CS_fsm_reg[38]_14 (MemBank_B_U_n_135),
        .\ap_CS_fsm_reg[38]_2 (MemBank_B_U_n_123),
        .\ap_CS_fsm_reg[38]_3 (MemBank_B_U_n_124),
        .\ap_CS_fsm_reg[38]_4 (MemBank_B_U_n_125),
        .\ap_CS_fsm_reg[38]_5 (MemBank_B_U_n_126),
        .\ap_CS_fsm_reg[38]_6 (MemBank_B_U_n_127),
        .\ap_CS_fsm_reg[38]_7 (MemBank_B_U_n_128),
        .\ap_CS_fsm_reg[38]_8 (MemBank_B_U_n_129),
        .\ap_CS_fsm_reg[38]_9 (MemBank_B_U_n_130),
        .\ap_CS_fsm_reg[39] (MemBank_B_U_n_154),
        .\ap_CS_fsm_reg[6] (MemBank_B_U_n_153),
        .\ap_CS_fsm_reg[8] (MemBank_B_U_n_155),
        .\ap_CS_fsm_reg[8]_0 (MemBank_B_U_n_158),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .d0(MemBank_A_d0),
        .input_data_data_V_0_sel(input_data_data_V_0_sel),
        .p(grp_depthwise_conv2d_fix_fu_473_n_10),
        .q0(MemBank_B_q0),
        .q1(MemBank_B_q1),
        .ram_reg_0({ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_5_[38] ,ap_CS_fsm_state37,ap_CS_fsm_state35,ap_CS_fsm_state33,\ap_CS_fsm_reg_n_5_[30] ,ap_CS_fsm_state29,ap_CS_fsm_state27,ap_CS_fsm_state25,\ap_CS_fsm_reg_n_5_[22] ,ap_CS_fsm_state21,ap_CS_fsm_state19,ap_CS_fsm_state17,ap_CS_fsm_state15,ap_CS_fsm_state13,ap_CS_fsm_state11,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_5_[6] ,ap_CS_fsm_state3}),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_fu_473_n_51),
        .ram_reg_0_1(grp_depthwise_conv2d_fix_fu_473_n_52),
        .ram_reg_0_2(MemBank_A_U_n_6),
        .ram_reg_0_3(grp_depthwise_conv2d_fix_fu_473_n_13),
        .ram_reg_0_4(grp_padding2d_fix16_fu_505_n_5),
        .ram_reg_1(grp_depthwise_conv2d_fix_fu_473_n_53),
        .ram_reg_1_0(grp_depthwise_conv2d_fix_fu_473_n_54),
        .ram_reg_2(grp_depthwise_conv2d_fix_fu_473_n_55),
        .ram_reg_2_0(grp_depthwise_conv2d_fix_fu_473_n_56),
        .ram_reg_3(grp_depthwise_conv2d_fix_fu_473_n_57),
        .ram_reg_3_0(grp_depthwise_conv2d_fix_fu_473_n_58),
        .ram_reg_3_1(grp_padding2d_fix16_fu_505_n_53),
        .ram_reg_4(grp_depthwise_conv2d_fix_fu_473_n_59),
        .ram_reg_4_0(grp_depthwise_conv2d_fix_fu_473_n_60),
        .ram_reg_5(grp_depthwise_conv2d_fix_fu_473_n_61),
        .ram_reg_5_0(grp_depthwise_conv2d_fix_fu_473_n_62),
        .ram_reg_5_1(grp_padding2d_fix16_fu_505_n_52),
        .ram_reg_6(grp_depthwise_conv2d_fix_fu_473_n_63),
        .ram_reg_6_0(grp_depthwise_conv2d_fix_fu_473_n_64),
        .ram_reg_7({MemBank_B_U_n_53,MemBank_B_U_n_54,MemBank_B_U_n_55,MemBank_B_U_n_56,MemBank_B_U_n_57,MemBank_B_U_n_58,MemBank_B_U_n_59,MemBank_B_U_n_60,MemBank_B_U_n_61,MemBank_B_U_n_62,MemBank_B_U_n_63,MemBank_B_U_n_64,MemBank_B_U_n_65,MemBank_B_U_n_66,MemBank_B_U_n_67,MemBank_B_U_n_68}),
        .ram_reg_7_0({MemBank_B_U_n_69,MemBank_B_U_n_70,MemBank_B_U_n_71,MemBank_B_U_n_72,MemBank_B_U_n_73,MemBank_B_U_n_74,MemBank_B_U_n_75,MemBank_B_U_n_76,MemBank_B_U_n_77,MemBank_B_U_n_78,MemBank_B_U_n_79,MemBank_B_U_n_80,MemBank_B_U_n_81,MemBank_B_U_n_82,MemBank_B_U_n_83,MemBank_B_U_n_84}),
        .ram_reg_7_1({MemBank_B_U_n_85,MemBank_B_U_n_86,MemBank_B_U_n_87,MemBank_B_U_n_88,MemBank_B_U_n_89,MemBank_B_U_n_90,MemBank_B_U_n_91,MemBank_B_U_n_92,MemBank_B_U_n_93,MemBank_B_U_n_94,MemBank_B_U_n_95,MemBank_B_U_n_96,MemBank_B_U_n_97,MemBank_B_U_n_98,MemBank_B_U_n_99,MemBank_B_U_n_100}),
        .ram_reg_7_2(MemBank_B_U_n_102),
        .ram_reg_7_3(MemBank_A_U_n_7),
        .ram_reg_7_4(grp_depthwise_conv2d_fix_fu_473_n_65),
        .ram_reg_7_5(grp_depthwise_conv2d_fix_fu_473_n_66),
        .ram_reg_7_6(input_data_data_V_0_payload_B),
        .ram_reg_7_7(input_data_data_V_0_payload_A),
        .ram_reg_7_8({grp_pointwise_conv2d_fix_fu_544_n_5,grp_pointwise_conv2d_fix_fu_544_n_6,grp_pointwise_conv2d_fix_fu_544_n_7,grp_pointwise_conv2d_fix_fu_544_n_8,grp_pointwise_conv2d_fix_fu_544_n_9,grp_pointwise_conv2d_fix_fu_544_n_10,grp_pointwise_conv2d_fix_fu_544_n_11,grp_pointwise_conv2d_fix_fu_544_n_12,grp_pointwise_conv2d_fix_fu_544_n_13,grp_pointwise_conv2d_fix_fu_544_n_14,grp_pointwise_conv2d_fix_fu_544_n_15,grp_pointwise_conv2d_fix_fu_544_n_16,grp_pointwise_conv2d_fix_fu_544_n_17,grp_pointwise_conv2d_fix_fu_544_n_18,grp_pointwise_conv2d_fix_fu_544_n_19,grp_pointwise_conv2d_fix_fu_544_n_20}),
        .ram_reg_7_9({grp_pointwise_conv2d_fix_fu_544_n_30,grp_pointwise_conv2d_fix_fu_544_n_31}),
        .reg_3551(reg_3551),
        .\select_ln26_2_reg_887_reg[13] ({grp_max_pooling2d_fix16_fu_523_n_45,grp_max_pooling2d_fix16_fu_523_n_46,grp_max_pooling2d_fix16_fu_523_n_47,grp_max_pooling2d_fix16_fu_523_n_48}),
        .trunc_ln42_fu_1078_p1({trunc_ln42_fu_1078_p1[22],trunc_ln42_fu_1078_p1[15:0]}),
        .trunc_ln42_fu_1378_p1({trunc_ln42_fu_1378_p1[23],trunc_ln42_fu_1378_p1[15:0]}),
        .trunc_ln42_fu_1394_p1({trunc_ln42_fu_1394_p1[22],trunc_ln42_fu_1394_p1[15:0]}),
        .trunc_ln42_fu_816_p1({trunc_ln42_fu_816_p1[23],trunc_ln42_fu_816_p1[15:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out MemBank_Out_U
       (.D(MemBank_Out_q0),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .icmp_ln195_reg_677(icmp_ln195_reg_677),
        .icmp_ln200_reg_696_pp1_iter1_reg(icmp_ln200_reg_696_pp1_iter1_reg),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .\output_data_data_V_1_state_reg[1] (MemBank_Out_U_n_21),
        .q0(MemBank_B_q0),
        .ram_reg(ap_enable_reg_pp1_iter1_reg_n_5),
        .ram_reg_0(\icmp_ln200_reg_696_reg_n_5_[0] ),
        .ram_reg_1(ap_enable_reg_pp1_iter2_reg_n_5),
        .ram_reg_2(i_2_reg_414_reg),
        .ram_reg_3(zext_ln197_reg_686_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s SeparableConv2D_1_w_s_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_2_fu_425_kernel_address0),
        .ADDRBWRADDR({grp_depthwise_conv2d_fix_2_fu_425_kernel_address1,grp_depthwise_conv2d_fix_2_fu_425_n_20}),
        .DOADO(SeparableConv2D_1_w_s_q0),
        .DOBDO(SeparableConv2D_1_w_s_q1),
        .SeparableConv2D_1_w_s_ce0(SeparableConv2D_1_w_s_ce0),
        .SeparableConv2D_1_w_s_ce1(SeparableConv2D_1_w_s_ce1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s SeparableConv2D_2_w_s_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_1_fu_449_kernel_address0),
        .ADDRBWRADDR(grp_depthwise_conv2d_fix_1_fu_449_kernel_address1),
        .DOADO(SeparableConv2D_2_w_s_q0),
        .DOBDO(SeparableConv2D_2_w_s_q1),
        .SeparableConv2D_2_w_s_ce0(SeparableConv2D_2_w_s_ce0),
        .SeparableConv2D_2_w_s_ce1(SeparableConv2D_2_w_s_ce1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s SeparableConv2D_3_w_s_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_1_fu_449_kernel_address0),
        .ADDRBWRADDR(grp_depthwise_conv2d_fix_1_fu_449_kernel_address1),
        .B({SeparableConv2D_3_w_s_U_n_5,SeparableConv2D_3_w_s_U_n_6,SeparableConv2D_3_w_s_U_n_7,SeparableConv2D_3_w_s_U_n_8,SeparableConv2D_3_w_s_U_n_9,SeparableConv2D_3_w_s_U_n_10,SeparableConv2D_3_w_s_U_n_11,SeparableConv2D_3_w_s_U_n_12,SeparableConv2D_3_w_s_U_n_13,SeparableConv2D_3_w_s_U_n_14,SeparableConv2D_3_w_s_U_n_15,SeparableConv2D_3_w_s_U_n_16,SeparableConv2D_3_w_s_U_n_17,SeparableConv2D_3_w_s_U_n_18,SeparableConv2D_3_w_s_U_n_19}),
        .DOADO(SeparableConv2D_2_w_s_q0),
        .DOBDO(SeparableConv2D_2_w_s_q1),
        .Q(ap_CS_fsm_state29),
        .SeparableConv2D_3_w_s_ce0(SeparableConv2D_3_w_s_ce0),
        .SeparableConv2D_3_w_s_ce1(SeparableConv2D_3_w_s_ce1),
        .ap_clk(ap_clk),
        .p(ap_CS_fsm_pp0_stage4),
        .q0_reg({SeparableConv2D_3_w_s_U_n_20,SeparableConv2D_3_w_s_U_n_21,SeparableConv2D_3_w_s_U_n_22,SeparableConv2D_3_w_s_U_n_23,SeparableConv2D_3_w_s_U_n_24,SeparableConv2D_3_w_s_U_n_25,SeparableConv2D_3_w_s_U_n_26,SeparableConv2D_3_w_s_U_n_27,SeparableConv2D_3_w_s_U_n_28,SeparableConv2D_3_w_s_U_n_29,SeparableConv2D_3_w_s_U_n_30,SeparableConv2D_3_w_s_U_n_31,SeparableConv2D_3_w_s_U_n_32,SeparableConv2D_3_w_s_U_n_33,SeparableConv2D_3_w_s_U_n_34}),
        .q0_reg_0({grp_depthwise_conv2d_fix_1_fu_449_kernel_q0[15],grp_depthwise_conv2d_fix_1_fu_449_kernel_q0[13:0]}),
        .reg_3551(reg_3551));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s SeparableConv2D_4_w_s_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_2_fu_425_kernel_address0),
        .ADDRBWRADDR({grp_depthwise_conv2d_fix_2_fu_425_kernel_address1,grp_depthwise_conv2d_fix_2_fu_425_n_20}),
        .B({SeparableConv2D_4_w_s_U_n_5,SeparableConv2D_4_w_s_U_n_6,SeparableConv2D_4_w_s_U_n_7,SeparableConv2D_4_w_s_U_n_8,SeparableConv2D_4_w_s_U_n_9,SeparableConv2D_4_w_s_U_n_10,SeparableConv2D_4_w_s_U_n_11,SeparableConv2D_4_w_s_U_n_12,SeparableConv2D_4_w_s_U_n_13,SeparableConv2D_4_w_s_U_n_14,SeparableConv2D_4_w_s_U_n_15,SeparableConv2D_4_w_s_U_n_16,SeparableConv2D_4_w_s_U_n_17,SeparableConv2D_4_w_s_U_n_18,SeparableConv2D_4_w_s_U_n_19}),
        .DOADO(SeparableConv2D_1_w_s_q0),
        .DOBDO(SeparableConv2D_1_w_s_q1),
        .Q(ap_CS_fsm_state37),
        .SeparableConv2D_4_w_s_ce0(SeparableConv2D_4_w_s_ce0),
        .SeparableConv2D_4_w_s_ce1(SeparableConv2D_4_w_s_ce1),
        .ap_clk(ap_clk),
        .p(grp_depthwise_conv2d_fix_2_fu_425_n_12),
        .p_0(ap_CS_fsm_pp0_stage4_1),
        .q0_reg({SeparableConv2D_4_w_s_U_n_20,SeparableConv2D_4_w_s_U_n_21,SeparableConv2D_4_w_s_U_n_22,SeparableConv2D_4_w_s_U_n_23,SeparableConv2D_4_w_s_U_n_24,SeparableConv2D_4_w_s_U_n_25,SeparableConv2D_4_w_s_U_n_26,SeparableConv2D_4_w_s_U_n_27,SeparableConv2D_4_w_s_U_n_28,SeparableConv2D_4_w_s_U_n_29,SeparableConv2D_4_w_s_U_n_30,SeparableConv2D_4_w_s_U_n_31,SeparableConv2D_4_w_s_U_n_32,SeparableConv2D_4_w_s_U_n_33,SeparableConv2D_4_w_s_U_n_34}),
        .q0_reg_0({grp_depthwise_conv2d_fix_2_fu_425_kernel_q0[15],grp_depthwise_conv2d_fix_2_fu_425_kernel_q0[13:0]}),
        .q0_reg_1({grp_depthwise_conv2d_fix_2_fu_425_kernel_q1[15],grp_depthwise_conv2d_fix_2_fu_425_kernel_q1[13:0]}));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(icmp_ln195_fu_629_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[40]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[40]_i_2 
       (.I0(i_1_reg_403_reg[3]),
        .I1(i_1_reg_403_reg[7]),
        .I2(i_1_reg_403_reg[6]),
        .I3(\ap_CS_fsm[40]_i_3_n_5 ),
        .I4(\ap_CS_fsm[40]_i_4_n_5 ),
        .O(icmp_ln195_fu_629_p2));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \ap_CS_fsm[40]_i_3 
       (.I0(i_1_reg_403_reg[1]),
        .I1(i_1_reg_403_reg[0]),
        .I2(i_1_reg_403_reg[4]),
        .I3(i_1_reg_403_reg[2]),
        .O(\ap_CS_fsm[40]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \ap_CS_fsm[40]_i_4 
       (.I0(i_1_reg_403_reg[8]),
        .I1(i_1_reg_403_reg[1]),
        .I2(i_1_reg_403_reg[9]),
        .I3(i_1_reg_403_reg[5]),
        .O(\ap_CS_fsm[40]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(ap_CS_fsm_state42),
        .I1(\ap_CS_fsm[41]_i_2_n_5 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[41]));
  LUT5 #(
    .INIT(32'h000000F2)) 
    \ap_CS_fsm[41]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[42]_i_2_n_5 ),
        .I2(ap_enable_reg_pp1_iter2_reg_n_5),
        .I3(MemBank_Out_U_n_21),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\ap_CS_fsm[41]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0200020202000200)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(MemBank_Out_U_n_21),
        .I3(ap_enable_reg_pp1_iter2_reg_n_5),
        .I4(\ap_CS_fsm[42]_i_2_n_5 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[42]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[42]_i_2 
       (.I0(i_2_reg_414_reg[3]),
        .I1(i_2_reg_414_reg[7]),
        .I2(i_2_reg_414_reg[6]),
        .I3(\ap_CS_fsm[42]_i_3_n_5 ),
        .I4(\ap_CS_fsm[42]_i_4_n_5 ),
        .O(\ap_CS_fsm[42]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \ap_CS_fsm[42]_i_3 
       (.I0(i_2_reg_414_reg[1]),
        .I1(i_2_reg_414_reg[0]),
        .I2(i_2_reg_414_reg[4]),
        .I3(i_2_reg_414_reg[2]),
        .O(\ap_CS_fsm[42]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \ap_CS_fsm[42]_i_4 
       (.I0(i_2_reg_414_reg[8]),
        .I1(i_2_reg_414_reg[1]),
        .I2(i_2_reg_414_reg[9]),
        .I3(i_2_reg_414_reg[5]),
        .O(\ap_CS_fsm[42]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[42] ),
        .I1(ap_done),
        .I2(\ap_CS_fsm_reg_n_5_[43] ),
        .O(ap_NS_fsm[43]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(\ap_CS_fsm_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(\ap_CS_fsm_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(\ap_CS_fsm_reg_n_5_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(\ap_CS_fsm_reg_n_5_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(\ap_CS_fsm_reg_n_5_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(\ap_CS_fsm_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(\ap_CS_fsm_reg_n_5_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(\ap_CS_fsm_reg_n_5_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(\ap_CS_fsm_reg_n_5_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(\ap_CS_fsm_reg_n_5_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(\ap_CS_fsm_reg_n_5_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(\ap_CS_fsm_reg_n_5_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(\ap_CS_fsm_reg_n_5_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(\ap_CS_fsm_reg_n_5_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(\ap_CS_fsm_reg_n_5_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(sel00),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(\ap_CS_fsm_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(\ap_CS_fsm_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_499_n_22),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln195_fu_629_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE0E0E0E0E000E0E0)) 
    ap_enable_reg_pp1_iter0_i_1__4
       (.I0(ap_CS_fsm_state42),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm[42]_i_2_n_5 ),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(MemBank_Out_U_n_21),
        .O(ap_enable_reg_pp1_iter0_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__4_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCAC00000)) 
    ap_enable_reg_pp1_iter1_i_1__3
       (.I0(\ap_CS_fsm[42]_i_2_n_5 ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(MemBank_Out_U_n_21),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__3_n_5),
        .Q(ap_enable_reg_pp1_iter1_reg_n_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ap_CS_fsm_state42),
        .I1(ap_enable_reg_pp1_iter2_reg_n_5),
        .I2(MemBank_Out_U_n_21),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp1_iter2_reg_n_5),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_1 grp_depthwise_conv2d_fix_1_fu_449
       (.A({MemBank_B_U_n_5,MemBank_B_U_n_6,MemBank_B_U_n_7,MemBank_B_U_n_8,MemBank_B_U_n_9,MemBank_B_U_n_10,MemBank_B_U_n_11,MemBank_B_U_n_12,MemBank_B_U_n_13,MemBank_B_U_n_14,MemBank_B_U_n_15,MemBank_B_U_n_16,MemBank_B_U_n_17,MemBank_B_U_n_18,MemBank_B_U_n_19,MemBank_B_U_n_20}),
        .ADDRARDADDR(grp_depthwise_conv2d_fix_1_fu_449_kernel_address0),
        .ADDRBWRADDR(grp_depthwise_conv2d_fix_1_fu_449_kernel_address1),
        .B({SeparableConv2D_3_w_s_U_n_5,SeparableConv2D_3_w_s_U_n_6,SeparableConv2D_3_w_s_U_n_7,SeparableConv2D_3_w_s_U_n_8,SeparableConv2D_3_w_s_U_n_9,SeparableConv2D_3_w_s_U_n_10,SeparableConv2D_3_w_s_U_n_11,SeparableConv2D_3_w_s_U_n_12,SeparableConv2D_3_w_s_U_n_13,SeparableConv2D_3_w_s_U_n_14,SeparableConv2D_3_w_s_U_n_15,SeparableConv2D_3_w_s_U_n_16,SeparableConv2D_3_w_s_U_n_17,SeparableConv2D_3_w_s_U_n_18,SeparableConv2D_3_w_s_U_n_19}),
        .D({ap_NS_fsm[29:28],ap_NS_fsm[21:20]}),
        .P(grp_depthwise_conv2d_fix_1_fu_449_output_r_address0),
        .Q({ap_CS_fsm_state29,\ap_CS_fsm_reg_n_5_[27] ,ap_CS_fsm_state21,\ap_CS_fsm_reg_n_5_[19] ,sel00}),
        .SeparableConv2D_2_w_s_ce0(SeparableConv2D_2_w_s_ce0),
        .SeparableConv2D_2_w_s_ce1(SeparableConv2D_2_w_s_ce1),
        .SeparableConv2D_3_w_s_ce0(SeparableConv2D_3_w_s_ce0),
        .SeparableConv2D_3_w_s_ce1(SeparableConv2D_3_w_s_ce1),
        .\add_ln37_26_reg_1484_reg[9]_0 ({grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[9],grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[7:6],grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[4:2],grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[0]}),
        .\add_ln45_17_reg_1549_reg[15]_0 (grp_depthwise_conv2d_fix_1_fu_449_output_r_d0),
        .\ap_CS_fsm_reg[20] (grp_depthwise_conv2d_fix_1_fu_449_n_46),
        .\ap_CS_fsm_reg[20]_0 (grp_depthwise_conv2d_fix_1_fu_449_n_55),
        .\ap_CS_fsm_reg[20]_1 (grp_depthwise_conv2d_fix_1_fu_449_n_56),
        .\ap_CS_fsm_reg[20]_2 (grp_depthwise_conv2d_fix_1_fu_449_n_57),
        .\ap_CS_fsm_reg[20]_3 (grp_depthwise_conv2d_fix_1_fu_449_n_58),
        .\ap_CS_fsm_reg[20]_4 (grp_depthwise_conv2d_fix_1_fu_449_n_59),
        .\ap_CS_fsm_reg[20]_5 (grp_depthwise_conv2d_fix_1_fu_449_n_60),
        .\ap_CS_fsm_reg[20]_6 (grp_depthwise_conv2d_fix_1_fu_449_n_61),
        .\ap_CS_fsm_reg[20]_7 (grp_depthwise_conv2d_fix_1_fu_449_n_62),
        .\ap_CS_fsm_reg[20]_8 (grp_depthwise_conv2d_fix_1_fu_449_n_63),
        .\ap_CS_fsm_reg[20]_9 (grp_depthwise_conv2d_fix_1_fu_449_n_64),
        .\ap_CS_fsm_reg[4]_0 (grp_depthwise_conv2d_fix_1_fu_449_n_43),
        .\ap_CS_fsm_reg[4]_1 (grp_depthwise_conv2d_fix_1_fu_449_n_44),
        .\ap_CS_fsm_reg[4]_2 (grp_depthwise_conv2d_fix_1_fu_449_n_45),
        .\ap_CS_fsm_reg[5]_0 (ap_CS_fsm_pp0_stage4),
        .\ap_CS_fsm_reg[5]_1 (grp_depthwise_conv2d_fix_1_fu_449_n_40),
        .\ap_CS_fsm_reg[5]_2 (grp_depthwise_conv2d_fix_1_fu_449_n_42),
        .\ap_CS_fsm_reg[5]_3 (grp_depthwise_conv2d_fix_1_fu_449_n_65),
        .\ap_CS_fsm_reg[6]_0 (grp_depthwise_conv2d_fix_1_fu_449_n_66),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_depthwise_conv2d_fix_1_fu_449_n_41),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1(grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1),
        .grp_depthwise_conv2d_fix_2_fu_425_input_r_address0({grp_depthwise_conv2d_fix_2_fu_425_input_r_address0[8],grp_depthwise_conv2d_fix_2_fu_425_input_r_address0[5],grp_depthwise_conv2d_fix_2_fu_425_input_r_address0[1]}),
        .grp_depthwise_conv2d_fix_2_fu_425_input_r_address1(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[10:0]),
        .grp_depthwise_conv2d_fix_fu_473_input_r_address0({grp_depthwise_conv2d_fix_fu_473_input_r_address0[8],grp_depthwise_conv2d_fix_fu_473_input_r_address0[5],grp_depthwise_conv2d_fix_fu_473_input_r_address0[1]}),
        .p({MemBank_B_U_n_53,MemBank_B_U_n_54,MemBank_B_U_n_55,MemBank_B_U_n_56,MemBank_B_U_n_57,MemBank_B_U_n_58,MemBank_B_U_n_59,MemBank_B_U_n_60,MemBank_B_U_n_61,MemBank_B_U_n_62,MemBank_B_U_n_63,MemBank_B_U_n_64,MemBank_B_U_n_65,MemBank_B_U_n_66,MemBank_B_U_n_67,MemBank_B_U_n_68}),
        .p_0({grp_depthwise_conv2d_fix_1_fu_449_kernel_q0[15],grp_depthwise_conv2d_fix_1_fu_449_kernel_q0[13:0]}),
        .p_1({SeparableConv2D_3_w_s_U_n_20,SeparableConv2D_3_w_s_U_n_21,SeparableConv2D_3_w_s_U_n_22,SeparableConv2D_3_w_s_U_n_23,SeparableConv2D_3_w_s_U_n_24,SeparableConv2D_3_w_s_U_n_25,SeparableConv2D_3_w_s_U_n_26,SeparableConv2D_3_w_s_U_n_27,SeparableConv2D_3_w_s_U_n_28,SeparableConv2D_3_w_s_U_n_29,SeparableConv2D_3_w_s_U_n_30,SeparableConv2D_3_w_s_U_n_31,SeparableConv2D_3_w_s_U_n_32,SeparableConv2D_3_w_s_U_n_33,SeparableConv2D_3_w_s_U_n_34}),
        .ram_reg_0(MemBank_B_U_n_156),
        .ram_reg_0_0(MemBank_A_U_n_14),
        .ram_reg_0_1(MemBank_B_U_n_160),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_2_fu_425_n_63),
        .ram_reg_0_3(grp_depthwise_conv2d_fix_fu_473_n_34),
        .ram_reg_0_4(grp_pointwise_conv2d_fix_1_fu_481_n_34),
        .ram_reg_0_i_147(grp_depthwise_conv2d_fix_2_fu_425_n_35),
        .ram_reg_0_i_147_0(grp_depthwise_conv2d_fix_2_fu_425_n_77),
        .ram_reg_0_i_79(grp_depthwise_conv2d_fix_2_fu_425_n_58),
        .ram_reg_0_i_82(MemBank_B_U_n_157),
        .ram_reg_0_i_82_0(grp_depthwise_conv2d_fix_2_fu_425_n_11),
        .ram_reg_0_i_82_1(ap_CS_fsm_pp0_stage0_0),
        .reg_3551(reg_3551));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_1_fu_449_n_66),
        .Q(grp_depthwise_conv2d_fix_1_fu_449_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_2 grp_depthwise_conv2d_fix_2_fu_425
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_2_fu_425_kernel_address0),
        .ADDRBWRADDR({grp_depthwise_conv2d_fix_2_fu_425_kernel_address1,grp_depthwise_conv2d_fix_2_fu_425_n_20}),
        .B({SeparableConv2D_4_w_s_U_n_5,SeparableConv2D_4_w_s_U_n_6,SeparableConv2D_4_w_s_U_n_7,SeparableConv2D_4_w_s_U_n_8,SeparableConv2D_4_w_s_U_n_9,SeparableConv2D_4_w_s_U_n_10,SeparableConv2D_4_w_s_U_n_11,SeparableConv2D_4_w_s_U_n_12,SeparableConv2D_4_w_s_U_n_13,SeparableConv2D_4_w_s_U_n_14,SeparableConv2D_4_w_s_U_n_15,SeparableConv2D_4_w_s_U_n_16,SeparableConv2D_4_w_s_U_n_17,SeparableConv2D_4_w_s_U_n_18,SeparableConv2D_4_w_s_U_n_19}),
        .D(MemBank_B_q1),
        .P(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0),
        .Q({ap_CS_fsm_pp0_stage4_1,ap_CS_fsm_pp0_stage0_0}),
        .SeparableConv2D_1_w_s_ce0(SeparableConv2D_1_w_s_ce0),
        .SeparableConv2D_1_w_s_ce1(SeparableConv2D_1_w_s_ce1),
        .SeparableConv2D_4_w_s_ce0(SeparableConv2D_4_w_s_ce0),
        .SeparableConv2D_4_w_s_ce1(SeparableConv2D_4_w_s_ce1),
        .add_ln37_20_reg_1504_reg_0({grp_depthwise_conv2d_fix_2_fu_425_input_r_address0[8:5],grp_depthwise_conv2d_fix_2_fu_425_input_r_address0[2:1]}),
        .add_ln37_20_reg_1504_reg_1(grp_depthwise_conv2d_fix_2_fu_425_n_59),
        .add_ln37_20_reg_1504_reg_2(grp_depthwise_conv2d_fix_2_fu_425_n_61),
        .add_ln37_20_reg_1504_reg_3(grp_depthwise_conv2d_fix_2_fu_425_n_64),
        .add_ln37_20_reg_1504_reg_4(grp_depthwise_conv2d_fix_2_fu_425_n_65),
        .add_ln37_20_reg_1504_reg_5(grp_depthwise_conv2d_fix_2_fu_425_n_66),
        .add_ln37_20_reg_1504_reg_6({ap_CS_fsm_state37,\ap_CS_fsm_reg_n_5_[35] ,ap_CS_fsm_state29,ap_CS_fsm_state21,ap_CS_fsm_state13,\ap_CS_fsm_reg_n_5_[11] ,sel00}),
        .\add_ln45_9_reg_1559_reg[15]_0 (grp_depthwise_conv2d_fix_2_fu_425_output_r_d0),
        .add_ln45_reg_1554_reg_0({grp_depthwise_conv2d_fix_2_fu_425_n_67,grp_depthwise_conv2d_fix_2_fu_425_n_68,grp_depthwise_conv2d_fix_2_fu_425_n_69,grp_depthwise_conv2d_fix_2_fu_425_n_70,grp_depthwise_conv2d_fix_2_fu_425_n_71}),
        .add_ln45_reg_1554_reg_1(grp_depthwise_conv2d_fix_2_fu_425_n_72),
        .add_ln45_reg_1554_reg_2(grp_depthwise_conv2d_fix_2_fu_425_n_73),
        .add_ln45_reg_1554_reg_3(grp_depthwise_conv2d_fix_2_fu_425_n_74),
        .add_ln45_reg_1554_reg_4(grp_depthwise_conv2d_fix_2_fu_425_n_75),
        .add_ln45_reg_1554_reg_5(grp_depthwise_conv2d_fix_2_fu_425_n_76),
        .\ap_CS_fsm_reg[0]_0 ({ap_NS_fsm[37:36],ap_NS_fsm[13:12]}),
        .\ap_CS_fsm_reg[1]_0 (grp_depthwise_conv2d_fix_2_fu_425_n_12),
        .\ap_CS_fsm_reg[36] (grp_depthwise_conv2d_fix_2_fu_425_n_58),
        .\ap_CS_fsm_reg[4]_0 (grp_depthwise_conv2d_fix_2_fu_425_n_60),
        .\ap_CS_fsm_reg[4]_1 (grp_depthwise_conv2d_fix_2_fu_425_n_62),
        .\ap_CS_fsm_reg[4]_2 (grp_depthwise_conv2d_fix_2_fu_425_n_63),
        .\ap_CS_fsm_reg[4]_3 (grp_depthwise_conv2d_fix_2_fu_425_n_77),
        .\ap_CS_fsm_reg[6]_0 (grp_depthwise_conv2d_fix_2_fu_425_n_78),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_depthwise_conv2d_fix_2_fu_425_n_35),
        .ap_enable_reg_pp0_iter2_reg_0(grp_depthwise_conv2d_fix_2_fu_425_n_11),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .grp_depthwise_conv2d_fix_2_fu_425_input_r_address1(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1),
        .grp_depthwise_conv2d_fix_fu_473_input_r_address0({grp_depthwise_conv2d_fix_fu_473_input_r_address0[9],grp_depthwise_conv2d_fix_fu_473_input_r_address0[3]}),
        .p({grp_depthwise_conv2d_fix_2_fu_425_kernel_q1[15],grp_depthwise_conv2d_fix_2_fu_425_kernel_q1[13:0]}),
        .p_0({grp_depthwise_conv2d_fix_2_fu_425_kernel_q0[15],grp_depthwise_conv2d_fix_2_fu_425_kernel_q0[13:0]}),
        .p_1({SeparableConv2D_4_w_s_U_n_20,SeparableConv2D_4_w_s_U_n_21,SeparableConv2D_4_w_s_U_n_22,SeparableConv2D_4_w_s_U_n_23,SeparableConv2D_4_w_s_U_n_24,SeparableConv2D_4_w_s_U_n_25,SeparableConv2D_4_w_s_U_n_26,SeparableConv2D_4_w_s_U_n_27,SeparableConv2D_4_w_s_U_n_28,SeparableConv2D_4_w_s_U_n_29,SeparableConv2D_4_w_s_U_n_30,SeparableConv2D_4_w_s_U_n_31,SeparableConv2D_4_w_s_U_n_32,SeparableConv2D_4_w_s_U_n_33,SeparableConv2D_4_w_s_U_n_34}),
        .q0(MemBank_B_q0),
        .ram_reg_0({grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[9],grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[4:3],grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[0]}),
        .ram_reg_0_0(MemBank_B_U_n_156),
        .ram_reg_0_1(MemBank_A_U_n_14),
        .ram_reg_0_10(grp_pointwise_conv2d_fix_4_fu_499_n_32),
        .ram_reg_0_11(grp_pointwise_conv2d_fix_fu_544_n_39),
        .ram_reg_0_12(grp_pointwise_conv2d_fix_3_fu_487_n_25),
        .ram_reg_0_13(grp_pointwise_conv2d_fix_4_fu_499_n_23),
        .ram_reg_0_14(grp_pointwise_conv2d_fix_fu_544_n_33),
        .ram_reg_0_15(grp_pointwise_conv2d_fix_3_fu_487_n_29),
        .ram_reg_0_16(grp_pointwise_conv2d_fix_4_fu_499_n_30),
        .ram_reg_0_17(grp_pointwise_conv2d_fix_fu_544_n_34),
        .ram_reg_0_18(grp_pointwise_conv2d_fix_3_fu_487_n_33),
        .ram_reg_0_19(grp_pointwise_conv2d_fix_4_fu_499_n_31),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_fu_473_n_34),
        .ram_reg_0_20(grp_pointwise_conv2d_fix_fu_544_n_38),
        .ram_reg_0_21(grp_depthwise_conv2d_fix_1_fu_449_output_r_address0[9:0]),
        .ram_reg_0_22(grp_depthwise_conv2d_fix_fu_473_output_r_address0),
        .ram_reg_0_3(grp_pointwise_conv2d_fix_1_fu_481_n_10),
        .ram_reg_0_4(MemBank_B_U_n_152),
        .ram_reg_0_5(MemBank_A_U_n_5),
        .ram_reg_0_6(grp_pointwise_conv2d_fix_4_fu_499_n_33),
        .ram_reg_0_7(grp_pointwise_conv2d_fix_fu_544_n_42),
        .ram_reg_0_8(MemBank_A_U_n_16),
        .ram_reg_0_9(grp_pointwise_conv2d_fix_3_fu_487_n_34),
        .ram_reg_0_i_43(MemBank_A_U_n_15),
        .ram_reg_0_i_43_0(grp_depthwise_conv2d_fix_fu_473_n_35));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_2_fu_425_n_78),
        .Q(grp_depthwise_conv2d_fix_2_fu_425_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix grp_depthwise_conv2d_fix_fu_473
       (.ADDRBWRADDR({grp_depthwise_conv2d_fix_fu_473_n_19,grp_depthwise_conv2d_fix_fu_473_n_20,grp_depthwise_conv2d_fix_fu_473_n_21,grp_depthwise_conv2d_fix_fu_473_n_22,grp_depthwise_conv2d_fix_fu_473_n_23,grp_depthwise_conv2d_fix_fu_473_n_24,grp_depthwise_conv2d_fix_fu_473_n_25,grp_depthwise_conv2d_fix_fu_473_n_26,grp_depthwise_conv2d_fix_fu_473_n_27,grp_depthwise_conv2d_fix_fu_473_n_28}),
        .D(ap_NS_fsm[5:4]),
        .P(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[10]),
        .Q({\ap_CS_fsm_reg_n_5_[38] ,\ap_CS_fsm_reg_n_5_[30] ,ap_CS_fsm_state29,\ap_CS_fsm_reg_n_5_[22] ,ap_CS_fsm_state21,ap_CS_fsm_state17,ap_CS_fsm_state15,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_5_[6] ,sel00,ap_CS_fsm_state4}),
        .\add_ln37_16_reg_1649_reg[9]_0 ({grp_depthwise_conv2d_fix_fu_473_input_r_address0[9:8],grp_depthwise_conv2d_fix_fu_473_input_r_address0[5],grp_depthwise_conv2d_fix_fu_473_input_r_address0[3],grp_depthwise_conv2d_fix_fu_473_input_r_address0[1]}),
        .\add_ln45_8_reg_1709_reg[0]_0 (grp_depthwise_conv2d_fix_fu_473_n_51),
        .\add_ln45_8_reg_1709_reg[10]_0 (grp_depthwise_conv2d_fix_fu_473_n_61),
        .\add_ln45_8_reg_1709_reg[11]_0 (grp_depthwise_conv2d_fix_fu_473_n_62),
        .\add_ln45_8_reg_1709_reg[12]_0 (grp_depthwise_conv2d_fix_fu_473_n_63),
        .\add_ln45_8_reg_1709_reg[13]_0 (grp_depthwise_conv2d_fix_fu_473_n_64),
        .\add_ln45_8_reg_1709_reg[14]_0 (grp_depthwise_conv2d_fix_fu_473_n_65),
        .\add_ln45_8_reg_1709_reg[15]_0 (grp_depthwise_conv2d_fix_fu_473_n_66),
        .\add_ln45_8_reg_1709_reg[1]_0 (grp_depthwise_conv2d_fix_fu_473_n_52),
        .\add_ln45_8_reg_1709_reg[2]_0 (grp_depthwise_conv2d_fix_fu_473_n_53),
        .\add_ln45_8_reg_1709_reg[3]_0 (grp_depthwise_conv2d_fix_fu_473_n_54),
        .\add_ln45_8_reg_1709_reg[4]_0 (grp_depthwise_conv2d_fix_fu_473_n_55),
        .\add_ln45_8_reg_1709_reg[5]_0 (grp_depthwise_conv2d_fix_fu_473_n_56),
        .\add_ln45_8_reg_1709_reg[6]_0 (grp_depthwise_conv2d_fix_fu_473_n_57),
        .\add_ln45_8_reg_1709_reg[7]_0 (grp_depthwise_conv2d_fix_fu_473_n_58),
        .\add_ln45_8_reg_1709_reg[8]_0 (grp_depthwise_conv2d_fix_fu_473_n_59),
        .\add_ln45_8_reg_1709_reg[9]_0 (grp_depthwise_conv2d_fix_fu_473_n_60),
        .\add_ln45_reg_1572_pp0_iter1_reg_reg[10]_0 (grp_depthwise_conv2d_fix_fu_473_n_38),
        .\add_ln45_reg_1572_pp0_iter1_reg_reg[9]_0 (grp_depthwise_conv2d_fix_fu_473_output_r_address0),
        .\ap_CS_fsm_reg[14] (grp_depthwise_conv2d_fix_fu_473_n_32),
        .\ap_CS_fsm_reg[14]_0 (grp_depthwise_conv2d_fix_fu_473_n_33),
        .\ap_CS_fsm_reg[14]_1 (grp_depthwise_conv2d_fix_fu_473_n_49),
        .\ap_CS_fsm_reg[22] (grp_depthwise_conv2d_fix_fu_473_n_34),
        .\ap_CS_fsm_reg[3]_0 (grp_depthwise_conv2d_fix_fu_473_n_67),
        .\ap_CS_fsm_reg[4]_0 (grp_depthwise_conv2d_fix_fu_473_n_12),
        .\ap_CS_fsm_reg[4]_1 (grp_depthwise_conv2d_fix_fu_473_n_13),
        .\ap_CS_fsm_reg[4]_2 (grp_depthwise_conv2d_fix_fu_473_n_14),
        .\ap_CS_fsm_reg[4]_3 (grp_depthwise_conv2d_fix_fu_473_n_15),
        .\ap_CS_fsm_reg[4]_4 (grp_depthwise_conv2d_fix_fu_473_n_16),
        .\ap_CS_fsm_reg[4]_5 (grp_depthwise_conv2d_fix_fu_473_n_17),
        .\ap_CS_fsm_reg[4]_6 (grp_depthwise_conv2d_fix_fu_473_n_18),
        .\ap_CS_fsm_reg[4]_7 (grp_depthwise_conv2d_fix_fu_473_n_35),
        .\ap_CS_fsm_reg[4]_8 (grp_depthwise_conv2d_fix_fu_473_n_50),
        .\ap_CS_fsm_reg[5]_0 (grp_depthwise_conv2d_fix_fu_473_n_10),
        .\ap_CS_fsm_reg[5]_1 (grp_depthwise_conv2d_fix_fu_473_n_29),
        .\ap_CS_fsm_reg[5]_2 (grp_depthwise_conv2d_fix_fu_473_n_30),
        .\ap_CS_fsm_reg[5]_3 (grp_depthwise_conv2d_fix_fu_473_n_31),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1(grp_depthwise_conv2d_fix_1_fu_449_input_r_ce1),
        .grp_depthwise_conv2d_fix_2_fu_425_input_r_address1(grp_depthwise_conv2d_fix_2_fu_425_input_r_address1[13:11]),
        .grp_depthwise_conv2d_fix_fu_473_ap_start_reg(grp_depthwise_conv2d_fix_fu_473_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_523_input_r_address1({grp_max_pooling2d_fix16_fu_523_input_r_address1[10],grp_max_pooling2d_fix16_fu_523_input_r_address1[8:5],grp_max_pooling2d_fix16_fu_523_input_r_address1[2:1]}),
        .grp_padding2d_fix16_fu_505_output_r_address1({grp_padding2d_fix16_fu_505_output_r_address1[10],grp_padding2d_fix16_fu_505_output_r_address1[8:5],grp_padding2d_fix16_fu_505_output_r_address1[2:1]}),
        .grp_up_sampling2d_fix16_fu_550_input_r_ce0(grp_up_sampling2d_fix16_fu_550_input_r_ce0),
        .output_r_ce0(grp_pointwise_conv2d_fix_4_fu_499_output_r_ce0),
        .output_r_we0(grp_pointwise_conv2d_fix_fu_544_output_r_ce0),
        .p({MemBank_B_U_n_85,MemBank_B_U_n_86,MemBank_B_U_n_87,MemBank_B_U_n_88,MemBank_B_U_n_89,MemBank_B_U_n_90,MemBank_B_U_n_91,MemBank_B_U_n_92,MemBank_B_U_n_93,MemBank_B_U_n_94,MemBank_B_U_n_95,MemBank_B_U_n_96,MemBank_B_U_n_97,MemBank_B_U_n_98,MemBank_B_U_n_99,MemBank_B_U_n_100}),
        .p_0({MemBank_B_U_n_69,MemBank_B_U_n_70,MemBank_B_U_n_71,MemBank_B_U_n_72,MemBank_B_U_n_73,MemBank_B_U_n_74,MemBank_B_U_n_75,MemBank_B_U_n_76,MemBank_B_U_n_77,MemBank_B_U_n_78,MemBank_B_U_n_79,MemBank_B_U_n_80,MemBank_B_U_n_81,MemBank_B_U_n_82,MemBank_B_U_n_83,MemBank_B_U_n_84}),
        .ram_reg_0(MemBank_B_U_n_156),
        .ram_reg_0_0(MemBank_B_U_n_157),
        .ram_reg_0_1(grp_depthwise_conv2d_fix_2_fu_425_n_77),
        .ram_reg_0_10({grp_depthwise_conv2d_fix_2_fu_425_input_r_address0[7:6],grp_depthwise_conv2d_fix_2_fu_425_input_r_address0[2]}),
        .ram_reg_0_11(MemBank_B_U_n_120),
        .ram_reg_0_12(grp_depthwise_conv2d_fix_1_fu_449_n_56),
        .ram_reg_0_13(grp_depthwise_conv2d_fix_1_fu_449_n_57),
        .ram_reg_0_14(grp_depthwise_conv2d_fix_1_fu_449_n_58),
        .ram_reg_0_15(grp_depthwise_conv2d_fix_1_fu_449_n_59),
        .ram_reg_0_16(grp_depthwise_conv2d_fix_1_fu_449_n_60),
        .ram_reg_0_17(grp_depthwise_conv2d_fix_1_fu_449_n_61),
        .ram_reg_0_18(grp_depthwise_conv2d_fix_1_fu_449_n_62),
        .ram_reg_0_19(grp_depthwise_conv2d_fix_1_fu_449_n_63),
        .ram_reg_0_2(MemBank_B_U_n_154),
        .ram_reg_0_20(grp_depthwise_conv2d_fix_1_fu_449_n_64),
        .ram_reg_0_21(grp_depthwise_conv2d_fix_1_fu_449_n_65),
        .ram_reg_0_22(MemBank_B_U_n_158),
        .ram_reg_0_23(grp_padding2d_fix16_fu_505_n_35),
        .ram_reg_0_24(grp_padding2d_fix16_fu_505_n_36),
        .ram_reg_0_25(grp_padding2d_fix16_fu_505_n_37),
        .ram_reg_0_3(MemBank_A_U_n_12),
        .ram_reg_0_4(grp_padding2d_fix16_fu_505_n_34),
        .ram_reg_0_5(MemBank_B_U_n_159),
        .ram_reg_0_6(MemBank_B_U_n_153),
        .ram_reg_0_7(MemBank_A_U_n_14),
        .ram_reg_0_8(MemBank_B_U_n_155),
        .ram_reg_0_9({grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[7:6],grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[2]}),
        .ram_reg_0_i_23(grp_depthwise_conv2d_fix_1_fu_449_n_42),
        .ram_reg_0_i_23_0(MemBank_A_U_n_11),
        .ram_reg_0_i_29__0(grp_depthwise_conv2d_fix_1_fu_449_output_r_address0[10]),
        .ram_reg_0_i_36_0(grp_depthwise_conv2d_fix_1_fu_449_n_40),
        .ram_reg_0_i_36_1(grp_pointwise_conv2d_fix_1_fu_481_n_35),
        .ram_reg_5(grp_depthwise_conv2d_fix_1_fu_449_n_41),
        .ram_reg_7(grp_depthwise_conv2d_fix_2_fu_425_output_r_d0),
        .ram_reg_7_0(grp_depthwise_conv2d_fix_1_fu_449_output_r_d0),
        .\zext_ln37_21_reg_1505_reg[0]_0 (grp_depthwise_conv2d_fix_fu_473_input_r_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_fu_473_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_fu_473_n_67),
        .Q(grp_depthwise_conv2d_fix_fu_473_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16 grp_max_pooling2d_fix16_fu_523
       (.ADDRARDADDR(grp_max_pooling2d_fix16_fu_523_n_49),
        .ADDRBWRADDR({grp_max_pooling2d_fix16_fu_523_n_50,grp_max_pooling2d_fix16_fu_523_n_51,grp_max_pooling2d_fix16_fu_523_n_52}),
        .CO(MemBank_B_U_n_101),
        .D({ap_NS_fsm[17:16],ap_NS_fsm[9:8]}),
        .P({grp_max_pooling2d_fix16_fu_523_output_r_address0[10:9],grp_max_pooling2d_fix16_fu_523_output_r_address0[6:5],grp_max_pooling2d_fix16_fu_523_output_r_address0[1:0]}),
        .Q({ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_5_[38] ,ap_CS_fsm_state17,\ap_CS_fsm_reg_n_5_[15] ,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_5_[7] ,\ap_CS_fsm_reg_n_5_[6] }),
        .S({grp_max_pooling2d_fix16_fu_523_n_41,grp_max_pooling2d_fix16_fu_523_n_42,grp_max_pooling2d_fix16_fu_523_n_43,grp_max_pooling2d_fix16_fu_523_n_44}),
        .\add_ln37_reg_621_reg[10] ({grp_max_pooling2d_fix16_fu_523_n_71,grp_max_pooling2d_fix16_fu_523_n_72,grp_max_pooling2d_fix16_fu_523_n_73,grp_max_pooling2d_fix16_fu_523_n_74,grp_max_pooling2d_fix16_fu_523_n_75,grp_max_pooling2d_fix16_fu_523_n_76}),
        .\add_ln43_reg_1030_pp1_iter3_reg_reg[3] (grp_max_pooling2d_fix16_fu_523_n_56),
        .\ap_CS_fsm_reg[5]_0 (grp_max_pooling2d_fix16_fu_523_n_77),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_max_pooling2d_fix16_fu_523_ap_start_reg(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_523_input_r_ce0(grp_max_pooling2d_fix16_fu_523_input_r_ce0),
        .grp_max_pooling2d_fix16_fu_523_input_r_ce1(grp_max_pooling2d_fix16_fu_523_input_r_ce1),
        .grp_max_pooling2d_fix16_fu_523_output_r_ce0(grp_max_pooling2d_fix16_fu_523_output_r_ce0),
        .grp_padding2d_fix16_fu_505_output_r_address0({grp_padding2d_fix16_fu_505_output_r_address0[13],grp_padding2d_fix16_fu_505_output_r_address0[3]}),
        .grp_padding2d_fix16_fu_505_output_r_address1({grp_padding2d_fix16_fu_505_output_r_address1[9],grp_padding2d_fix16_fu_505_output_r_address1[4:3]}),
        .grp_pointwise_conv2d_fix_fu_544_input_r_address0(grp_pointwise_conv2d_fix_fu_544_input_r_address0),
        .\icmp_ln15_reg_727_pp0_iter3_reg_reg[0]_0 (grp_max_pooling2d_fix16_fu_523_n_70),
        .input_r_address0({grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[11],grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[8:7],grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[4:2]}),
        .output_r_address0(grp_pointwise_conv2d_fix_fu_544_output_r_address0[12]),
        .q0(MemBank_B_q0),
        .ram_reg_0(MemBank_A_U_n_12),
        .ram_reg_0_0({grp_pointwise_conv2d_fix_4_fu_499_output_r_address0[13],grp_pointwise_conv2d_fix_4_fu_499_output_r_address0[3]}),
        .ram_reg_0_1(MemBank_B_U_n_158),
        .ram_reg_0_10(grp_padding2d_fix16_fu_505_n_26),
        .ram_reg_0_11(grp_padding2d_fix16_fu_505_n_27),
        .ram_reg_0_12(grp_padding2d_fix16_fu_505_n_28),
        .ram_reg_0_13(grp_padding2d_fix16_fu_505_n_29),
        .ram_reg_0_14(grp_padding2d_fix16_fu_505_n_30),
        .ram_reg_0_15(grp_padding2d_fix16_fu_505_n_31),
        .ram_reg_0_16(grp_padding2d_fix16_fu_505_n_32),
        .ram_reg_0_17(grp_padding2d_fix16_fu_505_n_33),
        .ram_reg_0_18(grp_padding2d_fix16_fu_505_n_38),
        .ram_reg_0_19(grp_pointwise_conv2d_fix_4_fu_499_n_37),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_2_fu_425_n_65),
        .ram_reg_0_20(grp_padding2d_fix16_fu_505_n_39),
        .ram_reg_0_21(MemBank_A_U_n_10),
        .ram_reg_0_22(grp_pointwise_conv2d_fix_3_fu_487_n_36),
        .ram_reg_0_23(grp_depthwise_conv2d_fix_2_fu_425_n_72),
        .ram_reg_0_24(MemBank_A_U_n_5),
        .ram_reg_0_25(grp_pointwise_conv2d_fix_fu_544_n_41),
        .ram_reg_0_26(grp_pointwise_conv2d_fix_3_fu_487_n_35),
        .ram_reg_0_27(grp_depthwise_conv2d_fix_2_fu_425_n_73),
        .ram_reg_0_28(grp_pointwise_conv2d_fix_fu_544_n_40),
        .ram_reg_0_29(grp_pointwise_conv2d_fix_3_fu_487_n_32),
        .ram_reg_0_3(grp_pointwise_conv2d_fix_1_fu_481_n_9),
        .ram_reg_0_30(grp_depthwise_conv2d_fix_2_fu_425_n_74),
        .ram_reg_0_31(grp_pointwise_conv2d_fix_fu_544_n_37),
        .ram_reg_0_32(grp_pointwise_conv2d_fix_3_fu_487_n_31),
        .ram_reg_0_33(grp_depthwise_conv2d_fix_2_fu_425_n_75),
        .ram_reg_0_34(grp_pointwise_conv2d_fix_fu_544_n_36),
        .ram_reg_0_35(grp_pointwise_conv2d_fix_3_fu_487_n_30),
        .ram_reg_0_36(grp_depthwise_conv2d_fix_2_fu_425_n_76),
        .ram_reg_0_37(grp_pointwise_conv2d_fix_fu_544_n_35),
        .ram_reg_0_38(grp_up_sampling2d_fix16_fu_550_output_r_address0[11]),
        .ram_reg_0_39(MemBank_A_U_n_6),
        .ram_reg_0_4(grp_depthwise_conv2d_fix_fu_473_n_29),
        .ram_reg_0_40(grp_depthwise_conv2d_fix_fu_473_n_49),
        .ram_reg_0_41(MemBank_A_U_n_15),
        .ram_reg_0_42(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[11]),
        .ram_reg_0_43(grp_pointwise_conv2d_fix_2_fu_493_n_19),
        .ram_reg_0_5(MemBank_B_U_n_120),
        .ram_reg_0_6(grp_depthwise_conv2d_fix_fu_473_n_30),
        .ram_reg_0_7(grp_depthwise_conv2d_fix_fu_473_n_31),
        .ram_reg_0_8(MemBank_B_U_n_155),
        .ram_reg_0_9(grp_padding2d_fix16_fu_505_n_23),
        .ram_reg_0_i_28__0_0({grp_padding2d_fix16_fu_505_input_r_address0[11],grp_padding2d_fix16_fu_505_input_r_address0[8:7],grp_padding2d_fix16_fu_505_input_r_address0[4:2]}),
        .ram_reg_0_i_45_0(grp_padding2d_fix16_fu_505_n_40),
        .\reg_235_reg[14]_0 ({grp_max_pooling2d_fix16_fu_523_n_45,grp_max_pooling2d_fix16_fu_523_n_46,grp_max_pooling2d_fix16_fu_523_n_47,grp_max_pooling2d_fix16_fu_523_n_48}),
        .\reg_235_reg[15]_0 (reg_235),
        .\reg_235_reg[15]_1 (MemBank_B_q1),
        .\select_ln26_1_reg_861_reg[13]_0 ({grp_max_pooling2d_fix16_fu_523_input_r_address1[13:10],grp_max_pooling2d_fix16_fu_523_input_r_address1[8:5],grp_max_pooling2d_fix16_fu_523_input_r_address1[2:0]}),
        .\select_ln26_2_reg_887_reg[0]_0 (grp_max_pooling2d_fix16_fu_523_n_53),
        .\select_ln26_2_reg_887_reg[10]_0 (grp_max_pooling2d_fix16_fu_523_n_63),
        .\select_ln26_2_reg_887_reg[11]_0 (grp_max_pooling2d_fix16_fu_523_n_64),
        .\select_ln26_2_reg_887_reg[13]_0 (grp_max_pooling2d_fix16_fu_523_n_65),
        .\select_ln26_2_reg_887_reg[13]_1 (MemBank_B_U_n_102),
        .\select_ln26_2_reg_887_reg[1]_0 (grp_max_pooling2d_fix16_fu_523_n_54),
        .\select_ln26_2_reg_887_reg[2]_0 (grp_max_pooling2d_fix16_fu_523_n_55),
        .\select_ln26_2_reg_887_reg[4]_0 (grp_max_pooling2d_fix16_fu_523_n_57),
        .\select_ln26_2_reg_887_reg[5]_0 (grp_max_pooling2d_fix16_fu_523_n_58),
        .\select_ln26_2_reg_887_reg[6]_0 (grp_max_pooling2d_fix16_fu_523_n_59),
        .\select_ln26_2_reg_887_reg[7]_0 (grp_max_pooling2d_fix16_fu_523_n_60),
        .\select_ln26_2_reg_887_reg[8]_0 (grp_max_pooling2d_fix16_fu_523_n_61),
        .\select_ln26_2_reg_887_reg[9]_0 (grp_max_pooling2d_fix16_fu_523_n_62));
  FDRE #(
    .INIT(1'b0)) 
    grp_max_pooling2d_fix16_fu_523_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_fu_523_n_77),
        .Q(grp_max_pooling2d_fix16_fu_523_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16 grp_padding2d_fix16_fu_505
       (.ADDRBWRADDR(grp_padding2d_fix16_fu_505_n_6),
        .D({ap_NS_fsm[35:34],ap_NS_fsm[27:26],ap_NS_fsm[19:18],ap_NS_fsm[11:10],ap_NS_fsm[3:2]}),
        .Q({\ap_CS_fsm_reg_n_5_[38] ,ap_CS_fsm_state35,\ap_CS_fsm_reg_n_5_[33] ,ap_CS_fsm_state27,\ap_CS_fsm_reg_n_5_[25] ,ap_CS_fsm_state19,\ap_CS_fsm_reg_n_5_[17] ,ap_CS_fsm_state17,ap_CS_fsm_state11,\ap_CS_fsm_reg_n_5_[9] ,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_5_[6] ,sel00,ap_CS_fsm_state3}),
        .WEBWE({grp_padding2d_fix16_fu_505_n_54,grp_padding2d_fix16_fu_505_n_55}),
        .\add_ln43_reg_1030_pp1_iter3_reg_reg[0] (grp_padding2d_fix16_fu_505_n_23),
        .\add_ln43_reg_1030_pp1_iter3_reg_reg[1] (grp_padding2d_fix16_fu_505_n_26),
        .\add_ln43_reg_1030_pp1_iter3_reg_reg[2] (grp_padding2d_fix16_fu_505_n_27),
        .\add_ln43_reg_1030_pp1_iter3_reg_reg[4] (grp_padding2d_fix16_fu_505_n_28),
        .\add_ln43_reg_1030_pp1_iter3_reg_reg[5] (grp_padding2d_fix16_fu_505_n_29),
        .\add_ln43_reg_1030_pp1_iter3_reg_reg[6] (grp_padding2d_fix16_fu_505_n_30),
        .\add_ln43_reg_1030_pp1_iter3_reg_reg[7] (grp_padding2d_fix16_fu_505_n_31),
        .\add_ln43_reg_1030_pp1_iter3_reg_reg[8] (grp_padding2d_fix16_fu_505_n_32),
        .\add_ln43_reg_1030_pp1_iter3_reg_reg[9] (grp_padding2d_fix16_fu_505_n_33),
        .\ap_CS_fsm_reg[2]_0 (sig_buffer_dest_V_U_n_6),
        .\ap_CS_fsm_reg[6]_0 (grp_padding2d_fix16_fu_505_n_7),
        .\ap_CS_fsm_reg[6]_1 (grp_padding2d_fix16_fu_505_n_8),
        .\ap_CS_fsm_reg[6]_10 (grp_padding2d_fix16_fu_505_n_17),
        .\ap_CS_fsm_reg[6]_11 (grp_padding2d_fix16_fu_505_n_18),
        .\ap_CS_fsm_reg[6]_12 (grp_padding2d_fix16_fu_505_n_19),
        .\ap_CS_fsm_reg[6]_13 (grp_padding2d_fix16_fu_505_n_20),
        .\ap_CS_fsm_reg[6]_14 (grp_padding2d_fix16_fu_505_n_21),
        .\ap_CS_fsm_reg[6]_15 (grp_padding2d_fix16_fu_505_n_22),
        .\ap_CS_fsm_reg[6]_2 (grp_padding2d_fix16_fu_505_n_9),
        .\ap_CS_fsm_reg[6]_3 (grp_padding2d_fix16_fu_505_n_10),
        .\ap_CS_fsm_reg[6]_4 (grp_padding2d_fix16_fu_505_n_11),
        .\ap_CS_fsm_reg[6]_5 (grp_padding2d_fix16_fu_505_n_12),
        .\ap_CS_fsm_reg[6]_6 (grp_padding2d_fix16_fu_505_n_13),
        .\ap_CS_fsm_reg[6]_7 (grp_padding2d_fix16_fu_505_n_14),
        .\ap_CS_fsm_reg[6]_8 (grp_padding2d_fix16_fu_505_n_15),
        .\ap_CS_fsm_reg[6]_9 (grp_padding2d_fix16_fu_505_n_16),
        .\ap_CS_fsm_reg[7]_0 (grp_padding2d_fix16_fu_505_n_34),
        .\ap_CS_fsm_reg[7]_1 (grp_padding2d_fix16_fu_505_n_52),
        .\ap_CS_fsm_reg[7]_2 (grp_padding2d_fix16_fu_505_n_53),
        .\ap_CS_fsm_reg[8]_0 (grp_padding2d_fix16_fu_505_n_5),
        .\ap_CS_fsm_reg[8]_1 (grp_padding2d_fix16_fu_505_n_35),
        .\ap_CS_fsm_reg[8]_2 (grp_padding2d_fix16_fu_505_n_36),
        .\ap_CS_fsm_reg[8]_3 (grp_padding2d_fix16_fu_505_n_37),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_max_pooling2d_fix16_fu_523_input_r_ce0(grp_max_pooling2d_fix16_fu_523_input_r_ce0),
        .grp_max_pooling2d_fix16_fu_523_input_r_ce1(grp_max_pooling2d_fix16_fu_523_input_r_ce1),
        .grp_padding2d_fix16_fu_505_ap_start_reg(grp_padding2d_fix16_fu_505_ap_start_reg),
        .grp_padding2d_fix16_fu_505_ap_start_reg0(grp_padding2d_fix16_fu_505_ap_start_reg0),
        .grp_padding2d_fix16_fu_505_ap_start_reg_reg(grp_padding2d_fix16_fu_505_n_41),
        .grp_padding2d_fix16_fu_505_input_r_ce0(grp_padding2d_fix16_fu_505_input_r_ce0),
        .grp_padding2d_fix16_fu_505_output_r_address1(grp_padding2d_fix16_fu_505_output_r_address1),
        .grp_padding2d_fix16_fu_505_output_r_we0(grp_padding2d_fix16_fu_505_output_r_we0),
        .input_r_address0(grp_padding2d_fix16_fu_505_input_r_address0),
        .\o_count_1_reg_232_reg[10]_0 (grp_padding2d_fix16_fu_505_n_38),
        .\o_count_1_reg_232_reg[11]_0 (grp_padding2d_fix16_fu_505_n_39),
        .\o_count_1_reg_232_reg[12]_0 (grp_padding2d_fix16_fu_505_n_40),
        .\o_count_reg_242_reg[13]_0 ({grp_padding2d_fix16_fu_505_output_r_address0[13],grp_padding2d_fix16_fu_505_output_r_address0[3]}),
        .q0(MemBank_A_q0),
        .ram_reg_0(grp_depthwise_conv2d_fix_fu_473_n_12),
        .ram_reg_0_0(MemBank_B_U_n_155),
        .ram_reg_0_1(MemBank_B_U_n_120),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_1_fu_449_n_55),
        .ram_reg_0_3(grp_depthwise_conv2d_fix_fu_473_input_r_address1),
        .ram_reg_0_4({grp_max_pooling2d_fix16_fu_523_input_r_address1[13:11],grp_max_pooling2d_fix16_fu_523_input_r_address1[0]}),
        .ram_reg_0_i_56({grp_pointwise_conv2d_fix_4_fu_499_output_r_address0[9:4],grp_pointwise_conv2d_fix_4_fu_499_output_r_address0[2:0]}));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_padding2d_fix16_fu_505_ap_start_reg_i_2
       (.I0(sig_buffer_dest_V_U_n_6),
        .I1(\ap_CS_fsm_reg_n_5_[17] ),
        .I2(\ap_CS_fsm_reg_n_5_[33] ),
        .I3(\ap_CS_fsm_reg_n_5_[25] ),
        .I4(\ap_CS_fsm_reg_n_5_[9] ),
        .O(grp_padding2d_fix16_fu_505_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_fu_505_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_fu_505_n_41),
        .Q(grp_padding2d_fix16_fu_505_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1 grp_pointwise_conv2d_fix_1_fu_481
       (.D(ap_NS_fsm[15:14]),
        .Q({\ap_CS_fsm_reg_n_5_[30] ,\ap_CS_fsm_reg_n_5_[22] ,ap_CS_fsm_state15,ap_CS_fsm_state14}),
        .\ap_CS_fsm_reg[13] (grp_pointwise_conv2d_fix_1_fu_481_n_36),
        .\ap_CS_fsm_reg[14] (grp_pointwise_conv2d_fix_1_fu_481_n_7),
        .\ap_CS_fsm_reg[14]_0 (grp_pointwise_conv2d_fix_1_fu_481_n_8),
        .\ap_CS_fsm_reg[22] (grp_pointwise_conv2d_fix_1_fu_481_n_34),
        .\ap_CS_fsm_reg[30] (grp_pointwise_conv2d_fix_1_fu_481_n_9),
        .\ap_CS_fsm_reg[30]_0 (grp_pointwise_conv2d_fix_1_fu_481_n_23),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter4_reg_0(grp_pointwise_conv2d_fix_1_fu_481_n_35),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg(grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg),
        .input_r_address0({grp_pointwise_conv2d_fix_1_fu_481_input_r_address0[13],grp_pointwise_conv2d_fix_1_fu_481_input_r_address0[11],grp_pointwise_conv2d_fix_1_fu_481_input_r_address0[8:0]}),
        .output_r_address0({grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[13],grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[10:9]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_2_fu_493_output_r_ce0),
        .p(grp_pointwise_conv2d_fix_1_fu_481_n_10),
        .p_0(grp_pointwise_conv2d_fix_1_fu_481_n_22),
        .q0(MemBank_A_q0),
        .ram_reg_0(grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[13]),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_2_fu_493_input_r_address0[13]),
        .ram_reg_0_i_147(grp_pointwise_conv2d_fix_3_fu_487_output_r_ce0),
        .ram_reg_0_i_23(grp_pointwise_conv2d_fix_2_fu_493_n_32),
        .ram_reg_0_i_29__0(grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[10:9]),
        .ram_reg_0_i_45(MemBank_B_U_n_152),
        .sext_ln43_2_fu_1411_p1({grp_pointwise_conv2d_fix_1_fu_481_output_r_address0[13],grp_pointwise_conv2d_fix_1_fu_481_output_r_address0[8:0]}),
        .trunc_ln42_fu_1378_p1({trunc_ln42_fu_1378_p1[23],trunc_ln42_fu_1378_p1[15:0]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_1_fu_481_n_36),
        .Q(grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2 grp_pointwise_conv2d_fix_2_fu_493
       (.D(ap_NS_fsm[23:22]),
        .Q({\ap_CS_fsm_reg_n_5_[38] ,\ap_CS_fsm_reg_n_5_[30] ,\ap_CS_fsm_reg_n_5_[22] ,ap_CS_fsm_state22,ap_CS_fsm_state15}),
        .\ap_CS_fsm_reg[21] (grp_pointwise_conv2d_fix_2_fu_493_n_31),
        .\ap_CS_fsm_reg[30] (grp_pointwise_conv2d_fix_2_fu_493_n_9),
        .\ap_CS_fsm_reg[30]_0 (grp_pointwise_conv2d_fix_2_fu_493_n_14),
        .\ap_CS_fsm_reg[30]_1 (grp_pointwise_conv2d_fix_2_fu_493_n_15),
        .\ap_CS_fsm_reg[30]_2 (grp_pointwise_conv2d_fix_2_fu_493_n_16),
        .\ap_CS_fsm_reg[30]_3 (grp_pointwise_conv2d_fix_2_fu_493_n_17),
        .\ap_CS_fsm_reg[30]_4 (grp_pointwise_conv2d_fix_2_fu_493_n_18),
        .\ap_CS_fsm_reg[30]_5 (grp_pointwise_conv2d_fix_2_fu_493_n_30),
        .\ap_CS_fsm_reg[38] (grp_pointwise_conv2d_fix_2_fu_493_n_7),
        .\ap_CS_fsm_reg[4]_0 (grp_pointwise_conv2d_fix_2_fu_493_n_32),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg(grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg),
        .input_r_address0({grp_pointwise_conv2d_fix_2_fu_493_input_r_address0[13],grp_pointwise_conv2d_fix_2_fu_493_input_r_address0[8:0]}),
        .output_r_address0({grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[11],grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[8:5],grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[2:1]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_2_fu_493_output_r_ce0),
        .p(grp_pointwise_conv2d_fix_2_fu_493_n_19),
        .q0(MemBank_A_q0),
        .ram_reg_0_i_28__0(grp_pointwise_conv2d_fix_1_fu_481_input_r_address0[11]),
        .ram_reg_0_i_28__0_0(grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[13]),
        .sext_ln43_2_fu_1111_p1({grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[13],grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[4:3],grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[0]}),
        .sext_ln43_2_fu_1411_p1({grp_pointwise_conv2d_fix_1_fu_481_output_r_address0[13],grp_pointwise_conv2d_fix_1_fu_481_output_r_address0[8:5],grp_pointwise_conv2d_fix_1_fu_481_output_r_address0[2:1]}),
        .trunc_ln42_fu_1078_p1({trunc_ln42_fu_1078_p1[22],trunc_ln42_fu_1078_p1[15:0]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_2_fu_493_n_31),
        .Q(grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3 grp_pointwise_conv2d_fix_3_fu_487
       (.D(ap_NS_fsm[31:30]),
        .P(grp_depthwise_conv2d_fix_2_fu_425_output_r_address0[13:12]),
        .Q({\ap_CS_fsm_reg_n_5_[38] ,\ap_CS_fsm_reg_n_5_[30] ,ap_CS_fsm_state30,\ap_CS_fsm_reg_n_5_[22] ,ap_CS_fsm_state17,ap_CS_fsm_state15,ap_CS_fsm_state9}),
        .add_ln45_reg_1554_reg(grp_pointwise_conv2d_fix_3_fu_487_n_10),
        .add_ln45_reg_1554_reg_0(grp_pointwise_conv2d_fix_3_fu_487_n_11),
        .\ap_CS_fsm_reg[16] (grp_pointwise_conv2d_fix_3_fu_487_n_12),
        .\ap_CS_fsm_reg[16]_0 (grp_pointwise_conv2d_fix_3_fu_487_n_13),
        .\ap_CS_fsm_reg[29] (grp_pointwise_conv2d_fix_3_fu_487_n_37),
        .\ap_CS_fsm_reg[30] (grp_pointwise_conv2d_fix_3_fu_487_n_5),
        .\ap_CS_fsm_reg[30]_0 (grp_pointwise_conv2d_fix_3_fu_487_n_24),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg(grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg),
        .\icmp_ln35_2_reg_1636_pp1_iter3_reg_reg[0]_0 (grp_pointwise_conv2d_fix_3_fu_487_n_8),
        .input_r_address0({grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[13],grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[10:9]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_3_fu_487_output_r_ce0),
        .p(grp_pointwise_conv2d_fix_3_fu_487_n_25),
        .p_0(grp_pointwise_conv2d_fix_3_fu_487_n_29),
        .p_1(grp_pointwise_conv2d_fix_3_fu_487_n_30),
        .p_2(grp_pointwise_conv2d_fix_3_fu_487_n_31),
        .p_3(grp_pointwise_conv2d_fix_3_fu_487_n_32),
        .p_4(grp_pointwise_conv2d_fix_3_fu_487_n_33),
        .p_5(grp_pointwise_conv2d_fix_3_fu_487_n_34),
        .p_6(grp_pointwise_conv2d_fix_3_fu_487_n_35),
        .p_7(grp_pointwise_conv2d_fix_3_fu_487_n_36),
        .q0(MemBank_A_q0),
        .ram_reg_0(grp_depthwise_conv2d_fix_fu_473_n_15),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_1_fu_481_n_7),
        .ram_reg_0_1(MemBank_B_U_n_120),
        .ram_reg_0_i_25__0(MemBank_A_U_n_14),
        .ram_reg_0_i_25__0_0(grp_depthwise_conv2d_fix_fu_473_n_50),
        .ram_reg_0_i_25__0_1(MemBank_A_U_n_15),
        .ram_reg_0_i_25__0_2(MemBank_B_U_n_152),
        .ram_reg_0_i_87({grp_pointwise_conv2d_fix_1_fu_481_input_r_address0[13],grp_pointwise_conv2d_fix_1_fu_481_input_r_address0[8:0]}),
        .ram_reg_0_i_87_0({grp_pointwise_conv2d_fix_2_fu_493_input_r_address0[13],grp_pointwise_conv2d_fix_2_fu_493_input_r_address0[8:0]}),
        .sext_ln43_2_fu_1111_p1({grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[4:3],grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[0]}),
        .sext_ln43_2_fu_1411_p1({grp_pointwise_conv2d_fix_1_fu_481_output_r_address0[4:3],grp_pointwise_conv2d_fix_1_fu_481_output_r_address0[0]}),
        .trunc_ln42_fu_1394_p1({trunc_ln42_fu_1394_p1[22],trunc_ln42_fu_1394_p1[15:0]}),
        .zext_ln43_fu_1431_p1({grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[13],grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[11:5],grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[2:1]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_3_fu_487_n_37),
        .Q(grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_4 grp_pointwise_conv2d_fix_4_fu_499
       (.ADDRARDADDR(grp_pointwise_conv2d_fix_4_fu_499_n_6),
        .D(ap_NS_fsm[39:38]),
        .P({grp_max_pooling2d_fix16_fu_523_output_r_address0[10:9],grp_max_pooling2d_fix16_fu_523_output_r_address0[6:5],grp_max_pooling2d_fix16_fu_523_output_r_address0[1:0]}),
        .Q({ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_5_[38] ,ap_CS_fsm_state38,ap_CS_fsm_state17,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_5_[6] }),
        .SR(grp_pointwise_conv2d_fix_4_fu_499_n_39),
        .\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 ({grp_pointwise_conv2d_fix_4_fu_499_output_r_address0[13],grp_pointwise_conv2d_fix_4_fu_499_output_r_address0[9:0]}),
        .\ap_CS_fsm_reg[16] (grp_pointwise_conv2d_fix_4_fu_499_n_37),
        .\ap_CS_fsm_reg[37] (grp_pointwise_conv2d_fix_4_fu_499_n_38),
        .\ap_CS_fsm_reg[38] (grp_pointwise_conv2d_fix_4_fu_499_n_18),
        .\ap_CS_fsm_reg[38]_0 (grp_pointwise_conv2d_fix_4_fu_499_n_36),
        .\ap_CS_fsm_reg[39] (grp_pointwise_conv2d_fix_4_fu_499_n_22),
        .\ap_CS_fsm_reg[6] (grp_pointwise_conv2d_fix_4_fu_499_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_max_pooling2d_fix16_fu_523_output_r_ce0(grp_max_pooling2d_fix16_fu_523_output_r_ce0),
        .grp_padding2d_fix16_fu_505_input_r_ce0(grp_padding2d_fix16_fu_505_input_r_ce0),
        .grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg(grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg),
        .icmp_ln195_fu_629_p2(icmp_ln195_fu_629_p2),
        .input_r_address0({grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[11],grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[8:7],grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[4:2]}),
        .output_r_address0(grp_pointwise_conv2d_fix_fu_544_output_r_address0[13]),
        .output_r_ce0(grp_pointwise_conv2d_fix_4_fu_499_output_r_ce0),
        .p(grp_pointwise_conv2d_fix_4_fu_499_n_23),
        .p_0(grp_pointwise_conv2d_fix_4_fu_499_n_30),
        .p_1(grp_pointwise_conv2d_fix_4_fu_499_n_31),
        .p_2(grp_pointwise_conv2d_fix_4_fu_499_n_32),
        .p_3(grp_pointwise_conv2d_fix_4_fu_499_n_33),
        .p_4(grp_pointwise_conv2d_fix_4_fu_499_n_34),
        .p_5(grp_pointwise_conv2d_fix_4_fu_499_n_35),
        .q0(MemBank_A_q0),
        .ram_reg_0(MemBank_A_U_n_12),
        .ram_reg_0_0(MemBank_A_U_n_10),
        .ram_reg_0_1(grp_pointwise_conv2d_fix_3_fu_487_n_5),
        .ram_reg_0_10(grp_pointwise_conv2d_fix_3_fu_487_n_10),
        .ram_reg_0_11(grp_pointwise_conv2d_fix_3_fu_487_n_11),
        .ram_reg_0_12(grp_pointwise_conv2d_fix_1_fu_481_n_22),
        .ram_reg_0_13(grp_depthwise_conv2d_fix_fu_473_n_38),
        .ram_reg_0_2(grp_pointwise_conv2d_fix_fu_544_n_23),
        .ram_reg_0_3(grp_max_pooling2d_fix16_fu_523_n_65),
        .ram_reg_0_4(MemBank_B_U_n_158),
        .ram_reg_0_5(grp_depthwise_conv2d_fix_2_fu_425_n_66),
        .ram_reg_0_6(grp_pointwise_conv2d_fix_1_fu_481_n_9),
        .ram_reg_0_7(MemBank_B_U_n_155),
        .ram_reg_0_8(MemBank_B_U_n_120),
        .ram_reg_0_9({grp_padding2d_fix16_fu_505_input_r_address0[13:12],grp_padding2d_fix16_fu_505_input_r_address0[10:9],grp_padding2d_fix16_fu_505_input_r_address0[6:5],grp_padding2d_fix16_fu_505_input_r_address0[1:0]}),
        .ram_reg_2(grp_pointwise_conv2d_fix_3_fu_487_n_8),
        .ram_reg_2_0(grp_pointwise_conv2d_fix_2_fu_493_n_7),
        .ram_reg_2_1(grp_pointwise_conv2d_fix_1_fu_481_n_8),
        .trunc_ln42_fu_816_p1({trunc_ln42_fu_816_p1[23],trunc_ln42_fu_816_p1[15:0]}),
        .zext_ln197_reg_686_reg0(zext_ln197_reg_686_reg0));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_499_n_38),
        .Q(grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix grp_pointwise_conv2d_fix_fu_544
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_fu_544_n_24,grp_pointwise_conv2d_fix_fu_544_n_25}),
        .D(ap_NS_fsm[7:6]),
        .Q({\ap_CS_fsm_reg_n_5_[6] ,ap_CS_fsm_state6}),
        .WEA({grp_pointwise_conv2d_fix_fu_544_n_27,grp_pointwise_conv2d_fix_fu_544_n_28}),
        .\add_ln37_reg_621_reg[10]_0 (grp_pointwise_conv2d_fix_fu_544_input_r_address0),
        .\ap_CS_fsm_reg[4]_0 (grp_pointwise_conv2d_fix_fu_544_output_r_ce0),
        .\ap_CS_fsm_reg[4]_1 ({grp_pointwise_conv2d_fix_fu_544_n_30,grp_pointwise_conv2d_fix_fu_544_n_31}),
        .\ap_CS_fsm_reg[5] (grp_pointwise_conv2d_fix_fu_544_n_32),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(grp_pointwise_conv2d_fix_fu_544_n_23),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buffer_0_reg_222_reg[15]_0 ({grp_pointwise_conv2d_fix_fu_544_n_5,grp_pointwise_conv2d_fix_fu_544_n_6,grp_pointwise_conv2d_fix_fu_544_n_7,grp_pointwise_conv2d_fix_fu_544_n_8,grp_pointwise_conv2d_fix_fu_544_n_9,grp_pointwise_conv2d_fix_fu_544_n_10,grp_pointwise_conv2d_fix_fu_544_n_11,grp_pointwise_conv2d_fix_fu_544_n_12,grp_pointwise_conv2d_fix_fu_544_n_13,grp_pointwise_conv2d_fix_fu_544_n_14,grp_pointwise_conv2d_fix_fu_544_n_15,grp_pointwise_conv2d_fix_fu_544_n_16,grp_pointwise_conv2d_fix_fu_544_n_17,grp_pointwise_conv2d_fix_fu_544_n_18,grp_pointwise_conv2d_fix_fu_544_n_19,grp_pointwise_conv2d_fix_fu_544_n_20}),
        .grp_padding2d_fix16_fu_505_output_r_we0(grp_padding2d_fix16_fu_505_output_r_we0),
        .grp_pointwise_conv2d_fix_fu_544_ap_start_reg(grp_pointwise_conv2d_fix_fu_544_ap_start_reg),
        .\i_0_reg_392_reg[0] (grp_pointwise_conv2d_fix_fu_544_n_33),
        .\i_0_reg_392_reg[1] (grp_pointwise_conv2d_fix_fu_544_n_34),
        .\i_0_reg_392_reg[2] (grp_pointwise_conv2d_fix_fu_544_n_35),
        .\i_0_reg_392_reg[3] (grp_pointwise_conv2d_fix_fu_544_n_36),
        .\i_0_reg_392_reg[4] (grp_pointwise_conv2d_fix_fu_544_n_37),
        .\i_0_reg_392_reg[5] (grp_pointwise_conv2d_fix_fu_544_n_38),
        .\i_0_reg_392_reg[6] (grp_pointwise_conv2d_fix_fu_544_n_39),
        .\i_0_reg_392_reg[7] (grp_pointwise_conv2d_fix_fu_544_n_40),
        .\i_0_reg_392_reg[8] (grp_pointwise_conv2d_fix_fu_544_n_41),
        .\i_0_reg_392_reg[9] (grp_pointwise_conv2d_fix_fu_544_n_42),
        .output_r_address0({grp_up_sampling2d_fix16_fu_550_output_r_address0[13:12],grp_up_sampling2d_fix16_fu_550_output_r_address0[9:0]}),
        .output_r_ce0(grp_up_sampling2d_fix16_fu_550_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_0(grp_padding2d_fix16_fu_505_n_22),
        .ram_reg_0_0(MemBank_B_U_n_103),
        .ram_reg_0_1(MemBank_B_U_n_135),
        .ram_reg_0_10(i_0_reg_392_reg),
        .ram_reg_0_2(grp_padding2d_fix16_fu_505_n_21),
        .ram_reg_0_3(MemBank_B_U_n_104),
        .ram_reg_0_4(MemBank_B_U_n_134),
        .ram_reg_0_5(MemBank_A_U_n_12),
        .ram_reg_0_6(MemBank_A_U_n_13),
        .ram_reg_0_7(grp_pointwise_conv2d_fix_4_fu_499_n_34),
        .ram_reg_0_8(MemBank_A_U_n_6),
        .ram_reg_0_9(grp_pointwise_conv2d_fix_4_fu_499_n_35),
        .ram_reg_1(grp_padding2d_fix16_fu_505_n_20),
        .ram_reg_1_0(MemBank_B_U_n_105),
        .ram_reg_1_1(MemBank_B_U_n_133),
        .ram_reg_1_2(grp_padding2d_fix16_fu_505_n_19),
        .ram_reg_1_3(MemBank_B_U_n_106),
        .ram_reg_1_4(MemBank_B_U_n_132),
        .ram_reg_2(grp_padding2d_fix16_fu_505_n_18),
        .ram_reg_2_0(MemBank_B_U_n_107),
        .ram_reg_2_1(MemBank_B_U_n_131),
        .ram_reg_2_2(grp_padding2d_fix16_fu_505_n_17),
        .ram_reg_2_3(MemBank_B_U_n_108),
        .ram_reg_2_4(MemBank_B_U_n_130),
        .ram_reg_2_5(MemBank_B_U_n_120),
        .ram_reg_2_6(grp_pointwise_conv2d_fix_4_fu_499_n_18),
        .ram_reg_3(grp_padding2d_fix16_fu_505_n_16),
        .ram_reg_3_0(MemBank_B_U_n_109),
        .ram_reg_3_1(MemBank_B_U_n_129),
        .ram_reg_3_2(grp_padding2d_fix16_fu_505_n_15),
        .ram_reg_3_3(MemBank_B_U_n_110),
        .ram_reg_3_4(MemBank_B_U_n_128),
        .ram_reg_4(grp_padding2d_fix16_fu_505_n_14),
        .ram_reg_4_0(MemBank_B_U_n_111),
        .ram_reg_4_1(MemBank_B_U_n_127),
        .ram_reg_4_2(grp_padding2d_fix16_fu_505_n_13),
        .ram_reg_4_3(MemBank_B_U_n_112),
        .ram_reg_4_4(MemBank_B_U_n_126),
        .ram_reg_5(grp_padding2d_fix16_fu_505_n_12),
        .ram_reg_5_0(MemBank_B_U_n_113),
        .ram_reg_5_1(MemBank_B_U_n_125),
        .ram_reg_5_2(grp_padding2d_fix16_fu_505_n_11),
        .ram_reg_5_3(MemBank_B_U_n_114),
        .ram_reg_5_4(MemBank_B_U_n_124),
        .ram_reg_6(grp_padding2d_fix16_fu_505_n_10),
        .ram_reg_6_0(MemBank_B_U_n_115),
        .ram_reg_6_1(MemBank_B_U_n_123),
        .ram_reg_6_2(grp_padding2d_fix16_fu_505_n_9),
        .ram_reg_6_3(MemBank_B_U_n_116),
        .ram_reg_6_4(MemBank_B_U_n_122),
        .ram_reg_7(grp_padding2d_fix16_fu_505_n_8),
        .ram_reg_7_0(MemBank_B_U_n_117),
        .ram_reg_7_1(MemBank_B_U_n_121),
        .ram_reg_7_2(grp_padding2d_fix16_fu_505_n_7),
        .ram_reg_7_3(MemBank_B_U_n_118),
        .ram_reg_7_4(MemBank_B_U_n_119),
        .\zext_ln24_reg_579_reg[11]_0 (grp_pointwise_conv2d_fix_fu_544_output_r_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_fu_544_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_fu_544_n_32),
        .Q(grp_pointwise_conv2d_fix_fu_544_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16 grp_up_sampling2d_fix16_fu_550
       (.ADDRARDADDR({grp_up_sampling2d_fix16_fu_550_n_5,grp_up_sampling2d_fix16_fu_550_n_6,grp_up_sampling2d_fix16_fu_550_n_7,grp_up_sampling2d_fix16_fu_550_n_8,grp_up_sampling2d_fix16_fu_550_n_9,grp_up_sampling2d_fix16_fu_550_n_10,grp_up_sampling2d_fix16_fu_550_n_11,grp_up_sampling2d_fix16_fu_550_n_12,grp_up_sampling2d_fix16_fu_550_n_13,grp_up_sampling2d_fix16_fu_550_n_14,grp_up_sampling2d_fix16_fu_550_n_15,grp_up_sampling2d_fix16_fu_550_n_16}),
        .D({ap_NS_fsm[33:32],ap_NS_fsm[25:24]}),
        .Q({ap_CS_fsm_pp0_stage0,ap_CS_fsm_state33,\ap_CS_fsm_reg_n_5_[31] ,ap_CS_fsm_state25,\ap_CS_fsm_reg_n_5_[23] ,\ap_CS_fsm_reg_n_5_[6] }),
        .WEA({grp_up_sampling2d_fix16_fu_550_n_39,grp_up_sampling2d_fix16_fu_550_n_40}),
        .add_ln17_1_reg_623_reg_0(grp_up_sampling2d_fix16_fu_550_n_21),
        .\ap_CS_fsm_reg[3]_0 (grp_up_sampling2d_fix16_fu_550_n_35),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter2_reg_0(grp_up_sampling2d_fix16_fu_550_n_36),
        .ap_enable_reg_pp0_iter2_reg_1(grp_up_sampling2d_fix16_fu_550_n_38),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_up_sampling2d_fix16_fu_550_ap_start_reg(grp_up_sampling2d_fix16_fu_550_ap_start_reg),
        .grp_up_sampling2d_fix16_fu_550_input_r_ce0(grp_up_sampling2d_fix16_fu_550_input_r_ce0),
        .output_r_address0({grp_up_sampling2d_fix16_fu_550_output_r_address0[13:11],grp_up_sampling2d_fix16_fu_550_output_r_address0[9:0]}),
        .output_r_ce0(grp_up_sampling2d_fix16_fu_550_output_r_ce0),
        .ram_reg_0(MemBank_B_U_n_153),
        .ram_reg_0_0(grp_max_pooling2d_fix16_fu_523_n_53),
        .ram_reg_0_1(grp_pointwise_conv2d_fix_3_fu_487_n_12),
        .ram_reg_0_10(grp_pointwise_conv2d_fix_2_fu_493_n_14),
        .ram_reg_0_11(grp_depthwise_conv2d_fix_2_fu_425_n_60),
        .ram_reg_0_12(grp_pointwise_conv2d_fix_3_fu_487_n_24),
        .ram_reg_0_13(grp_max_pooling2d_fix16_fu_523_n_56),
        .ram_reg_0_14(grp_max_pooling2d_fix16_fu_523_n_57),
        .ram_reg_0_15(grp_pointwise_conv2d_fix_3_fu_487_n_13),
        .ram_reg_0_16(grp_depthwise_conv2d_fix_2_fu_425_n_61),
        .ram_reg_0_17(grp_depthwise_conv2d_fix_fu_473_n_32),
        .ram_reg_0_18(grp_max_pooling2d_fix16_fu_523_n_58),
        .ram_reg_0_19(grp_depthwise_conv2d_fix_1_fu_449_n_44),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_2_fu_425_n_59),
        .ram_reg_0_20(grp_pointwise_conv2d_fix_2_fu_493_n_15),
        .ram_reg_0_21(grp_max_pooling2d_fix16_fu_523_n_59),
        .ram_reg_0_22(grp_depthwise_conv2d_fix_fu_473_n_17),
        .ram_reg_0_23(grp_pointwise_conv2d_fix_2_fu_493_n_16),
        .ram_reg_0_24(grp_max_pooling2d_fix16_fu_523_n_60),
        .ram_reg_0_25(grp_depthwise_conv2d_fix_fu_473_n_18),
        .ram_reg_0_26(grp_pointwise_conv2d_fix_2_fu_493_n_17),
        .ram_reg_0_27(grp_max_pooling2d_fix16_fu_523_n_61),
        .ram_reg_0_28(grp_depthwise_conv2d_fix_1_fu_449_n_45),
        .ram_reg_0_29(grp_pointwise_conv2d_fix_2_fu_493_n_18),
        .ram_reg_0_3(grp_depthwise_conv2d_fix_fu_473_n_33),
        .ram_reg_0_30(grp_max_pooling2d_fix16_fu_523_n_62),
        .ram_reg_0_31(MemBank_A_U_n_10),
        .ram_reg_0_32(grp_pointwise_conv2d_fix_1_fu_481_n_23),
        .ram_reg_0_33(grp_depthwise_conv2d_fix_2_fu_425_n_62),
        .ram_reg_0_34(grp_pointwise_conv2d_fix_4_fu_499_n_37),
        .ram_reg_0_35(grp_max_pooling2d_fix16_fu_523_n_63),
        .ram_reg_0_36(grp_depthwise_conv2d_fix_1_fu_449_n_46),
        .ram_reg_0_37(grp_max_pooling2d_fix16_fu_523_n_64),
        .ram_reg_0_38(grp_depthwise_conv2d_fix_2_fu_425_n_64),
        .ram_reg_0_39(grp_pointwise_conv2d_fix_2_fu_493_n_30),
        .ram_reg_0_4(grp_max_pooling2d_fix16_fu_523_n_54),
        .ram_reg_0_40(grp_pointwise_conv2d_fix_fu_544_input_r_address0),
        .ram_reg_0_41(grp_pointwise_conv2d_fix_4_fu_499_n_36),
        .ram_reg_0_42(MemBank_A_U_n_6),
        .ram_reg_0_43(MemBank_A_U_n_12),
        .ram_reg_0_44(grp_pointwise_conv2d_fix_fu_544_output_r_address0[11:0]),
        .ram_reg_0_45(i_1_reg_403_reg),
        .ram_reg_0_46(MemBank_B_U_n_154),
        .ram_reg_0_5(MemBank_B_U_n_152),
        .ram_reg_0_6(grp_depthwise_conv2d_fix_1_fu_449_n_43),
        .ram_reg_0_7(grp_pointwise_conv2d_fix_2_fu_493_n_9),
        .ram_reg_0_8(grp_max_pooling2d_fix16_fu_523_n_55),
        .ram_reg_0_9(grp_depthwise_conv2d_fix_fu_473_n_16),
        .ram_reg_5(grp_max_pooling2d_fix16_fu_523_n_70),
        .ram_reg_5_0(grp_depthwise_conv2d_fix_fu_473_n_14),
        .ram_reg_5_1(MemBank_A_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    grp_up_sampling2d_fix16_fu_550_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_up_sampling2d_fix16_fu_550_n_35),
        .Q(grp_up_sampling2d_fix16_fu_550_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_392[0]_i_1 
       (.I0(i_0_reg_392_reg[0]),
        .O(i_fu_577_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_reg_392[1]_i_1 
       (.I0(i_0_reg_392_reg[0]),
        .I1(i_0_reg_392_reg[1]),
        .O(i_fu_577_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_0_reg_392[2]_i_1 
       (.I0(i_0_reg_392_reg[2]),
        .I1(i_0_reg_392_reg[0]),
        .I2(i_0_reg_392_reg[1]),
        .O(i_fu_577_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_0_reg_392[3]_i_1 
       (.I0(i_0_reg_392_reg[3]),
        .I1(i_0_reg_392_reg[1]),
        .I2(i_0_reg_392_reg[0]),
        .I3(i_0_reg_392_reg[2]),
        .O(i_fu_577_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_0_reg_392[4]_i_1 
       (.I0(i_0_reg_392_reg[4]),
        .I1(i_0_reg_392_reg[2]),
        .I2(i_0_reg_392_reg[0]),
        .I3(i_0_reg_392_reg[1]),
        .I4(i_0_reg_392_reg[3]),
        .O(i_fu_577_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_0_reg_392[5]_i_1 
       (.I0(i_0_reg_392_reg[3]),
        .I1(i_0_reg_392_reg[1]),
        .I2(i_0_reg_392_reg[0]),
        .I3(i_0_reg_392_reg[2]),
        .I4(i_0_reg_392_reg[4]),
        .I5(i_0_reg_392_reg[5]),
        .O(i_fu_577_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_reg_392[6]_i_1 
       (.I0(i_0_reg_392_reg[6]),
        .I1(\i_0_reg_392[9]_i_3_n_5 ),
        .O(i_fu_577_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_0_reg_392[7]_i_1 
       (.I0(i_0_reg_392_reg[7]),
        .I1(\i_0_reg_392[9]_i_3_n_5 ),
        .I2(i_0_reg_392_reg[6]),
        .O(i_fu_577_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_0_reg_392[8]_i_1 
       (.I0(i_0_reg_392_reg[8]),
        .I1(i_0_reg_392_reg[6]),
        .I2(\i_0_reg_392[9]_i_3_n_5 ),
        .I3(i_0_reg_392_reg[7]),
        .O(i_fu_577_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_0_reg_392[9]_i_2 
       (.I0(i_0_reg_392_reg[9]),
        .I1(i_0_reg_392_reg[7]),
        .I2(\i_0_reg_392[9]_i_3_n_5 ),
        .I3(i_0_reg_392_reg[6]),
        .I4(i_0_reg_392_reg[8]),
        .O(i_fu_577_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_0_reg_392[9]_i_3 
       (.I0(i_0_reg_392_reg[5]),
        .I1(i_0_reg_392_reg[4]),
        .I2(i_0_reg_392_reg[2]),
        .I3(i_0_reg_392_reg[0]),
        .I4(i_0_reg_392_reg[1]),
        .I5(i_0_reg_392_reg[3]),
        .O(\i_0_reg_392[9]_i_3_n_5 ));
  FDRE \i_0_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(p_216_in),
        .D(i_fu_577_p2[0]),
        .Q(i_0_reg_392_reg[0]),
        .R(clear));
  FDRE \i_0_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(p_216_in),
        .D(i_fu_577_p2[1]),
        .Q(i_0_reg_392_reg[1]),
        .R(clear));
  FDRE \i_0_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(p_216_in),
        .D(i_fu_577_p2[2]),
        .Q(i_0_reg_392_reg[2]),
        .R(clear));
  FDRE \i_0_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(p_216_in),
        .D(i_fu_577_p2[3]),
        .Q(i_0_reg_392_reg[3]),
        .R(clear));
  FDRE \i_0_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(p_216_in),
        .D(i_fu_577_p2[4]),
        .Q(i_0_reg_392_reg[4]),
        .R(clear));
  FDRE \i_0_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(p_216_in),
        .D(i_fu_577_p2[5]),
        .Q(i_0_reg_392_reg[5]),
        .R(clear));
  FDRE \i_0_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(p_216_in),
        .D(i_fu_577_p2[6]),
        .Q(i_0_reg_392_reg[6]),
        .R(clear));
  FDRE \i_0_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(p_216_in),
        .D(i_fu_577_p2[7]),
        .Q(i_0_reg_392_reg[7]),
        .R(clear));
  FDRE \i_0_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(p_216_in),
        .D(i_fu_577_p2[8]),
        .Q(i_0_reg_392_reg[8]),
        .R(clear));
  FDRE \i_0_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(p_216_in),
        .D(i_fu_577_p2[9]),
        .Q(i_0_reg_392_reg[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_403[0]_i_1 
       (.I0(i_1_reg_403_reg[0]),
        .O(i_3_fu_635_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_403[1]_i_1 
       (.I0(i_1_reg_403_reg[0]),
        .I1(i_1_reg_403_reg[1]),
        .O(i_3_fu_635_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_reg_403[2]_i_1 
       (.I0(i_1_reg_403_reg[2]),
        .I1(i_1_reg_403_reg[0]),
        .I2(i_1_reg_403_reg[1]),
        .O(i_3_fu_635_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_reg_403[3]_i_1 
       (.I0(i_1_reg_403_reg[3]),
        .I1(i_1_reg_403_reg[1]),
        .I2(i_1_reg_403_reg[0]),
        .I3(i_1_reg_403_reg[2]),
        .O(i_3_fu_635_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_1_reg_403[4]_i_1 
       (.I0(i_1_reg_403_reg[4]),
        .I1(i_1_reg_403_reg[2]),
        .I2(i_1_reg_403_reg[0]),
        .I3(i_1_reg_403_reg[1]),
        .I4(i_1_reg_403_reg[3]),
        .O(i_3_fu_635_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_1_reg_403[5]_i_1 
       (.I0(i_1_reg_403_reg[5]),
        .I1(i_1_reg_403_reg[3]),
        .I2(i_1_reg_403_reg[1]),
        .I3(i_1_reg_403_reg[0]),
        .I4(i_1_reg_403_reg[2]),
        .I5(i_1_reg_403_reg[4]),
        .O(i_3_fu_635_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_1_reg_403[6]_i_1 
       (.I0(i_1_reg_403_reg[6]),
        .I1(\i_1_reg_403[9]_i_4_n_5 ),
        .O(\i_1_reg_403[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_1_reg_403[7]_i_1 
       (.I0(i_1_reg_403_reg[7]),
        .I1(\i_1_reg_403[9]_i_4_n_5 ),
        .I2(i_1_reg_403_reg[6]),
        .O(i_3_fu_635_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_1_reg_403[8]_i_1 
       (.I0(i_1_reg_403_reg[8]),
        .I1(i_1_reg_403_reg[6]),
        .I2(\i_1_reg_403[9]_i_4_n_5 ),
        .I3(i_1_reg_403_reg[7]),
        .O(i_3_fu_635_p2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_1_reg_403[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(zext_ln197_reg_686_reg0),
        .O(\i_1_reg_403[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_1_reg_403[9]_i_3 
       (.I0(i_1_reg_403_reg[9]),
        .I1(i_1_reg_403_reg[7]),
        .I2(\i_1_reg_403[9]_i_4_n_5 ),
        .I3(i_1_reg_403_reg[6]),
        .I4(i_1_reg_403_reg[8]),
        .O(i_3_fu_635_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_reg_403[9]_i_4 
       (.I0(i_1_reg_403_reg[4]),
        .I1(i_1_reg_403_reg[2]),
        .I2(i_1_reg_403_reg[0]),
        .I3(i_1_reg_403_reg[1]),
        .I4(i_1_reg_403_reg[3]),
        .I5(i_1_reg_403_reg[5]),
        .O(\i_1_reg_403[9]_i_4_n_5 ));
  FDRE \i_1_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(\i_1_reg_403[9]_i_2_n_5 ),
        .D(i_3_fu_635_p2[0]),
        .Q(i_1_reg_403_reg[0]),
        .R(grp_pointwise_conv2d_fix_4_fu_499_n_39));
  FDRE \i_1_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(\i_1_reg_403[9]_i_2_n_5 ),
        .D(i_3_fu_635_p2[1]),
        .Q(i_1_reg_403_reg[1]),
        .R(grp_pointwise_conv2d_fix_4_fu_499_n_39));
  FDRE \i_1_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(\i_1_reg_403[9]_i_2_n_5 ),
        .D(i_3_fu_635_p2[2]),
        .Q(i_1_reg_403_reg[2]),
        .R(grp_pointwise_conv2d_fix_4_fu_499_n_39));
  FDRE \i_1_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(\i_1_reg_403[9]_i_2_n_5 ),
        .D(i_3_fu_635_p2[3]),
        .Q(i_1_reg_403_reg[3]),
        .R(grp_pointwise_conv2d_fix_4_fu_499_n_39));
  FDRE \i_1_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(\i_1_reg_403[9]_i_2_n_5 ),
        .D(i_3_fu_635_p2[4]),
        .Q(i_1_reg_403_reg[4]),
        .R(grp_pointwise_conv2d_fix_4_fu_499_n_39));
  FDRE \i_1_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(\i_1_reg_403[9]_i_2_n_5 ),
        .D(i_3_fu_635_p2[5]),
        .Q(i_1_reg_403_reg[5]),
        .R(grp_pointwise_conv2d_fix_4_fu_499_n_39));
  FDRE \i_1_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(\i_1_reg_403[9]_i_2_n_5 ),
        .D(\i_1_reg_403[6]_i_1_n_5 ),
        .Q(i_1_reg_403_reg[6]),
        .R(grp_pointwise_conv2d_fix_4_fu_499_n_39));
  FDRE \i_1_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(\i_1_reg_403[9]_i_2_n_5 ),
        .D(i_3_fu_635_p2[7]),
        .Q(i_1_reg_403_reg[7]),
        .R(grp_pointwise_conv2d_fix_4_fu_499_n_39));
  FDRE \i_1_reg_403_reg[8] 
       (.C(ap_clk),
        .CE(\i_1_reg_403[9]_i_2_n_5 ),
        .D(i_3_fu_635_p2[8]),
        .Q(i_1_reg_403_reg[8]),
        .R(grp_pointwise_conv2d_fix_4_fu_499_n_39));
  FDRE \i_1_reg_403_reg[9] 
       (.C(ap_clk),
        .CE(\i_1_reg_403[9]_i_2_n_5 ),
        .D(i_3_fu_635_p2[9]),
        .Q(i_1_reg_403_reg[9]),
        .R(grp_pointwise_conv2d_fix_4_fu_499_n_39));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_414[0]_i_1 
       (.I0(i_2_reg_414_reg[0]),
        .O(i_4_fu_652_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_414[1]_i_1 
       (.I0(i_2_reg_414_reg[0]),
        .I1(i_2_reg_414_reg[1]),
        .O(i_4_fu_652_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_414[2]_i_1 
       (.I0(i_2_reg_414_reg[2]),
        .I1(i_2_reg_414_reg[0]),
        .I2(i_2_reg_414_reg[1]),
        .O(i_4_fu_652_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_414[3]_i_1 
       (.I0(i_2_reg_414_reg[3]),
        .I1(i_2_reg_414_reg[1]),
        .I2(i_2_reg_414_reg[0]),
        .I3(i_2_reg_414_reg[2]),
        .O(i_4_fu_652_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_414[4]_i_1 
       (.I0(i_2_reg_414_reg[4]),
        .I1(i_2_reg_414_reg[2]),
        .I2(i_2_reg_414_reg[0]),
        .I3(i_2_reg_414_reg[1]),
        .I4(i_2_reg_414_reg[3]),
        .O(i_4_fu_652_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_414[5]_i_1 
       (.I0(i_2_reg_414_reg[3]),
        .I1(i_2_reg_414_reg[1]),
        .I2(i_2_reg_414_reg[0]),
        .I3(i_2_reg_414_reg[2]),
        .I4(i_2_reg_414_reg[4]),
        .I5(i_2_reg_414_reg[5]),
        .O(i_4_fu_652_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_414[6]_i_1 
       (.I0(i_2_reg_414_reg[6]),
        .I1(\i_2_reg_414[9]_i_3_n_5 ),
        .O(i_4_fu_652_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_414[7]_i_1 
       (.I0(i_2_reg_414_reg[7]),
        .I1(\i_2_reg_414[9]_i_3_n_5 ),
        .I2(i_2_reg_414_reg[6]),
        .O(i_4_fu_652_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_414[8]_i_1 
       (.I0(i_2_reg_414_reg[8]),
        .I1(i_2_reg_414_reg[6]),
        .I2(\i_2_reg_414[9]_i_3_n_5 ),
        .I3(i_2_reg_414_reg[7]),
        .O(i_4_fu_652_p2[8]));
  LUT4 #(
    .INIT(16'h4000)) 
    \i_2_reg_414[9]_i_1 
       (.I0(MemBank_Out_U_n_21),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\ap_CS_fsm[42]_i_2_n_5 ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_414[9]_i_2 
       (.I0(i_2_reg_414_reg[9]),
        .I1(i_2_reg_414_reg[7]),
        .I2(\i_2_reg_414[9]_i_3_n_5 ),
        .I3(i_2_reg_414_reg[6]),
        .I4(i_2_reg_414_reg[8]),
        .O(i_4_fu_652_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_414[9]_i_3 
       (.I0(i_2_reg_414_reg[5]),
        .I1(i_2_reg_414_reg[4]),
        .I2(i_2_reg_414_reg[2]),
        .I3(i_2_reg_414_reg[0]),
        .I4(i_2_reg_414_reg[1]),
        .I5(i_2_reg_414_reg[3]),
        .O(\i_2_reg_414[9]_i_3_n_5 ));
  FDRE \i_2_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_652_p2[0]),
        .Q(i_2_reg_414_reg[0]),
        .R(ap_CS_fsm_state42));
  FDRE \i_2_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_652_p2[1]),
        .Q(i_2_reg_414_reg[1]),
        .R(ap_CS_fsm_state42));
  FDRE \i_2_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_652_p2[2]),
        .Q(i_2_reg_414_reg[2]),
        .R(ap_CS_fsm_state42));
  FDRE \i_2_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_652_p2[3]),
        .Q(i_2_reg_414_reg[3]),
        .R(ap_CS_fsm_state42));
  FDRE \i_2_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_652_p2[4]),
        .Q(i_2_reg_414_reg[4]),
        .R(ap_CS_fsm_state42));
  FDRE \i_2_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_652_p2[5]),
        .Q(i_2_reg_414_reg[5]),
        .R(ap_CS_fsm_state42));
  FDRE \i_2_reg_414_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_652_p2[6]),
        .Q(i_2_reg_414_reg[6]),
        .R(ap_CS_fsm_state42));
  FDRE \i_2_reg_414_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_652_p2[7]),
        .Q(i_2_reg_414_reg[7]),
        .R(ap_CS_fsm_state42));
  FDRE \i_2_reg_414_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_652_p2[8]),
        .Q(i_2_reg_414_reg[8]),
        .R(ap_CS_fsm_state42));
  FDRE \i_2_reg_414_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_652_p2[9]),
        .Q(i_2_reg_414_reg[9]),
        .R(ap_CS_fsm_state42));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln195_reg_677[0]_i_1 
       (.I0(icmp_ln195_fu_629_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln195_reg_677),
        .O(\icmp_ln195_reg_677[0]_i_1_n_5 ));
  FDRE \icmp_ln195_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln195_reg_677[0]_i_1_n_5 ),
        .Q(icmp_ln195_reg_677),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    \icmp_ln200_reg_696[0]_i_1 
       (.I0(\ap_CS_fsm[42]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(MemBank_Out_U_n_21),
        .I3(\icmp_ln200_reg_696_reg_n_5_[0] ),
        .O(\icmp_ln200_reg_696[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFA50FA50F2F0F250)) 
    \icmp_ln200_reg_696_pp1_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter2_reg_n_5),
        .I2(icmp_ln200_reg_696_pp1_iter1_reg),
        .I3(\icmp_ln200_reg_696_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .I5(output_data_data_V_1_ack_in),
        .O(\icmp_ln200_reg_696_pp1_iter1_reg[0]_i_1_n_5 ));
  FDRE \icmp_ln200_reg_696_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln200_reg_696_pp1_iter1_reg[0]_i_1_n_5 ),
        .Q(icmp_ln200_reg_696_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln200_reg_696_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln200_reg_696[0]_i_1_n_5 ),
        .Q(\icmp_ln200_reg_696_reg_n_5_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    \input_data_data_V_0_payload_A[15]_i_1 
       (.I0(input_data_data_V_0_sel_wr),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(input_data_data_V_0_load_A));
  FDRE \input_data_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[0]),
        .Q(input_data_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[10]),
        .Q(input_data_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[11]),
        .Q(input_data_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[12]),
        .Q(input_data_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[13]),
        .Q(input_data_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[14]),
        .Q(input_data_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[15]),
        .Q(input_data_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[1]),
        .Q(input_data_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[2]),
        .Q(input_data_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[3]),
        .Q(input_data_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[4]),
        .Q(input_data_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[5]),
        .Q(input_data_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[6]),
        .Q(input_data_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[7]),
        .Q(input_data_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[8]),
        .Q(input_data_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[9]),
        .Q(input_data_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \input_data_data_V_0_payload_B[15]_i_1 
       (.I0(input_data_data_V_0_sel_wr),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(input_data_data_V_0_load_B));
  FDRE \input_data_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[0]),
        .Q(input_data_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[10]),
        .Q(input_data_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[11]),
        .Q(input_data_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[12]),
        .Q(input_data_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[13]),
        .Q(input_data_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[14]),
        .Q(input_data_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[15]),
        .Q(input_data_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[1]),
        .Q(input_data_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[2]),
        .Q(input_data_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[3]),
        .Q(input_data_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[4]),
        .Q(input_data_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[5]),
        .Q(input_data_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[6]),
        .Q(input_data_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[7]),
        .Q(input_data_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[8]),
        .Q(input_data_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[9]),
        .Q(input_data_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h9)) 
    input_data_data_V_0_sel_rd_i_1
       (.I0(MemBank_A_U_n_13),
        .I1(input_data_data_V_0_sel),
        .O(input_data_data_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_sel_rd_i_1_n_5),
        .Q(input_data_data_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    input_data_data_V_0_sel_wr_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_data_V_0_sel_wr),
        .O(input_data_data_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_sel_wr_i_1_n_5),
        .Q(input_data_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hFBC0)) 
    \input_data_data_V_0_state[0]_i_1 
       (.I0(MemBank_A_U_n_6),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(input_data_TVALID),
        .I3(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(\input_data_data_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \input_data_data_V_0_state[1]_i_1 
       (.I0(MemBank_A_U_n_6),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(input_data_TVALID),
        .I3(\input_data_data_V_0_state_reg_n_5_[1] ),
        .O(input_data_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_data_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_data_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_state),
        .Q(\input_data_data_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_dest_V_0_payload_A[0]_i_1 
       (.I0(input_data_TDEST),
        .I1(input_data_dest_V_0_sel_wr),
        .I2(input_data_TREADY),
        .I3(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I4(input_data_dest_V_0_payload_A),
        .O(\input_data_dest_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_dest_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_dest_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_dest_V_0_payload_B[0]_i_1 
       (.I0(input_data_TDEST),
        .I1(input_data_dest_V_0_sel_wr),
        .I2(input_data_TREADY),
        .I3(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I4(input_data_dest_V_0_payload_B),
        .O(\input_data_dest_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_dest_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_dest_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    input_data_dest_V_0_sel_rd_i_1
       (.I0(MemBank_A_U_n_13),
        .I1(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I2(input_data_dest_V_0_sel),
        .O(input_data_dest_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_dest_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_sel_rd_i_1_n_5),
        .Q(input_data_dest_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_dest_V_0_sel_wr_i_1
       (.I0(input_data_TREADY),
        .I1(input_data_TVALID),
        .I2(input_data_dest_V_0_sel_wr),
        .O(input_data_dest_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_dest_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_sel_wr_i_1_n_5),
        .Q(input_data_dest_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \input_data_dest_V_0_state[0]_i_1 
       (.I0(input_data_TREADY),
        .I1(input_data_TVALID),
        .I2(MemBank_A_U_n_13),
        .I3(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .O(\input_data_dest_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \input_data_dest_V_0_state[1]_i_2 
       (.I0(MemBank_A_U_n_13),
        .I1(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I2(input_data_TVALID),
        .I3(input_data_TREADY),
        .O(input_data_dest_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_state),
        .Q(input_data_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_id_V_0_payload_A[0]_i_1 
       (.I0(input_data_TID),
        .I1(input_data_id_V_0_sel_wr),
        .I2(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I4(input_data_id_V_0_payload_A),
        .O(\input_data_id_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_id_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_id_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_id_V_0_payload_B[0]_i_1 
       (.I0(input_data_TID),
        .I1(input_data_id_V_0_sel_wr),
        .I2(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I4(input_data_id_V_0_payload_B),
        .O(\input_data_id_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_id_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_id_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    input_data_id_V_0_sel_rd_i_1
       (.I0(MemBank_A_U_n_13),
        .I1(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I2(input_data_id_V_0_sel),
        .O(input_data_id_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_id_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_sel_rd_i_1_n_5),
        .Q(input_data_id_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_id_V_0_sel_wr_i_1
       (.I0(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_id_V_0_sel_wr),
        .O(input_data_id_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_id_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_sel_wr_i_1_n_5),
        .Q(input_data_id_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \input_data_id_V_0_state[0]_i_1 
       (.I0(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(MemBank_A_U_n_13),
        .I3(\input_data_id_V_0_state_reg_n_5_[0] ),
        .O(\input_data_id_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \input_data_id_V_0_state[1]_i_1 
       (.I0(MemBank_A_U_n_13),
        .I1(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I2(input_data_TVALID),
        .I3(\input_data_id_V_0_state_reg_n_5_[1] ),
        .O(input_data_id_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_id_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_id_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_id_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_state),
        .Q(\input_data_id_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_keep_V_0_payload_A[0]_i_1 
       (.I0(input_data_TKEEP[0]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I4(input_data_keep_V_0_payload_A[0]),
        .O(\input_data_keep_V_0_payload_A[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_keep_V_0_payload_A[1]_i_1 
       (.I0(input_data_TKEEP[1]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I4(input_data_keep_V_0_payload_A[1]),
        .O(\input_data_keep_V_0_payload_A[1]_i_1_n_5 ));
  FDRE \input_data_keep_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_keep_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_A[1]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_keep_V_0_payload_B[0]_i_1 
       (.I0(input_data_TKEEP[0]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I4(input_data_keep_V_0_payload_B[0]),
        .O(\input_data_keep_V_0_payload_B[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_keep_V_0_payload_B[1]_i_1 
       (.I0(input_data_TKEEP[1]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I4(input_data_keep_V_0_payload_B[1]),
        .O(\input_data_keep_V_0_payload_B[1]_i_1_n_5 ));
  FDRE \input_data_keep_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_keep_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_B[1]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    input_data_keep_V_0_sel_rd_i_1
       (.I0(MemBank_A_U_n_13),
        .I1(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I2(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_keep_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_sel_rd_i_1_n_5),
        .Q(input_data_keep_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_keep_V_0_sel_wr_i_1
       (.I0(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_keep_V_0_sel_wr),
        .O(input_data_keep_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_keep_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_sel_wr_i_1_n_5),
        .Q(input_data_keep_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \input_data_keep_V_0_state[0]_i_1 
       (.I0(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(MemBank_A_U_n_13),
        .I3(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .O(\input_data_keep_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \input_data_keep_V_0_state[1]_i_1 
       (.I0(MemBank_A_U_n_13),
        .I1(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I2(input_data_TVALID),
        .I3(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .O(input_data_keep_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_keep_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_keep_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_state),
        .Q(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_last_V_0_payload_A[0]_i_1 
       (.I0(input_data_TLAST),
        .I1(input_data_last_V_0_sel_wr),
        .I2(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I4(input_data_last_V_0_payload_A),
        .O(\input_data_last_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_last_V_0_payload_B[0]_i_1 
       (.I0(input_data_TLAST),
        .I1(input_data_last_V_0_sel_wr),
        .I2(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I4(input_data_last_V_0_payload_B),
        .O(\input_data_last_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    input_data_last_V_0_sel_rd_i_1
       (.I0(MemBank_A_U_n_13),
        .I1(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I2(input_data_last_V_0_sel),
        .O(input_data_last_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_sel_rd_i_1_n_5),
        .Q(input_data_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_last_V_0_sel_wr_i_1
       (.I0(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_last_V_0_sel_wr),
        .O(input_data_last_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_sel_wr_i_1_n_5),
        .Q(input_data_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \input_data_last_V_0_state[0]_i_1 
       (.I0(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(MemBank_A_U_n_13),
        .I3(\input_data_last_V_0_state_reg_n_5_[0] ),
        .O(\input_data_last_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \input_data_last_V_0_state[1]_i_1 
       (.I0(MemBank_A_U_n_13),
        .I1(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I2(input_data_TVALID),
        .I3(\input_data_last_V_0_state_reg_n_5_[1] ),
        .O(input_data_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_last_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_state),
        .Q(\input_data_last_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_strb_V_0_payload_A[0]_i_1 
       (.I0(input_data_TSTRB[0]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I4(input_data_strb_V_0_payload_A[0]),
        .O(\input_data_strb_V_0_payload_A[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_strb_V_0_payload_A[1]_i_1 
       (.I0(input_data_TSTRB[1]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I4(input_data_strb_V_0_payload_A[1]),
        .O(\input_data_strb_V_0_payload_A[1]_i_1_n_5 ));
  FDRE \input_data_strb_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_strb_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_A[1]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_strb_V_0_payload_B[0]_i_1 
       (.I0(input_data_TSTRB[0]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I4(input_data_strb_V_0_payload_B[0]),
        .O(\input_data_strb_V_0_payload_B[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_strb_V_0_payload_B[1]_i_1 
       (.I0(input_data_TSTRB[1]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I4(input_data_strb_V_0_payload_B[1]),
        .O(\input_data_strb_V_0_payload_B[1]_i_1_n_5 ));
  FDRE \input_data_strb_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_strb_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_B[1]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    input_data_strb_V_0_sel_rd_i_1
       (.I0(MemBank_A_U_n_13),
        .I1(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I2(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_strb_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_sel_rd_i_1_n_5),
        .Q(input_data_strb_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_strb_V_0_sel_wr_i_1
       (.I0(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_strb_V_0_sel_wr),
        .O(input_data_strb_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_strb_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_sel_wr_i_1_n_5),
        .Q(input_data_strb_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \input_data_strb_V_0_state[0]_i_1 
       (.I0(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(MemBank_A_U_n_13),
        .I3(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .O(\input_data_strb_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \input_data_strb_V_0_state[1]_i_1 
       (.I0(MemBank_A_U_n_13),
        .I1(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I2(input_data_TVALID),
        .I3(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .O(input_data_strb_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_strb_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_strb_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_state),
        .Q(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_user_V_0_payload_A[0]_i_1 
       (.I0(input_data_TUSER),
        .I1(input_data_user_V_0_sel_wr),
        .I2(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I4(input_data_user_V_0_payload_A),
        .O(\input_data_user_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_user_V_0_payload_B[0]_i_1 
       (.I0(input_data_TUSER),
        .I1(input_data_user_V_0_sel_wr),
        .I2(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I4(input_data_user_V_0_payload_B),
        .O(\input_data_user_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_user_V_0_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    input_data_user_V_0_sel_rd_i_1
       (.I0(MemBank_A_U_n_13),
        .I1(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I2(input_data_user_V_0_sel),
        .O(input_data_user_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_sel_rd_i_1_n_5),
        .Q(input_data_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_user_V_0_sel_wr_i_1
       (.I0(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_user_V_0_sel_wr),
        .O(input_data_user_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_sel_wr_i_1_n_5),
        .Q(input_data_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \input_data_user_V_0_state[0]_i_1 
       (.I0(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(MemBank_A_U_n_13),
        .I3(\input_data_user_V_0_state_reg_n_5_[0] ),
        .O(\input_data_user_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \input_data_user_V_0_state[1]_i_1 
       (.I0(MemBank_A_U_n_13),
        .I1(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I2(input_data_TVALID),
        .I3(\input_data_user_V_0_state_reg_n_5_[1] ),
        .O(input_data_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_user_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_state),
        .Q(\input_data_user_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_AXILiteS_s_axi network_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q({\ap_CS_fsm_reg_n_5_[43] ,\ap_CS_fsm_reg_n_5_[0] }),
        .SR(clear),
        .\ap_CS_fsm_reg[1] (MemBank_A_U_n_6),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .int_ap_ready_i_2_0(output_data_TVALID),
        .int_ap_ready_reg_0(\output_data_data_V_1_state_reg_n_5_[0] ),
        .interrupt(interrupt),
        .output_data_TREADY(output_data_TREADY),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .output_data_dest_V_1_state(output_data_dest_V_1_state),
        .output_data_id_V_1_state(output_data_id_V_1_state),
        .output_data_keep_V_1_state(output_data_keep_V_1_state),
        .output_data_last_V_1_state(output_data_last_V_1_state),
        .output_data_strb_V_1_state(output_data_strb_V_1_state),
        .output_data_user_V_1_state(output_data_user_V_1_state),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA({\^s_axi_AXILiteS_RDATA [7],\^s_axi_AXILiteS_RDATA [3:0]}),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA({s_axi_AXILiteS_WDATA[7],s_axi_AXILiteS_WDATA[1:0]}),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[0]_INST_0 
       (.I0(output_data_data_V_1_payload_B[0]),
        .I1(output_data_data_V_1_payload_A[0]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[10]_INST_0 
       (.I0(output_data_data_V_1_payload_B[10]),
        .I1(output_data_data_V_1_payload_A[10]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[11]_INST_0 
       (.I0(output_data_data_V_1_payload_B[11]),
        .I1(output_data_data_V_1_payload_A[11]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[12]_INST_0 
       (.I0(output_data_data_V_1_payload_B[12]),
        .I1(output_data_data_V_1_payload_A[12]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[13]_INST_0 
       (.I0(output_data_data_V_1_payload_B[13]),
        .I1(output_data_data_V_1_payload_A[13]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[14]_INST_0 
       (.I0(output_data_data_V_1_payload_B[14]),
        .I1(output_data_data_V_1_payload_A[14]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[15]_INST_0 
       (.I0(output_data_data_V_1_payload_B[15]),
        .I1(output_data_data_V_1_payload_A[15]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[1]_INST_0 
       (.I0(output_data_data_V_1_payload_B[1]),
        .I1(output_data_data_V_1_payload_A[1]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[2]_INST_0 
       (.I0(output_data_data_V_1_payload_B[2]),
        .I1(output_data_data_V_1_payload_A[2]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[3]_INST_0 
       (.I0(output_data_data_V_1_payload_B[3]),
        .I1(output_data_data_V_1_payload_A[3]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[4]_INST_0 
       (.I0(output_data_data_V_1_payload_B[4]),
        .I1(output_data_data_V_1_payload_A[4]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[5]_INST_0 
       (.I0(output_data_data_V_1_payload_B[5]),
        .I1(output_data_data_V_1_payload_A[5]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[6]_INST_0 
       (.I0(output_data_data_V_1_payload_B[6]),
        .I1(output_data_data_V_1_payload_A[6]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[7]_INST_0 
       (.I0(output_data_data_V_1_payload_B[7]),
        .I1(output_data_data_V_1_payload_A[7]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[8]_INST_0 
       (.I0(output_data_data_V_1_payload_B[8]),
        .I1(output_data_data_V_1_payload_A[8]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[9]_INST_0 
       (.I0(output_data_data_V_1_payload_B[9]),
        .I1(output_data_data_V_1_payload_A[9]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDEST[0]_INST_0 
       (.I0(output_data_dest_V_1_payload_B),
        .I1(output_data_dest_V_1_payload_A),
        .I2(output_data_dest_V_1_sel),
        .O(output_data_TDEST));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TID[0]_INST_0 
       (.I0(output_data_id_V_1_payload_B),
        .I1(output_data_id_V_1_payload_A),
        .I2(output_data_id_V_1_sel),
        .O(output_data_TID));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TKEEP[0]_INST_0 
       (.I0(output_data_keep_V_1_payload_B[0]),
        .I1(output_data_keep_V_1_payload_A[0]),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_TKEEP[0]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TKEEP[1]_INST_0 
       (.I0(output_data_keep_V_1_payload_B[1]),
        .I1(output_data_keep_V_1_payload_A[1]),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_TKEEP[1]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TLAST[0]_INST_0 
       (.I0(output_data_last_V_1_payload_B),
        .I1(output_data_last_V_1_payload_A),
        .I2(output_data_last_V_1_sel),
        .O(output_data_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TSTRB[0]_INST_0 
       (.I0(output_data_strb_V_1_payload_B[0]),
        .I1(output_data_strb_V_1_payload_A[0]),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_TSTRB[0]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TSTRB[1]_INST_0 
       (.I0(output_data_strb_V_1_payload_B[1]),
        .I1(output_data_strb_V_1_payload_A[1]),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_TSTRB[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TUSER[0]_INST_0 
       (.I0(output_data_user_V_1_payload_B),
        .I1(output_data_user_V_1_payload_A),
        .I2(output_data_user_V_1_sel),
        .O(output_data_TUSER));
  LUT3 #(
    .INIT(8'h45)) 
    \output_data_data_V_1_payload_A[15]_i_1 
       (.I0(output_data_data_V_1_sel_wr),
        .I1(output_data_data_V_1_ack_in),
        .I2(\output_data_data_V_1_state_reg_n_5_[0] ),
        .O(output_data_data_V_1_load_A));
  FDRE \output_data_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[0]),
        .Q(output_data_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[10]),
        .Q(output_data_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[11]),
        .Q(output_data_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[12]),
        .Q(output_data_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[13]),
        .Q(output_data_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[14]),
        .Q(output_data_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[15]),
        .Q(output_data_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[1]),
        .Q(output_data_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[2]),
        .Q(output_data_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[3]),
        .Q(output_data_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[4]),
        .Q(output_data_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[5]),
        .Q(output_data_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[6]),
        .Q(output_data_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[7]),
        .Q(output_data_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[8]),
        .Q(output_data_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[9]),
        .Q(output_data_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \output_data_data_V_1_payload_B[15]_i_1 
       (.I0(output_data_data_V_1_sel_wr),
        .I1(output_data_data_V_1_ack_in),
        .I2(\output_data_data_V_1_state_reg_n_5_[0] ),
        .O(output_data_data_V_1_load_B));
  FDRE \output_data_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[0]),
        .Q(output_data_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[10]),
        .Q(output_data_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[11]),
        .Q(output_data_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[12]),
        .Q(output_data_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[13]),
        .Q(output_data_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[14]),
        .Q(output_data_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[15]),
        .Q(output_data_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[1]),
        .Q(output_data_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[2]),
        .Q(output_data_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[3]),
        .Q(output_data_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[4]),
        .Q(output_data_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[5]),
        .Q(output_data_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[6]),
        .Q(output_data_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[7]),
        .Q(output_data_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[8]),
        .Q(output_data_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[9]),
        .Q(output_data_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_data_V_1_sel_rd_i_1
       (.I0(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_data_V_1_sel),
        .O(output_data_data_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_sel_rd_i_1_n_5),
        .Q(output_data_data_V_1_sel),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    output_data_data_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_data_V_1_sel_wr),
        .O(output_data_data_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_sel_wr_i_1_n_5),
        .Q(output_data_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    \output_data_data_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I2(output_data_TREADY),
        .I3(output_data_data_V_1_ack_in),
        .O(\output_data_data_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_data_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr042_out),
        .I2(output_data_data_V_1_ack_in),
        .I3(\output_data_data_V_1_state_reg_n_5_[0] ),
        .O(\output_data_data_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_data_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_data_V_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_data_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  FDRE \output_data_dest_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_dest_V_U_n_14),
        .Q(output_data_dest_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_dest_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_dest_V_U_n_15),
        .Q(output_data_dest_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_dest_V_1_sel_rd_i_1
       (.I0(output_data_TVALID),
        .I1(output_data_TREADY),
        .I2(output_data_dest_V_1_sel),
        .O(output_data_dest_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_dest_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_sel_rd_i_1_n_5),
        .Q(output_data_dest_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_dest_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_dest_V_1_state),
        .I2(output_data_dest_V_1_sel_wr),
        .O(output_data_dest_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_dest_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_sel_wr_i_1_n_5),
        .Q(output_data_dest_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \output_data_dest_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_TREADY),
        .I2(output_data_dest_V_1_state),
        .I3(output_data_TVALID),
        .O(\output_data_dest_V_1_state[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \output_data_dest_V_1_state[0]_i_2 
       (.I0(output_data_data_V_1_ack_in),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(\icmp_ln200_reg_696_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(output_data_data_V_1_sel_wr042_out));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_dest_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr042_out),
        .I2(output_data_dest_V_1_state),
        .I3(output_data_TVALID),
        .O(\output_data_dest_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_dest_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_TVALID),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_dest_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_dest_V_1_state),
        .R(ap_rst_n_inv));
  FDRE \output_data_id_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_id_V_U_n_5),
        .Q(output_data_id_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_id_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_id_V_U_n_6),
        .Q(output_data_id_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_id_V_1_sel_rd_i_1
       (.I0(output_data_id_V_1_state[0]),
        .I1(output_data_TREADY),
        .I2(output_data_id_V_1_sel),
        .O(output_data_id_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_id_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_sel_rd_i_1_n_5),
        .Q(output_data_id_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_id_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_id_V_1_state[1]),
        .I2(output_data_id_V_1_sel_wr),
        .O(output_data_id_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_id_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_sel_wr_i_1_n_5),
        .Q(output_data_id_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \output_data_id_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_TREADY),
        .I2(output_data_id_V_1_state[1]),
        .I3(output_data_id_V_1_state[0]),
        .O(\output_data_id_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_id_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr042_out),
        .I2(output_data_id_V_1_state[1]),
        .I3(output_data_id_V_1_state[0]),
        .O(\output_data_id_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_id_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_id_V_1_state[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_id_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_id_V_1_state[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h45)) 
    \output_data_keep_V_1_payload_A[1]_i_1 
       (.I0(output_data_keep_V_1_sel_wr),
        .I1(output_data_keep_V_1_state[1]),
        .I2(output_data_keep_V_1_state[0]),
        .O(output_data_keep_V_1_load_A));
  FDRE \output_data_keep_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_A),
        .D(sig_buffer_keep_V_q0[0]),
        .Q(output_data_keep_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_keep_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_A),
        .D(sig_buffer_keep_V_q0[1]),
        .Q(output_data_keep_V_1_payload_A[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \output_data_keep_V_1_payload_B[1]_i_1 
       (.I0(output_data_keep_V_1_sel_wr),
        .I1(output_data_keep_V_1_state[1]),
        .I2(output_data_keep_V_1_state[0]),
        .O(output_data_keep_V_1_load_B));
  FDRE \output_data_keep_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_B),
        .D(sig_buffer_keep_V_q0[0]),
        .Q(output_data_keep_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_keep_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_B),
        .D(sig_buffer_keep_V_q0[1]),
        .Q(output_data_keep_V_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_keep_V_1_sel_rd_i_1
       (.I0(output_data_keep_V_1_state[0]),
        .I1(output_data_TREADY),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_keep_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_keep_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_sel_rd_i_1_n_5),
        .Q(output_data_keep_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_keep_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_keep_V_1_state[1]),
        .I2(output_data_keep_V_1_sel_wr),
        .O(output_data_keep_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_keep_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_sel_wr_i_1_n_5),
        .Q(output_data_keep_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \output_data_keep_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_TREADY),
        .I2(output_data_keep_V_1_state[1]),
        .I3(output_data_keep_V_1_state[0]),
        .O(\output_data_keep_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_keep_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr042_out),
        .I2(output_data_keep_V_1_state[1]),
        .I3(output_data_keep_V_1_state[0]),
        .O(\output_data_keep_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_keep_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_keep_V_1_state[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_keep_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_keep_V_1_state[1]),
        .R(ap_rst_n_inv));
  FDRE \output_data_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_last_V_U_n_9),
        .Q(output_data_last_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_last_V_U_n_10),
        .Q(output_data_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_last_V_1_sel_rd_i_1
       (.I0(output_data_last_V_1_state[0]),
        .I1(output_data_TREADY),
        .I2(output_data_last_V_1_sel),
        .O(output_data_last_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_sel_rd_i_1_n_5),
        .Q(output_data_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_last_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_last_V_1_state[1]),
        .I2(output_data_last_V_1_sel_wr),
        .O(output_data_last_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_sel_wr_i_1_n_5),
        .Q(output_data_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \output_data_last_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_TREADY),
        .I2(output_data_last_V_1_state[1]),
        .I3(output_data_last_V_1_state[0]),
        .O(\output_data_last_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_last_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr042_out),
        .I2(output_data_last_V_1_state[1]),
        .I3(output_data_last_V_1_state[0]),
        .O(\output_data_last_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_last_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_last_V_1_state[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_last_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_last_V_1_state[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h45)) 
    \output_data_strb_V_1_payload_A[1]_i_1 
       (.I0(output_data_strb_V_1_sel_wr),
        .I1(output_data_strb_V_1_state[1]),
        .I2(output_data_strb_V_1_state[0]),
        .O(output_data_strb_V_1_load_A));
  FDRE \output_data_strb_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_A),
        .D(sig_buffer_strb_V_q0[0]),
        .Q(output_data_strb_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_strb_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_A),
        .D(sig_buffer_strb_V_q0[1]),
        .Q(output_data_strb_V_1_payload_A[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \output_data_strb_V_1_payload_B[1]_i_1 
       (.I0(output_data_strb_V_1_sel_wr),
        .I1(output_data_strb_V_1_state[1]),
        .I2(output_data_strb_V_1_state[0]),
        .O(output_data_strb_V_1_load_B));
  FDRE \output_data_strb_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_B),
        .D(sig_buffer_strb_V_q0[0]),
        .Q(output_data_strb_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_strb_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_B),
        .D(sig_buffer_strb_V_q0[1]),
        .Q(output_data_strb_V_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_strb_V_1_sel_rd_i_1
       (.I0(output_data_strb_V_1_state[0]),
        .I1(output_data_TREADY),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_strb_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_strb_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_sel_rd_i_1_n_5),
        .Q(output_data_strb_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_strb_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_strb_V_1_state[1]),
        .I2(output_data_strb_V_1_sel_wr),
        .O(output_data_strb_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_strb_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_sel_wr_i_1_n_5),
        .Q(output_data_strb_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \output_data_strb_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_TREADY),
        .I2(output_data_strb_V_1_state[1]),
        .I3(output_data_strb_V_1_state[0]),
        .O(\output_data_strb_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_strb_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr042_out),
        .I2(output_data_strb_V_1_state[1]),
        .I3(output_data_strb_V_1_state[0]),
        .O(\output_data_strb_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_strb_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_strb_V_1_state[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_strb_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_strb_V_1_state[1]),
        .R(ap_rst_n_inv));
  FDRE \output_data_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_user_V_U_n_5),
        .Q(output_data_user_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_user_V_U_n_6),
        .Q(output_data_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_user_V_1_sel_rd_i_1
       (.I0(output_data_user_V_1_state[0]),
        .I1(output_data_TREADY),
        .I2(output_data_user_V_1_sel),
        .O(output_data_user_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_sel_rd_i_1_n_5),
        .Q(output_data_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_user_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_user_V_1_state[1]),
        .I2(output_data_user_V_1_sel_wr),
        .O(output_data_user_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_sel_wr_i_1_n_5),
        .Q(output_data_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \output_data_user_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr042_out),
        .I1(output_data_TREADY),
        .I2(output_data_user_V_1_state[1]),
        .I3(output_data_user_V_1_state[0]),
        .O(\output_data_user_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_user_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr042_out),
        .I2(output_data_user_V_1_state[1]),
        .I3(output_data_user_V_1_state[0]),
        .O(\output_data_user_V_1_state[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_user_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_user_V_1_state[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_user_V_1_state[1]_i_1_n_5 ),
        .Q(output_data_user_V_1_state[1]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V sig_buffer_dest_V_U
       (.Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[41] (sig_buffer_dest_V_U_n_13),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .\i_0_reg_392_reg[5] (sig_buffer_dest_V_U_n_6),
        .\i_0_reg_392_reg[8] (sig_buffer_dest_V_U_n_17),
        .\i_0_reg_392_reg[9] (sig_buffer_dest_V_U_n_16),
        .input_data_dest_V_0_payload_A(input_data_dest_V_0_payload_A),
        .input_data_dest_V_0_payload_B(input_data_dest_V_0_payload_B),
        .input_data_dest_V_0_sel(input_data_dest_V_0_sel),
        .output_data_dest_V_1_payload_A(output_data_dest_V_1_payload_A),
        .output_data_dest_V_1_payload_B(output_data_dest_V_1_payload_B),
        .\output_data_dest_V_1_payload_B_reg[0] (output_data_TVALID),
        .output_data_dest_V_1_sel_wr(output_data_dest_V_1_sel_wr),
        .output_data_dest_V_1_state(output_data_dest_V_1_state),
        .\q0[0]_i_2__0 (sig_buffer_last_V_U_n_12),
        .\q0_reg[0] (sig_buffer_dest_V_U_n_14),
        .\q0_reg[0]_0 (sig_buffer_dest_V_U_n_15),
        .\q0_reg[0]_1 (\input_data_data_V_0_state_reg_n_5_[0] ),
        .\q0_reg[0]_2 (MemBank_Out_U_n_21),
        .\q0_reg[0]_3 (sig_buffer_dest_V_address0[7:4]),
        .\q0_reg[0]_4 (MemBank_A_U_n_8),
        .\q0_reg[0]_5 (MemBank_A_U_n_9),
        .\q0_reg[0]_6 (sig_buffer_last_V_U_n_11),
        .ram_reg({i_2_reg_414_reg[9:8],i_2_reg_414_reg[3:0]}),
        .ram_reg_0({i_0_reg_392_reg[9:8],i_0_reg_392_reg[5:0]}),
        .ram_reg_256_511_0_0(MemBank_A_U_n_13),
        .sig_buffer_dest_V_address0({sig_buffer_dest_V_address0[9:8],sig_buffer_dest_V_address0[3:0]}),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_0 sig_buffer_id_V_U
       (.ap_clk(ap_clk),
        .input_data_id_V_0_payload_A(input_data_id_V_0_payload_A),
        .input_data_id_V_0_payload_B(input_data_id_V_0_payload_B),
        .input_data_id_V_0_sel(input_data_id_V_0_sel),
        .output_data_id_V_1_payload_A(output_data_id_V_1_payload_A),
        .output_data_id_V_1_payload_B(output_data_id_V_1_payload_B),
        .output_data_id_V_1_sel_wr(output_data_id_V_1_sel_wr),
        .output_data_id_V_1_state(output_data_id_V_1_state),
        .\q0[0]_i_2__1 (sig_buffer_last_V_U_n_12),
        .\q0_reg[0] (sig_buffer_id_V_U_n_5),
        .\q0_reg[0]_0 (sig_buffer_id_V_U_n_6),
        .\q0_reg[0]_1 (sig_buffer_last_V_U_n_11),
        .\q0_reg[0]_2 (sig_buffer_dest_V_U_n_16),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_17),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V sig_buffer_keep_V_U
       (.D(sig_buffer_keep_V_q0),
        .E(p_216_in),
        .ap_clk(ap_clk),
        .input_data_keep_V_0_payload_A(input_data_keep_V_0_payload_A),
        .input_data_keep_V_0_payload_B(input_data_keep_V_0_payload_B),
        .input_data_keep_V_0_sel(input_data_keep_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_1 sig_buffer_last_V_U
       (.Q(i_2_reg_414_reg[9:4]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .\i_0_reg_392_reg[9] (sig_buffer_last_V_U_n_12),
        .\i_2_reg_414_reg[8] (sig_buffer_last_V_U_n_11),
        .input_data_last_V_0_payload_A(input_data_last_V_0_payload_A),
        .input_data_last_V_0_payload_B(input_data_last_V_0_payload_B),
        .input_data_last_V_0_sel(input_data_last_V_0_sel),
        .output_data_last_V_1_payload_A(output_data_last_V_1_payload_A),
        .output_data_last_V_1_payload_B(output_data_last_V_1_payload_B),
        .output_data_last_V_1_sel_wr(output_data_last_V_1_sel_wr),
        .output_data_last_V_1_state(output_data_last_V_1_state),
        .\q0_reg[0] (sig_buffer_last_V_U_n_9),
        .\q0_reg[0]_0 (sig_buffer_last_V_U_n_10),
        .\q0_reg[0]_1 ({sig_buffer_dest_V_address0[9:8],sig_buffer_dest_V_address0[3:0]}),
        .\q0_reg[0]_2 (sig_buffer_dest_V_U_n_16),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_17),
        .ram_reg(ap_CS_fsm_pp1_stage0),
        .ram_reg_0_255_0_0(i_0_reg_392_reg[9:4]),
        .ram_reg_0_255_0_0_0(sig_buffer_dest_V_U_n_13),
        .ram_reg_0_255_0_0_1(MemBank_A_U_n_13),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0[7:4]),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_2 sig_buffer_strb_V_U
       (.D(sig_buffer_strb_V_q0),
        .E(p_216_in),
        .ap_clk(ap_clk),
        .input_data_strb_V_0_payload_A(input_data_strb_V_0_payload_A),
        .input_data_strb_V_0_payload_B(input_data_strb_V_0_payload_B),
        .input_data_strb_V_0_sel(input_data_strb_V_0_sel),
        .ram_reg(MemBank_A_U_n_13),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_3 sig_buffer_user_V_U
       (.ap_clk(ap_clk),
        .input_data_user_V_0_payload_A(input_data_user_V_0_payload_A),
        .input_data_user_V_0_payload_B(input_data_user_V_0_payload_B),
        .input_data_user_V_0_sel(input_data_user_V_0_sel),
        .output_data_user_V_1_payload_A(output_data_user_V_1_payload_A),
        .output_data_user_V_1_payload_B(output_data_user_V_1_payload_B),
        .output_data_user_V_1_sel_wr(output_data_user_V_1_sel_wr),
        .output_data_user_V_1_state(output_data_user_V_1_state),
        .\q0[0]_i_2 (sig_buffer_last_V_U_n_12),
        .\q0_reg[0] (sig_buffer_user_V_U_n_5),
        .\q0_reg[0]_0 (sig_buffer_user_V_U_n_6),
        .\q0_reg[0]_1 (sig_buffer_last_V_U_n_11),
        .\q0_reg[0]_2 (sig_buffer_dest_V_U_n_16),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_17),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln197_reg_686[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln195_fu_629_p2),
        .O(zext_ln197_reg_686_reg0));
  FDRE \zext_ln197_reg_686_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln197_reg_686_reg0),
        .D(i_1_reg_403_reg[0]),
        .Q(zext_ln197_reg_686_reg[0]),
        .R(1'b0));
  FDRE \zext_ln197_reg_686_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln197_reg_686_reg0),
        .D(i_1_reg_403_reg[1]),
        .Q(zext_ln197_reg_686_reg[1]),
        .R(1'b0));
  FDRE \zext_ln197_reg_686_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln197_reg_686_reg0),
        .D(i_1_reg_403_reg[2]),
        .Q(zext_ln197_reg_686_reg[2]),
        .R(1'b0));
  FDRE \zext_ln197_reg_686_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln197_reg_686_reg0),
        .D(i_1_reg_403_reg[3]),
        .Q(zext_ln197_reg_686_reg[3]),
        .R(1'b0));
  FDRE \zext_ln197_reg_686_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln197_reg_686_reg0),
        .D(i_1_reg_403_reg[4]),
        .Q(zext_ln197_reg_686_reg[4]),
        .R(1'b0));
  FDRE \zext_ln197_reg_686_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln197_reg_686_reg0),
        .D(i_1_reg_403_reg[5]),
        .Q(zext_ln197_reg_686_reg[5]),
        .R(1'b0));
  FDRE \zext_ln197_reg_686_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln197_reg_686_reg0),
        .D(i_1_reg_403_reg[6]),
        .Q(zext_ln197_reg_686_reg[6]),
        .R(1'b0));
  FDRE \zext_ln197_reg_686_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln197_reg_686_reg0),
        .D(i_1_reg_403_reg[7]),
        .Q(zext_ln197_reg_686_reg[7]),
        .R(1'b0));
  FDRE \zext_ln197_reg_686_reg[8] 
       (.C(ap_clk),
        .CE(zext_ln197_reg_686_reg0),
        .D(i_1_reg_403_reg[8]),
        .Q(zext_ln197_reg_686_reg[8]),
        .R(1'b0));
  FDRE \zext_ln197_reg_686_reg[9] 
       (.C(ap_clk),
        .CE(zext_ln197_reg_686_reg0),
        .D(i_1_reg_403_reg[9]),
        .Q(zext_ln197_reg_686_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_AXILiteS_s_axi
   (SR,
    ap_rst_n_inv,
    D,
    ap_done,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_RDATA,
    interrupt,
    Q,
    ap_rst_n,
    output_data_TREADY,
    output_data_id_V_1_state,
    output_data_last_V_1_state,
    int_ap_ready_reg_0,
    output_data_data_V_1_ack_in,
    output_data_keep_V_1_state,
    output_data_user_V_1_state,
    output_data_strb_V_1_state,
    int_ap_ready_i_2_0,
    output_data_dest_V_1_state,
    \ap_CS_fsm_reg[1] ,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY);
  output [0:0]SR;
  output ap_rst_n_inv;
  output [1:0]D;
  output ap_done;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [4:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input [1:0]Q;
  input ap_rst_n;
  input output_data_TREADY;
  input [1:0]output_data_id_V_1_state;
  input [1:0]output_data_last_V_1_state;
  input int_ap_ready_reg_0;
  input output_data_data_V_1_ack_in;
  input [1:0]output_data_keep_V_1_state;
  input [1:0]output_data_user_V_1_state;
  input [1:0]output_data_strb_V_1_state;
  input int_ap_ready_i_2_0;
  input [0:0]output_data_dest_V_1_state;
  input \ap_CS_fsm_reg[1] ;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input [2:0]s_axi_AXILiteS_WDATA;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_WVALID;
  input [0:0]s_axi_AXILiteS_WSTRB;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [7:1]data0;
  wire int_ap_done_i_1_n_5;
  wire int_ap_done_i_2_n_5;
  wire int_ap_ready_i_2_0;
  wire int_ap_ready_i_2_n_5;
  wire int_ap_ready_i_3_n_5;
  wire int_ap_ready_i_4_n_5;
  wire int_ap_ready_i_5_n_5;
  wire int_ap_ready_i_6_n_5;
  wire int_ap_ready_i_7_n_5;
  wire int_ap_ready_i_8_n_5;
  wire int_ap_ready_i_9_n_5;
  wire int_ap_ready_reg_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_reg_n_5;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_isr;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire interrupt;
  wire output_data_TREADY;
  wire output_data_data_V_1_ack_in;
  wire [0:0]output_data_dest_V_1_state;
  wire [1:0]output_data_id_V_1_state;
  wire [1:0]output_data_keep_V_1_state;
  wire [1:0]output_data_last_V_1_state;
  wire [1:0]output_data_strb_V_1_state;
  wire [1:0]output_data_user_V_1_state;
  wire p_0_in;
  wire p_1_in__0;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [4:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [2:0]s_axi_AXILiteS_WDATA;
  wire [0:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RVALID),
        .I1(s_axi_AXILiteS_RREADY),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_done),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_start),
        .I2(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_0_reg_392[9]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \input_data_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_5),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(ap_done),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .O(int_ap_done_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_5),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h000E)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_i_2_n_5),
        .I1(output_data_TREADY),
        .I2(int_ap_ready_i_3_n_5),
        .I3(int_ap_ready_i_4_n_5),
        .O(ap_done));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    int_ap_ready_i_2
       (.I0(int_ap_ready_i_5_n_5),
        .I1(int_ap_ready_i_6_n_5),
        .I2(output_data_data_V_1_ack_in),
        .I3(int_ap_ready_reg_0),
        .I4(output_data_user_V_1_state[1]),
        .I5(output_data_user_V_1_state[0]),
        .O(int_ap_ready_i_2_n_5));
  LUT6 #(
    .INIT(64'hFF5DFF5DFFFFFF5D)) 
    int_ap_ready_i_3
       (.I0(Q[1]),
        .I1(output_data_user_V_1_state[0]),
        .I2(output_data_user_V_1_state[1]),
        .I3(int_ap_ready_i_7_n_5),
        .I4(output_data_strb_V_1_state[0]),
        .I5(output_data_strb_V_1_state[1]),
        .O(int_ap_ready_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    int_ap_ready_i_4
       (.I0(output_data_id_V_1_state[0]),
        .I1(output_data_id_V_1_state[1]),
        .I2(output_data_last_V_1_state[0]),
        .I3(output_data_last_V_1_state[1]),
        .I4(int_ap_ready_i_8_n_5),
        .I5(int_ap_ready_i_9_n_5),
        .O(int_ap_ready_i_4_n_5));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    int_ap_ready_i_5
       (.I0(output_data_dest_V_1_state),
        .I1(int_ap_ready_i_2_0),
        .I2(output_data_strb_V_1_state[0]),
        .I3(output_data_strb_V_1_state[1]),
        .I4(output_data_last_V_1_state[0]),
        .I5(output_data_last_V_1_state[1]),
        .O(int_ap_ready_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    int_ap_ready_i_6
       (.I0(output_data_keep_V_1_state[1]),
        .I1(output_data_keep_V_1_state[0]),
        .I2(output_data_id_V_1_state[1]),
        .I3(output_data_id_V_1_state[0]),
        .O(int_ap_ready_i_6_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_7
       (.I0(int_ap_ready_i_2_0),
        .I1(output_data_dest_V_1_state),
        .O(int_ap_ready_i_7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_8
       (.I0(output_data_keep_V_1_state[0]),
        .I1(output_data_keep_V_1_state[1]),
        .O(int_ap_ready_i_8_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_9
       (.I0(int_ap_ready_reg_0),
        .I1(output_data_data_V_1_ack_in),
        .O(int_ap_ready_i_9_n_5));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_done),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(s_axi_AXILiteS_WDATA[0]),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_5_[0] ),
        .I1(\waddr_reg_n_5_[1] ),
        .I2(s_axi_AXILiteS_WSTRB),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_AXILiteS_WVALID),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_isr7_out),
        .I5(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_2 
       (.I0(ap_done),
        .I1(\int_ier_reg_n_5_[0] ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_isr),
        .I5(p_1_in__0),
        .O(\int_isr[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[1]_i_2 
       (.I0(ap_done),
        .I1(p_0_in),
        .O(int_isr));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(p_1_in__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_5_[0] ),
        .I1(p_1_in__0),
        .I2(int_gie_reg_n_5),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFF000000CA0000)) 
    \rdata[0]_i_1 
       (.I0(ap_start),
        .I1(\int_ier_reg_n_5_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(\rdata[1]_i_2_n_5 ),
        .I5(\rdata[0]_i_2_n_5 ),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[0]_i_2 
       (.I0(int_gie_reg_n_5),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_isr_reg_n_5_[0] ),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCE0E0000C2020000)) 
    \rdata[1]_i_1 
       (.I0(data0[1]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(p_1_in__0),
        .I4(\rdata[1]_i_2_n_5 ),
        .I5(p_0_in),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[2]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[2]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[3]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[3]),
        .O(rdata[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[7]),
        .O(rdata[7]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A
   (\ap_CS_fsm_reg[24] ,
    \i_0_reg_392_reg[5] ,
    \ap_CS_fsm_reg[8] ,
    \i_0_reg_392_reg[0] ,
    \i_0_reg_392_reg[7] ,
    \ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[24]_0 ,
    \input_data_data_V_0_state_reg[0] ,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[24]_1 ,
    q0,
    Q,
    ram_reg_i_15,
    ram_reg_0,
    ram_reg,
    ap_clk,
    ram_reg_0_0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_3,
    ram_reg_5);
  output \ap_CS_fsm_reg[24] ;
  output \i_0_reg_392_reg[5] ;
  output \ap_CS_fsm_reg[8] ;
  output \i_0_reg_392_reg[0] ;
  output \i_0_reg_392_reg[7] ;
  output \ap_CS_fsm_reg[38] ;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[24]_0 ;
  output \input_data_data_V_0_state_reg[0] ;
  output \ap_CS_fsm_reg[22]_0 ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[24]_1 ;
  output [15:0]q0;
  input [12:0]Q;
  input [9:0]ram_reg_i_15;
  input ram_reg_0;
  input ram_reg;
  input ap_clk;
  input ram_reg_0_0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [0:0]ram_reg_3;
  input [0:0]ram_reg_5;

  wire [13:0]ADDRARDADDR;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire \ap_CS_fsm_reg[24]_1 ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire [15:0]d0;
  wire \i_0_reg_392_reg[0] ;
  wire \i_0_reg_392_reg[5] ;
  wire \i_0_reg_392_reg[7] ;
  wire \input_data_data_V_0_state_reg[0] ;
  wire [15:0]q0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_5;
  wire [9:0]ram_reg_i_15;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_ram network_MemBank_A_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[22]_0 (\ap_CS_fsm_reg[22]_0 ),
        .\ap_CS_fsm_reg[24] (\ap_CS_fsm_reg[24] ),
        .\ap_CS_fsm_reg[24]_0 (\ap_CS_fsm_reg[24]_0 ),
        .\ap_CS_fsm_reg[24]_1 (\ap_CS_fsm_reg[24]_1 ),
        .\ap_CS_fsm_reg[38] (\ap_CS_fsm_reg[38] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .\i_0_reg_392_reg[0] (\i_0_reg_392_reg[0] ),
        .\i_0_reg_392_reg[5] (\i_0_reg_392_reg[5] ),
        .\i_0_reg_392_reg[7] (\i_0_reg_392_reg[7] ),
        .\input_data_data_V_0_state_reg[0] (\input_data_data_V_0_state_reg[0] ),
        .q0(q0),
        .ram_reg(ram_reg),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_5_0({ram_reg_5,ram_reg_3}),
        .ram_reg_i_15(ram_reg_i_15));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_ram
   (\ap_CS_fsm_reg[24] ,
    \i_0_reg_392_reg[5] ,
    \ap_CS_fsm_reg[8] ,
    \i_0_reg_392_reg[0] ,
    \i_0_reg_392_reg[7] ,
    \ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[24]_0 ,
    \input_data_data_V_0_state_reg[0] ,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[24]_1 ,
    q0,
    Q,
    ram_reg_i_15,
    ram_reg_0_0,
    ram_reg,
    ap_clk,
    ram_reg_0_1,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_5_0);
  output \ap_CS_fsm_reg[24] ;
  output \i_0_reg_392_reg[5] ;
  output \ap_CS_fsm_reg[8] ;
  output \i_0_reg_392_reg[0] ;
  output \i_0_reg_392_reg[7] ;
  output \ap_CS_fsm_reg[38] ;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[24]_0 ;
  output \input_data_data_V_0_state_reg[0] ;
  output \ap_CS_fsm_reg[22]_0 ;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[24]_1 ;
  output [15:0]q0;
  input [12:0]Q;
  input [9:0]ram_reg_i_15;
  input ram_reg_0_0;
  input ram_reg;
  input ap_clk;
  input ram_reg_0_1;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_5_0;

  wire [13:0]ADDRARDADDR;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire \ap_CS_fsm_reg[24]_1 ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire [15:0]d0;
  wire \i_0_reg_392_reg[0] ;
  wire \i_0_reg_392_reg[5] ;
  wire \i_0_reg_392_reg[7] ;
  wire \input_data_data_V_0_state_reg[0] ;
  wire [15:0]q0;
  wire ram_reg;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [1:0]ram_reg_5_0;
  wire [9:0]ram_reg_i_15;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'hB)) 
    \input_data_dest_V_0_state[1]_i_3 
       (.I0(\i_0_reg_392_reg[5] ),
        .I1(ram_reg),
        .O(\input_data_data_V_0_state_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_20__0
       (.I0(Q[8]),
        .I1(Q[11]),
        .O(\ap_CS_fsm_reg[24]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_22__0
       (.I0(Q[12]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[38] ));
  LUT6 #(
    .INIT(64'h00000040FFFFFFFF)) 
    ram_reg_0_i_26__0
       (.I0(ram_reg_i_15[5]),
        .I1(ram_reg_i_15[8]),
        .I2(ram_reg_i_15[4]),
        .I3(\i_0_reg_392_reg[0] ),
        .I4(\i_0_reg_392_reg[7] ),
        .I5(Q[0]),
        .O(\i_0_reg_392_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_33
       (.I0(\i_0_reg_392_reg[5] ),
        .I1(Q[8]),
        .I2(Q[11]),
        .I3(Q[2]),
        .O(\ap_CS_fsm_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    ram_reg_0_i_44__0
       (.I0(\i_0_reg_392_reg[5] ),
        .I1(Q[8]),
        .I2(Q[11]),
        .I3(Q[2]),
        .O(\ap_CS_fsm_reg[24]_1 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_0_i_73__0
       (.I0(\i_0_reg_392_reg[5] ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(Q[11]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_85__0
       (.I0(ram_reg_i_15[0]),
        .I1(ram_reg_i_15[6]),
        .I2(ram_reg_i_15[1]),
        .O(\i_0_reg_392_reg[0] ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    ram_reg_0_i_86__0
       (.I0(ram_reg_i_15[7]),
        .I1(ram_reg_i_15[2]),
        .I2(ram_reg_i_15[9]),
        .I3(ram_reg_i_15[3]),
        .O(\i_0_reg_392_reg[7] ));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_90__0
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[6]),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_95__0
       (.I0(Q[7]),
        .I1(Q[10]),
        .I2(Q[4]),
        .O(\ap_CS_fsm_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_99__0
       (.I0(Q[7]),
        .I1(Q[10]),
        .O(\ap_CS_fsm_reg[22] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[0],ram_reg_5_0[0],ram_reg_5_0[0],ram_reg_5_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[0],ram_reg_5_0[0],ram_reg_5_0[0],ram_reg_5_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[1],ram_reg_5_0,ram_reg_5_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B
   (A,
    q1,
    q0,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_7_1,
    CO,
    ram_reg_7_2,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[22]_1 ,
    \ap_CS_fsm_reg[22]_2 ,
    \ap_CS_fsm_reg[22]_3 ,
    \ap_CS_fsm_reg[22]_4 ,
    \ap_CS_fsm_reg[22]_5 ,
    \ap_CS_fsm_reg[22]_6 ,
    \ap_CS_fsm_reg[22]_7 ,
    \ap_CS_fsm_reg[22]_8 ,
    \ap_CS_fsm_reg[22]_9 ,
    \ap_CS_fsm_reg[22]_10 ,
    \ap_CS_fsm_reg[22]_11 ,
    \ap_CS_fsm_reg[22]_12 ,
    \ap_CS_fsm_reg[22]_13 ,
    \ap_CS_fsm_reg[22]_14 ,
    \ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[38]_0 ,
    \ap_CS_fsm_reg[38]_1 ,
    \ap_CS_fsm_reg[38]_2 ,
    \ap_CS_fsm_reg[38]_3 ,
    \ap_CS_fsm_reg[38]_4 ,
    \ap_CS_fsm_reg[38]_5 ,
    \ap_CS_fsm_reg[38]_6 ,
    \ap_CS_fsm_reg[38]_7 ,
    \ap_CS_fsm_reg[38]_8 ,
    \ap_CS_fsm_reg[38]_9 ,
    \ap_CS_fsm_reg[38]_10 ,
    \ap_CS_fsm_reg[38]_11 ,
    \ap_CS_fsm_reg[38]_12 ,
    \ap_CS_fsm_reg[38]_13 ,
    \ap_CS_fsm_reg[38]_14 ,
    d0,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[20] ,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[14] ,
    reg_3551,
    p,
    S,
    \select_ln26_2_reg_887_reg[13] ,
    Q,
    ram_reg_0,
    trunc_ln42_fu_1394_p1,
    trunc_ln42_fu_1378_p1,
    trunc_ln42_fu_1078_p1,
    trunc_ln42_fu_816_p1,
    ram_reg_7_3,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_7_4,
    ram_reg_7_5,
    ram_reg_0_2,
    ram_reg_7_6,
    input_data_data_V_0_sel,
    ram_reg_7_7,
    ap_enable_reg_pp0_iter0,
    ap_clk,
    ram_reg_0_3,
    ram_reg_0_4,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_7_8,
    WEA,
    WEBWE,
    ram_reg_3_1,
    ram_reg_7_9,
    ram_reg_5_1);
  output [15:0]A;
  output [15:0]q1;
  output [15:0]q0;
  output [15:0]ram_reg_7;
  output [15:0]ram_reg_7_0;
  output [15:0]ram_reg_7_1;
  output [0:0]CO;
  output [0:0]ram_reg_7_2;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[22]_0 ;
  output \ap_CS_fsm_reg[22]_1 ;
  output \ap_CS_fsm_reg[22]_2 ;
  output \ap_CS_fsm_reg[22]_3 ;
  output \ap_CS_fsm_reg[22]_4 ;
  output \ap_CS_fsm_reg[22]_5 ;
  output \ap_CS_fsm_reg[22]_6 ;
  output \ap_CS_fsm_reg[22]_7 ;
  output \ap_CS_fsm_reg[22]_8 ;
  output \ap_CS_fsm_reg[22]_9 ;
  output \ap_CS_fsm_reg[22]_10 ;
  output \ap_CS_fsm_reg[22]_11 ;
  output \ap_CS_fsm_reg[22]_12 ;
  output \ap_CS_fsm_reg[22]_13 ;
  output \ap_CS_fsm_reg[22]_14 ;
  output \ap_CS_fsm_reg[38] ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[38]_0 ;
  output \ap_CS_fsm_reg[38]_1 ;
  output \ap_CS_fsm_reg[38]_2 ;
  output \ap_CS_fsm_reg[38]_3 ;
  output \ap_CS_fsm_reg[38]_4 ;
  output \ap_CS_fsm_reg[38]_5 ;
  output \ap_CS_fsm_reg[38]_6 ;
  output \ap_CS_fsm_reg[38]_7 ;
  output \ap_CS_fsm_reg[38]_8 ;
  output \ap_CS_fsm_reg[38]_9 ;
  output \ap_CS_fsm_reg[38]_10 ;
  output \ap_CS_fsm_reg[38]_11 ;
  output \ap_CS_fsm_reg[38]_12 ;
  output \ap_CS_fsm_reg[38]_13 ;
  output \ap_CS_fsm_reg[38]_14 ;
  output [15:0]d0;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[39] ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[20] ;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[14] ;
  input reg_3551;
  input p;
  input [3:0]S;
  input [3:0]\select_ln26_2_reg_887_reg[13] ;
  input [15:0]Q;
  input [18:0]ram_reg_0;
  input [16:0]trunc_ln42_fu_1394_p1;
  input [16:0]trunc_ln42_fu_1378_p1;
  input [16:0]trunc_ln42_fu_1078_p1;
  input [16:0]trunc_ln42_fu_816_p1;
  input ram_reg_7_3;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_7_4;
  input ram_reg_7_5;
  input ram_reg_0_2;
  input [15:0]ram_reg_7_6;
  input input_data_data_V_0_sel;
  input [15:0]ram_reg_7_7;
  input ap_enable_reg_pp0_iter0;
  input ap_clk;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input [13:0]ADDRARDADDR;
  input [13:0]ADDRBWRADDR;
  input [15:0]ram_reg_7_8;
  input [1:0]WEA;
  input [1:0]WEBWE;
  input [0:0]ram_reg_3_1;
  input [1:0]ram_reg_7_9;
  input [0:0]ram_reg_5_1;

  wire [15:0]A;
  wire [13:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [15:0]Q;
  wire [3:0]S;
  wire [1:0]WEA;
  wire [1:0]WEBWE;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[22]_1 ;
  wire \ap_CS_fsm_reg[22]_10 ;
  wire \ap_CS_fsm_reg[22]_11 ;
  wire \ap_CS_fsm_reg[22]_12 ;
  wire \ap_CS_fsm_reg[22]_13 ;
  wire \ap_CS_fsm_reg[22]_14 ;
  wire \ap_CS_fsm_reg[22]_2 ;
  wire \ap_CS_fsm_reg[22]_3 ;
  wire \ap_CS_fsm_reg[22]_4 ;
  wire \ap_CS_fsm_reg[22]_5 ;
  wire \ap_CS_fsm_reg[22]_6 ;
  wire \ap_CS_fsm_reg[22]_7 ;
  wire \ap_CS_fsm_reg[22]_8 ;
  wire \ap_CS_fsm_reg[22]_9 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[38]_0 ;
  wire \ap_CS_fsm_reg[38]_1 ;
  wire \ap_CS_fsm_reg[38]_10 ;
  wire \ap_CS_fsm_reg[38]_11 ;
  wire \ap_CS_fsm_reg[38]_12 ;
  wire \ap_CS_fsm_reg[38]_13 ;
  wire \ap_CS_fsm_reg[38]_14 ;
  wire \ap_CS_fsm_reg[38]_2 ;
  wire \ap_CS_fsm_reg[38]_3 ;
  wire \ap_CS_fsm_reg[38]_4 ;
  wire \ap_CS_fsm_reg[38]_5 ;
  wire \ap_CS_fsm_reg[38]_6 ;
  wire \ap_CS_fsm_reg[38]_7 ;
  wire \ap_CS_fsm_reg[38]_8 ;
  wire \ap_CS_fsm_reg[38]_9 ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [15:0]d0;
  wire input_data_data_V_0_sel;
  wire p;
  wire [15:0]q0;
  wire [15:0]q1;
  wire [18:0]ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire [0:0]ram_reg_3_1;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire [0:0]ram_reg_5_1;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire [15:0]ram_reg_7;
  wire [15:0]ram_reg_7_0;
  wire [15:0]ram_reg_7_1;
  wire [0:0]ram_reg_7_2;
  wire ram_reg_7_3;
  wire ram_reg_7_4;
  wire ram_reg_7_5;
  wire [15:0]ram_reg_7_6;
  wire [15:0]ram_reg_7_7;
  wire [15:0]ram_reg_7_8;
  wire [1:0]ram_reg_7_9;
  wire reg_3551;
  wire [3:0]\select_ln26_2_reg_887_reg[13] ;
  wire [16:0]trunc_ln42_fu_1078_p1;
  wire [16:0]trunc_ln42_fu_1378_p1;
  wire [16:0]trunc_ln42_fu_1394_p1;
  wire [16:0]trunc_ln42_fu_816_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B_ram network_MemBank_B_ram_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[16]_0 (\ap_CS_fsm_reg[16]_0 ),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[22]_0 (\ap_CS_fsm_reg[22]_0 ),
        .\ap_CS_fsm_reg[22]_1 (\ap_CS_fsm_reg[22]_1 ),
        .\ap_CS_fsm_reg[22]_10 (\ap_CS_fsm_reg[22]_10 ),
        .\ap_CS_fsm_reg[22]_11 (\ap_CS_fsm_reg[22]_11 ),
        .\ap_CS_fsm_reg[22]_12 (\ap_CS_fsm_reg[22]_12 ),
        .\ap_CS_fsm_reg[22]_13 (\ap_CS_fsm_reg[22]_13 ),
        .\ap_CS_fsm_reg[22]_14 (\ap_CS_fsm_reg[22]_14 ),
        .\ap_CS_fsm_reg[22]_2 (\ap_CS_fsm_reg[22]_2 ),
        .\ap_CS_fsm_reg[22]_3 (\ap_CS_fsm_reg[22]_3 ),
        .\ap_CS_fsm_reg[22]_4 (\ap_CS_fsm_reg[22]_4 ),
        .\ap_CS_fsm_reg[22]_5 (\ap_CS_fsm_reg[22]_5 ),
        .\ap_CS_fsm_reg[22]_6 (\ap_CS_fsm_reg[22]_6 ),
        .\ap_CS_fsm_reg[22]_7 (\ap_CS_fsm_reg[22]_7 ),
        .\ap_CS_fsm_reg[22]_8 (\ap_CS_fsm_reg[22]_8 ),
        .\ap_CS_fsm_reg[22]_9 (\ap_CS_fsm_reg[22]_9 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[38] (\ap_CS_fsm_reg[38] ),
        .\ap_CS_fsm_reg[38]_0 (\ap_CS_fsm_reg[38]_0 ),
        .\ap_CS_fsm_reg[38]_1 (\ap_CS_fsm_reg[38]_1 ),
        .\ap_CS_fsm_reg[38]_10 (\ap_CS_fsm_reg[38]_10 ),
        .\ap_CS_fsm_reg[38]_11 (\ap_CS_fsm_reg[38]_11 ),
        .\ap_CS_fsm_reg[38]_12 (\ap_CS_fsm_reg[38]_12 ),
        .\ap_CS_fsm_reg[38]_13 (\ap_CS_fsm_reg[38]_13 ),
        .\ap_CS_fsm_reg[38]_14 (\ap_CS_fsm_reg[38]_14 ),
        .\ap_CS_fsm_reg[38]_2 (\ap_CS_fsm_reg[38]_2 ),
        .\ap_CS_fsm_reg[38]_3 (\ap_CS_fsm_reg[38]_3 ),
        .\ap_CS_fsm_reg[38]_4 (\ap_CS_fsm_reg[38]_4 ),
        .\ap_CS_fsm_reg[38]_5 (\ap_CS_fsm_reg[38]_5 ),
        .\ap_CS_fsm_reg[38]_6 (\ap_CS_fsm_reg[38]_6 ),
        .\ap_CS_fsm_reg[38]_7 (\ap_CS_fsm_reg[38]_7 ),
        .\ap_CS_fsm_reg[38]_8 (\ap_CS_fsm_reg[38]_8 ),
        .\ap_CS_fsm_reg[38]_9 (\ap_CS_fsm_reg[38]_9 ),
        .\ap_CS_fsm_reg[39] (\ap_CS_fsm_reg[39] ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .d0(d0),
        .input_data_data_V_0_sel(input_data_data_V_0_sel),
        .p(p),
        .q0(q0),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_4(ram_reg_0_3),
        .ram_reg_0_5(ram_reg_0_4),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .ram_reg_2_0(ram_reg_2),
        .ram_reg_2_1(ram_reg_2_0),
        .ram_reg_3_0(ram_reg_3),
        .ram_reg_3_1(ram_reg_3_0),
        .ram_reg_4_0(ram_reg_4),
        .ram_reg_4_1(ram_reg_4_0),
        .ram_reg_5_0(ram_reg_5),
        .ram_reg_5_1(ram_reg_5_0),
        .ram_reg_5_2({ram_reg_5_1,ram_reg_3_1}),
        .ram_reg_6_0(ram_reg_6),
        .ram_reg_6_1(ram_reg_6_0),
        .ram_reg_7_0(ram_reg_7),
        .ram_reg_7_1(ram_reg_7_0),
        .ram_reg_7_10(ram_reg_7_9),
        .ram_reg_7_2(ram_reg_7_1),
        .ram_reg_7_3(ram_reg_7_2),
        .ram_reg_7_4(ram_reg_7_3),
        .ram_reg_7_5(ram_reg_7_4),
        .ram_reg_7_6(ram_reg_7_5),
        .ram_reg_7_7(ram_reg_7_6),
        .ram_reg_7_8(ram_reg_7_7),
        .ram_reg_7_9(ram_reg_7_8),
        .reg_3551(reg_3551),
        .\select_ln26_2_reg_887_reg[13] (\select_ln26_2_reg_887_reg[13] ),
        .trunc_ln42_fu_1078_p1(trunc_ln42_fu_1078_p1),
        .trunc_ln42_fu_1378_p1(trunc_ln42_fu_1378_p1),
        .trunc_ln42_fu_1394_p1(trunc_ln42_fu_1394_p1),
        .trunc_ln42_fu_816_p1(trunc_ln42_fu_816_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B_ram
   (A,
    q1,
    q0,
    ram_reg_7_0,
    ram_reg_7_1,
    ram_reg_7_2,
    CO,
    ram_reg_7_3,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[22]_1 ,
    \ap_CS_fsm_reg[22]_2 ,
    \ap_CS_fsm_reg[22]_3 ,
    \ap_CS_fsm_reg[22]_4 ,
    \ap_CS_fsm_reg[22]_5 ,
    \ap_CS_fsm_reg[22]_6 ,
    \ap_CS_fsm_reg[22]_7 ,
    \ap_CS_fsm_reg[22]_8 ,
    \ap_CS_fsm_reg[22]_9 ,
    \ap_CS_fsm_reg[22]_10 ,
    \ap_CS_fsm_reg[22]_11 ,
    \ap_CS_fsm_reg[22]_12 ,
    \ap_CS_fsm_reg[22]_13 ,
    \ap_CS_fsm_reg[22]_14 ,
    \ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[38]_0 ,
    \ap_CS_fsm_reg[38]_1 ,
    \ap_CS_fsm_reg[38]_2 ,
    \ap_CS_fsm_reg[38]_3 ,
    \ap_CS_fsm_reg[38]_4 ,
    \ap_CS_fsm_reg[38]_5 ,
    \ap_CS_fsm_reg[38]_6 ,
    \ap_CS_fsm_reg[38]_7 ,
    \ap_CS_fsm_reg[38]_8 ,
    \ap_CS_fsm_reg[38]_9 ,
    \ap_CS_fsm_reg[38]_10 ,
    \ap_CS_fsm_reg[38]_11 ,
    \ap_CS_fsm_reg[38]_12 ,
    \ap_CS_fsm_reg[38]_13 ,
    \ap_CS_fsm_reg[38]_14 ,
    d0,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[20] ,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[14] ,
    reg_3551,
    p,
    S,
    \select_ln26_2_reg_887_reg[13] ,
    Q,
    ram_reg_0_0,
    trunc_ln42_fu_1394_p1,
    trunc_ln42_fu_1378_p1,
    trunc_ln42_fu_1078_p1,
    trunc_ln42_fu_816_p1,
    ram_reg_7_4,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_4_0,
    ram_reg_4_1,
    ram_reg_5_0,
    ram_reg_5_1,
    ram_reg_6_0,
    ram_reg_6_1,
    ram_reg_7_5,
    ram_reg_7_6,
    ram_reg_0_3,
    ram_reg_7_7,
    input_data_data_V_0_sel,
    ram_reg_7_8,
    ap_enable_reg_pp0_iter0,
    ap_clk,
    ram_reg_0_4,
    ram_reg_0_5,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_7_9,
    WEA,
    WEBWE,
    ram_reg_5_2,
    ram_reg_7_10);
  output [15:0]A;
  output [15:0]q1;
  output [15:0]q0;
  output [15:0]ram_reg_7_0;
  output [15:0]ram_reg_7_1;
  output [15:0]ram_reg_7_2;
  output [0:0]CO;
  output [0:0]ram_reg_7_3;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[22]_0 ;
  output \ap_CS_fsm_reg[22]_1 ;
  output \ap_CS_fsm_reg[22]_2 ;
  output \ap_CS_fsm_reg[22]_3 ;
  output \ap_CS_fsm_reg[22]_4 ;
  output \ap_CS_fsm_reg[22]_5 ;
  output \ap_CS_fsm_reg[22]_6 ;
  output \ap_CS_fsm_reg[22]_7 ;
  output \ap_CS_fsm_reg[22]_8 ;
  output \ap_CS_fsm_reg[22]_9 ;
  output \ap_CS_fsm_reg[22]_10 ;
  output \ap_CS_fsm_reg[22]_11 ;
  output \ap_CS_fsm_reg[22]_12 ;
  output \ap_CS_fsm_reg[22]_13 ;
  output \ap_CS_fsm_reg[22]_14 ;
  output \ap_CS_fsm_reg[38] ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[38]_0 ;
  output \ap_CS_fsm_reg[38]_1 ;
  output \ap_CS_fsm_reg[38]_2 ;
  output \ap_CS_fsm_reg[38]_3 ;
  output \ap_CS_fsm_reg[38]_4 ;
  output \ap_CS_fsm_reg[38]_5 ;
  output \ap_CS_fsm_reg[38]_6 ;
  output \ap_CS_fsm_reg[38]_7 ;
  output \ap_CS_fsm_reg[38]_8 ;
  output \ap_CS_fsm_reg[38]_9 ;
  output \ap_CS_fsm_reg[38]_10 ;
  output \ap_CS_fsm_reg[38]_11 ;
  output \ap_CS_fsm_reg[38]_12 ;
  output \ap_CS_fsm_reg[38]_13 ;
  output \ap_CS_fsm_reg[38]_14 ;
  output [15:0]d0;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[39] ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[20] ;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[14] ;
  input reg_3551;
  input p;
  input [3:0]S;
  input [3:0]\select_ln26_2_reg_887_reg[13] ;
  input [15:0]Q;
  input [18:0]ram_reg_0_0;
  input [16:0]trunc_ln42_fu_1394_p1;
  input [16:0]trunc_ln42_fu_1378_p1;
  input [16:0]trunc_ln42_fu_1078_p1;
  input [16:0]trunc_ln42_fu_816_p1;
  input ram_reg_7_4;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_4_0;
  input ram_reg_4_1;
  input ram_reg_5_0;
  input ram_reg_5_1;
  input ram_reg_6_0;
  input ram_reg_6_1;
  input ram_reg_7_5;
  input ram_reg_7_6;
  input ram_reg_0_3;
  input [15:0]ram_reg_7_7;
  input input_data_data_V_0_sel;
  input [15:0]ram_reg_7_8;
  input ap_enable_reg_pp0_iter0;
  input ap_clk;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [13:0]ADDRARDADDR;
  input [13:0]ADDRBWRADDR;
  input [15:0]ram_reg_7_9;
  input [1:0]WEA;
  input [1:0]WEBWE;
  input [1:0]ram_reg_5_2;
  input [1:0]ram_reg_7_10;

  wire [15:0]A;
  wire [13:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [15:0]Q;
  wire [3:0]S;
  wire [1:0]WEA;
  wire [1:0]WEBWE;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[22]_1 ;
  wire \ap_CS_fsm_reg[22]_10 ;
  wire \ap_CS_fsm_reg[22]_11 ;
  wire \ap_CS_fsm_reg[22]_12 ;
  wire \ap_CS_fsm_reg[22]_13 ;
  wire \ap_CS_fsm_reg[22]_14 ;
  wire \ap_CS_fsm_reg[22]_2 ;
  wire \ap_CS_fsm_reg[22]_3 ;
  wire \ap_CS_fsm_reg[22]_4 ;
  wire \ap_CS_fsm_reg[22]_5 ;
  wire \ap_CS_fsm_reg[22]_6 ;
  wire \ap_CS_fsm_reg[22]_7 ;
  wire \ap_CS_fsm_reg[22]_8 ;
  wire \ap_CS_fsm_reg[22]_9 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[38]_0 ;
  wire \ap_CS_fsm_reg[38]_1 ;
  wire \ap_CS_fsm_reg[38]_10 ;
  wire \ap_CS_fsm_reg[38]_11 ;
  wire \ap_CS_fsm_reg[38]_12 ;
  wire \ap_CS_fsm_reg[38]_13 ;
  wire \ap_CS_fsm_reg[38]_14 ;
  wire \ap_CS_fsm_reg[38]_2 ;
  wire \ap_CS_fsm_reg[38]_3 ;
  wire \ap_CS_fsm_reg[38]_4 ;
  wire \ap_CS_fsm_reg[38]_5 ;
  wire \ap_CS_fsm_reg[38]_6 ;
  wire \ap_CS_fsm_reg[38]_7 ;
  wire \ap_CS_fsm_reg[38]_8 ;
  wire \ap_CS_fsm_reg[38]_9 ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [15:0]d0;
  wire input_data_data_V_0_sel;
  wire p;
  wire [15:0]q0;
  wire [15:0]q1;
  wire [18:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_i_286_n_5;
  wire ram_reg_0_i_287_n_5;
  wire ram_reg_0_i_290_n_5;
  wire ram_reg_0_i_291_n_5;
  wire ram_reg_0_i_74_n_5;
  wire ram_reg_0_i_76__0_n_5;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_i_10_n_5;
  wire ram_reg_1_i_13_n_5;
  wire ram_reg_1_i_14_n_5;
  wire ram_reg_1_i_3__0_n_5;
  wire ram_reg_1_i_5__0_n_5;
  wire ram_reg_1_i_9_n_5;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_i_11_n_5;
  wire ram_reg_2_i_12_n_5;
  wire ram_reg_2_i_14_n_5;
  wire ram_reg_2_i_15_n_5;
  wire ram_reg_2_i_3_n_5;
  wire ram_reg_2_i_5__0_n_5;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_i_10_n_5;
  wire ram_reg_3_i_11_n_5;
  wire ram_reg_3_i_13_n_5;
  wire ram_reg_3_i_14_n_5;
  wire ram_reg_3_i_4__0_n_5;
  wire ram_reg_3_i_6__0_n_5;
  wire ram_reg_4_0;
  wire ram_reg_4_1;
  wire ram_reg_4_i_10_n_5;
  wire ram_reg_4_i_11_n_5;
  wire ram_reg_4_i_13_n_5;
  wire ram_reg_4_i_14_n_5;
  wire ram_reg_4_i_3__0_n_5;
  wire ram_reg_4_i_5__0_n_5;
  wire ram_reg_5_0;
  wire ram_reg_5_1;
  wire [1:0]ram_reg_5_2;
  wire ram_reg_5_i_11_n_5;
  wire ram_reg_5_i_12_n_5;
  wire ram_reg_5_i_14_n_5;
  wire ram_reg_5_i_15_n_5;
  wire ram_reg_5_i_4_n_5;
  wire ram_reg_5_i_6__0_n_5;
  wire ram_reg_6_0;
  wire ram_reg_6_1;
  wire ram_reg_6_i_10_n_5;
  wire ram_reg_6_i_11_n_5;
  wire ram_reg_6_i_14_n_5;
  wire ram_reg_6_i_15_n_5;
  wire ram_reg_6_i_3__0_n_5;
  wire ram_reg_6_i_5__0_n_5;
  wire [15:0]ram_reg_7_0;
  wire [15:0]ram_reg_7_1;
  wire [1:0]ram_reg_7_10;
  wire [15:0]ram_reg_7_2;
  wire [0:0]ram_reg_7_3;
  wire ram_reg_7_4;
  wire ram_reg_7_5;
  wire ram_reg_7_6;
  wire [15:0]ram_reg_7_7;
  wire [15:0]ram_reg_7_8;
  wire [15:0]ram_reg_7_9;
  wire ram_reg_7_i_10_n_5;
  wire ram_reg_7_i_11_n_5;
  wire ram_reg_7_i_12_n_5;
  wire ram_reg_7_i_13_n_5;
  wire ram_reg_7_i_3_n_5;
  wire ram_reg_7_i_5__0_n_5;
  wire reg_3551;
  wire \select_ln26_2_reg_887[13]_i_13_n_5 ;
  wire \select_ln26_2_reg_887[13]_i_14_n_5 ;
  wire \select_ln26_2_reg_887[13]_i_15_n_5 ;
  wire \select_ln26_2_reg_887[13]_i_16_n_5 ;
  wire \select_ln26_2_reg_887[13]_i_5_n_5 ;
  wire \select_ln26_2_reg_887[13]_i_6_n_5 ;
  wire \select_ln26_2_reg_887[13]_i_7_n_5 ;
  wire \select_ln26_2_reg_887[13]_i_8_n_5 ;
  wire [3:0]\select_ln26_2_reg_887_reg[13] ;
  wire \select_ln26_2_reg_887_reg[13]_i_3_n_6 ;
  wire \select_ln26_2_reg_887_reg[13]_i_3_n_7 ;
  wire \select_ln26_2_reg_887_reg[13]_i_3_n_8 ;
  wire \select_ln26_2_reg_887_reg[13]_i_4_n_5 ;
  wire \select_ln26_2_reg_887_reg[13]_i_4_n_6 ;
  wire \select_ln26_2_reg_887_reg[13]_i_4_n_7 ;
  wire \select_ln26_2_reg_887_reg[13]_i_4_n_8 ;
  wire \select_ln26_reg_835[13]_i_10_n_5 ;
  wire \select_ln26_reg_835[13]_i_11_n_5 ;
  wire \select_ln26_reg_835[13]_i_12_n_5 ;
  wire \select_ln26_reg_835[13]_i_13_n_5 ;
  wire \select_ln26_reg_835[13]_i_14_n_5 ;
  wire \select_ln26_reg_835[13]_i_15_n_5 ;
  wire \select_ln26_reg_835[13]_i_16_n_5 ;
  wire \select_ln26_reg_835[13]_i_17_n_5 ;
  wire \select_ln26_reg_835[13]_i_18_n_5 ;
  wire \select_ln26_reg_835[13]_i_19_n_5 ;
  wire \select_ln26_reg_835[13]_i_20_n_5 ;
  wire \select_ln26_reg_835[13]_i_5_n_5 ;
  wire \select_ln26_reg_835[13]_i_6_n_5 ;
  wire \select_ln26_reg_835[13]_i_7_n_5 ;
  wire \select_ln26_reg_835[13]_i_8_n_5 ;
  wire \select_ln26_reg_835[13]_i_9_n_5 ;
  wire \select_ln26_reg_835_reg[13]_i_3_n_6 ;
  wire \select_ln26_reg_835_reg[13]_i_3_n_7 ;
  wire \select_ln26_reg_835_reg[13]_i_3_n_8 ;
  wire \select_ln26_reg_835_reg[13]_i_4_n_5 ;
  wire \select_ln26_reg_835_reg[13]_i_4_n_6 ;
  wire \select_ln26_reg_835_reg[13]_i_4_n_7 ;
  wire \select_ln26_reg_835_reg[13]_i_4_n_8 ;
  wire [16:0]trunc_ln42_fu_1078_p1;
  wire [16:0]trunc_ln42_fu_1378_p1;
  wire [16:0]trunc_ln42_fu_1394_p1;
  wire [16:0]trunc_ln42_fu_816_p1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_select_ln26_2_reg_887_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln26_2_reg_887_reg[13]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln26_reg_835_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln26_reg_835_reg[13]_i_4_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    p_i_10__3
       (.I0(q0[9]),
        .I1(p),
        .I2(q1[9]),
        .O(ram_reg_7_1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_10__4
       (.I0(q1[9]),
        .I1(p),
        .I2(q0[9]),
        .O(ram_reg_7_2[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_11__3
       (.I0(q0[8]),
        .I1(p),
        .I2(q1[8]),
        .O(ram_reg_7_1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_11__4
       (.I0(q1[8]),
        .I1(p),
        .I2(q0[8]),
        .O(ram_reg_7_2[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_12__3
       (.I0(q0[7]),
        .I1(p),
        .I2(q1[7]),
        .O(ram_reg_7_1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_12__4
       (.I0(q1[7]),
        .I1(p),
        .I2(q0[7]),
        .O(ram_reg_7_2[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_13__3
       (.I0(q0[6]),
        .I1(p),
        .I2(q1[6]),
        .O(ram_reg_7_1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_13__4
       (.I0(q1[6]),
        .I1(p),
        .I2(q0[6]),
        .O(ram_reg_7_2[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_14__3
       (.I0(q0[5]),
        .I1(p),
        .I2(q1[5]),
        .O(ram_reg_7_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_14__4
       (.I0(q1[5]),
        .I1(p),
        .I2(q0[5]),
        .O(ram_reg_7_2[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_15__3
       (.I0(q0[4]),
        .I1(p),
        .I2(q1[4]),
        .O(ram_reg_7_1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_15__4
       (.I0(q1[4]),
        .I1(p),
        .I2(q0[4]),
        .O(ram_reg_7_2[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_16__3
       (.I0(q0[3]),
        .I1(p),
        .I2(q1[3]),
        .O(ram_reg_7_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_16__4
       (.I0(q1[3]),
        .I1(p),
        .I2(q0[3]),
        .O(ram_reg_7_2[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_17__2
       (.I0(q0[2]),
        .I1(p),
        .I2(q1[2]),
        .O(ram_reg_7_1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_17__3
       (.I0(q1[2]),
        .I1(p),
        .I2(q0[2]),
        .O(ram_reg_7_2[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_18__1
       (.I0(q1[15]),
        .I1(reg_3551),
        .I2(q0[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_18__2
       (.I0(q0[15]),
        .I1(reg_3551),
        .I2(q1[15]),
        .O(ram_reg_7_0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_18__3
       (.I0(q0[1]),
        .I1(p),
        .I2(q1[1]),
        .O(ram_reg_7_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_18__4
       (.I0(q1[1]),
        .I1(p),
        .I2(q0[1]),
        .O(ram_reg_7_2[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_19__1
       (.I0(q1[14]),
        .I1(reg_3551),
        .I2(q0[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_19__2
       (.I0(q0[14]),
        .I1(reg_3551),
        .I2(q1[14]),
        .O(ram_reg_7_0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_19__3
       (.I0(q0[0]),
        .I1(p),
        .I2(q1[0]),
        .O(ram_reg_7_1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_19__4
       (.I0(q1[0]),
        .I1(p),
        .I2(q0[0]),
        .O(ram_reg_7_2[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_20__1
       (.I0(q1[13]),
        .I1(reg_3551),
        .I2(q0[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_20__2
       (.I0(q0[13]),
        .I1(reg_3551),
        .I2(q1[13]),
        .O(ram_reg_7_0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_21__1
       (.I0(q1[12]),
        .I1(reg_3551),
        .I2(q0[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_21__2
       (.I0(q0[12]),
        .I1(reg_3551),
        .I2(q1[12]),
        .O(ram_reg_7_0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_22__1
       (.I0(q1[11]),
        .I1(reg_3551),
        .I2(q0[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_22__2
       (.I0(q0[11]),
        .I1(reg_3551),
        .I2(q1[11]),
        .O(ram_reg_7_0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_23__1
       (.I0(q1[10]),
        .I1(reg_3551),
        .I2(q0[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_23__2
       (.I0(q0[10]),
        .I1(reg_3551),
        .I2(q1[10]),
        .O(ram_reg_7_0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_24__1
       (.I0(q1[9]),
        .I1(reg_3551),
        .I2(q0[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_24__2
       (.I0(q0[9]),
        .I1(reg_3551),
        .I2(q1[9]),
        .O(ram_reg_7_0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_25__1
       (.I0(q1[8]),
        .I1(reg_3551),
        .I2(q0[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_25__2
       (.I0(q0[8]),
        .I1(reg_3551),
        .I2(q1[8]),
        .O(ram_reg_7_0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_26__1
       (.I0(q1[7]),
        .I1(reg_3551),
        .I2(q0[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_26__2
       (.I0(q0[7]),
        .I1(reg_3551),
        .I2(q1[7]),
        .O(ram_reg_7_0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_27__1
       (.I0(q1[6]),
        .I1(reg_3551),
        .I2(q0[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_27__2
       (.I0(q0[6]),
        .I1(reg_3551),
        .I2(q1[6]),
        .O(ram_reg_7_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_28__1
       (.I0(q1[5]),
        .I1(reg_3551),
        .I2(q0[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_28__2
       (.I0(q0[5]),
        .I1(reg_3551),
        .I2(q1[5]),
        .O(ram_reg_7_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_29__1
       (.I0(q1[4]),
        .I1(reg_3551),
        .I2(q0[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_29__2
       (.I0(q0[4]),
        .I1(reg_3551),
        .I2(q1[4]),
        .O(ram_reg_7_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_30__1
       (.I0(q1[3]),
        .I1(reg_3551),
        .I2(q0[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_30__2
       (.I0(q0[3]),
        .I1(reg_3551),
        .I2(q1[3]),
        .O(ram_reg_7_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_31__1
       (.I0(q1[2]),
        .I1(reg_3551),
        .I2(q0[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_31__2
       (.I0(q0[2]),
        .I1(reg_3551),
        .I2(q1[2]),
        .O(ram_reg_7_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_32__1
       (.I0(q1[1]),
        .I1(reg_3551),
        .I2(q0[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_32__2
       (.I0(q0[1]),
        .I1(reg_3551),
        .I2(q1[1]),
        .O(ram_reg_7_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_33__1
       (.I0(q1[0]),
        .I1(reg_3551),
        .I2(q0[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_33__2
       (.I0(q0[0]),
        .I1(reg_3551),
        .I2(q1[0]),
        .O(ram_reg_7_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_4__4
       (.I0(q0[15]),
        .I1(p),
        .I2(q1[15]),
        .O(ram_reg_7_1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_4__5
       (.I0(q1[15]),
        .I1(p),
        .I2(q0[15]),
        .O(ram_reg_7_2[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_5__3
       (.I0(q0[14]),
        .I1(p),
        .I2(q1[14]),
        .O(ram_reg_7_1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_5__4
       (.I0(q1[14]),
        .I1(p),
        .I2(q0[14]),
        .O(ram_reg_7_2[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_6__3
       (.I0(q0[13]),
        .I1(p),
        .I2(q1[13]),
        .O(ram_reg_7_1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_6__4
       (.I0(q1[13]),
        .I1(p),
        .I2(q0[13]),
        .O(ram_reg_7_2[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_7__3
       (.I0(q0[12]),
        .I1(p),
        .I2(q1[12]),
        .O(ram_reg_7_1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_7__4
       (.I0(q1[12]),
        .I1(p),
        .I2(q0[12]),
        .O(ram_reg_7_2[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_8__3
       (.I0(q0[11]),
        .I1(p),
        .I2(q1[11]),
        .O(ram_reg_7_1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_8__4
       (.I0(q1[11]),
        .I1(p),
        .I2(q0[11]),
        .O(ram_reg_7_2[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_9__3
       (.I0(q0[10]),
        .I1(p),
        .I2(q1[10]),
        .O(ram_reg_7_1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_9__4
       (.I0(q1[10]),
        .I1(p),
        .I2(q0[10]),
        .O(ram_reg_7_2[10]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_7_9[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],q1[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_4),
        .ENBWREN(ram_reg_0_5),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE[1],WEBWE,WEBWE[0]}));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_100__0
       (.I0(ram_reg_0_0[2]),
        .I1(ram_reg_0_0[6]),
        .I2(\ap_CS_fsm_reg[2] ),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0040)) 
    ram_reg_0_i_139
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1394_p1[1]),
        .I3(trunc_ln42_fu_1394_p1[16]),
        .I4(ram_reg_0_i_286_n_5),
        .I5(ram_reg_0_i_287_n_5),
        .O(\ap_CS_fsm_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_0_i_140
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[1]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0040)) 
    ram_reg_0_i_142
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1394_p1[0]),
        .I3(trunc_ln42_fu_1394_p1[16]),
        .I4(ram_reg_0_i_290_n_5),
        .I5(ram_reg_0_i_291_n_5),
        .O(\ap_CS_fsm_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_0_i_143
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[0]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_149
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ram_reg_0_0[6]),
        .I2(ram_reg_0_0[2]),
        .O(\ap_CS_fsm_reg[16]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_152
       (.I0(ram_reg_0_0[4]),
        .I1(ram_reg_0_0[16]),
        .O(\ap_CS_fsm_reg[12] ));
  MUXF7 ram_reg_0_i_16__0
       (.I0(ram_reg_0_i_74_n_5),
        .I1(ram_reg_0_2),
        .O(d0[1]),
        .S(ram_reg_7_4));
  MUXF7 ram_reg_0_i_17__0
       (.I0(ram_reg_0_i_76__0_n_5),
        .I1(ram_reg_0_1),
        .O(d0[0]),
        .S(ram_reg_7_4));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_183
       (.I0(ram_reg_0_0[5]),
        .I1(ram_reg_0_0[13]),
        .I2(ram_reg_0_0[9]),
        .O(\ap_CS_fsm_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_0_i_286
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[1]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_0_i_286_n_5));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_0_i_287
       (.I0(trunc_ln42_fu_1378_p1[16]),
        .I1(trunc_ln42_fu_1378_p1[1]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_0_i_287_n_5));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_0_i_290
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[0]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_0_i_290_n_5));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_0_i_291
       (.I0(trunc_ln42_fu_1378_p1[16]),
        .I1(trunc_ln42_fu_1378_p1[0]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_0_i_291_n_5));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_32__0
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ram_reg_0_0[6]),
        .I2(ram_reg_0_0[2]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_37
       (.I0(ram_reg_0_0[18]),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_41__0
       (.I0(ram_reg_0_0[2]),
        .I1(ram_reg_0_0[6]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_42
       (.I0(ram_reg_0_0[0]),
        .I1(ram_reg_0_0[3]),
        .I2(ram_reg_0_0[15]),
        .I3(ram_reg_0_0[7]),
        .I4(ram_reg_0_0[11]),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_0_i_47__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[10]),
        .I2(ram_reg_0_0[14]),
        .I3(ram_reg_0_0[18]),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[6] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_74
       (.I0(q0[1]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[1]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[1]),
        .O(ram_reg_0_i_74_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_76__0
       (.I0(q0[0]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[0]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[0]),
        .O(ram_reg_0_i_76__0_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_98__0
       (.I0(ram_reg_0_0[8]),
        .I1(ram_reg_0_0[12]),
        .O(\ap_CS_fsm_reg[20] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_7_9[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],q1[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_4),
        .ENBWREN(ram_reg_0_5),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE[1],WEBWE[1],WEBWE[1],WEBWE[1]}));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_1_i_10
       (.I0(trunc_ln42_fu_1378_p1[16]),
        .I1(trunc_ln42_fu_1378_p1[3]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_1_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_1_i_13
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[2]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_1_i_13_n_5));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_1_i_14
       (.I0(trunc_ln42_fu_1394_p1[16]),
        .I1(trunc_ln42_fu_1394_p1[2]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_1_i_14_n_5));
  MUXF7 ram_reg_1_i_1__0
       (.I0(ram_reg_1_i_3__0_n_5),
        .I1(ram_reg_1_1),
        .O(d0[3]),
        .S(ram_reg_7_4));
  MUXF7 ram_reg_1_i_2__0
       (.I0(ram_reg_1_i_5__0_n_5),
        .I1(ram_reg_1_0),
        .O(d0[2]),
        .S(ram_reg_7_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_1_i_3__0
       (.I0(q0[3]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[3]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[3]),
        .O(ram_reg_1_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0040)) 
    ram_reg_1_i_4
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1394_p1[3]),
        .I3(trunc_ln42_fu_1394_p1[16]),
        .I4(ram_reg_1_i_9_n_5),
        .I5(ram_reg_1_i_10_n_5),
        .O(\ap_CS_fsm_reg[22]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_1_i_5
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[3]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_11 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_1_i_5__0
       (.I0(q0[2]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[2]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[2]),
        .O(ram_reg_1_i_5__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
    ram_reg_1_i_7
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1378_p1[2]),
        .I3(trunc_ln42_fu_1378_p1[16]),
        .I4(ram_reg_1_i_13_n_5),
        .I5(ram_reg_1_i_14_n_5),
        .O(\ap_CS_fsm_reg[22]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_1_i_8
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[2]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_1_i_9
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[3]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_1_i_9_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_7_9[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],q1[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_4),
        .ENBWREN(ram_reg_0_5),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE[1],WEBWE[1],WEBWE[1],WEBWE[1]}));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_2_i_11
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[5]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_2_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_2_i_12
       (.I0(trunc_ln42_fu_1394_p1[16]),
        .I1(trunc_ln42_fu_1394_p1[5]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_2_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_2_i_14
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[4]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_2_i_14_n_5));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_2_i_15
       (.I0(trunc_ln42_fu_1394_p1[16]),
        .I1(trunc_ln42_fu_1394_p1[4]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_2_i_15_n_5));
  MUXF7 ram_reg_2_i_1__0
       (.I0(ram_reg_2_i_3_n_5),
        .I1(ram_reg_2_1),
        .O(d0[5]),
        .S(ram_reg_7_4));
  MUXF7 ram_reg_2_i_2__0
       (.I0(ram_reg_2_i_5__0_n_5),
        .I1(ram_reg_2_0),
        .O(d0[4]),
        .S(ram_reg_7_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_2_i_3
       (.I0(q0[5]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[5]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[5]),
        .O(ram_reg_2_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
    ram_reg_2_i_5
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1378_p1[5]),
        .I3(trunc_ln42_fu_1378_p1[16]),
        .I4(ram_reg_2_i_11_n_5),
        .I5(ram_reg_2_i_12_n_5),
        .O(\ap_CS_fsm_reg[22]_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_2_i_5__0
       (.I0(q0[4]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[4]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[4]),
        .O(ram_reg_2_i_5__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_2_i_6
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[5]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
    ram_reg_2_i_8
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1378_p1[4]),
        .I3(trunc_ln42_fu_1378_p1[16]),
        .I4(ram_reg_2_i_14_n_5),
        .I5(ram_reg_2_i_15_n_5),
        .O(\ap_CS_fsm_reg[22]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_2_i_9
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[4]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_10 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_7_9[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],q1[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_4),
        .ENBWREN(ram_reg_0_5),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_5_2[0],ram_reg_5_2[0],ram_reg_5_2[0],ram_reg_5_2[0]}));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_3_i_10
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[7]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_3_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_3_i_11
       (.I0(trunc_ln42_fu_1394_p1[16]),
        .I1(trunc_ln42_fu_1394_p1[7]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_3_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_3_i_13
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[6]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_3_i_13_n_5));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_3_i_14
       (.I0(trunc_ln42_fu_1378_p1[16]),
        .I1(trunc_ln42_fu_1378_p1[6]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_3_i_14_n_5));
  MUXF7 ram_reg_3_i_1__0
       (.I0(ram_reg_3_i_4__0_n_5),
        .I1(ram_reg_3_1),
        .O(d0[7]),
        .S(ram_reg_7_4));
  MUXF7 ram_reg_3_i_2__0
       (.I0(ram_reg_3_i_6__0_n_5),
        .I1(ram_reg_3_0),
        .O(d0[6]),
        .S(ram_reg_7_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_3_i_4__0
       (.I0(q0[7]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[7]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[7]),
        .O(ram_reg_3_i_4__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
    ram_reg_3_i_5
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1378_p1[7]),
        .I3(trunc_ln42_fu_1378_p1[16]),
        .I4(ram_reg_3_i_10_n_5),
        .I5(ram_reg_3_i_11_n_5),
        .O(\ap_CS_fsm_reg[22]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_3_i_6
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[7]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_7 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_3_i_6__0
       (.I0(q0[6]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[6]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[6]),
        .O(ram_reg_3_i_6__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0040)) 
    ram_reg_3_i_8
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1394_p1[6]),
        .I3(trunc_ln42_fu_1394_p1[16]),
        .I4(ram_reg_3_i_13_n_5),
        .I5(ram_reg_3_i_14_n_5),
        .O(\ap_CS_fsm_reg[22]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_3_i_9
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[6]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_8 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_7_9[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],q1[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_4),
        .ENBWREN(ram_reg_0_5),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_5_2[0],ram_reg_5_2[0],ram_reg_5_2[0],ram_reg_5_2[0]}));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_4_i_10
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[9]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_4_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_4_i_11
       (.I0(trunc_ln42_fu_1394_p1[16]),
        .I1(trunc_ln42_fu_1394_p1[9]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_4_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_4_i_13
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[8]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_4_i_13_n_5));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_4_i_14
       (.I0(trunc_ln42_fu_1394_p1[16]),
        .I1(trunc_ln42_fu_1394_p1[8]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_4_i_14_n_5));
  MUXF7 ram_reg_4_i_1__0
       (.I0(ram_reg_4_i_3__0_n_5),
        .I1(ram_reg_4_1),
        .O(d0[9]),
        .S(ram_reg_7_4));
  MUXF7 ram_reg_4_i_2__0
       (.I0(ram_reg_4_i_5__0_n_5),
        .I1(ram_reg_4_0),
        .O(d0[8]),
        .S(ram_reg_7_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_4_i_3__0
       (.I0(q0[9]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[9]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[9]),
        .O(ram_reg_4_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
    ram_reg_4_i_4
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1378_p1[9]),
        .I3(trunc_ln42_fu_1378_p1[16]),
        .I4(ram_reg_4_i_10_n_5),
        .I5(ram_reg_4_i_11_n_5),
        .O(\ap_CS_fsm_reg[22]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_4_i_5
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[9]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_4_i_5__0
       (.I0(q0[8]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[8]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[8]),
        .O(ram_reg_4_i_5__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
    ram_reg_4_i_7
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1378_p1[8]),
        .I3(trunc_ln42_fu_1378_p1[16]),
        .I4(ram_reg_4_i_13_n_5),
        .I5(ram_reg_4_i_14_n_5),
        .O(\ap_CS_fsm_reg[22]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_4_i_8
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[8]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_6 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_7_9[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],q1[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_4),
        .ENBWREN(ram_reg_0_5),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_10[0],ram_reg_7_10[0],ram_reg_7_10[0],ram_reg_7_10[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_5_2[1],ram_reg_5_2,ram_reg_5_2[0]}));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_5_i_10
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[10]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_5_i_11
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[11]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_5_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_5_i_12
       (.I0(trunc_ln42_fu_1394_p1[16]),
        .I1(trunc_ln42_fu_1394_p1[11]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_5_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_5_i_14
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[10]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_5_i_14_n_5));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_5_i_15
       (.I0(trunc_ln42_fu_1378_p1[16]),
        .I1(trunc_ln42_fu_1378_p1[10]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_5_i_15_n_5));
  MUXF7 ram_reg_5_i_1__0
       (.I0(ram_reg_5_i_4_n_5),
        .I1(ram_reg_5_1),
        .O(d0[11]),
        .S(ram_reg_7_4));
  MUXF7 ram_reg_5_i_2__0
       (.I0(ram_reg_5_i_6__0_n_5),
        .I1(ram_reg_5_0),
        .O(d0[10]),
        .S(ram_reg_7_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_5_i_4
       (.I0(q0[11]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[11]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[11]),
        .O(ram_reg_5_i_4_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
    ram_reg_5_i_6
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1378_p1[11]),
        .I3(trunc_ln42_fu_1378_p1[16]),
        .I4(ram_reg_5_i_11_n_5),
        .I5(ram_reg_5_i_12_n_5),
        .O(\ap_CS_fsm_reg[22]_10 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_5_i_6__0
       (.I0(q0[10]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[10]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[10]),
        .O(ram_reg_5_i_6__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_5_i_7
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[11]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0040)) 
    ram_reg_5_i_9
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1394_p1[10]),
        .I3(trunc_ln42_fu_1394_p1[16]),
        .I4(ram_reg_5_i_14_n_5),
        .I5(ram_reg_5_i_15_n_5),
        .O(\ap_CS_fsm_reg[22]_9 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_7_9[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],q1[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_4),
        .ENBWREN(ram_reg_0_5),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_10[0],ram_reg_7_10[0],ram_reg_7_10[0],ram_reg_7_10[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_5_2[1],ram_reg_5_2[1],ram_reg_5_2[1],ram_reg_5_2[1]}));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_6_i_10
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[13]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_6_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_6_i_11
       (.I0(trunc_ln42_fu_1394_p1[16]),
        .I1(trunc_ln42_fu_1394_p1[13]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_6_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_6_i_14
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[12]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_6_i_14_n_5));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_6_i_15
       (.I0(trunc_ln42_fu_1378_p1[16]),
        .I1(trunc_ln42_fu_1378_p1[12]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_6_i_15_n_5));
  MUXF7 ram_reg_6_i_1__0
       (.I0(ram_reg_6_i_3__0_n_5),
        .I1(ram_reg_6_1),
        .O(d0[13]),
        .S(ram_reg_7_4));
  MUXF7 ram_reg_6_i_2__0
       (.I0(ram_reg_6_i_5__0_n_5),
        .I1(ram_reg_6_0),
        .O(d0[12]),
        .S(ram_reg_7_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_6_i_3__0
       (.I0(q0[13]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[13]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[13]),
        .O(ram_reg_6_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
    ram_reg_6_i_4
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1378_p1[13]),
        .I3(trunc_ln42_fu_1378_p1[16]),
        .I4(ram_reg_6_i_10_n_5),
        .I5(ram_reg_6_i_11_n_5),
        .O(\ap_CS_fsm_reg[22]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_6_i_5
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[13]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_6_i_5__0
       (.I0(q0[12]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[12]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[12]),
        .O(ram_reg_6_i_5__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0040)) 
    ram_reg_6_i_7
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1394_p1[12]),
        .I3(trunc_ln42_fu_1394_p1[16]),
        .I4(ram_reg_6_i_14_n_5),
        .I5(ram_reg_6_i_15_n_5),
        .O(\ap_CS_fsm_reg[22]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_6_i_8
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[12]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_7_9[15:14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO({NLW_ram_reg_7_DOBDO_UNCONNECTED[31:2],q1[15:14]}),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_4),
        .ENBWREN(ram_reg_0_5),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_10[1],ram_reg_7_10,ram_reg_7_10[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_reg_5_2[1],ram_reg_5_2[1],ram_reg_5_2[1],ram_reg_5_2[1]}));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_7_i_10
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[15]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_7_i_10_n_5));
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_7_i_11
       (.I0(trunc_ln42_fu_1394_p1[16]),
        .I1(trunc_ln42_fu_1394_p1[15]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_7_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_reg_7_i_12
       (.I0(ram_reg_0_0[17]),
        .I1(trunc_ln42_fu_1078_p1[14]),
        .I2(trunc_ln42_fu_1078_p1[16]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_7_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_7_i_13
       (.I0(trunc_ln42_fu_1378_p1[16]),
        .I1(trunc_ln42_fu_1378_p1[14]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[9]),
        .O(ram_reg_7_i_13_n_5));
  MUXF7 ram_reg_7_i_1__0
       (.I0(ram_reg_7_i_3_n_5),
        .I1(ram_reg_7_6),
        .O(d0[15]),
        .S(ram_reg_7_4));
  MUXF7 ram_reg_7_i_2__0
       (.I0(ram_reg_7_i_5__0_n_5),
        .I1(ram_reg_7_5),
        .O(d0[14]),
        .S(ram_reg_7_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_7_i_3
       (.I0(q0[15]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[15]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[15]),
        .O(ram_reg_7_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0010)) 
    ram_reg_7_i_5
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1378_p1[15]),
        .I3(trunc_ln42_fu_1378_p1[16]),
        .I4(ram_reg_7_i_10_n_5),
        .I5(ram_reg_7_i_11_n_5),
        .O(\ap_CS_fsm_reg[22]_14 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_7_i_5__0
       (.I0(q0[14]),
        .I1(ram_reg_0_3),
        .I2(ram_reg_7_7[14]),
        .I3(input_data_data_V_0_sel),
        .I4(ram_reg_7_8[14]),
        .O(ram_reg_7_i_5__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_7_i_6
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[15]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0040)) 
    ram_reg_7_i_8
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[13]),
        .I2(trunc_ln42_fu_1394_p1[14]),
        .I3(trunc_ln42_fu_1394_p1[16]),
        .I4(ram_reg_7_i_12_n_5),
        .I5(ram_reg_7_i_13_n_5),
        .O(\ap_CS_fsm_reg[22]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_7_i_9
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(trunc_ln42_fu_816_p1[14]),
        .I2(trunc_ln42_fu_816_p1[16]),
        .I3(ram_reg_0_0[17]),
        .O(\ap_CS_fsm_reg[38]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_2_reg_887[13]_i_13 
       (.I0(q0[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(q0[7]),
        .O(\select_ln26_2_reg_887[13]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_2_reg_887[13]_i_14 
       (.I0(q0[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(q0[5]),
        .O(\select_ln26_2_reg_887[13]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_2_reg_887[13]_i_15 
       (.I0(q0[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(q0[3]),
        .O(\select_ln26_2_reg_887[13]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_2_reg_887[13]_i_16 
       (.I0(q0[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q0[1]),
        .O(\select_ln26_2_reg_887[13]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_2_reg_887[13]_i_5 
       (.I0(q0[14]),
        .I1(Q[14]),
        .I2(q0[15]),
        .I3(Q[15]),
        .O(\select_ln26_2_reg_887[13]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_2_reg_887[13]_i_6 
       (.I0(q0[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(q0[13]),
        .O(\select_ln26_2_reg_887[13]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_2_reg_887[13]_i_7 
       (.I0(q0[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(q0[11]),
        .O(\select_ln26_2_reg_887[13]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln26_2_reg_887[13]_i_8 
       (.I0(q0[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(q0[9]),
        .O(\select_ln26_2_reg_887[13]_i_8_n_5 ));
  CARRY4 \select_ln26_2_reg_887_reg[13]_i_3 
       (.CI(\select_ln26_2_reg_887_reg[13]_i_4_n_5 ),
        .CO({ram_reg_7_3,\select_ln26_2_reg_887_reg[13]_i_3_n_6 ,\select_ln26_2_reg_887_reg[13]_i_3_n_7 ,\select_ln26_2_reg_887_reg[13]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln26_2_reg_887[13]_i_5_n_5 ,\select_ln26_2_reg_887[13]_i_6_n_5 ,\select_ln26_2_reg_887[13]_i_7_n_5 ,\select_ln26_2_reg_887[13]_i_8_n_5 }),
        .O(\NLW_select_ln26_2_reg_887_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S(\select_ln26_2_reg_887_reg[13] ));
  CARRY4 \select_ln26_2_reg_887_reg[13]_i_4 
       (.CI(1'b0),
        .CO({\select_ln26_2_reg_887_reg[13]_i_4_n_5 ,\select_ln26_2_reg_887_reg[13]_i_4_n_6 ,\select_ln26_2_reg_887_reg[13]_i_4_n_7 ,\select_ln26_2_reg_887_reg[13]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln26_2_reg_887[13]_i_13_n_5 ,\select_ln26_2_reg_887[13]_i_14_n_5 ,\select_ln26_2_reg_887[13]_i_15_n_5 ,\select_ln26_2_reg_887[13]_i_16_n_5 }),
        .O(\NLW_select_ln26_2_reg_887_reg[13]_i_4_O_UNCONNECTED [3:0]),
        .S(S));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_reg_835[13]_i_10 
       (.I0(q1[13]),
        .I1(q0[13]),
        .I2(q1[12]),
        .I3(q0[12]),
        .O(\select_ln26_reg_835[13]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_reg_835[13]_i_11 
       (.I0(q1[11]),
        .I1(q0[11]),
        .I2(q1[10]),
        .I3(q0[10]),
        .O(\select_ln26_reg_835[13]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_reg_835[13]_i_12 
       (.I0(q1[9]),
        .I1(q0[9]),
        .I2(q1[8]),
        .I3(q0[8]),
        .O(\select_ln26_reg_835[13]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln26_reg_835[13]_i_13 
       (.I0(q0[7]),
        .I1(q1[7]),
        .I2(q0[6]),
        .I3(q1[6]),
        .O(\select_ln26_reg_835[13]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln26_reg_835[13]_i_14 
       (.I0(q0[5]),
        .I1(q1[5]),
        .I2(q0[4]),
        .I3(q1[4]),
        .O(\select_ln26_reg_835[13]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln26_reg_835[13]_i_15 
       (.I0(q0[3]),
        .I1(q1[3]),
        .I2(q0[2]),
        .I3(q1[2]),
        .O(\select_ln26_reg_835[13]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln26_reg_835[13]_i_16 
       (.I0(q0[1]),
        .I1(q1[1]),
        .I2(q0[0]),
        .I3(q1[0]),
        .O(\select_ln26_reg_835[13]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_reg_835[13]_i_17 
       (.I0(q1[7]),
        .I1(q0[7]),
        .I2(q1[6]),
        .I3(q0[6]),
        .O(\select_ln26_reg_835[13]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_reg_835[13]_i_18 
       (.I0(q1[5]),
        .I1(q0[5]),
        .I2(q1[4]),
        .I3(q0[4]),
        .O(\select_ln26_reg_835[13]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_reg_835[13]_i_19 
       (.I0(q1[3]),
        .I1(q0[3]),
        .I2(q1[2]),
        .I3(q0[2]),
        .O(\select_ln26_reg_835[13]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_reg_835[13]_i_20 
       (.I0(q1[1]),
        .I1(q0[1]),
        .I2(q1[0]),
        .I3(q0[0]),
        .O(\select_ln26_reg_835[13]_i_20_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln26_reg_835[13]_i_5 
       (.I0(q1[15]),
        .I1(q0[15]),
        .I2(q0[14]),
        .I3(q1[14]),
        .O(\select_ln26_reg_835[13]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln26_reg_835[13]_i_6 
       (.I0(q0[13]),
        .I1(q1[13]),
        .I2(q0[12]),
        .I3(q1[12]),
        .O(\select_ln26_reg_835[13]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln26_reg_835[13]_i_7 
       (.I0(q0[11]),
        .I1(q1[11]),
        .I2(q0[10]),
        .I3(q1[10]),
        .O(\select_ln26_reg_835[13]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln26_reg_835[13]_i_8 
       (.I0(q0[9]),
        .I1(q1[9]),
        .I2(q0[8]),
        .I3(q1[8]),
        .O(\select_ln26_reg_835[13]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln26_reg_835[13]_i_9 
       (.I0(q0[15]),
        .I1(q1[15]),
        .I2(q1[14]),
        .I3(q0[14]),
        .O(\select_ln26_reg_835[13]_i_9_n_5 ));
  CARRY4 \select_ln26_reg_835_reg[13]_i_3 
       (.CI(\select_ln26_reg_835_reg[13]_i_4_n_5 ),
        .CO({CO,\select_ln26_reg_835_reg[13]_i_3_n_6 ,\select_ln26_reg_835_reg[13]_i_3_n_7 ,\select_ln26_reg_835_reg[13]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln26_reg_835[13]_i_5_n_5 ,\select_ln26_reg_835[13]_i_6_n_5 ,\select_ln26_reg_835[13]_i_7_n_5 ,\select_ln26_reg_835[13]_i_8_n_5 }),
        .O(\NLW_select_ln26_reg_835_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln26_reg_835[13]_i_9_n_5 ,\select_ln26_reg_835[13]_i_10_n_5 ,\select_ln26_reg_835[13]_i_11_n_5 ,\select_ln26_reg_835[13]_i_12_n_5 }));
  CARRY4 \select_ln26_reg_835_reg[13]_i_4 
       (.CI(1'b0),
        .CO({\select_ln26_reg_835_reg[13]_i_4_n_5 ,\select_ln26_reg_835_reg[13]_i_4_n_6 ,\select_ln26_reg_835_reg[13]_i_4_n_7 ,\select_ln26_reg_835_reg[13]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln26_reg_835[13]_i_13_n_5 ,\select_ln26_reg_835[13]_i_14_n_5 ,\select_ln26_reg_835[13]_i_15_n_5 ,\select_ln26_reg_835[13]_i_16_n_5 }),
        .O(\NLW_select_ln26_reg_835_reg[13]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln26_reg_835[13]_i_17_n_5 ,\select_ln26_reg_835[13]_i_18_n_5 ,\select_ln26_reg_835[13]_i_19_n_5 ,\select_ln26_reg_835[13]_i_20_n_5 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out
   (D,
    \output_data_data_V_1_state_reg[1] ,
    ap_clk,
    q0,
    Q,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp0_iter1,
    output_data_data_V_1_ack_in,
    ram_reg,
    ram_reg_0,
    icmp_ln200_reg_696_pp1_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    icmp_ln195_reg_677);
  output [15:0]D;
  output \output_data_data_V_1_state_reg[1] ;
  input ap_clk;
  input [15:0]q0;
  input [1:0]Q;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp0_iter1;
  input output_data_data_V_1_ack_in;
  input ram_reg;
  input ram_reg_0;
  input icmp_ln200_reg_696_pp1_iter1_reg;
  input ram_reg_1;
  input [9:0]ram_reg_2;
  input [9:0]ram_reg_3;
  input icmp_ln195_reg_677;

  wire [15:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter0;
  wire icmp_ln195_reg_677;
  wire icmp_ln200_reg_696_pp1_iter1_reg;
  wire output_data_data_V_1_ack_in;
  wire \output_data_data_V_1_state_reg[1] ;
  wire [15:0]q0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [9:0]ram_reg_2;
  wire [9:0]ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out_ram network_MemBank_Out_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .icmp_ln195_reg_677(icmp_ln195_reg_677),
        .icmp_ln200_reg_696_pp1_iter1_reg(icmp_ln200_reg_696_pp1_iter1_reg),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .\output_data_data_V_1_state_reg[1] (\output_data_data_V_1_state_reg[1] ),
        .q0(q0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out_ram
   (D,
    \output_data_data_V_1_state_reg[1] ,
    ap_clk,
    q0,
    Q,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp0_iter1,
    output_data_data_V_1_ack_in,
    ram_reg_0,
    ram_reg_1,
    icmp_ln200_reg_696_pp1_iter1_reg,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    icmp_ln195_reg_677);
  output [15:0]D;
  output \output_data_data_V_1_state_reg[1] ;
  input ap_clk;
  input [15:0]q0;
  input [1:0]Q;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp0_iter1;
  input output_data_data_V_1_ack_in;
  input ram_reg_0;
  input ram_reg_1;
  input icmp_ln200_reg_696_pp1_iter1_reg;
  input ram_reg_2;
  input [9:0]ram_reg_3;
  input [9:0]ram_reg_4;
  input icmp_ln195_reg_677;

  wire [15:0]D;
  wire [9:0]MemBank_Out_address0;
  wire MemBank_Out_ce0;
  wire MemBank_Out_we0;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter0;
  wire icmp_ln195_reg_677;
  wire icmp_ln200_reg_696_pp1_iter1_reg;
  wire output_data_data_V_1_ack_in;
  wire \output_data_data_V_1_state_reg[1] ;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [9:0]ram_reg_3;
  wire [9:0]ram_reg_4;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "12544" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({MemBank_Out_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(q0),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(MemBank_Out_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({MemBank_Out_we0,MemBank_Out_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10
       (.I0(ram_reg_3[1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_4[1]),
        .O(MemBank_Out_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_11
       (.I0(ram_reg_3[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_4[0]),
        .O(MemBank_Out_address0[0]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_12
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .I2(icmp_ln195_reg_677),
        .O(MemBank_Out_we0));
  LUT5 #(
    .INIT(32'h04550404)) 
    ram_reg_i_13
       (.I0(output_data_data_V_1_ack_in),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(icmp_ln200_reg_696_pp1_iter1_reg),
        .I4(ram_reg_2),
        .O(\output_data_data_V_1_state_reg[1] ));
  LUT5 #(
    .INIT(32'hFF404040)) 
    ram_reg_i_1__0
       (.I0(\output_data_data_V_1_state_reg[1] ),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(MemBank_Out_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2
       (.I0(ram_reg_3[9]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_4[9]),
        .O(MemBank_Out_address0[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3
       (.I0(ram_reg_3[8]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_4[8]),
        .O(MemBank_Out_address0[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4
       (.I0(ram_reg_3[7]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_4[7]),
        .O(MemBank_Out_address0[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5
       (.I0(ram_reg_3[6]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_4[6]),
        .O(MemBank_Out_address0[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(ram_reg_3[5]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_4[5]),
        .O(MemBank_Out_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(ram_reg_3[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_4[4]),
        .O(MemBank_Out_address0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8
       (.I0(ram_reg_3[3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_4[3]),
        .O(MemBank_Out_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9
       (.I0(ram_reg_3[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_4[2]),
        .O(MemBank_Out_address0[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s
   (DOADO,
    DOBDO,
    ap_clk,
    SeparableConv2D_1_w_s_ce0,
    SeparableConv2D_1_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR);
  output [13:0]DOADO;
  output [13:0]DOBDO;
  input ap_clk;
  input SeparableConv2D_1_w_s_ce0;
  input SeparableConv2D_1_w_s_ce1;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [13:0]DOADO;
  wire [13:0]DOBDO;
  wire SeparableConv2D_1_w_s_ce0;
  wire SeparableConv2D_1_w_s_ce1;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s_rom network_SeparableConv2D_1_w_s_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .SeparableConv2D_1_w_s_ce0(SeparableConv2D_1_w_s_ce0),
        .SeparableConv2D_1_w_s_ce1(SeparableConv2D_1_w_s_ce1),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s_rom
   (DOADO,
    DOBDO,
    ap_clk,
    SeparableConv2D_1_w_s_ce0,
    SeparableConv2D_1_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR);
  output [13:0]DOADO;
  output [13:0]DOBDO;
  input ap_clk;
  input SeparableConv2D_1_w_s_ce0;
  input SeparableConv2D_1_w_s_ce1;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [13:0]DOADO;
  wire [13:0]DOBDO;
  wire SeparableConv2D_1_w_s_ce0;
  wire SeparableConv2D_1_w_s_ce1;
  wire ap_clk;
  wire [15:14]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:14]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3584" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h016A02C03EEF3F9A3C1600D801B23CD635B7085311F922E63DD5029C011C0C02),
    .INIT_01(256'h06BB3A4E09DE27A40F293E28010B3FE4170E035003F403262D49279402C800D7),
    .INIT_02(256'h3B5B3F221B613AEB3D4B3C9838F10D723DF51F0502A03E72022A3D8E3E7E283F),
    .INIT_03(256'h3DD310423F57092C28A121FD39840F4B02400CB436CB06F737AB3FBD3C373C6F),
    .INIT_04(256'h0552375E26BA033C3ECC04132EC130803E4D0614019E3B493C47013D3F3C012E),
    .INIT_05(256'h0EEE2C87011D10C338B508BA058C0A1E05B83E343B0809CA397515E907C3369C),
    .INIT_06(256'h3D4C3F2902021F643DA206A53BE200CA02813CDD01EC0574029E039A054C0205),
    .INIT_07(256'h2A7E0AE503793DC43DA200303AA6005102C33FB43DF43F3B017000C609F3007B),
    .INIT_08(256'h065A3EEF057B3B08009B310D0A400AE836A3085D3AB90679300C10693F8100A8),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:14],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:14],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_1_w_s_ce0),
        .ENBWREN(SeparableConv2D_1_w_s_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s
   (DOADO,
    DOBDO,
    ap_clk,
    SeparableConv2D_2_w_s_ce0,
    SeparableConv2D_2_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR);
  output [14:0]DOADO;
  output [14:0]DOBDO;
  input ap_clk;
  input SeparableConv2D_2_w_s_ce0;
  input SeparableConv2D_2_w_s_ce1;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [14:0]DOADO;
  wire [14:0]DOBDO;
  wire SeparableConv2D_2_w_s_ce0;
  wire SeparableConv2D_2_w_s_ce1;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s_rom network_SeparableConv2D_2_w_s_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .SeparableConv2D_2_w_s_ce0(SeparableConv2D_2_w_s_ce0),
        .SeparableConv2D_2_w_s_ce1(SeparableConv2D_2_w_s_ce1),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s_rom
   (DOADO,
    DOBDO,
    ap_clk,
    SeparableConv2D_2_w_s_ce0,
    SeparableConv2D_2_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR);
  output [14:0]DOADO;
  output [14:0]DOBDO;
  input ap_clk;
  input SeparableConv2D_2_w_s_ce0;
  input SeparableConv2D_2_w_s_ce1;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [14:0]DOADO;
  wire [14:0]DOBDO;
  wire SeparableConv2D_2_w_s_ce0;
  wire SeparableConv2D_2_w_s_ce1;
  wire ap_clk;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:15]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7FD67EBF22737BC17FDE7FAC7F777B777AD37C337DF85F717B8A7D157DEB7C32),
    .INIT_01(256'h00146A3600117FA300B50DC775BF754605120418717F7FC5064B06A000B87FEA),
    .INIT_02(256'h00287F12006E7DB77BA67F5C7E525F937F577F267B1E7D430022001B00027FC0),
    .INIT_03(256'h7F55024D02C67FBA7FF618507F50013F04B6032301DB669D02AF7FF503577F57),
    .INIT_04(256'h000000000000000000000000000000000024020D7EE40174650A015D7F2B045C),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_2_w_s_ce0),
        .ENBWREN(SeparableConv2D_2_w_s_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s
   (B,
    q0_reg,
    q0_reg_0,
    ap_clk,
    SeparableConv2D_3_w_s_ce0,
    SeparableConv2D_3_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DOBDO,
    reg_3551,
    Q,
    DOADO,
    p);
  output [14:0]B;
  output [14:0]q0_reg;
  output [14:0]q0_reg_0;
  input ap_clk;
  input SeparableConv2D_3_w_s_ce0;
  input SeparableConv2D_3_w_s_ce1;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [14:0]DOBDO;
  input reg_3551;
  input [0:0]Q;
  input [14:0]DOADO;
  input [0:0]p;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [14:0]B;
  wire [14:0]DOADO;
  wire [14:0]DOBDO;
  wire [0:0]Q;
  wire SeparableConv2D_3_w_s_ce0;
  wire SeparableConv2D_3_w_s_ce1;
  wire ap_clk;
  wire [0:0]p;
  wire [14:0]q0_reg;
  wire [14:0]q0_reg_0;
  wire reg_3551;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s_rom network_SeparableConv2D_3_w_s_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .B(B),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .SeparableConv2D_3_w_s_ce0(SeparableConv2D_3_w_s_ce0),
        .SeparableConv2D_3_w_s_ce1(SeparableConv2D_3_w_s_ce1),
        .ap_clk(ap_clk),
        .p(p),
        .q0_reg_0(q0_reg),
        .q0_reg_1(q0_reg_0),
        .reg_3551(reg_3551));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s_rom
   (B,
    q0_reg_0,
    q0_reg_1,
    ap_clk,
    SeparableConv2D_3_w_s_ce0,
    SeparableConv2D_3_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DOBDO,
    reg_3551,
    Q,
    DOADO,
    p);
  output [14:0]B;
  output [14:0]q0_reg_0;
  output [14:0]q0_reg_1;
  input ap_clk;
  input SeparableConv2D_3_w_s_ce0;
  input SeparableConv2D_3_w_s_ce1;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [14:0]DOBDO;
  input reg_3551;
  input [0:0]Q;
  input [14:0]DOADO;
  input [0:0]p;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [14:0]B;
  wire [14:0]DOADO;
  wire [14:0]DOBDO;
  wire [0:0]Q;
  wire SeparableConv2D_3_w_s_ce0;
  wire SeparableConv2D_3_w_s_ce1;
  wire [14:0]SeparableConv2D_3_w_s_q0;
  wire [14:0]SeparableConv2D_3_w_s_q1;
  wire ap_clk;
  wire [0:0]p;
  wire [14:0]q0_reg_0;
  wire [14:0]q0_reg_1;
  wire reg_3551;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:15]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_10__1
       (.I0(SeparableConv2D_3_w_s_q1[7]),
        .I1(DOBDO[7]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[7]),
        .I4(Q),
        .I5(DOADO[7]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_10__11
       (.I0(SeparableConv2D_3_w_s_q0[7]),
        .I1(Q),
        .I2(DOADO[7]),
        .O(q0_reg_1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_10__2
       (.I0(SeparableConv2D_3_w_s_q0[6]),
        .I1(DOADO[6]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[6]),
        .I4(Q),
        .I5(DOBDO[6]),
        .O(q0_reg_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_11__1
       (.I0(SeparableConv2D_3_w_s_q1[6]),
        .I1(DOBDO[6]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[6]),
        .I4(Q),
        .I5(DOADO[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_11__10
       (.I0(SeparableConv2D_3_w_s_q0[6]),
        .I1(Q),
        .I2(DOADO[6]),
        .O(q0_reg_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_11__2
       (.I0(SeparableConv2D_3_w_s_q0[5]),
        .I1(DOADO[5]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[5]),
        .I4(Q),
        .I5(DOBDO[5]),
        .O(q0_reg_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_12__1
       (.I0(SeparableConv2D_3_w_s_q1[5]),
        .I1(DOBDO[5]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[5]),
        .I4(Q),
        .I5(DOADO[5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_12__11
       (.I0(SeparableConv2D_3_w_s_q0[5]),
        .I1(Q),
        .I2(DOADO[5]),
        .O(q0_reg_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_12__2
       (.I0(SeparableConv2D_3_w_s_q0[4]),
        .I1(DOADO[4]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[4]),
        .I4(Q),
        .I5(DOBDO[4]),
        .O(q0_reg_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_13__1
       (.I0(SeparableConv2D_3_w_s_q1[4]),
        .I1(DOBDO[4]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[4]),
        .I4(Q),
        .I5(DOADO[4]),
        .O(B[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_13__2
       (.I0(SeparableConv2D_3_w_s_q0[3]),
        .I1(DOADO[3]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[3]),
        .I4(Q),
        .I5(DOBDO[3]),
        .O(q0_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_13__9
       (.I0(SeparableConv2D_3_w_s_q0[4]),
        .I1(Q),
        .I2(DOADO[4]),
        .O(q0_reg_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_14__1
       (.I0(SeparableConv2D_3_w_s_q1[3]),
        .I1(DOBDO[3]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[3]),
        .I4(Q),
        .I5(DOADO[3]),
        .O(B[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_14__2
       (.I0(SeparableConv2D_3_w_s_q0[2]),
        .I1(DOADO[2]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[2]),
        .I4(Q),
        .I5(DOBDO[2]),
        .O(q0_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_14__9
       (.I0(SeparableConv2D_3_w_s_q0[3]),
        .I1(Q),
        .I2(DOADO[3]),
        .O(q0_reg_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_15__1
       (.I0(SeparableConv2D_3_w_s_q1[2]),
        .I1(DOBDO[2]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[2]),
        .I4(Q),
        .I5(DOADO[2]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_15__10
       (.I0(SeparableConv2D_3_w_s_q0[2]),
        .I1(Q),
        .I2(DOADO[2]),
        .O(q0_reg_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_15__2
       (.I0(SeparableConv2D_3_w_s_q0[1]),
        .I1(DOADO[1]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[1]),
        .I4(Q),
        .I5(DOBDO[1]),
        .O(q0_reg_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_16__1
       (.I0(SeparableConv2D_3_w_s_q1[1]),
        .I1(DOBDO[1]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[1]),
        .I4(Q),
        .I5(DOADO[1]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_16__2
       (.I0(SeparableConv2D_3_w_s_q0[0]),
        .I1(DOADO[0]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[0]),
        .I4(Q),
        .I5(DOBDO[0]),
        .O(q0_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_16__9
       (.I0(SeparableConv2D_3_w_s_q0[1]),
        .I1(Q),
        .I2(DOADO[1]),
        .O(q0_reg_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_17__1
       (.I0(SeparableConv2D_3_w_s_q1[0]),
        .I1(DOBDO[0]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[0]),
        .I4(Q),
        .I5(DOADO[0]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_17__8
       (.I0(SeparableConv2D_3_w_s_q0[0]),
        .I1(Q),
        .I2(DOADO[0]),
        .O(q0_reg_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_2__6
       (.I0(SeparableConv2D_3_w_s_q0[14]),
        .I1(DOADO[14]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[14]),
        .I4(Q),
        .I5(DOBDO[14]),
        .O(q0_reg_0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_3__13
       (.I0(SeparableConv2D_3_w_s_q0[14]),
        .I1(Q),
        .I2(DOADO[14]),
        .O(q0_reg_1[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_3__2
       (.I0(SeparableConv2D_3_w_s_q1[14]),
        .I1(DOBDO[14]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[14]),
        .I4(Q),
        .I5(DOADO[14]),
        .O(B[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_3__3
       (.I0(SeparableConv2D_3_w_s_q0[13]),
        .I1(DOADO[13]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[13]),
        .I4(Q),
        .I5(DOBDO[13]),
        .O(q0_reg_0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_4__13
       (.I0(SeparableConv2D_3_w_s_q0[13]),
        .I1(Q),
        .I2(DOADO[13]),
        .O(q0_reg_1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_4__2
       (.I0(SeparableConv2D_3_w_s_q1[13]),
        .I1(DOBDO[13]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[13]),
        .I4(Q),
        .I5(DOADO[13]),
        .O(B[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_4__3
       (.I0(SeparableConv2D_3_w_s_q0[12]),
        .I1(DOADO[12]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[12]),
        .I4(Q),
        .I5(DOBDO[12]),
        .O(q0_reg_0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_5__1
       (.I0(SeparableConv2D_3_w_s_q1[12]),
        .I1(DOBDO[12]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[12]),
        .I4(Q),
        .I5(DOADO[12]),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_5__12
       (.I0(SeparableConv2D_3_w_s_q0[12]),
        .I1(Q),
        .I2(DOADO[12]),
        .O(q0_reg_1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_5__2
       (.I0(SeparableConv2D_3_w_s_q0[11]),
        .I1(DOADO[11]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[11]),
        .I4(Q),
        .I5(DOBDO[11]),
        .O(q0_reg_0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_6__1
       (.I0(SeparableConv2D_3_w_s_q1[11]),
        .I1(DOBDO[11]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[11]),
        .I4(Q),
        .I5(DOADO[11]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_6__12
       (.I0(SeparableConv2D_3_w_s_q0[11]),
        .I1(Q),
        .I2(DOADO[11]),
        .O(q0_reg_1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_6__2
       (.I0(SeparableConv2D_3_w_s_q0[10]),
        .I1(DOADO[10]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[10]),
        .I4(Q),
        .I5(DOBDO[10]),
        .O(q0_reg_0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_7__1
       (.I0(SeparableConv2D_3_w_s_q1[10]),
        .I1(DOBDO[10]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[10]),
        .I4(Q),
        .I5(DOADO[10]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_7__12
       (.I0(SeparableConv2D_3_w_s_q0[10]),
        .I1(Q),
        .I2(DOADO[10]),
        .O(q0_reg_1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_7__2
       (.I0(SeparableConv2D_3_w_s_q0[9]),
        .I1(DOADO[9]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[9]),
        .I4(Q),
        .I5(DOBDO[9]),
        .O(q0_reg_0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_8__1
       (.I0(SeparableConv2D_3_w_s_q1[9]),
        .I1(DOBDO[9]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[9]),
        .I4(Q),
        .I5(DOADO[9]),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_8__12
       (.I0(SeparableConv2D_3_w_s_q0[9]),
        .I1(Q),
        .I2(DOADO[9]),
        .O(q0_reg_1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_8__2
       (.I0(SeparableConv2D_3_w_s_q0[8]),
        .I1(DOADO[8]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[8]),
        .I4(Q),
        .I5(DOBDO[8]),
        .O(q0_reg_0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_9__1
       (.I0(SeparableConv2D_3_w_s_q1[8]),
        .I1(DOBDO[8]),
        .I2(reg_3551),
        .I3(SeparableConv2D_3_w_s_q0[8]),
        .I4(Q),
        .I5(DOADO[8]),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_9__12
       (.I0(SeparableConv2D_3_w_s_q0[8]),
        .I1(Q),
        .I2(DOADO[8]),
        .O(q0_reg_1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_9__2
       (.I0(SeparableConv2D_3_w_s_q0[7]),
        .I1(DOADO[7]),
        .I2(p),
        .I3(SeparableConv2D_3_w_s_q1[7]),
        .I4(Q),
        .I5(DOBDO[7]),
        .O(q0_reg_0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h049167DF11900240076D076E7241224900D57F5E7EE77F4E0003018B000A7FFA),
    .INIT_01(256'h00F55A517D63057A00D27F7400B87F1502067EA100AA61F001927FBF032B7D9A),
    .INIT_02(256'h14E579ED01AE77A401167E3012FA0F447F917AAB6ECC7C3C00D57F9606037FA0),
    .INIT_03(256'h00460AD002A706B175E2638F7DE60A2209330780007500E67FD77A7D7D78005B),
    .INIT_04(256'h000000000000000000000000000000007E7C1EAC76CB7A147C667F3702630349),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],SeparableConv2D_3_w_s_q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15],SeparableConv2D_3_w_s_q1}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_3_w_s_ce0),
        .ENBWREN(SeparableConv2D_3_w_s_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s
   (B,
    q0_reg,
    q0_reg_0,
    q0_reg_1,
    ap_clk,
    SeparableConv2D_4_w_s_ce0,
    SeparableConv2D_4_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DOBDO,
    p,
    Q,
    DOADO,
    p_0);
  output [14:0]B;
  output [14:0]q0_reg;
  output [14:0]q0_reg_0;
  output [14:0]q0_reg_1;
  input ap_clk;
  input SeparableConv2D_4_w_s_ce0;
  input SeparableConv2D_4_w_s_ce1;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [13:0]DOBDO;
  input p;
  input [0:0]Q;
  input [13:0]DOADO;
  input [0:0]p_0;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [14:0]B;
  wire [13:0]DOADO;
  wire [13:0]DOBDO;
  wire [0:0]Q;
  wire SeparableConv2D_4_w_s_ce0;
  wire SeparableConv2D_4_w_s_ce1;
  wire ap_clk;
  wire p;
  wire [0:0]p_0;
  wire [14:0]q0_reg;
  wire [14:0]q0_reg_0;
  wire [14:0]q0_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s_rom network_SeparableConv2D_4_w_s_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .B(B),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .SeparableConv2D_4_w_s_ce0(SeparableConv2D_4_w_s_ce0),
        .SeparableConv2D_4_w_s_ce1(SeparableConv2D_4_w_s_ce1),
        .ap_clk(ap_clk),
        .p(p),
        .p_0(p_0),
        .q0_reg_0(q0_reg),
        .q0_reg_1(q0_reg_0),
        .q0_reg_2(q0_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s_rom
   (B,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    ap_clk,
    SeparableConv2D_4_w_s_ce0,
    SeparableConv2D_4_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DOBDO,
    p,
    Q,
    DOADO,
    p_0);
  output [14:0]B;
  output [14:0]q0_reg_0;
  output [14:0]q0_reg_1;
  output [14:0]q0_reg_2;
  input ap_clk;
  input SeparableConv2D_4_w_s_ce0;
  input SeparableConv2D_4_w_s_ce1;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [13:0]DOBDO;
  input p;
  input [0:0]Q;
  input [13:0]DOADO;
  input [0:0]p_0;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [14:0]B;
  wire [13:0]DOADO;
  wire [13:0]DOBDO;
  wire [0:0]Q;
  wire SeparableConv2D_4_w_s_ce0;
  wire SeparableConv2D_4_w_s_ce1;
  wire [14:0]SeparableConv2D_4_w_s_q0;
  wire [14:0]SeparableConv2D_4_w_s_q1;
  wire ap_clk;
  wire p;
  wire [0:0]p_0;
  wire [14:0]q0_reg_0;
  wire [14:0]q0_reg_1;
  wire [14:0]q0_reg_2;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:15]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_10
       (.I0(SeparableConv2D_4_w_s_q1[8]),
        .I1(DOBDO[8]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[8]),
        .I4(Q),
        .I5(DOADO[8]),
        .O(B[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_10__0
       (.I0(SeparableConv2D_4_w_s_q1[6]),
        .I1(DOBDO[6]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[6]),
        .I4(Q),
        .I5(DOADO[6]),
        .O(q0_reg_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_10__10
       (.I0(SeparableConv2D_4_w_s_q1[7]),
        .I1(Q),
        .I2(DOBDO[7]),
        .O(q0_reg_2[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_10__9
       (.I0(SeparableConv2D_4_w_s_q0[6]),
        .I1(Q),
        .I2(DOADO[6]),
        .O(q0_reg_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_11
       (.I0(SeparableConv2D_4_w_s_q1[7]),
        .I1(DOBDO[7]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[7]),
        .I4(Q),
        .I5(DOADO[7]),
        .O(B[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_11__0
       (.I0(SeparableConv2D_4_w_s_q1[5]),
        .I1(DOBDO[5]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[5]),
        .I4(Q),
        .I5(DOADO[5]),
        .O(q0_reg_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_11__8
       (.I0(SeparableConv2D_4_w_s_q0[5]),
        .I1(Q),
        .I2(DOADO[5]),
        .O(q0_reg_1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_11__9
       (.I0(SeparableConv2D_4_w_s_q1[6]),
        .I1(Q),
        .I2(DOBDO[6]),
        .O(q0_reg_2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_12
       (.I0(SeparableConv2D_4_w_s_q1[6]),
        .I1(DOBDO[6]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[6]),
        .I4(Q),
        .I5(DOADO[6]),
        .O(B[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_12__0
       (.I0(SeparableConv2D_4_w_s_q1[4]),
        .I1(DOBDO[4]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[4]),
        .I4(Q),
        .I5(DOADO[4]),
        .O(q0_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_12__10
       (.I0(SeparableConv2D_4_w_s_q1[5]),
        .I1(Q),
        .I2(DOBDO[5]),
        .O(q0_reg_2[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_12__9
       (.I0(SeparableConv2D_4_w_s_q0[4]),
        .I1(Q),
        .I2(DOADO[4]),
        .O(q0_reg_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_13
       (.I0(SeparableConv2D_4_w_s_q1[5]),
        .I1(DOBDO[5]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[5]),
        .I4(Q),
        .I5(DOADO[5]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_13__0
       (.I0(SeparableConv2D_4_w_s_q1[3]),
        .I1(DOBDO[3]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[3]),
        .I4(Q),
        .I5(DOADO[3]),
        .O(q0_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_13__7
       (.I0(SeparableConv2D_4_w_s_q0[3]),
        .I1(Q),
        .I2(DOADO[3]),
        .O(q0_reg_1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_13__8
       (.I0(SeparableConv2D_4_w_s_q1[4]),
        .I1(Q),
        .I2(DOBDO[4]),
        .O(q0_reg_2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_14
       (.I0(SeparableConv2D_4_w_s_q1[4]),
        .I1(DOBDO[4]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[4]),
        .I4(Q),
        .I5(DOADO[4]),
        .O(B[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_14__0
       (.I0(SeparableConv2D_4_w_s_q1[2]),
        .I1(DOBDO[2]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[2]),
        .I4(Q),
        .I5(DOADO[2]),
        .O(q0_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_14__7
       (.I0(SeparableConv2D_4_w_s_q0[2]),
        .I1(Q),
        .I2(DOADO[2]),
        .O(q0_reg_1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_14__8
       (.I0(SeparableConv2D_4_w_s_q1[3]),
        .I1(Q),
        .I2(DOBDO[3]),
        .O(q0_reg_2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_15
       (.I0(SeparableConv2D_4_w_s_q1[3]),
        .I1(DOBDO[3]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[3]),
        .I4(Q),
        .I5(DOADO[3]),
        .O(B[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_15__0
       (.I0(SeparableConv2D_4_w_s_q1[1]),
        .I1(DOBDO[1]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[1]),
        .I4(Q),
        .I5(DOADO[1]),
        .O(q0_reg_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_15__8
       (.I0(SeparableConv2D_4_w_s_q0[1]),
        .I1(Q),
        .I2(DOADO[1]),
        .O(q0_reg_1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_15__9
       (.I0(SeparableConv2D_4_w_s_q1[2]),
        .I1(Q),
        .I2(DOBDO[2]),
        .O(q0_reg_2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_16
       (.I0(SeparableConv2D_4_w_s_q1[2]),
        .I1(DOBDO[2]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[2]),
        .I4(Q),
        .I5(DOADO[2]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_16__0
       (.I0(SeparableConv2D_4_w_s_q1[0]),
        .I1(DOBDO[0]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[0]),
        .I4(Q),
        .I5(DOADO[0]),
        .O(q0_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_16__7
       (.I0(SeparableConv2D_4_w_s_q0[0]),
        .I1(Q),
        .I2(DOADO[0]),
        .O(q0_reg_1[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_16__8
       (.I0(SeparableConv2D_4_w_s_q1[1]),
        .I1(Q),
        .I2(DOBDO[1]),
        .O(q0_reg_2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_17
       (.I0(SeparableConv2D_4_w_s_q1[1]),
        .I1(DOBDO[1]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[1]),
        .I4(Q),
        .I5(DOADO[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_17__7
       (.I0(SeparableConv2D_4_w_s_q1[0]),
        .I1(Q),
        .I2(DOBDO[0]),
        .O(q0_reg_2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_18
       (.I0(SeparableConv2D_4_w_s_q1[0]),
        .I1(DOBDO[0]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[0]),
        .I4(Q),
        .I5(DOADO[0]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_2__14
       (.I0(SeparableConv2D_4_w_s_q0[14]),
        .I1(Q),
        .I2(DOADO[13]),
        .O(q0_reg_1[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_2__2
       (.I0(SeparableConv2D_4_w_s_q1[14]),
        .I1(DOBDO[13]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[14]),
        .I4(Q),
        .I5(DOADO[13]),
        .O(q0_reg_0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_3__0
       (.I0(SeparableConv2D_4_w_s_q1[13]),
        .I1(DOBDO[13]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[13]),
        .I4(Q),
        .I5(DOADO[13]),
        .O(q0_reg_0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_3__11
       (.I0(SeparableConv2D_4_w_s_q0[13]),
        .I1(Q),
        .I2(DOADO[13]),
        .O(q0_reg_1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_3__12
       (.I0(SeparableConv2D_4_w_s_q1[14]),
        .I1(Q),
        .I2(DOBDO[13]),
        .O(q0_reg_2[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_4
       (.I0(SeparableConv2D_4_w_s_q1[14]),
        .I1(DOBDO[13]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[14]),
        .I4(Q),
        .I5(DOADO[13]),
        .O(B[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_4__0
       (.I0(SeparableConv2D_4_w_s_q1[12]),
        .I1(DOBDO[12]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[12]),
        .I4(Q),
        .I5(DOADO[12]),
        .O(q0_reg_0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_4__11
       (.I0(SeparableConv2D_4_w_s_q0[12]),
        .I1(Q),
        .I2(DOADO[12]),
        .O(q0_reg_1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_4__12
       (.I0(SeparableConv2D_4_w_s_q1[13]),
        .I1(Q),
        .I2(DOBDO[13]),
        .O(q0_reg_2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_5
       (.I0(SeparableConv2D_4_w_s_q1[13]),
        .I1(DOBDO[13]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[13]),
        .I4(Q),
        .I5(DOADO[13]),
        .O(B[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_5__0
       (.I0(SeparableConv2D_4_w_s_q1[11]),
        .I1(DOBDO[11]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[11]),
        .I4(Q),
        .I5(DOADO[11]),
        .O(q0_reg_0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_5__10
       (.I0(SeparableConv2D_4_w_s_q0[11]),
        .I1(Q),
        .I2(DOADO[11]),
        .O(q0_reg_1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_5__11
       (.I0(SeparableConv2D_4_w_s_q1[12]),
        .I1(Q),
        .I2(DOBDO[12]),
        .O(q0_reg_2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_6
       (.I0(SeparableConv2D_4_w_s_q1[12]),
        .I1(DOBDO[12]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[12]),
        .I4(Q),
        .I5(DOADO[12]),
        .O(B[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_6__0
       (.I0(SeparableConv2D_4_w_s_q1[10]),
        .I1(DOBDO[10]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[10]),
        .I4(Q),
        .I5(DOADO[10]),
        .O(q0_reg_0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_6__10
       (.I0(SeparableConv2D_4_w_s_q0[10]),
        .I1(Q),
        .I2(DOADO[10]),
        .O(q0_reg_1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_6__11
       (.I0(SeparableConv2D_4_w_s_q1[11]),
        .I1(Q),
        .I2(DOBDO[11]),
        .O(q0_reg_2[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_7
       (.I0(SeparableConv2D_4_w_s_q1[11]),
        .I1(DOBDO[11]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[11]),
        .I4(Q),
        .I5(DOADO[11]),
        .O(B[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_7__0
       (.I0(SeparableConv2D_4_w_s_q1[9]),
        .I1(DOBDO[9]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[9]),
        .I4(Q),
        .I5(DOADO[9]),
        .O(q0_reg_0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_7__10
       (.I0(SeparableConv2D_4_w_s_q0[9]),
        .I1(Q),
        .I2(DOADO[9]),
        .O(q0_reg_1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_7__11
       (.I0(SeparableConv2D_4_w_s_q1[10]),
        .I1(Q),
        .I2(DOBDO[10]),
        .O(q0_reg_2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_8
       (.I0(SeparableConv2D_4_w_s_q1[10]),
        .I1(DOBDO[10]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[10]),
        .I4(Q),
        .I5(DOADO[10]),
        .O(B[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_8__0
       (.I0(SeparableConv2D_4_w_s_q1[8]),
        .I1(DOBDO[8]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[8]),
        .I4(Q),
        .I5(DOADO[8]),
        .O(q0_reg_0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_8__10
       (.I0(SeparableConv2D_4_w_s_q0[8]),
        .I1(Q),
        .I2(DOADO[8]),
        .O(q0_reg_1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_8__11
       (.I0(SeparableConv2D_4_w_s_q1[9]),
        .I1(Q),
        .I2(DOBDO[9]),
        .O(q0_reg_2[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_9
       (.I0(SeparableConv2D_4_w_s_q1[9]),
        .I1(DOBDO[9]),
        .I2(p),
        .I3(SeparableConv2D_4_w_s_q0[9]),
        .I4(Q),
        .I5(DOADO[9]),
        .O(B[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_i_9__0
       (.I0(SeparableConv2D_4_w_s_q1[7]),
        .I1(DOBDO[7]),
        .I2(p_0),
        .I3(SeparableConv2D_4_w_s_q0[7]),
        .I4(Q),
        .I5(DOADO[7]),
        .O(q0_reg_0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_9__10
       (.I0(SeparableConv2D_4_w_s_q0[7]),
        .I1(Q),
        .I2(DOADO[7]),
        .O(q0_reg_1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_i_9__11
       (.I0(SeparableConv2D_4_w_s_q1[8]),
        .I1(Q),
        .I2(DOBDO[8]),
        .O(q0_reg_2[8]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3840" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h004678137BB8113A7F700F9111997B96055175AC0CF50BEF7CD075317AAA6D95),
    .INIT_01(256'h0DB707297E9F064C7C80003076B4076C705965587BB507057AE5067C7C627673),
    .INIT_02(256'h106809F7109609621F370C5006AE716508120B0228DD189E7BB807957EB1072C),
    .INIT_03(256'h0BEA78A90DC700EB10AF1E360E5602770C73748B6BFA5B237D0F55F879850EEB),
    .INIT_04(256'h76AC7F05705859AE73EE015C769F07BA7B657E030D1B79A17D540FC50A330FA7),
    .INIT_05(256'h00686F167FA77A6C749E74807E9B7CF2048C764702F00D1C0C0F107320870822),
    .INIT_06(256'h77BC7B027A1F102C07296C40013768D062326BFF7BDD6F90010F7B2574F37E85),
    .INIT_07(256'h0BC9158D01330043724C0F0502B504757207797376A310757CF8773A7EB76AC2),
    .INIT_08(256'h01FE7D6D04AD73107071719903887BF50370186717650A9E17345C520E34116C),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],SeparableConv2D_4_w_s_q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15],SeparableConv2D_4_w_s_q1}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_4_w_s_ce0),
        .ENBWREN(SeparableConv2D_4_w_s_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_11ns_5ns_11s_15_1_1
   (input_r_address0,
    or_ln35_reg_9840,
    D,
    \out_w_0_reg_276_reg[0] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    \ap_CS_fsm_reg[38] ,
    \out_w_0_reg_276_reg[2] ,
    \icmp_ln31_reg_965_reg[0] ,
    \indvar_flatten_reg_265_reg[5] ,
    \out_w_0_reg_276_reg[1] ,
    \in_d_0_reg_299_reg[4] ,
    \out_h_0_reg_254_reg[3] ,
    \in_d_0_reg_299_reg[4]_0 ,
    \in_d_0_reg_299_reg[4]_1 ,
    icmp_ln31_fu_488_p2,
    A,
    \out_w_0_reg_276_reg[4] ,
    ap_clk,
    P,
    Q,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    \out_w_0_reg_276_reg[4]_0 ,
    \out_w_0_reg_276_reg[4]_1 ,
    \select_ln32_1_reg_974_reg[6] ,
    \in_d_0_reg_299_reg[2] ,
    ap_enable_reg_pp1_iter1,
    \in_d_0_reg_299_reg[2]_0 ,
    indvar_flatten18_reg_243_reg,
    \in_d_0_reg_299_reg[4]_2 ,
    \in_d_0_reg_299_reg[4]_3 ,
    \select_ln32_1_reg_974_reg[6]_0 );
  output [5:0]input_r_address0;
  output or_ln35_reg_9840;
  output [3:0]D;
  output [0:0]\out_w_0_reg_276_reg[0] ;
  output p;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output \ap_CS_fsm_reg[38] ;
  output \out_w_0_reg_276_reg[2] ;
  output \icmp_ln31_reg_965_reg[0] ;
  output \indvar_flatten_reg_265_reg[5] ;
  output \out_w_0_reg_276_reg[1] ;
  output \in_d_0_reg_299_reg[4] ;
  output [3:0]\out_h_0_reg_254_reg[3] ;
  output [4:0]\in_d_0_reg_299_reg[4]_0 ;
  output \in_d_0_reg_299_reg[4]_1 ;
  output icmp_ln31_fu_488_p2;
  output [0:0]A;
  output [0:0]\out_w_0_reg_276_reg[4] ;
  input ap_clk;
  input [5:0]P;
  input [2:0]Q;
  input ram_reg_0;
  input [7:0]ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [4:0]\out_w_0_reg_276_reg[4]_0 ;
  input [4:0]\out_w_0_reg_276_reg[4]_1 ;
  input [4:0]\select_ln32_1_reg_974_reg[6] ;
  input [0:0]\in_d_0_reg_299_reg[2] ;
  input ap_enable_reg_pp1_iter1;
  input \in_d_0_reg_299_reg[2]_0 ;
  input [13:0]indvar_flatten18_reg_243_reg;
  input [4:0]\in_d_0_reg_299_reg[4]_2 ;
  input [4:0]\in_d_0_reg_299_reg[4]_3 ;
  input [9:0]\select_ln32_1_reg_974_reg[6]_0 ;

  wire [0:0]A;
  wire [3:0]D;
  wire [5:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[38] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire icmp_ln31_fu_488_p2;
  wire \icmp_ln31_reg_965_reg[0] ;
  wire [0:0]\in_d_0_reg_299_reg[2] ;
  wire \in_d_0_reg_299_reg[2]_0 ;
  wire \in_d_0_reg_299_reg[4] ;
  wire [4:0]\in_d_0_reg_299_reg[4]_0 ;
  wire \in_d_0_reg_299_reg[4]_1 ;
  wire [4:0]\in_d_0_reg_299_reg[4]_2 ;
  wire [4:0]\in_d_0_reg_299_reg[4]_3 ;
  wire [13:0]indvar_flatten18_reg_243_reg;
  wire \indvar_flatten_reg_265_reg[5] ;
  wire [5:0]input_r_address0;
  wire or_ln35_reg_9840;
  wire [3:0]\out_h_0_reg_254_reg[3] ;
  wire [0:0]\out_w_0_reg_276_reg[0] ;
  wire \out_w_0_reg_276_reg[1] ;
  wire \out_w_0_reg_276_reg[2] ;
  wire [0:0]\out_w_0_reg_276_reg[4] ;
  wire [4:0]\out_w_0_reg_276_reg[4]_0 ;
  wire [4:0]\out_w_0_reg_276_reg[4]_1 ;
  wire p;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire [4:0]\select_ln32_1_reg_974_reg[6] ;
  wire [9:0]\select_ln32_1_reg_974_reg[6]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11 network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11_U
       (.A(A),
        .D(D),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[38] (\ap_CS_fsm_reg[38] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .icmp_ln31_fu_488_p2(icmp_ln31_fu_488_p2),
        .\icmp_ln31_reg_965_reg[0] (\icmp_ln31_reg_965_reg[0] ),
        .\in_d_0_reg_299_reg[2] (\in_d_0_reg_299_reg[2] ),
        .\in_d_0_reg_299_reg[2]_0 (\in_d_0_reg_299_reg[2]_0 ),
        .\in_d_0_reg_299_reg[4] (\in_d_0_reg_299_reg[4] ),
        .\in_d_0_reg_299_reg[4]_0 (\in_d_0_reg_299_reg[4]_0 ),
        .\in_d_0_reg_299_reg[4]_1 (\in_d_0_reg_299_reg[4]_1 ),
        .\in_d_0_reg_299_reg[4]_2 (\in_d_0_reg_299_reg[4]_2 ),
        .\in_d_0_reg_299_reg[4]_3 (\in_d_0_reg_299_reg[4]_3 ),
        .indvar_flatten18_reg_243_reg(indvar_flatten18_reg_243_reg),
        .\indvar_flatten_reg_265_reg[5] (\indvar_flatten_reg_265_reg[5] ),
        .input_r_address0(input_r_address0),
        .or_ln35_reg_9840(or_ln35_reg_9840),
        .\out_h_0_reg_254_reg[3] (\out_h_0_reg_254_reg[3] ),
        .\out_w_0_reg_276_reg[0] (\out_w_0_reg_276_reg[0] ),
        .\out_w_0_reg_276_reg[1] (\out_w_0_reg_276_reg[1] ),
        .\out_w_0_reg_276_reg[2] (\out_w_0_reg_276_reg[2] ),
        .\out_w_0_reg_276_reg[4] (\out_w_0_reg_276_reg[4] ),
        .\out_w_0_reg_276_reg[4]_0 (\out_w_0_reg_276_reg[4]_0 ),
        .\out_w_0_reg_276_reg[4]_1 (\out_w_0_reg_276_reg[4]_1 ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_5(ram_reg_0_5),
        .\select_ln32_1_reg_974_reg[6] (\select_ln32_1_reg_974_reg[6] ),
        .\select_ln32_1_reg_974_reg[6]_0 (\select_ln32_1_reg_974_reg[6]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11
   (input_r_address0,
    or_ln35_reg_9840,
    D,
    \out_w_0_reg_276_reg[0] ,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    \ap_CS_fsm_reg[38] ,
    \out_w_0_reg_276_reg[2] ,
    \icmp_ln31_reg_965_reg[0] ,
    \indvar_flatten_reg_265_reg[5] ,
    \out_w_0_reg_276_reg[1] ,
    \in_d_0_reg_299_reg[4] ,
    \out_h_0_reg_254_reg[3] ,
    \in_d_0_reg_299_reg[4]_0 ,
    \in_d_0_reg_299_reg[4]_1 ,
    icmp_ln31_fu_488_p2,
    A,
    \out_w_0_reg_276_reg[4] ,
    ap_clk,
    P,
    Q,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    \out_w_0_reg_276_reg[4]_0 ,
    \out_w_0_reg_276_reg[4]_1 ,
    \select_ln32_1_reg_974_reg[6] ,
    \in_d_0_reg_299_reg[2] ,
    ap_enable_reg_pp1_iter1,
    \in_d_0_reg_299_reg[2]_0 ,
    indvar_flatten18_reg_243_reg,
    \in_d_0_reg_299_reg[4]_2 ,
    \in_d_0_reg_299_reg[4]_3 ,
    \select_ln32_1_reg_974_reg[6]_0 );
  output [5:0]input_r_address0;
  output or_ln35_reg_9840;
  output [3:0]D;
  output [0:0]\out_w_0_reg_276_reg[0] ;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output \ap_CS_fsm_reg[38] ;
  output \out_w_0_reg_276_reg[2] ;
  output \icmp_ln31_reg_965_reg[0] ;
  output \indvar_flatten_reg_265_reg[5] ;
  output \out_w_0_reg_276_reg[1] ;
  output \in_d_0_reg_299_reg[4] ;
  output [3:0]\out_h_0_reg_254_reg[3] ;
  output [4:0]\in_d_0_reg_299_reg[4]_0 ;
  output \in_d_0_reg_299_reg[4]_1 ;
  output icmp_ln31_fu_488_p2;
  output [0:0]A;
  output [0:0]\out_w_0_reg_276_reg[4] ;
  input ap_clk;
  input [5:0]P;
  input [2:0]Q;
  input ram_reg_0;
  input [7:0]ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input [4:0]\out_w_0_reg_276_reg[4]_0 ;
  input [4:0]\out_w_0_reg_276_reg[4]_1 ;
  input [4:0]\select_ln32_1_reg_974_reg[6] ;
  input [0:0]\in_d_0_reg_299_reg[2] ;
  input ap_enable_reg_pp1_iter1;
  input \in_d_0_reg_299_reg[2]_0 ;
  input [13:0]indvar_flatten18_reg_243_reg;
  input [4:0]\in_d_0_reg_299_reg[4]_2 ;
  input [4:0]\in_d_0_reg_299_reg[4]_3 ;
  input [9:0]\select_ln32_1_reg_974_reg[6]_0 ;

  wire [0:0]A;
  wire [3:0]D;
  wire [5:0]P;
  wire [2:0]Q;
  wire [9:1]add_ln37_fu_482_p2;
  wire \ap_CS_fsm_reg[38] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire [13:0]grp_pointwise_conv2d_fix_4_fu_499_input_r_address0;
  wire icmp_ln31_fu_488_p2;
  wire \icmp_ln31_reg_965[0]_i_2_n_5 ;
  wire \icmp_ln31_reg_965[0]_i_3_n_5 ;
  wire \icmp_ln31_reg_965_reg[0] ;
  wire [0:0]\in_d_0_reg_299_reg[2] ;
  wire \in_d_0_reg_299_reg[2]_0 ;
  wire \in_d_0_reg_299_reg[4] ;
  wire [4:0]\in_d_0_reg_299_reg[4]_0 ;
  wire \in_d_0_reg_299_reg[4]_1 ;
  wire [4:0]\in_d_0_reg_299_reg[4]_2 ;
  wire [4:0]\in_d_0_reg_299_reg[4]_3 ;
  wire [13:0]indvar_flatten18_reg_243_reg;
  wire \indvar_flatten_reg_265_reg[5] ;
  wire [5:0]input_r_address0;
  wire or_ln35_reg_9840;
  wire [3:0]\out_h_0_reg_254_reg[3] ;
  wire [0:0]\out_w_0_reg_276_reg[0] ;
  wire \out_w_0_reg_276_reg[1] ;
  wire \out_w_0_reg_276_reg[2] ;
  wire [0:0]\out_w_0_reg_276_reg[4] ;
  wire [4:0]\out_w_0_reg_276_reg[4]_0 ;
  wire [4:0]\out_w_0_reg_276_reg[4]_1 ;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_i_11__12_n_5;
  wire p_i_12__7_n_5;
  wire p_i_13__5_n_5;
  wire p_i_14__12_n_5;
  wire p_i_15__12_n_5;
  wire p_i_16__11_n_5;
  wire p_i_17__9_n_5;
  wire p_i_18__7_n_5;
  wire p_i_19__6_n_5;
  wire p_i_20__6_n_5;
  wire p_i_21__5_n_5;
  wire p_i_22__6_n_5;
  wire p_i_23__7_n_5;
  wire p_i_24__7_n_5;
  wire p_i_25__5_n_5;
  wire p_i_26__6_n_5;
  wire p_i_27__4_n_5;
  wire p_i_28__4_n_5;
  wire p_i_29__5_n_7;
  wire p_i_31__5_n_5;
  wire p_i_33__5_n_5;
  wire p_i_34__4_n_5;
  wire p_i_34__4_n_6;
  wire p_i_34__4_n_7;
  wire p_i_34__4_n_8;
  wire p_i_35__1_n_5;
  wire p_i_36__2_n_5;
  wire p_i_37__1_n_5;
  wire p_i_38__1_n_5;
  wire p_i_39__2_n_5;
  wire p_i_40__1_n_5;
  wire p_i_41__0_n_5;
  wire p_i_41__0_n_6;
  wire p_i_41__0_n_7;
  wire p_i_41__0_n_8;
  wire p_i_42__0_n_5;
  wire p_i_43__1_n_5;
  wire p_i_44__1_n_5;
  wire p_i_45__0_n_5;
  wire p_i_46__0_n_5;
  wire p_i_47__0_n_5;
  wire p_i_48__0_n_5;
  wire p_i_49__0_n_5;
  wire p_i_50__0_n_5;
  wire p_i_51_n_5;
  wire p_i_52_n_5;
  wire p_i_53__0_n_5;
  wire p_i_54_n_5;
  wire p_i_7__8_n_11;
  wire p_i_7__8_n_12;
  wire p_i_7__8_n_8;
  wire p_i_8__8_n_10;
  wire p_i_8__8_n_11;
  wire p_i_8__8_n_12;
  wire p_i_8__8_n_5;
  wire p_i_8__8_n_6;
  wire p_i_8__8_n_7;
  wire p_i_8__8_n_8;
  wire p_i_8__8_n_9;
  wire p_i_9__8_n_10;
  wire p_i_9__8_n_11;
  wire p_i_9__8_n_12;
  wire p_i_9__8_n_5;
  wire p_i_9__8_n_6;
  wire p_i_9__8_n_7;
  wire p_i_9__8_n_8;
  wire p_i_9__8_n_9;
  wire ram_reg_0;
  wire [7:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_i_92_n_5;
  wire [4:0]\select_ln32_1_reg_974_reg[6] ;
  wire [9:0]\select_ln32_1_reg_974_reg[6]_0 ;
  wire [4:4]select_ln35_1_fu_604_p3;
  wire \select_ln35_2_reg_994[4]_i_7_n_5 ;
  wire [9:8]sub_ln37_fu_472_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_i_29__5_CO_UNCONNECTED;
  wire [3:1]NLW_p_i_29__5_O_UNCONNECTED;
  wire [3:1]NLW_p_i_7__8_CO_UNCONNECTED;
  wire [3:2]NLW_p_i_7__8_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \icmp_ln31_reg_965[0]_i_1 
       (.I0(\icmp_ln31_reg_965[0]_i_2_n_5 ),
        .I1(\icmp_ln31_reg_965[0]_i_3_n_5 ),
        .I2(indvar_flatten18_reg_243_reg[12]),
        .I3(indvar_flatten18_reg_243_reg[8]),
        .I4(indvar_flatten18_reg_243_reg[10]),
        .I5(indvar_flatten18_reg_243_reg[2]),
        .O(icmp_ln31_fu_488_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln31_reg_965[0]_i_2 
       (.I0(indvar_flatten18_reg_243_reg[9]),
        .I1(indvar_flatten18_reg_243_reg[11]),
        .I2(indvar_flatten18_reg_243_reg[0]),
        .I3(indvar_flatten18_reg_243_reg[6]),
        .I4(indvar_flatten18_reg_243_reg[5]),
        .I5(indvar_flatten18_reg_243_reg[4]),
        .O(\icmp_ln31_reg_965[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln31_reg_965[0]_i_3 
       (.I0(indvar_flatten18_reg_243_reg[7]),
        .I1(indvar_flatten18_reg_243_reg[3]),
        .I2(indvar_flatten18_reg_243_reg[13]),
        .I3(indvar_flatten18_reg_243_reg[1]),
        .O(\icmp_ln31_reg_965[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \in_d_0_reg_299[0]_i_1 
       (.I0(\in_d_0_reg_299_reg[4]_3 [0]),
        .I1(\in_d_0_reg_299_reg[2]_0 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_299_reg[2] ),
        .I4(\in_d_0_reg_299_reg[4]_2 [0]),
        .O(\in_d_0_reg_299_reg[4]_0 [0]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \in_d_0_reg_299[1]_i_1 
       (.I0(\in_d_0_reg_299_reg[4]_3 [1]),
        .I1(\in_d_0_reg_299_reg[2]_0 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_299_reg[2] ),
        .I4(\in_d_0_reg_299_reg[4]_2 [1]),
        .O(\in_d_0_reg_299_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \in_d_0_reg_299[2]_i_1 
       (.I0(\in_d_0_reg_299_reg[4]_3 [2]),
        .I1(\in_d_0_reg_299_reg[2]_0 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_299_reg[2] ),
        .I4(\in_d_0_reg_299_reg[4]_2 [2]),
        .O(\in_d_0_reg_299_reg[4]_0 [2]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \in_d_0_reg_299[3]_i_1 
       (.I0(\in_d_0_reg_299_reg[4]_3 [3]),
        .I1(\in_d_0_reg_299_reg[2]_0 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_299_reg[2] ),
        .I4(\in_d_0_reg_299_reg[4]_2 [3]),
        .O(\in_d_0_reg_299_reg[4]_0 [3]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \in_d_0_reg_299[4]_i_1 
       (.I0(\in_d_0_reg_299_reg[4]_3 [4]),
        .I1(\in_d_0_reg_299_reg[2]_0 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_299_reg[2] ),
        .I4(\in_d_0_reg_299_reg[4]_2 [4]),
        .O(\in_d_0_reg_299_reg[4]_0 [4]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_w_0_reg_276[4]_i_1 
       (.I0(\out_w_0_reg_276_reg[4]_0 [4]),
        .I1(\in_d_0_reg_299_reg[2]_0 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_299_reg[2] ),
        .I4(\out_w_0_reg_276_reg[4]_1 [4]),
        .O(\out_w_0_reg_276_reg[4] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln35_1_fu_604_p3,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_11,p_i_7__8_n_12,p_i_8__8_n_9,p_i_8__8_n_10,p_i_8__8_n_11,p_i_8__8_n_12,p_i_9__8_n_9,p_i_9__8_n_10,p_i_9__8_n_11,p_i_9__8_n_12,\out_w_0_reg_276_reg[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(or_ln35_reg_9840),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(or_ln35_reg_9840),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[13:12],input_r_address0[5],grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[10:9],input_r_address0[4:3],grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[6:5],input_r_address0[2:0],grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[1:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    p_i_10__12
       (.I0(\in_d_0_reg_299_reg[4]_0 [4]),
        .I1(\in_d_0_reg_299_reg[4]_0 [1]),
        .I2(\in_d_0_reg_299_reg[4]_0 [2]),
        .I3(\in_d_0_reg_299_reg[4]_0 [3]),
        .I4(\in_d_0_reg_299_reg[4]_0 [0]),
        .I5(\indvar_flatten_reg_265_reg[5] ),
        .O(\in_d_0_reg_299_reg[4]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_11__12
       (.I0(\out_h_0_reg_254_reg[3] [3]),
        .I1(\in_d_0_reg_299_reg[4] ),
        .O(p_i_11__12_n_5));
  LUT3 #(
    .INIT(8'h20)) 
    p_i_12__7
       (.I0(\in_d_0_reg_299_reg[4] ),
        .I1(\indvar_flatten_reg_265_reg[5] ),
        .I2(p_i_29__5_n_7),
        .O(p_i_12__7_n_5));
  LUT5 #(
    .INIT(32'hFF30FF22)) 
    p_i_13__5
       (.I0(sub_ln37_fu_472_p2[9]),
        .I1(\indvar_flatten_reg_265_reg[5] ),
        .I2(add_ln37_fu_482_p2[9]),
        .I3(p_i_31__5_n_5),
        .I4(\in_d_0_reg_299_reg[4] ),
        .O(p_i_13__5_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_14__12
       (.I0(\out_h_0_reg_254_reg[3] [2]),
        .I1(\in_d_0_reg_299_reg[4] ),
        .O(p_i_14__12_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_15__12
       (.I0(\out_h_0_reg_254_reg[3] [1]),
        .I1(\in_d_0_reg_299_reg[4] ),
        .O(p_i_15__12_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_16__11
       (.I0(\out_h_0_reg_254_reg[3] [0]),
        .I1(\in_d_0_reg_299_reg[4] ),
        .O(p_i_16__11_n_5));
  LUT6 #(
    .INIT(64'h000000006666999C)) 
    p_i_17__9
       (.I0(\select_ln32_1_reg_974_reg[6] [0]),
        .I1(\select_ln32_1_reg_974_reg[6] [3]),
        .I2(\select_ln32_1_reg_974_reg[6] [2]),
        .I3(\select_ln32_1_reg_974_reg[6] [1]),
        .I4(\indvar_flatten_reg_265_reg[5] ),
        .I5(\in_d_0_reg_299_reg[4] ),
        .O(p_i_17__9_n_5));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    p_i_18__7
       (.I0(sub_ln37_fu_472_p2[8]),
        .I1(p_i_33__5_n_5),
        .I2(\indvar_flatten_reg_265_reg[5] ),
        .I3(add_ln37_fu_482_p2[8]),
        .I4(\in_d_0_reg_299_reg[4] ),
        .O(p_i_18__7_n_5));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    p_i_19__6
       (.I0(p_i_35__1_n_5),
        .I1(p_i_36__2_n_5),
        .I2(\indvar_flatten_reg_265_reg[5] ),
        .I3(add_ln37_fu_482_p2[7]),
        .I4(\in_d_0_reg_299_reg[4] ),
        .O(p_i_19__6_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__14
       (.I0(\in_d_0_reg_299_reg[2] ),
        .I1(icmp_ln31_fu_488_p2),
        .O(or_ln35_reg_9840));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    p_i_20__6
       (.I0(p_i_37__1_n_5),
        .I1(p_i_38__1_n_5),
        .I2(\indvar_flatten_reg_265_reg[5] ),
        .I3(add_ln37_fu_482_p2[6]),
        .I4(\in_d_0_reg_299_reg[4] ),
        .O(p_i_20__6_n_5));
  LUT6 #(
    .INIT(64'h3CFF3C003CAA3CAA)) 
    p_i_21__5
       (.I0(p_i_39__2_n_5),
        .I1(\select_ln32_1_reg_974_reg[6] [0]),
        .I2(\select_ln32_1_reg_974_reg[6] [3]),
        .I3(\indvar_flatten_reg_265_reg[5] ),
        .I4(add_ln37_fu_482_p2[5]),
        .I5(\in_d_0_reg_299_reg[4] ),
        .O(p_i_21__5_n_5));
  LUT5 #(
    .INIT(32'h00005556)) 
    p_i_22__6
       (.I0(\select_ln32_1_reg_974_reg[6] [2]),
        .I1(\select_ln32_1_reg_974_reg[6] [0]),
        .I2(\select_ln32_1_reg_974_reg[6] [1]),
        .I3(\indvar_flatten_reg_265_reg[5] ),
        .I4(\in_d_0_reg_299_reg[4] ),
        .O(p_i_22__6_n_5));
  LUT4 #(
    .INIT(16'h0056)) 
    p_i_23__7
       (.I0(\select_ln32_1_reg_974_reg[6] [1]),
        .I1(\select_ln32_1_reg_974_reg[6] [0]),
        .I2(\indvar_flatten_reg_265_reg[5] ),
        .I3(\in_d_0_reg_299_reg[4] ),
        .O(p_i_23__7_n_5));
  LUT3 #(
    .INIT(8'h06)) 
    p_i_24__7
       (.I0(\indvar_flatten_reg_265_reg[5] ),
        .I1(\select_ln32_1_reg_974_reg[6] [0]),
        .I2(\in_d_0_reg_299_reg[4] ),
        .O(p_i_24__7_n_5));
  LUT6 #(
    .INIT(64'h0C0CF606F3F3F606)) 
    p_i_25__5
       (.I0(p_i_40__1_n_5),
        .I1(A),
        .I2(\in_d_0_reg_299_reg[4] ),
        .I3(add_ln37_fu_482_p2[4]),
        .I4(\indvar_flatten_reg_265_reg[5] ),
        .I5(\select_ln32_1_reg_974_reg[6] [2]),
        .O(p_i_25__5_n_5));
  LUT6 #(
    .INIT(64'h0C0CF909F3F3F606)) 
    p_i_26__6
       (.I0(\select_ln32_1_reg_974_reg[6] [0]),
        .I1(p_i_42__0_n_5),
        .I2(\in_d_0_reg_299_reg[4] ),
        .I3(add_ln37_fu_482_p2[3]),
        .I4(\indvar_flatten_reg_265_reg[5] ),
        .I5(\select_ln32_1_reg_974_reg[6] [1]),
        .O(p_i_26__6_n_5));
  LUT5 #(
    .INIT(32'h22D1DDE2)) 
    p_i_27__4
       (.I0(p_i_43__1_n_5),
        .I1(\in_d_0_reg_299_reg[4] ),
        .I2(add_ln37_fu_482_p2[2]),
        .I3(\indvar_flatten_reg_265_reg[5] ),
        .I4(\select_ln32_1_reg_974_reg[6] [0]),
        .O(p_i_27__4_n_5));
  LUT4 #(
    .INIT(16'h2F20)) 
    p_i_28__4
       (.I0(add_ln37_fu_482_p2[1]),
        .I1(\indvar_flatten_reg_265_reg[5] ),
        .I2(\in_d_0_reg_299_reg[4] ),
        .I3(p_i_44__1_n_5),
        .O(p_i_28__4_n_5));
  CARRY4 p_i_29__5
       (.CI(p_i_34__4_n_5),
        .CO({NLW_p_i_29__5_CO_UNCONNECTED[3:2],p_i_29__5_n_7,NLW_p_i_29__5_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_i_29__5_O_UNCONNECTED[3:1],add_ln37_fu_482_p2[9]}),
        .S({1'b0,1'b0,1'b1,p_i_45__0_n_5}));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    p_i_2__12
       (.I0(\in_d_0_reg_299_reg[4]_2 [4]),
        .I1(\in_d_0_reg_299_reg[2] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_299_reg[2]_0 ),
        .I4(\in_d_0_reg_299_reg[4]_3 [4]),
        .I5(\in_d_0_reg_299_reg[4]_1 ),
        .O(select_ln35_1_fu_604_p3));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hCCCCC888)) 
    p_i_30__3
       (.I0(\select_ln32_1_reg_974_reg[6] [3]),
        .I1(\select_ln32_1_reg_974_reg[6] [4]),
        .I2(\select_ln32_1_reg_974_reg[6] [0]),
        .I3(\select_ln32_1_reg_974_reg[6] [1]),
        .I4(\select_ln32_1_reg_974_reg[6] [2]),
        .O(sub_ln37_fu_472_p2[9]));
  LUT6 #(
    .INIT(64'h2AAAAA8800000000)) 
    p_i_31__5
       (.I0(\select_ln32_1_reg_974_reg[6] [4]),
        .I1(\select_ln32_1_reg_974_reg[6] [1]),
        .I2(\select_ln32_1_reg_974_reg[6] [0]),
        .I3(\select_ln32_1_reg_974_reg[6] [2]),
        .I4(\select_ln32_1_reg_974_reg[6] [3]),
        .I5(\indvar_flatten_reg_265_reg[5] ),
        .O(p_i_31__5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h8999A8A8)) 
    p_i_32__4
       (.I0(\select_ln32_1_reg_974_reg[6] [3]),
        .I1(\select_ln32_1_reg_974_reg[6] [2]),
        .I2(\select_ln32_1_reg_974_reg[6] [1]),
        .I3(\select_ln32_1_reg_974_reg[6] [0]),
        .I4(\select_ln32_1_reg_974_reg[6] [4]),
        .O(sub_ln37_fu_472_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h6A11FE00)) 
    p_i_33__5
       (.I0(\select_ln32_1_reg_974_reg[6] [2]),
        .I1(\select_ln32_1_reg_974_reg[6] [1]),
        .I2(\select_ln32_1_reg_974_reg[6] [0]),
        .I3(\select_ln32_1_reg_974_reg[6] [3]),
        .I4(\select_ln32_1_reg_974_reg[6] [4]),
        .O(p_i_33__5_n_5));
  CARRY4 p_i_34__4
       (.CI(p_i_41__0_n_5),
        .CO({p_i_34__4_n_5,p_i_34__4_n_6,p_i_34__4_n_7,p_i_34__4_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_fu_482_p2[8:5]),
        .S({p_i_46__0_n_5,p_i_47__0_n_5,p_i_48__0_n_5,p_i_49__0_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h50AFD42A)) 
    p_i_35__1
       (.I0(\select_ln32_1_reg_974_reg[6] [4]),
        .I1(\select_ln32_1_reg_974_reg[6] [0]),
        .I2(\select_ln32_1_reg_974_reg[6] [1]),
        .I3(\select_ln32_1_reg_974_reg[6] [2]),
        .I4(\select_ln32_1_reg_974_reg[6] [3]),
        .O(p_i_35__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h542BF50A)) 
    p_i_36__2
       (.I0(\select_ln32_1_reg_974_reg[6] [4]),
        .I1(\select_ln32_1_reg_974_reg[6] [0]),
        .I2(\select_ln32_1_reg_974_reg[6] [1]),
        .I3(\select_ln32_1_reg_974_reg[6] [2]),
        .I4(\select_ln32_1_reg_974_reg[6] [3]),
        .O(p_i_36__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hF50A0BF4)) 
    p_i_37__1
       (.I0(\select_ln32_1_reg_974_reg[6] [0]),
        .I1(\select_ln32_1_reg_974_reg[6] [2]),
        .I2(\select_ln32_1_reg_974_reg[6] [3]),
        .I3(\select_ln32_1_reg_974_reg[6] [4]),
        .I4(\select_ln32_1_reg_974_reg[6] [1]),
        .O(p_i_37__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h693C)) 
    p_i_38__1
       (.I0(\select_ln32_1_reg_974_reg[6] [0]),
        .I1(\select_ln32_1_reg_974_reg[6] [1]),
        .I2(\select_ln32_1_reg_974_reg[6] [4]),
        .I3(\select_ln32_1_reg_974_reg[6] [3]),
        .O(p_i_38__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    p_i_39__2
       (.I0(\select_ln32_1_reg_974_reg[6] [1]),
        .I1(\select_ln32_1_reg_974_reg[6] [2]),
        .I2(\select_ln32_1_reg_974_reg[6] [3]),
        .I3(\select_ln32_1_reg_974_reg[6] [0]),
        .O(p_i_39__2_n_5));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    p_i_3__9
       (.I0(\in_d_0_reg_299_reg[4]_2 [3]),
        .I1(\in_d_0_reg_299_reg[2] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_299_reg[2]_0 ),
        .I4(\in_d_0_reg_299_reg[4]_3 [3]),
        .I5(\in_d_0_reg_299_reg[4]_1 ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h1E)) 
    p_i_40__1
       (.I0(\select_ln32_1_reg_974_reg[6] [1]),
        .I1(\select_ln32_1_reg_974_reg[6] [0]),
        .I2(\select_ln32_1_reg_974_reg[6] [2]),
        .O(p_i_40__1_n_5));
  CARRY4 p_i_41__0
       (.CI(1'b0),
        .CO({p_i_41__0_n_5,p_i_41__0_n_6,p_i_41__0_n_7,p_i_41__0_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_40__1_n_5,p_i_50__0_n_5,\select_ln32_1_reg_974_reg[6] [0],1'b0}),
        .O(add_ln37_fu_482_p2[4:1]),
        .S({p_i_51_n_5,p_i_52_n_5,p_i_53__0_n_5,p_i_54_n_5}));
  LUT5 #(
    .INIT(32'hAAAA656A)) 
    p_i_42__0
       (.I0(\out_w_0_reg_276_reg[2] ),
        .I1(\out_w_0_reg_276_reg[4]_0 [3]),
        .I2(\icmp_ln31_reg_965_reg[0] ),
        .I3(\out_w_0_reg_276_reg[4]_1 [3]),
        .I4(\indvar_flatten_reg_265_reg[5] ),
        .O(p_i_42__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hAAAA656A)) 
    p_i_43__1
       (.I0(\out_w_0_reg_276_reg[1] ),
        .I1(\out_w_0_reg_276_reg[4]_0 [2]),
        .I2(\icmp_ln31_reg_965_reg[0] ),
        .I3(\out_w_0_reg_276_reg[4]_1 [2]),
        .I4(\indvar_flatten_reg_265_reg[5] ),
        .O(p_i_43__1_n_5));
  LUT6 #(
    .INIT(64'h000000005A335ACC)) 
    p_i_44__1
       (.I0(\out_w_0_reg_276_reg[4]_0 [1]),
        .I1(\out_w_0_reg_276_reg[4]_1 [1]),
        .I2(\out_w_0_reg_276_reg[4]_0 [0]),
        .I3(\icmp_ln31_reg_965_reg[0] ),
        .I4(\out_w_0_reg_276_reg[4]_1 [0]),
        .I5(\indvar_flatten_reg_265_reg[5] ),
        .O(p_i_44__1_n_5));
  LUT5 #(
    .INIT(32'hCCCCC888)) 
    p_i_45__0
       (.I0(\select_ln32_1_reg_974_reg[6] [3]),
        .I1(\select_ln32_1_reg_974_reg[6] [4]),
        .I2(\select_ln32_1_reg_974_reg[6] [0]),
        .I3(\select_ln32_1_reg_974_reg[6] [1]),
        .I4(\select_ln32_1_reg_974_reg[6] [2]),
        .O(p_i_45__0_n_5));
  LUT5 #(
    .INIT(32'h8999A8A8)) 
    p_i_46__0
       (.I0(\select_ln32_1_reg_974_reg[6] [3]),
        .I1(\select_ln32_1_reg_974_reg[6] [2]),
        .I2(\select_ln32_1_reg_974_reg[6] [1]),
        .I3(\select_ln32_1_reg_974_reg[6] [0]),
        .I4(\select_ln32_1_reg_974_reg[6] [4]),
        .O(p_i_46__0_n_5));
  LUT5 #(
    .INIT(32'h50AFD42A)) 
    p_i_47__0
       (.I0(\select_ln32_1_reg_974_reg[6] [4]),
        .I1(\select_ln32_1_reg_974_reg[6] [0]),
        .I2(\select_ln32_1_reg_974_reg[6] [1]),
        .I3(\select_ln32_1_reg_974_reg[6] [2]),
        .I4(\select_ln32_1_reg_974_reg[6] [3]),
        .O(p_i_47__0_n_5));
  LUT5 #(
    .INIT(32'hF50A0BF4)) 
    p_i_48__0
       (.I0(\select_ln32_1_reg_974_reg[6] [0]),
        .I1(\select_ln32_1_reg_974_reg[6] [2]),
        .I2(\select_ln32_1_reg_974_reg[6] [3]),
        .I3(\select_ln32_1_reg_974_reg[6] [4]),
        .I4(\select_ln32_1_reg_974_reg[6] [1]),
        .O(p_i_48__0_n_5));
  LUT4 #(
    .INIT(16'hF01E)) 
    p_i_49__0
       (.I0(\select_ln32_1_reg_974_reg[6] [1]),
        .I1(\select_ln32_1_reg_974_reg[6] [2]),
        .I2(\select_ln32_1_reg_974_reg[6] [3]),
        .I3(\select_ln32_1_reg_974_reg[6] [0]),
        .O(p_i_49__0_n_5));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    p_i_4__9
       (.I0(\in_d_0_reg_299_reg[4]_2 [2]),
        .I1(\in_d_0_reg_299_reg[2] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_299_reg[2]_0 ),
        .I4(\in_d_0_reg_299_reg[4]_3 [2]),
        .I5(\in_d_0_reg_299_reg[4]_1 ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_50__0
       (.I0(\select_ln32_1_reg_974_reg[6] [0]),
        .I1(\select_ln32_1_reg_974_reg[6] [1]),
        .O(p_i_50__0_n_5));
  LUT6 #(
    .INIT(64'hA9A9A9565656A956)) 
    p_i_51
       (.I0(\select_ln32_1_reg_974_reg[6] [2]),
        .I1(\select_ln32_1_reg_974_reg[6] [0]),
        .I2(\select_ln32_1_reg_974_reg[6] [1]),
        .I3(\out_w_0_reg_276_reg[4]_1 [4]),
        .I4(\icmp_ln31_reg_965_reg[0] ),
        .I5(\out_w_0_reg_276_reg[4]_0 [4]),
        .O(p_i_51_n_5));
  LUT5 #(
    .INIT(32'h99966696)) 
    p_i_52
       (.I0(\select_ln32_1_reg_974_reg[6] [1]),
        .I1(\select_ln32_1_reg_974_reg[6] [0]),
        .I2(\out_w_0_reg_276_reg[4]_1 [3]),
        .I3(\icmp_ln31_reg_965_reg[0] ),
        .I4(\out_w_0_reg_276_reg[4]_0 [3]),
        .O(p_i_52_n_5));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    p_i_53__0
       (.I0(\select_ln32_1_reg_974_reg[6] [0]),
        .I1(\out_w_0_reg_276_reg[4]_1 [2]),
        .I2(\in_d_0_reg_299_reg[2] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\in_d_0_reg_299_reg[2]_0 ),
        .I5(\out_w_0_reg_276_reg[4]_0 [2]),
        .O(p_i_53__0_n_5));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    p_i_54
       (.I0(\out_w_0_reg_276_reg[4]_0 [1]),
        .I1(\in_d_0_reg_299_reg[2]_0 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_299_reg[2] ),
        .I4(\out_w_0_reg_276_reg[4]_1 [1]),
        .O(p_i_54_n_5));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    p_i_5__8
       (.I0(\in_d_0_reg_299_reg[4]_2 [1]),
        .I1(\in_d_0_reg_299_reg[2] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_299_reg[2]_0 ),
        .I4(\in_d_0_reg_299_reg[4]_3 [1]),
        .I5(\in_d_0_reg_299_reg[4]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    p_i_6__8
       (.I0(\in_d_0_reg_299_reg[4]_2 [0]),
        .I1(\in_d_0_reg_299_reg[2] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_299_reg[2]_0 ),
        .I4(\in_d_0_reg_299_reg[4]_3 [0]),
        .I5(\in_d_0_reg_299_reg[4]_1 ),
        .O(D[0]));
  CARRY4 p_i_7__8
       (.CI(p_i_8__8_n_5),
        .CO({NLW_p_i_7__8_CO_UNCONNECTED[3:1],p_i_7__8_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_i_11__12_n_5}),
        .O({NLW_p_i_7__8_O_UNCONNECTED[3:2],p_i_7__8_n_11,p_i_7__8_n_12}),
        .S({1'b0,1'b0,p_i_12__7_n_5,p_i_13__5_n_5}));
  CARRY4 p_i_8__8
       (.CI(p_i_9__8_n_5),
        .CO({p_i_8__8_n_5,p_i_8__8_n_6,p_i_8__8_n_7,p_i_8__8_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_14__12_n_5,p_i_15__12_n_5,p_i_16__11_n_5,p_i_17__9_n_5}),
        .O({p_i_8__8_n_9,p_i_8__8_n_10,p_i_8__8_n_11,p_i_8__8_n_12}),
        .S({p_i_18__7_n_5,p_i_19__6_n_5,p_i_20__6_n_5,p_i_21__5_n_5}));
  CARRY4 p_i_9__8
       (.CI(1'b0),
        .CO({p_i_9__8_n_5,p_i_9__8_n_6,p_i_9__8_n_7,p_i_9__8_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_22__6_n_5,p_i_23__7_n_5,p_i_24__7_n_5,1'b0}),
        .O({p_i_9__8_n_9,p_i_9__8_n_10,p_i_9__8_n_11,p_i_9__8_n_12}),
        .S({p_i_25__5_n_5,p_i_26__6_n_5,p_i_27__4_n_5,p_i_28__4_n_5}));
  LUT6 #(
    .INIT(64'h000000003777BFFF)) 
    ram_reg_0_i_25__0
       (.I0(ram_reg_0),
        .I1(ram_reg_0_1),
        .I2(grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[13]),
        .I3(Q[2]),
        .I4(ram_reg_0_0[7]),
        .I5(ram_reg_0_3),
        .O(p_6));
  LUT6 #(
    .INIT(64'h000000003777BFFF)) 
    ram_reg_0_i_27__0
       (.I0(ram_reg_0),
        .I1(ram_reg_0_1),
        .I2(grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[12]),
        .I3(Q[2]),
        .I4(ram_reg_0_0[6]),
        .I5(ram_reg_0_2),
        .O(p_5));
  LUT6 #(
    .INIT(64'hAABAAA8AAABAAABA)) 
    ram_reg_0_i_29__0
       (.I0(ram_reg_0_i_92_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_1),
        .I3(Q[2]),
        .I4(ram_reg_0_4),
        .I5(ram_reg_0_5),
        .O(\ap_CS_fsm_reg[38] ));
  LUT6 #(
    .INIT(64'hCCCFCCCACCC0CCCA)) 
    ram_reg_0_i_34
       (.I0(grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[9]),
        .I1(P[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_0[4]),
        .O(p_4));
  LUT6 #(
    .INIT(64'hCCCFCCCACCC0CCCA)) 
    ram_reg_0_i_47
       (.I0(grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[6]),
        .I1(P[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_0[3]),
        .O(p_3));
  LUT6 #(
    .INIT(64'hCCCFCCCACCC0CCCA)) 
    ram_reg_0_i_51
       (.I0(grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[5]),
        .I1(P[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_0[2]),
        .O(p_2));
  LUT6 #(
    .INIT(64'hCAFFCA00CFFFCF00)) 
    ram_reg_0_i_67
       (.I0(grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[1]),
        .I1(ram_reg_0_0[1]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_1),
        .I4(P[1]),
        .I5(Q[2]),
        .O(p_1));
  LUT6 #(
    .INIT(64'hCCCFCCCACCC0CCCA)) 
    ram_reg_0_i_71
       (.I0(grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[0]),
        .I1(P[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_0[0]),
        .O(p_0));
  LUT6 #(
    .INIT(64'h0001000DFFF1FFFD)) 
    ram_reg_0_i_92
       (.I0(grp_pointwise_conv2d_fix_4_fu_499_input_r_address0[10]),
        .I1(ram_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ram_reg_0_0[5]),
        .I5(P[5]),
        .O(ram_reg_0_i_92_n_5));
  LUT6 #(
    .INIT(64'h771188EE88EF7710)) 
    \select_ln32_1_reg_974[6]_i_1 
       (.I0(\indvar_flatten_reg_265_reg[5] ),
        .I1(\select_ln32_1_reg_974_reg[6] [0]),
        .I2(\select_ln32_1_reg_974_reg[6] [2]),
        .I3(\select_ln32_1_reg_974_reg[6] [3]),
        .I4(\select_ln32_1_reg_974_reg[6] [4]),
        .I5(\select_ln32_1_reg_974_reg[6] [1]),
        .O(\out_h_0_reg_254_reg[3] [0]));
  LUT6 #(
    .INIT(64'h33204CDFFB3204CC)) 
    \select_ln32_1_reg_974[7]_i_1 
       (.I0(\indvar_flatten_reg_265_reg[5] ),
        .I1(\select_ln32_1_reg_974_reg[6] [4]),
        .I2(\select_ln32_1_reg_974_reg[6] [0]),
        .I3(\select_ln32_1_reg_974_reg[6] [1]),
        .I4(\select_ln32_1_reg_974_reg[6] [2]),
        .I5(\select_ln32_1_reg_974_reg[6] [3]),
        .O(\out_h_0_reg_254_reg[3] [1]));
  LUT6 #(
    .INIT(64'h48C3C1C3CCC8CCC0)) 
    \select_ln32_1_reg_974[8]_i_1 
       (.I0(\indvar_flatten_reg_265_reg[5] ),
        .I1(\select_ln32_1_reg_974_reg[6] [3]),
        .I2(\select_ln32_1_reg_974_reg[6] [2]),
        .I3(\select_ln32_1_reg_974_reg[6] [1]),
        .I4(\select_ln32_1_reg_974_reg[6] [0]),
        .I5(\select_ln32_1_reg_974_reg[6] [4]),
        .O(\out_h_0_reg_254_reg[3] [2]));
  LUT6 #(
    .INIT(64'h70F0F0F0F0E0C0C0)) 
    \select_ln32_1_reg_974[9]_i_1 
       (.I0(\indvar_flatten_reg_265_reg[5] ),
        .I1(\select_ln32_1_reg_974_reg[6] [3]),
        .I2(\select_ln32_1_reg_974_reg[6] [4]),
        .I3(\select_ln32_1_reg_974_reg[6] [0]),
        .I4(\select_ln32_1_reg_974_reg[6] [1]),
        .I5(\select_ln32_1_reg_974_reg[6] [2]),
        .O(\out_h_0_reg_254_reg[3] [3]));
  LUT5 #(
    .INIT(32'h55559A95)) 
    \select_ln35_2_reg_994[0]_i_1 
       (.I0(\in_d_0_reg_299_reg[4] ),
        .I1(\out_w_0_reg_276_reg[4]_0 [0]),
        .I2(\icmp_ln31_reg_965_reg[0] ),
        .I3(\out_w_0_reg_276_reg[4]_1 [0]),
        .I4(\indvar_flatten_reg_265_reg[5] ),
        .O(\out_w_0_reg_276_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000A0CCA000)) 
    \select_ln35_2_reg_994[2]_i_2 
       (.I0(\out_w_0_reg_276_reg[4]_0 [1]),
        .I1(\out_w_0_reg_276_reg[4]_1 [1]),
        .I2(\out_w_0_reg_276_reg[4]_0 [0]),
        .I3(\icmp_ln31_reg_965_reg[0] ),
        .I4(\out_w_0_reg_276_reg[4]_1 [0]),
        .I5(\indvar_flatten_reg_265_reg[5] ),
        .O(\out_w_0_reg_276_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    \select_ln35_2_reg_994[3]_i_2 
       (.I0(\out_w_0_reg_276_reg[1] ),
        .I1(\out_w_0_reg_276_reg[4]_0 [2]),
        .I2(\icmp_ln31_reg_965_reg[0] ),
        .I3(\out_w_0_reg_276_reg[4]_1 [2]),
        .I4(\indvar_flatten_reg_265_reg[5] ),
        .O(\out_w_0_reg_276_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \select_ln35_2_reg_994[4]_i_3 
       (.I0(\in_d_0_reg_299_reg[2]_0 ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\in_d_0_reg_299_reg[2] ),
        .O(\icmp_ln31_reg_965_reg[0] ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \select_ln35_2_reg_994[4]_i_4 
       (.I0(\select_ln32_1_reg_974_reg[6]_0 [5]),
        .I1(\select_ln32_1_reg_974_reg[6]_0 [9]),
        .I2(\select_ln32_1_reg_974_reg[6]_0 [6]),
        .I3(\select_ln32_1_reg_974_reg[6]_0 [2]),
        .I4(\select_ln35_2_reg_994[4]_i_7_n_5 ),
        .O(\indvar_flatten_reg_265_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \select_ln35_2_reg_994[4]_i_5 
       (.I0(\in_d_0_reg_299_reg[4]_0 [4]),
        .I1(\in_d_0_reg_299_reg[4]_0 [1]),
        .I2(\in_d_0_reg_299_reg[4]_0 [2]),
        .I3(\in_d_0_reg_299_reg[4]_0 [3]),
        .I4(\in_d_0_reg_299_reg[4]_0 [0]),
        .I5(\indvar_flatten_reg_265_reg[5] ),
        .O(\in_d_0_reg_299_reg[4] ));
  LUT6 #(
    .INIT(64'h00001DFF0000E200)) 
    \select_ln35_2_reg_994[4]_i_6 
       (.I0(\out_w_0_reg_276_reg[4]_1 [3]),
        .I1(\icmp_ln31_reg_965_reg[0] ),
        .I2(\out_w_0_reg_276_reg[4]_0 [3]),
        .I3(\out_w_0_reg_276_reg[2] ),
        .I4(\indvar_flatten_reg_265_reg[5] ),
        .I5(\out_w_0_reg_276_reg[4] ),
        .O(A));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \select_ln35_2_reg_994[4]_i_7 
       (.I0(\select_ln32_1_reg_974_reg[6]_0 [1]),
        .I1(\select_ln32_1_reg_974_reg[6]_0 [0]),
        .I2(\select_ln32_1_reg_974_reg[6]_0 [3]),
        .I3(\select_ln32_1_reg_974_reg[6]_0 [8]),
        .I4(\select_ln32_1_reg_974_reg[6]_0 [4]),
        .I5(\select_ln32_1_reg_974_reg[6]_0 [7]),
        .O(\select_ln35_2_reg_994[4]_i_7_n_5 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_7ns_7s_10_1_1
   (input_r_address0,
    \ap_CS_fsm_reg[4] ,
    D,
    p,
    icmp_ln33_fu_778_p2,
    \select_ln35_8_reg_1293_reg[0] ,
    icmp_ln31_fu_760_p2,
    p_1_in,
    zext_ln35_fu_750_p1,
    \icmp_ln31_reg_1258_reg[0] ,
    \out_w_0_reg_402_reg[2] ,
    \in_d_0_reg_423_reg[3] ,
    ap_clk,
    ram_reg_0_i_28__0,
    Q,
    ram_reg_0_i_28__0_0,
    zext_ln37_11_fu_740_p1,
    \select_ln35_8_reg_1293_reg[2] ,
    \in_d_0_reg_423_reg[3]_0 ,
    ap_enable_reg_pp1_iter1,
    \in_d_0_reg_423_reg[3]_1 ,
    \select_ln35_8_reg_1293_reg[2]_0 ,
    \icmp_ln31_reg_1258_reg[0]_0 ,
    \in_d_0_reg_423_reg[3]_2 ,
    \in_d_0_reg_423_reg[3]_3 ,
    \icmp_ln33_reg_1267_reg[0] );
  output [9:0]input_r_address0;
  output \ap_CS_fsm_reg[4] ;
  output [3:0]D;
  output p;
  output icmp_ln33_fu_778_p2;
  output \select_ln35_8_reg_1293_reg[0] ;
  output icmp_ln31_fu_760_p2;
  output p_1_in;
  output [0:0]zext_ln35_fu_750_p1;
  output \icmp_ln31_reg_1258_reg[0] ;
  output \out_w_0_reg_402_reg[2] ;
  output [3:0]\in_d_0_reg_423_reg[3] ;
  input ap_clk;
  input [0:0]ram_reg_0_i_28__0;
  input [2:0]Q;
  input [0:0]ram_reg_0_i_28__0_0;
  input [2:0]zext_ln37_11_fu_740_p1;
  input [2:0]\select_ln35_8_reg_1293_reg[2] ;
  input [0:0]\in_d_0_reg_423_reg[3]_0 ;
  input ap_enable_reg_pp1_iter1;
  input \in_d_0_reg_423_reg[3]_1 ;
  input [2:0]\select_ln35_8_reg_1293_reg[2]_0 ;
  input [8:0]\icmp_ln31_reg_1258_reg[0]_0 ;
  input [3:0]\in_d_0_reg_423_reg[3]_2 ;
  input [3:0]\in_d_0_reg_423_reg[3]_3 ;
  input [6:0]\icmp_ln33_reg_1267_reg[0] ;

  wire [3:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire icmp_ln31_fu_760_p2;
  wire \icmp_ln31_reg_1258_reg[0] ;
  wire [8:0]\icmp_ln31_reg_1258_reg[0]_0 ;
  wire icmp_ln33_fu_778_p2;
  wire [6:0]\icmp_ln33_reg_1267_reg[0] ;
  wire [3:0]\in_d_0_reg_423_reg[3] ;
  wire [0:0]\in_d_0_reg_423_reg[3]_0 ;
  wire \in_d_0_reg_423_reg[3]_1 ;
  wire [3:0]\in_d_0_reg_423_reg[3]_2 ;
  wire [3:0]\in_d_0_reg_423_reg[3]_3 ;
  wire [9:0]input_r_address0;
  wire \out_w_0_reg_402_reg[2] ;
  wire p;
  wire p_1_in;
  wire [0:0]ram_reg_0_i_28__0;
  wire [0:0]ram_reg_0_i_28__0_0;
  wire \select_ln35_8_reg_1293_reg[0] ;
  wire [2:0]\select_ln35_8_reg_1293_reg[2] ;
  wire [2:0]\select_ln35_8_reg_1293_reg[2]_0 ;
  wire [0:0]zext_ln35_fu_750_p1;
  wire [2:0]zext_ln37_11_fu_740_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6 network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6_U
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .icmp_ln31_fu_760_p2(icmp_ln31_fu_760_p2),
        .\icmp_ln31_reg_1258_reg[0] (\icmp_ln31_reg_1258_reg[0] ),
        .\icmp_ln31_reg_1258_reg[0]_0 (\icmp_ln31_reg_1258_reg[0]_0 ),
        .\icmp_ln33_reg_1267_reg[0] (\icmp_ln33_reg_1267_reg[0] ),
        .\in_d_0_reg_423_reg[2] (p_1_in),
        .\in_d_0_reg_423_reg[3] (\in_d_0_reg_423_reg[3] ),
        .\in_d_0_reg_423_reg[3]_0 (\in_d_0_reg_423_reg[3]_0 ),
        .\in_d_0_reg_423_reg[3]_1 (\in_d_0_reg_423_reg[3]_1 ),
        .\in_d_0_reg_423_reg[3]_2 (\in_d_0_reg_423_reg[3]_2 ),
        .\in_d_0_reg_423_reg[3]_3 (\in_d_0_reg_423_reg[3]_3 ),
        .\indvar_flatten_reg_391_reg[6] (icmp_ln33_fu_778_p2),
        .input_r_address0(input_r_address0),
        .\out_w_0_reg_402_reg[1] (zext_ln35_fu_750_p1),
        .\out_w_0_reg_402_reg[2] (\out_w_0_reg_402_reg[2] ),
        .p_0(p),
        .ram_reg_0_i_28__0(ram_reg_0_i_28__0),
        .ram_reg_0_i_28__0_0(ram_reg_0_i_28__0_0),
        .\select_ln35_8_reg_1293_reg[0] (\select_ln35_8_reg_1293_reg[0] ),
        .\select_ln35_8_reg_1293_reg[2] (\select_ln35_8_reg_1293_reg[2] ),
        .\select_ln35_8_reg_1293_reg[2]_0 (\select_ln35_8_reg_1293_reg[2]_0 ),
        .zext_ln37_11_fu_740_p1(zext_ln37_11_fu_740_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6
   (input_r_address0,
    \ap_CS_fsm_reg[4] ,
    D,
    p_0,
    \indvar_flatten_reg_391_reg[6] ,
    \select_ln35_8_reg_1293_reg[0] ,
    icmp_ln31_fu_760_p2,
    \in_d_0_reg_423_reg[2] ,
    \out_w_0_reg_402_reg[1] ,
    \icmp_ln31_reg_1258_reg[0] ,
    \out_w_0_reg_402_reg[2] ,
    \in_d_0_reg_423_reg[3] ,
    ap_clk,
    ram_reg_0_i_28__0,
    Q,
    ram_reg_0_i_28__0_0,
    zext_ln37_11_fu_740_p1,
    \select_ln35_8_reg_1293_reg[2] ,
    \in_d_0_reg_423_reg[3]_0 ,
    ap_enable_reg_pp1_iter1,
    \in_d_0_reg_423_reg[3]_1 ,
    \select_ln35_8_reg_1293_reg[2]_0 ,
    \icmp_ln31_reg_1258_reg[0]_0 ,
    \in_d_0_reg_423_reg[3]_2 ,
    \in_d_0_reg_423_reg[3]_3 ,
    \icmp_ln33_reg_1267_reg[0] );
  output [9:0]input_r_address0;
  output \ap_CS_fsm_reg[4] ;
  output [3:0]D;
  output p_0;
  output \indvar_flatten_reg_391_reg[6] ;
  output \select_ln35_8_reg_1293_reg[0] ;
  output icmp_ln31_fu_760_p2;
  output \in_d_0_reg_423_reg[2] ;
  output \out_w_0_reg_402_reg[1] ;
  output \icmp_ln31_reg_1258_reg[0] ;
  output \out_w_0_reg_402_reg[2] ;
  output [3:0]\in_d_0_reg_423_reg[3] ;
  input ap_clk;
  input [0:0]ram_reg_0_i_28__0;
  input [2:0]Q;
  input [0:0]ram_reg_0_i_28__0_0;
  input [2:0]zext_ln37_11_fu_740_p1;
  input [2:0]\select_ln35_8_reg_1293_reg[2] ;
  input [0:0]\in_d_0_reg_423_reg[3]_0 ;
  input ap_enable_reg_pp1_iter1;
  input \in_d_0_reg_423_reg[3]_1 ;
  input [2:0]\select_ln35_8_reg_1293_reg[2]_0 ;
  input [8:0]\icmp_ln31_reg_1258_reg[0]_0 ;
  input [3:0]\in_d_0_reg_423_reg[3]_2 ;
  input [3:0]\in_d_0_reg_423_reg[3]_3 ;
  input [6:0]\icmp_ln33_reg_1267_reg[0] ;

  wire [3:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire icmp_ln31_fu_760_p2;
  wire \icmp_ln31_reg_1258[0]_i_2_n_5 ;
  wire \icmp_ln31_reg_1258_reg[0] ;
  wire [8:0]\icmp_ln31_reg_1258_reg[0]_0 ;
  wire \icmp_ln33_reg_1267[0]_i_2_n_5 ;
  wire [6:0]\icmp_ln33_reg_1267_reg[0] ;
  wire \in_d_0_reg_423_reg[2] ;
  wire [3:0]\in_d_0_reg_423_reg[3] ;
  wire [0:0]\in_d_0_reg_423_reg[3]_0 ;
  wire \in_d_0_reg_423_reg[3]_1 ;
  wire [3:0]\in_d_0_reg_423_reg[3]_2 ;
  wire [3:0]\in_d_0_reg_423_reg[3]_3 ;
  wire \indvar_flatten_reg_391_reg[6] ;
  wire [9:0]input_r_address0;
  wire \out_w_0_reg_402_reg[1] ;
  wire \out_w_0_reg_402_reg[2] ;
  wire p_0;
  wire p_i_13__11_n_5;
  wire p_i_14__5_n_5;
  wire p_i_15__6_n_5;
  wire p_i_16__6_n_5;
  wire p_i_17__5_n_5;
  wire p_i_18__6_n_5;
  wire p_i_19__9_n_5;
  wire p_i_20__5_n_5;
  wire p_i_21__4_n_5;
  wire p_i_22__4_n_5;
  wire p_i_23__4_n_5;
  wire p_i_24__5_n_5;
  wire p_i_25__4_n_5;
  wire p_i_26__5_n_5;
  wire [0:0]ram_reg_0_i_28__0;
  wire [0:0]ram_reg_0_i_28__0_0;
  wire \select_ln35_8_reg_1293_reg[0] ;
  wire [2:0]\select_ln35_8_reg_1293_reg[2] ;
  wire [2:0]\select_ln35_8_reg_1293_reg[2]_0 ;
  wire [5:0]select_ln35_9_fu_894_p3;
  wire [2:0]zext_ln37_11_fu_740_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00000100)) 
    \and_ln32_reg_1277[0]_i_1 
       (.I0(\in_d_0_reg_423_reg[3] [2]),
        .I1(\indvar_flatten_reg_391_reg[6] ),
        .I2(\in_d_0_reg_423_reg[3] [0]),
        .I3(\in_d_0_reg_423_reg[3] [3]),
        .I4(\in_d_0_reg_423_reg[3] [1]),
        .O(\in_d_0_reg_423_reg[2] ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln31_reg_1258[0]_i_1 
       (.I0(\icmp_ln31_reg_1258_reg[0]_0 [6]),
        .I1(\icmp_ln31_reg_1258_reg[0]_0 [3]),
        .I2(\icmp_ln31_reg_1258_reg[0]_0 [2]),
        .I3(\icmp_ln31_reg_1258[0]_i_2_n_5 ),
        .O(icmp_ln31_fu_760_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \icmp_ln31_reg_1258[0]_i_2 
       (.I0(\icmp_ln31_reg_1258_reg[0]_0 [1]),
        .I1(\icmp_ln31_reg_1258_reg[0]_0 [0]),
        .I2(\icmp_ln31_reg_1258_reg[0]_0 [7]),
        .I3(\icmp_ln31_reg_1258_reg[0]_0 [8]),
        .I4(\icmp_ln31_reg_1258_reg[0]_0 [4]),
        .I5(\icmp_ln31_reg_1258_reg[0]_0 [5]),
        .O(\icmp_ln31_reg_1258[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \icmp_ln33_reg_1267[0]_i_1 
       (.I0(\icmp_ln33_reg_1267_reg[0] [6]),
        .I1(\icmp_ln33_reg_1267_reg[0] [3]),
        .I2(\icmp_ln33_reg_1267_reg[0] [5]),
        .I3(\icmp_ln33_reg_1267[0]_i_2_n_5 ),
        .O(\indvar_flatten_reg_391_reg[6] ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln33_reg_1267[0]_i_2 
       (.I0(\icmp_ln33_reg_1267_reg[0] [1]),
        .I1(\icmp_ln33_reg_1267_reg[0] [0]),
        .I2(\icmp_ln33_reg_1267_reg[0] [4]),
        .I3(\icmp_ln33_reg_1267_reg[0] [2]),
        .O(\icmp_ln33_reg_1267[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \in_d_0_reg_423[0]_i_1 
       (.I0(\in_d_0_reg_423_reg[3]_3 [0]),
        .I1(\in_d_0_reg_423_reg[3]_1 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_423_reg[3]_0 ),
        .I4(\in_d_0_reg_423_reg[3]_2 [0]),
        .O(\in_d_0_reg_423_reg[3] [0]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \in_d_0_reg_423[1]_i_1 
       (.I0(\in_d_0_reg_423_reg[3]_3 [1]),
        .I1(\in_d_0_reg_423_reg[3]_1 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_423_reg[3]_0 ),
        .I4(\in_d_0_reg_423_reg[3]_2 [1]),
        .O(\in_d_0_reg_423_reg[3] [1]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \in_d_0_reg_423[2]_i_1 
       (.I0(\in_d_0_reg_423_reg[3]_3 [2]),
        .I1(\in_d_0_reg_423_reg[3]_1 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_423_reg[3]_0 ),
        .I4(\in_d_0_reg_423_reg[3]_2 [2]),
        .O(\in_d_0_reg_423_reg[3] [2]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \in_d_0_reg_423[3]_i_1 
       (.I0(\in_d_0_reg_423_reg[3]_3 [3]),
        .I1(\in_d_0_reg_423_reg[3]_1 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_423_reg[3]_0 ),
        .I4(\in_d_0_reg_423_reg[3]_2 [3]),
        .O(\in_d_0_reg_423_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_w_0_reg_402[1]_i_1 
       (.I0(\select_ln35_8_reg_1293_reg[2]_0 [1]),
        .I1(\in_d_0_reg_423_reg[3]_1 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_423_reg[3]_0 ),
        .I4(\select_ln35_8_reg_1293_reg[2] [1]),
        .O(\out_w_0_reg_402_reg[1] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln35_9_fu_894_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[4] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(\ap_CS_fsm_reg[4] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:10],input_r_address0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h10EF8A7523DCB946)) 
    p_i_10__7
       (.I0(\in_d_0_reg_423_reg[2] ),
        .I1(\indvar_flatten_reg_391_reg[6] ),
        .I2(p_i_22__4_n_5),
        .I3(zext_ln37_11_fu_740_p1[1]),
        .I4(zext_ln37_11_fu_740_p1[0]),
        .I5(\out_w_0_reg_402_reg[1] ),
        .O(select_ln35_9_fu_894_p3[1]));
  LUT6 #(
    .INIT(64'hAAA999A955566656)) 
    p_i_11__6
       (.I0(\in_d_0_reg_423_reg[2] ),
        .I1(\indvar_flatten_reg_391_reg[6] ),
        .I2(\select_ln35_8_reg_1293_reg[2] [0]),
        .I3(\icmp_ln31_reg_1258_reg[0] ),
        .I4(\select_ln35_8_reg_1293_reg[2]_0 [0]),
        .I5(zext_ln37_11_fu_740_p1[0]),
        .O(select_ln35_9_fu_894_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    p_i_12__6
       (.I0(\in_d_0_reg_423_reg[3]_1 ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\in_d_0_reg_423_reg[3]_0 ),
        .O(\icmp_ln31_reg_1258_reg[0] ));
  LUT6 #(
    .INIT(64'hFD44FFFFFFFFD44F)) 
    p_i_13__11
       (.I0(p_i_23__4_n_5),
        .I1(p_i_24__5_n_5),
        .I2(zext_ln37_11_fu_740_p1[1]),
        .I3(zext_ln37_11_fu_740_p1[2]),
        .I4(zext_ln37_11_fu_740_p1[0]),
        .I5(\indvar_flatten_reg_391_reg[6] ),
        .O(p_i_13__11_n_5));
  LUT4 #(
    .INIT(16'h8F5B)) 
    p_i_14__5
       (.I0(zext_ln37_11_fu_740_p1[0]),
        .I1(zext_ln37_11_fu_740_p1[2]),
        .I2(zext_ln37_11_fu_740_p1[1]),
        .I3(\indvar_flatten_reg_391_reg[6] ),
        .O(p_i_14__5_n_5));
  LUT6 #(
    .INIT(64'h77770000EEEF0000)) 
    p_i_15__6
       (.I0(zext_ln37_11_fu_740_p1[1]),
        .I1(zext_ln37_11_fu_740_p1[0]),
        .I2(p_i_25__4_n_5),
        .I3(\in_d_0_reg_423_reg[2] ),
        .I4(zext_ln37_11_fu_740_p1[2]),
        .I5(\indvar_flatten_reg_391_reg[6] ),
        .O(p_i_15__6_n_5));
  LUT5 #(
    .INIT(32'h5BFB0400)) 
    p_i_16__6
       (.I0(\indvar_flatten_reg_391_reg[6] ),
        .I1(p_i_25__4_n_5),
        .I2(zext_ln37_11_fu_740_p1[0]),
        .I3(zext_ln37_11_fu_740_p1[2]),
        .I4(zext_ln37_11_fu_740_p1[1]),
        .O(p_i_16__6_n_5));
  LUT6 #(
    .INIT(64'h0F402FD0F402FD00)) 
    p_i_17__5
       (.I0(p_i_24__5_n_5),
        .I1(p_i_23__4_n_5),
        .I2(\indvar_flatten_reg_391_reg[6] ),
        .I3(zext_ln37_11_fu_740_p1[1]),
        .I4(zext_ln37_11_fu_740_p1[2]),
        .I5(zext_ln37_11_fu_740_p1[0]),
        .O(p_i_17__5_n_5));
  LUT5 #(
    .INIT(32'h14B4B4B1)) 
    p_i_18__6
       (.I0(\indvar_flatten_reg_391_reg[6] ),
        .I1(p_i_25__4_n_5),
        .I2(zext_ln37_11_fu_740_p1[0]),
        .I3(zext_ln37_11_fu_740_p1[2]),
        .I4(zext_ln37_11_fu_740_p1[1]),
        .O(p_i_18__6_n_5));
  LUT6 #(
    .INIT(64'h0C316698A69833CE)) 
    p_i_19__9
       (.I0(p_i_23__4_n_5),
        .I1(\indvar_flatten_reg_391_reg[6] ),
        .I2(zext_ln37_11_fu_740_p1[1]),
        .I3(zext_ln37_11_fu_740_p1[0]),
        .I4(zext_ln37_11_fu_740_p1[2]),
        .I5(p_i_24__5_n_5),
        .O(p_i_19__9_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__13
       (.I0(\in_d_0_reg_423_reg[3]_0 ),
        .I1(icmp_ln31_fu_760_p2),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'h4B4B4B1E1E1E1E4B)) 
    p_i_20__5
       (.I0(\indvar_flatten_reg_391_reg[6] ),
        .I1(p_i_26__5_n_5),
        .I2(zext_ln37_11_fu_740_p1[2]),
        .I3(zext_ln37_11_fu_740_p1[0]),
        .I4(zext_ln37_11_fu_740_p1[1]),
        .I5(\out_w_0_reg_402_reg[2] ),
        .O(p_i_20__5_n_5));
  LUT6 #(
    .INIT(64'h9999999666666669)) 
    p_i_21__4
       (.I0(p_i_23__4_n_5),
        .I1(p_i_24__5_n_5),
        .I2(\indvar_flatten_reg_391_reg[6] ),
        .I3(zext_ln37_11_fu_740_p1[1]),
        .I4(zext_ln37_11_fu_740_p1[0]),
        .I5(zext_ln37_11_fu_740_p1[2]),
        .O(p_i_21__4_n_5));
  LUT5 #(
    .INIT(32'h45557555)) 
    p_i_22__4
       (.I0(\select_ln35_8_reg_1293_reg[2]_0 [0]),
        .I1(\in_d_0_reg_423_reg[3]_1 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_423_reg[3]_0 ),
        .I4(\select_ln35_8_reg_1293_reg[2] [0]),
        .O(p_i_22__4_n_5));
  LUT5 #(
    .INIT(32'h0D1C232C)) 
    p_i_23__4
       (.I0(\out_w_0_reg_402_reg[1] ),
        .I1(\indvar_flatten_reg_391_reg[6] ),
        .I2(zext_ln37_11_fu_740_p1[1]),
        .I3(zext_ln37_11_fu_740_p1[0]),
        .I4(\select_ln35_8_reg_1293_reg[0] ),
        .O(p_i_23__4_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F7A808)) 
    p_i_24__5
       (.I0(\out_w_0_reg_402_reg[1] ),
        .I1(\select_ln35_8_reg_1293_reg[2] [0]),
        .I2(\icmp_ln31_reg_1258_reg[0] ),
        .I3(\select_ln35_8_reg_1293_reg[2]_0 [0]),
        .I4(\out_w_0_reg_402_reg[2] ),
        .I5(\indvar_flatten_reg_391_reg[6] ),
        .O(p_i_24__5_n_5));
  LUT6 #(
    .INIT(64'hEA83AA03FEABEE8B)) 
    p_i_25__4
       (.I0(\out_w_0_reg_402_reg[2] ),
        .I1(zext_ln37_11_fu_740_p1[1]),
        .I2(zext_ln37_11_fu_740_p1[0]),
        .I3(zext_ln37_11_fu_740_p1[2]),
        .I4(p_i_22__4_n_5),
        .I5(\out_w_0_reg_402_reg[1] ),
        .O(p_i_25__4_n_5));
  LUT6 #(
    .INIT(64'hFD5D0000AAAAA808)) 
    p_i_26__5
       (.I0(zext_ln37_11_fu_740_p1[0]),
        .I1(\select_ln35_8_reg_1293_reg[2] [0]),
        .I2(\icmp_ln31_reg_1258_reg[0] ),
        .I3(\select_ln35_8_reg_1293_reg[2]_0 [0]),
        .I4(\out_w_0_reg_402_reg[1] ),
        .I5(zext_ln37_11_fu_740_p1[1]),
        .O(p_i_26__5_n_5));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_2__11
       (.I0(\in_d_0_reg_423_reg[3]_2 [3]),
        .I1(\icmp_ln31_reg_1258_reg[0] ),
        .I2(\in_d_0_reg_423_reg[3]_3 [3]),
        .I3(\in_d_0_reg_423_reg[2] ),
        .I4(\indvar_flatten_reg_391_reg[6] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_3__8
       (.I0(\in_d_0_reg_423_reg[3]_2 [2]),
        .I1(\icmp_ln31_reg_1258_reg[0] ),
        .I2(\in_d_0_reg_423_reg[3]_3 [2]),
        .I3(\in_d_0_reg_423_reg[2] ),
        .I4(\indvar_flatten_reg_391_reg[6] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000FFBF0080)) 
    p_i_4__8
       (.I0(\in_d_0_reg_423_reg[3]_2 [1]),
        .I1(\in_d_0_reg_423_reg[3]_0 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_423_reg[3]_1 ),
        .I4(\in_d_0_reg_423_reg[3]_3 [1]),
        .I5(\indvar_flatten_reg_391_reg[6] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000FFBF0080)) 
    p_i_5__7
       (.I0(\in_d_0_reg_423_reg[3]_2 [0]),
        .I1(\in_d_0_reg_423_reg[3]_0 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_423_reg[3]_1 ),
        .I4(\in_d_0_reg_423_reg[3]_3 [0]),
        .I5(\indvar_flatten_reg_391_reg[6] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFF10)) 
    p_i_6__7
       (.I0(p_i_13__11_n_5),
        .I1(p_i_14__5_n_5),
        .I2(\in_d_0_reg_423_reg[2] ),
        .I3(p_i_15__6_n_5),
        .O(select_ln35_9_fu_894_p3[5]));
  MUXF7 p_i_7__7
       (.I0(p_i_16__6_n_5),
        .I1(p_i_17__5_n_5),
        .O(select_ln35_9_fu_894_p3[4]),
        .S(\in_d_0_reg_423_reg[2] ));
  MUXF7 p_i_8__7
       (.I0(p_i_18__6_n_5),
        .I1(p_i_19__9_n_5),
        .O(select_ln35_9_fu_894_p3[3]),
        .S(\in_d_0_reg_423_reg[2] ));
  MUXF7 p_i_9__7
       (.I0(p_i_20__5_n_5),
        .I1(p_i_21__4_n_5),
        .O(select_ln35_9_fu_894_p3[2]),
        .S(\in_d_0_reg_423_reg[2] ));
  LUT6 #(
    .INIT(64'hAAFFAACFAA00AACF)) 
    ram_reg_0_i_91__0
       (.I0(input_r_address0[9]),
        .I1(ram_reg_0_i_28__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_i_28__0_0),
        .O(p_0));
  LUT6 #(
    .INIT(64'h5555455500004000)) 
    \select_ln35_8_reg_1293[2]_i_2 
       (.I0(\indvar_flatten_reg_391_reg[6] ),
        .I1(\select_ln35_8_reg_1293_reg[2] [0]),
        .I2(\in_d_0_reg_423_reg[3]_0 ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\in_d_0_reg_423_reg[3]_1 ),
        .I5(\select_ln35_8_reg_1293_reg[2]_0 [0]),
        .O(\select_ln35_8_reg_1293_reg[0] ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \select_ln35_8_reg_1293[2]_i_3 
       (.I0(\select_ln35_8_reg_1293_reg[2]_0 [2]),
        .I1(\in_d_0_reg_423_reg[3]_1 ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\in_d_0_reg_423_reg[3]_0 ),
        .I4(\select_ln35_8_reg_1293_reg[2] [2]),
        .O(\out_w_0_reg_402_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_9ns_9s_12_1_1
   (input_r_address0,
    E,
    add_ln45_reg_1554_reg,
    add_ln45_reg_1554_reg_0,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_1_in,
    icmp_ln33_fu_1086_p2,
    in_d_0_reg_5791,
    \out_w_0_reg_558_reg[0] ,
    DI,
    \select_ln35_5_reg_1609_reg[1] ,
    icmp_ln31_fu_1068_p2,
    ap_phi_mux_in_d_0_phi_fu_583_p4,
    ap_clk,
    ram_reg_0_i_25__0,
    ram_reg_0_i_25__0_0,
    ram_reg_0_i_25__0_1,
    P,
    ram_reg_0_i_25__0_2,
    Q,
    ram_reg_0_i_87,
    ram_reg_0_i_87_0,
    p_i_29__4,
    out_w_0_reg_558,
    p_8,
    p_9,
    \icmp_ln31_reg_1574_reg[0] ,
    \in_d_0_reg_579_reg[0] ,
    ap_enable_reg_pp1_iter1,
    in_d_0_reg_579,
    \select_ln35_4_reg_1603_reg[3] ,
    \icmp_ln33_reg_1583_reg[0] );
  output [2:0]input_r_address0;
  output [0:0]E;
  output add_ln45_reg_1554_reg;
  output add_ln45_reg_1554_reg_0;
  output p;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_1_in;
  output icmp_ln33_fu_1086_p2;
  output in_d_0_reg_5791;
  output [0:0]\out_w_0_reg_558_reg[0] ;
  output [0:0]DI;
  output \select_ln35_5_reg_1609_reg[1] ;
  output icmp_ln31_fu_1068_p2;
  output [3:0]ap_phi_mux_in_d_0_phi_fu_583_p4;
  input ap_clk;
  input ram_reg_0_i_25__0;
  input ram_reg_0_i_25__0_0;
  input ram_reg_0_i_25__0_1;
  input [1:0]P;
  input ram_reg_0_i_25__0_2;
  input [2:0]Q;
  input [9:0]ram_reg_0_i_87;
  input [9:0]ram_reg_0_i_87_0;
  input [3:0]p_i_29__4;
  input [3:0]out_w_0_reg_558;
  input [3:0]p_8;
  input [0:0]p_9;
  input [10:0]\icmp_ln31_reg_1574_reg[0] ;
  input \in_d_0_reg_579_reg[0] ;
  input ap_enable_reg_pp1_iter1;
  input [3:0]in_d_0_reg_579;
  input [3:0]\select_ln35_4_reg_1603_reg[3] ;
  input [7:0]\icmp_ln33_reg_1583_reg[0] ;

  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]P;
  wire [2:0]Q;
  wire add_ln45_reg_1554_reg;
  wire add_ln45_reg_1554_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire [3:0]ap_phi_mux_in_d_0_phi_fu_583_p4;
  wire icmp_ln31_fu_1068_p2;
  wire [10:0]\icmp_ln31_reg_1574_reg[0] ;
  wire icmp_ln33_fu_1086_p2;
  wire [7:0]\icmp_ln33_reg_1583_reg[0] ;
  wire [3:0]in_d_0_reg_579;
  wire in_d_0_reg_5791;
  wire \in_d_0_reg_579_reg[0] ;
  wire [2:0]input_r_address0;
  wire [3:0]out_w_0_reg_558;
  wire [0:0]\out_w_0_reg_558_reg[0] ;
  wire p;
  wire p_0;
  wire p_1;
  wire p_1_in;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire [3:0]p_8;
  wire [0:0]p_9;
  wire [3:0]p_i_29__4;
  wire ram_reg_0_i_25__0;
  wire ram_reg_0_i_25__0_0;
  wire ram_reg_0_i_25__0_1;
  wire ram_reg_0_i_25__0_2;
  wire [9:0]ram_reg_0_i_87;
  wire [9:0]ram_reg_0_i_87_0;
  wire [3:0]\select_ln35_4_reg_1603_reg[3] ;
  wire \select_ln35_5_reg_1609_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10 network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10_U
       (.DI(DI),
        .E(E),
        .P(P),
        .Q(Q),
        .add_ln45_reg_1554_reg(add_ln45_reg_1554_reg),
        .add_ln45_reg_1554_reg_0(add_ln45_reg_1554_reg_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_phi_mux_in_d_0_phi_fu_583_p4(ap_phi_mux_in_d_0_phi_fu_583_p4),
        .icmp_ln31_fu_1068_p2(icmp_ln31_fu_1068_p2),
        .\icmp_ln31_reg_1574_reg[0] (in_d_0_reg_5791),
        .\icmp_ln31_reg_1574_reg[0]_0 (\icmp_ln31_reg_1574_reg[0] ),
        .\icmp_ln33_reg_1583_reg[0] (\icmp_ln33_reg_1583_reg[0] ),
        .in_d_0_reg_579(in_d_0_reg_579),
        .\in_d_0_reg_579_reg[0] (\in_d_0_reg_579_reg[0] ),
        .\in_d_reg_1620_reg[1] (p_1_in),
        .\indvar_flatten_reg_547_reg[0] (icmp_ln33_fu_1086_p2),
        .input_r_address0(input_r_address0),
        .out_w_0_reg_558(out_w_0_reg_558),
        .\out_w_0_reg_558_reg[0] (\out_w_0_reg_558_reg[0] ),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .p_i_29__4_0(p_i_29__4),
        .ram_reg_0_i_25__0(ram_reg_0_i_25__0),
        .ram_reg_0_i_25__0_0(ram_reg_0_i_25__0_0),
        .ram_reg_0_i_25__0_1(ram_reg_0_i_25__0_1),
        .ram_reg_0_i_25__0_2(ram_reg_0_i_25__0_2),
        .ram_reg_0_i_87_0(ram_reg_0_i_87),
        .ram_reg_0_i_87_1(ram_reg_0_i_87_0),
        .\select_ln35_4_reg_1603_reg[3] (\select_ln35_4_reg_1603_reg[3] ),
        .\select_ln35_5_reg_1609_reg[1] (\select_ln35_5_reg_1609_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10
   (input_r_address0,
    E,
    add_ln45_reg_1554_reg,
    add_ln45_reg_1554_reg_0,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    \in_d_reg_1620_reg[1] ,
    \indvar_flatten_reg_547_reg[0] ,
    \icmp_ln31_reg_1574_reg[0] ,
    \out_w_0_reg_558_reg[0] ,
    DI,
    \select_ln35_5_reg_1609_reg[1] ,
    icmp_ln31_fu_1068_p2,
    ap_phi_mux_in_d_0_phi_fu_583_p4,
    ap_clk,
    ram_reg_0_i_25__0,
    ram_reg_0_i_25__0_0,
    ram_reg_0_i_25__0_1,
    P,
    ram_reg_0_i_25__0_2,
    Q,
    ram_reg_0_i_87_0,
    ram_reg_0_i_87_1,
    p_i_29__4_0,
    out_w_0_reg_558,
    p_9,
    p_10,
    \icmp_ln31_reg_1574_reg[0]_0 ,
    \in_d_0_reg_579_reg[0] ,
    ap_enable_reg_pp1_iter1,
    in_d_0_reg_579,
    \select_ln35_4_reg_1603_reg[3] ,
    \icmp_ln33_reg_1583_reg[0] );
  output [2:0]input_r_address0;
  output [0:0]E;
  output add_ln45_reg_1554_reg;
  output add_ln45_reg_1554_reg_0;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output \in_d_reg_1620_reg[1] ;
  output \indvar_flatten_reg_547_reg[0] ;
  output \icmp_ln31_reg_1574_reg[0] ;
  output [0:0]\out_w_0_reg_558_reg[0] ;
  output [0:0]DI;
  output \select_ln35_5_reg_1609_reg[1] ;
  output icmp_ln31_fu_1068_p2;
  output [3:0]ap_phi_mux_in_d_0_phi_fu_583_p4;
  input ap_clk;
  input ram_reg_0_i_25__0;
  input ram_reg_0_i_25__0_0;
  input ram_reg_0_i_25__0_1;
  input [1:0]P;
  input ram_reg_0_i_25__0_2;
  input [2:0]Q;
  input [9:0]ram_reg_0_i_87_0;
  input [9:0]ram_reg_0_i_87_1;
  input [3:0]p_i_29__4_0;
  input [3:0]out_w_0_reg_558;
  input [3:0]p_9;
  input [0:0]p_10;
  input [10:0]\icmp_ln31_reg_1574_reg[0]_0 ;
  input \in_d_0_reg_579_reg[0] ;
  input ap_enable_reg_pp1_iter1;
  input [3:0]in_d_0_reg_579;
  input [3:0]\select_ln35_4_reg_1603_reg[3] ;
  input [7:0]\icmp_ln33_reg_1583_reg[0] ;

  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]P;
  wire [2:0]Q;
  wire [8:0]add_ln37_fu_1062_p2;
  wire add_ln45_reg_1554_reg;
  wire add_ln45_reg_1554_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire [3:0]ap_phi_mux_in_d_0_phi_fu_583_p4;
  wire [8:0]grp_pointwise_conv2d_fix_3_fu_487_input_r_address0;
  wire icmp_ln31_fu_1068_p2;
  wire \icmp_ln31_reg_1574[0]_i_2_n_5 ;
  wire \icmp_ln31_reg_1574_reg[0] ;
  wire [10:0]\icmp_ln31_reg_1574_reg[0]_0 ;
  wire \icmp_ln33_reg_1583[0]_i_2_n_5 ;
  wire [7:0]\icmp_ln33_reg_1583_reg[0] ;
  wire [3:0]in_d_0_reg_579;
  wire \in_d_0_reg_579_reg[0] ;
  wire \in_d_reg_1620_reg[1] ;
  wire \indvar_flatten_reg_547_reg[0] ;
  wire [2:0]input_r_address0;
  wire [3:0]out_w_0_reg_558;
  wire [0:0]\out_w_0_reg_558_reg[0] ;
  wire p_0;
  wire p_1;
  wire [0:0]p_10;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire [3:0]p_9;
  wire p_i_10__6_n_5;
  wire p_i_11__5_n_5;
  wire p_i_12__5_n_5;
  wire p_i_13__12_n_5;
  wire p_i_14__11_n_5;
  wire p_i_15__11_n_5;
  wire p_i_16__10_n_5;
  wire p_i_17__10_n_5;
  wire p_i_18__5_n_5;
  wire p_i_19__5_n_5;
  wire p_i_20__4_n_5;
  wire p_i_21__3_n_6;
  wire p_i_21__3_n_7;
  wire p_i_21__3_n_8;
  wire p_i_22__3_n_5;
  wire p_i_23__6_n_5;
  wire p_i_24__4_n_5;
  wire p_i_25__7_n_5;
  wire p_i_26__4_n_5;
  wire p_i_27__6_n_5;
  wire [3:0]p_i_29__4_0;
  wire p_i_29__4_n_5;
  wire p_i_29__4_n_6;
  wire p_i_29__4_n_7;
  wire p_i_29__4_n_8;
  wire p_i_30__6_n_5;
  wire p_i_34__3_n_5;
  wire p_i_35__2_n_5;
  wire p_i_36__1_n_5;
  wire p_i_37__0_n_5;
  wire p_i_38__0_n_5;
  wire p_i_39__0_n_5;
  wire p_i_6__6_n_12;
  wire p_i_7__6_n_10;
  wire p_i_7__6_n_11;
  wire p_i_7__6_n_12;
  wire p_i_7__6_n_5;
  wire p_i_7__6_n_6;
  wire p_i_7__6_n_7;
  wire p_i_7__6_n_8;
  wire p_i_7__6_n_9;
  wire p_i_8__6_n_10;
  wire p_i_8__6_n_11;
  wire p_i_8__6_n_12;
  wire p_i_8__6_n_5;
  wire p_i_8__6_n_6;
  wire p_i_8__6_n_7;
  wire p_i_8__6_n_8;
  wire p_i_8__6_n_9;
  wire p_i_9__6_n_5;
  wire ram_reg_0_i_101__0_n_5;
  wire ram_reg_0_i_25__0;
  wire ram_reg_0_i_25__0_0;
  wire ram_reg_0_i_25__0_1;
  wire ram_reg_0_i_25__0_2;
  wire [9:0]ram_reg_0_i_87_0;
  wire [9:0]ram_reg_0_i_87_1;
  wire [3:2]select_ln32_fu_1092_p3;
  wire [3:0]select_ln35_4_fu_1184_p3;
  wire [3:0]\select_ln35_4_reg_1603_reg[3] ;
  wire \select_ln35_5_reg_1609_reg[1] ;
  wire [7:4]sub_ln37_fu_1052_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_i_6__6_CO_UNCONNECTED;
  wire [3:1]NLW_p_i_6__6_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00000004)) 
    \and_ln32_reg_1593[0]_i_1 
       (.I0(ap_phi_mux_in_d_0_phi_fu_583_p4[1]),
        .I1(ap_phi_mux_in_d_0_phi_fu_583_p4[3]),
        .I2(ap_phi_mux_in_d_0_phi_fu_583_p4[2]),
        .I3(ap_phi_mux_in_d_0_phi_fu_583_p4[0]),
        .I4(\indvar_flatten_reg_547_reg[0] ),
        .O(\in_d_reg_1620_reg[1] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \icmp_ln31_reg_1574[0]_i_1 
       (.I0(\icmp_ln31_reg_1574_reg[0]_0 [10]),
        .I1(\icmp_ln31_reg_1574_reg[0]_0 [6]),
        .I2(\icmp_ln31_reg_1574[0]_i_2_n_5 ),
        .I3(\icmp_ln31_reg_1574_reg[0]_0 [8]),
        .I4(\icmp_ln31_reg_1574_reg[0]_0 [7]),
        .I5(\icmp_ln31_reg_1574_reg[0]_0 [9]),
        .O(icmp_ln31_fu_1068_p2));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \icmp_ln31_reg_1574[0]_i_2 
       (.I0(\icmp_ln31_reg_1574_reg[0]_0 [3]),
        .I1(\icmp_ln31_reg_1574_reg[0]_0 [0]),
        .I2(\icmp_ln31_reg_1574_reg[0]_0 [1]),
        .I3(\icmp_ln31_reg_1574_reg[0]_0 [2]),
        .I4(\icmp_ln31_reg_1574_reg[0]_0 [5]),
        .I5(\icmp_ln31_reg_1574_reg[0]_0 [4]),
        .O(\icmp_ln31_reg_1574[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln33_reg_1583[0]_i_1 
       (.I0(\icmp_ln33_reg_1583_reg[0] [0]),
        .I1(\icmp_ln33_reg_1583_reg[0] [1]),
        .I2(\icmp_ln33_reg_1583_reg[0] [2]),
        .I3(\icmp_ln33_reg_1583_reg[0] [7]),
        .I4(\icmp_ln33_reg_1583[0]_i_2_n_5 ),
        .O(\indvar_flatten_reg_547_reg[0] ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \icmp_ln33_reg_1583[0]_i_2 
       (.I0(\icmp_ln33_reg_1583_reg[0] [6]),
        .I1(\icmp_ln33_reg_1583_reg[0] [3]),
        .I2(\icmp_ln33_reg_1583_reg[0] [5]),
        .I3(\icmp_ln33_reg_1583_reg[0] [4]),
        .O(\icmp_ln33_reg_1583[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \out_w_0_reg_558[3]_i_1 
       (.I0(\in_d_0_reg_579_reg[0] ),
        .I1(p_10),
        .I2(ap_enable_reg_pp1_iter1),
        .O(\icmp_ln31_reg_1574_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln35_4_fu_1184_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_6__6_n_12,p_i_7__6_n_9,p_i_7__6_n_10,p_i_7__6_n_11,p_i_7__6_n_12,p_i_8__6_n_9,p_i_8__6_n_10,p_i_8__6_n_11,p_i_8__6_n_12}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:12],input_r_address0,grp_pointwise_conv2d_fix_3_fu_487_input_r_address0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0F0F7F4F)) 
    p_i_10__6
       (.I0(p_i_22__3_n_5),
        .I1(\in_d_reg_1620_reg[1] ),
        .I2(p_i_23__6_n_5),
        .I3(add_ln37_fu_1062_p2[7]),
        .I4(\indvar_flatten_reg_547_reg[0] ),
        .O(p_i_10__6_n_5));
  LUT5 #(
    .INIT(32'h0F0F7F4F)) 
    p_i_11__5
       (.I0(p_i_24__4_n_5),
        .I1(\in_d_reg_1620_reg[1] ),
        .I2(p_i_25__7_n_5),
        .I3(add_ln37_fu_1062_p2[6]),
        .I4(\indvar_flatten_reg_547_reg[0] ),
        .O(p_i_11__5_n_5));
  LUT5 #(
    .INIT(32'h0F0F7F4F)) 
    p_i_12__5
       (.I0(p_i_26__4_n_5),
        .I1(\in_d_reg_1620_reg[1] ),
        .I2(p_i_27__6_n_5),
        .I3(add_ln37_fu_1062_p2[5]),
        .I4(\indvar_flatten_reg_547_reg[0] ),
        .O(p_i_12__5_n_5));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    p_i_13__12
       (.I0(p_9[3]),
        .I1(p_9[0]),
        .I2(\indvar_flatten_reg_547_reg[0] ),
        .I3(sub_ln37_fu_1052_p2[4]),
        .I4(\in_d_reg_1620_reg[1] ),
        .I5(add_ln37_fu_1062_p2[4]),
        .O(p_i_13__12_n_5));
  LUT6 #(
    .INIT(64'hFF1D00E200000000)) 
    p_i_14__11
       (.I0(out_w_0_reg_558[2]),
        .I1(\icmp_ln31_reg_1574_reg[0] ),
        .I2(p_i_29__4_0[2]),
        .I3(\indvar_flatten_reg_547_reg[0] ),
        .I4(\select_ln35_5_reg_1609_reg[1] ),
        .I5(\in_d_reg_1620_reg[1] ),
        .O(p_i_14__11_n_5));
  LUT6 #(
    .INIT(64'hFF1D00E200000000)) 
    p_i_15__11
       (.I0(out_w_0_reg_558[1]),
        .I1(\icmp_ln31_reg_1574_reg[0] ),
        .I2(p_i_29__4_0[1]),
        .I3(\indvar_flatten_reg_547_reg[0] ),
        .I4(\out_w_0_reg_558_reg[0] ),
        .I5(\in_d_reg_1620_reg[1] ),
        .O(p_i_15__11_n_5));
  LUT5 #(
    .INIT(32'h8A888AAA)) 
    p_i_16__10
       (.I0(\in_d_reg_1620_reg[1] ),
        .I1(\indvar_flatten_reg_547_reg[0] ),
        .I2(p_i_29__4_0[0]),
        .I3(\icmp_ln31_reg_1574_reg[0] ),
        .I4(out_w_0_reg_558[0]),
        .O(p_i_16__10_n_5));
  LUT6 #(
    .INIT(64'h878787B4B4B487B4)) 
    p_i_17__10
       (.I0(p_9[2]),
        .I1(\indvar_flatten_reg_547_reg[0] ),
        .I2(DI),
        .I3(add_ln37_fu_1062_p2[3]),
        .I4(\in_d_reg_1620_reg[1] ),
        .I5(p_i_30__6_n_5),
        .O(p_i_17__10_n_5));
  LUT6 #(
    .INIT(64'hAA9955669A9A5656)) 
    p_i_18__5
       (.I0(p_i_14__11_n_5),
        .I1(\indvar_flatten_reg_547_reg[0] ),
        .I2(add_ln37_fu_1062_p2[2]),
        .I3(p_9[0]),
        .I4(p_9[1]),
        .I5(\in_d_reg_1620_reg[1] ),
        .O(p_i_18__5_n_5));
  LUT5 #(
    .INIT(32'h99669A56)) 
    p_i_19__5
       (.I0(p_i_15__11_n_5),
        .I1(\indvar_flatten_reg_547_reg[0] ),
        .I2(add_ln37_fu_1062_p2[1]),
        .I3(p_9[0]),
        .I4(\in_d_reg_1620_reg[1] ),
        .O(p_i_19__5_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__16
       (.I0(p_10),
        .I1(icmp_ln31_fu_1068_p2),
        .O(E));
  LUT6 #(
    .INIT(64'hFF00FF001DFF1D00)) 
    p_i_20__4
       (.I0(out_w_0_reg_558[0]),
        .I1(\icmp_ln31_reg_1574_reg[0] ),
        .I2(p_i_29__4_0[0]),
        .I3(\in_d_reg_1620_reg[1] ),
        .I4(add_ln37_fu_1062_p2[0]),
        .I5(\indvar_flatten_reg_547_reg[0] ),
        .O(p_i_20__4_n_5));
  CARRY4 p_i_21__3
       (.CI(p_i_29__4_n_5),
        .CO({add_ln37_fu_1062_p2[8],p_i_21__3_n_6,p_i_21__3_n_7,p_i_21__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_fu_1062_p2[7:4]),
        .S({sub_ln37_fu_1052_p2[7:5],p_i_34__3_n_5}));
  LUT3 #(
    .INIT(8'h1F)) 
    p_i_22__3
       (.I0(p_9[2]),
        .I1(p_9[1]),
        .I2(p_9[3]),
        .O(p_i_22__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h81FFFFFF)) 
    p_i_23__6
       (.I0(p_9[1]),
        .I1(p_9[0]),
        .I2(p_9[2]),
        .I3(p_9[3]),
        .I4(\indvar_flatten_reg_547_reg[0] ),
        .O(p_i_23__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h45BB)) 
    p_i_24__4
       (.I0(p_9[1]),
        .I1(p_9[3]),
        .I2(p_9[0]),
        .I3(p_9[2]),
        .O(p_i_24__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h9E0FFFFF)) 
    p_i_25__7
       (.I0(p_9[0]),
        .I1(p_9[1]),
        .I2(p_9[2]),
        .I3(p_9[3]),
        .I4(\indvar_flatten_reg_547_reg[0] ),
        .O(p_i_25__7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hF30D)) 
    p_i_26__4
       (.I0(p_9[2]),
        .I1(p_9[0]),
        .I2(p_9[3]),
        .I3(p_9[1]),
        .O(p_i_26__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hE363FFFF)) 
    p_i_27__6
       (.I0(p_9[0]),
        .I1(p_9[1]),
        .I2(p_9[3]),
        .I3(p_9[2]),
        .I4(\indvar_flatten_reg_547_reg[0] ),
        .O(p_i_27__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    p_i_28__3
       (.I0(p_9[2]),
        .I1(p_9[1]),
        .I2(p_9[3]),
        .I3(p_9[0]),
        .O(sub_ln37_fu_1052_p2[4]));
  CARRY4 p_i_29__4
       (.CI(1'b0),
        .CO({p_i_29__4_n_5,p_i_29__4_n_6,p_i_29__4_n_7,p_i_29__4_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_30__6_n_5,p_i_35__2_n_5,p_9[0],1'b0}),
        .O(add_ln37_fu_1062_p2[3:0]),
        .S({p_i_36__1_n_5,p_i_37__0_n_5,p_i_38__0_n_5,p_i_39__0_n_5}));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_2__10
       (.I0(in_d_0_reg_579[3]),
        .I1(\icmp_ln31_reg_1574_reg[0] ),
        .I2(\select_ln35_4_reg_1603_reg[3] [3]),
        .I3(\in_d_reg_1620_reg[1] ),
        .I4(\indvar_flatten_reg_547_reg[0] ),
        .O(select_ln35_4_fu_1184_p3[3]));
  LUT3 #(
    .INIT(8'h1E)) 
    p_i_30__6
       (.I0(p_9[0]),
        .I1(p_9[1]),
        .I2(p_9[2]),
        .O(p_i_30__6_n_5));
  LUT3 #(
    .INIT(8'hA8)) 
    p_i_31__4
       (.I0(p_9[3]),
        .I1(p_9[1]),
        .I2(p_9[2]),
        .O(sub_ln37_fu_1052_p2[7]));
  LUT4 #(
    .INIT(16'hAA58)) 
    p_i_32__3
       (.I0(p_9[2]),
        .I1(p_9[0]),
        .I2(p_9[3]),
        .I3(p_9[1]),
        .O(sub_ln37_fu_1052_p2[6]));
  LUT4 #(
    .INIT(16'h6564)) 
    p_i_33__4
       (.I0(p_9[1]),
        .I1(p_9[3]),
        .I2(p_9[0]),
        .I3(p_9[2]),
        .O(sub_ln37_fu_1052_p2[5]));
  LUT4 #(
    .INIT(16'hF01E)) 
    p_i_34__3
       (.I0(p_9[2]),
        .I1(p_9[1]),
        .I2(p_9[3]),
        .I3(p_9[0]),
        .O(p_i_34__3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_35__2
       (.I0(p_9[0]),
        .I1(p_9[1]),
        .O(p_i_35__2_n_5));
  LUT6 #(
    .INIT(64'hA9A9A95656A95656)) 
    p_i_36__1
       (.I0(p_9[2]),
        .I1(p_9[1]),
        .I2(p_9[0]),
        .I3(\icmp_ln31_reg_1574_reg[0] ),
        .I4(out_w_0_reg_558[3]),
        .I5(p_i_29__4_0[3]),
        .O(p_i_36__1_n_5));
  LUT5 #(
    .INIT(32'h99966966)) 
    p_i_37__0
       (.I0(p_9[1]),
        .I1(p_9[0]),
        .I2(\icmp_ln31_reg_1574_reg[0] ),
        .I3(out_w_0_reg_558[2]),
        .I4(p_i_29__4_0[2]),
        .O(p_i_37__0_n_5));
  LUT6 #(
    .INIT(64'h5555AA6A5595AAAA)) 
    p_i_38__0
       (.I0(p_9[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(p_10),
        .I3(\in_d_0_reg_579_reg[0] ),
        .I4(out_w_0_reg_558[1]),
        .I5(p_i_29__4_0[1]),
        .O(p_i_38__0_n_5));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_39__0
       (.I0(p_i_29__4_0[0]),
        .I1(out_w_0_reg_558[0]),
        .I2(\in_d_0_reg_579_reg[0] ),
        .I3(p_10),
        .I4(ap_enable_reg_pp1_iter1),
        .O(p_i_39__0_n_5));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_3__7
       (.I0(in_d_0_reg_579[2]),
        .I1(\icmp_ln31_reg_1574_reg[0] ),
        .I2(\select_ln35_4_reg_1603_reg[3] [2]),
        .I3(\in_d_reg_1620_reg[1] ),
        .I4(\indvar_flatten_reg_547_reg[0] ),
        .O(select_ln35_4_fu_1184_p3[2]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_4__7
       (.I0(in_d_0_reg_579[1]),
        .I1(\icmp_ln31_reg_1574_reg[0] ),
        .I2(\select_ln35_4_reg_1603_reg[3] [1]),
        .I3(\in_d_reg_1620_reg[1] ),
        .I4(\indvar_flatten_reg_547_reg[0] ),
        .O(select_ln35_4_fu_1184_p3[1]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_5__6
       (.I0(in_d_0_reg_579[0]),
        .I1(\icmp_ln31_reg_1574_reg[0] ),
        .I2(\select_ln35_4_reg_1603_reg[3] [0]),
        .I3(\in_d_reg_1620_reg[1] ),
        .I4(\indvar_flatten_reg_547_reg[0] ),
        .O(select_ln35_4_fu_1184_p3[0]));
  CARRY4 p_i_6__6
       (.CI(p_i_7__6_n_5),
        .CO(NLW_p_i_6__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_i_6__6_O_UNCONNECTED[3:1],p_i_6__6_n_12}),
        .S({1'b0,1'b0,1'b0,p_i_9__6_n_5}));
  CARRY4 p_i_7__6
       (.CI(p_i_8__6_n_5),
        .CO({p_i_7__6_n_5,p_i_7__6_n_6,p_i_7__6_n_7,p_i_7__6_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({p_i_7__6_n_9,p_i_7__6_n_10,p_i_7__6_n_11,p_i_7__6_n_12}),
        .S({p_i_10__6_n_5,p_i_11__5_n_5,p_i_12__5_n_5,p_i_13__12_n_5}));
  CARRY4 p_i_8__6
       (.CI(1'b0),
        .CO({p_i_8__6_n_5,p_i_8__6_n_6,p_i_8__6_n_7,p_i_8__6_n_8}),
        .CYINIT(1'b0),
        .DI({DI,p_i_14__11_n_5,p_i_15__11_n_5,p_i_16__10_n_5}),
        .O({p_i_8__6_n_9,p_i_8__6_n_10,p_i_8__6_n_11,p_i_8__6_n_12}),
        .S({p_i_17__10_n_5,p_i_18__5_n_5,p_i_19__5_n_5,p_i_20__4_n_5}));
  LUT3 #(
    .INIT(8'h04)) 
    p_i_9__6
       (.I0(\in_d_reg_1620_reg[1] ),
        .I1(add_ln37_fu_1062_p2[8]),
        .I2(\indvar_flatten_reg_547_reg[0] ),
        .O(p_i_9__6_n_5));
  LUT6 #(
    .INIT(64'h00FF1D1D00FF3F3F)) 
    ram_reg_0_i_101__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(input_r_address0[2]),
        .I3(ram_reg_0_i_87_1[9]),
        .I4(Q[1]),
        .I5(ram_reg_0_i_87_0[9]),
        .O(ram_reg_0_i_101__0_n_5));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_37__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[8]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_0_i_87_0[8]),
        .I4(Q[0]),
        .I5(ram_reg_0_i_87_1[8]),
        .O(p_8));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_41
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[7]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_0_i_87_0[7]),
        .I4(Q[0]),
        .I5(ram_reg_0_i_87_1[7]),
        .O(p_7));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_46__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[6]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_0_i_87_0[6]),
        .I4(Q[0]),
        .I5(ram_reg_0_i_87_1[6]),
        .O(p_6));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_50
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_0_i_87_0[5]),
        .I4(Q[0]),
        .I5(ram_reg_0_i_87_1[5]),
        .O(p_5));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_54__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_0_i_87_0[4]),
        .I4(Q[0]),
        .I5(ram_reg_0_i_87_1[4]),
        .O(p_4));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_58__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_0_i_87_0[3]),
        .I4(Q[0]),
        .I5(ram_reg_0_i_87_1[3]),
        .O(p_3));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_62__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_0_i_87_0[2]),
        .I4(Q[0]),
        .I5(ram_reg_0_i_87_1[2]),
        .O(p_2));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_66__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[1]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_0_i_87_0[1]),
        .I4(Q[0]),
        .I5(ram_reg_0_i_87_1[1]),
        .O(p_1));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_70__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_input_r_address0[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ram_reg_0_i_87_0[0]),
        .I4(Q[0]),
        .I5(ram_reg_0_i_87_1[0]),
        .O(p_0));
  LUT6 #(
    .INIT(64'h7577757500000000)) 
    ram_reg_0_i_84
       (.I0(ram_reg_0_i_101__0_n_5),
        .I1(ram_reg_0_i_25__0),
        .I2(ram_reg_0_i_25__0_0),
        .I3(ram_reg_0_i_25__0_1),
        .I4(P[1]),
        .I5(ram_reg_0_i_25__0_2),
        .O(add_ln45_reg_1554_reg_0));
  LUT6 #(
    .INIT(64'h7577757500000000)) 
    ram_reg_0_i_87
       (.I0(ram_reg_0_i_101__0_n_5),
        .I1(ram_reg_0_i_25__0),
        .I2(ram_reg_0_i_25__0_0),
        .I3(ram_reg_0_i_25__0_1),
        .I4(P[0]),
        .I5(ram_reg_0_i_25__0_2),
        .O(add_ln45_reg_1554_reg));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln35_4_reg_1603[0]_i_1 
       (.I0(\select_ln35_4_reg_1603_reg[3] [0]),
        .I1(\in_d_0_reg_579_reg[0] ),
        .I2(p_10),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(in_d_0_reg_579[0]),
        .O(ap_phi_mux_in_d_0_phi_fu_583_p4[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln35_4_reg_1603[1]_i_1 
       (.I0(\select_ln35_4_reg_1603_reg[3] [1]),
        .I1(\in_d_0_reg_579_reg[0] ),
        .I2(p_10),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(in_d_0_reg_579[1]),
        .O(ap_phi_mux_in_d_0_phi_fu_583_p4[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln35_4_reg_1603[2]_i_1 
       (.I0(\select_ln35_4_reg_1603_reg[3] [2]),
        .I1(\in_d_0_reg_579_reg[0] ),
        .I2(p_10),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(in_d_0_reg_579[2]),
        .O(ap_phi_mux_in_d_0_phi_fu_583_p4[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \select_ln35_4_reg_1603[3]_i_2 
       (.I0(\select_ln35_4_reg_1603_reg[3] [3]),
        .I1(\in_d_0_reg_579_reg[0] ),
        .I2(p_10),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(in_d_0_reg_579[3]),
        .O(ap_phi_mux_in_d_0_phi_fu_583_p4[3]));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \select_ln35_5_reg_1609[1]_i_2 
       (.I0(out_w_0_reg_558[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(p_10),
        .I3(\in_d_0_reg_579_reg[0] ),
        .I4(p_i_29__4_0[0]),
        .I5(\indvar_flatten_reg_547_reg[0] ),
        .O(\out_w_0_reg_558_reg[0] ));
  LUT6 #(
    .INIT(64'h0A000C0C0A000000)) 
    \select_ln35_5_reg_1609[2]_i_2 
       (.I0(p_i_29__4_0[1]),
        .I1(out_w_0_reg_558[1]),
        .I2(\indvar_flatten_reg_547_reg[0] ),
        .I3(p_i_29__4_0[0]),
        .I4(\icmp_ln31_reg_1574_reg[0] ),
        .I5(out_w_0_reg_558[0]),
        .O(\select_ln35_5_reg_1609_reg[1] ));
  LUT4 #(
    .INIT(16'h6A00)) 
    \select_ln35_5_reg_1609[3]_i_3 
       (.I0(select_ln32_fu_1092_p3[3]),
        .I1(select_ln32_fu_1092_p3[2]),
        .I2(\select_ln35_5_reg_1609_reg[1] ),
        .I3(\in_d_reg_1620_reg[1] ),
        .O(DI));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \select_ln35_5_reg_1609[3]_i_4 
       (.I0(out_w_0_reg_558[3]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(p_10),
        .I3(\in_d_0_reg_579_reg[0] ),
        .I4(p_i_29__4_0[3]),
        .I5(\indvar_flatten_reg_547_reg[0] ),
        .O(select_ln32_fu_1092_p3[3]));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \select_ln35_5_reg_1609[3]_i_5 
       (.I0(out_w_0_reg_558[2]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(p_10),
        .I3(\in_d_0_reg_579_reg[0] ),
        .I4(p_i_29__4_0[2]),
        .I5(\indvar_flatten_reg_547_reg[0] ),
        .O(select_ln32_fu_1092_p3[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_8ns_5ns_4ns_12_1_1
   (\ap_CS_fsm_reg[2] ,
    B,
    C,
    ADDRARDADDR,
    D,
    \out_w_0_reg_159_reg[3] ,
    CO,
    mul_ln17_2_fu_308_p2,
    Q,
    ap_clk,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    ram_reg_0_30,
    ram_reg_0_31,
    ram_reg_0_32,
    ram_reg_0_33,
    ram_reg_0_34,
    ram_reg_0_35,
    ram_reg_0_36,
    ram_reg_0_37,
    ram_reg_0_38,
    ram_reg_0_39,
    ram_reg_0_40,
    ram_reg_0_41,
    ram_reg_0_42,
    ap_enable_reg_pp0_iter0,
    ram_reg_0_43,
    ram_reg_0_44,
    zext_ln17_reg_537_reg,
    \out_d_0_reg_126_reg[4] ,
    p,
    p_0,
    \indvar_flatten_reg_137_reg[9]_i_4 ,
    mul_ln6_reg_531,
    \indvar_flatten_reg_137_reg[9]_i_4_0 ,
    \indvar_flatten_reg_137_reg[9]_i_4_1 ,
    \indvar_flatten_reg_137_reg[9]_i_4_2 ,
    \indvar_flatten_reg_137_reg[9]_i_4_3 ,
    \indvar_flatten_reg_137_reg[9]_i_4_4 ,
    \indvar_flatten_reg_137_reg[9]_i_4_5 ,
    \indvar_flatten_reg_137_reg[9]_i_4_6 ,
    \indvar_flatten_reg_137_reg[9]_i_4_7 ,
    \indvar_flatten_reg_137_reg[9]_i_4_8 ,
    tmp_mid1_fu_408_p2,
    tmp_fu_258_p2);
  output \ap_CS_fsm_reg[2] ;
  output [0:0]B;
  output [3:0]C;
  output [11:0]ADDRARDADDR;
  output [2:0]D;
  output \out_w_0_reg_159_reg[3] ;
  output [0:0]CO;
  output [7:0]mul_ln17_2_fu_308_p2;
  input [1:0]Q;
  input ap_clk;
  input [3:0]ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input ram_reg_0_30;
  input ram_reg_0_31;
  input ram_reg_0_32;
  input ram_reg_0_33;
  input ram_reg_0_34;
  input ram_reg_0_35;
  input ram_reg_0_36;
  input ram_reg_0_37;
  input ram_reg_0_38;
  input ram_reg_0_39;
  input ram_reg_0_40;
  input [11:0]ram_reg_0_41;
  input ram_reg_0_42;
  input ap_enable_reg_pp0_iter0;
  input [9:0]ram_reg_0_43;
  input ram_reg_0_44;
  input [1:0]zext_ln17_reg_537_reg;
  input [4:0]\out_d_0_reg_126_reg[4] ;
  input [4:0]p;
  input [0:0]p_0;
  input \indvar_flatten_reg_137_reg[9]_i_4 ;
  input [1:0]mul_ln6_reg_531;
  input \indvar_flatten_reg_137_reg[9]_i_4_0 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_1 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_2 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_3 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_4 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_5 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_6 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_7 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_8 ;
  input [7:0]tmp_mid1_fu_408_p2;
  input [7:0]tmp_fu_258_p2;

  wire [11:0]ADDRARDADDR;
  wire [0:0]B;
  wire [3:0]C;
  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire \indvar_flatten_reg_137_reg[9]_i_4 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_0 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_1 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_2 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_3 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_4 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_5 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_6 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_7 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_8 ;
  wire [7:0]mul_ln17_2_fu_308_p2;
  wire [1:0]mul_ln6_reg_531;
  wire [4:0]\out_d_0_reg_126_reg[4] ;
  wire \out_w_0_reg_159_reg[3] ;
  wire [4:0]p;
  wire [0:0]p_0;
  wire [3:0]ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_30;
  wire ram_reg_0_31;
  wire ram_reg_0_32;
  wire ram_reg_0_33;
  wire ram_reg_0_34;
  wire ram_reg_0_35;
  wire ram_reg_0_36;
  wire ram_reg_0_37;
  wire ram_reg_0_38;
  wire ram_reg_0_39;
  wire ram_reg_0_4;
  wire ram_reg_0_40;
  wire [11:0]ram_reg_0_41;
  wire ram_reg_0_42;
  wire [9:0]ram_reg_0_43;
  wire ram_reg_0_44;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire [7:0]tmp_fu_258_p2;
  wire [7:0]tmp_mid1_fu_408_p2;
  wire [1:0]zext_ln17_reg_537_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8 network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8_U
       (.ADDRARDADDR(ADDRARDADDR),
        .B(B),
        .C(C),
        .CO(CO),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .\indvar_flatten_reg_137_reg[9]_i_4_0 (\indvar_flatten_reg_137_reg[9]_i_4 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_1 (\indvar_flatten_reg_137_reg[9]_i_4_0 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_2 (\indvar_flatten_reg_137_reg[9]_i_4_1 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_3 (\indvar_flatten_reg_137_reg[9]_i_4_2 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_4 (\indvar_flatten_reg_137_reg[9]_i_4_3 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_5 (\indvar_flatten_reg_137_reg[9]_i_4_4 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_6 (\indvar_flatten_reg_137_reg[9]_i_4_5 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_7 (\indvar_flatten_reg_137_reg[9]_i_4_6 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_8 (\indvar_flatten_reg_137_reg[9]_i_4_7 ),
        .\indvar_flatten_reg_137_reg[9]_i_4_9 (\indvar_flatten_reg_137_reg[9]_i_4_8 ),
        .mul_ln17_2_fu_308_p2(mul_ln17_2_fu_308_p2),
        .mul_ln6_reg_531(mul_ln6_reg_531),
        .\out_d_0_reg_126_reg[4] (\out_d_0_reg_126_reg[4] ),
        .\out_w_0_reg_159_reg[3] (\out_w_0_reg_159_reg[3] ),
        .p_0(p),
        .p_1(p_0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(ram_reg_0_0),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_10(ram_reg_0_10),
        .ram_reg_0_11(ram_reg_0_11),
        .ram_reg_0_12(ram_reg_0_12),
        .ram_reg_0_13(ram_reg_0_13),
        .ram_reg_0_14(ram_reg_0_14),
        .ram_reg_0_15(ram_reg_0_15),
        .ram_reg_0_16(ram_reg_0_16),
        .ram_reg_0_17(ram_reg_0_17),
        .ram_reg_0_18(ram_reg_0_18),
        .ram_reg_0_19(ram_reg_0_19),
        .ram_reg_0_2(ram_reg_0_2),
        .ram_reg_0_20(ram_reg_0_20),
        .ram_reg_0_21(ram_reg_0_21),
        .ram_reg_0_22(ram_reg_0_22),
        .ram_reg_0_23(ram_reg_0_23),
        .ram_reg_0_24(ram_reg_0_24),
        .ram_reg_0_25(ram_reg_0_25),
        .ram_reg_0_26(ram_reg_0_26),
        .ram_reg_0_27(ram_reg_0_27),
        .ram_reg_0_28(ram_reg_0_28),
        .ram_reg_0_29(ram_reg_0_29),
        .ram_reg_0_3(ram_reg_0_3),
        .ram_reg_0_30(ram_reg_0_30),
        .ram_reg_0_31(ram_reg_0_31),
        .ram_reg_0_32(ram_reg_0_32),
        .ram_reg_0_33(ram_reg_0_33),
        .ram_reg_0_34(ram_reg_0_34),
        .ram_reg_0_35(ram_reg_0_35),
        .ram_reg_0_36(ram_reg_0_36),
        .ram_reg_0_37(ram_reg_0_37),
        .ram_reg_0_38(ram_reg_0_38),
        .ram_reg_0_39(ram_reg_0_39),
        .ram_reg_0_4(ram_reg_0_4),
        .ram_reg_0_40(ram_reg_0_40),
        .ram_reg_0_41(ram_reg_0_41),
        .ram_reg_0_42(ram_reg_0_42),
        .ram_reg_0_43(ram_reg_0_43),
        .ram_reg_0_44(ram_reg_0_44),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_0_6(ram_reg_0_6),
        .ram_reg_0_7(ram_reg_0_7),
        .ram_reg_0_8(ram_reg_0_8),
        .ram_reg_0_9(ram_reg_0_9),
        .tmp_fu_258_p2(tmp_fu_258_p2),
        .tmp_mid1_fu_408_p2(tmp_mid1_fu_408_p2),
        .zext_ln17_reg_537_reg(zext_ln17_reg_537_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8
   (\ap_CS_fsm_reg[2] ,
    B,
    C,
    ADDRARDADDR,
    D,
    \out_w_0_reg_159_reg[3] ,
    CO,
    mul_ln17_2_fu_308_p2,
    Q,
    ap_clk,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    ram_reg_0_30,
    ram_reg_0_31,
    ram_reg_0_32,
    ram_reg_0_33,
    ram_reg_0_34,
    ram_reg_0_35,
    ram_reg_0_36,
    ram_reg_0_37,
    ram_reg_0_38,
    ram_reg_0_39,
    ram_reg_0_40,
    ram_reg_0_41,
    ram_reg_0_42,
    ap_enable_reg_pp0_iter0,
    ram_reg_0_43,
    ram_reg_0_44,
    zext_ln17_reg_537_reg,
    \out_d_0_reg_126_reg[4] ,
    p_0,
    p_1,
    \indvar_flatten_reg_137_reg[9]_i_4_0 ,
    mul_ln6_reg_531,
    \indvar_flatten_reg_137_reg[9]_i_4_1 ,
    \indvar_flatten_reg_137_reg[9]_i_4_2 ,
    \indvar_flatten_reg_137_reg[9]_i_4_3 ,
    \indvar_flatten_reg_137_reg[9]_i_4_4 ,
    \indvar_flatten_reg_137_reg[9]_i_4_5 ,
    \indvar_flatten_reg_137_reg[9]_i_4_6 ,
    \indvar_flatten_reg_137_reg[9]_i_4_7 ,
    \indvar_flatten_reg_137_reg[9]_i_4_8 ,
    \indvar_flatten_reg_137_reg[9]_i_4_9 ,
    tmp_mid1_fu_408_p2,
    tmp_fu_258_p2);
  output \ap_CS_fsm_reg[2] ;
  output [0:0]B;
  output [3:0]C;
  output [11:0]ADDRARDADDR;
  output [2:0]D;
  output \out_w_0_reg_159_reg[3] ;
  output [0:0]CO;
  output [7:0]mul_ln17_2_fu_308_p2;
  input [1:0]Q;
  input ap_clk;
  input [3:0]ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input ram_reg_0_30;
  input ram_reg_0_31;
  input ram_reg_0_32;
  input ram_reg_0_33;
  input ram_reg_0_34;
  input ram_reg_0_35;
  input ram_reg_0_36;
  input ram_reg_0_37;
  input ram_reg_0_38;
  input ram_reg_0_39;
  input ram_reg_0_40;
  input [11:0]ram_reg_0_41;
  input ram_reg_0_42;
  input ap_enable_reg_pp0_iter0;
  input [9:0]ram_reg_0_43;
  input ram_reg_0_44;
  input [1:0]zext_ln17_reg_537_reg;
  input [4:0]\out_d_0_reg_126_reg[4] ;
  input [4:0]p_0;
  input [0:0]p_1;
  input \indvar_flatten_reg_137_reg[9]_i_4_0 ;
  input [1:0]mul_ln6_reg_531;
  input \indvar_flatten_reg_137_reg[9]_i_4_1 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_2 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_3 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_4 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_5 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_6 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_7 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_8 ;
  input \indvar_flatten_reg_137_reg[9]_i_4_9 ;
  input [7:0]tmp_mid1_fu_408_p2;
  input [7:0]tmp_fu_258_p2;

  wire [11:0]ADDRARDADDR;
  wire [0:0]B;
  wire [3:0]C;
  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [11:0]grp_up_sampling2d_fix16_fu_550_input_r_address0;
  wire \indvar_flatten_reg_137[9]_i_6_n_5 ;
  wire \indvar_flatten_reg_137[9]_i_7_n_5 ;
  wire \indvar_flatten_reg_137[9]_i_8_n_5 ;
  wire \indvar_flatten_reg_137[9]_i_9_n_5 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_0 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_1 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_2 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_3 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_4 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_5 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_6 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_7 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_8 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_9 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_n_6 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_n_7 ;
  wire \indvar_flatten_reg_137_reg[9]_i_4_n_8 ;
  wire [7:0]mul_ln17_2_fu_308_p2;
  wire [1:0]mul_ln6_reg_531;
  wire [7:0]out;
  wire [4:0]\out_d_0_reg_126_reg[4] ;
  wire \out_w_0_reg_159_reg[3] ;
  wire [4:0]p_0;
  wire [0:0]p_1;
  wire p_i_17__6_n_8;
  wire p_i_19__7_n_5;
  wire p_i_19__7_n_6;
  wire p_i_19__7_n_7;
  wire p_i_19__7_n_8;
  wire p_i_22__5_n_10;
  wire p_i_22__5_n_5;
  wire p_i_22__5_n_6;
  wire p_i_22__5_n_7;
  wire p_i_22__5_n_8;
  wire p_i_22__5_n_9;
  wire p_i_27__5_n_5;
  wire p_i_28__5_n_5;
  wire p_i_29__6_n_5;
  wire p_i_30__5_n_5;
  wire p_i_33__6_n_5;
  wire p_i_34__5_n_10;
  wire p_i_34__5_n_11;
  wire p_i_34__5_n_12;
  wire p_i_34__5_n_5;
  wire p_i_34__5_n_7;
  wire p_i_34__5_n_8;
  wire p_i_35__3_n_5;
  wire p_i_36__3_n_5;
  wire p_i_37__2_n_5;
  wire p_i_51__0_n_5;
  wire p_i_52__0_n_5;
  wire p_i_53_n_5;
  wire p_i_54__0_n_5;
  wire p_i_55_n_5;
  wire p_i_56_n_5;
  wire p_i_57_n_5;
  wire p_i_66_n_5;
  wire p_i_67_n_5;
  wire p_i_68_n_5;
  wire p_i_69_n_5;
  wire p_i_70_n_5;
  wire p_i_71_n_5;
  wire [3:0]ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_30;
  wire ram_reg_0_31;
  wire ram_reg_0_32;
  wire ram_reg_0_33;
  wire ram_reg_0_34;
  wire ram_reg_0_35;
  wire ram_reg_0_36;
  wire ram_reg_0_37;
  wire ram_reg_0_38;
  wire ram_reg_0_39;
  wire ram_reg_0_4;
  wire ram_reg_0_40;
  wire [11:0]ram_reg_0_41;
  wire ram_reg_0_42;
  wire [9:0]ram_reg_0_43;
  wire ram_reg_0_44;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_46_n_5;
  wire ram_reg_0_i_51__0_n_5;
  wire ram_reg_0_i_55_n_5;
  wire ram_reg_0_i_59_n_5;
  wire ram_reg_0_i_63_n_5;
  wire ram_reg_0_i_67__0_n_5;
  wire ram_reg_0_i_71__0_n_5;
  wire ram_reg_0_i_75_n_5;
  wire ram_reg_0_i_80__0_n_5;
  wire ram_reg_0_i_84__0_n_5;
  wire ram_reg_0_i_88__0_n_5;
  wire ram_reg_0_i_92__0_n_5;
  wire [7:0]tmp_fu_258_p2;
  wire [7:0]tmp_mid1_fu_408_p2;
  wire [1:0]zext_ln17_reg_537_reg;
  wire [3:0]\NLW_indvar_flatten_reg_137_reg[9]_i_4_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:1]NLW_p_i_17__6_CO_UNCONNECTED;
  wire [3:2]NLW_p_i_17__6_O_UNCONNECTED;
  wire [2:2]NLW_p_i_34__5_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_34__5_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten_reg_137[9]_i_6 
       (.I0(mul_ln6_reg_531[1]),
        .I1(\indvar_flatten_reg_137_reg[9]_i_4_3 ),
        .O(\indvar_flatten_reg_137[9]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h82000041)) 
    \indvar_flatten_reg_137[9]_i_7 
       (.I0(\indvar_flatten_reg_137_reg[9]_i_4_7 ),
        .I1(mul_ln6_reg_531[1]),
        .I2(\indvar_flatten_reg_137_reg[9]_i_4_8 ),
        .I3(mul_ln6_reg_531[0]),
        .I4(\indvar_flatten_reg_137_reg[9]_i_4_9 ),
        .O(\indvar_flatten_reg_137[9]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \indvar_flatten_reg_137[9]_i_8 
       (.I0(\indvar_flatten_reg_137_reg[9]_i_4_4 ),
        .I1(mul_ln6_reg_531[1]),
        .I2(\indvar_flatten_reg_137_reg[9]_i_4_5 ),
        .I3(\indvar_flatten_reg_137_reg[9]_i_4_6 ),
        .O(\indvar_flatten_reg_137[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \indvar_flatten_reg_137[9]_i_9 
       (.I0(\indvar_flatten_reg_137_reg[9]_i_4_0 ),
        .I1(mul_ln6_reg_531[0]),
        .I2(\indvar_flatten_reg_137_reg[9]_i_4_1 ),
        .I3(\indvar_flatten_reg_137_reg[9]_i_4_2 ),
        .O(\indvar_flatten_reg_137[9]_i_9_n_5 ));
  CARRY4 \indvar_flatten_reg_137_reg[9]_i_4 
       (.CI(1'b0),
        .CO({CO,\indvar_flatten_reg_137_reg[9]_i_4_n_6 ,\indvar_flatten_reg_137_reg[9]_i_4_n_7 ,\indvar_flatten_reg_137_reg[9]_i_4_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_reg_137_reg[9]_i_4_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_reg_137[9]_i_6_n_5 ,\indvar_flatten_reg_137[9]_i_7_n_5 ,\indvar_flatten_reg_137[9]_i_8_n_5 ,\indvar_flatten_reg_137[9]_i_9_n_5 }));
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_0_reg_126[2]_i_1 
       (.I0(\out_d_0_reg_126_reg[4] [0]),
        .I1(\out_d_0_reg_126_reg[4] [1]),
        .I2(\out_d_0_reg_126_reg[4] [2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_0_reg_126[3]_i_1 
       (.I0(\out_d_0_reg_126_reg[4] [1]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .I2(\out_d_0_reg_126_reg[4] [2]),
        .I3(\out_d_0_reg_126_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_0_reg_126[4]_i_2 
       (.I0(\out_d_0_reg_126_reg[4] [2]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [3]),
        .I4(\out_d_0_reg_126_reg[4] [4]),
        .O(D[2]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0[2],1'b1,1'b1,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(\ap_CS_fsm_reg[2] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:12],grp_up_sampling2d_fix16_fu_550_input_r_address0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_10__8
       (.I0(tmp_mid1_fu_408_p2[0]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln17_2_fu_308_p2[0]),
        .I3(CO),
        .I4(tmp_fu_258_p2[0]),
        .O(out[0]));
  LUT3 #(
    .INIT(8'h02)) 
    p_i_11__7
       (.I0(p_0[4]),
        .I1(CO),
        .I2(\out_w_0_reg_159_reg[3] ),
        .O(C[3]));
  LUT3 #(
    .INIT(8'h02)) 
    p_i_12__8
       (.I0(p_0[3]),
        .I1(CO),
        .I2(\out_w_0_reg_159_reg[3] ),
        .O(C[2]));
  LUT3 #(
    .INIT(8'h02)) 
    p_i_13__6
       (.I0(p_0[2]),
        .I1(CO),
        .I2(\out_w_0_reg_159_reg[3] ),
        .O(C[1]));
  LUT3 #(
    .INIT(8'h02)) 
    p_i_14__6
       (.I0(p_0[1]),
        .I1(CO),
        .I2(\out_w_0_reg_159_reg[3] ),
        .O(C[0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_16__12
       (.I0(p_i_27__5_n_5),
        .I1(p_0[3]),
        .I2(CO),
        .O(\out_w_0_reg_159_reg[3] ));
  CARRY4 p_i_17__6
       (.CI(p_i_19__7_n_5),
        .CO({NLW_p_i_17__6_CO_UNCONNECTED[3:1],p_i_17__6_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_i_28__5_n_5}),
        .O({NLW_p_i_17__6_O_UNCONNECTED[3:2],mul_ln17_2_fu_308_p2[7:6]}),
        .S({1'b0,1'b0,p_i_29__6_n_5,p_i_30__5_n_5}));
  CARRY4 p_i_19__7
       (.CI(1'b0),
        .CO({p_i_19__7_n_5,p_i_19__7_n_6,p_i_19__7_n_7,p_i_19__7_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_33__6_n_5,p_i_34__5_n_12,p_i_22__5_n_9,1'b0}),
        .O(mul_ln17_2_fu_308_p2[5:2]),
        .S({p_i_35__3_n_5,p_i_36__3_n_5,p_i_37__2_n_5,p_i_22__5_n_10}));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__17
       (.I0(Q[1]),
        .I1(p_1),
        .O(\ap_CS_fsm_reg[2] ));
  CARRY4 p_i_22__5
       (.CI(1'b0),
        .CO({p_i_22__5_n_5,p_i_22__5_n_6,p_i_22__5_n_7,p_i_22__5_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_51__0_n_5,p_i_52__0_n_5,p_i_53_n_5,1'b0}),
        .O({p_i_22__5_n_9,p_i_22__5_n_10,mul_ln17_2_fu_308_p2[1:0]}),
        .S({p_i_54__0_n_5,p_i_55_n_5,p_i_56_n_5,p_i_57_n_5}));
  LUT6 #(
    .INIT(64'h0900000900000000)) 
    p_i_27__5
       (.I0(p_0[4]),
        .I1(mul_ln6_reg_531[1]),
        .I2(p_0[0]),
        .I3(p_0[1]),
        .I4(mul_ln6_reg_531[0]),
        .I5(p_0[2]),
        .O(p_i_27__5_n_5));
  LUT5 #(
    .INIT(32'h28880000)) 
    p_i_28__5
       (.I0(p_i_34__5_n_11),
        .I1(\out_d_0_reg_126_reg[4] [2]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [0]),
        .I4(zext_ln17_reg_537_reg[1]),
        .O(p_i_28__5_n_5));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    p_i_29__6
       (.I0(p_i_34__5_n_10),
        .I1(D[1]),
        .I2(p_i_34__5_n_5),
        .I3(D[2]),
        .I4(zext_ln17_reg_537_reg[1]),
        .O(p_i_29__6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_2__13
       (.I0(ram_reg_0[2]),
        .O(B));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    p_i_30__5
       (.I0(p_i_34__5_n_11),
        .I1(D[0]),
        .I2(p_i_34__5_n_10),
        .I3(D[1]),
        .I4(zext_ln17_reg_537_reg[1]),
        .O(p_i_30__5_n_5));
  LUT5 #(
    .INIT(32'hD57F2A80)) 
    p_i_33__6
       (.I0(zext_ln17_reg_537_reg[1]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [2]),
        .I4(p_i_34__5_n_11),
        .O(p_i_33__6_n_5));
  CARRY4 p_i_34__5
       (.CI(p_i_22__5_n_5),
        .CO({p_i_34__5_n_5,NLW_p_i_34__5_CO_UNCONNECTED[2],p_i_34__5_n_7,p_i_34__5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,p_i_66_n_5,p_i_67_n_5,p_i_68_n_5}),
        .O({NLW_p_i_34__5_O_UNCONNECTED[3],p_i_34__5_n_10,p_i_34__5_n_11,p_i_34__5_n_12}),
        .S({1'b1,p_i_69_n_5,p_i_70_n_5,p_i_71_n_5}));
  LUT5 #(
    .INIT(32'hD57F2A80)) 
    p_i_35__3
       (.I0(zext_ln17_reg_537_reg[1]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [2]),
        .I4(p_i_34__5_n_11),
        .O(p_i_35__3_n_5));
  LUT4 #(
    .INIT(16'hA66A)) 
    p_i_36__3
       (.I0(p_i_34__5_n_12),
        .I1(zext_ln17_reg_537_reg[1]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .I3(\out_d_0_reg_126_reg[4] [1]),
        .O(p_i_36__3_n_5));
  LUT3 #(
    .INIT(8'hA6)) 
    p_i_37__2
       (.I0(p_i_22__5_n_9),
        .I1(zext_ln17_reg_537_reg[1]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .O(p_i_37__2_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_3__10
       (.I0(tmp_mid1_fu_408_p2[7]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln17_2_fu_308_p2[7]),
        .I3(CO),
        .I4(tmp_fu_258_p2[7]),
        .O(out[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_4__10
       (.I0(tmp_mid1_fu_408_p2[6]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln17_2_fu_308_p2[6]),
        .I3(CO),
        .I4(tmp_fu_258_p2[6]),
        .O(out[6]));
  LUT5 #(
    .INIT(32'h29D65656)) 
    p_i_51__0
       (.I0(\out_d_0_reg_126_reg[4] [2]),
        .I1(\out_d_0_reg_126_reg[4] [1]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .I3(\out_d_0_reg_126_reg[4] [3]),
        .I4(zext_ln17_reg_537_reg[0]),
        .O(p_i_51__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_52__0
       (.I0(\out_d_0_reg_126_reg[4] [1]),
        .O(p_i_52__0_n_5));
  LUT3 #(
    .INIT(8'h28)) 
    p_i_53
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .O(p_i_53_n_5));
  LUT5 #(
    .INIT(32'h356A956A)) 
    p_i_54__0
       (.I0(\out_d_0_reg_126_reg[4] [2]),
        .I1(\out_d_0_reg_126_reg[4] [3]),
        .I2(zext_ln17_reg_537_reg[0]),
        .I3(\out_d_0_reg_126_reg[4] [0]),
        .I4(\out_d_0_reg_126_reg[4] [1]),
        .O(p_i_54__0_n_5));
  LUT4 #(
    .INIT(16'h258F)) 
    p_i_55
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [2]),
        .O(p_i_55_n_5));
  LUT3 #(
    .INIT(8'h27)) 
    p_i_56
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(\out_d_0_reg_126_reg[4] [1]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .O(p_i_56_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_57
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(\out_d_0_reg_126_reg[4] [0]),
        .O(p_i_57_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_5__9
       (.I0(tmp_mid1_fu_408_p2[5]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln17_2_fu_308_p2[5]),
        .I3(CO),
        .I4(tmp_fu_258_p2[5]),
        .O(out[5]));
  LUT5 #(
    .INIT(32'h28888888)) 
    p_i_66
       (.I0(\out_d_0_reg_126_reg[4] [4]),
        .I1(\out_d_0_reg_126_reg[4] [3]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [0]),
        .I4(\out_d_0_reg_126_reg[4] [2]),
        .O(p_i_66_n_5));
  LUT6 #(
    .INIT(64'h7EEE288828882888)) 
    p_i_67
       (.I0(\out_d_0_reg_126_reg[4] [3]),
        .I1(\out_d_0_reg_126_reg[4] [2]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .I3(\out_d_0_reg_126_reg[4] [1]),
        .I4(zext_ln17_reg_537_reg[0]),
        .I5(\out_d_0_reg_126_reg[4] [4]),
        .O(p_i_67_n_5));
  LUT5 #(
    .INIT(32'h7E282828)) 
    p_i_68
       (.I0(\out_d_0_reg_126_reg[4] [2]),
        .I1(\out_d_0_reg_126_reg[4] [1]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .I3(zext_ln17_reg_537_reg[0]),
        .I4(\out_d_0_reg_126_reg[4] [3]),
        .O(p_i_68_n_5));
  LUT5 #(
    .INIT(32'h42222222)) 
    p_i_69
       (.I0(\out_d_0_reg_126_reg[4] [4]),
        .I1(\out_d_0_reg_126_reg[4] [3]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [0]),
        .I4(\out_d_0_reg_126_reg[4] [2]),
        .O(p_i_69_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_6__9
       (.I0(tmp_mid1_fu_408_p2[4]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln17_2_fu_308_p2[4]),
        .I3(CO),
        .I4(tmp_fu_258_p2[4]),
        .O(out[4]));
  LUT6 #(
    .INIT(64'h3FEA957FC03FC000)) 
    p_i_70
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(\out_d_0_reg_126_reg[4] [1]),
        .I2(\out_d_0_reg_126_reg[4] [0]),
        .I3(\out_d_0_reg_126_reg[4] [2]),
        .I4(\out_d_0_reg_126_reg[4] [3]),
        .I5(\out_d_0_reg_126_reg[4] [4]),
        .O(p_i_70_n_5));
  LUT6 #(
    .INIT(64'h0771F88E5AA65AA6)) 
    p_i_71
       (.I0(\out_d_0_reg_126_reg[4] [3]),
        .I1(\out_d_0_reg_126_reg[4] [2]),
        .I2(\out_d_0_reg_126_reg[4] [1]),
        .I3(\out_d_0_reg_126_reg[4] [0]),
        .I4(\out_d_0_reg_126_reg[4] [4]),
        .I5(zext_ln17_reg_537_reg[0]),
        .O(p_i_71_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_7__9
       (.I0(tmp_mid1_fu_408_p2[3]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln17_2_fu_308_p2[3]),
        .I3(CO),
        .I4(tmp_fu_258_p2[3]),
        .O(out[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_8__9
       (.I0(tmp_mid1_fu_408_p2[2]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln17_2_fu_308_p2[2]),
        .I3(CO),
        .I4(tmp_fu_258_p2[2]),
        .O(out[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_i_9__9
       (.I0(tmp_mid1_fu_408_p2[1]),
        .I1(\out_w_0_reg_159_reg[3] ),
        .I2(mul_ln17_2_fu_308_p2[1]),
        .I3(CO),
        .I4(tmp_fu_258_p2[1]),
        .O(out[1]));
  LUT6 #(
    .INIT(64'hB8B8BBB8BBB8BBB8)) 
    ram_reg_0_i_10
       (.I0(ram_reg_0_i_67__0_n_5),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_22),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_23),
        .I5(ram_reg_0_24),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hB8B8BBB8BBB8BBB8)) 
    ram_reg_0_i_11
       (.I0(ram_reg_0_i_71__0_n_5),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_19),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_20),
        .I5(ram_reg_0_21),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB8B8)) 
    ram_reg_0_i_12
       (.I0(ram_reg_0_i_75_n_5),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_15),
        .I3(ram_reg_0_16),
        .I4(ram_reg_0_17),
        .I5(ram_reg_0_18),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h4474777744444444)) 
    ram_reg_0_i_13
       (.I0(ram_reg_0_i_80__0_n_5),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_12),
        .I3(ram_reg_0_13),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_14),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hB8B8BBB8BBB8BBB8)) 
    ram_reg_0_i_14
       (.I0(ram_reg_0_i_84__0_n_5),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_9),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_10),
        .I5(ram_reg_0_11),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hB8B8BBB8BBB8BBB8)) 
    ram_reg_0_i_15
       (.I0(ram_reg_0_i_88__0_n_5),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_5),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_7),
        .I5(ram_reg_0_8),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB8B8)) 
    ram_reg_0_i_16
       (.I0(ram_reg_0_i_92__0_n_5),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_1),
        .I3(ram_reg_0_2),
        .I4(ram_reg_0_3),
        .I5(ram_reg_0_4),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h2A2A2A3F2A2A2A00)) 
    ram_reg_0_i_46
       (.I0(grp_up_sampling2d_fix16_fu_550_input_r_address0[11]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ram_reg_0[3]),
        .I3(ram_reg_0[2]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_0_41[11]),
        .O(ram_reg_0_i_46_n_5));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B8B8)) 
    ram_reg_0_i_5
       (.I0(ram_reg_0_i_46_n_5),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_38),
        .I3(ram_reg_0_32),
        .I4(ram_reg_0_39),
        .I5(ram_reg_0_40),
        .O(ADDRARDADDR[11]));
  LUT6 #(
    .INIT(64'h2A2A2A3F2A2A2A00)) 
    ram_reg_0_i_51__0
       (.I0(grp_up_sampling2d_fix16_fu_550_input_r_address0[10]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ram_reg_0[3]),
        .I3(ram_reg_0[2]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_0_41[10]),
        .O(ram_reg_0_i_51__0_n_5));
  LUT6 #(
    .INIT(64'hCFCAC0CAC0CAC0CA)) 
    ram_reg_0_i_55
       (.I0(grp_up_sampling2d_fix16_fu_550_input_r_address0[9]),
        .I1(ram_reg_0_43[9]),
        .I2(ram_reg_0_44),
        .I3(ram_reg_0_42),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0_41[9]),
        .O(ram_reg_0_i_55_n_5));
  LUT6 #(
    .INIT(64'hFFCACACA00CACACA)) 
    ram_reg_0_i_59
       (.I0(grp_up_sampling2d_fix16_fu_550_input_r_address0[8]),
        .I1(ram_reg_0_41[8]),
        .I2(ram_reg_0_42),
        .I3(ram_reg_0[3]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_43[8]),
        .O(ram_reg_0_i_59_n_5));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    ram_reg_0_i_6
       (.I0(ram_reg_0_i_51__0_n_5),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_35),
        .I3(ram_reg_0_36),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_37),
        .O(ADDRARDADDR[10]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_63
       (.I0(ram_reg_0_41[7]),
        .I1(ram_reg_0_42),
        .I2(grp_up_sampling2d_fix16_fu_550_input_r_address0[7]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_0[3]),
        .I5(ram_reg_0_43[7]),
        .O(ram_reg_0_i_63_n_5));
  LUT6 #(
    .INIT(64'hFFCACACA00CACACA)) 
    ram_reg_0_i_67__0
       (.I0(grp_up_sampling2d_fix16_fu_550_input_r_address0[6]),
        .I1(ram_reg_0_41[6]),
        .I2(ram_reg_0_42),
        .I3(ram_reg_0[3]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_43[6]),
        .O(ram_reg_0_i_67__0_n_5));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B8B8)) 
    ram_reg_0_i_7
       (.I0(ram_reg_0_i_55_n_5),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_31),
        .I3(ram_reg_0_32),
        .I4(ram_reg_0_33),
        .I5(ram_reg_0_34),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hFFCACACA00CACACA)) 
    ram_reg_0_i_71__0
       (.I0(grp_up_sampling2d_fix16_fu_550_input_r_address0[5]),
        .I1(ram_reg_0_41[5]),
        .I2(ram_reg_0_42),
        .I3(ram_reg_0[3]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ram_reg_0_43[5]),
        .O(ram_reg_0_i_71__0_n_5));
  LUT6 #(
    .INIT(64'hCFFFCAAAC000CAAA)) 
    ram_reg_0_i_75
       (.I0(grp_up_sampling2d_fix16_fu_550_input_r_address0[4]),
        .I1(ram_reg_0_43[4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_0[3]),
        .I4(ram_reg_0_42),
        .I5(ram_reg_0_41[4]),
        .O(ram_reg_0_i_75_n_5));
  LUT6 #(
    .INIT(64'hB8B8BBB8BBB8BBB8)) 
    ram_reg_0_i_8
       (.I0(ram_reg_0_i_59_n_5),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_28),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_29),
        .I5(ram_reg_0_30),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'h5333533350005FFF)) 
    ram_reg_0_i_80__0
       (.I0(ram_reg_0_43[3]),
        .I1(ram_reg_0_41[3]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_0[3]),
        .I4(grp_up_sampling2d_fix16_fu_550_input_r_address0[3]),
        .I5(ram_reg_0_42),
        .O(ram_reg_0_i_80__0_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_84__0
       (.I0(ram_reg_0_41[2]),
        .I1(ram_reg_0_42),
        .I2(grp_up_sampling2d_fix16_fu_550_input_r_address0[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_0[3]),
        .I5(ram_reg_0_43[2]),
        .O(ram_reg_0_i_84__0_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_88__0
       (.I0(ram_reg_0_41[1]),
        .I1(ram_reg_0_42),
        .I2(grp_up_sampling2d_fix16_fu_550_input_r_address0[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_0[3]),
        .I5(ram_reg_0_43[1]),
        .O(ram_reg_0_i_88__0_n_5));
  LUT6 #(
    .INIT(64'hB8B8BBB8BBB8BBB8)) 
    ram_reg_0_i_9
       (.I0(ram_reg_0_i_63_n_5),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_25),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_26),
        .I5(ram_reg_0_27),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hCFFFCAAAC000CAAA)) 
    ram_reg_0_i_92__0
       (.I0(grp_up_sampling2d_fix16_fu_550_input_r_address0[0]),
        .I1(ram_reg_0_43[0]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ram_reg_0[3]),
        .I4(ram_reg_0_42),
        .I5(ram_reg_0_41[0]),
        .O(ram_reg_0_i_92__0_n_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_9ns_5ns_9s_13_1_1
   (input_r_address0,
    E,
    p,
    p_0,
    icmp_ln33_fu_1063_p2,
    p_1_in,
    indvar_flatten18_reg_509_reg_9_sp_1,
    \select_ln35_11_reg_1601_reg[3] ,
    in_d_0_reg_5631,
    \select_ln35_11_reg_1601_reg[1] ,
    ap_phi_mux_in_d_0_phi_fu_567_p4,
    ap_clk,
    ram_reg_0_i_29__0,
    Q,
    ram_reg_0,
    p_1,
    p_2,
    indvar_flatten18_reg_509_reg,
    \select_ln35_11_reg_1601_reg[3]_0 ,
    out_w_0_reg_542,
    \in_d_0_reg_563_reg[0] ,
    ap_enable_reg_pp1_iter1,
    in_d_0_reg_563,
    p_3,
    \icmp_ln33_reg_1576_reg[0] );
  output [10:0]input_r_address0;
  output [0:0]E;
  output p;
  output p_0;
  output icmp_ln33_fu_1063_p2;
  output p_1_in;
  output indvar_flatten18_reg_509_reg_9_sp_1;
  output [0:0]\select_ln35_11_reg_1601_reg[3] ;
  output in_d_0_reg_5631;
  output \select_ln35_11_reg_1601_reg[1] ;
  output [4:0]ap_phi_mux_in_d_0_phi_fu_567_p4;
  input ap_clk;
  input [1:0]ram_reg_0_i_29__0;
  input [2:0]Q;
  input [0:0]ram_reg_0;
  input [3:0]p_1;
  input [0:0]p_2;
  input [11:0]indvar_flatten18_reg_509_reg;
  input [3:0]\select_ln35_11_reg_1601_reg[3]_0 ;
  input [3:0]out_w_0_reg_542;
  input \in_d_0_reg_563_reg[0] ;
  input ap_enable_reg_pp1_iter1;
  input [4:0]in_d_0_reg_563;
  input [4:0]p_3;
  input [8:0]\icmp_ln33_reg_1576_reg[0] ;

  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire [4:0]ap_phi_mux_in_d_0_phi_fu_567_p4;
  wire icmp_ln33_fu_1063_p2;
  wire [8:0]\icmp_ln33_reg_1576_reg[0] ;
  wire [4:0]in_d_0_reg_563;
  wire in_d_0_reg_5631;
  wire \in_d_0_reg_563_reg[0] ;
  wire [11:0]indvar_flatten18_reg_509_reg;
  wire indvar_flatten18_reg_509_reg_9_sn_1;
  wire [10:0]input_r_address0;
  wire [3:0]out_w_0_reg_542;
  wire p;
  wire p_0;
  wire [3:0]p_1;
  wire p_1_in;
  wire [0:0]p_2;
  wire [4:0]p_3;
  wire [0:0]ram_reg_0;
  wire [1:0]ram_reg_0_i_29__0;
  wire \select_ln35_11_reg_1601_reg[1] ;
  wire [0:0]\select_ln35_11_reg_1601_reg[3] ;
  wire [3:0]\select_ln35_11_reg_1601_reg[3]_0 ;

  assign indvar_flatten18_reg_509_reg_9_sp_1 = indvar_flatten18_reg_509_reg_9_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4 network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_phi_mux_in_d_0_phi_fu_567_p4(ap_phi_mux_in_d_0_phi_fu_567_p4),
        .\icmp_ln31_reg_1567_reg[0] (in_d_0_reg_5631),
        .\icmp_ln33_reg_1576_reg[0] (\icmp_ln33_reg_1576_reg[0] ),
        .in_d_0_reg_563(in_d_0_reg_563),
        .\in_d_0_reg_563_reg[0] (\in_d_0_reg_563_reg[0] ),
        .\in_d_reg_1617_reg[0] (p_1_in),
        .indvar_flatten18_reg_509_reg(indvar_flatten18_reg_509_reg),
        .indvar_flatten18_reg_509_reg_9_sp_1(indvar_flatten18_reg_509_reg_9_sn_1),
        .\indvar_flatten_reg_531_reg[6] (icmp_ln33_fu_1063_p2),
        .input_r_address0(input_r_address0),
        .out_w_0_reg_542(out_w_0_reg_542),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_i_29__0(ram_reg_0_i_29__0),
        .\select_ln35_11_reg_1601_reg[1] (\select_ln35_11_reg_1601_reg[1] ),
        .\select_ln35_11_reg_1601_reg[3] (\select_ln35_11_reg_1601_reg[3] ),
        .\select_ln35_11_reg_1601_reg[3]_0 (\select_ln35_11_reg_1601_reg[3]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4
   (input_r_address0,
    E,
    p_0,
    p_1,
    \indvar_flatten_reg_531_reg[6] ,
    \in_d_reg_1617_reg[0] ,
    indvar_flatten18_reg_509_reg_9_sp_1,
    \select_ln35_11_reg_1601_reg[3] ,
    \icmp_ln31_reg_1567_reg[0] ,
    \select_ln35_11_reg_1601_reg[1] ,
    ap_phi_mux_in_d_0_phi_fu_567_p4,
    ap_clk,
    ram_reg_0_i_29__0,
    Q,
    ram_reg_0,
    p_2,
    p_3,
    indvar_flatten18_reg_509_reg,
    \select_ln35_11_reg_1601_reg[3]_0 ,
    out_w_0_reg_542,
    \in_d_0_reg_563_reg[0] ,
    ap_enable_reg_pp1_iter1,
    in_d_0_reg_563,
    p_4,
    \icmp_ln33_reg_1576_reg[0] );
  output [10:0]input_r_address0;
  output [0:0]E;
  output p_0;
  output p_1;
  output \indvar_flatten_reg_531_reg[6] ;
  output \in_d_reg_1617_reg[0] ;
  output indvar_flatten18_reg_509_reg_9_sp_1;
  output [0:0]\select_ln35_11_reg_1601_reg[3] ;
  output \icmp_ln31_reg_1567_reg[0] ;
  output \select_ln35_11_reg_1601_reg[1] ;
  output [4:0]ap_phi_mux_in_d_0_phi_fu_567_p4;
  input ap_clk;
  input [1:0]ram_reg_0_i_29__0;
  input [2:0]Q;
  input [0:0]ram_reg_0;
  input [3:0]p_2;
  input [0:0]p_3;
  input [11:0]indvar_flatten18_reg_509_reg;
  input [3:0]\select_ln35_11_reg_1601_reg[3]_0 ;
  input [3:0]out_w_0_reg_542;
  input \in_d_0_reg_563_reg[0] ;
  input ap_enable_reg_pp1_iter1;
  input [4:0]in_d_0_reg_563;
  input [4:0]p_4;
  input [8:0]\icmp_ln33_reg_1576_reg[0] ;

  wire [2:1]A;
  wire [0:0]E;
  wire [2:0]Q;
  wire [8:0]add_ln37_fu_1039_p2;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire [4:0]ap_phi_mux_in_d_0_phi_fu_567_p4;
  wire [10:9]grp_pointwise_conv2d_fix_1_fu_481_input_r_address0;
  wire \icmp_ln31_reg_1567[0]_i_2_n_5 ;
  wire \icmp_ln31_reg_1567[0]_i_3_n_5 ;
  wire \icmp_ln31_reg_1567_reg[0] ;
  wire \icmp_ln33_reg_1576[0]_i_2_n_5 ;
  wire [8:0]\icmp_ln33_reg_1576_reg[0] ;
  wire [4:0]in_d_0_reg_563;
  wire \in_d_0_reg_563_reg[0] ;
  wire \in_d_reg_1617_reg[0] ;
  wire [11:0]indvar_flatten18_reg_509_reg;
  wire indvar_flatten18_reg_509_reg_9_sn_1;
  wire \indvar_flatten_reg_531_reg[6] ;
  wire [10:0]input_r_address0;
  wire [3:0]out_w_0_reg_542;
  wire p_0;
  wire p_1;
  wire [3:0]p_2;
  wire [0:0]p_3;
  wire [4:0]p_4;
  wire p_i_10__5_n_5;
  wire p_i_11__11_n_5;
  wire p_i_12__12_n_5;
  wire p_i_13__10_n_5;
  wire p_i_14__10_n_5;
  wire p_i_15__5_n_5;
  wire p_i_16__5_n_5;
  wire p_i_17__4_n_5;
  wire p_i_18__9_n_5;
  wire p_i_19__8_n_5;
  wire p_i_20__8_n_5;
  wire p_i_21__7_n_5;
  wire p_i_22__7_n_5;
  wire p_i_23__3_n_5;
  wire p_i_24__3_n_5;
  wire p_i_25__3_n_5;
  wire p_i_26__3_n_6;
  wire p_i_26__3_n_7;
  wire p_i_26__3_n_8;
  wire p_i_27__3_n_5;
  wire p_i_28__6_n_5;
  wire p_i_29__3_n_5;
  wire p_i_30__4_n_5;
  wire p_i_31__3_n_5;
  wire p_i_32__6_n_5;
  wire p_i_34__6_n_5;
  wire p_i_35__0_n_5;
  wire p_i_35__0_n_6;
  wire p_i_35__0_n_7;
  wire p_i_35__0_n_8;
  wire p_i_41_n_5;
  wire p_i_42__1_n_5;
  wire p_i_43_n_5;
  wire p_i_44_n_5;
  wire p_i_45_n_5;
  wire p_i_46_n_5;
  wire p_i_7__5_n_12;
  wire p_i_8__5_n_10;
  wire p_i_8__5_n_11;
  wire p_i_8__5_n_12;
  wire p_i_8__5_n_5;
  wire p_i_8__5_n_6;
  wire p_i_8__5_n_7;
  wire p_i_8__5_n_8;
  wire p_i_8__5_n_9;
  wire p_i_9__5_n_10;
  wire p_i_9__5_n_11;
  wire p_i_9__5_n_12;
  wire p_i_9__5_n_5;
  wire p_i_9__5_n_6;
  wire p_i_9__5_n_7;
  wire p_i_9__5_n_8;
  wire p_i_9__5_n_9;
  wire [0:0]ram_reg_0;
  wire [1:0]ram_reg_0_i_29__0;
  wire [2:2]select_ln32_fu_1069_p3;
  wire [4:0]select_ln35_10_fu_1161_p3;
  wire \select_ln35_11_reg_1601_reg[1] ;
  wire [0:0]\select_ln35_11_reg_1601_reg[3] ;
  wire [3:0]\select_ln35_11_reg_1601_reg[3]_0 ;
  wire [7:4]sub_ln37_fu_1029_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]NLW_p_i_7__5_CO_UNCONNECTED;
  wire [3:1]NLW_p_i_7__5_O_UNCONNECTED;

  assign indvar_flatten18_reg_509_reg_9_sp_1 = indvar_flatten18_reg_509_reg_9_sn_1;
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \and_ln32_reg_1586[0]_i_1 
       (.I0(ap_phi_mux_in_d_0_phi_fu_567_p4[0]),
        .I1(ap_phi_mux_in_d_0_phi_fu_567_p4[3]),
        .I2(ap_phi_mux_in_d_0_phi_fu_567_p4[1]),
        .I3(ap_phi_mux_in_d_0_phi_fu_567_p4[2]),
        .I4(ap_phi_mux_in_d_0_phi_fu_567_p4[4]),
        .I5(\indvar_flatten_reg_531_reg[6] ),
        .O(\in_d_reg_1617_reg[0] ));
  LUT4 #(
    .INIT(16'h4000)) 
    \icmp_ln31_reg_1567[0]_i_1 
       (.I0(indvar_flatten18_reg_509_reg[9]),
        .I1(\icmp_ln31_reg_1567[0]_i_2_n_5 ),
        .I2(indvar_flatten18_reg_509_reg[11]),
        .I3(indvar_flatten18_reg_509_reg[10]),
        .O(indvar_flatten18_reg_509_reg_9_sn_1));
  LUT4 #(
    .INIT(16'h0008)) 
    \icmp_ln31_reg_1567[0]_i_2 
       (.I0(\icmp_ln31_reg_1567[0]_i_3_n_5 ),
        .I1(indvar_flatten18_reg_509_reg[6]),
        .I2(indvar_flatten18_reg_509_reg[8]),
        .I3(indvar_flatten18_reg_509_reg[7]),
        .O(\icmp_ln31_reg_1567[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln31_reg_1567[0]_i_3 
       (.I0(indvar_flatten18_reg_509_reg[3]),
        .I1(indvar_flatten18_reg_509_reg[0]),
        .I2(indvar_flatten18_reg_509_reg[1]),
        .I3(indvar_flatten18_reg_509_reg[2]),
        .I4(indvar_flatten18_reg_509_reg[5]),
        .I5(indvar_flatten18_reg_509_reg[4]),
        .O(\icmp_ln31_reg_1567[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln33_reg_1576[0]_i_1 
       (.I0(\icmp_ln33_reg_1576_reg[0] [6]),
        .I1(\icmp_ln33_reg_1576[0]_i_2_n_5 ),
        .I2(\icmp_ln33_reg_1576_reg[0] [8]),
        .I3(\icmp_ln33_reg_1576_reg[0] [2]),
        .I4(\icmp_ln33_reg_1576_reg[0] [1]),
        .I5(\icmp_ln33_reg_1576_reg[0] [0]),
        .O(\indvar_flatten_reg_531_reg[6] ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \icmp_ln33_reg_1576[0]_i_2 
       (.I0(\icmp_ln33_reg_1576_reg[0] [3]),
        .I1(\icmp_ln33_reg_1576_reg[0] [4]),
        .I2(\icmp_ln33_reg_1576_reg[0] [5]),
        .I3(\icmp_ln33_reg_1576_reg[0] [7]),
        .O(\icmp_ln33_reg_1576[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \in_d_reg_1617[4]_i_2 
       (.I0(p_4[4]),
        .I1(\in_d_0_reg_563_reg[0] ),
        .I2(p_3),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(in_d_0_reg_563[4]),
        .O(ap_phi_mux_in_d_0_phi_fu_567_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \out_w_0_reg_542[3]_i_1 
       (.I0(\in_d_0_reg_563_reg[0] ),
        .I1(p_3),
        .I2(ap_enable_reg_pp1_iter1),
        .O(\icmp_ln31_reg_1567_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln35_10_fu_1161_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_7__5_n_12,p_i_8__5_n_9,p_i_8__5_n_10,p_i_8__5_n_11,p_i_8__5_n_12,p_i_9__5_n_9,p_i_9__5_n_10,p_i_9__5_n_11,p_i_9__5_n_12}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:13],input_r_address0[10:9],grp_pointwise_conv2d_fix_1_fu_481_input_r_address0,input_r_address0[8:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    p_i_10__5
       (.I0(\in_d_reg_1617_reg[0] ),
        .I1(add_ln37_fu_1039_p2[8]),
        .I2(\indvar_flatten_reg_531_reg[6] ),
        .O(p_i_10__5_n_5));
  LUT6 #(
    .INIT(64'h4CCCC8C000000000)) 
    p_i_11__11
       (.I0(\indvar_flatten_reg_531_reg[6] ),
        .I1(p_2[3]),
        .I2(p_2[1]),
        .I3(p_2[0]),
        .I4(p_2[2]),
        .I5(\in_d_reg_1617_reg[0] ),
        .O(p_i_11__11_n_5));
  LUT6 #(
    .INIT(64'h4CCC93C800000000)) 
    p_i_12__12
       (.I0(\indvar_flatten_reg_531_reg[6] ),
        .I1(p_2[2]),
        .I2(p_2[0]),
        .I3(p_2[3]),
        .I4(p_2[1]),
        .I5(\in_d_reg_1617_reg[0] ),
        .O(p_i_12__12_n_5));
  LUT6 #(
    .INIT(64'h1C399C3800000000)) 
    p_i_13__10
       (.I0(\indvar_flatten_reg_531_reg[6] ),
        .I1(p_2[1]),
        .I2(p_2[3]),
        .I3(p_2[0]),
        .I4(p_2[2]),
        .I5(\in_d_reg_1617_reg[0] ),
        .O(p_i_13__10_n_5));
  LUT6 #(
    .INIT(64'h6969697800000000)) 
    p_i_14__10
       (.I0(\indvar_flatten_reg_531_reg[6] ),
        .I1(p_2[0]),
        .I2(p_2[3]),
        .I3(p_2[1]),
        .I4(p_2[2]),
        .I5(\in_d_reg_1617_reg[0] ),
        .O(p_i_14__10_n_5));
  LUT5 #(
    .INIT(32'h0F0F7F4F)) 
    p_i_15__5
       (.I0(p_i_27__3_n_5),
        .I1(\in_d_reg_1617_reg[0] ),
        .I2(p_i_28__6_n_5),
        .I3(add_ln37_fu_1039_p2[7]),
        .I4(\indvar_flatten_reg_531_reg[6] ),
        .O(p_i_15__5_n_5));
  LUT5 #(
    .INIT(32'h0F0F7F4F)) 
    p_i_16__5
       (.I0(p_i_29__3_n_5),
        .I1(\in_d_reg_1617_reg[0] ),
        .I2(p_i_30__4_n_5),
        .I3(add_ln37_fu_1039_p2[6]),
        .I4(\indvar_flatten_reg_531_reg[6] ),
        .O(p_i_16__5_n_5));
  LUT5 #(
    .INIT(32'h0F0F7F4F)) 
    p_i_17__4
       (.I0(p_i_31__3_n_5),
        .I1(\in_d_reg_1617_reg[0] ),
        .I2(p_i_32__6_n_5),
        .I3(add_ln37_fu_1039_p2[5]),
        .I4(\indvar_flatten_reg_531_reg[6] ),
        .O(p_i_17__4_n_5));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    p_i_18__9
       (.I0(p_2[3]),
        .I1(p_2[0]),
        .I2(\indvar_flatten_reg_531_reg[6] ),
        .I3(sub_ln37_fu_1029_p2[4]),
        .I4(\in_d_reg_1617_reg[0] ),
        .I5(add_ln37_fu_1039_p2[4]),
        .O(p_i_18__9_n_5));
  LUT5 #(
    .INIT(32'h33360000)) 
    p_i_19__8
       (.I0(\indvar_flatten_reg_531_reg[6] ),
        .I1(p_2[2]),
        .I2(p_2[1]),
        .I3(p_2[0]),
        .I4(\in_d_reg_1617_reg[0] ),
        .O(p_i_19__8_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__15
       (.I0(p_3),
        .I1(indvar_flatten18_reg_509_reg_9_sn_1),
        .O(E));
  LUT4 #(
    .INIT(16'h3600)) 
    p_i_20__8
       (.I0(\indvar_flatten_reg_531_reg[6] ),
        .I1(p_2[1]),
        .I2(p_2[0]),
        .I3(\in_d_reg_1617_reg[0] ),
        .O(p_i_20__8_n_5));
  LUT3 #(
    .INIT(8'h60)) 
    p_i_21__7
       (.I0(\indvar_flatten_reg_531_reg[6] ),
        .I1(p_2[0]),
        .I2(\in_d_reg_1617_reg[0] ),
        .O(p_i_21__7_n_5));
  LUT6 #(
    .INIT(64'h8B8B774474747744)) 
    p_i_22__7
       (.I0(p_2[2]),
        .I1(\indvar_flatten_reg_531_reg[6] ),
        .I2(p_i_34__6_n_5),
        .I3(add_ln37_fu_1039_p2[3]),
        .I4(\in_d_reg_1617_reg[0] ),
        .I5(\select_ln35_11_reg_1601_reg[3] ),
        .O(p_i_22__7_n_5));
  LUT6 #(
    .INIT(64'hFA0544EE05FA44EE)) 
    p_i_23__3
       (.I0(\indvar_flatten_reg_531_reg[6] ),
        .I1(add_ln37_fu_1039_p2[2]),
        .I2(p_2[0]),
        .I3(p_2[1]),
        .I4(\in_d_reg_1617_reg[0] ),
        .I5(A[2]),
        .O(p_i_23__3_n_5));
  LUT5 #(
    .INIT(32'hA54E5A4E)) 
    p_i_24__3
       (.I0(\indvar_flatten_reg_531_reg[6] ),
        .I1(add_ln37_fu_1039_p2[1]),
        .I2(p_2[0]),
        .I3(\in_d_reg_1617_reg[0] ),
        .I4(A[1]),
        .O(p_i_24__3_n_5));
  LUT6 #(
    .INIT(64'hFF00FF0047FF4700)) 
    p_i_25__3
       (.I0(\select_ln35_11_reg_1601_reg[3]_0 [0]),
        .I1(\icmp_ln31_reg_1567_reg[0] ),
        .I2(out_w_0_reg_542[0]),
        .I3(\in_d_reg_1617_reg[0] ),
        .I4(add_ln37_fu_1039_p2[0]),
        .I5(\indvar_flatten_reg_531_reg[6] ),
        .O(p_i_25__3_n_5));
  CARRY4 p_i_26__3
       (.CI(p_i_35__0_n_5),
        .CO({add_ln37_fu_1039_p2[8],p_i_26__3_n_6,p_i_26__3_n_7,p_i_26__3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_fu_1039_p2[7:4]),
        .S({sub_ln37_fu_1029_p2[7:5],p_i_41_n_5}));
  LUT3 #(
    .INIT(8'h1F)) 
    p_i_27__3
       (.I0(p_2[2]),
        .I1(p_2[1]),
        .I2(p_2[3]),
        .O(p_i_27__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h81FFFFFF)) 
    p_i_28__6
       (.I0(p_2[1]),
        .I1(p_2[0]),
        .I2(p_2[2]),
        .I3(p_2[3]),
        .I4(\indvar_flatten_reg_531_reg[6] ),
        .O(p_i_28__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h45BB)) 
    p_i_29__3
       (.I0(p_2[1]),
        .I1(p_2[3]),
        .I2(p_2[0]),
        .I3(p_2[2]),
        .O(p_i_29__3_n_5));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_2__9
       (.I0(in_d_0_reg_563[4]),
        .I1(\icmp_ln31_reg_1567_reg[0] ),
        .I2(p_4[4]),
        .I3(\in_d_reg_1617_reg[0] ),
        .I4(\indvar_flatten_reg_531_reg[6] ),
        .O(select_ln35_10_fu_1161_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h9E0FFFFF)) 
    p_i_30__4
       (.I0(p_2[0]),
        .I1(p_2[1]),
        .I2(p_2[2]),
        .I3(p_2[3]),
        .I4(\indvar_flatten_reg_531_reg[6] ),
        .O(p_i_30__4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hF30D)) 
    p_i_31__3
       (.I0(p_2[2]),
        .I1(p_2[0]),
        .I2(p_2[3]),
        .I3(p_2[1]),
        .O(p_i_31__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hE363FFFF)) 
    p_i_32__6
       (.I0(p_2[0]),
        .I1(p_2[1]),
        .I2(p_2[3]),
        .I3(p_2[2]),
        .I4(\indvar_flatten_reg_531_reg[6] ),
        .O(p_i_32__6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    p_i_33__3
       (.I0(p_2[2]),
        .I1(p_2[1]),
        .I2(p_2[3]),
        .I3(p_2[0]),
        .O(sub_ln37_fu_1029_p2[4]));
  LUT3 #(
    .INIT(8'h1E)) 
    p_i_34__6
       (.I0(p_2[0]),
        .I1(p_2[1]),
        .I2(p_2[2]),
        .O(p_i_34__6_n_5));
  CARRY4 p_i_35__0
       (.CI(1'b0),
        .CO({p_i_35__0_n_5,p_i_35__0_n_6,p_i_35__0_n_7,p_i_35__0_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_34__6_n_5,p_i_42__1_n_5,p_2[0],1'b0}),
        .O(add_ln37_fu_1039_p2[3:0]),
        .S({p_i_43_n_5,p_i_44_n_5,p_i_45_n_5,p_i_46_n_5}));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    p_i_36__0
       (.I0(\select_ln35_11_reg_1601_reg[1] ),
        .I1(\indvar_flatten_reg_531_reg[6] ),
        .I2(\select_ln35_11_reg_1601_reg[3]_0 [2]),
        .I3(\icmp_ln31_reg_1567_reg[0] ),
        .I4(out_w_0_reg_542[2]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'h050A0303050A0C0C)) 
    p_i_37
       (.I0(\select_ln35_11_reg_1601_reg[3]_0 [0]),
        .I1(out_w_0_reg_542[0]),
        .I2(\indvar_flatten_reg_531_reg[6] ),
        .I3(\select_ln35_11_reg_1601_reg[3]_0 [1]),
        .I4(\icmp_ln31_reg_1567_reg[0] ),
        .I5(out_w_0_reg_542[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hA8)) 
    p_i_38
       (.I0(p_2[3]),
        .I1(p_2[1]),
        .I2(p_2[2]),
        .O(sub_ln37_fu_1029_p2[7]));
  LUT4 #(
    .INIT(16'hAA58)) 
    p_i_39
       (.I0(p_2[2]),
        .I1(p_2[0]),
        .I2(p_2[3]),
        .I3(p_2[1]),
        .O(sub_ln37_fu_1029_p2[6]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_3__6
       (.I0(in_d_0_reg_563[3]),
        .I1(\icmp_ln31_reg_1567_reg[0] ),
        .I2(p_4[3]),
        .I3(\in_d_reg_1617_reg[0] ),
        .I4(\indvar_flatten_reg_531_reg[6] ),
        .O(select_ln35_10_fu_1161_p3[3]));
  LUT4 #(
    .INIT(16'h6564)) 
    p_i_40
       (.I0(p_2[1]),
        .I1(p_2[3]),
        .I2(p_2[0]),
        .I3(p_2[2]),
        .O(sub_ln37_fu_1029_p2[5]));
  LUT4 #(
    .INIT(16'hF01E)) 
    p_i_41
       (.I0(p_2[2]),
        .I1(p_2[1]),
        .I2(p_2[3]),
        .I3(p_2[0]),
        .O(p_i_41_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_42__1
       (.I0(p_2[0]),
        .I1(p_2[1]),
        .O(p_i_42__1_n_5));
  LUT6 #(
    .INIT(64'hA9A9A95656A95656)) 
    p_i_43
       (.I0(p_2[2]),
        .I1(p_2[1]),
        .I2(p_2[0]),
        .I3(\icmp_ln31_reg_1567_reg[0] ),
        .I4(out_w_0_reg_542[3]),
        .I5(\select_ln35_11_reg_1601_reg[3]_0 [3]),
        .O(p_i_43_n_5));
  LUT5 #(
    .INIT(32'h99966966)) 
    p_i_44
       (.I0(p_2[1]),
        .I1(p_2[0]),
        .I2(\icmp_ln31_reg_1567_reg[0] ),
        .I3(out_w_0_reg_542[2]),
        .I4(\select_ln35_11_reg_1601_reg[3]_0 [2]),
        .O(p_i_44_n_5));
  LUT6 #(
    .INIT(64'h5555AA6A5595AAAA)) 
    p_i_45
       (.I0(p_2[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(p_3),
        .I3(\in_d_0_reg_563_reg[0] ),
        .I4(out_w_0_reg_542[1]),
        .I5(\select_ln35_11_reg_1601_reg[3]_0 [1]),
        .O(p_i_45_n_5));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    p_i_46
       (.I0(\select_ln35_11_reg_1601_reg[3]_0 [0]),
        .I1(out_w_0_reg_542[0]),
        .I2(\in_d_0_reg_563_reg[0] ),
        .I3(p_3),
        .I4(ap_enable_reg_pp1_iter1),
        .O(p_i_46_n_5));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_4__6
       (.I0(in_d_0_reg_563[2]),
        .I1(\icmp_ln31_reg_1567_reg[0] ),
        .I2(p_4[2]),
        .I3(\in_d_reg_1617_reg[0] ),
        .I4(\indvar_flatten_reg_531_reg[6] ),
        .O(select_ln35_10_fu_1161_p3[2]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_5__5
       (.I0(in_d_0_reg_563[1]),
        .I1(\icmp_ln31_reg_1567_reg[0] ),
        .I2(p_4[1]),
        .I3(\in_d_reg_1617_reg[0] ),
        .I4(\indvar_flatten_reg_531_reg[6] ),
        .O(select_ln35_10_fu_1161_p3[1]));
  LUT5 #(
    .INIT(32'h000000E2)) 
    p_i_6__5
       (.I0(in_d_0_reg_563[0]),
        .I1(\icmp_ln31_reg_1567_reg[0] ),
        .I2(p_4[0]),
        .I3(\in_d_reg_1617_reg[0] ),
        .I4(\indvar_flatten_reg_531_reg[6] ),
        .O(select_ln35_10_fu_1161_p3[0]));
  CARRY4 p_i_7__5
       (.CI(p_i_8__5_n_5),
        .CO(NLW_p_i_7__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_i_7__5_O_UNCONNECTED[3:1],p_i_7__5_n_12}),
        .S({1'b0,1'b0,1'b0,p_i_10__5_n_5}));
  CARRY4 p_i_8__5
       (.CI(p_i_9__5_n_5),
        .CO({p_i_8__5_n_5,p_i_8__5_n_6,p_i_8__5_n_7,p_i_8__5_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_11__11_n_5,p_i_12__12_n_5,p_i_13__10_n_5,p_i_14__10_n_5}),
        .O({p_i_8__5_n_9,p_i_8__5_n_10,p_i_8__5_n_11,p_i_8__5_n_12}),
        .S({p_i_15__5_n_5,p_i_16__5_n_5,p_i_17__4_n_5,p_i_18__9_n_5}));
  CARRY4 p_i_9__5
       (.CI(1'b0),
        .CO({p_i_9__5_n_5,p_i_9__5_n_6,p_i_9__5_n_7,p_i_9__5_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_19__8_n_5,p_i_20__8_n_5,p_i_21__7_n_5,1'b0}),
        .O({p_i_9__5_n_9,p_i_9__5_n_10,p_i_9__5_n_11,p_i_9__5_n_12}),
        .S({p_i_22__7_n_5,p_i_23__3_n_5,p_i_24__3_n_5,p_i_25__3_n_5}));
  LUT6 #(
    .INIT(64'h03F303F305F500F0)) 
    ram_reg_0_i_31__0
       (.I0(grp_pointwise_conv2d_fix_1_fu_481_input_r_address0[9]),
        .I1(ram_reg_0_i_29__0[0]),
        .I2(Q[1]),
        .I3(ram_reg_0),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(p_0));
  LUT6 #(
    .INIT(64'h00350030FF35FF30)) 
    ram_reg_0_i_93__0
       (.I0(grp_pointwise_conv2d_fix_1_fu_481_input_r_address0[10]),
        .I1(ram_reg_0_i_29__0[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ram_reg_0),
        .O(p_1));
  LUT6 #(
    .INIT(64'h0A000C0C0A000000)) 
    \select_ln35_11_reg_1601[2]_i_2 
       (.I0(\select_ln35_11_reg_1601_reg[3]_0 [1]),
        .I1(out_w_0_reg_542[1]),
        .I2(\indvar_flatten_reg_531_reg[6] ),
        .I3(\select_ln35_11_reg_1601_reg[3]_0 [0]),
        .I4(\icmp_ln31_reg_1567_reg[0] ),
        .I5(out_w_0_reg_542[0]),
        .O(\select_ln35_11_reg_1601_reg[1] ));
  LUT6 #(
    .INIT(64'h8788878787888888)) 
    \select_ln35_11_reg_1601[3]_i_3 
       (.I0(\select_ln35_11_reg_1601_reg[1] ),
        .I1(select_ln32_fu_1069_p3),
        .I2(\indvar_flatten_reg_531_reg[6] ),
        .I3(\select_ln35_11_reg_1601_reg[3]_0 [3]),
        .I4(\icmp_ln31_reg_1567_reg[0] ),
        .I5(out_w_0_reg_542[3]),
        .O(\select_ln35_11_reg_1601_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \select_ln35_11_reg_1601[3]_i_4 
       (.I0(out_w_0_reg_542[2]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(p_3),
        .I3(\in_d_0_reg_563_reg[0] ),
        .I4(\select_ln35_11_reg_1601_reg[3]_0 [2]),
        .I5(\indvar_flatten_reg_531_reg[6] ),
        .O(select_ln32_fu_1069_p3));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \trunc_ln37_reg_1612[0]_i_1 
       (.I0(p_4[0]),
        .I1(\in_d_0_reg_563_reg[0] ),
        .I2(p_3),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(in_d_0_reg_563[0]),
        .O(ap_phi_mux_in_d_0_phi_fu_567_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \trunc_ln37_reg_1612[1]_i_1 
       (.I0(p_4[1]),
        .I1(\in_d_0_reg_563_reg[0] ),
        .I2(p_3),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(in_d_0_reg_563[1]),
        .O(ap_phi_mux_in_d_0_phi_fu_567_p4[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \trunc_ln37_reg_1612[2]_i_1 
       (.I0(p_4[2]),
        .I1(\in_d_0_reg_563_reg[0] ),
        .I2(p_3),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(in_d_0_reg_563[2]),
        .O(ap_phi_mux_in_d_0_phi_fu_567_p4[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \trunc_ln37_reg_1612[3]_i_2 
       (.I0(p_4[3]),
        .I1(\in_d_0_reg_563_reg[0] ),
        .I2(p_3),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(in_d_0_reg_563[3]),
        .O(ap_phi_mux_in_d_0_phi_fu_567_p4[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1
   (P,
    E,
    p,
    SeparableConv2D_0_w_s_ce0,
    ap_clk,
    B,
    p_0,
    Q,
    p_1,
    p_2,
    p_3);
  output [15:0]P;
  output [0:0]E;
  input p;
  input SeparableConv2D_0_w_s_ce0;
  input ap_clk;
  input [12:0]B;
  input [15:0]p_0;
  input [1:0]Q;
  input p_1;
  input p_2;
  input p_3;

  wire [12:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire [1:0]Q;
  wire SeparableConv2D_0_w_s_ce0;
  wire ap_clk;
  wire p;
  wire [15:0]p_0;
  wire p_1;
  wire p_2;
  wire p_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_18 network_mul_mul_16s_13s_29_1_1_DSP48_0_U
       (.B(B),
        .E(E),
        .P(P),
        .Q(Q),
        .SeparableConv2D_0_w_s_ce0(SeparableConv2D_0_w_s_ce0),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_11
   (D,
    \ap_CS_fsm_reg[2] ,
    SeparableConv2D_0_w_s_ce0,
    B,
    select_ln23_19_fu_784_p3,
    \ap_CS_fsm_reg[4] ,
    reg_3230,
    ap_clk,
    p,
    Q,
    select_ln23_17_reg_1467_reg,
    g0_b0__0_i_1,
    p_0,
    p_1,
    p_2,
    ap_enable_reg_pp0_iter0,
    p_3,
    p_shl13_cast_mid170_c_fu_832_p1,
    icmp_ln31_reg_1416,
    or_ln26_1_fu_1086_p3);
  output [15:0]D;
  output \ap_CS_fsm_reg[2] ;
  output SeparableConv2D_0_w_s_ce0;
  output [12:0]B;
  output select_ln23_19_fu_784_p3;
  output \ap_CS_fsm_reg[4] ;
  input reg_3230;
  input ap_clk;
  input [15:0]p;
  input [4:0]Q;
  input select_ln23_17_reg_1467_reg;
  input g0_b0__0_i_1;
  input p_0;
  input p_1;
  input p_2;
  input ap_enable_reg_pp0_iter0;
  input p_3;
  input [0:0]p_shl13_cast_mid170_c_fu_832_p1;
  input icmp_ln31_reg_1416;
  input [0:0]or_ln26_1_fu_1086_p3;

  wire [12:0]B;
  wire [15:0]D;
  wire [4:0]Q;
  wire SeparableConv2D_0_w_s_ce0;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire g0_b0__0_i_1;
  wire icmp_ln31_reg_1416;
  wire [0:0]or_ln26_1_fu_1086_p3;
  wire [15:0]p;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire [0:0]p_shl13_cast_mid170_c_fu_832_p1;
  wire reg_3230;
  wire select_ln23_17_reg_1467_reg;
  wire select_ln23_19_fu_784_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_17 network_mul_mul_16s_13s_29_1_1_DSP48_0_U
       (.B(B),
        .D(D),
        .Q(Q),
        .SeparableConv2D_0_w_s_ce0(SeparableConv2D_0_w_s_ce0),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .g0_b0__0_i_1_0(g0_b0__0_i_1),
        .icmp_ln31_reg_1416(icmp_ln31_reg_1416),
        .or_ln26_1_fu_1086_p3(or_ln26_1_fu_1086_p3),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_shl13_cast_mid170_c_fu_832_p1(p_shl13_cast_mid170_c_fu_832_p1),
        .reg_3230(reg_3230),
        .select_ln23_17_reg_1467_reg(select_ln23_17_reg_1467_reg),
        .select_ln23_19_fu_784_p3(select_ln23_19_fu_784_p3));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_12
   (D,
    SeparableConv2D_0_w_s_ce1,
    reg_3230,
    B,
    \select_ln23_23_reg_1542_reg[0] ,
    \indvar_flatten_reg_288_reg[7] ,
    \icmp_ln23_reg_1407_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    p,
    ap_clk,
    p_0,
    Q,
    icmp_ln31_reg_1416,
    or_ln26_1_fu_1086_p3,
    select_ln23_23_reg_1542,
    p_1,
    ap_enable_reg_pp0_iter0,
    p_2,
    \icmp_ln31_reg_1416[0]_i_3 ,
    \icmp_ln31_reg_1416[0]_i_3_0 ,
    xor_ln23_2_reg_1477,
    g0_b0_i_2,
    g0_b0_i_1);
  output [15:0]D;
  output SeparableConv2D_0_w_s_ce1;
  output reg_3230;
  output [12:0]B;
  output \select_ln23_23_reg_1542_reg[0] ;
  output \indvar_flatten_reg_288_reg[7] ;
  output \icmp_ln23_reg_1407_reg[0] ;
  output \ap_CS_fsm_reg[5] ;
  input p;
  input ap_clk;
  input [15:0]p_0;
  input [4:0]Q;
  input icmp_ln31_reg_1416;
  input [0:0]or_ln26_1_fu_1086_p3;
  input select_ln23_23_reg_1542;
  input p_1;
  input ap_enable_reg_pp0_iter0;
  input p_2;
  input [9:0]\icmp_ln31_reg_1416[0]_i_3 ;
  input [9:0]\icmp_ln31_reg_1416[0]_i_3_0 ;
  input xor_ln23_2_reg_1477;
  input g0_b0_i_2;
  input g0_b0_i_1;

  wire [12:0]B;
  wire [15:0]D;
  wire [4:0]Q;
  wire SeparableConv2D_0_w_s_ce1;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire g0_b0_i_1;
  wire g0_b0_i_2;
  wire \icmp_ln23_reg_1407_reg[0] ;
  wire icmp_ln31_reg_1416;
  wire [9:0]\icmp_ln31_reg_1416[0]_i_3 ;
  wire [9:0]\icmp_ln31_reg_1416[0]_i_3_0 ;
  wire \indvar_flatten_reg_288_reg[7] ;
  wire [0:0]or_ln26_1_fu_1086_p3;
  wire p;
  wire [15:0]p_0;
  wire p_1;
  wire p_2;
  wire reg_3230;
  wire select_ln23_23_reg_1542;
  wire \select_ln23_23_reg_1542_reg[0] ;
  wire xor_ln23_2_reg_1477;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_16 network_mul_mul_16s_13s_29_1_1_DSP48_0_U
       (.B(B),
        .D(D),
        .Q(Q),
        .SeparableConv2D_0_w_s_ce1(SeparableConv2D_0_w_s_ce1),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .g0_b0_i_1_0(g0_b0_i_1),
        .g0_b0_i_2_0(g0_b0_i_2),
        .\icmp_ln23_reg_1407_reg[0] (\icmp_ln23_reg_1407_reg[0] ),
        .icmp_ln31_reg_1416(icmp_ln31_reg_1416),
        .\icmp_ln31_reg_1416[0]_i_3_0 (\icmp_ln31_reg_1416[0]_i_3 ),
        .\icmp_ln31_reg_1416[0]_i_3_1 (\icmp_ln31_reg_1416[0]_i_3_0 ),
        .\indvar_flatten_reg_288_reg[7] (\indvar_flatten_reg_288_reg[7] ),
        .or_ln26_1_fu_1086_p3(or_ln26_1_fu_1086_p3),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .reg_3230(reg_3230),
        .select_ln23_23_reg_1542(select_ln23_23_reg_1542),
        .\select_ln23_23_reg_1542_reg[0] (\select_ln23_23_reg_1542_reg[0] ),
        .xor_ln23_2_reg_1477(xor_ln23_2_reg_1477));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_13
   (D,
    reg_3310,
    p,
    SeparableConv2D_0_w_s_ce0,
    ap_clk,
    B,
    p_0,
    Q,
    p_1,
    ap_enable_reg_pp0_iter0);
  output [15:0]D;
  output reg_3310;
  input p;
  input SeparableConv2D_0_w_s_ce0;
  input ap_clk;
  input [12:0]B;
  input [15:0]p_0;
  input [1:0]Q;
  input p_1;
  input ap_enable_reg_pp0_iter0;

  wire [12:0]B;
  wire [15:0]D;
  wire [1:0]Q;
  wire SeparableConv2D_0_w_s_ce0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p;
  wire [15:0]p_0;
  wire p_1;
  wire reg_3310;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_15 network_mul_mul_16s_13s_29_1_1_DSP48_0_U
       (.B(B),
        .D(D),
        .Q(Q),
        .SeparableConv2D_0_w_s_ce0(SeparableConv2D_0_w_s_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .reg_3310(reg_3310));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_14
   (D,
    p,
    SeparableConv2D_0_w_s_ce1,
    reg_3310,
    ap_clk,
    B,
    p_0);
  output [15:0]D;
  input p;
  input SeparableConv2D_0_w_s_ce1;
  input reg_3310;
  input ap_clk;
  input [12:0]B;
  input [15:0]p_0;

  wire [12:0]B;
  wire [15:0]D;
  wire SeparableConv2D_0_w_s_ce1;
  wire ap_clk;
  wire p;
  wire [15:0]p_0;
  wire reg_3310;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0 network_mul_mul_16s_13s_29_1_1_DSP48_0_U
       (.B(B),
        .D(D),
        .SeparableConv2D_0_w_s_ce1(SeparableConv2D_0_w_s_ce1),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .reg_3310(reg_3310));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0
   (D,
    p_0,
    SeparableConv2D_0_w_s_ce1,
    reg_3310,
    ap_clk,
    B,
    p_1);
  output [15:0]D;
  input p_0;
  input SeparableConv2D_0_w_s_ce1;
  input reg_3310;
  input ap_clk;
  input [12:0]B;
  input [15:0]p_1;

  wire [12:0]B;
  wire [15:0]D;
  wire SeparableConv2D_0_w_s_ce1;
  wire ap_clk;
  wire p_0;
  wire [15:0]p_1;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_98;
  wire p_n_99;
  wire reg_3310;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[12],B[12],B[12],B[12],B[12],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce1),
        .CEB2(reg_3310),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],D,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_29_1_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_15
   (D,
    reg_3310,
    p_0,
    SeparableConv2D_0_w_s_ce0,
    ap_clk,
    B,
    p_1,
    Q,
    p_2,
    ap_enable_reg_pp0_iter0);
  output [15:0]D;
  output reg_3310;
  input p_0;
  input SeparableConv2D_0_w_s_ce0;
  input ap_clk;
  input [12:0]B;
  input [15:0]p_1;
  input [1:0]Q;
  input p_2;
  input ap_enable_reg_pp0_iter0;

  wire [12:0]B;
  wire [15:0]D;
  wire [1:0]Q;
  wire SeparableConv2D_0_w_s_ce0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_0;
  wire [15:0]p_1;
  wire p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_98;
  wire p_n_99;
  wire reg_3310;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[12],B[12],B[12],B[12],B[12],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce0),
        .CEB2(reg_3310),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],D,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h3020)) 
    p_i_3__4
       (.I0(Q[1]),
        .I1(p_2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[0]),
        .O(reg_3310));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_29_1_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_16
   (D,
    SeparableConv2D_0_w_s_ce1,
    reg_3230,
    B,
    \select_ln23_23_reg_1542_reg[0] ,
    \indvar_flatten_reg_288_reg[7] ,
    \icmp_ln23_reg_1407_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    p_0,
    ap_clk,
    p_1,
    Q,
    icmp_ln31_reg_1416,
    or_ln26_1_fu_1086_p3,
    select_ln23_23_reg_1542,
    p_2,
    ap_enable_reg_pp0_iter0,
    p_3,
    \icmp_ln31_reg_1416[0]_i_3_0 ,
    \icmp_ln31_reg_1416[0]_i_3_1 ,
    xor_ln23_2_reg_1477,
    g0_b0_i_2_0,
    g0_b0_i_1_0);
  output [15:0]D;
  output SeparableConv2D_0_w_s_ce1;
  output reg_3230;
  output [12:0]B;
  output \select_ln23_23_reg_1542_reg[0] ;
  output \indvar_flatten_reg_288_reg[7] ;
  output \icmp_ln23_reg_1407_reg[0] ;
  output \ap_CS_fsm_reg[5] ;
  input p_0;
  input ap_clk;
  input [15:0]p_1;
  input [4:0]Q;
  input icmp_ln31_reg_1416;
  input [0:0]or_ln26_1_fu_1086_p3;
  input select_ln23_23_reg_1542;
  input p_2;
  input ap_enable_reg_pp0_iter0;
  input p_3;
  input [9:0]\icmp_ln31_reg_1416[0]_i_3_0 ;
  input [9:0]\icmp_ln31_reg_1416[0]_i_3_1 ;
  input xor_ln23_2_reg_1477;
  input g0_b0_i_2_0;
  input g0_b0_i_1_0;

  wire [12:0]B;
  wire [15:0]D;
  wire [4:0]Q;
  wire [1:0]SeparableConv2D_0_w_s_address1;
  wire SeparableConv2D_0_w_s_ce1;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire g0_b0_i_1_0;
  wire g0_b0_i_2_0;
  wire g0_b0_i_4_n_5;
  wire g0_b0_i_5_n_5;
  wire g0_b0_i_6_n_5;
  wire \icmp_ln23_reg_1407_reg[0] ;
  wire icmp_ln31_reg_1416;
  wire [9:0]\icmp_ln31_reg_1416[0]_i_3_0 ;
  wire [9:0]\icmp_ln31_reg_1416[0]_i_3_1 ;
  wire \icmp_ln31_reg_1416[0]_i_4_n_5 ;
  wire \icmp_ln31_reg_1416[0]_i_5_n_5 ;
  wire \icmp_ln31_reg_1416[0]_i_6_n_5 ;
  wire \icmp_ln31_reg_1416[0]_i_7_n_5 ;
  wire \indvar_flatten_reg_288_reg[7] ;
  wire [0:0]or_ln26_1_fu_1086_p3;
  wire p_0;
  wire [15:0]p_1;
  wire p_2;
  wire p_3;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_98;
  wire p_n_99;
  wire reg_3230;
  wire select_ln23_23_reg_1542;
  wire \select_ln23_23_reg_1542_reg[0] ;
  wire xor_ln23_2_reg_1477;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h272700D8)) 
    g0_b0
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[0]),
        .I4(SeparableConv2D_0_w_s_address1[1]),
        .O(B[0]));
  LUT6 #(
    .INIT(64'hFCDCDCDCDCDCFCDC)) 
    g0_b0_i_1
       (.I0(\select_ln23_23_reg_1542_reg[0] ),
        .I1(g0_b0_i_4_n_5),
        .I2(g0_b0_i_5_n_5),
        .I3(Q[1]),
        .I4(icmp_ln31_reg_1416),
        .I5(or_ln26_1_fu_1086_p3),
        .O(SeparableConv2D_0_w_s_address1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000090)) 
    g0_b0_i_2
       (.I0(or_ln26_1_fu_1086_p3),
        .I1(icmp_ln31_reg_1416),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(g0_b0_i_6_n_5),
        .O(SeparableConv2D_0_w_s_address1[1]));
  LUT5 #(
    .INIT(32'hFFFFA959)) 
    g0_b0_i_3
       (.I0(\indvar_flatten_reg_288_reg[7] ),
        .I1(select_ln23_23_reg_1542),
        .I2(\icmp_ln23_reg_1407_reg[0] ),
        .I3(or_ln26_1_fu_1086_p3),
        .I4(Q[1]),
        .O(\select_ln23_23_reg_1542_reg[0] ));
  LUT6 #(
    .INIT(64'hFFB800B8FF000000)) 
    g0_b0_i_4
       (.I0(or_ln26_1_fu_1086_p3),
        .I1(icmp_ln31_reg_1416),
        .I2(g0_b0_i_1_0),
        .I3(Q[3]),
        .I4(xor_ln23_2_reg_1477),
        .I5(Q[2]),
        .O(g0_b0_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    g0_b0_i_5
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(g0_b0_i_5_n_5));
  LUT6 #(
    .INIT(64'hAA3FAA00AA30AA00)) 
    g0_b0_i_6
       (.I0(xor_ln23_2_reg_1477),
        .I1(or_ln26_1_fu_1086_p3),
        .I2(icmp_ln31_reg_1416),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(g0_b0_i_2_0),
        .O(g0_b0_i_6_n_5));
  LUT5 #(
    .INIT(32'hFFFFD800)) 
    g0_b1
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[0]),
        .I4(SeparableConv2D_0_w_s_address1[1]),
        .O(B[1]));
  LUT4 #(
    .INIT(16'h27D8)) 
    g0_b10
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[1]),
        .O(B[10]));
  LUT5 #(
    .INIT(32'hD82700D8)) 
    g0_b11
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[0]),
        .I4(SeparableConv2D_0_w_s_address1[1]),
        .O(B[11]));
  LUT5 #(
    .INIT(32'h00270000)) 
    g0_b12
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[0]),
        .I4(SeparableConv2D_0_w_s_address1[1]),
        .O(B[12]));
  LUT5 #(
    .INIT(32'hD8FF00D8)) 
    g0_b2
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[0]),
        .I4(SeparableConv2D_0_w_s_address1[1]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hD8FF)) 
    g0_b3
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[1]),
        .O(B[3]));
  LUT5 #(
    .INIT(32'hFFD82727)) 
    g0_b4
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[0]),
        .I4(SeparableConv2D_0_w_s_address1[1]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'h27FF)) 
    g0_b5
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[1]),
        .O(B[5]));
  LUT5 #(
    .INIT(32'h27FFFFFF)) 
    g0_b6
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[0]),
        .I4(SeparableConv2D_0_w_s_address1[1]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'h27FF)) 
    g0_b7
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[0]),
        .O(B[7]));
  LUT5 #(
    .INIT(32'h27FF2727)) 
    g0_b8
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[0]),
        .I4(SeparableConv2D_0_w_s_address1[1]),
        .O(B[8]));
  LUT5 #(
    .INIT(32'h002727D8)) 
    g0_b9
       (.I0(Q[3]),
        .I1(xor_ln23_2_reg_1477),
        .I2(Q[2]),
        .I3(SeparableConv2D_0_w_s_address1[0]),
        .I4(SeparableConv2D_0_w_s_address1[1]),
        .O(B[9]));
  LUT5 #(
    .INIT(32'h7F707F7F)) 
    \icmp_ln31_reg_1416[0]_i_3 
       (.I0(\icmp_ln31_reg_1416[0]_i_4_n_5 ),
        .I1(\icmp_ln31_reg_1416[0]_i_5_n_5 ),
        .I2(\icmp_ln23_reg_1407_reg[0] ),
        .I3(\icmp_ln31_reg_1416[0]_i_6_n_5 ),
        .I4(\icmp_ln31_reg_1416[0]_i_7_n_5 ),
        .O(\indvar_flatten_reg_288_reg[7] ));
  LUT4 #(
    .INIT(16'h0010)) 
    \icmp_ln31_reg_1416[0]_i_4 
       (.I0(\icmp_ln31_reg_1416[0]_i_3_1 [7]),
        .I1(\icmp_ln31_reg_1416[0]_i_3_1 [2]),
        .I2(\icmp_ln31_reg_1416[0]_i_3_1 [8]),
        .I3(\icmp_ln31_reg_1416[0]_i_3_1 [5]),
        .O(\icmp_ln31_reg_1416[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \icmp_ln31_reg_1416[0]_i_5 
       (.I0(\icmp_ln31_reg_1416[0]_i_3_1 [1]),
        .I1(\icmp_ln31_reg_1416[0]_i_3_1 [0]),
        .I2(\icmp_ln31_reg_1416[0]_i_3_1 [6]),
        .I3(\icmp_ln31_reg_1416[0]_i_3_1 [9]),
        .I4(\icmp_ln31_reg_1416[0]_i_3_1 [3]),
        .I5(\icmp_ln31_reg_1416[0]_i_3_1 [4]),
        .O(\icmp_ln31_reg_1416[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \icmp_ln31_reg_1416[0]_i_6 
       (.I0(\icmp_ln31_reg_1416[0]_i_3_0 [8]),
        .I1(\icmp_ln31_reg_1416[0]_i_3_0 [7]),
        .I2(\icmp_ln31_reg_1416[0]_i_3_0 [4]),
        .I3(\icmp_ln31_reg_1416[0]_i_3_0 [2]),
        .O(\icmp_ln31_reg_1416[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp_ln31_reg_1416[0]_i_7 
       (.I0(\icmp_ln31_reg_1416[0]_i_3_0 [5]),
        .I1(\icmp_ln31_reg_1416[0]_i_3_0 [9]),
        .I2(\icmp_ln31_reg_1416[0]_i_3_0 [3]),
        .I3(\icmp_ln31_reg_1416[0]_i_3_0 [6]),
        .I4(\icmp_ln31_reg_1416[0]_i_3_0 [0]),
        .I5(\icmp_ln31_reg_1416[0]_i_3_0 [1]),
        .O(\icmp_ln31_reg_1416[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \out_h_reg_1459[4]_i_3 
       (.I0(p_2),
        .I1(p_3),
        .I2(Q[0]),
        .O(\icmp_ln23_reg_1407_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[12],B[12],B[12],B[12],B[12],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce1),
        .CEB2(reg_3230),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],D,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h00E0)) 
    p_i_1__12
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_2),
        .O(reg_3230));
  LUT6 #(
    .INIT(64'hCCCCCDFFCDFFCDFF)) 
    p_i_20__3
       (.I0(Q[4]),
        .I1(p_2),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(p_3),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT5 #(
    .INIT(32'hCCCCCCC8)) 
    p_i_2__7
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(SeparableConv2D_0_w_s_ce1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_29_1_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_17
   (D,
    \ap_CS_fsm_reg[2] ,
    SeparableConv2D_0_w_s_ce0,
    B,
    select_ln23_19_fu_784_p3,
    \ap_CS_fsm_reg[4] ,
    reg_3230,
    ap_clk,
    p_0,
    Q,
    select_ln23_17_reg_1467_reg,
    g0_b0__0_i_1_0,
    p_1,
    p_2,
    p_3,
    ap_enable_reg_pp0_iter0,
    p_4,
    p_shl13_cast_mid170_c_fu_832_p1,
    icmp_ln31_reg_1416,
    or_ln26_1_fu_1086_p3);
  output [15:0]D;
  output \ap_CS_fsm_reg[2] ;
  output SeparableConv2D_0_w_s_ce0;
  output [12:0]B;
  output select_ln23_19_fu_784_p3;
  output \ap_CS_fsm_reg[4] ;
  input reg_3230;
  input ap_clk;
  input [15:0]p_0;
  input [4:0]Q;
  input select_ln23_17_reg_1467_reg;
  input g0_b0__0_i_1_0;
  input p_1;
  input p_2;
  input p_3;
  input ap_enable_reg_pp0_iter0;
  input p_4;
  input [0:0]p_shl13_cast_mid170_c_fu_832_p1;
  input icmp_ln31_reg_1416;
  input [0:0]or_ln26_1_fu_1086_p3;

  wire [12:0]B;
  wire [15:0]D;
  wire [4:0]Q;
  wire SeparableConv2D_0_w_s_ce0;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire g0_b0__0_i_1_0;
  wire g0_b0__0_i_1_n_5;
  wire g0_b0__0_i_2_n_5;
  wire icmp_ln31_reg_1416;
  wire [0:0]or_ln26_1_fu_1086_p3;
  wire [15:0]p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_98;
  wire p_n_99;
  wire [0:0]p_shl13_cast_mid170_c_fu_832_p1;
  wire reg_3230;
  wire select_ln23_17_reg_1467_reg;
  wire select_ln23_19_fu_784_p3;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0100BBBA)) 
    g0_b0__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(g0_b0__0_i_1_n_5),
        .O(B[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAF8AA08)) 
    g0_b0__0_i_1
       (.I0(select_ln23_19_fu_784_p3),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(select_ln23_17_reg_1467_reg),
        .I5(g0_b0__0_i_2_n_5),
        .O(g0_b0__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h00000000000000A2)) 
    g0_b0__0_i_2
       (.I0(g0_b0__0_i_1_0),
        .I1(Q[1]),
        .I2(select_ln23_19_fu_784_p3),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(g0_b0__0_i_2_n_5));
  LUT4 #(
    .INIT(16'h1110)) 
    g0_b10__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(B[10]));
  LUT5 #(
    .INIT(32'h44441110)) 
    g0_b11__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(g0_b0__0_i_1_n_5),
        .O(B[11]));
  LUT5 #(
    .INIT(32'h00000100)) 
    g0_b12__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(g0_b0__0_i_1_n_5),
        .O(B[12]));
  LUT5 #(
    .INIT(32'h5554EFEE)) 
    g0_b1__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(g0_b0__0_i_1_n_5),
        .O(B[1]));
  LUT5 #(
    .INIT(32'h44445554)) 
    g0_b2__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(g0_b0__0_i_1_n_5),
        .O(B[2]));
  LUT4 #(
    .INIT(16'h5455)) 
    g0_b3__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(B[3]));
  LUT5 #(
    .INIT(32'h45454445)) 
    g0_b4__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(g0_b0__0_i_1_n_5),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h1B)) 
    g0_b5__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(g0_b0__0_i_1_n_5),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h15)) 
    g0_b6__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(g0_b0__0_i_1_n_5),
        .O(B[6]));
  LUT4 #(
    .INIT(16'h0155)) 
    g0_b7__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(g0_b0__0_i_1_n_5),
        .O(B[7]));
  LUT4 #(
    .INIT(16'h01EF)) 
    g0_b8__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(g0_b0__0_i_1_n_5),
        .O(B[8]));
  LUT5 #(
    .INIT(32'h0001BBBA)) 
    g0_b9__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(g0_b0__0_i_1_n_5),
        .O(B[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0[15],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[12],B[12],B[12],B[12],B[12],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce0),
        .CEB2(reg_3230),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],D,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hAEAA)) 
    p_i_1__10
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(Q[1]),
        .I2(p_1),
        .I3(p_2),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h3333FF333333FB33)) 
    p_i_1__11
       (.I0(Q[3]),
        .I1(p_3),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(p_4),
        .I5(Q[4]),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F0E0)) 
    p_i_2__8
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(SeparableConv2D_0_w_s_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln23_17_reg_1467[0]_i_1 
       (.I0(p_shl13_cast_mid170_c_fu_832_p1),
        .I1(icmp_ln31_reg_1416),
        .I2(or_ln26_1_fu_1086_p3),
        .O(select_ln23_19_fu_784_p3));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_29_1_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_13s_29_1_1_DSP48_0_18
   (P,
    E,
    p_0,
    SeparableConv2D_0_w_s_ce0,
    ap_clk,
    B,
    p_1,
    Q,
    p_2,
    p_3,
    p_4);
  output [15:0]P;
  output [0:0]E;
  input p_0;
  input SeparableConv2D_0_w_s_ce0;
  input ap_clk;
  input [12:0]B;
  input [15:0]p_1;
  input [1:0]Q;
  input p_2;
  input p_3;
  input p_4;

  wire [12:0]B;
  wire [0:0]E;
  wire [15:0]P;
  wire [1:0]Q;
  wire SeparableConv2D_0_w_s_ce0;
  wire ap_clk;
  wire p_0;
  wire [15:0]p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_98;
  wire p_n_99;
  wire trunc_ln45_8_reg_17040;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten80_reg_265[9]_i_2 
       (.I0(Q[0]),
        .I1(p_2),
        .I2(p_3),
        .O(E));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1[15],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[12],B[12],B[12],B[12],B[12],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(trunc_ln45_8_reg_17040),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],P,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_3__5
       (.I0(Q[1]),
        .I1(p_4),
        .O(trunc_ln45_8_reg_17040));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1
   (P,
    \icmp_ln22_reg_1243_reg[0] ,
    reg_361,
    ram_reg_7,
    S,
    p,
    p_0,
    p_1,
    p_2,
    ap_clk,
    p_3,
    A,
    p_4,
    p_5,
    Q,
    ap_enable_reg_pp0_iter0,
    q0,
    p_6,
    p_7,
    D,
    \add_ln45_4_reg_1524_reg[15]_i_9 );
  output [13:0]P;
  output \icmp_ln22_reg_1243_reg[0] ;
  output reg_361;
  output [14:0]ram_reg_7;
  output [2:0]S;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  input p_2;
  input ap_clk;
  input [14:0]p_3;
  input [0:0]A;
  input p_4;
  input p_5;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [15:0]q0;
  input p_6;
  input p_7;
  input [15:0]D;
  input [15:0]\add_ln45_4_reg_1524_reg[15]_i_9 ;

  wire [0:0]A;
  wire [15:0]D;
  wire [13:0]P;
  wire [3:0]Q;
  wire [2:0]S;
  wire [15:0]\add_ln45_4_reg_1524_reg[15]_i_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire \icmp_ln22_reg_1243_reg[0] ;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire p_2;
  wire [14:0]p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire [15:0]q0;
  wire [14:0]ram_reg_7;
  wire reg_361;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_34 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.A(A),
        .D(D),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln45_4_reg_1524_reg[15]_i_9 (\add_ln45_4_reg_1524_reg[15]_i_9 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .\icmp_ln22_reg_1243_reg[0] (\icmp_ln22_reg_1243_reg[0] ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .q0(q0),
        .ram_reg_7(ram_reg_7),
        .reg_361(reg_361));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_19
   (p,
    \icmp_ln22_reg_1243_reg[0] ,
    reg_3660,
    \ap_CS_fsm_reg[5] ,
    A,
    ap_clk,
    p_0,
    p_1,
    p_2,
    Q,
    ap_enable_reg_pp0_iter0,
    D,
    p_3,
    p_4,
    q0);
  output [15:0]p;
  output \icmp_ln22_reg_1243_reg[0] ;
  output reg_3660;
  output \ap_CS_fsm_reg[5] ;
  output [15:0]A;
  input ap_clk;
  input [14:0]p_0;
  input p_1;
  input p_2;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [15:0]D;
  input p_3;
  input p_4;
  input [15:0]q0;

  wire [15:0]A;
  wire [15:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire \icmp_ln22_reg_1243_reg[0] ;
  wire [15:0]p;
  wire [14:0]p_0;
  wire p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire [15:0]q0;
  wire reg_3660;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_33 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.A(A),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .\icmp_ln22_reg_1243_reg[0] (\icmp_ln22_reg_1243_reg[0] ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .q0(q0),
        .reg_3660(reg_3660));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_20
   (P,
    reg_3700,
    p,
    add_ln37_20_reg_15040,
    ap_clk,
    p_0,
    p_1,
    Q,
    ap_enable_reg_pp0_iter0,
    p_2,
    p_3,
    q0,
    p_4,
    D);
  output [15:0]P;
  output reg_3700;
  input p;
  input add_ln37_20_reg_15040;
  input ap_clk;
  input [14:0]p_0;
  input [14:0]p_1;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input p_2;
  input p_3;
  input [0:0]q0;
  input p_4;
  input [0:0]D;

  wire [0:0]D;
  wire [15:0]P;
  wire [2:0]Q;
  wire add_ln37_20_reg_15040;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p;
  wire [14:0]p_0;
  wire [14:0]p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire [0:0]q0;
  wire reg_3700;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_32 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.D(D),
        .P(P),
        .Q(Q),
        .add_ln37_20_reg_15040(add_ln37_20_reg_15040),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .q0(q0),
        .reg_3700(reg_3700));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_21
   (P,
    reg_374,
    add_ln37_20_reg_15040,
    \ap_CS_fsm_reg[1] ,
    p,
    ap_clk,
    B,
    A,
    Q,
    p_0,
    ap_enable_reg_pp0_iter0,
    p_1);
  output [15:0]P;
  output reg_374;
  output add_ln37_20_reg_15040;
  output \ap_CS_fsm_reg[1] ;
  input p;
  input ap_clk;
  input [14:0]B;
  input [15:0]A;
  input [1:0]Q;
  input p_0;
  input ap_enable_reg_pp0_iter0;
  input p_1;

  wire [15:0]A;
  wire [14:0]B;
  wire [15:0]P;
  wire [1:0]Q;
  wire add_ln37_20_reg_15040;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p;
  wire p_0;
  wire p_1;
  wire reg_374;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_31 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.A(A),
        .B(B),
        .P(P),
        .Q(Q),
        .add_ln37_20_reg_15040(add_ln37_20_reg_15040),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .reg_374(reg_374));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_22
   (P,
    A,
    p,
    E,
    ap_clk,
    p_0,
    p_1,
    Q,
    ap_enable_reg_pp0_iter0,
    p_2,
    q0,
    p_3,
    p_4,
    D);
  output [15:0]P;
  output [0:0]A;
  input p;
  input [0:0]E;
  input ap_clk;
  input [14:0]p_0;
  input [14:0]p_1;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input p_2;
  input [0:0]q0;
  input p_3;
  input p_4;
  input [0:0]D;

  wire [0:0]A;
  wire [0:0]D;
  wire [0:0]E;
  wire [15:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p;
  wire [14:0]p_0;
  wire [14:0]p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire [0:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_30 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.A(A),
        .D(D),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_23
   (P,
    E,
    p,
    reg_361,
    ap_clk,
    p_0,
    A,
    Q,
    p_1);
  output [15:0]P;
  output [0:0]E;
  input p;
  input reg_361;
  input ap_clk;
  input [14:0]p_0;
  input [15:0]A;
  input [0:0]Q;
  input p_1;

  wire [15:0]A;
  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire p;
  wire [14:0]p_0;
  wire p_1;
  wire reg_361;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_29 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.A(A),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .reg_361(reg_361));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_24
   (P,
    add_ln45_5_reg_15440,
    A,
    p,
    reg_3660,
    ap_clk,
    p_0,
    p_1,
    Q,
    p_2,
    q0,
    p_3,
    D);
  output [15:0]P;
  output add_ln45_5_reg_15440;
  output [0:0]A;
  input p;
  input reg_3660;
  input ap_clk;
  input [14:0]p_0;
  input [14:0]p_1;
  input [1:0]Q;
  input p_2;
  input [0:0]q0;
  input p_3;
  input [0:0]D;

  wire [0:0]A;
  wire [0:0]D;
  wire [15:0]P;
  wire [1:0]Q;
  wire add_ln45_5_reg_15440;
  wire ap_clk;
  wire p;
  wire [14:0]p_0;
  wire [14:0]p_1;
  wire p_2;
  wire p_3;
  wire [0:0]q0;
  wire reg_3660;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_28 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.A(A),
        .D(D),
        .P(P),
        .Q(Q),
        .add_ln45_5_reg_15440(add_ln45_5_reg_15440),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .q0(q0),
        .reg_3660(reg_3660));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_25
   (P,
    p,
    reg_3700,
    E,
    ap_clk,
    p_0,
    A);
  output [15:0]P;
  input p;
  input reg_3700;
  input [0:0]E;
  input ap_clk;
  input [14:0]p_0;
  input [15:0]A;

  wire [15:0]A;
  wire [0:0]E;
  wire [15:0]P;
  wire ap_clk;
  wire p;
  wire [14:0]p_0;
  wire reg_3700;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_27 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.A(A),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .reg_3700(reg_3700));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_26
   (P,
    p,
    reg_374,
    ap_clk,
    B,
    A,
    Q,
    p_0,
    q0,
    p_1,
    D);
  output [15:0]P;
  input p;
  input reg_374;
  input ap_clk;
  input [14:0]B;
  input [15:0]A;
  input [2:0]Q;
  input p_0;
  input [0:0]q0;
  input p_1;
  input [0:0]D;

  wire [15:0]A;
  wire [14:0]B;
  wire [0:0]D;
  wire [15:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire p;
  wire p_0;
  wire p_1;
  wire [0:0]q0;
  wire reg_374;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.A(A),
        .B(B),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .q0(q0),
        .reg_374(reg_374));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_35
   (P,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    p_11_in,
    reg_3551,
    ap_clk,
    B,
    A,
    Q,
    p,
    p_0,
    p_1,
    ap_enable_reg_pp0_iter0,
    indvar_flatten48_reg_2980);
  output [15:0]P;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output p_11_in;
  output reg_3551;
  input ap_clk;
  input [14:0]B;
  input [15:0]A;
  input [4:0]Q;
  input p;
  input p_0;
  input p_1;
  input ap_enable_reg_pp0_iter0;
  input indvar_flatten48_reg_2980;

  wire [15:0]A;
  wire [14:0]B;
  wire [15:0]P;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire indvar_flatten48_reg_2980;
  wire p;
  wire p_0;
  wire p_1;
  wire p_11_in;
  wire reg_3551;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_44 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.A(A),
        .B(B),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .indvar_flatten48_reg_2980(indvar_flatten48_reg_2980),
        .p_0(p),
        .p_1(p_0),
        .p_11_in(p_11_in),
        .p_2(p_1),
        .reg_3551(reg_3551));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_36
   (P,
    \ap_CS_fsm_reg[5] ,
    reg_3600,
    indvar_flatten48_reg_2980,
    S,
    DI,
    p,
    p_0,
    p_1,
    \add_ln45_10_reg_1514_reg[13] ,
    p_11_in,
    ap_clk,
    p_2,
    p_3,
    Q,
    \out_d_0_reg_310_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \out_d_0_reg_310_reg[0]_0 ,
    \add_ln45_12_reg_1529[15]_i_5 ,
    \add_ln45_12_reg_1529[15]_i_5_0 );
  output [14:0]P;
  output \ap_CS_fsm_reg[5] ;
  output reg_3600;
  output indvar_flatten48_reg_2980;
  output [0:0]S;
  output [1:0]DI;
  output [3:0]p;
  output [3:0]p_0;
  output [2:0]p_1;
  output [0:0]\add_ln45_10_reg_1514_reg[13] ;
  input p_11_in;
  input ap_clk;
  input [14:0]p_2;
  input [15:0]p_3;
  input [3:0]Q;
  input \out_d_0_reg_310_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input \out_d_0_reg_310_reg[0]_0 ;
  input [14:0]\add_ln45_12_reg_1529[15]_i_5 ;
  input [15:0]\add_ln45_12_reg_1529[15]_i_5_0 ;

  wire [1:0]DI;
  wire [14:0]P;
  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln45_10_reg_1514_reg[13] ;
  wire [14:0]\add_ln45_12_reg_1529[15]_i_5 ;
  wire [15:0]\add_ln45_12_reg_1529[15]_i_5_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire indvar_flatten48_reg_2980;
  wire \out_d_0_reg_310_reg[0] ;
  wire \out_d_0_reg_310_reg[0]_0 ;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [2:0]p_1;
  wire p_11_in;
  wire [14:0]p_2;
  wire [15:0]p_3;
  wire reg_3600;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_43 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.DI(DI),
        .P(P),
        .Q(Q),
        .S(S),
        .\add_ln45_10_reg_1514_reg[13] (\add_ln45_10_reg_1514_reg[13] ),
        .\add_ln45_12_reg_1529[15]_i_5_0 (\add_ln45_12_reg_1529[15]_i_5 ),
        .\add_ln45_12_reg_1529[15]_i_5_1 (\add_ln45_12_reg_1529[15]_i_5_0 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .indvar_flatten48_reg_2980(indvar_flatten48_reg_2980),
        .\out_d_0_reg_310_reg[0] (\out_d_0_reg_310_reg[0] ),
        .\out_d_0_reg_310_reg[0]_0 (\out_d_0_reg_310_reg[0]_0 ),
        .p_0(p),
        .p_1(p_0),
        .p_11_in(p_11_in),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .reg_3600(reg_3600));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_37
   (D,
    p,
    ap_clk,
    p_0,
    A,
    Q,
    ap_enable_reg_pp0_iter0,
    p_1);
  output [15:0]D;
  input p;
  input ap_clk;
  input [14:0]p_0;
  input [15:0]A;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input p_1;

  wire [15:0]A;
  wire [15:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p;
  wire [14:0]p_0;
  wire p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_42 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.A(A),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_38
   (D,
    p,
    p_0,
    ap_clk,
    B,
    p_1);
  output [15:0]D;
  input p;
  input p_0;
  input ap_clk;
  input [14:0]B;
  input [15:0]p_1;

  wire [14:0]B;
  wire [15:0]D;
  wire ap_clk;
  wire p;
  wire p_0;
  wire [15:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_41 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.B(B),
        .D(D),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_39
   (D,
    p,
    reg_3600,
    ap_clk,
    p_0,
    A);
  output [15:0]D;
  input p;
  input reg_3600;
  input ap_clk;
  input [14:0]p_0;
  input [15:0]A;

  wire [15:0]A;
  wire [15:0]D;
  wire ap_clk;
  wire p;
  wire [14:0]p_0;
  wire reg_3600;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_40 network_mul_mul_16s_16s_29_1_1_DSP48_2_U
       (.A(A),
        .D(D),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .reg_3600(reg_3600));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2
   (P,
    p_0,
    reg_374,
    ap_clk,
    B,
    A,
    Q,
    p_1,
    q0,
    p_2,
    D);
  output [15:0]P;
  input p_0;
  input reg_374;
  input ap_clk;
  input [14:0]B;
  input [15:0]A;
  input [2:0]Q;
  input p_1;
  input [0:0]q0;
  input p_2;
  input [0:0]D;

  wire [15:0]A;
  wire [14:0]B;
  wire [0:0]D;
  wire [15:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_7_in;
  wire p_i_20__0_n_5;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire [0:0]q0;
  wire reg_374;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],p_i_20__0_n_5,p_i_20__0_n_5,p_i_20__0_n_5,p_i_20__0_n_5,p_i_20__0_n_5,p_i_20__0_n_5,p_i_20__0_n_5,p_i_20__0_n_5,p_i_20__0_n_5,p_i_20__0_n_5,A[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_374),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_7_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,P,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_20__0
       (.I0(q0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_1),
        .I4(p_2),
        .I5(D),
        .O(p_i_20__0_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_3
       (.I0(Q[2]),
        .I1(p_1),
        .O(p_7_in));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_27
   (P,
    p_0,
    reg_3700,
    E,
    ap_clk,
    p_1,
    A);
  output [15:0]P;
  input p_0;
  input reg_3700;
  input [0:0]E;
  input ap_clk;
  input [14:0]p_1;
  input [15:0]A;

  wire [15:0]A;
  wire [0:0]E;
  wire [15:0]P;
  wire ap_clk;
  wire p_0;
  wire [14:0]p_1;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire reg_3700;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1[14],p_1[14],p_1[14],p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3700),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,P,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_28
   (P,
    add_ln45_5_reg_15440,
    A,
    p_0,
    reg_3660,
    ap_clk,
    p_1,
    p_2,
    Q,
    p_3,
    q0,
    p_4,
    D);
  output [15:0]P;
  output add_ln45_5_reg_15440;
  output [0:0]A;
  input p_0;
  input reg_3660;
  input ap_clk;
  input [14:0]p_1;
  input [14:0]p_2;
  input [1:0]Q;
  input p_3;
  input [0:0]q0;
  input p_4;
  input [0:0]D;

  wire [0:0]A;
  wire [0:0]D;
  wire [15:0]P;
  wire [1:0]Q;
  wire add_ln45_5_reg_15440;
  wire ap_clk;
  wire p_0;
  wire [14:0]p_1;
  wire [14:0]p_2;
  wire p_3;
  wire p_4;
  wire p_i_17__0_n_5;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire [0:0]q0;
  wire reg_3660;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    add_ln45_reg_1554_reg_i_1
       (.I0(Q[1]),
        .I1(p_3),
        .O(add_ln45_5_reg_15440));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A,A,A,A,A,p_i_17__0_n_5,p_i_17__0_n_5,p_i_17__0_n_5,p_i_17__0_n_5,p_i_17__0_n_5,p_i_17__0_n_5,p_i_17__0_n_5,p_i_17__0_n_5,p_i_17__0_n_5,p_i_17__0_n_5,p_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1[14],p_1[14],p_1[14],p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3660),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln45_5_reg_15440),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,P,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_17__0
       (.I0(q0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_3),
        .I4(p_4),
        .I5(D),
        .O(p_i_17__0_n_5));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_19__0
       (.I0(q0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_3),
        .I4(p_4),
        .I5(D),
        .O(A));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_29
   (P,
    E,
    p_0,
    reg_361,
    ap_clk,
    p_1,
    A,
    Q,
    p_2);
  output [15:0]P;
  output [0:0]E;
  input p_0;
  input reg_361;
  input ap_clk;
  input [14:0]p_1;
  input [15:0]A;
  input [0:0]Q;
  input p_2;

  wire [15:0]A;
  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire p_0;
  wire [14:0]p_1;
  wire p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire reg_361;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1[14],p_1[14],p_1[14],p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_361),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,P,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_2__1
       (.I0(Q),
        .I1(p_2),
        .O(E));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_30
   (P,
    A,
    p_0,
    E,
    ap_clk,
    p_1,
    p_2,
    Q,
    ap_enable_reg_pp0_iter0,
    p_3,
    q0,
    p_4,
    p_5,
    D);
  output [15:0]P;
  output [0:0]A;
  input p_0;
  input [0:0]E;
  input ap_clk;
  input [14:0]p_1;
  input [14:0]p_2;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input p_3;
  input [0:0]q0;
  input p_4;
  input p_5;
  input [0:0]D;

  wire [0:0]A;
  wire [0:0]D;
  wire [0:0]E;
  wire [15:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_0;
  wire [14:0]p_1;
  wire [14:0]p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_i_3__1_n_5;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire [0:0]q0;
  wire reg_3791;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_i_3__1_n_5,p_i_3__1_n_5,p_i_3__1_n_5,p_i_3__1_n_5,p_i_3__1_n_5,p_i_3__1_n_5,p_i_3__1_n_5,p_i_3__1_n_5,p_i_3__1_n_5,p_i_3__1_n_5,A,A,A,A,A,p_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1[14],p_1[14],p_1[14],p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3791),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,P,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_1__4
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(p_3),
        .O(reg_3791));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_3__1
       (.I0(q0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_4),
        .I4(p_5),
        .I5(D),
        .O(p_i_3__1_n_5));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_4__1
       (.I0(q0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_4),
        .I4(p_5),
        .I5(D),
        .O(A));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_31
   (P,
    reg_374,
    add_ln37_20_reg_15040,
    \ap_CS_fsm_reg[1] ,
    p_0,
    ap_clk,
    B,
    A,
    Q,
    p_1,
    ap_enable_reg_pp0_iter0,
    p_2);
  output [15:0]P;
  output reg_374;
  output add_ln37_20_reg_15040;
  output \ap_CS_fsm_reg[1] ;
  input p_0;
  input ap_clk;
  input [14:0]B;
  input [15:0]A;
  input [1:0]Q;
  input p_1;
  input ap_enable_reg_pp0_iter0;
  input p_2;

  wire [15:0]A;
  wire [14:0]B;
  wire [15:0]P;
  wire [1:0]Q;
  wire add_ln37_20_reg_15040;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_0;
  wire p_1;
  wire p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire reg_374;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h7)) 
    \add_ln31_1_reg_1317[1]_i_2 
       (.I0(Q[0]),
        .I1(p_2),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln37_20_reg_1504_reg_i_1
       (.I0(Q[0]),
        .I1(p_1),
        .O(add_ln37_20_reg_15040));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_374),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln37_20_reg_15040),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,P,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0000F888)) 
    p_i_2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_2),
        .I4(p_1),
        .O(reg_374));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_32
   (P,
    reg_3700,
    p_0,
    add_ln37_20_reg_15040,
    ap_clk,
    p_1,
    p_2,
    Q,
    ap_enable_reg_pp0_iter0,
    p_3,
    p_4,
    q0,
    p_5,
    D);
  output [15:0]P;
  output reg_3700;
  input p_0;
  input add_ln37_20_reg_15040;
  input ap_clk;
  input [14:0]p_1;
  input [14:0]p_2;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter0;
  input p_3;
  input p_4;
  input [0:0]q0;
  input p_5;
  input [0:0]D;

  wire [0:0]D;
  wire [15:0]P;
  wire [2:0]Q;
  wire add_ln37_20_reg_15040;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_0;
  wire [14:0]p_1;
  wire [14:0]p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_i_1__6_n_5;
  wire p_i_2__3_n_5;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire [0:0]q0;
  wire reg_3700;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_i_1__6_n_5,p_i_1__6_n_5,p_i_1__6_n_5,p_i_1__6_n_5,p_i_1__6_n_5,p_i_1__6_n_5,p_i_1__6_n_5,p_i_1__6_n_5,p_i_1__6_n_5,p_i_1__6_n_5,p_i_2__3_n_5,p_i_2__3_n_5,p_i_2__3_n_5,p_i_2__3_n_5,p_i_2__3_n_5,p_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1[14],p_1[14],p_1[14],p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3700),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln37_20_reg_15040),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,P,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_1__6
       (.I0(q0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(p_5),
        .I4(p_3),
        .I5(D),
        .O(p_i_1__6_n_5));
  LUT5 #(
    .INIT(32'h0000F888)) 
    p_i_2__0
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(p_3),
        .I4(p_4),
        .O(reg_3700));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_2__3
       (.I0(q0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(p_5),
        .I4(p_3),
        .I5(D),
        .O(p_i_2__3_n_5));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_33
   (p_0,
    \icmp_ln22_reg_1243_reg[0] ,
    reg_3660,
    \ap_CS_fsm_reg[5] ,
    A,
    ap_clk,
    p_1,
    p_2,
    p_3,
    Q,
    ap_enable_reg_pp0_iter0,
    D,
    p_4,
    p_5,
    q0);
  output [15:0]p_0;
  output \icmp_ln22_reg_1243_reg[0] ;
  output reg_3660;
  output \ap_CS_fsm_reg[5] ;
  output [15:0]A;
  input ap_clk;
  input [14:0]p_1;
  input p_2;
  input p_3;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [15:0]D;
  input p_4;
  input p_5;
  input [15:0]q0;

  wire [15:0]A;
  wire [15:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire \icmp_ln22_reg_1243_reg[0] ;
  wire [15:0]p_0;
  wire [14:0]p_1;
  wire p_2;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_i_34__0_n_5;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire reg_3660;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1[14],p_1[14],p_1[14],p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\icmp_ln22_reg_1243_reg[0] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3660),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\ap_CS_fsm_reg[5] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,p_0,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hBBBBABABBBABABAB)) 
    p_i_1
       (.I0(p_i_34__0_n_5),
        .I1(p_2),
        .I2(p_3),
        .I3(Q[3]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q[2]),
        .O(\icmp_ln22_reg_1243_reg[0] ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_18__0
       (.I0(D[15]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[15]),
        .O(A[15]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_19
       (.I0(D[14]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[14]),
        .O(A[14]));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__1
       (.I0(Q[3]),
        .I1(p_2),
        .O(\ap_CS_fsm_reg[5] ));
  LUT4 #(
    .INIT(16'h4440)) 
    p_i_1__3
       (.I0(p_2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(reg_3660));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_20
       (.I0(D[13]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[13]),
        .O(A[13]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_21__0
       (.I0(D[12]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[12]),
        .O(A[12]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_22__0
       (.I0(D[11]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[11]),
        .O(A[11]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_23__0
       (.I0(D[10]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[10]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_24__0
       (.I0(D[9]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_25__0
       (.I0(D[8]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_26__0
       (.I0(D[7]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[7]),
        .O(A[7]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_27__0
       (.I0(D[6]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_28__0
       (.I0(D[5]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_29__0
       (.I0(D[4]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_30__0
       (.I0(D[3]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_31__0
       (.I0(D[2]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_32__0
       (.I0(D[1]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    p_i_33__0
       (.I0(D[0]),
        .I1(Q[0]),
        .I2(p_4),
        .I3(p_5),
        .I4(q0[0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_34__0
       (.I0(Q[0]),
        .I1(p_4),
        .I2(p_5),
        .O(p_i_34__0_n_5));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_34
   (P,
    \icmp_ln22_reg_1243_reg[0] ,
    reg_361,
    ram_reg_7,
    S,
    p_0,
    p_1,
    p_2,
    p_3,
    ap_clk,
    p_4,
    A,
    p_5,
    p_6,
    Q,
    ap_enable_reg_pp0_iter0,
    q0,
    p_7,
    p_8,
    D,
    \add_ln45_4_reg_1524_reg[15]_i_9 );
  output [13:0]P;
  output \icmp_ln22_reg_1243_reg[0] ;
  output reg_361;
  output [14:0]ram_reg_7;
  output [2:0]S;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  input p_3;
  input ap_clk;
  input [14:0]p_4;
  input [0:0]A;
  input p_5;
  input p_6;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0;
  input [15:0]q0;
  input p_7;
  input p_8;
  input [15:0]D;
  input [15:0]\add_ln45_4_reg_1524_reg[15]_i_9 ;

  wire [0:0]A;
  wire [15:0]D;
  wire [13:0]P;
  wire [3:0]Q;
  wire [2:0]S;
  wire [15:0]\add_ln45_4_reg_1524_reg[15]_i_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire \icmp_ln22_reg_1243_reg[0] ;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire p_3;
  wire [14:0]p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_i_1__5_n_5;
  wire p_i_36_n_5;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [14:0]ram_reg_7;
  wire reg_361;
  wire [15:14]trunc_ln_reg_1454;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[11]_i_15 
       (.I0(P[6]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [6]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [7]),
        .I3(P[7]),
        .O(p_0[3]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[11]_i_16 
       (.I0(P[5]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [5]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [6]),
        .I3(P[6]),
        .O(p_0[2]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[11]_i_17 
       (.I0(P[4]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [4]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [5]),
        .I3(P[5]),
        .O(p_0[1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[11]_i_18 
       (.I0(P[3]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [3]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [4]),
        .I3(P[4]),
        .O(p_0[0]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[15]_i_14 
       (.I0(trunc_ln_reg_1454[14]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [14]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [15]),
        .I3(trunc_ln_reg_1454[15]),
        .O(p_2[3]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[15]_i_15 
       (.I0(P[13]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [13]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [14]),
        .I3(trunc_ln_reg_1454[14]),
        .O(p_2[2]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[15]_i_16 
       (.I0(P[12]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [12]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [13]),
        .I3(P[13]),
        .O(p_2[1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[15]_i_17 
       (.I0(P[11]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [11]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [12]),
        .I3(P[12]),
        .O(p_2[0]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[15]_i_22 
       (.I0(P[10]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [10]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [11]),
        .I3(P[11]),
        .O(p_1[3]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[15]_i_23 
       (.I0(P[9]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [9]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [10]),
        .I3(P[10]),
        .O(p_1[2]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[15]_i_24 
       (.I0(P[8]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [8]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [9]),
        .I3(P[9]),
        .O(p_1[1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[15]_i_25 
       (.I0(P[7]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [7]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [8]),
        .I3(P[8]),
        .O(p_1[0]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[7]_i_14 
       (.I0(P[2]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [2]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [3]),
        .I3(P[3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[7]_i_15 
       (.I0(P[1]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [1]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [2]),
        .I3(P[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln45_4_reg_1524[7]_i_16 
       (.I0(P[0]),
        .I1(\add_ln45_4_reg_1524_reg[15]_i_9 [0]),
        .I2(\add_ln45_4_reg_1524_reg[15]_i_9 [1]),
        .I3(P[1]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A,A,A,A,A,p_i_1__5_n_5,p_i_1__5_n_5,p_i_1__5_n_5,p_i_1__5_n_5,p_i_1__5_n_5,p_i_1__5_n_5,p_i_1__5_n_5,p_i_1__5_n_5,p_i_1__5_n_5,p_i_1__5_n_5,ram_reg_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_4[14],p_4[14],p_4[14],p_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\icmp_ln22_reg_1243_reg[0] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_361),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,trunc_ln_reg_1454,P,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFF55115111)) 
    p_i_1__0
       (.I0(p_5),
        .I1(p_6),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .I5(p_i_36_n_5),
        .O(\icmp_ln22_reg_1243_reg[0] ));
  LUT4 #(
    .INIT(16'h4440)) 
    p_i_1__2
       (.I0(p_5),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(reg_361));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_1__5
       (.I0(q0[15]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[15]),
        .O(p_i_1__5_n_5));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_21
       (.I0(q0[14]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[14]),
        .O(ram_reg_7[14]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_22
       (.I0(q0[13]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[13]),
        .O(ram_reg_7[13]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_23
       (.I0(q0[12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[12]),
        .O(ram_reg_7[12]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_24
       (.I0(q0[11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[11]),
        .O(ram_reg_7[11]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_25
       (.I0(q0[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[10]),
        .O(ram_reg_7[10]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_26
       (.I0(q0[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[9]),
        .O(ram_reg_7[9]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_27
       (.I0(q0[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[8]),
        .O(ram_reg_7[8]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_28
       (.I0(q0[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[7]),
        .O(ram_reg_7[7]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_29
       (.I0(q0[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[6]),
        .O(ram_reg_7[6]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_30
       (.I0(q0[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[5]),
        .O(ram_reg_7[5]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_31
       (.I0(q0[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[4]),
        .O(ram_reg_7[4]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_32
       (.I0(q0[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[3]),
        .O(ram_reg_7[3]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_33
       (.I0(q0[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[2]),
        .O(ram_reg_7[2]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_34
       (.I0(q0[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[1]),
        .O(ram_reg_7[1]));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    p_i_35
       (.I0(q0[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(p_7),
        .I4(p_8),
        .I5(D[0]),
        .O(ram_reg_7[0]));
  LUT4 #(
    .INIT(16'h0E00)) 
    p_i_36
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_7),
        .I3(p_8),
        .O(p_i_36_n_5));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_40
   (D,
    p_0,
    reg_3600,
    ap_clk,
    p_1,
    A);
  output [15:0]D;
  input p_0;
  input reg_3600;
  input ap_clk;
  input [14:0]p_1;
  input [15:0]A;

  wire [15:0]A;
  wire [15:0]D;
  wire ap_clk;
  wire p_0;
  wire [14:0]p_1;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire reg_3600;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1[14],p_1[14],p_1[14],p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3600),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,D,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_41
   (D,
    p_0,
    p_1,
    ap_clk,
    B,
    p_2);
  output [15:0]D;
  input p_0;
  input p_1;
  input ap_clk;
  input [14:0]B;
  input [15:0]p_2;

  wire [14:0]B;
  wire [15:0]D;
  wire ap_clk;
  wire p_0;
  wire p_1;
  wire [15:0]p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2[15],p_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,D,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_42
   (D,
    p_0,
    ap_clk,
    p_1,
    A,
    Q,
    ap_enable_reg_pp0_iter0,
    p_2);
  output [15:0]D;
  input p_0;
  input ap_clk;
  input [14:0]p_1;
  input [15:0]A;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0;
  input p_2;

  wire [15:0]A;
  wire [15:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire p_0;
  wire [14:0]p_1;
  wire p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire reg_364;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1[14],p_1[14],p_1[14],p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_364),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,D,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h00E0)) 
    p_i_1__9
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_2),
        .O(reg_364));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_43
   (P,
    \ap_CS_fsm_reg[5] ,
    reg_3600,
    indvar_flatten48_reg_2980,
    S,
    DI,
    p_0,
    p_1,
    p_2,
    \add_ln45_10_reg_1514_reg[13] ,
    p_11_in,
    ap_clk,
    p_3,
    p_4,
    Q,
    \out_d_0_reg_310_reg[0] ,
    ap_enable_reg_pp0_iter0,
    \out_d_0_reg_310_reg[0]_0 ,
    \add_ln45_12_reg_1529[15]_i_5_0 ,
    \add_ln45_12_reg_1529[15]_i_5_1 );
  output [14:0]P;
  output \ap_CS_fsm_reg[5] ;
  output reg_3600;
  output indvar_flatten48_reg_2980;
  output [0:0]S;
  output [1:0]DI;
  output [3:0]p_0;
  output [3:0]p_1;
  output [2:0]p_2;
  output [0:0]\add_ln45_10_reg_1514_reg[13] ;
  input p_11_in;
  input ap_clk;
  input [14:0]p_3;
  input [15:0]p_4;
  input [3:0]Q;
  input \out_d_0_reg_310_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input \out_d_0_reg_310_reg[0]_0 ;
  input [14:0]\add_ln45_12_reg_1529[15]_i_5_0 ;
  input [15:0]\add_ln45_12_reg_1529[15]_i_5_1 ;

  wire [1:0]DI;
  wire [14:0]P;
  wire [3:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln45_10_reg_1514_reg[13] ;
  wire [14:0]\add_ln45_12_reg_1529[15]_i_5_0 ;
  wire [15:0]\add_ln45_12_reg_1529[15]_i_5_1 ;
  wire \add_ln45_12_reg_1529[15]_i_9_n_5 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire indvar_flatten48_reg_2980;
  wire \out_d_0_reg_310_reg[0] ;
  wire \out_d_0_reg_310_reg[0]_0 ;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire p_11_in;
  wire [2:0]p_2;
  wire [14:0]p_3;
  wire [15:0]p_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire reg_3600;
  wire [15:15]trunc_ln45_9_reg_1428;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBE282828)) 
    \add_ln45_12_reg_1529[11]_i_2 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [9]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [10]),
        .I2(P[10]),
        .I3(P[9]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [9]),
        .O(p_1[3]));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \add_ln45_12_reg_1529[11]_i_3 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [8]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [9]),
        .I2(P[9]),
        .I3(P[8]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [8]),
        .O(p_1[2]));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \add_ln45_12_reg_1529[11]_i_4 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [7]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [8]),
        .I2(P[8]),
        .I3(P[7]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [7]),
        .O(p_1[1]));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \add_ln45_12_reg_1529[11]_i_5 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [6]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [7]),
        .I2(P[7]),
        .I3(P[6]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [6]),
        .O(p_1[0]));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \add_ln45_12_reg_1529[15]_i_2 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [12]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [13]),
        .I2(P[13]),
        .I3(P[12]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [12]),
        .O(p_2[2]));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \add_ln45_12_reg_1529[15]_i_3 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [11]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [12]),
        .I2(P[12]),
        .I3(P[11]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [11]),
        .O(p_2[1]));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \add_ln45_12_reg_1529[15]_i_4 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [10]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [11]),
        .I2(P[11]),
        .I3(P[10]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [10]),
        .O(p_2[0]));
  LUT6 #(
    .INIT(64'h7007F77F8FF80880)) 
    \add_ln45_12_reg_1529[15]_i_5 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_1 [13]),
        .I1(P[13]),
        .I2(P[14]),
        .I3(\add_ln45_12_reg_1529[15]_i_5_1 [14]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_0 [13]),
        .I5(\add_ln45_12_reg_1529[15]_i_9_n_5 ),
        .O(\add_ln45_10_reg_1514_reg[13] ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \add_ln45_12_reg_1529[15]_i_9 
       (.I0(P[14]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [14]),
        .I2(\add_ln45_12_reg_1529[15]_i_5_0 [14]),
        .I3(trunc_ln45_9_reg_1428),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [15]),
        .O(\add_ln45_12_reg_1529[15]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \add_ln45_12_reg_1529[3]_i_2 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [1]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [2]),
        .I2(P[2]),
        .I3(P[1]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h78878778)) 
    \add_ln45_12_reg_1529[3]_i_3 
       (.I0(P[1]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [1]),
        .I2(\add_ln45_12_reg_1529[15]_i_5_0 [1]),
        .I3(P[2]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [2]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h69969696)) 
    \add_ln45_12_reg_1529[3]_i_7 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [0]),
        .I1(P[1]),
        .I2(\add_ln45_12_reg_1529[15]_i_5_1 [1]),
        .I3(P[0]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [0]),
        .O(S));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \add_ln45_12_reg_1529[7]_i_2 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [5]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [6]),
        .I2(P[6]),
        .I3(P[5]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [5]),
        .O(p_0[3]));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \add_ln45_12_reg_1529[7]_i_3 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [4]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [5]),
        .I2(P[5]),
        .I3(P[4]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [4]),
        .O(p_0[2]));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \add_ln45_12_reg_1529[7]_i_4 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [3]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [4]),
        .I2(P[4]),
        .I3(P[3]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [3]),
        .O(p_0[1]));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \add_ln45_12_reg_1529[7]_i_5 
       (.I0(\add_ln45_12_reg_1529[15]_i_5_0 [2]),
        .I1(\add_ln45_12_reg_1529[15]_i_5_1 [3]),
        .I2(P[3]),
        .I3(P[2]),
        .I4(\add_ln45_12_reg_1529[15]_i_5_1 [2]),
        .O(p_0[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten48_reg_298[10]_i_2 
       (.I0(Q[0]),
        .I1(\out_d_0_reg_310_reg[0] ),
        .I2(\out_d_0_reg_310_reg[0]_0 ),
        .O(indvar_flatten48_reg_2980));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_4[15],p_4[15],p_4[15],p_4[15],p_4[15],p_4[15],p_4[15],p_4[15],p_4[15],p_4[15],p_4[15],p_4[15],p_4[15],p_4[15],p_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_3[14],p_3[14],p_3[14],p_3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[5] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_3600),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_11_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,trunc_ln45_9_reg_1428,P,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hF0F0F0F0FFFEF0F0)) 
    p_i_1__8
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(indvar_flatten48_reg_2980),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\out_d_0_reg_310_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FFF88888)) 
    p_i_2__4
       (.I0(Q[0]),
        .I1(\out_d_0_reg_310_reg[0] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\out_d_0_reg_310_reg[0]_0 ),
        .O(reg_3600));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_29_1_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_mul_16s_16s_29_1_1_DSP48_2_44
   (P,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    p_11_in,
    reg_3551,
    ap_clk,
    B,
    A,
    Q,
    p_0,
    p_1,
    p_2,
    ap_enable_reg_pp0_iter0,
    indvar_flatten48_reg_2980);
  output [15:0]P;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output p_11_in;
  output reg_3551;
  input ap_clk;
  input [14:0]B;
  input [15:0]A;
  input [4:0]Q;
  input p_0;
  input p_1;
  input p_2;
  input ap_enable_reg_pp0_iter0;
  input indvar_flatten48_reg_2980;

  wire [15:0]A;
  wire [14:0]B;
  wire [15:0]P;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire indvar_flatten48_reg_2980;
  wire p_0;
  wire p_1;
  wire p_11_in;
  wire p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire reg_3551;
  wire reg_3691;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    add_ln45_reg_1544_reg_i_1
       (.I0(Q[3]),
        .I1(p_2),
        .O(p_11_in));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[2]_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_11_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,P,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    p_i_1__7
       (.I0(reg_3691),
        .I1(Q[1]),
        .I2(p_0),
        .I3(p_1),
        .I4(reg_3551),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF30303020)) 
    p_i_2__5
       (.I0(Q[1]),
        .I1(p_2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(indvar_flatten48_reg_2980),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF88888)) 
    p_i_34__1
       (.I0(Q[0]),
        .I1(p_0),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(p_2),
        .O(reg_3551));
  LUT3 #(
    .INIT(8'h40)) 
    p_i_34__2
       (.I0(p_2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[2]),
        .O(reg_3691));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1
   (A,
    Q,
    mul_ln37_fu_777_p2_i_18_0,
    mul_ln37_fu_777_p2_i_18_1,
    mul_ln37_fu_777_p2_i_18_2,
    mul_ln37_fu_777_p2_i_18_3,
    mul_ln37_fu_777_p2_i_18_4,
    mul_ln37_fu_777_p2_i_18_5,
    mul_ln37_fu_777_p2_i_18_6,
    mul_ln37_fu_777_p2_i_18_7,
    mul_ln37_fu_777_p2_i_17_0,
    mul_ln37_fu_777_p2_i_17_1,
    mul_ln37_fu_777_p2_i_17_2,
    mul_ln37_fu_777_p2_i_17_3,
    mul_ln37_fu_777_p2_i_17_4,
    mul_ln37_fu_777_p2_i_17_5,
    mul_ln37_fu_777_p2_i_17_6,
    mul_ln37_fu_777_p2_i_17_7);
  output [14:0]A;
  input [3:0]Q;
  input [14:0]mul_ln37_fu_777_p2_i_18_0;
  input [14:0]mul_ln37_fu_777_p2_i_18_1;
  input [14:0]mul_ln37_fu_777_p2_i_18_2;
  input [14:0]mul_ln37_fu_777_p2_i_18_3;
  input [14:0]mul_ln37_fu_777_p2_i_18_4;
  input [14:0]mul_ln37_fu_777_p2_i_18_5;
  input [14:0]mul_ln37_fu_777_p2_i_18_6;
  input [14:0]mul_ln37_fu_777_p2_i_18_7;
  input [14:0]mul_ln37_fu_777_p2_i_17_0;
  input [14:0]mul_ln37_fu_777_p2_i_17_1;
  input [14:0]mul_ln37_fu_777_p2_i_17_2;
  input [14:0]mul_ln37_fu_777_p2_i_17_3;
  input [14:0]mul_ln37_fu_777_p2_i_17_4;
  input [14:0]mul_ln37_fu_777_p2_i_17_5;
  input [14:0]mul_ln37_fu_777_p2_i_17_6;
  input [14:0]mul_ln37_fu_777_p2_i_17_7;

  wire [14:0]A;
  wire [3:0]Q;
  wire [14:0]mul_ln37_fu_777_p2_i_17_0;
  wire [14:0]mul_ln37_fu_777_p2_i_17_1;
  wire [14:0]mul_ln37_fu_777_p2_i_17_2;
  wire [14:0]mul_ln37_fu_777_p2_i_17_3;
  wire [14:0]mul_ln37_fu_777_p2_i_17_4;
  wire [14:0]mul_ln37_fu_777_p2_i_17_5;
  wire [14:0]mul_ln37_fu_777_p2_i_17_6;
  wire [14:0]mul_ln37_fu_777_p2_i_17_7;
  wire [14:0]mul_ln37_fu_777_p2_i_18_0;
  wire [14:0]mul_ln37_fu_777_p2_i_18_1;
  wire [14:0]mul_ln37_fu_777_p2_i_18_2;
  wire [14:0]mul_ln37_fu_777_p2_i_18_3;
  wire [14:0]mul_ln37_fu_777_p2_i_18_4;
  wire [14:0]mul_ln37_fu_777_p2_i_18_5;
  wire [14:0]mul_ln37_fu_777_p2_i_18_6;
  wire [14:0]mul_ln37_fu_777_p2_i_18_7;
  wire [31:0]mux_2_0__2;
  wire [31:0]mux_2_1__2;
  wire [31:0]mux_2_2__2;
  wire [31:0]mux_2_3__2;
  wire [31:0]mux_3_0__2;
  wire [31:0]mux_3_1__2;

  MUXF8 mul_ln37_fu_777_p2_i_10
       (.I0(mux_3_0__2[6]),
        .I1(mux_3_1__2[6]),
        .O(A[6]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_100
       (.I0(mul_ln37_fu_777_p2_i_17_0[1]),
        .I1(mul_ln37_fu_777_p2_i_17_1[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[1]),
        .O(mux_2_1__2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_101
       (.I0(mul_ln37_fu_777_p2_i_18_4[1]),
        .I1(mul_ln37_fu_777_p2_i_18_5[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[1]),
        .O(mux_2_2__2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_102
       (.I0(mul_ln37_fu_777_p2_i_18_0[1]),
        .I1(mul_ln37_fu_777_p2_i_18_1[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[1]),
        .O(mux_2_3__2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_103
       (.I0(mul_ln37_fu_777_p2_i_17_4[0]),
        .I1(mul_ln37_fu_777_p2_i_17_5[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[0]),
        .O(mux_2_0__2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_104
       (.I0(mul_ln37_fu_777_p2_i_17_0[0]),
        .I1(mul_ln37_fu_777_p2_i_17_1[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[0]),
        .O(mux_2_1__2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_105
       (.I0(mul_ln37_fu_777_p2_i_18_4[0]),
        .I1(mul_ln37_fu_777_p2_i_18_5[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[0]),
        .O(mux_2_2__2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_106
       (.I0(mul_ln37_fu_777_p2_i_18_0[0]),
        .I1(mul_ln37_fu_777_p2_i_18_1[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[0]),
        .O(mux_2_3__2[0]));
  MUXF8 mul_ln37_fu_777_p2_i_11
       (.I0(mux_3_0__2[5]),
        .I1(mux_3_1__2[5]),
        .O(A[5]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_777_p2_i_12
       (.I0(mux_3_0__2[4]),
        .I1(mux_3_1__2[4]),
        .O(A[4]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_777_p2_i_13
       (.I0(mux_3_0__2[3]),
        .I1(mux_3_1__2[3]),
        .O(A[3]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_777_p2_i_14
       (.I0(mux_3_0__2[2]),
        .I1(mux_3_1__2[2]),
        .O(A[2]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_777_p2_i_15
       (.I0(mux_3_0__2[1]),
        .I1(mux_3_1__2[1]),
        .O(A[1]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_777_p2_i_16
       (.I0(mux_3_0__2[0]),
        .I1(mux_3_1__2[0]),
        .O(A[0]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_777_p2_i_17
       (.I0(mux_2_0__2[31]),
        .I1(mux_2_1__2[31]),
        .O(mux_3_0__2[31]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_18
       (.I0(mux_2_2__2[31]),
        .I1(mux_2_3__2[31]),
        .O(mux_3_1__2[31]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_19
       (.I0(mux_2_0__2[13]),
        .I1(mux_2_1__2[13]),
        .O(mux_3_0__2[13]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_777_p2_i_2
       (.I0(mux_3_0__2[31]),
        .I1(mux_3_1__2[31]),
        .O(A[14]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_777_p2_i_20
       (.I0(mux_2_2__2[13]),
        .I1(mux_2_3__2[13]),
        .O(mux_3_1__2[13]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_21
       (.I0(mux_2_0__2[12]),
        .I1(mux_2_1__2[12]),
        .O(mux_3_0__2[12]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_22
       (.I0(mux_2_2__2[12]),
        .I1(mux_2_3__2[12]),
        .O(mux_3_1__2[12]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_23
       (.I0(mux_2_0__2[11]),
        .I1(mux_2_1__2[11]),
        .O(mux_3_0__2[11]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_24
       (.I0(mux_2_2__2[11]),
        .I1(mux_2_3__2[11]),
        .O(mux_3_1__2[11]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_25
       (.I0(mux_2_0__2[10]),
        .I1(mux_2_1__2[10]),
        .O(mux_3_0__2[10]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_26
       (.I0(mux_2_2__2[10]),
        .I1(mux_2_3__2[10]),
        .O(mux_3_1__2[10]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_27
       (.I0(mux_2_0__2[9]),
        .I1(mux_2_1__2[9]),
        .O(mux_3_0__2[9]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_28
       (.I0(mux_2_2__2[9]),
        .I1(mux_2_3__2[9]),
        .O(mux_3_1__2[9]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_29
       (.I0(mux_2_0__2[8]),
        .I1(mux_2_1__2[8]),
        .O(mux_3_0__2[8]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_777_p2_i_3
       (.I0(mux_3_0__2[13]),
        .I1(mux_3_1__2[13]),
        .O(A[13]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_777_p2_i_30
       (.I0(mux_2_2__2[8]),
        .I1(mux_2_3__2[8]),
        .O(mux_3_1__2[8]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_31
       (.I0(mux_2_0__2[7]),
        .I1(mux_2_1__2[7]),
        .O(mux_3_0__2[7]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_32
       (.I0(mux_2_2__2[7]),
        .I1(mux_2_3__2[7]),
        .O(mux_3_1__2[7]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_33
       (.I0(mux_2_0__2[6]),
        .I1(mux_2_1__2[6]),
        .O(mux_3_0__2[6]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_34
       (.I0(mux_2_2__2[6]),
        .I1(mux_2_3__2[6]),
        .O(mux_3_1__2[6]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_35
       (.I0(mux_2_0__2[5]),
        .I1(mux_2_1__2[5]),
        .O(mux_3_0__2[5]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_36
       (.I0(mux_2_2__2[5]),
        .I1(mux_2_3__2[5]),
        .O(mux_3_1__2[5]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_37
       (.I0(mux_2_0__2[4]),
        .I1(mux_2_1__2[4]),
        .O(mux_3_0__2[4]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_38
       (.I0(mux_2_2__2[4]),
        .I1(mux_2_3__2[4]),
        .O(mux_3_1__2[4]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_39
       (.I0(mux_2_0__2[3]),
        .I1(mux_2_1__2[3]),
        .O(mux_3_0__2[3]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_777_p2_i_4
       (.I0(mux_3_0__2[12]),
        .I1(mux_3_1__2[12]),
        .O(A[12]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_777_p2_i_40
       (.I0(mux_2_2__2[3]),
        .I1(mux_2_3__2[3]),
        .O(mux_3_1__2[3]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_41
       (.I0(mux_2_0__2[2]),
        .I1(mux_2_1__2[2]),
        .O(mux_3_0__2[2]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_42
       (.I0(mux_2_2__2[2]),
        .I1(mux_2_3__2[2]),
        .O(mux_3_1__2[2]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_43
       (.I0(mux_2_0__2[1]),
        .I1(mux_2_1__2[1]),
        .O(mux_3_0__2[1]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_44
       (.I0(mux_2_2__2[1]),
        .I1(mux_2_3__2[1]),
        .O(mux_3_1__2[1]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_45
       (.I0(mux_2_0__2[0]),
        .I1(mux_2_1__2[0]),
        .O(mux_3_0__2[0]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_777_p2_i_46
       (.I0(mux_2_2__2[0]),
        .I1(mux_2_3__2[0]),
        .O(mux_3_1__2[0]),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_47
       (.I0(mul_ln37_fu_777_p2_i_17_4[14]),
        .I1(mul_ln37_fu_777_p2_i_17_5[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[14]),
        .O(mux_2_0__2[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_48
       (.I0(mul_ln37_fu_777_p2_i_17_0[14]),
        .I1(mul_ln37_fu_777_p2_i_17_1[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[14]),
        .O(mux_2_1__2[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_49
       (.I0(mul_ln37_fu_777_p2_i_18_4[14]),
        .I1(mul_ln37_fu_777_p2_i_18_5[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[14]),
        .O(mux_2_2__2[31]));
  MUXF8 mul_ln37_fu_777_p2_i_5
       (.I0(mux_3_0__2[11]),
        .I1(mux_3_1__2[11]),
        .O(A[11]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_50
       (.I0(mul_ln37_fu_777_p2_i_18_0[14]),
        .I1(mul_ln37_fu_777_p2_i_18_1[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[14]),
        .O(mux_2_3__2[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_51
       (.I0(mul_ln37_fu_777_p2_i_17_4[13]),
        .I1(mul_ln37_fu_777_p2_i_17_5[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[13]),
        .O(mux_2_0__2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_52
       (.I0(mul_ln37_fu_777_p2_i_17_0[13]),
        .I1(mul_ln37_fu_777_p2_i_17_1[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[13]),
        .O(mux_2_1__2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_53
       (.I0(mul_ln37_fu_777_p2_i_18_4[13]),
        .I1(mul_ln37_fu_777_p2_i_18_5[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[13]),
        .O(mux_2_2__2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_54
       (.I0(mul_ln37_fu_777_p2_i_18_0[13]),
        .I1(mul_ln37_fu_777_p2_i_18_1[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[13]),
        .O(mux_2_3__2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_55
       (.I0(mul_ln37_fu_777_p2_i_17_4[12]),
        .I1(mul_ln37_fu_777_p2_i_17_5[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[12]),
        .O(mux_2_0__2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_56
       (.I0(mul_ln37_fu_777_p2_i_17_0[12]),
        .I1(mul_ln37_fu_777_p2_i_17_1[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[12]),
        .O(mux_2_1__2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_57
       (.I0(mul_ln37_fu_777_p2_i_18_4[12]),
        .I1(mul_ln37_fu_777_p2_i_18_5[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[12]),
        .O(mux_2_2__2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_58
       (.I0(mul_ln37_fu_777_p2_i_18_0[12]),
        .I1(mul_ln37_fu_777_p2_i_18_1[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[12]),
        .O(mux_2_3__2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_59
       (.I0(mul_ln37_fu_777_p2_i_17_4[11]),
        .I1(mul_ln37_fu_777_p2_i_17_5[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[11]),
        .O(mux_2_0__2[11]));
  MUXF8 mul_ln37_fu_777_p2_i_6
       (.I0(mux_3_0__2[10]),
        .I1(mux_3_1__2[10]),
        .O(A[10]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_60
       (.I0(mul_ln37_fu_777_p2_i_17_0[11]),
        .I1(mul_ln37_fu_777_p2_i_17_1[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[11]),
        .O(mux_2_1__2[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_61
       (.I0(mul_ln37_fu_777_p2_i_18_4[11]),
        .I1(mul_ln37_fu_777_p2_i_18_5[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[11]),
        .O(mux_2_2__2[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_62
       (.I0(mul_ln37_fu_777_p2_i_18_0[11]),
        .I1(mul_ln37_fu_777_p2_i_18_1[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[11]),
        .O(mux_2_3__2[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_63
       (.I0(mul_ln37_fu_777_p2_i_17_4[10]),
        .I1(mul_ln37_fu_777_p2_i_17_5[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[10]),
        .O(mux_2_0__2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_64
       (.I0(mul_ln37_fu_777_p2_i_17_0[10]),
        .I1(mul_ln37_fu_777_p2_i_17_1[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[10]),
        .O(mux_2_1__2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_65
       (.I0(mul_ln37_fu_777_p2_i_18_4[10]),
        .I1(mul_ln37_fu_777_p2_i_18_5[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[10]),
        .O(mux_2_2__2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_66
       (.I0(mul_ln37_fu_777_p2_i_18_0[10]),
        .I1(mul_ln37_fu_777_p2_i_18_1[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[10]),
        .O(mux_2_3__2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_67
       (.I0(mul_ln37_fu_777_p2_i_17_4[9]),
        .I1(mul_ln37_fu_777_p2_i_17_5[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[9]),
        .O(mux_2_0__2[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_68
       (.I0(mul_ln37_fu_777_p2_i_17_0[9]),
        .I1(mul_ln37_fu_777_p2_i_17_1[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[9]),
        .O(mux_2_1__2[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_69
       (.I0(mul_ln37_fu_777_p2_i_18_4[9]),
        .I1(mul_ln37_fu_777_p2_i_18_5[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[9]),
        .O(mux_2_2__2[9]));
  MUXF8 mul_ln37_fu_777_p2_i_7
       (.I0(mux_3_0__2[9]),
        .I1(mux_3_1__2[9]),
        .O(A[9]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_70
       (.I0(mul_ln37_fu_777_p2_i_18_0[9]),
        .I1(mul_ln37_fu_777_p2_i_18_1[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[9]),
        .O(mux_2_3__2[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_71
       (.I0(mul_ln37_fu_777_p2_i_17_4[8]),
        .I1(mul_ln37_fu_777_p2_i_17_5[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[8]),
        .O(mux_2_0__2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_72
       (.I0(mul_ln37_fu_777_p2_i_17_0[8]),
        .I1(mul_ln37_fu_777_p2_i_17_1[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[8]),
        .O(mux_2_1__2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_73
       (.I0(mul_ln37_fu_777_p2_i_18_4[8]),
        .I1(mul_ln37_fu_777_p2_i_18_5[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[8]),
        .O(mux_2_2__2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_74
       (.I0(mul_ln37_fu_777_p2_i_18_0[8]),
        .I1(mul_ln37_fu_777_p2_i_18_1[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[8]),
        .O(mux_2_3__2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_75
       (.I0(mul_ln37_fu_777_p2_i_17_4[7]),
        .I1(mul_ln37_fu_777_p2_i_17_5[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[7]),
        .O(mux_2_0__2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_76
       (.I0(mul_ln37_fu_777_p2_i_17_0[7]),
        .I1(mul_ln37_fu_777_p2_i_17_1[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[7]),
        .O(mux_2_1__2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_77
       (.I0(mul_ln37_fu_777_p2_i_18_4[7]),
        .I1(mul_ln37_fu_777_p2_i_18_5[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[7]),
        .O(mux_2_2__2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_78
       (.I0(mul_ln37_fu_777_p2_i_18_0[7]),
        .I1(mul_ln37_fu_777_p2_i_18_1[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[7]),
        .O(mux_2_3__2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_79
       (.I0(mul_ln37_fu_777_p2_i_17_4[6]),
        .I1(mul_ln37_fu_777_p2_i_17_5[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[6]),
        .O(mux_2_0__2[6]));
  MUXF8 mul_ln37_fu_777_p2_i_8
       (.I0(mux_3_0__2[8]),
        .I1(mux_3_1__2[8]),
        .O(A[8]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_80
       (.I0(mul_ln37_fu_777_p2_i_17_0[6]),
        .I1(mul_ln37_fu_777_p2_i_17_1[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[6]),
        .O(mux_2_1__2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_81
       (.I0(mul_ln37_fu_777_p2_i_18_4[6]),
        .I1(mul_ln37_fu_777_p2_i_18_5[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[6]),
        .O(mux_2_2__2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_82
       (.I0(mul_ln37_fu_777_p2_i_18_0[6]),
        .I1(mul_ln37_fu_777_p2_i_18_1[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[6]),
        .O(mux_2_3__2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_83
       (.I0(mul_ln37_fu_777_p2_i_17_4[5]),
        .I1(mul_ln37_fu_777_p2_i_17_5[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[5]),
        .O(mux_2_0__2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_84
       (.I0(mul_ln37_fu_777_p2_i_17_0[5]),
        .I1(mul_ln37_fu_777_p2_i_17_1[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[5]),
        .O(mux_2_1__2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_85
       (.I0(mul_ln37_fu_777_p2_i_18_4[5]),
        .I1(mul_ln37_fu_777_p2_i_18_5[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[5]),
        .O(mux_2_2__2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_86
       (.I0(mul_ln37_fu_777_p2_i_18_0[5]),
        .I1(mul_ln37_fu_777_p2_i_18_1[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[5]),
        .O(mux_2_3__2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_87
       (.I0(mul_ln37_fu_777_p2_i_17_4[4]),
        .I1(mul_ln37_fu_777_p2_i_17_5[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[4]),
        .O(mux_2_0__2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_88
       (.I0(mul_ln37_fu_777_p2_i_17_0[4]),
        .I1(mul_ln37_fu_777_p2_i_17_1[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[4]),
        .O(mux_2_1__2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_89
       (.I0(mul_ln37_fu_777_p2_i_18_4[4]),
        .I1(mul_ln37_fu_777_p2_i_18_5[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[4]),
        .O(mux_2_2__2[4]));
  MUXF8 mul_ln37_fu_777_p2_i_9
       (.I0(mux_3_0__2[7]),
        .I1(mux_3_1__2[7]),
        .O(A[7]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_90
       (.I0(mul_ln37_fu_777_p2_i_18_0[4]),
        .I1(mul_ln37_fu_777_p2_i_18_1[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[4]),
        .O(mux_2_3__2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_91
       (.I0(mul_ln37_fu_777_p2_i_17_4[3]),
        .I1(mul_ln37_fu_777_p2_i_17_5[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[3]),
        .O(mux_2_0__2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_92
       (.I0(mul_ln37_fu_777_p2_i_17_0[3]),
        .I1(mul_ln37_fu_777_p2_i_17_1[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[3]),
        .O(mux_2_1__2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_93
       (.I0(mul_ln37_fu_777_p2_i_18_4[3]),
        .I1(mul_ln37_fu_777_p2_i_18_5[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[3]),
        .O(mux_2_2__2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_94
       (.I0(mul_ln37_fu_777_p2_i_18_0[3]),
        .I1(mul_ln37_fu_777_p2_i_18_1[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[3]),
        .O(mux_2_3__2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_95
       (.I0(mul_ln37_fu_777_p2_i_17_4[2]),
        .I1(mul_ln37_fu_777_p2_i_17_5[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[2]),
        .O(mux_2_0__2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_96
       (.I0(mul_ln37_fu_777_p2_i_17_0[2]),
        .I1(mul_ln37_fu_777_p2_i_17_1[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_2[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_3[2]),
        .O(mux_2_1__2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_97
       (.I0(mul_ln37_fu_777_p2_i_18_4[2]),
        .I1(mul_ln37_fu_777_p2_i_18_5[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_6[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_7[2]),
        .O(mux_2_2__2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_98
       (.I0(mul_ln37_fu_777_p2_i_18_0[2]),
        .I1(mul_ln37_fu_777_p2_i_18_1[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_18_2[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_18_3[2]),
        .O(mux_2_3__2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_777_p2_i_99
       (.I0(mul_ln37_fu_777_p2_i_17_4[1]),
        .I1(mul_ln37_fu_777_p2_i_17_5[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_777_p2_i_17_6[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_777_p2_i_17_7[1]),
        .O(mux_2_0__2[1]));
endmodule

(* ORIG_REF_NAME = "network_mux_164_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_10
   (A,
    Q,
    mul_ln37_fu_1334_p2_i_18_0,
    mul_ln37_fu_1334_p2_i_18_1,
    mul_ln37_fu_1334_p2_i_18_2,
    mul_ln37_fu_1334_p2_i_18_3,
    mul_ln37_fu_1334_p2_i_18_4,
    mul_ln37_fu_1334_p2_i_18_5,
    mul_ln37_fu_1334_p2_i_18_6,
    mul_ln37_fu_1334_p2_i_18_7,
    mul_ln37_fu_1334_p2_i_17_0,
    mul_ln37_fu_1334_p2_i_17_1,
    mul_ln37_fu_1334_p2_i_17_2,
    mul_ln37_fu_1334_p2_i_17_3,
    mul_ln37_fu_1334_p2_i_17_4,
    mul_ln37_fu_1334_p2_i_17_5,
    mul_ln37_fu_1334_p2_i_17_6,
    mul_ln37_fu_1334_p2_i_17_7);
  output [14:0]A;
  input [3:0]Q;
  input [14:0]mul_ln37_fu_1334_p2_i_18_0;
  input [14:0]mul_ln37_fu_1334_p2_i_18_1;
  input [14:0]mul_ln37_fu_1334_p2_i_18_2;
  input [14:0]mul_ln37_fu_1334_p2_i_18_3;
  input [14:0]mul_ln37_fu_1334_p2_i_18_4;
  input [14:0]mul_ln37_fu_1334_p2_i_18_5;
  input [14:0]mul_ln37_fu_1334_p2_i_18_6;
  input [14:0]mul_ln37_fu_1334_p2_i_18_7;
  input [14:0]mul_ln37_fu_1334_p2_i_17_0;
  input [14:0]mul_ln37_fu_1334_p2_i_17_1;
  input [14:0]mul_ln37_fu_1334_p2_i_17_2;
  input [14:0]mul_ln37_fu_1334_p2_i_17_3;
  input [14:0]mul_ln37_fu_1334_p2_i_17_4;
  input [14:0]mul_ln37_fu_1334_p2_i_17_5;
  input [14:0]mul_ln37_fu_1334_p2_i_17_6;
  input [14:0]mul_ln37_fu_1334_p2_i_17_7;

  wire [14:0]A;
  wire [3:0]Q;
  wire [14:0]mul_ln37_fu_1334_p2_i_17_0;
  wire [14:0]mul_ln37_fu_1334_p2_i_17_1;
  wire [14:0]mul_ln37_fu_1334_p2_i_17_2;
  wire [14:0]mul_ln37_fu_1334_p2_i_17_3;
  wire [14:0]mul_ln37_fu_1334_p2_i_17_4;
  wire [14:0]mul_ln37_fu_1334_p2_i_17_5;
  wire [14:0]mul_ln37_fu_1334_p2_i_17_6;
  wire [14:0]mul_ln37_fu_1334_p2_i_17_7;
  wire [14:0]mul_ln37_fu_1334_p2_i_18_0;
  wire [14:0]mul_ln37_fu_1334_p2_i_18_1;
  wire [14:0]mul_ln37_fu_1334_p2_i_18_2;
  wire [14:0]mul_ln37_fu_1334_p2_i_18_3;
  wire [14:0]mul_ln37_fu_1334_p2_i_18_4;
  wire [14:0]mul_ln37_fu_1334_p2_i_18_5;
  wire [14:0]mul_ln37_fu_1334_p2_i_18_6;
  wire [14:0]mul_ln37_fu_1334_p2_i_18_7;
  wire [31:0]mux_2_0;
  wire [31:0]mux_2_1;
  wire [31:0]mux_2_2;
  wire [31:0]mux_2_3;
  wire [31:0]mux_3_0;
  wire [31:0]mux_3_1;

  MUXF8 mul_ln37_fu_1334_p2_i_10
       (.I0(mux_3_0[6]),
        .I1(mux_3_1[6]),
        .O(A[6]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_100
       (.I0(mul_ln37_fu_1334_p2_i_17_0[1]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[1]),
        .O(mux_2_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_101
       (.I0(mul_ln37_fu_1334_p2_i_18_4[1]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[1]),
        .O(mux_2_2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_102
       (.I0(mul_ln37_fu_1334_p2_i_18_0[1]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[1]),
        .O(mux_2_3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_103
       (.I0(mul_ln37_fu_1334_p2_i_17_4[0]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[0]),
        .O(mux_2_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_104
       (.I0(mul_ln37_fu_1334_p2_i_17_0[0]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[0]),
        .O(mux_2_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_105
       (.I0(mul_ln37_fu_1334_p2_i_18_4[0]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[0]),
        .O(mux_2_2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_106
       (.I0(mul_ln37_fu_1334_p2_i_18_0[0]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[0]),
        .O(mux_2_3[0]));
  MUXF8 mul_ln37_fu_1334_p2_i_11
       (.I0(mux_3_0[5]),
        .I1(mux_3_1[5]),
        .O(A[5]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1334_p2_i_12
       (.I0(mux_3_0[4]),
        .I1(mux_3_1[4]),
        .O(A[4]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1334_p2_i_13
       (.I0(mux_3_0[3]),
        .I1(mux_3_1[3]),
        .O(A[3]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1334_p2_i_14
       (.I0(mux_3_0[2]),
        .I1(mux_3_1[2]),
        .O(A[2]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1334_p2_i_15
       (.I0(mux_3_0[1]),
        .I1(mux_3_1[1]),
        .O(A[1]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1334_p2_i_16
       (.I0(mux_3_0[0]),
        .I1(mux_3_1[0]),
        .O(A[0]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_1334_p2_i_17
       (.I0(mux_2_0[31]),
        .I1(mux_2_1[31]),
        .O(mux_3_0[31]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_18
       (.I0(mux_2_2[31]),
        .I1(mux_2_3[31]),
        .O(mux_3_1[31]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_19
       (.I0(mux_2_0[13]),
        .I1(mux_2_1[13]),
        .O(mux_3_0[13]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_1334_p2_i_2
       (.I0(mux_3_0[31]),
        .I1(mux_3_1[31]),
        .O(A[14]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_1334_p2_i_20
       (.I0(mux_2_2[13]),
        .I1(mux_2_3[13]),
        .O(mux_3_1[13]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_21
       (.I0(mux_2_0[12]),
        .I1(mux_2_1[12]),
        .O(mux_3_0[12]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_22
       (.I0(mux_2_2[12]),
        .I1(mux_2_3[12]),
        .O(mux_3_1[12]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_23
       (.I0(mux_2_0[11]),
        .I1(mux_2_1[11]),
        .O(mux_3_0[11]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_24
       (.I0(mux_2_2[11]),
        .I1(mux_2_3[11]),
        .O(mux_3_1[11]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_25
       (.I0(mux_2_0[10]),
        .I1(mux_2_1[10]),
        .O(mux_3_0[10]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_26
       (.I0(mux_2_2[10]),
        .I1(mux_2_3[10]),
        .O(mux_3_1[10]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_27
       (.I0(mux_2_0[9]),
        .I1(mux_2_1[9]),
        .O(mux_3_0[9]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_28
       (.I0(mux_2_2[9]),
        .I1(mux_2_3[9]),
        .O(mux_3_1[9]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_29
       (.I0(mux_2_0[8]),
        .I1(mux_2_1[8]),
        .O(mux_3_0[8]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_1334_p2_i_3
       (.I0(mux_3_0[13]),
        .I1(mux_3_1[13]),
        .O(A[13]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_1334_p2_i_30
       (.I0(mux_2_2[8]),
        .I1(mux_2_3[8]),
        .O(mux_3_1[8]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_31
       (.I0(mux_2_0[7]),
        .I1(mux_2_1[7]),
        .O(mux_3_0[7]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_32
       (.I0(mux_2_2[7]),
        .I1(mux_2_3[7]),
        .O(mux_3_1[7]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_33
       (.I0(mux_2_0[6]),
        .I1(mux_2_1[6]),
        .O(mux_3_0[6]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_34
       (.I0(mux_2_2[6]),
        .I1(mux_2_3[6]),
        .O(mux_3_1[6]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_35
       (.I0(mux_2_0[5]),
        .I1(mux_2_1[5]),
        .O(mux_3_0[5]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_36
       (.I0(mux_2_2[5]),
        .I1(mux_2_3[5]),
        .O(mux_3_1[5]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_37
       (.I0(mux_2_0[4]),
        .I1(mux_2_1[4]),
        .O(mux_3_0[4]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_38
       (.I0(mux_2_2[4]),
        .I1(mux_2_3[4]),
        .O(mux_3_1[4]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_39
       (.I0(mux_2_0[3]),
        .I1(mux_2_1[3]),
        .O(mux_3_0[3]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_1334_p2_i_4
       (.I0(mux_3_0[12]),
        .I1(mux_3_1[12]),
        .O(A[12]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_1334_p2_i_40
       (.I0(mux_2_2[3]),
        .I1(mux_2_3[3]),
        .O(mux_3_1[3]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_41
       (.I0(mux_2_0[2]),
        .I1(mux_2_1[2]),
        .O(mux_3_0[2]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_42
       (.I0(mux_2_2[2]),
        .I1(mux_2_3[2]),
        .O(mux_3_1[2]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_43
       (.I0(mux_2_0[1]),
        .I1(mux_2_1[1]),
        .O(mux_3_0[1]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_44
       (.I0(mux_2_2[1]),
        .I1(mux_2_3[1]),
        .O(mux_3_1[1]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_45
       (.I0(mux_2_0[0]),
        .I1(mux_2_1[0]),
        .O(mux_3_0[0]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1334_p2_i_46
       (.I0(mux_2_2[0]),
        .I1(mux_2_3[0]),
        .O(mux_3_1[0]),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_47
       (.I0(mul_ln37_fu_1334_p2_i_17_4[14]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[14]),
        .O(mux_2_0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_48
       (.I0(mul_ln37_fu_1334_p2_i_17_0[14]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[14]),
        .O(mux_2_1[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_49
       (.I0(mul_ln37_fu_1334_p2_i_18_4[14]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[14]),
        .O(mux_2_2[31]));
  MUXF8 mul_ln37_fu_1334_p2_i_5
       (.I0(mux_3_0[11]),
        .I1(mux_3_1[11]),
        .O(A[11]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_50
       (.I0(mul_ln37_fu_1334_p2_i_18_0[14]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[14]),
        .O(mux_2_3[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_51
       (.I0(mul_ln37_fu_1334_p2_i_17_4[13]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[13]),
        .O(mux_2_0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_52
       (.I0(mul_ln37_fu_1334_p2_i_17_0[13]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[13]),
        .O(mux_2_1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_53
       (.I0(mul_ln37_fu_1334_p2_i_18_4[13]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[13]),
        .O(mux_2_2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_54
       (.I0(mul_ln37_fu_1334_p2_i_18_0[13]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[13]),
        .O(mux_2_3[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_55
       (.I0(mul_ln37_fu_1334_p2_i_17_4[12]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[12]),
        .O(mux_2_0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_56
       (.I0(mul_ln37_fu_1334_p2_i_17_0[12]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[12]),
        .O(mux_2_1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_57
       (.I0(mul_ln37_fu_1334_p2_i_18_4[12]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[12]),
        .O(mux_2_2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_58
       (.I0(mul_ln37_fu_1334_p2_i_18_0[12]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[12]),
        .O(mux_2_3[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_59
       (.I0(mul_ln37_fu_1334_p2_i_17_4[11]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[11]),
        .O(mux_2_0[11]));
  MUXF8 mul_ln37_fu_1334_p2_i_6
       (.I0(mux_3_0[10]),
        .I1(mux_3_1[10]),
        .O(A[10]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_60
       (.I0(mul_ln37_fu_1334_p2_i_17_0[11]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[11]),
        .O(mux_2_1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_61
       (.I0(mul_ln37_fu_1334_p2_i_18_4[11]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[11]),
        .O(mux_2_2[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_62
       (.I0(mul_ln37_fu_1334_p2_i_18_0[11]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[11]),
        .O(mux_2_3[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_63
       (.I0(mul_ln37_fu_1334_p2_i_17_4[10]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[10]),
        .O(mux_2_0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_64
       (.I0(mul_ln37_fu_1334_p2_i_17_0[10]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[10]),
        .O(mux_2_1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_65
       (.I0(mul_ln37_fu_1334_p2_i_18_4[10]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[10]),
        .O(mux_2_2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_66
       (.I0(mul_ln37_fu_1334_p2_i_18_0[10]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[10]),
        .O(mux_2_3[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_67
       (.I0(mul_ln37_fu_1334_p2_i_17_4[9]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[9]),
        .O(mux_2_0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_68
       (.I0(mul_ln37_fu_1334_p2_i_17_0[9]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[9]),
        .O(mux_2_1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_69
       (.I0(mul_ln37_fu_1334_p2_i_18_4[9]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[9]),
        .O(mux_2_2[9]));
  MUXF8 mul_ln37_fu_1334_p2_i_7
       (.I0(mux_3_0[9]),
        .I1(mux_3_1[9]),
        .O(A[9]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_70
       (.I0(mul_ln37_fu_1334_p2_i_18_0[9]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[9]),
        .O(mux_2_3[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_71
       (.I0(mul_ln37_fu_1334_p2_i_17_4[8]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[8]),
        .O(mux_2_0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_72
       (.I0(mul_ln37_fu_1334_p2_i_17_0[8]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[8]),
        .O(mux_2_1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_73
       (.I0(mul_ln37_fu_1334_p2_i_18_4[8]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[8]),
        .O(mux_2_2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_74
       (.I0(mul_ln37_fu_1334_p2_i_18_0[8]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[8]),
        .O(mux_2_3[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_75
       (.I0(mul_ln37_fu_1334_p2_i_17_4[7]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[7]),
        .O(mux_2_0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_76
       (.I0(mul_ln37_fu_1334_p2_i_17_0[7]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[7]),
        .O(mux_2_1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_77
       (.I0(mul_ln37_fu_1334_p2_i_18_4[7]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[7]),
        .O(mux_2_2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_78
       (.I0(mul_ln37_fu_1334_p2_i_18_0[7]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[7]),
        .O(mux_2_3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_79
       (.I0(mul_ln37_fu_1334_p2_i_17_4[6]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[6]),
        .O(mux_2_0[6]));
  MUXF8 mul_ln37_fu_1334_p2_i_8
       (.I0(mux_3_0[8]),
        .I1(mux_3_1[8]),
        .O(A[8]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_80
       (.I0(mul_ln37_fu_1334_p2_i_17_0[6]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[6]),
        .O(mux_2_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_81
       (.I0(mul_ln37_fu_1334_p2_i_18_4[6]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[6]),
        .O(mux_2_2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_82
       (.I0(mul_ln37_fu_1334_p2_i_18_0[6]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[6]),
        .O(mux_2_3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_83
       (.I0(mul_ln37_fu_1334_p2_i_17_4[5]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[5]),
        .O(mux_2_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_84
       (.I0(mul_ln37_fu_1334_p2_i_17_0[5]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[5]),
        .O(mux_2_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_85
       (.I0(mul_ln37_fu_1334_p2_i_18_4[5]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[5]),
        .O(mux_2_2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_86
       (.I0(mul_ln37_fu_1334_p2_i_18_0[5]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[5]),
        .O(mux_2_3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_87
       (.I0(mul_ln37_fu_1334_p2_i_17_4[4]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[4]),
        .O(mux_2_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_88
       (.I0(mul_ln37_fu_1334_p2_i_17_0[4]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[4]),
        .O(mux_2_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_89
       (.I0(mul_ln37_fu_1334_p2_i_18_4[4]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[4]),
        .O(mux_2_2[4]));
  MUXF8 mul_ln37_fu_1334_p2_i_9
       (.I0(mux_3_0[7]),
        .I1(mux_3_1[7]),
        .O(A[7]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_90
       (.I0(mul_ln37_fu_1334_p2_i_18_0[4]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[4]),
        .O(mux_2_3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_91
       (.I0(mul_ln37_fu_1334_p2_i_17_4[3]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[3]),
        .O(mux_2_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_92
       (.I0(mul_ln37_fu_1334_p2_i_17_0[3]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[3]),
        .O(mux_2_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_93
       (.I0(mul_ln37_fu_1334_p2_i_18_4[3]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[3]),
        .O(mux_2_2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_94
       (.I0(mul_ln37_fu_1334_p2_i_18_0[3]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[3]),
        .O(mux_2_3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_95
       (.I0(mul_ln37_fu_1334_p2_i_17_4[2]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[2]),
        .O(mux_2_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_96
       (.I0(mul_ln37_fu_1334_p2_i_17_0[2]),
        .I1(mul_ln37_fu_1334_p2_i_17_1[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_2[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_3[2]),
        .O(mux_2_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_97
       (.I0(mul_ln37_fu_1334_p2_i_18_4[2]),
        .I1(mul_ln37_fu_1334_p2_i_18_5[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_6[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_7[2]),
        .O(mux_2_2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_98
       (.I0(mul_ln37_fu_1334_p2_i_18_0[2]),
        .I1(mul_ln37_fu_1334_p2_i_18_1[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_18_2[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_18_3[2]),
        .O(mux_2_3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1334_p2_i_99
       (.I0(mul_ln37_fu_1334_p2_i_17_4[1]),
        .I1(mul_ln37_fu_1334_p2_i_17_5[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1334_p2_i_17_6[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1334_p2_i_17_7[1]),
        .O(mux_2_0[1]));
endmodule

(* ORIG_REF_NAME = "network_mux_164_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_8
   (A,
    Q,
    mul_ln37_fu_1350_p2_i_19_0,
    mul_ln37_fu_1350_p2_i_19_1,
    mul_ln37_fu_1350_p2_i_19_2,
    mul_ln37_fu_1350_p2_i_19_3,
    mul_ln37_fu_1350_p2_i_19_4,
    mul_ln37_fu_1350_p2_i_19_5,
    mul_ln37_fu_1350_p2_i_19_6,
    mul_ln37_fu_1350_p2_i_18_0,
    mul_ln37_fu_1350_p2_i_18_1,
    mul_ln37_fu_1350_p2_i_18_2,
    mul_ln37_fu_1350_p2_i_18_3,
    mul_ln37_fu_1350_p2_i_18_4,
    mul_ln37_fu_1350_p2_i_18_5,
    mul_ln37_fu_1350_p2_i_18_6,
    mul_ln37_fu_1350_p2_i_18_7);
  output [15:0]A;
  input [3:0]Q;
  input [15:0]mul_ln37_fu_1350_p2_i_19_0;
  input [15:0]mul_ln37_fu_1350_p2_i_19_1;
  input [15:0]mul_ln37_fu_1350_p2_i_19_2;
  input [15:0]mul_ln37_fu_1350_p2_i_19_3;
  input [15:0]mul_ln37_fu_1350_p2_i_19_4;
  input [15:0]mul_ln37_fu_1350_p2_i_19_5;
  input [15:0]mul_ln37_fu_1350_p2_i_19_6;
  input [15:0]mul_ln37_fu_1350_p2_i_18_0;
  input [15:0]mul_ln37_fu_1350_p2_i_18_1;
  input [15:0]mul_ln37_fu_1350_p2_i_18_2;
  input [15:0]mul_ln37_fu_1350_p2_i_18_3;
  input [15:0]mul_ln37_fu_1350_p2_i_18_4;
  input [15:0]mul_ln37_fu_1350_p2_i_18_5;
  input [15:0]mul_ln37_fu_1350_p2_i_18_6;
  input [15:0]mul_ln37_fu_1350_p2_i_18_7;

  wire [15:0]A;
  wire [3:0]Q;
  wire [15:0]mul_ln37_fu_1350_p2_i_18_0;
  wire [15:0]mul_ln37_fu_1350_p2_i_18_1;
  wire [15:0]mul_ln37_fu_1350_p2_i_18_2;
  wire [15:0]mul_ln37_fu_1350_p2_i_18_3;
  wire [15:0]mul_ln37_fu_1350_p2_i_18_4;
  wire [15:0]mul_ln37_fu_1350_p2_i_18_5;
  wire [15:0]mul_ln37_fu_1350_p2_i_18_6;
  wire [15:0]mul_ln37_fu_1350_p2_i_18_7;
  wire [15:0]mul_ln37_fu_1350_p2_i_19_0;
  wire [15:0]mul_ln37_fu_1350_p2_i_19_1;
  wire [15:0]mul_ln37_fu_1350_p2_i_19_2;
  wire [15:0]mul_ln37_fu_1350_p2_i_19_3;
  wire [15:0]mul_ln37_fu_1350_p2_i_19_4;
  wire [15:0]mul_ln37_fu_1350_p2_i_19_5;
  wire [15:0]mul_ln37_fu_1350_p2_i_19_6;
  wire [31:0]mux_2_0__0;
  wire [31:0]mux_2_1__0;
  wire [31:0]mux_2_2__0;
  wire [31:0]mux_2_3__0;
  wire [31:0]mux_3_0__0;
  wire [31:0]mux_3_1__0;

  MUXF8 mul_ln37_fu_1350_p2_i_10
       (.I0(mux_3_0__0[7]),
        .I1(mux_3_1__0[7]),
        .O(A[7]),
        .S(Q[3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_100
       (.I0(mul_ln37_fu_1350_p2_i_19_4[3]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[3]),
        .O(mux_2_2__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_101
       (.I0(mul_ln37_fu_1350_p2_i_19_0[3]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[3]),
        .O(mux_2_3__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_102
       (.I0(mul_ln37_fu_1350_p2_i_18_4[2]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[2]),
        .O(mux_2_0__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_103
       (.I0(mul_ln37_fu_1350_p2_i_18_0[2]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[2]),
        .O(mux_2_1__0[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_104
       (.I0(mul_ln37_fu_1350_p2_i_19_4[2]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[2]),
        .O(mux_2_2__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_105
       (.I0(mul_ln37_fu_1350_p2_i_19_0[2]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[2]),
        .O(mux_2_3__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_106
       (.I0(mul_ln37_fu_1350_p2_i_18_4[1]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[1]),
        .O(mux_2_0__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_107
       (.I0(mul_ln37_fu_1350_p2_i_18_0[1]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[1]),
        .O(mux_2_1__0[1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_108
       (.I0(mul_ln37_fu_1350_p2_i_19_4[1]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[1]),
        .O(mux_2_2__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_109
       (.I0(mul_ln37_fu_1350_p2_i_19_0[1]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[1]),
        .O(mux_2_3__0[1]));
  MUXF8 mul_ln37_fu_1350_p2_i_11
       (.I0(mux_3_0__0[6]),
        .I1(mux_3_1__0[6]),
        .O(A[6]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_110
       (.I0(mul_ln37_fu_1350_p2_i_18_4[0]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[0]),
        .O(mux_2_0__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_111
       (.I0(mul_ln37_fu_1350_p2_i_18_0[0]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[0]),
        .O(mux_2_1__0[0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_112
       (.I0(mul_ln37_fu_1350_p2_i_19_4[0]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[0]),
        .O(mux_2_2__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_113
       (.I0(mul_ln37_fu_1350_p2_i_19_0[0]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[0]),
        .O(mux_2_3__0[0]));
  MUXF8 mul_ln37_fu_1350_p2_i_12
       (.I0(mux_3_0__0[5]),
        .I1(mux_3_1__0[5]),
        .O(A[5]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1350_p2_i_13
       (.I0(mux_3_0__0[4]),
        .I1(mux_3_1__0[4]),
        .O(A[4]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1350_p2_i_14
       (.I0(mux_3_0__0[3]),
        .I1(mux_3_1__0[3]),
        .O(A[3]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1350_p2_i_15
       (.I0(mux_3_0__0[2]),
        .I1(mux_3_1__0[2]),
        .O(A[2]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1350_p2_i_16
       (.I0(mux_3_0__0[1]),
        .I1(mux_3_1__0[1]),
        .O(A[1]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1350_p2_i_17
       (.I0(mux_3_0__0[0]),
        .I1(mux_3_1__0[0]),
        .O(A[0]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_1350_p2_i_18
       (.I0(mux_2_0__0[31]),
        .I1(mux_2_1__0[31]),
        .O(mux_3_0__0[31]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_19
       (.I0(mux_2_2__0[31]),
        .I1(mux_2_3__0[31]),
        .O(mux_3_1__0[31]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_1350_p2_i_2
       (.I0(mux_3_0__0[31]),
        .I1(mux_3_1__0[31]),
        .O(A[15]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_1350_p2_i_20
       (.I0(mux_2_0__0[14]),
        .I1(mux_2_1__0[14]),
        .O(mux_3_0__0[14]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_21
       (.I0(mux_2_2__0[14]),
        .I1(mux_2_3__0[14]),
        .O(mux_3_1__0[14]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_22
       (.I0(mux_2_0__0[13]),
        .I1(mux_2_1__0[13]),
        .O(mux_3_0__0[13]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_23
       (.I0(mux_2_2__0[13]),
        .I1(mux_2_3__0[13]),
        .O(mux_3_1__0[13]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_24
       (.I0(mux_2_0__0[12]),
        .I1(mux_2_1__0[12]),
        .O(mux_3_0__0[12]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_25
       (.I0(mux_2_2__0[12]),
        .I1(mux_2_3__0[12]),
        .O(mux_3_1__0[12]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_26
       (.I0(mux_2_0__0[11]),
        .I1(mux_2_1__0[11]),
        .O(mux_3_0__0[11]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_27
       (.I0(mux_2_2__0[11]),
        .I1(mux_2_3__0[11]),
        .O(mux_3_1__0[11]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_28
       (.I0(mux_2_0__0[10]),
        .I1(mux_2_1__0[10]),
        .O(mux_3_0__0[10]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_29
       (.I0(mux_2_2__0[10]),
        .I1(mux_2_3__0[10]),
        .O(mux_3_1__0[10]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_1350_p2_i_3
       (.I0(mux_3_0__0[14]),
        .I1(mux_3_1__0[14]),
        .O(A[14]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_1350_p2_i_30
       (.I0(mux_2_0__0[9]),
        .I1(mux_2_1__0[9]),
        .O(mux_3_0__0[9]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_31
       (.I0(mux_2_2__0[9]),
        .I1(mux_2_3__0[9]),
        .O(mux_3_1__0[9]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_32
       (.I0(mux_2_0__0[8]),
        .I1(mux_2_1__0[8]),
        .O(mux_3_0__0[8]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_33
       (.I0(mux_2_2__0[8]),
        .I1(mux_2_3__0[8]),
        .O(mux_3_1__0[8]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_34
       (.I0(mux_2_0__0[7]),
        .I1(mux_2_1__0[7]),
        .O(mux_3_0__0[7]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_35
       (.I0(mux_2_2__0[7]),
        .I1(mux_2_3__0[7]),
        .O(mux_3_1__0[7]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_36
       (.I0(mux_2_0__0[6]),
        .I1(mux_2_1__0[6]),
        .O(mux_3_0__0[6]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_37
       (.I0(mux_2_2__0[6]),
        .I1(mux_2_3__0[6]),
        .O(mux_3_1__0[6]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_38
       (.I0(mux_2_0__0[5]),
        .I1(mux_2_1__0[5]),
        .O(mux_3_0__0[5]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_39
       (.I0(mux_2_2__0[5]),
        .I1(mux_2_3__0[5]),
        .O(mux_3_1__0[5]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_1350_p2_i_4
       (.I0(mux_3_0__0[13]),
        .I1(mux_3_1__0[13]),
        .O(A[13]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_1350_p2_i_40
       (.I0(mux_2_0__0[4]),
        .I1(mux_2_1__0[4]),
        .O(mux_3_0__0[4]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_41
       (.I0(mux_2_2__0[4]),
        .I1(mux_2_3__0[4]),
        .O(mux_3_1__0[4]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_42
       (.I0(mux_2_0__0[3]),
        .I1(mux_2_1__0[3]),
        .O(mux_3_0__0[3]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_43
       (.I0(mux_2_2__0[3]),
        .I1(mux_2_3__0[3]),
        .O(mux_3_1__0[3]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_44
       (.I0(mux_2_0__0[2]),
        .I1(mux_2_1__0[2]),
        .O(mux_3_0__0[2]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_45
       (.I0(mux_2_2__0[2]),
        .I1(mux_2_3__0[2]),
        .O(mux_3_1__0[2]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_46
       (.I0(mux_2_0__0[1]),
        .I1(mux_2_1__0[1]),
        .O(mux_3_0__0[1]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_47
       (.I0(mux_2_2__0[1]),
        .I1(mux_2_3__0[1]),
        .O(mux_3_1__0[1]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_48
       (.I0(mux_2_0__0[0]),
        .I1(mux_2_1__0[0]),
        .O(mux_3_0__0[0]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1350_p2_i_49
       (.I0(mux_2_2__0[0]),
        .I1(mux_2_3__0[0]),
        .O(mux_3_1__0[0]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_1350_p2_i_5
       (.I0(mux_3_0__0[12]),
        .I1(mux_3_1__0[12]),
        .O(A[12]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_50
       (.I0(mul_ln37_fu_1350_p2_i_18_4[15]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[15]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[15]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[15]),
        .O(mux_2_0__0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_51
       (.I0(mul_ln37_fu_1350_p2_i_18_0[15]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[15]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[15]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[15]),
        .O(mux_2_1__0[31]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_52
       (.I0(mul_ln37_fu_1350_p2_i_19_4[15]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[15]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[15]),
        .O(mux_2_2__0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_53
       (.I0(mul_ln37_fu_1350_p2_i_19_0[15]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[15]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[15]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[15]),
        .O(mux_2_3__0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_54
       (.I0(mul_ln37_fu_1350_p2_i_18_4[14]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[14]),
        .O(mux_2_0__0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_55
       (.I0(mul_ln37_fu_1350_p2_i_18_0[14]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[14]),
        .O(mux_2_1__0[14]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_56
       (.I0(mul_ln37_fu_1350_p2_i_19_4[14]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[14]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[14]),
        .O(mux_2_2__0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_57
       (.I0(mul_ln37_fu_1350_p2_i_19_0[14]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[14]),
        .O(mux_2_3__0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_58
       (.I0(mul_ln37_fu_1350_p2_i_18_4[13]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[13]),
        .O(mux_2_0__0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_59
       (.I0(mul_ln37_fu_1350_p2_i_18_0[13]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[13]),
        .O(mux_2_1__0[13]));
  MUXF8 mul_ln37_fu_1350_p2_i_6
       (.I0(mux_3_0__0[11]),
        .I1(mux_3_1__0[11]),
        .O(A[11]),
        .S(Q[3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_60
       (.I0(mul_ln37_fu_1350_p2_i_19_4[13]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[13]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[13]),
        .O(mux_2_2__0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_61
       (.I0(mul_ln37_fu_1350_p2_i_19_0[13]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[13]),
        .O(mux_2_3__0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_62
       (.I0(mul_ln37_fu_1350_p2_i_18_4[12]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[12]),
        .O(mux_2_0__0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_63
       (.I0(mul_ln37_fu_1350_p2_i_18_0[12]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[12]),
        .O(mux_2_1__0[12]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_64
       (.I0(mul_ln37_fu_1350_p2_i_19_4[12]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[12]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[12]),
        .O(mux_2_2__0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_65
       (.I0(mul_ln37_fu_1350_p2_i_19_0[12]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[12]),
        .O(mux_2_3__0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_66
       (.I0(mul_ln37_fu_1350_p2_i_18_4[11]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[11]),
        .O(mux_2_0__0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_67
       (.I0(mul_ln37_fu_1350_p2_i_18_0[11]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[11]),
        .O(mux_2_1__0[11]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_68
       (.I0(mul_ln37_fu_1350_p2_i_19_4[11]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[11]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[11]),
        .O(mux_2_2__0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_69
       (.I0(mul_ln37_fu_1350_p2_i_19_0[11]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[11]),
        .O(mux_2_3__0[11]));
  MUXF8 mul_ln37_fu_1350_p2_i_7
       (.I0(mux_3_0__0[10]),
        .I1(mux_3_1__0[10]),
        .O(A[10]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_70
       (.I0(mul_ln37_fu_1350_p2_i_18_4[10]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[10]),
        .O(mux_2_0__0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_71
       (.I0(mul_ln37_fu_1350_p2_i_18_0[10]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[10]),
        .O(mux_2_1__0[10]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_72
       (.I0(mul_ln37_fu_1350_p2_i_19_4[10]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[10]),
        .O(mux_2_2__0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_73
       (.I0(mul_ln37_fu_1350_p2_i_19_0[10]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[10]),
        .O(mux_2_3__0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_74
       (.I0(mul_ln37_fu_1350_p2_i_18_4[9]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[9]),
        .O(mux_2_0__0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_75
       (.I0(mul_ln37_fu_1350_p2_i_18_0[9]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[9]),
        .O(mux_2_1__0[9]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_76
       (.I0(mul_ln37_fu_1350_p2_i_19_4[9]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[9]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[9]),
        .O(mux_2_2__0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_77
       (.I0(mul_ln37_fu_1350_p2_i_19_0[9]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[9]),
        .O(mux_2_3__0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_78
       (.I0(mul_ln37_fu_1350_p2_i_18_4[8]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[8]),
        .O(mux_2_0__0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_79
       (.I0(mul_ln37_fu_1350_p2_i_18_0[8]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[8]),
        .O(mux_2_1__0[8]));
  MUXF8 mul_ln37_fu_1350_p2_i_8
       (.I0(mux_3_0__0[9]),
        .I1(mux_3_1__0[9]),
        .O(A[9]),
        .S(Q[3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_80
       (.I0(mul_ln37_fu_1350_p2_i_19_4[8]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[8]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[8]),
        .O(mux_2_2__0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_81
       (.I0(mul_ln37_fu_1350_p2_i_19_0[8]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[8]),
        .O(mux_2_3__0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_82
       (.I0(mul_ln37_fu_1350_p2_i_18_4[7]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[7]),
        .O(mux_2_0__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_83
       (.I0(mul_ln37_fu_1350_p2_i_18_0[7]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[7]),
        .O(mux_2_1__0[7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_84
       (.I0(mul_ln37_fu_1350_p2_i_19_4[7]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[7]),
        .O(mux_2_2__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_85
       (.I0(mul_ln37_fu_1350_p2_i_19_0[7]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[7]),
        .O(mux_2_3__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_86
       (.I0(mul_ln37_fu_1350_p2_i_18_4[6]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[6]),
        .O(mux_2_0__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_87
       (.I0(mul_ln37_fu_1350_p2_i_18_0[6]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[6]),
        .O(mux_2_1__0[6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_88
       (.I0(mul_ln37_fu_1350_p2_i_19_4[6]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[6]),
        .O(mux_2_2__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_89
       (.I0(mul_ln37_fu_1350_p2_i_19_0[6]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[6]),
        .O(mux_2_3__0[6]));
  MUXF8 mul_ln37_fu_1350_p2_i_9
       (.I0(mux_3_0__0[8]),
        .I1(mux_3_1__0[8]),
        .O(A[8]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_90
       (.I0(mul_ln37_fu_1350_p2_i_18_4[5]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[5]),
        .O(mux_2_0__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_91
       (.I0(mul_ln37_fu_1350_p2_i_18_0[5]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[5]),
        .O(mux_2_1__0[5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_92
       (.I0(mul_ln37_fu_1350_p2_i_19_4[5]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[5]),
        .O(mux_2_2__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_93
       (.I0(mul_ln37_fu_1350_p2_i_19_0[5]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[5]),
        .O(mux_2_3__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_94
       (.I0(mul_ln37_fu_1350_p2_i_18_4[4]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[4]),
        .O(mux_2_0__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_95
       (.I0(mul_ln37_fu_1350_p2_i_18_0[4]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[4]),
        .O(mux_2_1__0[4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1350_p2_i_96
       (.I0(mul_ln37_fu_1350_p2_i_19_4[4]),
        .I1(mul_ln37_fu_1350_p2_i_19_5[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1350_p2_i_19_6[4]),
        .O(mux_2_2__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_97
       (.I0(mul_ln37_fu_1350_p2_i_19_0[4]),
        .I1(mul_ln37_fu_1350_p2_i_19_1[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_19_2[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_19_3[4]),
        .O(mux_2_3__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_98
       (.I0(mul_ln37_fu_1350_p2_i_18_4[3]),
        .I1(mul_ln37_fu_1350_p2_i_18_5[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_6[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_7[3]),
        .O(mux_2_0__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1350_p2_i_99
       (.I0(mul_ln37_fu_1350_p2_i_18_0[3]),
        .I1(mul_ln37_fu_1350_p2_i_18_1[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1350_p2_i_18_2[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1350_p2_i_18_3[3]),
        .O(mux_2_1__0[3]));
endmodule

(* ORIG_REF_NAME = "network_mux_164_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_9
   (A,
    Q,
    mul_ln37_fu_1034_p2_i_18_0,
    mul_ln37_fu_1034_p2_i_18_1,
    mul_ln37_fu_1034_p2_i_18_2,
    mul_ln37_fu_1034_p2_i_18_3,
    mul_ln37_fu_1034_p2_i_18_4,
    mul_ln37_fu_1034_p2_i_18_5,
    mul_ln37_fu_1034_p2_i_18_6,
    mul_ln37_fu_1034_p2_i_17_0,
    mul_ln37_fu_1034_p2_i_17_1,
    mul_ln37_fu_1034_p2_i_17_2,
    mul_ln37_fu_1034_p2_i_17_3,
    mul_ln37_fu_1034_p2_i_17_4,
    mul_ln37_fu_1034_p2_i_17_5,
    mul_ln37_fu_1034_p2_i_17_6,
    mul_ln37_fu_1034_p2_i_17_7);
  output [14:0]A;
  input [3:0]Q;
  input [14:0]mul_ln37_fu_1034_p2_i_18_0;
  input [14:0]mul_ln37_fu_1034_p2_i_18_1;
  input [14:0]mul_ln37_fu_1034_p2_i_18_2;
  input [14:0]mul_ln37_fu_1034_p2_i_18_3;
  input [14:0]mul_ln37_fu_1034_p2_i_18_4;
  input [14:0]mul_ln37_fu_1034_p2_i_18_5;
  input [14:0]mul_ln37_fu_1034_p2_i_18_6;
  input [14:0]mul_ln37_fu_1034_p2_i_17_0;
  input [14:0]mul_ln37_fu_1034_p2_i_17_1;
  input [14:0]mul_ln37_fu_1034_p2_i_17_2;
  input [14:0]mul_ln37_fu_1034_p2_i_17_3;
  input [14:0]mul_ln37_fu_1034_p2_i_17_4;
  input [14:0]mul_ln37_fu_1034_p2_i_17_5;
  input [14:0]mul_ln37_fu_1034_p2_i_17_6;
  input [14:0]mul_ln37_fu_1034_p2_i_17_7;

  wire [14:0]A;
  wire [3:0]Q;
  wire [14:0]mul_ln37_fu_1034_p2_i_17_0;
  wire [14:0]mul_ln37_fu_1034_p2_i_17_1;
  wire [14:0]mul_ln37_fu_1034_p2_i_17_2;
  wire [14:0]mul_ln37_fu_1034_p2_i_17_3;
  wire [14:0]mul_ln37_fu_1034_p2_i_17_4;
  wire [14:0]mul_ln37_fu_1034_p2_i_17_5;
  wire [14:0]mul_ln37_fu_1034_p2_i_17_6;
  wire [14:0]mul_ln37_fu_1034_p2_i_17_7;
  wire [14:0]mul_ln37_fu_1034_p2_i_18_0;
  wire [14:0]mul_ln37_fu_1034_p2_i_18_1;
  wire [14:0]mul_ln37_fu_1034_p2_i_18_2;
  wire [14:0]mul_ln37_fu_1034_p2_i_18_3;
  wire [14:0]mul_ln37_fu_1034_p2_i_18_4;
  wire [14:0]mul_ln37_fu_1034_p2_i_18_5;
  wire [14:0]mul_ln37_fu_1034_p2_i_18_6;
  wire [31:0]mux_2_0__1;
  wire [31:0]mux_2_1__1;
  wire [31:0]mux_2_2__1;
  wire [31:0]mux_2_3__1;
  wire [31:0]mux_3_0__1;
  wire [31:0]mux_3_1__1;

  MUXF8 mul_ln37_fu_1034_p2_i_10
       (.I0(mux_3_0__1[6]),
        .I1(mux_3_1__1[6]),
        .O(A[6]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_100
       (.I0(mul_ln37_fu_1034_p2_i_17_0[1]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[1]),
        .O(mux_2_1__1[1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_101
       (.I0(mul_ln37_fu_1034_p2_i_18_4[1]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[1]),
        .O(mux_2_2__1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_102
       (.I0(mul_ln37_fu_1034_p2_i_18_0[1]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[1]),
        .O(mux_2_3__1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_103
       (.I0(mul_ln37_fu_1034_p2_i_17_4[0]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[0]),
        .O(mux_2_0__1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_104
       (.I0(mul_ln37_fu_1034_p2_i_17_0[0]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[0]),
        .O(mux_2_1__1[0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_105
       (.I0(mul_ln37_fu_1034_p2_i_18_4[0]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[0]),
        .O(mux_2_2__1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_106
       (.I0(mul_ln37_fu_1034_p2_i_18_0[0]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[0]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[0]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[0]),
        .O(mux_2_3__1[0]));
  MUXF8 mul_ln37_fu_1034_p2_i_11
       (.I0(mux_3_0__1[5]),
        .I1(mux_3_1__1[5]),
        .O(A[5]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1034_p2_i_12
       (.I0(mux_3_0__1[4]),
        .I1(mux_3_1__1[4]),
        .O(A[4]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1034_p2_i_13
       (.I0(mux_3_0__1[3]),
        .I1(mux_3_1__1[3]),
        .O(A[3]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1034_p2_i_14
       (.I0(mux_3_0__1[2]),
        .I1(mux_3_1__1[2]),
        .O(A[2]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1034_p2_i_15
       (.I0(mux_3_0__1[1]),
        .I1(mux_3_1__1[1]),
        .O(A[1]),
        .S(Q[3]));
  MUXF8 mul_ln37_fu_1034_p2_i_16
       (.I0(mux_3_0__1[0]),
        .I1(mux_3_1__1[0]),
        .O(A[0]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_1034_p2_i_17
       (.I0(mux_2_0__1[31]),
        .I1(mux_2_1__1[31]),
        .O(mux_3_0__1[31]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_18
       (.I0(mux_2_2__1[31]),
        .I1(mux_2_3__1[31]),
        .O(mux_3_1__1[31]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_19
       (.I0(mux_2_0__1[13]),
        .I1(mux_2_1__1[13]),
        .O(mux_3_0__1[13]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_1034_p2_i_2
       (.I0(mux_3_0__1[31]),
        .I1(mux_3_1__1[31]),
        .O(A[14]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_1034_p2_i_20
       (.I0(mux_2_2__1[13]),
        .I1(mux_2_3__1[13]),
        .O(mux_3_1__1[13]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_21
       (.I0(mux_2_0__1[12]),
        .I1(mux_2_1__1[12]),
        .O(mux_3_0__1[12]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_22
       (.I0(mux_2_2__1[12]),
        .I1(mux_2_3__1[12]),
        .O(mux_3_1__1[12]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_23
       (.I0(mux_2_0__1[11]),
        .I1(mux_2_1__1[11]),
        .O(mux_3_0__1[11]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_24
       (.I0(mux_2_2__1[11]),
        .I1(mux_2_3__1[11]),
        .O(mux_3_1__1[11]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_25
       (.I0(mux_2_0__1[10]),
        .I1(mux_2_1__1[10]),
        .O(mux_3_0__1[10]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_26
       (.I0(mux_2_2__1[10]),
        .I1(mux_2_3__1[10]),
        .O(mux_3_1__1[10]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_27
       (.I0(mux_2_0__1[9]),
        .I1(mux_2_1__1[9]),
        .O(mux_3_0__1[9]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_28
       (.I0(mux_2_2__1[9]),
        .I1(mux_2_3__1[9]),
        .O(mux_3_1__1[9]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_29
       (.I0(mux_2_0__1[8]),
        .I1(mux_2_1__1[8]),
        .O(mux_3_0__1[8]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_1034_p2_i_3
       (.I0(mux_3_0__1[13]),
        .I1(mux_3_1__1[13]),
        .O(A[13]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_1034_p2_i_30
       (.I0(mux_2_2__1[8]),
        .I1(mux_2_3__1[8]),
        .O(mux_3_1__1[8]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_31
       (.I0(mux_2_0__1[7]),
        .I1(mux_2_1__1[7]),
        .O(mux_3_0__1[7]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_32
       (.I0(mux_2_2__1[7]),
        .I1(mux_2_3__1[7]),
        .O(mux_3_1__1[7]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_33
       (.I0(mux_2_0__1[6]),
        .I1(mux_2_1__1[6]),
        .O(mux_3_0__1[6]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_34
       (.I0(mux_2_2__1[6]),
        .I1(mux_2_3__1[6]),
        .O(mux_3_1__1[6]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_35
       (.I0(mux_2_0__1[5]),
        .I1(mux_2_1__1[5]),
        .O(mux_3_0__1[5]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_36
       (.I0(mux_2_2__1[5]),
        .I1(mux_2_3__1[5]),
        .O(mux_3_1__1[5]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_37
       (.I0(mux_2_0__1[4]),
        .I1(mux_2_1__1[4]),
        .O(mux_3_0__1[4]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_38
       (.I0(mux_2_2__1[4]),
        .I1(mux_2_3__1[4]),
        .O(mux_3_1__1[4]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_39
       (.I0(mux_2_0__1[3]),
        .I1(mux_2_1__1[3]),
        .O(mux_3_0__1[3]),
        .S(Q[2]));
  MUXF8 mul_ln37_fu_1034_p2_i_4
       (.I0(mux_3_0__1[12]),
        .I1(mux_3_1__1[12]),
        .O(A[12]),
        .S(Q[3]));
  MUXF7 mul_ln37_fu_1034_p2_i_40
       (.I0(mux_2_2__1[3]),
        .I1(mux_2_3__1[3]),
        .O(mux_3_1__1[3]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_41
       (.I0(mux_2_0__1[2]),
        .I1(mux_2_1__1[2]),
        .O(mux_3_0__1[2]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_42
       (.I0(mux_2_2__1[2]),
        .I1(mux_2_3__1[2]),
        .O(mux_3_1__1[2]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_43
       (.I0(mux_2_0__1[1]),
        .I1(mux_2_1__1[1]),
        .O(mux_3_0__1[1]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_44
       (.I0(mux_2_2__1[1]),
        .I1(mux_2_3__1[1]),
        .O(mux_3_1__1[1]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_45
       (.I0(mux_2_0__1[0]),
        .I1(mux_2_1__1[0]),
        .O(mux_3_0__1[0]),
        .S(Q[2]));
  MUXF7 mul_ln37_fu_1034_p2_i_46
       (.I0(mux_2_2__1[0]),
        .I1(mux_2_3__1[0]),
        .O(mux_3_1__1[0]),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_47
       (.I0(mul_ln37_fu_1034_p2_i_17_4[14]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[14]),
        .O(mux_2_0__1[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_48
       (.I0(mul_ln37_fu_1034_p2_i_17_0[14]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[14]),
        .O(mux_2_1__1[31]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_49
       (.I0(mul_ln37_fu_1034_p2_i_18_4[14]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[14]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[14]),
        .O(mux_2_2__1[31]));
  MUXF8 mul_ln37_fu_1034_p2_i_5
       (.I0(mux_3_0__1[11]),
        .I1(mux_3_1__1[11]),
        .O(A[11]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_50
       (.I0(mul_ln37_fu_1034_p2_i_18_0[14]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[14]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[14]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[14]),
        .O(mux_2_3__1[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_51
       (.I0(mul_ln37_fu_1034_p2_i_17_4[13]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[13]),
        .O(mux_2_0__1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_52
       (.I0(mul_ln37_fu_1034_p2_i_17_0[13]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[13]),
        .O(mux_2_1__1[13]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_53
       (.I0(mul_ln37_fu_1034_p2_i_18_4[13]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[13]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[13]),
        .O(mux_2_2__1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_54
       (.I0(mul_ln37_fu_1034_p2_i_18_0[13]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[13]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[13]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[13]),
        .O(mux_2_3__1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_55
       (.I0(mul_ln37_fu_1034_p2_i_17_4[12]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[12]),
        .O(mux_2_0__1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_56
       (.I0(mul_ln37_fu_1034_p2_i_17_0[12]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[12]),
        .O(mux_2_1__1[12]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_57
       (.I0(mul_ln37_fu_1034_p2_i_18_4[12]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[12]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[12]),
        .O(mux_2_2__1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_58
       (.I0(mul_ln37_fu_1034_p2_i_18_0[12]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[12]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[12]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[12]),
        .O(mux_2_3__1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_59
       (.I0(mul_ln37_fu_1034_p2_i_17_4[11]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[11]),
        .O(mux_2_0__1[11]));
  MUXF8 mul_ln37_fu_1034_p2_i_6
       (.I0(mux_3_0__1[10]),
        .I1(mux_3_1__1[10]),
        .O(A[10]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_60
       (.I0(mul_ln37_fu_1034_p2_i_17_0[11]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[11]),
        .O(mux_2_1__1[11]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_61
       (.I0(mul_ln37_fu_1034_p2_i_18_4[11]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[11]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[11]),
        .O(mux_2_2__1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_62
       (.I0(mul_ln37_fu_1034_p2_i_18_0[11]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[11]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[11]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[11]),
        .O(mux_2_3__1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_63
       (.I0(mul_ln37_fu_1034_p2_i_17_4[10]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[10]),
        .O(mux_2_0__1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_64
       (.I0(mul_ln37_fu_1034_p2_i_17_0[10]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[10]),
        .O(mux_2_1__1[10]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_65
       (.I0(mul_ln37_fu_1034_p2_i_18_4[10]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[10]),
        .O(mux_2_2__1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_66
       (.I0(mul_ln37_fu_1034_p2_i_18_0[10]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[10]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[10]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[10]),
        .O(mux_2_3__1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_67
       (.I0(mul_ln37_fu_1034_p2_i_17_4[9]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[9]),
        .O(mux_2_0__1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_68
       (.I0(mul_ln37_fu_1034_p2_i_17_0[9]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[9]),
        .O(mux_2_1__1[9]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_69
       (.I0(mul_ln37_fu_1034_p2_i_18_4[9]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[9]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[9]),
        .O(mux_2_2__1[9]));
  MUXF8 mul_ln37_fu_1034_p2_i_7
       (.I0(mux_3_0__1[9]),
        .I1(mux_3_1__1[9]),
        .O(A[9]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_70
       (.I0(mul_ln37_fu_1034_p2_i_18_0[9]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[9]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[9]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[9]),
        .O(mux_2_3__1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_71
       (.I0(mul_ln37_fu_1034_p2_i_17_4[8]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[8]),
        .O(mux_2_0__1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_72
       (.I0(mul_ln37_fu_1034_p2_i_17_0[8]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[8]),
        .O(mux_2_1__1[8]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_73
       (.I0(mul_ln37_fu_1034_p2_i_18_4[8]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[8]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[8]),
        .O(mux_2_2__1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_74
       (.I0(mul_ln37_fu_1034_p2_i_18_0[8]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[8]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[8]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[8]),
        .O(mux_2_3__1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_75
       (.I0(mul_ln37_fu_1034_p2_i_17_4[7]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[7]),
        .O(mux_2_0__1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_76
       (.I0(mul_ln37_fu_1034_p2_i_17_0[7]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[7]),
        .O(mux_2_1__1[7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_77
       (.I0(mul_ln37_fu_1034_p2_i_18_4[7]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[7]),
        .O(mux_2_2__1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_78
       (.I0(mul_ln37_fu_1034_p2_i_18_0[7]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[7]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[7]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[7]),
        .O(mux_2_3__1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_79
       (.I0(mul_ln37_fu_1034_p2_i_17_4[6]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[6]),
        .O(mux_2_0__1[6]));
  MUXF8 mul_ln37_fu_1034_p2_i_8
       (.I0(mux_3_0__1[8]),
        .I1(mux_3_1__1[8]),
        .O(A[8]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_80
       (.I0(mul_ln37_fu_1034_p2_i_17_0[6]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[6]),
        .O(mux_2_1__1[6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_81
       (.I0(mul_ln37_fu_1034_p2_i_18_4[6]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[6]),
        .O(mux_2_2__1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_82
       (.I0(mul_ln37_fu_1034_p2_i_18_0[6]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[6]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[6]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[6]),
        .O(mux_2_3__1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_83
       (.I0(mul_ln37_fu_1034_p2_i_17_4[5]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[5]),
        .O(mux_2_0__1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_84
       (.I0(mul_ln37_fu_1034_p2_i_17_0[5]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[5]),
        .O(mux_2_1__1[5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_85
       (.I0(mul_ln37_fu_1034_p2_i_18_4[5]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[5]),
        .O(mux_2_2__1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_86
       (.I0(mul_ln37_fu_1034_p2_i_18_0[5]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[5]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[5]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[5]),
        .O(mux_2_3__1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_87
       (.I0(mul_ln37_fu_1034_p2_i_17_4[4]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[4]),
        .O(mux_2_0__1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_88
       (.I0(mul_ln37_fu_1034_p2_i_17_0[4]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[4]),
        .O(mux_2_1__1[4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_89
       (.I0(mul_ln37_fu_1034_p2_i_18_4[4]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[4]),
        .O(mux_2_2__1[4]));
  MUXF8 mul_ln37_fu_1034_p2_i_9
       (.I0(mux_3_0__1[7]),
        .I1(mux_3_1__1[7]),
        .O(A[7]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_90
       (.I0(mul_ln37_fu_1034_p2_i_18_0[4]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[4]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[4]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[4]),
        .O(mux_2_3__1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_91
       (.I0(mul_ln37_fu_1034_p2_i_17_4[3]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[3]),
        .O(mux_2_0__1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_92
       (.I0(mul_ln37_fu_1034_p2_i_17_0[3]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[3]),
        .O(mux_2_1__1[3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_93
       (.I0(mul_ln37_fu_1034_p2_i_18_4[3]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[3]),
        .O(mux_2_2__1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_94
       (.I0(mul_ln37_fu_1034_p2_i_18_0[3]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[3]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[3]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[3]),
        .O(mux_2_3__1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_95
       (.I0(mul_ln37_fu_1034_p2_i_17_4[2]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[2]),
        .O(mux_2_0__1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_96
       (.I0(mul_ln37_fu_1034_p2_i_17_0[2]),
        .I1(mul_ln37_fu_1034_p2_i_17_1[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_2[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_3[2]),
        .O(mux_2_1__1[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    mul_ln37_fu_1034_p2_i_97
       (.I0(mul_ln37_fu_1034_p2_i_18_4[2]),
        .I1(mul_ln37_fu_1034_p2_i_18_5[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mul_ln37_fu_1034_p2_i_18_6[2]),
        .O(mux_2_2__1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_98
       (.I0(mul_ln37_fu_1034_p2_i_18_0[2]),
        .I1(mul_ln37_fu_1034_p2_i_18_1[2]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_18_2[2]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_18_3[2]),
        .O(mux_2_3__1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mul_ln37_fu_1034_p2_i_99
       (.I0(mul_ln37_fu_1034_p2_i_17_4[1]),
        .I1(mul_ln37_fu_1034_p2_i_17_5[1]),
        .I2(Q[1]),
        .I3(mul_ln37_fu_1034_p2_i_17_6[1]),
        .I4(Q[0]),
        .I5(mul_ln37_fu_1034_p2_i_17_7[1]),
        .O(mux_2_0__1[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    E,
    input_data_keep_V_0_payload_B,
    input_data_keep_V_0_payload_A,
    input_data_keep_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input [0:0]E;
  input [1:0]input_data_keep_V_0_payload_B;
  input [1:0]input_data_keep_V_0_payload_A;
  input input_data_keep_V_0_sel;

  wire [1:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire input_data_keep_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram_5 network_sig_buffer_keep_V_ram_U
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .input_data_keep_V_0_payload_A(input_data_keep_V_0_payload_A),
        .input_data_keep_V_0_payload_B(input_data_keep_V_0_payload_B),
        .input_data_keep_V_0_sel(input_data_keep_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_2
   (D,
    E,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    ram_reg,
    input_data_strb_V_0_payload_B,
    input_data_strb_V_0_payload_A,
    input_data_strb_V_0_sel);
  output [1:0]D;
  output [0:0]E;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input ram_reg;
  input [1:0]input_data_strb_V_0_payload_B;
  input [1:0]input_data_strb_V_0_payload_A;
  input input_data_strb_V_0_sel;

  wire [1:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire input_data_strb_V_0_sel;
  wire ram_reg;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram network_sig_buffer_keep_V_ram_U
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .input_data_strb_V_0_payload_A(input_data_strb_V_0_payload_A),
        .input_data_strb_V_0_payload_B(input_data_strb_V_0_payload_B),
        .input_data_strb_V_0_sel(input_data_strb_V_0_sel),
        .ram_reg_0(ram_reg),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram
   (D,
    E,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    ram_reg_0,
    input_data_strb_V_0_payload_B,
    input_data_strb_V_0_payload_A,
    input_data_strb_V_0_sel);
  output [1:0]D;
  output [0:0]E;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input ram_reg_0;
  input [1:0]input_data_strb_V_0_payload_B;
  input [1:0]input_data_strb_V_0_payload_A;
  input input_data_strb_V_0_sel;

  wire [1:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [1:0]input_data_strb_V_0_data_out;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire input_data_strb_V_0_sel;
  wire ram_reg_0;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;
  wire [15:2]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1568" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({sig_buffer_dest_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_data_strb_V_0_data_out}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:2],D}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sig_buffer_dest_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_i_14
       (.I0(ram_reg_0),
        .O(E));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_1__1
       (.I0(input_data_strb_V_0_payload_B[1]),
        .I1(input_data_strb_V_0_payload_A[1]),
        .I2(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_data_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__1
       (.I0(input_data_strb_V_0_payload_B[0]),
        .I1(input_data_strb_V_0_payload_A[0]),
        .I2(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_data_out[0]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram_5
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    E,
    input_data_keep_V_0_payload_B,
    input_data_keep_V_0_payload_A,
    input_data_keep_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input [0:0]E;
  input [1:0]input_data_keep_V_0_payload_B;
  input [1:0]input_data_keep_V_0_payload_A;
  input input_data_keep_V_0_sel;

  wire [1:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [1:0]input_data_keep_V_0_data_out;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire input_data_keep_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;
  wire [15:2]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1568" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({sig_buffer_dest_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_data_keep_V_0_data_out}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:2],D}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sig_buffer_dest_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12__0
       (.I0(input_data_keep_V_0_payload_B[1]),
        .I1(input_data_keep_V_0_payload_A[1]),
        .I2(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_data_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13__0
       (.I0(input_data_keep_V_0_payload_B[0]),
        .I1(input_data_keep_V_0_payload_A[0]),
        .I2(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_data_out[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V
   (sig_buffer_dest_V_ce0,
    \i_0_reg_392_reg[5] ,
    sig_buffer_dest_V_address0,
    \ap_CS_fsm_reg[41] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \i_0_reg_392_reg[9] ,
    \i_0_reg_392_reg[8] ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_2 ,
    ap_enable_reg_pp1_iter0,
    ram_reg,
    ram_reg_0,
    input_data_dest_V_0_payload_B,
    input_data_dest_V_0_payload_A,
    input_data_dest_V_0_sel,
    output_data_dest_V_1_sel_wr,
    output_data_dest_V_1_state,
    \output_data_dest_V_1_payload_B_reg[0] ,
    output_data_dest_V_1_payload_A,
    output_data_dest_V_1_payload_B,
    ram_reg_256_511_0_0,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    ap_clk,
    \q0_reg[0]_6 ,
    \q0[0]_i_2__0 );
  output sig_buffer_dest_V_ce0;
  output \i_0_reg_392_reg[5] ;
  output [5:0]sig_buffer_dest_V_address0;
  output \ap_CS_fsm_reg[41] ;
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  output \i_0_reg_392_reg[9] ;
  output \i_0_reg_392_reg[8] ;
  input \q0_reg[0]_1 ;
  input [1:0]Q;
  input \q0_reg[0]_2 ;
  input ap_enable_reg_pp1_iter0;
  input [5:0]ram_reg;
  input [7:0]ram_reg_0;
  input input_data_dest_V_0_payload_B;
  input input_data_dest_V_0_payload_A;
  input input_data_dest_V_0_sel;
  input output_data_dest_V_1_sel_wr;
  input [0:0]output_data_dest_V_1_state;
  input \output_data_dest_V_1_payload_B_reg[0] ;
  input output_data_dest_V_1_payload_A;
  input output_data_dest_V_1_payload_B;
  input ram_reg_256_511_0_0;
  input [3:0]\q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input ap_clk;
  input \q0_reg[0]_6 ;
  input \q0[0]_i_2__0 ;

  wire [1:0]Q;
  wire \ap_CS_fsm_reg[41] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire \i_0_reg_392_reg[5] ;
  wire \i_0_reg_392_reg[8] ;
  wire \i_0_reg_392_reg[9] ;
  wire input_data_dest_V_0_payload_A;
  wire input_data_dest_V_0_payload_B;
  wire input_data_dest_V_0_sel;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire \output_data_dest_V_1_payload_B_reg[0] ;
  wire output_data_dest_V_1_sel_wr;
  wire [0:0]output_data_dest_V_1_state;
  wire \q0[0]_i_2__0 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [3:0]\q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;
  wire [5:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_256_511_0_0;
  wire [5:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_7 network_sig_buffer_user_V_ram_U
       (.Q(Q),
        .\ap_CS_fsm_reg[41] (\ap_CS_fsm_reg[41] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .\i_0_reg_392_reg[5] (\i_0_reg_392_reg[5] ),
        .\i_0_reg_392_reg[8] (\i_0_reg_392_reg[8] ),
        .\i_0_reg_392_reg[9] (\i_0_reg_392_reg[9] ),
        .\i_2_reg_414_reg[9] (sig_buffer_dest_V_address0[5:4]),
        .input_data_dest_V_0_payload_A(input_data_dest_V_0_payload_A),
        .input_data_dest_V_0_payload_B(input_data_dest_V_0_payload_B),
        .input_data_dest_V_0_sel(input_data_dest_V_0_sel),
        .output_data_dest_V_1_payload_A(output_data_dest_V_1_payload_A),
        .output_data_dest_V_1_payload_B(output_data_dest_V_1_payload_B),
        .\output_data_dest_V_1_payload_B_reg[0] (\output_data_dest_V_1_payload_B_reg[0] ),
        .output_data_dest_V_1_sel_wr(output_data_dest_V_1_sel_wr),
        .output_data_dest_V_1_state(output_data_dest_V_1_state),
        .\q0[0]_i_2__0_0 (\q0[0]_i_2__0 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .\q0_reg[0]_5 (\q0_reg[0]_4 ),
        .\q0_reg[0]_6 (\q0_reg[0]_5 ),
        .\q0_reg[0]_7 (\q0_reg[0]_6 ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_256_511_0_0_0(ram_reg_256_511_0_0),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0[3:0]),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_0
   (\q0_reg[0] ,
    \q0_reg[0]_0 ,
    input_data_id_V_0_payload_B,
    input_data_id_V_0_payload_A,
    input_data_id_V_0_sel,
    output_data_id_V_1_sel_wr,
    output_data_id_V_1_state,
    output_data_id_V_1_payload_A,
    output_data_id_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0[0]_i_2__1 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  input input_data_id_V_0_payload_B;
  input input_data_id_V_0_payload_A;
  input input_data_id_V_0_sel;
  input output_data_id_V_1_sel_wr;
  input [1:0]output_data_id_V_1_state;
  input output_data_id_V_1_payload_A;
  input output_data_id_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0[0]_i_2__1 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_id_V_0_payload_A;
  wire input_data_id_V_0_payload_B;
  wire input_data_id_V_0_sel;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire output_data_id_V_1_sel_wr;
  wire [1:0]output_data_id_V_1_state;
  wire \q0[0]_i_2__1 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_6 network_sig_buffer_user_V_ram_U
       (.ap_clk(ap_clk),
        .input_data_id_V_0_payload_A(input_data_id_V_0_payload_A),
        .input_data_id_V_0_payload_B(input_data_id_V_0_payload_B),
        .input_data_id_V_0_sel(input_data_id_V_0_sel),
        .output_data_id_V_1_payload_A(output_data_id_V_1_payload_A),
        .output_data_id_V_1_payload_B(output_data_id_V_1_payload_B),
        .output_data_id_V_1_sel_wr(output_data_id_V_1_sel_wr),
        .output_data_id_V_1_state(output_data_id_V_1_state),
        .\q0[0]_i_2__1_0 (\q0[0]_i_2__1 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_1
   (sig_buffer_dest_V_address0,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \i_2_reg_414_reg[8] ,
    \i_0_reg_392_reg[9] ,
    Q,
    ram_reg,
    ap_enable_reg_pp1_iter0,
    ram_reg_0_255_0_0,
    input_data_last_V_0_payload_B,
    input_data_last_V_0_payload_A,
    input_data_last_V_0_sel,
    output_data_last_V_1_sel_wr,
    output_data_last_V_1_state,
    output_data_last_V_1_payload_A,
    output_data_last_V_1_payload_B,
    ram_reg_0_255_0_0_0,
    ram_reg_0_255_0_0_1,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    sig_buffer_dest_V_ce0);
  output [3:0]sig_buffer_dest_V_address0;
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  output \i_2_reg_414_reg[8] ;
  output \i_0_reg_392_reg[9] ;
  input [5:0]Q;
  input [0:0]ram_reg;
  input ap_enable_reg_pp1_iter0;
  input [5:0]ram_reg_0_255_0_0;
  input input_data_last_V_0_payload_B;
  input input_data_last_V_0_payload_A;
  input input_data_last_V_0_sel;
  input output_data_last_V_1_sel_wr;
  input [1:0]output_data_last_V_1_state;
  input output_data_last_V_1_payload_A;
  input output_data_last_V_1_payload_B;
  input ram_reg_0_255_0_0_0;
  input ram_reg_0_255_0_0_1;
  input ap_clk;
  input [5:0]\q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input sig_buffer_dest_V_ce0;

  wire [5:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire \i_0_reg_392_reg[9] ;
  wire \i_2_reg_414_reg[8] ;
  wire input_data_last_V_0_payload_A;
  wire input_data_last_V_0_payload_B;
  wire input_data_last_V_0_sel;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire output_data_last_V_1_sel_wr;
  wire [1:0]output_data_last_V_1_state;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [5:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [0:0]ram_reg;
  wire [5:0]ram_reg_0_255_0_0;
  wire ram_reg_0_255_0_0_0;
  wire ram_reg_0_255_0_0_1;
  wire [3:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_4 network_sig_buffer_user_V_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .\i_0_reg_392_reg[9] (\i_0_reg_392_reg[9] ),
        .\i_2_reg_414_reg[8] (\i_2_reg_414_reg[8] ),
        .input_data_last_V_0_payload_A(input_data_last_V_0_payload_A),
        .input_data_last_V_0_payload_B(input_data_last_V_0_payload_B),
        .input_data_last_V_0_sel(input_data_last_V_0_sel),
        .output_data_last_V_1_payload_A(output_data_last_V_1_payload_A),
        .output_data_last_V_1_payload_B(output_data_last_V_1_payload_B),
        .output_data_last_V_1_sel_wr(output_data_last_V_1_sel_wr),
        .output_data_last_V_1_state(output_data_last_V_1_state),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .ram_reg(ram_reg),
        .ram_reg_0_255_0_0_0(ram_reg_0_255_0_0),
        .ram_reg_0_255_0_0_1(ram_reg_0_255_0_0_0),
        .ram_reg_0_255_0_0_2(ram_reg_0_255_0_0_1),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_3
   (\q0_reg[0] ,
    \q0_reg[0]_0 ,
    input_data_user_V_0_payload_B,
    input_data_user_V_0_payload_A,
    input_data_user_V_0_sel,
    output_data_user_V_1_sel_wr,
    output_data_user_V_1_state,
    output_data_user_V_1_payload_A,
    output_data_user_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0[0]_i_2 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  input input_data_user_V_0_payload_B;
  input input_data_user_V_0_payload_A;
  input input_data_user_V_0_sel;
  input output_data_user_V_1_sel_wr;
  input [1:0]output_data_user_V_1_state;
  input output_data_user_V_1_payload_A;
  input output_data_user_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0[0]_i_2 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_user_V_0_payload_A;
  wire input_data_user_V_0_payload_B;
  wire input_data_user_V_0_sel;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire output_data_user_V_1_sel_wr;
  wire [1:0]output_data_user_V_1_state;
  wire \q0[0]_i_2 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram network_sig_buffer_user_V_ram_U
       (.ap_clk(ap_clk),
        .input_data_user_V_0_payload_A(input_data_user_V_0_payload_A),
        .input_data_user_V_0_payload_B(input_data_user_V_0_payload_B),
        .input_data_user_V_0_sel(input_data_user_V_0_sel),
        .output_data_user_V_1_payload_A(output_data_user_V_1_payload_A),
        .output_data_user_V_1_payload_B(output_data_user_V_1_payload_B),
        .output_data_user_V_1_sel_wr(output_data_user_V_1_sel_wr),
        .output_data_user_V_1_state(output_data_user_V_1_state),
        .\q0[0]_i_2_0 (\q0[0]_i_2 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram
   (\q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    input_data_user_V_0_payload_B,
    input_data_user_V_0_payload_A,
    input_data_user_V_0_sel,
    output_data_user_V_1_sel_wr,
    output_data_user_V_1_state,
    output_data_user_V_1_payload_A,
    output_data_user_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0[0]_i_2_0 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  input input_data_user_V_0_payload_B;
  input input_data_user_V_0_payload_A;
  input input_data_user_V_0_sel;
  input output_data_user_V_1_sel_wr;
  input [1:0]output_data_user_V_1_state;
  input output_data_user_V_1_payload_A;
  input output_data_user_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0[0]_i_2_0 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_user_V_0_data_out;
  wire input_data_user_V_0_payload_A;
  wire input_data_user_V_0_payload_B;
  wire input_data_user_V_0_sel;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire output_data_user_V_1_sel_wr;
  wire [1:0]output_data_user_V_1_state;
  wire q00;
  wire \q0[0]_i_2_0 ;
  wire \q0[0]_i_2_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg_n_5_[0] ;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \output_data_user_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_user_V_1_sel_wr),
        .I2(output_data_user_V_1_state[1]),
        .I3(output_data_user_V_1_state[0]),
        .I4(output_data_user_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_user_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_user_V_1_sel_wr),
        .I2(output_data_user_V_1_state[1]),
        .I3(output_data_user_V_1_state[0]),
        .I4(output_data_user_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1 
       (.I0(\q0[0]_i_2_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(sig_buffer_dest_V_address0[9]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(sig_buffer_dest_V_address0[8]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(q00));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2 
       (.I0(sig_buffer_dest_V_address0[6]),
        .I1(sig_buffer_dest_V_address0[4]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(sig_buffer_dest_V_address0[5]),
        .I4(sig_buffer_dest_V_address0[7]),
        .O(\q0[0]_i_2_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(q00),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(sig_buffer_dest_V_address0[0]),
        .A1(sig_buffer_dest_V_address0[1]),
        .A2(sig_buffer_dest_V_address0[2]),
        .A3(sig_buffer_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1
       (.I0(input_data_user_V_0_payload_B),
        .I1(input_data_user_V_0_payload_A),
        .I2(input_data_user_V_0_sel),
        .O(input_data_user_V_0_data_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_4
   (sig_buffer_dest_V_address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \i_2_reg_414_reg[8] ,
    \i_0_reg_392_reg[9] ,
    Q,
    ram_reg,
    ap_enable_reg_pp1_iter0,
    ram_reg_0_255_0_0_0,
    input_data_last_V_0_payload_B,
    input_data_last_V_0_payload_A,
    input_data_last_V_0_sel,
    output_data_last_V_1_sel_wr,
    output_data_last_V_1_state,
    output_data_last_V_1_payload_A,
    output_data_last_V_1_payload_B,
    ram_reg_0_255_0_0_1,
    ram_reg_0_255_0_0_2,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    sig_buffer_dest_V_ce0);
  output [3:0]sig_buffer_dest_V_address0;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \i_2_reg_414_reg[8] ;
  output \i_0_reg_392_reg[9] ;
  input [5:0]Q;
  input [0:0]ram_reg;
  input ap_enable_reg_pp1_iter0;
  input [5:0]ram_reg_0_255_0_0_0;
  input input_data_last_V_0_payload_B;
  input input_data_last_V_0_payload_A;
  input input_data_last_V_0_sel;
  input output_data_last_V_1_sel_wr;
  input [1:0]output_data_last_V_1_state;
  input output_data_last_V_1_payload_A;
  input output_data_last_V_1_payload_B;
  input ram_reg_0_255_0_0_1;
  input ram_reg_0_255_0_0_2;
  input ap_clk;
  input [5:0]\q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input sig_buffer_dest_V_ce0;

  wire [5:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire \i_0_reg_392_reg[9] ;
  wire \i_2_reg_414_reg[8] ;
  wire input_data_last_V_0_data_out;
  wire input_data_last_V_0_payload_A;
  wire input_data_last_V_0_payload_B;
  wire input_data_last_V_0_sel;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire output_data_last_V_1_sel_wr;
  wire [1:0]output_data_last_V_1_state;
  wire \q0[0]_i_1__0_n_5 ;
  wire \q0[0]_i_2__2_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [5:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg_n_5_[0] ;
  wire [0:0]ram_reg;
  wire ram_reg_0_15_0_0_i_2_n_5;
  wire ram_reg_0_15_0_0_n_5;
  wire [5:0]ram_reg_0_255_0_0_0;
  wire ram_reg_0_255_0_0_1;
  wire ram_reg_0_255_0_0_2;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [3:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \output_data_last_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_last_V_1_sel_wr),
        .I2(output_data_last_V_1_state[1]),
        .I3(output_data_last_V_1_state[0]),
        .I4(output_data_last_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_last_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_last_V_1_sel_wr),
        .I2(output_data_last_V_1_state[1]),
        .I3(output_data_last_V_1_state[0]),
        .I4(output_data_last_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__0 
       (.I0(\q0[0]_i_2__2_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(\q0_reg[0]_2 [5]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(\q0_reg[0]_2 [4]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__2 
       (.I0(sig_buffer_dest_V_address0[2]),
        .I1(sig_buffer_dest_V_address0[0]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(sig_buffer_dest_V_address0[1]),
        .I4(sig_buffer_dest_V_address0[3]),
        .O(\q0[0]_i_2__2_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__0_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(\q0_reg[0]_2 [0]),
        .A1(\q0_reg[0]_2 [1]),
        .A2(\q0_reg[0]_2 [2]),
        .A3(\q0_reg[0]_2 [3]),
        .A4(1'b0),
        .D(input_data_last_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\i_0_reg_392_reg[9] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_0_15_0_0_i_1
       (.I0(ram_reg_0_15_0_0_i_2_n_5),
        .I1(ram_reg_0_255_0_0_2),
        .I2(sig_buffer_dest_V_address0[1]),
        .I3(sig_buffer_dest_V_address0[0]),
        .I4(sig_buffer_dest_V_address0[3]),
        .I5(sig_buffer_dest_V_address0[2]),
        .O(\i_0_reg_392_reg[9] ));
  LUT6 #(
    .INIT(64'hCCA0A0A000A0A0A0)) 
    ram_reg_0_15_0_0_i_2
       (.I0(ram_reg_0_255_0_0_0[5]),
        .I1(Q[5]),
        .I2(ram_reg_0_255_0_0_0[4]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ram_reg),
        .I5(Q[4]),
        .O(ram_reg_0_15_0_0_i_2_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A({sig_buffer_dest_V_address0,\q0_reg[0]_2 [3:0]}),
        .D(input_data_last_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\i_2_reg_414_reg[8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__0
       (.I0(input_data_last_V_0_payload_B),
        .I1(input_data_last_V_0_payload_A),
        .I2(input_data_last_V_0_sel),
        .O(input_data_last_V_0_data_out));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    ram_reg_0_255_0_0_i_2
       (.I0(Q[4]),
        .I1(ram_reg_0_255_0_0_1),
        .I2(ram_reg_0_255_0_0_0[4]),
        .I3(Q[5]),
        .I4(ram_reg_0_255_0_0_0[5]),
        .I5(ram_reg_0_255_0_0_2),
        .O(\i_2_reg_414_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A({sig_buffer_dest_V_address0,\q0_reg[0]_2 [3:0]}),
        .D(input_data_last_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A({sig_buffer_dest_V_address0,\q0_reg[0]_2 [3:0]}),
        .D(input_data_last_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__0
       (.I0(Q[3]),
        .I1(ram_reg),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_0_255_0_0_0[3]),
        .O(sig_buffer_dest_V_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__0
       (.I0(Q[2]),
        .I1(ram_reg),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_0_255_0_0_0[2]),
        .O(sig_buffer_dest_V_address0[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__0
       (.I0(Q[1]),
        .I1(ram_reg),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_0_255_0_0_0[1]),
        .O(sig_buffer_dest_V_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__0
       (.I0(Q[0]),
        .I1(ram_reg),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_0_255_0_0_0[0]),
        .O(sig_buffer_dest_V_address0[0]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_6
   (\q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    input_data_id_V_0_payload_B,
    input_data_id_V_0_payload_A,
    input_data_id_V_0_sel,
    output_data_id_V_1_sel_wr,
    output_data_id_V_1_state,
    output_data_id_V_1_payload_A,
    output_data_id_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0[0]_i_2__1_0 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  input input_data_id_V_0_payload_B;
  input input_data_id_V_0_payload_A;
  input input_data_id_V_0_sel;
  input output_data_id_V_1_sel_wr;
  input [1:0]output_data_id_V_1_state;
  input output_data_id_V_1_payload_A;
  input output_data_id_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0[0]_i_2__1_0 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_id_V_0_data_out;
  wire input_data_id_V_0_payload_A;
  wire input_data_id_V_0_payload_B;
  wire input_data_id_V_0_sel;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire output_data_id_V_1_sel_wr;
  wire [1:0]output_data_id_V_1_state;
  wire \q0[0]_i_1__1_n_5 ;
  wire \q0[0]_i_2__1_0 ;
  wire \q0[0]_i_2__1_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg_n_5_[0] ;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \output_data_id_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_id_V_1_sel_wr),
        .I2(output_data_id_V_1_state[1]),
        .I3(output_data_id_V_1_state[0]),
        .I4(output_data_id_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_id_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_id_V_1_sel_wr),
        .I2(output_data_id_V_1_state[1]),
        .I3(output_data_id_V_1_state[0]),
        .I4(output_data_id_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__1 
       (.I0(\q0[0]_i_2__1_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(sig_buffer_dest_V_address0[9]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(sig_buffer_dest_V_address0[8]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__1 
       (.I0(sig_buffer_dest_V_address0[6]),
        .I1(sig_buffer_dest_V_address0[4]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(sig_buffer_dest_V_address0[5]),
        .I4(sig_buffer_dest_V_address0[7]),
        .O(\q0[0]_i_2__1_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__1_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(sig_buffer_dest_V_address0[0]),
        .A1(sig_buffer_dest_V_address0[1]),
        .A2(sig_buffer_dest_V_address0[2]),
        .A3(sig_buffer_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2__1_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__1
       (.I0(input_data_id_V_0_payload_B),
        .I1(input_data_id_V_0_payload_A),
        .I2(input_data_id_V_0_sel),
        .O(input_data_id_V_0_data_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_7
   (sig_buffer_dest_V_ce0,
    \i_0_reg_392_reg[5] ,
    sig_buffer_dest_V_address0,
    \i_2_reg_414_reg[9] ,
    \ap_CS_fsm_reg[41] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \i_0_reg_392_reg[9] ,
    \i_0_reg_392_reg[8] ,
    \q0_reg[0]_2 ,
    Q,
    \q0_reg[0]_3 ,
    ap_enable_reg_pp1_iter0,
    ram_reg,
    ram_reg_0,
    input_data_dest_V_0_payload_B,
    input_data_dest_V_0_payload_A,
    input_data_dest_V_0_sel,
    output_data_dest_V_1_sel_wr,
    output_data_dest_V_1_state,
    \output_data_dest_V_1_payload_B_reg[0] ,
    output_data_dest_V_1_payload_A,
    output_data_dest_V_1_payload_B,
    ram_reg_256_511_0_0_0,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 ,
    ap_clk,
    \q0_reg[0]_7 ,
    \q0[0]_i_2__0_0 );
  output sig_buffer_dest_V_ce0;
  output \i_0_reg_392_reg[5] ;
  output [3:0]sig_buffer_dest_V_address0;
  output [1:0]\i_2_reg_414_reg[9] ;
  output \ap_CS_fsm_reg[41] ;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \i_0_reg_392_reg[9] ;
  output \i_0_reg_392_reg[8] ;
  input \q0_reg[0]_2 ;
  input [1:0]Q;
  input \q0_reg[0]_3 ;
  input ap_enable_reg_pp1_iter0;
  input [5:0]ram_reg;
  input [7:0]ram_reg_0;
  input input_data_dest_V_0_payload_B;
  input input_data_dest_V_0_payload_A;
  input input_data_dest_V_0_sel;
  input output_data_dest_V_1_sel_wr;
  input [0:0]output_data_dest_V_1_state;
  input \output_data_dest_V_1_payload_B_reg[0] ;
  input output_data_dest_V_1_payload_A;
  input output_data_dest_V_1_payload_B;
  input ram_reg_256_511_0_0_0;
  input [3:0]\q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;
  input ap_clk;
  input \q0_reg[0]_7 ;
  input \q0[0]_i_2__0_0 ;

  wire [1:0]Q;
  wire \ap_CS_fsm_reg[41] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire \i_0_reg_392_reg[5] ;
  wire \i_0_reg_392_reg[8] ;
  wire \i_0_reg_392_reg[9] ;
  wire [1:0]\i_2_reg_414_reg[9] ;
  wire input_data_dest_V_0_data_out;
  wire input_data_dest_V_0_payload_A;
  wire input_data_dest_V_0_payload_B;
  wire input_data_dest_V_0_sel;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire \output_data_dest_V_1_payload_B_reg[0] ;
  wire output_data_dest_V_1_sel_wr;
  wire [0:0]output_data_dest_V_1_state;
  wire \q0[0]_i_1__2_n_5 ;
  wire \q0[0]_i_2__0_0 ;
  wire \q0[0]_i_2__0_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [3:0]\q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;
  wire \q0_reg[0]_7 ;
  wire \q0_reg_n_5_[0] ;
  wire [5:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_0;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [3:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \output_data_dest_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_dest_V_1_sel_wr),
        .I2(output_data_dest_V_1_state),
        .I3(\output_data_dest_V_1_payload_B_reg[0] ),
        .I4(output_data_dest_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_dest_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_dest_V_1_sel_wr),
        .I2(output_data_dest_V_1_state),
        .I3(\output_data_dest_V_1_payload_B_reg[0] ),
        .I4(output_data_dest_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__2 
       (.I0(\q0[0]_i_2__0_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(\i_2_reg_414_reg[9] [1]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(\i_2_reg_414_reg[9] [0]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__2_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__0 
       (.I0(\q0_reg[0]_4 [2]),
        .I1(\q0_reg[0]_4 [0]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(\q0_reg[0]_4 [1]),
        .I4(\q0_reg[0]_4 [3]),
        .O(\q0[0]_i_2__0_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__2_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(sig_buffer_dest_V_address0[0]),
        .A1(sig_buffer_dest_V_address0[1]),
        .A2(sig_buffer_dest_V_address0[2]),
        .A3(sig_buffer_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2__0_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A({\q0_reg[0]_4 ,sig_buffer_dest_V_address0}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_7 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__2
       (.I0(input_data_dest_V_0_payload_B),
        .I1(input_data_dest_V_0_payload_A),
        .I2(input_data_dest_V_0_sel),
        .O(input_data_dest_V_0_data_out));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_255_0_0_i_3
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[41] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A({\q0_reg[0]_4 ,sig_buffer_dest_V_address0}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\i_0_reg_392_reg[9] ));
  LUT6 #(
    .INIT(64'h0000000030553000)) 
    ram_reg_256_511_0_0_i_1
       (.I0(ram_reg_0[7]),
        .I1(ram_reg[5]),
        .I2(ram_reg[4]),
        .I3(\ap_CS_fsm_reg[41] ),
        .I4(ram_reg_0[6]),
        .I5(ram_reg_256_511_0_0_0),
        .O(\i_0_reg_392_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A({\q0_reg[0]_4 ,sig_buffer_dest_V_address0}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\i_0_reg_392_reg[8] ));
  LUT6 #(
    .INIT(64'h0000000030553000)) 
    ram_reg_512_767_0_0_i_1
       (.I0(ram_reg_0[6]),
        .I1(ram_reg[4]),
        .I2(ram_reg[5]),
        .I3(\ap_CS_fsm_reg[41] ),
        .I4(ram_reg_0[7]),
        .I5(ram_reg_256_511_0_0_0),
        .O(\i_0_reg_392_reg[8] ));
  LUT6 #(
    .INIT(64'hF8FFF8F8F8F8F8F8)) 
    ram_reg_i_1
       (.I0(\q0_reg[0]_2 ),
        .I1(Q[0]),
        .I2(\i_0_reg_392_reg[5] ),
        .I3(\q0_reg[0]_3 ),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(sig_buffer_dest_V_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10__0
       (.I0(ram_reg[1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_0[1]),
        .O(sig_buffer_dest_V_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_11__0
       (.I0(ram_reg[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_0[0]),
        .O(sig_buffer_dest_V_address0[0]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    ram_reg_i_15
       (.I0(ram_reg_0[5]),
        .I1(ram_reg_0[6]),
        .I2(ram_reg_0[4]),
        .I3(\q0_reg[0]_5 ),
        .I4(\q0_reg[0]_6 ),
        .I5(Q[0]),
        .O(\i_0_reg_392_reg[5] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__0
       (.I0(ram_reg[5]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_0[7]),
        .O(\i_2_reg_414_reg[9] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__0
       (.I0(ram_reg[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_0[6]),
        .O(\i_2_reg_414_reg[9] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__0
       (.I0(ram_reg[3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_0[3]),
        .O(sig_buffer_dest_V_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__0
       (.I0(ram_reg[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_0[2]),
        .O(sig_buffer_dest_V_address0[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16
   (\ap_CS_fsm_reg[8]_0 ,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[6]_2 ,
    \ap_CS_fsm_reg[6]_3 ,
    \ap_CS_fsm_reg[6]_4 ,
    \ap_CS_fsm_reg[6]_5 ,
    \ap_CS_fsm_reg[6]_6 ,
    \ap_CS_fsm_reg[6]_7 ,
    \ap_CS_fsm_reg[6]_8 ,
    \ap_CS_fsm_reg[6]_9 ,
    \ap_CS_fsm_reg[6]_10 ,
    \ap_CS_fsm_reg[6]_11 ,
    \ap_CS_fsm_reg[6]_12 ,
    \ap_CS_fsm_reg[6]_13 ,
    \ap_CS_fsm_reg[6]_14 ,
    \ap_CS_fsm_reg[6]_15 ,
    \add_ln43_reg_1030_pp1_iter3_reg_reg[0] ,
    \o_count_reg_242_reg[13]_0 ,
    \add_ln43_reg_1030_pp1_iter3_reg_reg[1] ,
    \add_ln43_reg_1030_pp1_iter3_reg_reg[2] ,
    \add_ln43_reg_1030_pp1_iter3_reg_reg[4] ,
    \add_ln43_reg_1030_pp1_iter3_reg_reg[5] ,
    \add_ln43_reg_1030_pp1_iter3_reg_reg[6] ,
    \add_ln43_reg_1030_pp1_iter3_reg_reg[7] ,
    \add_ln43_reg_1030_pp1_iter3_reg_reg[8] ,
    \add_ln43_reg_1030_pp1_iter3_reg_reg[9] ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    \ap_CS_fsm_reg[8]_3 ,
    \o_count_1_reg_232_reg[10]_0 ,
    \o_count_1_reg_232_reg[11]_0 ,
    \o_count_1_reg_232_reg[12]_0 ,
    grp_padding2d_fix16_fu_505_ap_start_reg_reg,
    D,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    WEBWE,
    input_r_address0,
    grp_padding2d_fix16_fu_505_output_r_we0,
    grp_padding2d_fix16_fu_505_input_r_ce0,
    grp_padding2d_fix16_fu_505_output_r_address1,
    ram_reg_0,
    grp_max_pooling2d_fix16_fu_523_input_r_ce1,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    Q,
    q0,
    ram_reg_0_i_56,
    grp_max_pooling2d_fix16_fu_523_input_r_ce0,
    ram_reg_0_4,
    grp_padding2d_fix16_fu_505_ap_start_reg0,
    grp_padding2d_fix16_fu_505_ap_start_reg,
    \ap_CS_fsm_reg[2]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n);
  output \ap_CS_fsm_reg[8]_0 ;
  output [0:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \ap_CS_fsm_reg[6]_2 ;
  output \ap_CS_fsm_reg[6]_3 ;
  output \ap_CS_fsm_reg[6]_4 ;
  output \ap_CS_fsm_reg[6]_5 ;
  output \ap_CS_fsm_reg[6]_6 ;
  output \ap_CS_fsm_reg[6]_7 ;
  output \ap_CS_fsm_reg[6]_8 ;
  output \ap_CS_fsm_reg[6]_9 ;
  output \ap_CS_fsm_reg[6]_10 ;
  output \ap_CS_fsm_reg[6]_11 ;
  output \ap_CS_fsm_reg[6]_12 ;
  output \ap_CS_fsm_reg[6]_13 ;
  output \ap_CS_fsm_reg[6]_14 ;
  output \ap_CS_fsm_reg[6]_15 ;
  output \add_ln43_reg_1030_pp1_iter3_reg_reg[0] ;
  output [1:0]\o_count_reg_242_reg[13]_0 ;
  output \add_ln43_reg_1030_pp1_iter3_reg_reg[1] ;
  output \add_ln43_reg_1030_pp1_iter3_reg_reg[2] ;
  output \add_ln43_reg_1030_pp1_iter3_reg_reg[4] ;
  output \add_ln43_reg_1030_pp1_iter3_reg_reg[5] ;
  output \add_ln43_reg_1030_pp1_iter3_reg_reg[6] ;
  output \add_ln43_reg_1030_pp1_iter3_reg_reg[7] ;
  output \add_ln43_reg_1030_pp1_iter3_reg_reg[8] ;
  output \add_ln43_reg_1030_pp1_iter3_reg_reg[9] ;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[8]_1 ;
  output \ap_CS_fsm_reg[8]_2 ;
  output \ap_CS_fsm_reg[8]_3 ;
  output \o_count_1_reg_232_reg[10]_0 ;
  output \o_count_1_reg_232_reg[11]_0 ;
  output \o_count_1_reg_232_reg[12]_0 ;
  output grp_padding2d_fix16_fu_505_ap_start_reg_reg;
  output [9:0]D;
  output [0:0]\ap_CS_fsm_reg[7]_1 ;
  output [0:0]\ap_CS_fsm_reg[7]_2 ;
  output [1:0]WEBWE;
  output [13:0]input_r_address0;
  output grp_padding2d_fix16_fu_505_output_r_we0;
  output grp_padding2d_fix16_fu_505_input_r_ce0;
  output [9:0]grp_padding2d_fix16_fu_505_output_r_address1;
  input ram_reg_0;
  input grp_max_pooling2d_fix16_fu_523_input_r_ce1;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input [0:0]ram_reg_0_3;
  input [13:0]Q;
  input [15:0]q0;
  input [8:0]ram_reg_0_i_56;
  input grp_max_pooling2d_fix16_fu_523_input_r_ce0;
  input [3:0]ram_reg_0_4;
  input grp_padding2d_fix16_fu_505_ap_start_reg0;
  input grp_padding2d_fix16_fu_505_ap_start_reg;
  input \ap_CS_fsm_reg[2]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;

  wire [4:0]A;
  wire [0:0]ADDRBWRADDR;
  wire [4:4]B;
  wire [9:0]D;
  wire [13:0]Q;
  wire [1:0]WEBWE;
  wire [4:4]add_ln11_11_fu_614_p2;
  wire [4:4]add_ln11_12_fu_619_p2;
  wire [9:0]add_ln11_2_fu_417_p2;
  wire [13:0]add_ln11_6_fu_604_p2;
  wire [13:0]add_ln11_7_fu_609_p2;
  wire [4:0]add_ln11_9_reg_724;
  wire \add_ln11_9_reg_724[1]_i_1_n_5 ;
  wire \add_ln11_9_reg_724[2]_i_1_n_5 ;
  wire \add_ln11_9_reg_724[3]_i_1_n_5 ;
  wire \add_ln11_9_reg_724[4]_i_1_n_5 ;
  wire \add_ln11_9_reg_724[4]_i_2_n_5 ;
  wire [4:3]add_ln11_reg_642;
  wire \add_ln11_reg_642[3]_i_1_n_5 ;
  wire [13:0]add_ln17_2_fu_525_p2;
  wire [13:0]add_ln17_2_reg_777;
  wire \add_ln17_2_reg_777[13]_i_3_n_5 ;
  wire \add_ln17_2_reg_777[3]_i_2_n_5 ;
  wire \add_ln17_2_reg_777[3]_i_3_n_5 ;
  wire \add_ln17_2_reg_777[3]_i_4_n_5 ;
  wire \add_ln17_2_reg_777[3]_i_5_n_5 ;
  wire \add_ln17_2_reg_777[7]_i_2_n_5 ;
  wire \add_ln17_2_reg_777_reg[11]_i_1_n_5 ;
  wire \add_ln17_2_reg_777_reg[11]_i_1_n_6 ;
  wire \add_ln17_2_reg_777_reg[11]_i_1_n_7 ;
  wire \add_ln17_2_reg_777_reg[11]_i_1_n_8 ;
  wire \add_ln17_2_reg_777_reg[13]_i_2_n_8 ;
  wire \add_ln17_2_reg_777_reg[3]_i_1_n_5 ;
  wire \add_ln17_2_reg_777_reg[3]_i_1_n_6 ;
  wire \add_ln17_2_reg_777_reg[3]_i_1_n_7 ;
  wire \add_ln17_2_reg_777_reg[3]_i_1_n_8 ;
  wire \add_ln17_2_reg_777_reg[7]_i_1_n_5 ;
  wire \add_ln17_2_reg_777_reg[7]_i_1_n_6 ;
  wire \add_ln17_2_reg_777_reg[7]_i_1_n_7 ;
  wire \add_ln17_2_reg_777_reg[7]_i_1_n_8 ;
  wire [13:0]add_ln20_1_fu_504_p2;
  wire [13:0]add_ln20_1_reg_757;
  wire \add_ln20_1_reg_757[11]_i_2_n_5 ;
  wire \add_ln20_1_reg_757[11]_i_3_n_5 ;
  wire \add_ln20_1_reg_757[11]_i_4_n_5 ;
  wire \add_ln20_1_reg_757[11]_i_5_n_5 ;
  wire \add_ln20_1_reg_757[11]_i_6_n_5 ;
  wire \add_ln20_1_reg_757[11]_i_7_n_5 ;
  wire \add_ln20_1_reg_757[11]_i_8_n_5 ;
  wire \add_ln20_1_reg_757[11]_i_9_n_5 ;
  wire \add_ln20_1_reg_757[13]_i_2_n_5 ;
  wire \add_ln20_1_reg_757[3]_i_2_n_5 ;
  wire \add_ln20_1_reg_757[3]_i_3_n_5 ;
  wire \add_ln20_1_reg_757[3]_i_4_n_5 ;
  wire \add_ln20_1_reg_757[3]_i_5_n_5 ;
  wire \add_ln20_1_reg_757[3]_i_6_n_5 ;
  wire \add_ln20_1_reg_757[3]_i_7_n_5 ;
  wire \add_ln20_1_reg_757[3]_i_8_n_5 ;
  wire \add_ln20_1_reg_757[7]_i_2_n_5 ;
  wire \add_ln20_1_reg_757[7]_i_3_n_5 ;
  wire \add_ln20_1_reg_757[7]_i_4_n_5 ;
  wire \add_ln20_1_reg_757[7]_i_5_n_5 ;
  wire \add_ln20_1_reg_757[7]_i_6_n_5 ;
  wire \add_ln20_1_reg_757[7]_i_7_n_5 ;
  wire \add_ln20_1_reg_757[7]_i_8_n_5 ;
  wire \add_ln20_1_reg_757[7]_i_9_n_5 ;
  wire \add_ln20_1_reg_757_reg[11]_i_1_n_5 ;
  wire \add_ln20_1_reg_757_reg[11]_i_1_n_6 ;
  wire \add_ln20_1_reg_757_reg[11]_i_1_n_7 ;
  wire \add_ln20_1_reg_757_reg[11]_i_1_n_8 ;
  wire \add_ln20_1_reg_757_reg[13]_i_1_n_8 ;
  wire \add_ln20_1_reg_757_reg[3]_i_1_n_5 ;
  wire \add_ln20_1_reg_757_reg[3]_i_1_n_6 ;
  wire \add_ln20_1_reg_757_reg[3]_i_1_n_7 ;
  wire \add_ln20_1_reg_757_reg[3]_i_1_n_8 ;
  wire \add_ln20_1_reg_757_reg[7]_i_1_n_5 ;
  wire \add_ln20_1_reg_757_reg[7]_i_1_n_6 ;
  wire \add_ln20_1_reg_757_reg[7]_i_1_n_7 ;
  wire \add_ln20_1_reg_757_reg[7]_i_1_n_8 ;
  wire [13:1]add_ln27_1_fu_540_p2;
  wire [13:0]add_ln27_fu_520_p2;
  wire [13:0]add_ln27_reg_772;
  wire \add_ln27_reg_772[13]_i_1_n_5 ;
  wire \add_ln27_reg_772[3]_i_2_n_5 ;
  wire \add_ln27_reg_772[3]_i_3_n_5 ;
  wire \add_ln27_reg_772[3]_i_4_n_5 ;
  wire \add_ln27_reg_772[3]_i_5_n_5 ;
  wire \add_ln27_reg_772[7]_i_2_n_5 ;
  wire \add_ln27_reg_772_reg[11]_i_1_n_5 ;
  wire \add_ln27_reg_772_reg[11]_i_1_n_6 ;
  wire \add_ln27_reg_772_reg[11]_i_1_n_7 ;
  wire \add_ln27_reg_772_reg[11]_i_1_n_8 ;
  wire \add_ln27_reg_772_reg[13]_i_2_n_8 ;
  wire \add_ln27_reg_772_reg[3]_i_1_n_5 ;
  wire \add_ln27_reg_772_reg[3]_i_1_n_6 ;
  wire \add_ln27_reg_772_reg[3]_i_1_n_7 ;
  wire \add_ln27_reg_772_reg[3]_i_1_n_8 ;
  wire \add_ln27_reg_772_reg[7]_i_1_n_5 ;
  wire \add_ln27_reg_772_reg[7]_i_1_n_6 ;
  wire \add_ln27_reg_772_reg[7]_i_1_n_7 ;
  wire \add_ln27_reg_772_reg[7]_i_1_n_8 ;
  wire [13:1]add_ln35_fu_567_p2;
  wire \add_ln43_reg_1030_pp1_iter3_reg_reg[0] ;
  wire \add_ln43_reg_1030_pp1_iter3_reg_reg[1] ;
  wire \add_ln43_reg_1030_pp1_iter3_reg_reg[2] ;
  wire \add_ln43_reg_1030_pp1_iter3_reg_reg[4] ;
  wire \add_ln43_reg_1030_pp1_iter3_reg_reg[5] ;
  wire \add_ln43_reg_1030_pp1_iter3_reg_reg[6] ;
  wire \add_ln43_reg_1030_pp1_iter3_reg_reg[7] ;
  wire \add_ln43_reg_1030_pp1_iter3_reg_reg[8] ;
  wire \add_ln43_reg_1030_pp1_iter3_reg_reg[9] ;
  wire \ap_CS_fsm[4]_i_1__8_n_5 ;
  wire \ap_CS_fsm[4]_i_3_n_5 ;
  wire \ap_CS_fsm[7]_i_10_n_5 ;
  wire \ap_CS_fsm[7]_i_11_n_5 ;
  wire \ap_CS_fsm[7]_i_12_n_5 ;
  wire \ap_CS_fsm[7]_i_13_n_5 ;
  wire \ap_CS_fsm[7]_i_14_n_5 ;
  wire \ap_CS_fsm[7]_i_15_n_5 ;
  wire \ap_CS_fsm[7]_i_16_n_5 ;
  wire \ap_CS_fsm[7]_i_17_n_5 ;
  wire \ap_CS_fsm[7]_i_18_n_5 ;
  wire \ap_CS_fsm[7]_i_4_n_5 ;
  wire \ap_CS_fsm[7]_i_5_n_5 ;
  wire \ap_CS_fsm[7]_i_6_n_5 ;
  wire \ap_CS_fsm[7]_i_7_n_5 ;
  wire \ap_CS_fsm[7]_i_8_n_5 ;
  wire \ap_CS_fsm[9]_i_1__0_n_5 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[6]_10 ;
  wire \ap_CS_fsm_reg[6]_11 ;
  wire \ap_CS_fsm_reg[6]_12 ;
  wire \ap_CS_fsm_reg[6]_13 ;
  wire \ap_CS_fsm_reg[6]_14 ;
  wire \ap_CS_fsm_reg[6]_15 ;
  wire \ap_CS_fsm_reg[6]_2 ;
  wire \ap_CS_fsm_reg[6]_3 ;
  wire \ap_CS_fsm_reg[6]_4 ;
  wire \ap_CS_fsm_reg[6]_5 ;
  wire \ap_CS_fsm_reg[6]_6 ;
  wire \ap_CS_fsm_reg[6]_7 ;
  wire \ap_CS_fsm_reg[6]_8 ;
  wire \ap_CS_fsm_reg[6]_9 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7]_1 ;
  wire [0:0]\ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[7]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[8]_2 ;
  wire \ap_CS_fsm_reg[8]_3 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state9;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state7;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__3_n_5;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1__4_n_5;
  wire ap_phi_mux_o_count_3_phi_fu_289_p41;
  wire ap_phi_mux_o_count_3_phi_fu_289_p427_out;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]data;
  wire [4:0]depth_0_reg_221;
  wire [4:0]depth_fu_467_p2;
  wire [4:0]depth_reg_739;
  wire [4:1]empty_36_fu_399_p2;
  wire [9:5]empty_reg_652;
  wire \empty_reg_652[5]_i_2_n_5 ;
  wire \empty_reg_652[5]_i_3_n_5 ;
  wire \empty_reg_652[5]_i_4_n_5 ;
  wire \empty_reg_652[5]_i_5_n_5 ;
  wire \empty_reg_652[5]_i_6_n_5 ;
  wire \empty_reg_652[6]_i_2_n_5 ;
  wire \empty_reg_652[6]_i_3_n_5 ;
  wire \empty_reg_652[6]_i_4_n_5 ;
  wire \empty_reg_652[6]_i_5_n_5 ;
  wire \empty_reg_652[6]_i_6_n_5 ;
  wire \empty_reg_652[6]_i_7_n_5 ;
  wire \empty_reg_652[6]_i_8_n_5 ;
  wire \empty_reg_652[6]_i_9_n_5 ;
  wire \empty_reg_652_reg[5]_i_1_n_5 ;
  wire \empty_reg_652_reg[5]_i_1_n_6 ;
  wire \empty_reg_652_reg[5]_i_1_n_7 ;
  wire \empty_reg_652_reg[5]_i_1_n_8 ;
  wire \empty_reg_652_reg[6]_i_1_n_5 ;
  wire \empty_reg_652_reg[6]_i_1_n_6 ;
  wire \empty_reg_652_reg[6]_i_1_n_7 ;
  wire \empty_reg_652_reg[6]_i_1_n_8 ;
  wire grp_max_pooling2d_fix16_fu_523_input_r_ce0;
  wire grp_max_pooling2d_fix16_fu_523_input_r_ce1;
  wire grp_padding2d_fix16_fu_505_ap_ready;
  wire grp_padding2d_fix16_fu_505_ap_start_reg;
  wire grp_padding2d_fix16_fu_505_ap_start_reg0;
  wire grp_padding2d_fix16_fu_505_ap_start_reg_reg;
  wire [4:0]grp_padding2d_fix16_fu_505_input_depth;
  wire [4:1]grp_padding2d_fix16_fu_505_input_height;
  wire grp_padding2d_fix16_fu_505_input_r_ce0;
  wire [9:0]grp_padding2d_fix16_fu_505_output_r_address0;
  wire [9:0]grp_padding2d_fix16_fu_505_output_r_address1;
  wire grp_padding2d_fix16_fu_505_output_r_we0;
  wire [4:0]height_0_reg_275;
  wire [4:0]height_fu_514_p2;
  wire [4:0]height_reg_767;
  wire [13:0]i_count_0_reg_209;
  wire [13:0]i_count_1_reg_264;
  wire i_count_2_reg_2971;
  wire \i_count_2_reg_297[0]_i_1_n_5 ;
  wire \i_count_2_reg_297[10]_i_1_n_5 ;
  wire \i_count_2_reg_297[11]_i_1_n_5 ;
  wire \i_count_2_reg_297[12]_i_1_n_5 ;
  wire \i_count_2_reg_297[13]_i_1_n_5 ;
  wire \i_count_2_reg_297[13]_i_2_n_5 ;
  wire \i_count_2_reg_297[1]_i_1_n_5 ;
  wire \i_count_2_reg_297[2]_i_1_n_5 ;
  wire \i_count_2_reg_297[3]_i_1_n_5 ;
  wire \i_count_2_reg_297[4]_i_1_n_5 ;
  wire \i_count_2_reg_297[5]_i_1_n_5 ;
  wire \i_count_2_reg_297[6]_i_1_n_5 ;
  wire \i_count_2_reg_297[7]_i_1_n_5 ;
  wire \i_count_2_reg_297[8]_i_1_n_5 ;
  wire \i_count_2_reg_297[9]_i_1_n_5 ;
  wire \i_count_2_reg_297_reg[12]_i_2_n_5 ;
  wire \i_count_2_reg_297_reg[12]_i_2_n_6 ;
  wire \i_count_2_reg_297_reg[12]_i_2_n_7 ;
  wire \i_count_2_reg_297_reg[12]_i_2_n_8 ;
  wire \i_count_2_reg_297_reg[4]_i_2_n_5 ;
  wire \i_count_2_reg_297_reg[4]_i_2_n_6 ;
  wire \i_count_2_reg_297_reg[4]_i_2_n_7 ;
  wire \i_count_2_reg_297_reg[4]_i_2_n_8 ;
  wire \i_count_2_reg_297_reg[8]_i_2_n_5 ;
  wire \i_count_2_reg_297_reg[8]_i_2_n_6 ;
  wire \i_count_2_reg_297_reg[8]_i_2_n_7 ;
  wire \i_count_2_reg_297_reg[8]_i_2_n_8 ;
  wire [13:0]i_count_fu_494_p2;
  wire [13:0]i_count_reg_752;
  wire \i_count_reg_752[11]_i_2_n_5 ;
  wire \i_count_reg_752[11]_i_3_n_5 ;
  wire \i_count_reg_752[11]_i_4_n_5 ;
  wire \i_count_reg_752[3]_i_2_n_5 ;
  wire \i_count_reg_752[3]_i_3_n_5 ;
  wire \i_count_reg_752[3]_i_4_n_5 ;
  wire \i_count_reg_752[3]_i_5_n_5 ;
  wire \i_count_reg_752[7]_i_2_n_5 ;
  wire \i_count_reg_752[7]_i_3_n_5 ;
  wire \i_count_reg_752[7]_i_4_n_5 ;
  wire \i_count_reg_752[7]_i_5_n_5 ;
  wire \i_count_reg_752_reg[11]_i_1_n_5 ;
  wire \i_count_reg_752_reg[11]_i_1_n_6 ;
  wire \i_count_reg_752_reg[11]_i_1_n_7 ;
  wire \i_count_reg_752_reg[11]_i_1_n_8 ;
  wire \i_count_reg_752_reg[13]_i_1_n_8 ;
  wire \i_count_reg_752_reg[3]_i_1_n_5 ;
  wire \i_count_reg_752_reg[3]_i_1_n_6 ;
  wire \i_count_reg_752_reg[3]_i_1_n_7 ;
  wire \i_count_reg_752_reg[3]_i_1_n_8 ;
  wire \i_count_reg_752_reg[7]_i_1_n_5 ;
  wire \i_count_reg_752_reg[7]_i_1_n_6 ;
  wire \i_count_reg_752_reg[7]_i_1_n_7 ;
  wire \i_count_reg_752_reg[7]_i_1_n_8 ;
  wire icmp_ln23_reg_782;
  wire \icmp_ln23_reg_782[0]_i_1_n_5 ;
  wire [13:0]indvars_iv10_reg_187;
  wire \indvars_iv10_reg_187[0]_i_1_n_5 ;
  wire \indvars_iv10_reg_187[11]_i_2_n_5 ;
  wire \indvars_iv10_reg_187[11]_i_3_n_5 ;
  wire \indvars_iv10_reg_187[1]_i_1_n_5 ;
  wire \indvars_iv10_reg_187[2]_i_1_n_5 ;
  wire \indvars_iv10_reg_187[3]_i_1_n_5 ;
  wire \indvars_iv10_reg_187[4]_i_1_n_5 ;
  wire \indvars_iv10_reg_187[7]_i_10_n_5 ;
  wire \indvars_iv10_reg_187[7]_i_3_n_5 ;
  wire \indvars_iv10_reg_187[7]_i_4_n_5 ;
  wire \indvars_iv10_reg_187[7]_i_5_n_5 ;
  wire \indvars_iv10_reg_187[7]_i_6_n_5 ;
  wire \indvars_iv10_reg_187[7]_i_7_n_5 ;
  wire \indvars_iv10_reg_187[7]_i_8_n_5 ;
  wire \indvars_iv10_reg_187[7]_i_9_n_5 ;
  wire \indvars_iv10_reg_187_reg[11]_i_1_n_5 ;
  wire \indvars_iv10_reg_187_reg[11]_i_1_n_6 ;
  wire \indvars_iv10_reg_187_reg[11]_i_1_n_7 ;
  wire \indvars_iv10_reg_187_reg[11]_i_1_n_8 ;
  wire \indvars_iv10_reg_187_reg[13]_i_1_n_8 ;
  wire \indvars_iv10_reg_187_reg[7]_i_1_n_5 ;
  wire \indvars_iv10_reg_187_reg[7]_i_1_n_6 ;
  wire \indvars_iv10_reg_187_reg[7]_i_1_n_7 ;
  wire \indvars_iv10_reg_187_reg[7]_i_1_n_8 ;
  wire \indvars_iv10_reg_187_reg[7]_i_2_n_5 ;
  wire \indvars_iv10_reg_187_reg[7]_i_2_n_6 ;
  wire \indvars_iv10_reg_187_reg[7]_i_2_n_7 ;
  wire \indvars_iv10_reg_187_reg[7]_i_2_n_8 ;
  wire \indvars_iv2_reg_157[2]_i_2_n_5 ;
  wire \indvars_iv2_reg_157[3]_i_2_n_5 ;
  wire [4:0]indvars_iv2_reg_157_reg;
  wire \indvars_iv_reg_167[1]_i_2_n_5 ;
  wire \indvars_iv_reg_167[2]_i_2_n_5 ;
  wire \indvars_iv_reg_167[3]_i_2_n_5 ;
  wire [4:0]indvars_iv_reg_167_reg;
  wire [13:0]input_r_address0;
  wire [11:10]mul_ln11_1_reg_647;
  wire \mul_ln11_1_reg_647[11]_i_4_n_5 ;
  wire \mul_ln11_1_reg_647[11]_i_6_n_5 ;
  wire \mul_ln11_1_reg_647[11]_i_7_n_5 ;
  wire \mul_ln11_1_reg_647_reg[11]_i_2_n_8 ;
  wire \mul_ln11_1_reg_647_reg[11]_i_3_n_8 ;
  wire \mul_ln11_1_reg_647_reg[11]_i_5_n_10 ;
  wire \mul_ln11_1_reg_647_reg[11]_i_5_n_11 ;
  wire \mul_ln11_1_reg_647_reg[11]_i_5_n_12 ;
  wire \mul_ln11_1_reg_647_reg[11]_i_5_n_5 ;
  wire \mul_ln11_1_reg_647_reg[11]_i_5_n_6 ;
  wire \mul_ln11_1_reg_647_reg[11]_i_5_n_7 ;
  wire \mul_ln11_1_reg_647_reg[11]_i_5_n_8 ;
  wire \mul_ln11_1_reg_647_reg[11]_i_5_n_9 ;
  wire [10:0]mul_ln11_fu_369_p2;
  wire [10:0]mul_ln11_reg_678;
  wire \mul_ln11_reg_678[10]_i_3_n_5 ;
  wire \mul_ln11_reg_678[10]_i_4_n_5 ;
  wire \mul_ln11_reg_678[10]_i_5_n_5 ;
  wire \mul_ln11_reg_678[10]_i_6_n_5 ;
  wire \mul_ln11_reg_678[10]_i_7_n_5 ;
  wire \mul_ln11_reg_678[10]_i_8_n_5 ;
  wire \mul_ln11_reg_678[10]_i_9_n_5 ;
  wire \mul_ln11_reg_678[2]_i_2_n_5 ;
  wire \mul_ln11_reg_678[2]_i_3_n_5 ;
  wire \mul_ln11_reg_678[2]_i_4_n_5 ;
  wire \mul_ln11_reg_678[2]_i_5_n_5 ;
  wire \mul_ln11_reg_678[2]_i_6_n_5 ;
  wire \mul_ln11_reg_678[2]_i_7_n_5 ;
  wire \mul_ln11_reg_678[3]_i_3_n_5 ;
  wire \mul_ln11_reg_678[3]_i_4_n_5 ;
  wire \mul_ln11_reg_678[3]_i_5_n_5 ;
  wire \mul_ln11_reg_678[3]_i_6_n_5 ;
  wire \mul_ln11_reg_678[3]_i_7_n_5 ;
  wire \mul_ln11_reg_678[3]_i_8_n_5 ;
  wire \mul_ln11_reg_678[3]_i_9_n_5 ;
  wire \mul_ln11_reg_678[6]_i_10_n_5 ;
  wire \mul_ln11_reg_678[6]_i_11_n_5 ;
  wire \mul_ln11_reg_678[6]_i_12_n_5 ;
  wire \mul_ln11_reg_678[6]_i_2_n_5 ;
  wire \mul_ln11_reg_678[6]_i_4_n_5 ;
  wire \mul_ln11_reg_678[6]_i_5_n_5 ;
  wire \mul_ln11_reg_678[6]_i_6_n_5 ;
  wire \mul_ln11_reg_678[6]_i_7_n_5 ;
  wire \mul_ln11_reg_678[6]_i_8_n_5 ;
  wire \mul_ln11_reg_678[6]_i_9_n_5 ;
  wire \mul_ln11_reg_678_reg[10]_i_1_n_7 ;
  wire \mul_ln11_reg_678_reg[10]_i_1_n_8 ;
  wire \mul_ln11_reg_678_reg[10]_i_2_n_11 ;
  wire \mul_ln11_reg_678_reg[10]_i_2_n_12 ;
  wire \mul_ln11_reg_678_reg[10]_i_2_n_6 ;
  wire \mul_ln11_reg_678_reg[10]_i_2_n_8 ;
  wire \mul_ln11_reg_678_reg[2]_i_1_n_5 ;
  wire \mul_ln11_reg_678_reg[2]_i_1_n_6 ;
  wire \mul_ln11_reg_678_reg[2]_i_1_n_7 ;
  wire \mul_ln11_reg_678_reg[2]_i_1_n_8 ;
  wire \mul_ln11_reg_678_reg[2]_i_1_n_9 ;
  wire \mul_ln11_reg_678_reg[3]_i_2_n_10 ;
  wire \mul_ln11_reg_678_reg[3]_i_2_n_11 ;
  wire \mul_ln11_reg_678_reg[3]_i_2_n_12 ;
  wire \mul_ln11_reg_678_reg[3]_i_2_n_5 ;
  wire \mul_ln11_reg_678_reg[3]_i_2_n_6 ;
  wire \mul_ln11_reg_678_reg[3]_i_2_n_7 ;
  wire \mul_ln11_reg_678_reg[3]_i_2_n_8 ;
  wire \mul_ln11_reg_678_reg[3]_i_2_n_9 ;
  wire \mul_ln11_reg_678_reg[6]_i_1_n_5 ;
  wire \mul_ln11_reg_678_reg[6]_i_1_n_6 ;
  wire \mul_ln11_reg_678_reg[6]_i_1_n_7 ;
  wire \mul_ln11_reg_678_reg[6]_i_1_n_8 ;
  wire \mul_ln11_reg_678_reg[6]_i_3_n_10 ;
  wire \mul_ln11_reg_678_reg[6]_i_3_n_11 ;
  wire \mul_ln11_reg_678_reg[6]_i_3_n_12 ;
  wire \mul_ln11_reg_678_reg[6]_i_3_n_5 ;
  wire \mul_ln11_reg_678_reg[6]_i_3_n_7 ;
  wire \mul_ln11_reg_678_reg[6]_i_3_n_8 ;
  wire [13:0]o_count_0_reg_197;
  wire \o_count_1_reg_232[0]_i_1_n_5 ;
  wire \o_count_1_reg_232[0]_i_3_n_5 ;
  wire \o_count_1_reg_232[0]_i_4_n_5 ;
  wire \o_count_1_reg_232[0]_i_5_n_5 ;
  wire \o_count_1_reg_232[0]_i_6_n_5 ;
  wire \o_count_1_reg_232[0]_i_7_n_5 ;
  wire \o_count_1_reg_232[0]_i_8_n_5 ;
  wire \o_count_1_reg_232[12]_i_2_n_5 ;
  wire \o_count_1_reg_232[12]_i_3_n_5 ;
  wire \o_count_1_reg_232[4]_i_2_n_5 ;
  wire \o_count_1_reg_232[4]_i_3_n_5 ;
  wire \o_count_1_reg_232[4]_i_4_n_5 ;
  wire \o_count_1_reg_232[4]_i_5_n_5 ;
  wire \o_count_1_reg_232[8]_i_2_n_5 ;
  wire \o_count_1_reg_232[8]_i_3_n_5 ;
  wire \o_count_1_reg_232[8]_i_4_n_5 ;
  wire \o_count_1_reg_232[8]_i_5_n_5 ;
  wire [13:0]o_count_1_reg_232_reg;
  wire \o_count_1_reg_232_reg[0]_i_2_n_10 ;
  wire \o_count_1_reg_232_reg[0]_i_2_n_11 ;
  wire \o_count_1_reg_232_reg[0]_i_2_n_12 ;
  wire \o_count_1_reg_232_reg[0]_i_2_n_5 ;
  wire \o_count_1_reg_232_reg[0]_i_2_n_6 ;
  wire \o_count_1_reg_232_reg[0]_i_2_n_7 ;
  wire \o_count_1_reg_232_reg[0]_i_2_n_8 ;
  wire \o_count_1_reg_232_reg[0]_i_2_n_9 ;
  wire \o_count_1_reg_232_reg[10]_0 ;
  wire \o_count_1_reg_232_reg[11]_0 ;
  wire \o_count_1_reg_232_reg[12]_0 ;
  wire \o_count_1_reg_232_reg[12]_i_1_n_11 ;
  wire \o_count_1_reg_232_reg[12]_i_1_n_12 ;
  wire \o_count_1_reg_232_reg[12]_i_1_n_8 ;
  wire \o_count_1_reg_232_reg[4]_i_1_n_10 ;
  wire \o_count_1_reg_232_reg[4]_i_1_n_11 ;
  wire \o_count_1_reg_232_reg[4]_i_1_n_12 ;
  wire \o_count_1_reg_232_reg[4]_i_1_n_5 ;
  wire \o_count_1_reg_232_reg[4]_i_1_n_6 ;
  wire \o_count_1_reg_232_reg[4]_i_1_n_7 ;
  wire \o_count_1_reg_232_reg[4]_i_1_n_8 ;
  wire \o_count_1_reg_232_reg[4]_i_1_n_9 ;
  wire \o_count_1_reg_232_reg[8]_i_1_n_10 ;
  wire \o_count_1_reg_232_reg[8]_i_1_n_11 ;
  wire \o_count_1_reg_232_reg[8]_i_1_n_12 ;
  wire \o_count_1_reg_232_reg[8]_i_1_n_5 ;
  wire \o_count_1_reg_232_reg[8]_i_1_n_6 ;
  wire \o_count_1_reg_232_reg[8]_i_1_n_7 ;
  wire \o_count_1_reg_232_reg[8]_i_1_n_8 ;
  wire \o_count_1_reg_232_reg[8]_i_1_n_9 ;
  wire \o_count_2_reg_253[0]_i_2_n_5 ;
  wire \o_count_2_reg_253[0]_i_3_n_5 ;
  wire \o_count_2_reg_253[0]_i_4_n_5 ;
  wire \o_count_2_reg_253[0]_i_5_n_5 ;
  wire \o_count_2_reg_253[0]_i_6_n_5 ;
  wire \o_count_2_reg_253[0]_i_7_n_5 ;
  wire \o_count_2_reg_253[0]_i_8_n_5 ;
  wire \o_count_2_reg_253[0]_i_9_n_5 ;
  wire \o_count_2_reg_253[12]_i_2_n_5 ;
  wire \o_count_2_reg_253[12]_i_3_n_5 ;
  wire \o_count_2_reg_253[4]_i_2_n_5 ;
  wire \o_count_2_reg_253[4]_i_3_n_5 ;
  wire \o_count_2_reg_253[4]_i_4_n_5 ;
  wire \o_count_2_reg_253[4]_i_5_n_5 ;
  wire \o_count_2_reg_253[4]_i_6_n_5 ;
  wire \o_count_2_reg_253[8]_i_2_n_5 ;
  wire \o_count_2_reg_253[8]_i_3_n_5 ;
  wire \o_count_2_reg_253[8]_i_4_n_5 ;
  wire \o_count_2_reg_253[8]_i_5_n_5 ;
  wire [13:0]o_count_2_reg_253_reg;
  wire \o_count_2_reg_253_reg[0]_i_1_n_10 ;
  wire \o_count_2_reg_253_reg[0]_i_1_n_11 ;
  wire \o_count_2_reg_253_reg[0]_i_1_n_12 ;
  wire \o_count_2_reg_253_reg[0]_i_1_n_5 ;
  wire \o_count_2_reg_253_reg[0]_i_1_n_6 ;
  wire \o_count_2_reg_253_reg[0]_i_1_n_7 ;
  wire \o_count_2_reg_253_reg[0]_i_1_n_8 ;
  wire \o_count_2_reg_253_reg[0]_i_1_n_9 ;
  wire \o_count_2_reg_253_reg[12]_i_1_n_11 ;
  wire \o_count_2_reg_253_reg[12]_i_1_n_12 ;
  wire \o_count_2_reg_253_reg[12]_i_1_n_8 ;
  wire \o_count_2_reg_253_reg[4]_i_1_n_10 ;
  wire \o_count_2_reg_253_reg[4]_i_1_n_11 ;
  wire \o_count_2_reg_253_reg[4]_i_1_n_12 ;
  wire \o_count_2_reg_253_reg[4]_i_1_n_5 ;
  wire \o_count_2_reg_253_reg[4]_i_1_n_6 ;
  wire \o_count_2_reg_253_reg[4]_i_1_n_7 ;
  wire \o_count_2_reg_253_reg[4]_i_1_n_8 ;
  wire \o_count_2_reg_253_reg[4]_i_1_n_9 ;
  wire \o_count_2_reg_253_reg[8]_i_1_n_10 ;
  wire \o_count_2_reg_253_reg[8]_i_1_n_11 ;
  wire \o_count_2_reg_253_reg[8]_i_1_n_12 ;
  wire \o_count_2_reg_253_reg[8]_i_1_n_5 ;
  wire \o_count_2_reg_253_reg[8]_i_1_n_6 ;
  wire \o_count_2_reg_253_reg[8]_i_1_n_7 ;
  wire \o_count_2_reg_253_reg[8]_i_1_n_8 ;
  wire \o_count_2_reg_253_reg[8]_i_1_n_9 ;
  wire [13:0]o_count_3_reg_286;
  wire \o_count_3_reg_286[0]_i_1_n_5 ;
  wire \o_count_3_reg_286[10]_i_1_n_5 ;
  wire \o_count_3_reg_286[11]_i_1_n_5 ;
  wire \o_count_3_reg_286[12]_i_1_n_5 ;
  wire \o_count_3_reg_286[13]_i_1_n_5 ;
  wire \o_count_3_reg_286[13]_i_2_n_5 ;
  wire \o_count_3_reg_286[1]_i_1_n_5 ;
  wire \o_count_3_reg_286[2]_i_1_n_5 ;
  wire \o_count_3_reg_286[3]_i_1_n_5 ;
  wire \o_count_3_reg_286[4]_i_1_n_5 ;
  wire \o_count_3_reg_286[5]_i_1_n_5 ;
  wire \o_count_3_reg_286[6]_i_1_n_5 ;
  wire \o_count_3_reg_286[7]_i_1_n_5 ;
  wire \o_count_3_reg_286[8]_i_1_n_5 ;
  wire \o_count_3_reg_286[9]_i_1_n_5 ;
  wire \o_count_5_reg_307[0]_i_1_n_5 ;
  wire \o_count_5_reg_307[0]_i_3_n_5 ;
  wire \o_count_5_reg_307[0]_i_4_n_5 ;
  wire \o_count_5_reg_307[0]_i_5_n_5 ;
  wire \o_count_5_reg_307[0]_i_6_n_5 ;
  wire \o_count_5_reg_307[0]_i_7_n_5 ;
  wire \o_count_5_reg_307[12]_i_2_n_5 ;
  wire \o_count_5_reg_307[12]_i_3_n_5 ;
  wire \o_count_5_reg_307[4]_i_2_n_5 ;
  wire \o_count_5_reg_307[4]_i_3_n_5 ;
  wire \o_count_5_reg_307[4]_i_4_n_5 ;
  wire \o_count_5_reg_307[4]_i_5_n_5 ;
  wire \o_count_5_reg_307[8]_i_2_n_5 ;
  wire \o_count_5_reg_307[8]_i_3_n_5 ;
  wire \o_count_5_reg_307[8]_i_4_n_5 ;
  wire \o_count_5_reg_307[8]_i_5_n_5 ;
  wire [13:0]o_count_5_reg_307_reg;
  wire \o_count_5_reg_307_reg[0]_i_2_n_10 ;
  wire \o_count_5_reg_307_reg[0]_i_2_n_11 ;
  wire \o_count_5_reg_307_reg[0]_i_2_n_12 ;
  wire \o_count_5_reg_307_reg[0]_i_2_n_5 ;
  wire \o_count_5_reg_307_reg[0]_i_2_n_6 ;
  wire \o_count_5_reg_307_reg[0]_i_2_n_7 ;
  wire \o_count_5_reg_307_reg[0]_i_2_n_8 ;
  wire \o_count_5_reg_307_reg[0]_i_2_n_9 ;
  wire \o_count_5_reg_307_reg[12]_i_1_n_11 ;
  wire \o_count_5_reg_307_reg[12]_i_1_n_12 ;
  wire \o_count_5_reg_307_reg[12]_i_1_n_8 ;
  wire \o_count_5_reg_307_reg[4]_i_1_n_10 ;
  wire \o_count_5_reg_307_reg[4]_i_1_n_11 ;
  wire \o_count_5_reg_307_reg[4]_i_1_n_12 ;
  wire \o_count_5_reg_307_reg[4]_i_1_n_5 ;
  wire \o_count_5_reg_307_reg[4]_i_1_n_6 ;
  wire \o_count_5_reg_307_reg[4]_i_1_n_7 ;
  wire \o_count_5_reg_307_reg[4]_i_1_n_8 ;
  wire \o_count_5_reg_307_reg[4]_i_1_n_9 ;
  wire \o_count_5_reg_307_reg[8]_i_1_n_10 ;
  wire \o_count_5_reg_307_reg[8]_i_1_n_11 ;
  wire \o_count_5_reg_307_reg[8]_i_1_n_12 ;
  wire \o_count_5_reg_307_reg[8]_i_1_n_5 ;
  wire \o_count_5_reg_307_reg[8]_i_1_n_6 ;
  wire \o_count_5_reg_307_reg[8]_i_1_n_7 ;
  wire \o_count_5_reg_307_reg[8]_i_1_n_8 ;
  wire \o_count_5_reg_307_reg[8]_i_1_n_9 ;
  wire \o_count_6_reg_796[0]_i_3_n_5 ;
  wire \o_count_6_reg_796[0]_i_4_n_5 ;
  wire \o_count_6_reg_796[0]_i_5_n_5 ;
  wire \o_count_6_reg_796[0]_i_6_n_5 ;
  wire \o_count_6_reg_796[12]_i_2_n_5 ;
  wire \o_count_6_reg_796[12]_i_3_n_5 ;
  wire \o_count_6_reg_796[4]_i_2_n_5 ;
  wire \o_count_6_reg_796[4]_i_3_n_5 ;
  wire \o_count_6_reg_796[4]_i_4_n_5 ;
  wire \o_count_6_reg_796[4]_i_5_n_5 ;
  wire \o_count_6_reg_796[8]_i_2_n_5 ;
  wire \o_count_6_reg_796[8]_i_3_n_5 ;
  wire \o_count_6_reg_796[8]_i_4_n_5 ;
  wire \o_count_6_reg_796[8]_i_5_n_5 ;
  wire [13:0]o_count_6_reg_796_reg;
  wire \o_count_6_reg_796_reg[0]_i_2_n_10 ;
  wire \o_count_6_reg_796_reg[0]_i_2_n_11 ;
  wire \o_count_6_reg_796_reg[0]_i_2_n_12 ;
  wire \o_count_6_reg_796_reg[0]_i_2_n_5 ;
  wire \o_count_6_reg_796_reg[0]_i_2_n_6 ;
  wire \o_count_6_reg_796_reg[0]_i_2_n_7 ;
  wire \o_count_6_reg_796_reg[0]_i_2_n_8 ;
  wire \o_count_6_reg_796_reg[0]_i_2_n_9 ;
  wire \o_count_6_reg_796_reg[12]_i_1_n_11 ;
  wire \o_count_6_reg_796_reg[12]_i_1_n_12 ;
  wire \o_count_6_reg_796_reg[12]_i_1_n_8 ;
  wire \o_count_6_reg_796_reg[4]_i_1_n_10 ;
  wire \o_count_6_reg_796_reg[4]_i_1_n_11 ;
  wire \o_count_6_reg_796_reg[4]_i_1_n_12 ;
  wire \o_count_6_reg_796_reg[4]_i_1_n_5 ;
  wire \o_count_6_reg_796_reg[4]_i_1_n_6 ;
  wire \o_count_6_reg_796_reg[4]_i_1_n_7 ;
  wire \o_count_6_reg_796_reg[4]_i_1_n_8 ;
  wire \o_count_6_reg_796_reg[4]_i_1_n_9 ;
  wire \o_count_6_reg_796_reg[8]_i_1_n_10 ;
  wire \o_count_6_reg_796_reg[8]_i_1_n_11 ;
  wire \o_count_6_reg_796_reg[8]_i_1_n_12 ;
  wire \o_count_6_reg_796_reg[8]_i_1_n_5 ;
  wire \o_count_6_reg_796_reg[8]_i_1_n_6 ;
  wire \o_count_6_reg_796_reg[8]_i_1_n_7 ;
  wire \o_count_6_reg_796_reg[8]_i_1_n_8 ;
  wire \o_count_6_reg_796_reg[8]_i_1_n_9 ;
  wire \o_count_reg_242[0]_i_2_n_5 ;
  wire \o_count_reg_242[0]_i_3_n_5 ;
  wire \o_count_reg_242[0]_i_4_n_5 ;
  wire \o_count_reg_242[0]_i_5_n_5 ;
  wire \o_count_reg_242[0]_i_6_n_5 ;
  wire \o_count_reg_242[0]_i_7_n_5 ;
  wire \o_count_reg_242[0]_i_8_n_5 ;
  wire \o_count_reg_242[0]_i_9_n_5 ;
  wire \o_count_reg_242[12]_i_2_n_5 ;
  wire \o_count_reg_242[12]_i_3_n_5 ;
  wire \o_count_reg_242[4]_i_2_n_5 ;
  wire \o_count_reg_242[4]_i_3_n_5 ;
  wire \o_count_reg_242[4]_i_4_n_5 ;
  wire \o_count_reg_242[4]_i_5_n_5 ;
  wire \o_count_reg_242[4]_i_6_n_5 ;
  wire \o_count_reg_242[8]_i_2_n_5 ;
  wire \o_count_reg_242[8]_i_3_n_5 ;
  wire \o_count_reg_242[8]_i_4_n_5 ;
  wire \o_count_reg_242[8]_i_5_n_5 ;
  wire [13:0]o_count_reg_242_reg;
  wire \o_count_reg_242_reg[0]_i_1_n_10 ;
  wire \o_count_reg_242_reg[0]_i_1_n_11 ;
  wire \o_count_reg_242_reg[0]_i_1_n_12 ;
  wire \o_count_reg_242_reg[0]_i_1_n_5 ;
  wire \o_count_reg_242_reg[0]_i_1_n_6 ;
  wire \o_count_reg_242_reg[0]_i_1_n_7 ;
  wire \o_count_reg_242_reg[0]_i_1_n_8 ;
  wire \o_count_reg_242_reg[0]_i_1_n_9 ;
  wire \o_count_reg_242_reg[12]_i_1_n_11 ;
  wire \o_count_reg_242_reg[12]_i_1_n_12 ;
  wire \o_count_reg_242_reg[12]_i_1_n_8 ;
  wire [1:0]\o_count_reg_242_reg[13]_0 ;
  wire \o_count_reg_242_reg[4]_i_1_n_10 ;
  wire \o_count_reg_242_reg[4]_i_1_n_11 ;
  wire \o_count_reg_242_reg[4]_i_1_n_12 ;
  wire \o_count_reg_242_reg[4]_i_1_n_5 ;
  wire \o_count_reg_242_reg[4]_i_1_n_6 ;
  wire \o_count_reg_242_reg[4]_i_1_n_7 ;
  wire \o_count_reg_242_reg[4]_i_1_n_8 ;
  wire \o_count_reg_242_reg[4]_i_1_n_9 ;
  wire \o_count_reg_242_reg[8]_i_1_n_10 ;
  wire \o_count_reg_242_reg[8]_i_1_n_11 ;
  wire \o_count_reg_242_reg[8]_i_1_n_12 ;
  wire \o_count_reg_242_reg[8]_i_1_n_5 ;
  wire \o_count_reg_242_reg[8]_i_1_n_6 ;
  wire \o_count_reg_242_reg[8]_i_1_n_7 ;
  wire \o_count_reg_242_reg[8]_i_1_n_8 ;
  wire \o_count_reg_242_reg[8]_i_1_n_9 ;
  wire [13:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire [4:1]p_cast5_reg_703_reg;
  wire [4:0]p_cast9_reg_693;
  wire \phi_ln11_reg_177[0]_i_1_n_5 ;
  wire \phi_ln11_reg_177[11]_i_2_n_5 ;
  wire \phi_ln11_reg_177[11]_i_3_n_5 ;
  wire \phi_ln11_reg_177[1]_i_1_n_5 ;
  wire \phi_ln11_reg_177[2]_i_1_n_5 ;
  wire \phi_ln11_reg_177[3]_i_1_n_5 ;
  wire \phi_ln11_reg_177[3]_i_2_n_5 ;
  wire \phi_ln11_reg_177[3]_i_3_n_5 ;
  wire \phi_ln11_reg_177[4]_i_1_n_5 ;
  wire \phi_ln11_reg_177[5]_i_1_n_5 ;
  wire \phi_ln11_reg_177[5]_i_2_n_5 ;
  wire \phi_ln11_reg_177[7]_i_10_n_5 ;
  wire \phi_ln11_reg_177[7]_i_3_n_5 ;
  wire \phi_ln11_reg_177[7]_i_4_n_5 ;
  wire \phi_ln11_reg_177[7]_i_5_n_5 ;
  wire \phi_ln11_reg_177[7]_i_6_n_5 ;
  wire \phi_ln11_reg_177[7]_i_7_n_5 ;
  wire \phi_ln11_reg_177[7]_i_8_n_5 ;
  wire \phi_ln11_reg_177[7]_i_9_n_5 ;
  wire \phi_ln11_reg_177_reg[11]_i_1_n_5 ;
  wire \phi_ln11_reg_177_reg[11]_i_1_n_6 ;
  wire \phi_ln11_reg_177_reg[11]_i_1_n_7 ;
  wire \phi_ln11_reg_177_reg[11]_i_1_n_8 ;
  wire \phi_ln11_reg_177_reg[13]_i_1_n_8 ;
  wire \phi_ln11_reg_177_reg[7]_i_1_n_5 ;
  wire \phi_ln11_reg_177_reg[7]_i_1_n_6 ;
  wire \phi_ln11_reg_177_reg[7]_i_1_n_7 ;
  wire \phi_ln11_reg_177_reg[7]_i_1_n_8 ;
  wire \phi_ln11_reg_177_reg[7]_i_2_n_5 ;
  wire \phi_ln11_reg_177_reg[7]_i_2_n_6 ;
  wire \phi_ln11_reg_177_reg[7]_i_2_n_7 ;
  wire \phi_ln11_reg_177_reg[7]_i_2_n_8 ;
  wire \phi_ln11_reg_177_reg_n_5_[0] ;
  wire \phi_ln11_reg_177_reg_n_5_[10] ;
  wire \phi_ln11_reg_177_reg_n_5_[11] ;
  wire \phi_ln11_reg_177_reg_n_5_[12] ;
  wire \phi_ln11_reg_177_reg_n_5_[13] ;
  wire \phi_ln11_reg_177_reg_n_5_[1] ;
  wire \phi_ln11_reg_177_reg_n_5_[2] ;
  wire \phi_ln11_reg_177_reg_n_5_[3] ;
  wire \phi_ln11_reg_177_reg_n_5_[4] ;
  wire \phi_ln11_reg_177_reg_n_5_[5] ;
  wire \phi_ln11_reg_177_reg_n_5_[6] ;
  wire \phi_ln11_reg_177_reg_n_5_[7] ;
  wire \phi_ln11_reg_177_reg_n_5_[8] ;
  wire \phi_ln11_reg_177_reg_n_5_[9] ;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire [0:0]ram_reg_0_3;
  wire [3:0]ram_reg_0_4;
  wire ram_reg_0_i_135_n_5;
  wire ram_reg_0_i_243_n_5;
  wire ram_reg_0_i_243_n_6;
  wire ram_reg_0_i_243_n_7;
  wire ram_reg_0_i_243_n_8;
  wire ram_reg_0_i_263_n_5;
  wire ram_reg_0_i_263_n_6;
  wire ram_reg_0_i_263_n_7;
  wire ram_reg_0_i_263_n_8;
  wire ram_reg_0_i_270_n_5;
  wire ram_reg_0_i_270_n_6;
  wire ram_reg_0_i_270_n_7;
  wire ram_reg_0_i_270_n_8;
  wire ram_reg_0_i_295_n_5;
  wire [8:0]ram_reg_0_i_56;
  wire [11:0]trunc_ln11_1_fu_348_p1;
  wire [4:0]trunc_ln11_1_reg_657;
  wire \trunc_ln11_1_reg_657[0]_i_2_n_5 ;
  wire \trunc_ln11_1_reg_657[0]_i_3_n_5 ;
  wire \trunc_ln11_1_reg_657[0]_i_4_n_5 ;
  wire \trunc_ln11_1_reg_657[0]_i_5_n_5 ;
  wire \trunc_ln11_1_reg_657[0]_i_6_n_5 ;
  wire \trunc_ln11_1_reg_657_reg[0]_i_1_n_10 ;
  wire \trunc_ln11_1_reg_657_reg[0]_i_1_n_5 ;
  wire \trunc_ln11_1_reg_657_reg[0]_i_1_n_6 ;
  wire \trunc_ln11_1_reg_657_reg[0]_i_1_n_7 ;
  wire \trunc_ln11_1_reg_657_reg[0]_i_1_n_8 ;
  wire \trunc_ln11_1_reg_657_reg[0]_i_1_n_9 ;
  wire [4:0]trunc_ln11_2_reg_730;
  wire \trunc_ln11_2_reg_730[3]_i_1_n_5 ;
  wire [4:0]trunc_ln20_reg_662;
  wire [4:0]zext_ln11_2_reg_673;
  wire [11:1]zext_ln11_5_reg_683_reg;
  wire [9:0]zext_ln11_6_reg_708;
  wire \zext_ln11_6_reg_708[3]_i_2_n_5 ;
  wire \zext_ln11_6_reg_708[3]_i_3_n_5 ;
  wire \zext_ln11_6_reg_708[3]_i_4_n_5 ;
  wire \zext_ln11_6_reg_708[3]_i_5_n_5 ;
  wire \zext_ln11_6_reg_708[3]_i_6_n_5 ;
  wire \zext_ln11_6_reg_708[3]_i_7_n_5 ;
  wire \zext_ln11_6_reg_708[3]_i_8_n_5 ;
  wire \zext_ln11_6_reg_708[7]_i_2_n_5 ;
  wire \zext_ln11_6_reg_708[7]_i_3_n_5 ;
  wire \zext_ln11_6_reg_708[7]_i_4_n_5 ;
  wire \zext_ln11_6_reg_708_reg[3]_i_1_n_5 ;
  wire \zext_ln11_6_reg_708_reg[3]_i_1_n_6 ;
  wire \zext_ln11_6_reg_708_reg[3]_i_1_n_7 ;
  wire \zext_ln11_6_reg_708_reg[3]_i_1_n_8 ;
  wire \zext_ln11_6_reg_708_reg[7]_i_1_n_5 ;
  wire \zext_ln11_6_reg_708_reg[7]_i_1_n_6 ;
  wire \zext_ln11_6_reg_708_reg[7]_i_1_n_7 ;
  wire \zext_ln11_6_reg_708_reg[7]_i_1_n_8 ;
  wire \zext_ln11_6_reg_708_reg[9]_i_1_n_8 ;
  wire [3:1]\NLW_add_ln17_2_reg_777_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln17_2_reg_777_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln20_1_reg_757_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln20_1_reg_757_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln27_reg_772_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln27_reg_772_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_i_count_2_reg_297_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_count_2_reg_297_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_i_count_reg_752_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_count_reg_752_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvars_iv10_reg_187_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvars_iv10_reg_187_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln11_1_reg_647_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln11_1_reg_647_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln11_1_reg_647_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_mul_ln11_1_reg_647_reg[11]_i_3_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln11_reg_678_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln11_reg_678_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln11_reg_678_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln11_reg_678_reg[10]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln11_reg_678_reg[6]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln11_reg_678_reg[6]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln11_reg_678_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_1_reg_232_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_1_reg_232_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_2_reg_253_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_2_reg_253_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_5_reg_307_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_5_reg_307_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_6_reg_796_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_6_reg_796_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_reg_242_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_reg_242_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_phi_ln11_reg_177_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_phi_ln11_reg_177_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_0_i_241_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_241_O_UNCONNECTED;
  wire [3:1]\NLW_zext_ln11_6_reg_708_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_zext_ln11_6_reg_708_reg[9]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln11_9_reg_724[1]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln11_1_reg_657[1]),
        .O(\add_ln11_9_reg_724[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \add_ln11_9_reg_724[2]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln11_1_reg_657[1]),
        .I2(trunc_ln20_reg_662[1]),
        .I3(trunc_ln11_1_reg_657[2]),
        .O(\add_ln11_9_reg_724[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \add_ln11_9_reg_724[3]_i_1 
       (.I0(trunc_ln11_1_reg_657[1]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(trunc_ln20_reg_662[1]),
        .I3(trunc_ln11_1_reg_657[3]),
        .I4(trunc_ln11_1_reg_657[2]),
        .O(\add_ln11_9_reg_724[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h7887E11E)) 
    \add_ln11_9_reg_724[4]_i_1 
       (.I0(\add_ln11_9_reg_724[4]_i_2_n_5 ),
        .I1(trunc_ln11_1_reg_657[2]),
        .I2(trunc_ln20_reg_662[3]),
        .I3(trunc_ln11_1_reg_657[4]),
        .I4(trunc_ln11_1_reg_657[3]),
        .O(\add_ln11_9_reg_724[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hD444)) 
    \add_ln11_9_reg_724[4]_i_2 
       (.I0(trunc_ln11_1_reg_657[2]),
        .I1(trunc_ln20_reg_662[1]),
        .I2(trunc_ln20_reg_662[0]),
        .I3(trunc_ln11_1_reg_657[1]),
        .O(\add_ln11_9_reg_724[4]_i_2_n_5 ));
  FDRE \add_ln11_9_reg_724_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln11_1_reg_657[0]),
        .Q(add_ln11_9_reg_724[0]),
        .R(1'b0));
  FDRE \add_ln11_9_reg_724_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln11_9_reg_724[1]_i_1_n_5 ),
        .Q(add_ln11_9_reg_724[1]),
        .R(1'b0));
  FDRE \add_ln11_9_reg_724_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln11_9_reg_724[2]_i_1_n_5 ),
        .Q(add_ln11_9_reg_724[2]),
        .R(1'b0));
  FDRE \add_ln11_9_reg_724_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln11_9_reg_724[3]_i_1_n_5 ),
        .Q(add_ln11_9_reg_724[3]),
        .R(1'b0));
  FDRE \add_ln11_9_reg_724_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln11_9_reg_724[4]_i_1_n_5 ),
        .Q(add_ln11_9_reg_724[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \add_ln11_reg_642[3]_i_1 
       (.I0(Q[10]),
        .I1(Q[5]),
        .I2(Q[8]),
        .O(\add_ln11_reg_642[3]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln11_reg_642[4]_i_1 
       (.I0(Q[8]),
        .O(B));
  FDRE \add_ln11_reg_642_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\add_ln11_reg_642[3]_i_1_n_5 ),
        .Q(add_ln11_reg_642[3]),
        .R(1'b0));
  FDRE \add_ln11_reg_642_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(B),
        .Q(add_ln11_reg_642[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \add_ln17_2_reg_777[13]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(height_0_reg_275[4]),
        .I2(trunc_ln20_reg_662[4]),
        .I3(\add_ln17_2_reg_777[13]_i_3_n_5 ),
        .I4(trunc_ln20_reg_662[3]),
        .I5(height_0_reg_275[3]),
        .O(ap_NS_fsm11_out));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h90000090)) 
    \add_ln17_2_reg_777[13]_i_3 
       (.I0(height_0_reg_275[0]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(height_0_reg_275[2]),
        .I3(trunc_ln20_reg_662[1]),
        .I4(height_0_reg_275[1]),
        .O(\add_ln17_2_reg_777[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_2_reg_777[3]_i_2 
       (.I0(add_ln20_1_reg_757[3]),
        .I1(p_cast5_reg_703_reg[3]),
        .O(\add_ln17_2_reg_777[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_2_reg_777[3]_i_3 
       (.I0(add_ln20_1_reg_757[2]),
        .I1(p_cast5_reg_703_reg[2]),
        .O(\add_ln17_2_reg_777[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_2_reg_777[3]_i_4 
       (.I0(add_ln20_1_reg_757[1]),
        .I1(p_cast5_reg_703_reg[1]),
        .O(\add_ln17_2_reg_777[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_2_reg_777[3]_i_5 
       (.I0(add_ln20_1_reg_757[0]),
        .I1(p_cast9_reg_693[0]),
        .O(\add_ln17_2_reg_777[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_2_reg_777[7]_i_2 
       (.I0(add_ln20_1_reg_757[4]),
        .I1(p_cast5_reg_703_reg[4]),
        .O(\add_ln17_2_reg_777[7]_i_2_n_5 ));
  FDRE \add_ln17_2_reg_777_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[0]),
        .Q(add_ln17_2_reg_777[0]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_777_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[10]),
        .Q(add_ln17_2_reg_777[10]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_777_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[11]),
        .Q(add_ln17_2_reg_777[11]),
        .R(1'b0));
  CARRY4 \add_ln17_2_reg_777_reg[11]_i_1 
       (.CI(\add_ln17_2_reg_777_reg[7]_i_1_n_5 ),
        .CO({\add_ln17_2_reg_777_reg[11]_i_1_n_5 ,\add_ln17_2_reg_777_reg[11]_i_1_n_6 ,\add_ln17_2_reg_777_reg[11]_i_1_n_7 ,\add_ln17_2_reg_777_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln20_1_reg_757[11:8]),
        .O(add_ln17_2_fu_525_p2[11:8]),
        .S(add_ln20_1_reg_757[11:8]));
  FDRE \add_ln17_2_reg_777_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[12]),
        .Q(add_ln17_2_reg_777[12]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_777_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[13]),
        .Q(add_ln17_2_reg_777[13]),
        .R(1'b0));
  CARRY4 \add_ln17_2_reg_777_reg[13]_i_2 
       (.CI(\add_ln17_2_reg_777_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln17_2_reg_777_reg[13]_i_2_CO_UNCONNECTED [3:1],\add_ln17_2_reg_777_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln20_1_reg_757[12]}),
        .O({\NLW_add_ln17_2_reg_777_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln17_2_fu_525_p2[13:12]}),
        .S({1'b0,1'b0,add_ln20_1_reg_757[13:12]}));
  FDRE \add_ln17_2_reg_777_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[1]),
        .Q(add_ln17_2_reg_777[1]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_777_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[2]),
        .Q(add_ln17_2_reg_777[2]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_777_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[3]),
        .Q(add_ln17_2_reg_777[3]),
        .R(1'b0));
  CARRY4 \add_ln17_2_reg_777_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln17_2_reg_777_reg[3]_i_1_n_5 ,\add_ln17_2_reg_777_reg[3]_i_1_n_6 ,\add_ln17_2_reg_777_reg[3]_i_1_n_7 ,\add_ln17_2_reg_777_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln20_1_reg_757[3:0]),
        .O(add_ln17_2_fu_525_p2[3:0]),
        .S({\add_ln17_2_reg_777[3]_i_2_n_5 ,\add_ln17_2_reg_777[3]_i_3_n_5 ,\add_ln17_2_reg_777[3]_i_4_n_5 ,\add_ln17_2_reg_777[3]_i_5_n_5 }));
  FDRE \add_ln17_2_reg_777_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[4]),
        .Q(add_ln17_2_reg_777[4]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_777_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[5]),
        .Q(add_ln17_2_reg_777[5]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_777_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[6]),
        .Q(add_ln17_2_reg_777[6]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_777_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[7]),
        .Q(add_ln17_2_reg_777[7]),
        .R(1'b0));
  CARRY4 \add_ln17_2_reg_777_reg[7]_i_1 
       (.CI(\add_ln17_2_reg_777_reg[3]_i_1_n_5 ),
        .CO({\add_ln17_2_reg_777_reg[7]_i_1_n_5 ,\add_ln17_2_reg_777_reg[7]_i_1_n_6 ,\add_ln17_2_reg_777_reg[7]_i_1_n_7 ,\add_ln17_2_reg_777_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln20_1_reg_757[7:4]),
        .O(add_ln17_2_fu_525_p2[7:4]),
        .S({add_ln20_1_reg_757[7:5],\add_ln17_2_reg_777[7]_i_2_n_5 }));
  FDRE \add_ln17_2_reg_777_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[8]),
        .Q(add_ln17_2_reg_777[8]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_777_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_2_fu_525_p2[9]),
        .Q(add_ln17_2_reg_777[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_1_reg_757[11]_i_2 
       (.I0(zext_ln11_5_reg_683_reg[10]),
        .I1(o_count_0_reg_197[10]),
        .O(\add_ln20_1_reg_757[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_1_reg_757[11]_i_3 
       (.I0(zext_ln11_5_reg_683_reg[9]),
        .I1(o_count_0_reg_197[9]),
        .O(\add_ln20_1_reg_757[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_1_reg_757[11]_i_4 
       (.I0(zext_ln11_5_reg_683_reg[8]),
        .I1(o_count_0_reg_197[8]),
        .O(\add_ln20_1_reg_757[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_1_reg_757[11]_i_5 
       (.I0(zext_ln11_5_reg_683_reg[7]),
        .I1(o_count_0_reg_197[7]),
        .O(\add_ln20_1_reg_757[11]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln20_1_reg_757[11]_i_6 
       (.I0(zext_ln11_5_reg_683_reg[10]),
        .I1(o_count_0_reg_197[10]),
        .I2(o_count_0_reg_197[11]),
        .I3(zext_ln11_5_reg_683_reg[11]),
        .O(\add_ln20_1_reg_757[11]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln20_1_reg_757[11]_i_7 
       (.I0(zext_ln11_5_reg_683_reg[9]),
        .I1(o_count_0_reg_197[9]),
        .I2(o_count_0_reg_197[10]),
        .I3(zext_ln11_5_reg_683_reg[10]),
        .O(\add_ln20_1_reg_757[11]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln20_1_reg_757[11]_i_8 
       (.I0(zext_ln11_5_reg_683_reg[8]),
        .I1(o_count_0_reg_197[8]),
        .I2(o_count_0_reg_197[9]),
        .I3(zext_ln11_5_reg_683_reg[9]),
        .O(\add_ln20_1_reg_757[11]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln20_1_reg_757[11]_i_9 
       (.I0(zext_ln11_5_reg_683_reg[7]),
        .I1(o_count_0_reg_197[7]),
        .I2(o_count_0_reg_197[8]),
        .I3(zext_ln11_5_reg_683_reg[8]),
        .O(\add_ln20_1_reg_757[11]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln20_1_reg_757[13]_i_2 
       (.I0(zext_ln11_5_reg_683_reg[11]),
        .I1(o_count_0_reg_197[11]),
        .I2(o_count_0_reg_197[12]),
        .O(\add_ln20_1_reg_757[13]_i_2_n_5 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln20_1_reg_757[3]_i_2 
       (.I0(o_count_0_reg_197[2]),
        .I1(zext_ln11_5_reg_683_reg[2]),
        .I2(p_cast9_reg_693[2]),
        .O(\add_ln20_1_reg_757[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln20_1_reg_757[3]_i_3 
       (.I0(o_count_0_reg_197[1]),
        .I1(zext_ln11_5_reg_683_reg[1]),
        .I2(p_cast9_reg_693[1]),
        .O(\add_ln20_1_reg_757[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln20_1_reg_757[3]_i_4 
       (.I0(o_count_0_reg_197[0]),
        .I1(add_ln11_9_reg_724[0]),
        .I2(p_cast9_reg_693[0]),
        .O(\add_ln20_1_reg_757[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln20_1_reg_757[3]_i_5 
       (.I0(o_count_0_reg_197[3]),
        .I1(zext_ln11_5_reg_683_reg[3]),
        .I2(p_cast9_reg_693[3]),
        .I3(\add_ln20_1_reg_757[3]_i_2_n_5 ),
        .O(\add_ln20_1_reg_757[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln20_1_reg_757[3]_i_6 
       (.I0(o_count_0_reg_197[2]),
        .I1(zext_ln11_5_reg_683_reg[2]),
        .I2(p_cast9_reg_693[2]),
        .I3(\add_ln20_1_reg_757[3]_i_3_n_5 ),
        .O(\add_ln20_1_reg_757[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln20_1_reg_757[3]_i_7 
       (.I0(o_count_0_reg_197[1]),
        .I1(zext_ln11_5_reg_683_reg[1]),
        .I2(p_cast9_reg_693[1]),
        .I3(\add_ln20_1_reg_757[3]_i_4_n_5 ),
        .O(\add_ln20_1_reg_757[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln20_1_reg_757[3]_i_8 
       (.I0(o_count_0_reg_197[0]),
        .I1(add_ln11_9_reg_724[0]),
        .I2(p_cast9_reg_693[0]),
        .O(\add_ln20_1_reg_757[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_1_reg_757[7]_i_2 
       (.I0(zext_ln11_5_reg_683_reg[6]),
        .I1(o_count_0_reg_197[6]),
        .O(\add_ln20_1_reg_757[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_1_reg_757[7]_i_3 
       (.I0(zext_ln11_5_reg_683_reg[5]),
        .I1(o_count_0_reg_197[5]),
        .O(\add_ln20_1_reg_757[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln20_1_reg_757[7]_i_4 
       (.I0(o_count_0_reg_197[4]),
        .I1(zext_ln11_5_reg_683_reg[4]),
        .I2(p_cast9_reg_693[4]),
        .O(\add_ln20_1_reg_757[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln20_1_reg_757[7]_i_5 
       (.I0(o_count_0_reg_197[3]),
        .I1(zext_ln11_5_reg_683_reg[3]),
        .I2(p_cast9_reg_693[3]),
        .O(\add_ln20_1_reg_757[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln20_1_reg_757[7]_i_6 
       (.I0(zext_ln11_5_reg_683_reg[6]),
        .I1(o_count_0_reg_197[6]),
        .I2(o_count_0_reg_197[7]),
        .I3(zext_ln11_5_reg_683_reg[7]),
        .O(\add_ln20_1_reg_757[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln20_1_reg_757[7]_i_7 
       (.I0(zext_ln11_5_reg_683_reg[5]),
        .I1(o_count_0_reg_197[5]),
        .I2(o_count_0_reg_197[6]),
        .I3(zext_ln11_5_reg_683_reg[6]),
        .O(\add_ln20_1_reg_757[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln20_1_reg_757[7]_i_8 
       (.I0(p_cast9_reg_693[4]),
        .I1(zext_ln11_5_reg_683_reg[4]),
        .I2(o_count_0_reg_197[4]),
        .I3(o_count_0_reg_197[5]),
        .I4(zext_ln11_5_reg_683_reg[5]),
        .O(\add_ln20_1_reg_757[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln20_1_reg_757[7]_i_9 
       (.I0(\add_ln20_1_reg_757[7]_i_5_n_5 ),
        .I1(zext_ln11_5_reg_683_reg[4]),
        .I2(o_count_0_reg_197[4]),
        .I3(p_cast9_reg_693[4]),
        .O(\add_ln20_1_reg_757[7]_i_9_n_5 ));
  FDRE \add_ln20_1_reg_757_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[0]),
        .Q(add_ln20_1_reg_757[0]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_757_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[10]),
        .Q(add_ln20_1_reg_757[10]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_757_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[11]),
        .Q(add_ln20_1_reg_757[11]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_757_reg[11]_i_1 
       (.CI(\add_ln20_1_reg_757_reg[7]_i_1_n_5 ),
        .CO({\add_ln20_1_reg_757_reg[11]_i_1_n_5 ,\add_ln20_1_reg_757_reg[11]_i_1_n_6 ,\add_ln20_1_reg_757_reg[11]_i_1_n_7 ,\add_ln20_1_reg_757_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln20_1_reg_757[11]_i_2_n_5 ,\add_ln20_1_reg_757[11]_i_3_n_5 ,\add_ln20_1_reg_757[11]_i_4_n_5 ,\add_ln20_1_reg_757[11]_i_5_n_5 }),
        .O(add_ln20_1_fu_504_p2[11:8]),
        .S({\add_ln20_1_reg_757[11]_i_6_n_5 ,\add_ln20_1_reg_757[11]_i_7_n_5 ,\add_ln20_1_reg_757[11]_i_8_n_5 ,\add_ln20_1_reg_757[11]_i_9_n_5 }));
  FDRE \add_ln20_1_reg_757_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[12]),
        .Q(add_ln20_1_reg_757[12]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_757_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[13]),
        .Q(add_ln20_1_reg_757[13]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_757_reg[13]_i_1 
       (.CI(\add_ln20_1_reg_757_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln20_1_reg_757_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln20_1_reg_757_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,o_count_0_reg_197[12]}),
        .O({\NLW_add_ln20_1_reg_757_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln20_1_fu_504_p2[13:12]}),
        .S({1'b0,1'b0,o_count_0_reg_197[13],\add_ln20_1_reg_757[13]_i_2_n_5 }));
  FDRE \add_ln20_1_reg_757_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[1]),
        .Q(add_ln20_1_reg_757[1]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_757_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[2]),
        .Q(add_ln20_1_reg_757[2]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_757_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[3]),
        .Q(add_ln20_1_reg_757[3]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_757_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln20_1_reg_757_reg[3]_i_1_n_5 ,\add_ln20_1_reg_757_reg[3]_i_1_n_6 ,\add_ln20_1_reg_757_reg[3]_i_1_n_7 ,\add_ln20_1_reg_757_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln20_1_reg_757[3]_i_2_n_5 ,\add_ln20_1_reg_757[3]_i_3_n_5 ,\add_ln20_1_reg_757[3]_i_4_n_5 ,1'b0}),
        .O(add_ln20_1_fu_504_p2[3:0]),
        .S({\add_ln20_1_reg_757[3]_i_5_n_5 ,\add_ln20_1_reg_757[3]_i_6_n_5 ,\add_ln20_1_reg_757[3]_i_7_n_5 ,\add_ln20_1_reg_757[3]_i_8_n_5 }));
  FDRE \add_ln20_1_reg_757_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[4]),
        .Q(add_ln20_1_reg_757[4]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_757_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[5]),
        .Q(add_ln20_1_reg_757[5]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_757_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[6]),
        .Q(add_ln20_1_reg_757[6]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_757_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[7]),
        .Q(add_ln20_1_reg_757[7]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_757_reg[7]_i_1 
       (.CI(\add_ln20_1_reg_757_reg[3]_i_1_n_5 ),
        .CO({\add_ln20_1_reg_757_reg[7]_i_1_n_5 ,\add_ln20_1_reg_757_reg[7]_i_1_n_6 ,\add_ln20_1_reg_757_reg[7]_i_1_n_7 ,\add_ln20_1_reg_757_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln20_1_reg_757[7]_i_2_n_5 ,\add_ln20_1_reg_757[7]_i_3_n_5 ,\add_ln20_1_reg_757[7]_i_4_n_5 ,\add_ln20_1_reg_757[7]_i_5_n_5 }),
        .O(add_ln20_1_fu_504_p2[7:4]),
        .S({\add_ln20_1_reg_757[7]_i_6_n_5 ,\add_ln20_1_reg_757[7]_i_7_n_5 ,\add_ln20_1_reg_757[7]_i_8_n_5 ,\add_ln20_1_reg_757[7]_i_9_n_5 }));
  FDRE \add_ln20_1_reg_757_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[8]),
        .Q(add_ln20_1_reg_757[8]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_757_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln20_1_fu_504_p2[9]),
        .Q(add_ln20_1_reg_757[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
    \add_ln27_reg_772[13]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(height_0_reg_275[4]),
        .I2(trunc_ln20_reg_662[4]),
        .I3(\add_ln17_2_reg_777[13]_i_3_n_5 ),
        .I4(trunc_ln20_reg_662[3]),
        .I5(height_0_reg_275[3]),
        .O(\add_ln27_reg_772[13]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln27_reg_772[3]_i_2 
       (.I0(zext_ln11_2_reg_673[3]),
        .I1(i_count_1_reg_264[3]),
        .O(\add_ln27_reg_772[3]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln27_reg_772[3]_i_3 
       (.I0(i_count_1_reg_264[2]),
        .O(\add_ln27_reg_772[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln27_reg_772[3]_i_4 
       (.I0(zext_ln11_2_reg_673[1]),
        .I1(i_count_1_reg_264[1]),
        .O(\add_ln27_reg_772[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln27_reg_772[3]_i_5 
       (.I0(zext_ln11_2_reg_673[0]),
        .I1(i_count_1_reg_264[0]),
        .O(\add_ln27_reg_772[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln27_reg_772[7]_i_2 
       (.I0(zext_ln11_2_reg_673[4]),
        .I1(i_count_1_reg_264[4]),
        .O(\add_ln27_reg_772[7]_i_2_n_5 ));
  FDRE \add_ln27_reg_772_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[0]),
        .Q(add_ln27_reg_772[0]),
        .R(1'b0));
  FDRE \add_ln27_reg_772_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[10]),
        .Q(add_ln27_reg_772[10]),
        .R(1'b0));
  FDRE \add_ln27_reg_772_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[11]),
        .Q(add_ln27_reg_772[11]),
        .R(1'b0));
  CARRY4 \add_ln27_reg_772_reg[11]_i_1 
       (.CI(\add_ln27_reg_772_reg[7]_i_1_n_5 ),
        .CO({\add_ln27_reg_772_reg[11]_i_1_n_5 ,\add_ln27_reg_772_reg[11]_i_1_n_6 ,\add_ln27_reg_772_reg[11]_i_1_n_7 ,\add_ln27_reg_772_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln27_fu_520_p2[11:8]),
        .S(i_count_1_reg_264[11:8]));
  FDRE \add_ln27_reg_772_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[12]),
        .Q(add_ln27_reg_772[12]),
        .R(1'b0));
  FDRE \add_ln27_reg_772_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[13]),
        .Q(add_ln27_reg_772[13]),
        .R(1'b0));
  CARRY4 \add_ln27_reg_772_reg[13]_i_2 
       (.CI(\add_ln27_reg_772_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln27_reg_772_reg[13]_i_2_CO_UNCONNECTED [3:1],\add_ln27_reg_772_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln27_reg_772_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln27_fu_520_p2[13:12]}),
        .S({1'b0,1'b0,i_count_1_reg_264[13:12]}));
  FDRE \add_ln27_reg_772_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[1]),
        .Q(add_ln27_reg_772[1]),
        .R(1'b0));
  FDRE \add_ln27_reg_772_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[2]),
        .Q(add_ln27_reg_772[2]),
        .R(1'b0));
  FDRE \add_ln27_reg_772_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[3]),
        .Q(add_ln27_reg_772[3]),
        .R(1'b0));
  CARRY4 \add_ln27_reg_772_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln27_reg_772_reg[3]_i_1_n_5 ,\add_ln27_reg_772_reg[3]_i_1_n_6 ,\add_ln27_reg_772_reg[3]_i_1_n_7 ,\add_ln27_reg_772_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({zext_ln11_2_reg_673[3],1'b1,zext_ln11_2_reg_673[1:0]}),
        .O(add_ln27_fu_520_p2[3:0]),
        .S({\add_ln27_reg_772[3]_i_2_n_5 ,\add_ln27_reg_772[3]_i_3_n_5 ,\add_ln27_reg_772[3]_i_4_n_5 ,\add_ln27_reg_772[3]_i_5_n_5 }));
  FDRE \add_ln27_reg_772_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[4]),
        .Q(add_ln27_reg_772[4]),
        .R(1'b0));
  FDRE \add_ln27_reg_772_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[5]),
        .Q(add_ln27_reg_772[5]),
        .R(1'b0));
  FDRE \add_ln27_reg_772_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[6]),
        .Q(add_ln27_reg_772[6]),
        .R(1'b0));
  FDRE \add_ln27_reg_772_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[7]),
        .Q(add_ln27_reg_772[7]),
        .R(1'b0));
  CARRY4 \add_ln27_reg_772_reg[7]_i_1 
       (.CI(\add_ln27_reg_772_reg[3]_i_1_n_5 ),
        .CO({\add_ln27_reg_772_reg[7]_i_1_n_5 ,\add_ln27_reg_772_reg[7]_i_1_n_6 ,\add_ln27_reg_772_reg[7]_i_1_n_7 ,\add_ln27_reg_772_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln11_2_reg_673[4]}),
        .O(add_ln27_fu_520_p2[7:4]),
        .S({i_count_1_reg_264[7:5],\add_ln27_reg_772[7]_i_2_n_5 }));
  FDRE \add_ln27_reg_772_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[8]),
        .Q(add_ln27_reg_772[8]),
        .R(1'b0));
  FDRE \add_ln27_reg_772_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln27_reg_772[13]_i_1_n_5 ),
        .D(add_ln27_fu_520_p2[9]),
        .Q(add_ln27_reg_772[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_padding2d_fix16_fu_505_ap_start_reg),
        .I2(grp_padding2d_fix16_fu_505_ap_ready),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(grp_padding2d_fix16_fu_505_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_505_ap_ready),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(grp_padding2d_fix16_fu_505_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_505_ap_ready),
        .I3(Q[5]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(grp_padding2d_fix16_fu_505_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_505_ap_ready),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(grp_padding2d_fix16_fu_505_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_505_ap_ready),
        .I3(Q[8]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(grp_padding2d_fix16_fu_505_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(grp_padding2d_fix16_fu_505_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_505_ap_ready),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(grp_padding2d_fix16_fu_505_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_505_ap_ready),
        .I3(Q[10]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state11),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(grp_padding2d_fix16_fu_505_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_505_ap_ready),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(grp_padding2d_fix16_fu_505_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_505_ap_ready),
        .I3(Q[11]),
        .I4(Q[12]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(grp_padding2d_fix16_fu_505_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_505_ap_ready),
        .I3(Q[12]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(grp_padding2d_fix16_fu_505_ap_ready),
        .I1(ap_CS_fsm_state3),
        .I2(ap_NS_fsm15_out),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[3]_i_1__6 
       (.I0(grp_padding2d_fix16_fu_505_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_505_ap_ready),
        .I3(Q[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h8008)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_CS_fsm_state3),
        .I1(\o_count_1_reg_232[0]_i_3_n_5 ),
        .I2(trunc_ln11_2_reg_730[3]),
        .I3(depth_0_reg_221[3]),
        .O(grp_padding2d_fix16_fu_505_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__8 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_NS_fsm15_out),
        .O(\ap_CS_fsm[4]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
    \ap_CS_fsm[4]_i_2__2 
       (.I0(ap_CS_fsm_state4),
        .I1(o_count_1_reg_232_reg[4]),
        .I2(indvars_iv2_reg_157_reg[4]),
        .I3(\ap_CS_fsm[4]_i_3_n_5 ),
        .I4(indvars_iv2_reg_157_reg[3]),
        .I5(o_count_1_reg_232_reg[3]),
        .O(ap_NS_fsm15_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(o_count_1_reg_232_reg[0]),
        .I1(indvars_iv2_reg_157_reg[0]),
        .I2(indvars_iv2_reg_157_reg[2]),
        .I3(o_count_1_reg_232_reg[2]),
        .I4(indvars_iv2_reg_157_reg[1]),
        .I5(o_count_1_reg_232_reg[1]),
        .O(\ap_CS_fsm[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_NS_fsm11_out),
        .I1(ap_CS_fsm_state6),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_condition_pp1_exit_iter0_state7),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_condition_pp1_exit_iter0_state7),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_10 
       (.I0(o_count_reg_242_reg[13]),
        .I1(icmp_ln23_reg_782),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(o_count_6_reg_796_reg[13]),
        .I5(o_count_3_reg_286[13]),
        .O(\ap_CS_fsm[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_11 
       (.I0(o_count_reg_242_reg[11]),
        .I1(icmp_ln23_reg_782),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(o_count_6_reg_796_reg[11]),
        .I5(o_count_3_reg_286[11]),
        .O(\ap_CS_fsm[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_12 
       (.I0(o_count_reg_242_reg[10]),
        .I1(icmp_ln23_reg_782),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(o_count_6_reg_796_reg[10]),
        .I5(o_count_3_reg_286[10]),
        .O(\ap_CS_fsm[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_13 
       (.I0(o_count_reg_242_reg[8]),
        .I1(icmp_ln23_reg_782),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(o_count_6_reg_796_reg[8]),
        .I5(o_count_3_reg_286[8]),
        .O(\ap_CS_fsm[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_14 
       (.I0(o_count_reg_242_reg[7]),
        .I1(icmp_ln23_reg_782),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(o_count_6_reg_796_reg[7]),
        .I5(o_count_3_reg_286[7]),
        .O(\ap_CS_fsm[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_15 
       (.I0(o_count_reg_242_reg[5]),
        .I1(icmp_ln23_reg_782),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(o_count_6_reg_796_reg[5]),
        .I5(o_count_3_reg_286[5]),
        .O(\ap_CS_fsm[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_16 
       (.I0(o_count_reg_242_reg[4]),
        .I1(icmp_ln23_reg_782),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(o_count_6_reg_796_reg[4]),
        .I5(o_count_3_reg_286[4]),
        .O(\ap_CS_fsm[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_17 
       (.I0(o_count_reg_242_reg[2]),
        .I1(icmp_ln23_reg_782),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(o_count_6_reg_796_reg[2]),
        .I5(o_count_3_reg_286[2]),
        .O(\ap_CS_fsm[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA9AAA65555555)) 
    \ap_CS_fsm[7]_i_18 
       (.I0(o_count_reg_242_reg[1]),
        .I1(icmp_ln23_reg_782),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(o_count_6_reg_796_reg[1]),
        .I5(o_count_3_reg_286[1]),
        .O(\ap_CS_fsm[7]_i_18_n_5 ));
  LUT5 #(
    .INIT(32'hCA350000)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(o_count_3_reg_286[12]),
        .I1(o_count_6_reg_796_reg[12]),
        .I2(ap_phi_mux_o_count_3_phi_fu_289_p41),
        .I3(o_count_reg_242_reg[12]),
        .I4(\ap_CS_fsm[7]_i_10_n_5 ),
        .O(\ap_CS_fsm[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \ap_CS_fsm[7]_i_5 
       (.I0(o_count_3_reg_286[9]),
        .I1(o_count_6_reg_796_reg[9]),
        .I2(ap_phi_mux_o_count_3_phi_fu_289_p41),
        .I3(o_count_reg_242_reg[9]),
        .I4(\ap_CS_fsm[7]_i_11_n_5 ),
        .I5(\ap_CS_fsm[7]_i_12_n_5 ),
        .O(\ap_CS_fsm[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \ap_CS_fsm[7]_i_6 
       (.I0(o_count_3_reg_286[6]),
        .I1(o_count_6_reg_796_reg[6]),
        .I2(ap_phi_mux_o_count_3_phi_fu_289_p41),
        .I3(o_count_reg_242_reg[6]),
        .I4(\ap_CS_fsm[7]_i_13_n_5 ),
        .I5(\ap_CS_fsm[7]_i_14_n_5 ),
        .O(\ap_CS_fsm[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \ap_CS_fsm[7]_i_7 
       (.I0(o_count_3_reg_286[3]),
        .I1(o_count_6_reg_796_reg[3]),
        .I2(ap_phi_mux_o_count_3_phi_fu_289_p41),
        .I3(o_count_reg_242_reg[3]),
        .I4(\ap_CS_fsm[7]_i_15_n_5 ),
        .I5(\ap_CS_fsm[7]_i_16_n_5 ),
        .O(\ap_CS_fsm[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \ap_CS_fsm[7]_i_8 
       (.I0(o_count_3_reg_286[0]),
        .I1(o_count_6_reg_796_reg[0]),
        .I2(ap_phi_mux_o_count_3_phi_fu_289_p41),
        .I3(o_count_reg_242_reg[0]),
        .I4(\ap_CS_fsm[7]_i_17_n_5 ),
        .I5(\ap_CS_fsm[7]_i_18_n_5 ),
        .O(\ap_CS_fsm[7]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[7]_i_9 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(icmp_ln23_reg_782),
        .O(ap_phi_mux_o_count_3_phi_fu_289_p41));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_NS_fsm11_out),
        .I1(ap_CS_fsm_state6),
        .I2(ap_NS_fsm13_out),
        .I3(ap_CS_fsm_state10),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_NS_fsm13_out),
        .O(\ap_CS_fsm[9]_i_1__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__8_n_5 ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[7]_i_2 
       (.CI(\ap_CS_fsm_reg[7]_i_3_n_5 ),
        .CO({\NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED [3:1],ap_condition_pp1_exit_iter0_state7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[7]_i_4_n_5 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_3_n_5 ,\ap_CS_fsm_reg[7]_i_3_n_6 ,\ap_CS_fsm_reg[7]_i_3_n_7 ,\ap_CS_fsm_reg[7]_i_3_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_5_n_5 ,\ap_CS_fsm[7]_i_6_n_5 ,\ap_CS_fsm[7]_i_7_n_5 ,\ap_CS_fsm[7]_i_8_n_5 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[9]_i_1__0_n_5 ),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1__3
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\add_ln27_reg_772[13]_i_1_n_5 ),
        .I2(ap_rst_n),
        .I3(ap_condition_pp1_exit_iter0_state7),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__3_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp1_iter1_i_1__4
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_condition_pp1_exit_iter0_state7),
        .O(ap_enable_reg_pp1_iter1_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__4_n_5),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  FDRE \depth_0_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(depth_reg_739[0]),
        .Q(depth_0_reg_221[0]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_0_reg_221_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(depth_reg_739[1]),
        .Q(depth_0_reg_221[1]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_0_reg_221_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(depth_reg_739[2]),
        .Q(depth_0_reg_221[2]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_0_reg_221_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(depth_reg_739[3]),
        .Q(depth_0_reg_221[3]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_0_reg_221_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(depth_reg_739[4]),
        .Q(depth_0_reg_221[4]),
        .R(ap_CS_fsm_state2));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_reg_739[0]_i_1 
       (.I0(depth_0_reg_221[0]),
        .O(depth_fu_467_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \depth_reg_739[1]_i_1 
       (.I0(depth_0_reg_221[0]),
        .I1(depth_0_reg_221[1]),
        .O(depth_fu_467_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \depth_reg_739[2]_i_1 
       (.I0(depth_0_reg_221[0]),
        .I1(depth_0_reg_221[1]),
        .I2(depth_0_reg_221[2]),
        .O(depth_fu_467_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \depth_reg_739[3]_i_1 
       (.I0(depth_0_reg_221[1]),
        .I1(depth_0_reg_221[0]),
        .I2(depth_0_reg_221[2]),
        .I3(depth_0_reg_221[3]),
        .O(depth_fu_467_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \depth_reg_739[4]_i_1 
       (.I0(depth_0_reg_221[2]),
        .I1(depth_0_reg_221[0]),
        .I2(depth_0_reg_221[1]),
        .I3(depth_0_reg_221[3]),
        .I4(depth_0_reg_221[4]),
        .O(depth_fu_467_p2[4]));
  FDRE \depth_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_467_p2[0]),
        .Q(depth_reg_739[0]),
        .R(1'b0));
  FDRE \depth_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_467_p2[1]),
        .Q(depth_reg_739[1]),
        .R(1'b0));
  FDRE \depth_reg_739_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_467_p2[2]),
        .Q(depth_reg_739[2]),
        .R(1'b0));
  FDRE \depth_reg_739_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_467_p2[3]),
        .Q(depth_reg_739[3]),
        .R(1'b0));
  FDRE \depth_reg_739_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_467_p2[4]),
        .Q(depth_reg_739[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_652[5]_i_2 
       (.I0(\mul_ln11_1_reg_647_reg[11]_i_5_n_11 ),
        .O(\empty_reg_652[5]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \empty_reg_652[5]_i_3 
       (.I0(\mul_ln11_1_reg_647_reg[11]_i_5_n_12 ),
        .O(\empty_reg_652[5]_i_3_n_5 ));
  (* HLUTNM = "lutpair129" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_652[5]_i_4 
       (.I0(\mul_ln11_1_reg_647_reg[11]_i_5_n_11 ),
        .O(\empty_reg_652[5]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_652[5]_i_5 
       (.I0(\mul_ln11_1_reg_647_reg[11]_i_5_n_12 ),
        .I1(Q[8]),
        .O(\empty_reg_652[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_reg_652[5]_i_6 
       (.I0(\trunc_ln11_1_reg_657_reg[0]_i_1_n_9 ),
        .I1(Q[8]),
        .O(\empty_reg_652[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \empty_reg_652[6]_i_2 
       (.I0(Q[8]),
        .I1(Q[10]),
        .I2(Q[5]),
        .I3(\mul_ln11_1_reg_647_reg[11]_i_3_n_8 ),
        .O(\empty_reg_652[6]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h5556)) 
    \empty_reg_652[6]_i_3 
       (.I0(\mul_ln11_1_reg_647_reg[11]_i_3_n_8 ),
        .I1(Q[5]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\empty_reg_652[6]_i_3_n_5 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h0F01)) 
    \empty_reg_652[6]_i_4 
       (.I0(Q[5]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(\mul_ln11_1_reg_647_reg[11]_i_5_n_10 ),
        .O(\empty_reg_652[6]_i_4_n_5 ));
  (* HLUTNM = "lutpair129" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \empty_reg_652[6]_i_5 
       (.I0(\mul_ln11_1_reg_647_reg[11]_i_5_n_11 ),
        .O(\empty_reg_652[6]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h5554)) 
    \empty_reg_652[6]_i_6 
       (.I0(\mul_ln11_1_reg_647_reg[11]_i_3_n_8 ),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\empty_reg_652[6]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h55559995)) 
    \empty_reg_652[6]_i_7 
       (.I0(\mul_ln11_1_reg_647_reg[11]_i_3_n_8 ),
        .I1(\mul_ln11_1_reg_647_reg[11]_i_5_n_9 ),
        .I2(Q[5]),
        .I3(Q[10]),
        .I4(Q[8]),
        .O(\empty_reg_652[6]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h6665999A)) 
    \empty_reg_652[6]_i_8 
       (.I0(\empty_reg_652[6]_i_4_n_5 ),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[5]),
        .I4(\mul_ln11_1_reg_647_reg[11]_i_5_n_9 ),
        .O(\empty_reg_652[6]_i_8_n_5 ));
  (* HLUTNM = "lutpair116" *) 
  LUT5 #(
    .INIT(32'h0EF1F10E)) 
    \empty_reg_652[6]_i_9 
       (.I0(Q[5]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(\mul_ln11_1_reg_647_reg[11]_i_5_n_10 ),
        .I4(\empty_reg_652[6]_i_5_n_5 ),
        .O(\empty_reg_652[6]_i_9_n_5 ));
  FDRE \empty_reg_652_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln11_1_fu_348_p1[5]),
        .Q(empty_reg_652[5]),
        .R(1'b0));
  CARRY4 \empty_reg_652_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\empty_reg_652_reg[5]_i_1_n_5 ,\empty_reg_652_reg[5]_i_1_n_6 ,\empty_reg_652_reg[5]_i_1_n_7 ,\empty_reg_652_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\empty_reg_652[5]_i_2_n_5 ,\empty_reg_652[5]_i_3_n_5 ,\trunc_ln11_1_reg_657_reg[0]_i_1_n_9 ,1'b0}),
        .O(trunc_ln11_1_fu_348_p1[5:2]),
        .S({\empty_reg_652[5]_i_4_n_5 ,\empty_reg_652[5]_i_5_n_5 ,\empty_reg_652[5]_i_6_n_5 ,\trunc_ln11_1_reg_657_reg[0]_i_1_n_10 }));
  FDRE \empty_reg_652_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln11_1_fu_348_p1[6]),
        .Q(empty_reg_652[6]),
        .R(1'b0));
  CARRY4 \empty_reg_652_reg[6]_i_1 
       (.CI(\empty_reg_652_reg[5]_i_1_n_5 ),
        .CO({\empty_reg_652_reg[6]_i_1_n_5 ,\empty_reg_652_reg[6]_i_1_n_6 ,\empty_reg_652_reg[6]_i_1_n_7 ,\empty_reg_652_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\empty_reg_652[6]_i_2_n_5 ,\empty_reg_652[6]_i_3_n_5 ,\empty_reg_652[6]_i_4_n_5 ,\empty_reg_652[6]_i_5_n_5 }),
        .O(trunc_ln11_1_fu_348_p1[9:6]),
        .S({\empty_reg_652[6]_i_6_n_5 ,\empty_reg_652[6]_i_7_n_5 ,\empty_reg_652[6]_i_8_n_5 ,\empty_reg_652[6]_i_9_n_5 }));
  FDRE \empty_reg_652_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln11_1_fu_348_p1[7]),
        .Q(empty_reg_652[7]),
        .R(1'b0));
  FDRE \empty_reg_652_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln11_1_fu_348_p1[8]),
        .Q(empty_reg_652[8]),
        .R(1'b0));
  FDRE \empty_reg_652_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln11_1_fu_348_p1[9]),
        .Q(empty_reg_652[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_padding2d_fix16_fu_505_ap_start_reg_i_1
       (.I0(grp_padding2d_fix16_fu_505_ap_ready),
        .I1(grp_padding2d_fix16_fu_505_ap_start_reg0),
        .I2(grp_padding2d_fix16_fu_505_ap_start_reg),
        .O(grp_padding2d_fix16_fu_505_ap_start_reg_reg));
  FDRE \height_0_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_reg_767[0]),
        .Q(height_0_reg_275[0]),
        .R(ap_CS_fsm_state5));
  FDRE \height_0_reg_275_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_reg_767[1]),
        .Q(height_0_reg_275[1]),
        .R(ap_CS_fsm_state5));
  FDRE \height_0_reg_275_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_reg_767[2]),
        .Q(height_0_reg_275[2]),
        .R(ap_CS_fsm_state5));
  FDRE \height_0_reg_275_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_reg_767[3]),
        .Q(height_0_reg_275[3]),
        .R(ap_CS_fsm_state5));
  FDRE \height_0_reg_275_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_reg_767[4]),
        .Q(height_0_reg_275[4]),
        .R(ap_CS_fsm_state5));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \height_reg_767[0]_i_1 
       (.I0(height_0_reg_275[0]),
        .O(height_fu_514_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \height_reg_767[1]_i_1 
       (.I0(height_0_reg_275[0]),
        .I1(height_0_reg_275[1]),
        .O(height_fu_514_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \height_reg_767[2]_i_1 
       (.I0(height_0_reg_275[0]),
        .I1(height_0_reg_275[1]),
        .I2(height_0_reg_275[2]),
        .O(height_fu_514_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \height_reg_767[3]_i_1 
       (.I0(height_0_reg_275[1]),
        .I1(height_0_reg_275[0]),
        .I2(height_0_reg_275[2]),
        .I3(height_0_reg_275[3]),
        .O(height_fu_514_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \height_reg_767[4]_i_1 
       (.I0(height_0_reg_275[2]),
        .I1(height_0_reg_275[0]),
        .I2(height_0_reg_275[1]),
        .I3(height_0_reg_275[3]),
        .I4(height_0_reg_275[4]),
        .O(height_fu_514_p2[4]));
  FDRE \height_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(height_fu_514_p2[0]),
        .Q(height_reg_767[0]),
        .R(1'b0));
  FDRE \height_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(height_fu_514_p2[1]),
        .Q(height_reg_767[1]),
        .R(1'b0));
  FDRE \height_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(height_fu_514_p2[2]),
        .Q(height_reg_767[2]),
        .R(1'b0));
  FDRE \height_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(height_fu_514_p2[3]),
        .Q(height_reg_767[3]),
        .R(1'b0));
  FDRE \height_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(height_fu_514_p2[4]),
        .Q(height_reg_767[4]),
        .R(1'b0));
  FDRE \i_count_0_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[0]),
        .Q(i_count_0_reg_209[0]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[10]),
        .Q(i_count_0_reg_209[10]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[11]),
        .Q(i_count_0_reg_209[11]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[12]),
        .Q(i_count_0_reg_209[12]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[13]),
        .Q(i_count_0_reg_209[13]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[1]),
        .Q(i_count_0_reg_209[1]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[2]),
        .Q(i_count_0_reg_209[2]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[3]),
        .Q(i_count_0_reg_209[3]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[4]),
        .Q(i_count_0_reg_209[4]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[5]),
        .Q(i_count_0_reg_209[5]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[6]),
        .Q(i_count_0_reg_209[6]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[7]),
        .Q(i_count_0_reg_209[7]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[8]),
        .Q(i_count_0_reg_209[8]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_209_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_count_reg_752[9]),
        .Q(i_count_0_reg_209[9]),
        .R(ap_CS_fsm_state2));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[0]_i_1 
       (.I0(i_count_0_reg_209[0]),
        .I1(add_ln27_reg_772[0]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[10]_i_1 
       (.I0(i_count_0_reg_209[10]),
        .I1(add_ln27_reg_772[10]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[11]_i_1 
       (.I0(i_count_0_reg_209[11]),
        .I1(add_ln27_reg_772[11]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[12]_i_1 
       (.I0(i_count_0_reg_209[12]),
        .I1(add_ln27_reg_772[12]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[13]_i_1 
       (.I0(i_count_0_reg_209[13]),
        .I1(add_ln27_reg_772[13]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[1]_i_1 
       (.I0(i_count_0_reg_209[1]),
        .I1(add_ln27_reg_772[1]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[2]_i_1 
       (.I0(i_count_0_reg_209[2]),
        .I1(add_ln27_reg_772[2]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[3]_i_1 
       (.I0(i_count_0_reg_209[3]),
        .I1(add_ln27_reg_772[3]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[4]_i_1 
       (.I0(i_count_0_reg_209[4]),
        .I1(add_ln27_reg_772[4]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[5]_i_1 
       (.I0(i_count_0_reg_209[5]),
        .I1(add_ln27_reg_772[5]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[6]_i_1 
       (.I0(i_count_0_reg_209[6]),
        .I1(add_ln27_reg_772[6]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[7]_i_1 
       (.I0(i_count_0_reg_209[7]),
        .I1(add_ln27_reg_772[7]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[8]_i_1 
       (.I0(i_count_0_reg_209[8]),
        .I1(add_ln27_reg_772[8]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_264[9]_i_1 
       (.I0(i_count_0_reg_209[9]),
        .I1(add_ln27_reg_772[9]),
        .I2(ap_CS_fsm_state5),
        .O(p_0_in[9]));
  FDRE \i_count_1_reg_264_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[0]),
        .Q(i_count_1_reg_264[0]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[10]),
        .Q(i_count_1_reg_264[10]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[11]),
        .Q(i_count_1_reg_264[11]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[12]),
        .Q(i_count_1_reg_264[12]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[13]),
        .Q(i_count_1_reg_264[13]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[1]),
        .Q(i_count_1_reg_264[1]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[2]),
        .Q(i_count_1_reg_264[2]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[3]),
        .Q(i_count_1_reg_264[3]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[4]),
        .Q(i_count_1_reg_264[4]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[5]),
        .Q(i_count_1_reg_264[5]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[6]),
        .Q(i_count_1_reg_264[6]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[7]),
        .Q(i_count_1_reg_264[7]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[8]),
        .Q(i_count_1_reg_264[8]),
        .R(1'b0));
  FDRE \i_count_1_reg_264_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in[9]),
        .Q(i_count_1_reg_264[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCC5CCC)) 
    \i_count_2_reg_297[0]_i_1 
       (.I0(input_r_address0[0]),
        .I1(i_count_1_reg_264[0]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[10]_i_1 
       (.I0(add_ln27_1_fu_540_p2[10]),
        .I1(i_count_1_reg_264[10]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[11]_i_1 
       (.I0(add_ln27_1_fu_540_p2[11]),
        .I1(i_count_1_reg_264[11]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[11]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[12]_i_1 
       (.I0(add_ln27_1_fu_540_p2[12]),
        .I1(i_count_1_reg_264[12]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \i_count_2_reg_297[13]_i_1 
       (.I0(ap_condition_pp1_exit_iter0_state7),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\add_ln27_reg_772[13]_i_1_n_5 ),
        .O(\i_count_2_reg_297[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[13]_i_2 
       (.I0(add_ln27_1_fu_540_p2[13]),
        .I1(i_count_1_reg_264[13]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[13]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[1]_i_1 
       (.I0(add_ln27_1_fu_540_p2[1]),
        .I1(i_count_1_reg_264[1]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[2]_i_1 
       (.I0(add_ln27_1_fu_540_p2[2]),
        .I1(i_count_1_reg_264[2]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[3]_i_1 
       (.I0(add_ln27_1_fu_540_p2[3]),
        .I1(i_count_1_reg_264[3]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[4]_i_1 
       (.I0(add_ln27_1_fu_540_p2[4]),
        .I1(i_count_1_reg_264[4]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[5]_i_1 
       (.I0(add_ln27_1_fu_540_p2[5]),
        .I1(i_count_1_reg_264[5]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[6]_i_1 
       (.I0(add_ln27_1_fu_540_p2[6]),
        .I1(i_count_1_reg_264[6]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[7]_i_1 
       (.I0(add_ln27_1_fu_540_p2[7]),
        .I1(i_count_1_reg_264[7]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[8]_i_1 
       (.I0(add_ln27_1_fu_540_p2[8]),
        .I1(i_count_1_reg_264[8]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_297[9]_i_1 
       (.I0(add_ln27_1_fu_540_p2[9]),
        .I1(i_count_1_reg_264[9]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state7),
        .O(\i_count_2_reg_297[9]_i_1_n_5 ));
  FDRE \i_count_2_reg_297_reg[0] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[0]_i_1_n_5 ),
        .Q(input_r_address0[0]),
        .R(1'b0));
  FDRE \i_count_2_reg_297_reg[10] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[10]_i_1_n_5 ),
        .Q(input_r_address0[10]),
        .R(1'b0));
  FDRE \i_count_2_reg_297_reg[11] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[11]_i_1_n_5 ),
        .Q(input_r_address0[11]),
        .R(1'b0));
  FDRE \i_count_2_reg_297_reg[12] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[12]_i_1_n_5 ),
        .Q(input_r_address0[12]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_297_reg[12]_i_2 
       (.CI(\i_count_2_reg_297_reg[8]_i_2_n_5 ),
        .CO({\i_count_2_reg_297_reg[12]_i_2_n_5 ,\i_count_2_reg_297_reg[12]_i_2_n_6 ,\i_count_2_reg_297_reg[12]_i_2_n_7 ,\i_count_2_reg_297_reg[12]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln27_1_fu_540_p2[12:9]),
        .S(input_r_address0[12:9]));
  FDRE \i_count_2_reg_297_reg[13] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[13]_i_2_n_5 ),
        .Q(input_r_address0[13]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_297_reg[13]_i_3 
       (.CI(\i_count_2_reg_297_reg[12]_i_2_n_5 ),
        .CO(\NLW_i_count_2_reg_297_reg[13]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_count_2_reg_297_reg[13]_i_3_O_UNCONNECTED [3:1],add_ln27_1_fu_540_p2[13]}),
        .S({1'b0,1'b0,1'b0,input_r_address0[13]}));
  FDRE \i_count_2_reg_297_reg[1] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[1]_i_1_n_5 ),
        .Q(input_r_address0[1]),
        .R(1'b0));
  FDRE \i_count_2_reg_297_reg[2] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[2]_i_1_n_5 ),
        .Q(input_r_address0[2]),
        .R(1'b0));
  FDRE \i_count_2_reg_297_reg[3] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[3]_i_1_n_5 ),
        .Q(input_r_address0[3]),
        .R(1'b0));
  FDRE \i_count_2_reg_297_reg[4] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[4]_i_1_n_5 ),
        .Q(input_r_address0[4]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_297_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\i_count_2_reg_297_reg[4]_i_2_n_5 ,\i_count_2_reg_297_reg[4]_i_2_n_6 ,\i_count_2_reg_297_reg[4]_i_2_n_7 ,\i_count_2_reg_297_reg[4]_i_2_n_8 }),
        .CYINIT(input_r_address0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln27_1_fu_540_p2[4:1]),
        .S(input_r_address0[4:1]));
  FDRE \i_count_2_reg_297_reg[5] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[5]_i_1_n_5 ),
        .Q(input_r_address0[5]),
        .R(1'b0));
  FDRE \i_count_2_reg_297_reg[6] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[6]_i_1_n_5 ),
        .Q(input_r_address0[6]),
        .R(1'b0));
  FDRE \i_count_2_reg_297_reg[7] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[7]_i_1_n_5 ),
        .Q(input_r_address0[7]),
        .R(1'b0));
  FDRE \i_count_2_reg_297_reg[8] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[8]_i_1_n_5 ),
        .Q(input_r_address0[8]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_297_reg[8]_i_2 
       (.CI(\i_count_2_reg_297_reg[4]_i_2_n_5 ),
        .CO({\i_count_2_reg_297_reg[8]_i_2_n_5 ,\i_count_2_reg_297_reg[8]_i_2_n_6 ,\i_count_2_reg_297_reg[8]_i_2_n_7 ,\i_count_2_reg_297_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln27_1_fu_540_p2[8:5]),
        .S(input_r_address0[8:5]));
  FDRE \i_count_2_reg_297_reg[9] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_297[13]_i_1_n_5 ),
        .D(\i_count_2_reg_297[9]_i_1_n_5 ),
        .Q(input_r_address0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_752[11]_i_2 
       (.I0(mul_ln11_reg_678[10]),
        .I1(i_count_0_reg_209[10]),
        .O(\i_count_reg_752[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_752[11]_i_3 
       (.I0(mul_ln11_reg_678[9]),
        .I1(i_count_0_reg_209[9]),
        .O(\i_count_reg_752[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_752[11]_i_4 
       (.I0(mul_ln11_reg_678[8]),
        .I1(i_count_0_reg_209[8]),
        .O(\i_count_reg_752[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_752[3]_i_2 
       (.I0(mul_ln11_reg_678[3]),
        .I1(i_count_0_reg_209[3]),
        .O(\i_count_reg_752[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_752[3]_i_3 
       (.I0(mul_ln11_reg_678[2]),
        .I1(i_count_0_reg_209[2]),
        .O(\i_count_reg_752[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_752[3]_i_4 
       (.I0(mul_ln11_reg_678[1]),
        .I1(i_count_0_reg_209[1]),
        .O(\i_count_reg_752[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_752[3]_i_5 
       (.I0(mul_ln11_reg_678[0]),
        .I1(i_count_0_reg_209[0]),
        .O(\i_count_reg_752[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_752[7]_i_2 
       (.I0(mul_ln11_reg_678[7]),
        .I1(i_count_0_reg_209[7]),
        .O(\i_count_reg_752[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_752[7]_i_3 
       (.I0(mul_ln11_reg_678[6]),
        .I1(i_count_0_reg_209[6]),
        .O(\i_count_reg_752[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_752[7]_i_4 
       (.I0(mul_ln11_reg_678[5]),
        .I1(i_count_0_reg_209[5]),
        .O(\i_count_reg_752[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_752[7]_i_5 
       (.I0(mul_ln11_reg_678[4]),
        .I1(i_count_0_reg_209[4]),
        .O(\i_count_reg_752[7]_i_5_n_5 ));
  FDRE \i_count_reg_752_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[0]),
        .Q(i_count_reg_752[0]),
        .R(1'b0));
  FDRE \i_count_reg_752_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[10]),
        .Q(i_count_reg_752[10]),
        .R(1'b0));
  FDRE \i_count_reg_752_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[11]),
        .Q(i_count_reg_752[11]),
        .R(1'b0));
  CARRY4 \i_count_reg_752_reg[11]_i_1 
       (.CI(\i_count_reg_752_reg[7]_i_1_n_5 ),
        .CO({\i_count_reg_752_reg[11]_i_1_n_5 ,\i_count_reg_752_reg[11]_i_1_n_6 ,\i_count_reg_752_reg[11]_i_1_n_7 ,\i_count_reg_752_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln11_reg_678[10:8]}),
        .O(i_count_fu_494_p2[11:8]),
        .S({i_count_0_reg_209[11],\i_count_reg_752[11]_i_2_n_5 ,\i_count_reg_752[11]_i_3_n_5 ,\i_count_reg_752[11]_i_4_n_5 }));
  FDRE \i_count_reg_752_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[12]),
        .Q(i_count_reg_752[12]),
        .R(1'b0));
  FDRE \i_count_reg_752_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[13]),
        .Q(i_count_reg_752[13]),
        .R(1'b0));
  CARRY4 \i_count_reg_752_reg[13]_i_1 
       (.CI(\i_count_reg_752_reg[11]_i_1_n_5 ),
        .CO({\NLW_i_count_reg_752_reg[13]_i_1_CO_UNCONNECTED [3:1],\i_count_reg_752_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_count_reg_752_reg[13]_i_1_O_UNCONNECTED [3:2],i_count_fu_494_p2[13:12]}),
        .S({1'b0,1'b0,i_count_0_reg_209[13:12]}));
  FDRE \i_count_reg_752_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[1]),
        .Q(i_count_reg_752[1]),
        .R(1'b0));
  FDRE \i_count_reg_752_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[2]),
        .Q(i_count_reg_752[2]),
        .R(1'b0));
  FDRE \i_count_reg_752_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[3]),
        .Q(i_count_reg_752[3]),
        .R(1'b0));
  CARRY4 \i_count_reg_752_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\i_count_reg_752_reg[3]_i_1_n_5 ,\i_count_reg_752_reg[3]_i_1_n_6 ,\i_count_reg_752_reg[3]_i_1_n_7 ,\i_count_reg_752_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln11_reg_678[3:0]),
        .O(i_count_fu_494_p2[3:0]),
        .S({\i_count_reg_752[3]_i_2_n_5 ,\i_count_reg_752[3]_i_3_n_5 ,\i_count_reg_752[3]_i_4_n_5 ,\i_count_reg_752[3]_i_5_n_5 }));
  FDRE \i_count_reg_752_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[4]),
        .Q(i_count_reg_752[4]),
        .R(1'b0));
  FDRE \i_count_reg_752_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[5]),
        .Q(i_count_reg_752[5]),
        .R(1'b0));
  FDRE \i_count_reg_752_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[6]),
        .Q(i_count_reg_752[6]),
        .R(1'b0));
  FDRE \i_count_reg_752_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[7]),
        .Q(i_count_reg_752[7]),
        .R(1'b0));
  CARRY4 \i_count_reg_752_reg[7]_i_1 
       (.CI(\i_count_reg_752_reg[3]_i_1_n_5 ),
        .CO({\i_count_reg_752_reg[7]_i_1_n_5 ,\i_count_reg_752_reg[7]_i_1_n_6 ,\i_count_reg_752_reg[7]_i_1_n_7 ,\i_count_reg_752_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln11_reg_678[7:4]),
        .O(i_count_fu_494_p2[7:4]),
        .S({\i_count_reg_752[7]_i_2_n_5 ,\i_count_reg_752[7]_i_3_n_5 ,\i_count_reg_752[7]_i_4_n_5 ,\i_count_reg_752[7]_i_5_n_5 }));
  FDRE \i_count_reg_752_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[8]),
        .Q(i_count_reg_752[8]),
        .R(1'b0));
  FDRE \i_count_reg_752_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_count_fu_494_p2[9]),
        .Q(i_count_reg_752[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln23_reg_782[0]_i_1 
       (.I0(ap_condition_pp1_exit_iter0_state7),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln23_reg_782),
        .O(\icmp_ln23_reg_782[0]_i_1_n_5 ));
  FDRE \icmp_ln23_reg_782_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln23_reg_782[0]_i_1_n_5 ),
        .Q(icmp_ln23_reg_782),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \indvars_iv10_reg_187[0]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(add_ln11_6_fu_604_p2[0]),
        .I2(ap_CS_fsm_state2),
        .O(\indvars_iv10_reg_187[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_187[11]_i_2 
       (.I0(zext_ln11_6_reg_708[9]),
        .I1(indvars_iv10_reg_187[9]),
        .O(\indvars_iv10_reg_187[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_187[11]_i_3 
       (.I0(zext_ln11_6_reg_708[8]),
        .I1(indvars_iv10_reg_187[8]),
        .O(\indvars_iv10_reg_187[11]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h99F0)) 
    \indvars_iv10_reg_187[1]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln20_reg_662[1]),
        .I2(add_ln11_6_fu_604_p2[1]),
        .I3(ap_CS_fsm_state2),
        .O(\indvars_iv10_reg_187[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h11F0)) 
    \indvars_iv10_reg_187[2]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln20_reg_662[1]),
        .I2(add_ln11_6_fu_604_p2[2]),
        .I3(ap_CS_fsm_state2),
        .O(\indvars_iv10_reg_187[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h1E1EFF00)) 
    \indvars_iv10_reg_187[3]_i_1 
       (.I0(trunc_ln20_reg_662[1]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(trunc_ln20_reg_662[3]),
        .I3(add_ln11_6_fu_604_p2[3]),
        .I4(ap_CS_fsm_state2),
        .O(\indvars_iv10_reg_187[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h1FE01FE0FFFF0000)) 
    \indvars_iv10_reg_187[4]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln20_reg_662[1]),
        .I2(trunc_ln20_reg_662[3]),
        .I3(trunc_ln20_reg_662[4]),
        .I4(add_ln11_6_fu_604_p2[4]),
        .I5(ap_CS_fsm_state2),
        .O(\indvars_iv10_reg_187[4]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_187[7]_i_10 
       (.I0(zext_ln11_6_reg_708[0]),
        .I1(indvars_iv10_reg_187[0]),
        .O(\indvars_iv10_reg_187[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_187[7]_i_3 
       (.I0(zext_ln11_6_reg_708[7]),
        .I1(indvars_iv10_reg_187[7]),
        .O(\indvars_iv10_reg_187[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_187[7]_i_4 
       (.I0(zext_ln11_6_reg_708[6]),
        .I1(indvars_iv10_reg_187[6]),
        .O(\indvars_iv10_reg_187[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_187[7]_i_5 
       (.I0(zext_ln11_6_reg_708[5]),
        .I1(indvars_iv10_reg_187[5]),
        .O(\indvars_iv10_reg_187[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_187[7]_i_6 
       (.I0(zext_ln11_6_reg_708[4]),
        .I1(indvars_iv10_reg_187[4]),
        .O(\indvars_iv10_reg_187[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_187[7]_i_7 
       (.I0(zext_ln11_6_reg_708[3]),
        .I1(indvars_iv10_reg_187[3]),
        .O(\indvars_iv10_reg_187[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_187[7]_i_8 
       (.I0(zext_ln11_6_reg_708[2]),
        .I1(indvars_iv10_reg_187[2]),
        .O(\indvars_iv10_reg_187[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_187[7]_i_9 
       (.I0(zext_ln11_6_reg_708[1]),
        .I1(indvars_iv10_reg_187[1]),
        .O(\indvars_iv10_reg_187[7]_i_9_n_5 ));
  FDRE \indvars_iv10_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_187[0]_i_1_n_5 ),
        .Q(indvars_iv10_reg_187[0]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_187_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_6_fu_604_p2[10]),
        .Q(indvars_iv10_reg_187[10]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_187_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_6_fu_604_p2[11]),
        .Q(indvars_iv10_reg_187[11]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv10_reg_187_reg[11]_i_1 
       (.CI(\indvars_iv10_reg_187_reg[7]_i_1_n_5 ),
        .CO({\indvars_iv10_reg_187_reg[11]_i_1_n_5 ,\indvars_iv10_reg_187_reg[11]_i_1_n_6 ,\indvars_iv10_reg_187_reg[11]_i_1_n_7 ,\indvars_iv10_reg_187_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln11_6_reg_708[9:8]}),
        .O(add_ln11_6_fu_604_p2[11:8]),
        .S({indvars_iv10_reg_187[11:10],\indvars_iv10_reg_187[11]_i_2_n_5 ,\indvars_iv10_reg_187[11]_i_3_n_5 }));
  FDRE \indvars_iv10_reg_187_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_6_fu_604_p2[12]),
        .Q(indvars_iv10_reg_187[12]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_187_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_6_fu_604_p2[13]),
        .Q(indvars_iv10_reg_187[13]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv10_reg_187_reg[13]_i_1 
       (.CI(\indvars_iv10_reg_187_reg[11]_i_1_n_5 ),
        .CO({\NLW_indvars_iv10_reg_187_reg[13]_i_1_CO_UNCONNECTED [3:1],\indvars_iv10_reg_187_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvars_iv10_reg_187_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln11_6_fu_604_p2[13:12]}),
        .S({1'b0,1'b0,indvars_iv10_reg_187[13:12]}));
  FDRE \indvars_iv10_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_187[1]_i_1_n_5 ),
        .Q(indvars_iv10_reg_187[1]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_187[2]_i_1_n_5 ),
        .Q(indvars_iv10_reg_187[2]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_187[3]_i_1_n_5 ),
        .Q(indvars_iv10_reg_187[3]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_187_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_187[4]_i_1_n_5 ),
        .Q(indvars_iv10_reg_187[4]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_187_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_6_fu_604_p2[5]),
        .Q(indvars_iv10_reg_187[5]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_187_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_6_fu_604_p2[6]),
        .Q(indvars_iv10_reg_187[6]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_187_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_6_fu_604_p2[7]),
        .Q(indvars_iv10_reg_187[7]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv10_reg_187_reg[7]_i_1 
       (.CI(\indvars_iv10_reg_187_reg[7]_i_2_n_5 ),
        .CO({\indvars_iv10_reg_187_reg[7]_i_1_n_5 ,\indvars_iv10_reg_187_reg[7]_i_1_n_6 ,\indvars_iv10_reg_187_reg[7]_i_1_n_7 ,\indvars_iv10_reg_187_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln11_6_reg_708[7:4]),
        .O(add_ln11_6_fu_604_p2[7:4]),
        .S({\indvars_iv10_reg_187[7]_i_3_n_5 ,\indvars_iv10_reg_187[7]_i_4_n_5 ,\indvars_iv10_reg_187[7]_i_5_n_5 ,\indvars_iv10_reg_187[7]_i_6_n_5 }));
  CARRY4 \indvars_iv10_reg_187_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\indvars_iv10_reg_187_reg[7]_i_2_n_5 ,\indvars_iv10_reg_187_reg[7]_i_2_n_6 ,\indvars_iv10_reg_187_reg[7]_i_2_n_7 ,\indvars_iv10_reg_187_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln11_6_reg_708[3:0]),
        .O(add_ln11_6_fu_604_p2[3:0]),
        .S({\indvars_iv10_reg_187[7]_i_7_n_5 ,\indvars_iv10_reg_187[7]_i_8_n_5 ,\indvars_iv10_reg_187[7]_i_9_n_5 ,\indvars_iv10_reg_187[7]_i_10_n_5 }));
  FDRE \indvars_iv10_reg_187_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_6_fu_604_p2[8]),
        .Q(indvars_iv10_reg_187[8]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_187_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_6_fu_604_p2[9]),
        .Q(indvars_iv10_reg_187[9]),
        .R(ap_CS_fsm_state2));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h4774)) 
    \indvars_iv2_reg_157[0]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(ap_CS_fsm_state2),
        .I2(add_ln11_9_reg_724[0]),
        .I3(indvars_iv2_reg_157_reg[0]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h7444477747777444)) 
    \indvars_iv2_reg_157[1]_i_1 
       (.I0(empty_36_fu_399_p2[1]),
        .I1(ap_CS_fsm_state2),
        .I2(add_ln11_9_reg_724[0]),
        .I3(indvars_iv2_reg_157_reg[0]),
        .I4(indvars_iv2_reg_157_reg[1]),
        .I5(add_ln11_9_reg_724[1]),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'h1F10101F101F1F10)) 
    \indvars_iv2_reg_157[2]_i_1 
       (.I0(trunc_ln20_reg_662[1]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(ap_CS_fsm_state2),
        .I3(\indvars_iv2_reg_157[2]_i_2_n_5 ),
        .I4(indvars_iv2_reg_157_reg[2]),
        .I5(add_ln11_9_reg_724[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \indvars_iv2_reg_157[2]_i_2 
       (.I0(indvars_iv2_reg_157_reg[1]),
        .I1(add_ln11_9_reg_724[1]),
        .I2(add_ln11_9_reg_724[0]),
        .I3(indvars_iv2_reg_157_reg[0]),
        .O(\indvars_iv2_reg_157[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6F60606F606F6F60)) 
    \indvars_iv2_reg_157[3]_i_1 
       (.I0(\phi_ln11_reg_177[3]_i_3_n_5 ),
        .I1(trunc_ln20_reg_662[3]),
        .I2(ap_CS_fsm_state2),
        .I3(\indvars_iv2_reg_157[3]_i_2_n_5 ),
        .I4(indvars_iv2_reg_157_reg[3]),
        .I5(add_ln11_9_reg_724[3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \indvars_iv2_reg_157[3]_i_2 
       (.I0(indvars_iv2_reg_157_reg[2]),
        .I1(add_ln11_9_reg_724[2]),
        .I2(indvars_iv2_reg_157_reg[0]),
        .I3(add_ln11_9_reg_724[0]),
        .I4(add_ln11_9_reg_724[1]),
        .I5(indvars_iv2_reg_157_reg[1]),
        .O(\indvars_iv2_reg_157[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h1FE0FFFF1FE00000)) 
    \indvars_iv2_reg_157[4]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln20_reg_662[1]),
        .I2(trunc_ln20_reg_662[3]),
        .I3(trunc_ln20_reg_662[4]),
        .I4(ap_CS_fsm_state2),
        .I5(add_ln11_12_fu_619_p2),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \indvars_iv2_reg_157[4]_i_2 
       (.I0(\indvars_iv2_reg_157[3]_i_2_n_5 ),
        .I1(add_ln11_9_reg_724[3]),
        .I2(indvars_iv2_reg_157_reg[3]),
        .I3(indvars_iv2_reg_157_reg[4]),
        .I4(add_ln11_9_reg_724[4]),
        .O(add_ln11_12_fu_619_p2));
  FDRE \indvars_iv2_reg_157_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[0]),
        .Q(indvars_iv2_reg_157_reg[0]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_157_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[1]),
        .Q(indvars_iv2_reg_157_reg[1]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_157_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[2]),
        .Q(indvars_iv2_reg_157_reg[2]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_157_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[3]),
        .Q(indvars_iv2_reg_157_reg[3]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_157_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[4]),
        .Q(indvars_iv2_reg_157_reg[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \indvars_iv_reg_167[0]_i_1 
       (.I0(trunc_ln11_1_reg_657[0]),
        .I1(ap_CS_fsm_state2),
        .I2(add_ln11_9_reg_724[0]),
        .I3(indvars_iv_reg_167_reg[0]),
        .O(p_0_in__1[0]));
  LUT6 #(
    .INIT(64'h6F60606F606F6F60)) 
    \indvars_iv_reg_167[1]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln11_1_reg_657[1]),
        .I2(ap_CS_fsm_state2),
        .I3(\indvars_iv_reg_167[1]_i_2_n_5 ),
        .I4(indvars_iv_reg_167_reg[1]),
        .I5(add_ln11_9_reg_724[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indvars_iv_reg_167[1]_i_2 
       (.I0(indvars_iv_reg_167_reg[0]),
        .I1(add_ln11_9_reg_724[0]),
        .O(\indvars_iv_reg_167[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv_reg_167[2]_i_1 
       (.I0(\add_ln11_9_reg_724[2]_i_1_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(\indvars_iv_reg_167[2]_i_2_n_5 ),
        .I3(indvars_iv_reg_167_reg[2]),
        .I4(add_ln11_9_reg_724[2]),
        .O(p_0_in__1[2]));
  LUT4 #(
    .INIT(16'hE888)) 
    \indvars_iv_reg_167[2]_i_2 
       (.I0(indvars_iv_reg_167_reg[1]),
        .I1(add_ln11_9_reg_724[1]),
        .I2(add_ln11_9_reg_724[0]),
        .I3(indvars_iv_reg_167_reg[0]),
        .O(\indvars_iv_reg_167[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv_reg_167[3]_i_1 
       (.I0(\add_ln11_9_reg_724[3]_i_1_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(\indvars_iv_reg_167[3]_i_2_n_5 ),
        .I3(indvars_iv_reg_167_reg[3]),
        .I4(add_ln11_9_reg_724[3]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \indvars_iv_reg_167[3]_i_2 
       (.I0(indvars_iv_reg_167_reg[2]),
        .I1(add_ln11_9_reg_724[2]),
        .I2(indvars_iv_reg_167_reg[0]),
        .I3(add_ln11_9_reg_724[0]),
        .I4(add_ln11_9_reg_724[1]),
        .I5(indvars_iv_reg_167_reg[1]),
        .O(\indvars_iv_reg_167[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \indvars_iv_reg_167[4]_i_1 
       (.I0(\add_ln11_9_reg_724[4]_i_1_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(add_ln11_11_fu_614_p2),
        .O(p_0_in__1[4]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \indvars_iv_reg_167[4]_i_2 
       (.I0(\indvars_iv_reg_167[3]_i_2_n_5 ),
        .I1(add_ln11_9_reg_724[3]),
        .I2(indvars_iv_reg_167_reg[3]),
        .I3(indvars_iv_reg_167_reg[4]),
        .I4(add_ln11_9_reg_724[4]),
        .O(add_ln11_11_fu_614_p2));
  FDRE \indvars_iv_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[0]),
        .Q(indvars_iv_reg_167_reg[0]),
        .R(1'b0));
  FDRE \indvars_iv_reg_167_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[1]),
        .Q(indvars_iv_reg_167_reg[1]),
        .R(1'b0));
  FDRE \indvars_iv_reg_167_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[2]),
        .Q(indvars_iv_reg_167_reg[2]),
        .R(1'b0));
  FDRE \indvars_iv_reg_167_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[3]),
        .Q(indvars_iv_reg_167_reg[3]),
        .R(1'b0));
  FDRE \indvars_iv_reg_167_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[4]),
        .Q(indvars_iv_reg_167_reg[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln11_1_reg_647[11]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_padding2d_fix16_fu_505_ap_start_reg),
        .O(ap_NS_fsm12_out));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \mul_ln11_1_reg_647[11]_i_4 
       (.I0(Q[8]),
        .I1(Q[10]),
        .I2(Q[5]),
        .I3(\mul_ln11_1_reg_647_reg[11]_i_3_n_8 ),
        .O(\mul_ln11_1_reg_647[11]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mul_ln11_1_reg_647[11]_i_6 
       (.I0(Q[8]),
        .I1(Q[10]),
        .I2(Q[5]),
        .O(\mul_ln11_1_reg_647[11]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mul_ln11_1_reg_647[11]_i_7 
       (.I0(Q[5]),
        .I1(Q[10]),
        .I2(Q[8]),
        .O(\mul_ln11_1_reg_647[11]_i_7_n_5 ));
  FDRE \mul_ln11_1_reg_647_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln11_1_fu_348_p1[10]),
        .Q(mul_ln11_1_reg_647[10]),
        .R(1'b0));
  FDRE \mul_ln11_1_reg_647_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln11_1_fu_348_p1[11]),
        .Q(mul_ln11_1_reg_647[11]),
        .R(1'b0));
  CARRY4 \mul_ln11_1_reg_647_reg[11]_i_2 
       (.CI(\empty_reg_652_reg[6]_i_1_n_5 ),
        .CO({\NLW_mul_ln11_1_reg_647_reg[11]_i_2_CO_UNCONNECTED [3:1],\mul_ln11_1_reg_647_reg[11]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln11_1_reg_647_reg[11]_i_3_n_8 }),
        .O({\NLW_mul_ln11_1_reg_647_reg[11]_i_2_O_UNCONNECTED [3:2],trunc_ln11_1_fu_348_p1[11:10]}),
        .S({1'b0,1'b0,1'b1,\mul_ln11_1_reg_647[11]_i_4_n_5 }));
  CARRY4 \mul_ln11_1_reg_647_reg[11]_i_3 
       (.CI(\mul_ln11_1_reg_647_reg[11]_i_5_n_5 ),
        .CO({\NLW_mul_ln11_1_reg_647_reg[11]_i_3_CO_UNCONNECTED [3:1],\mul_ln11_1_reg_647_reg[11]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mul_ln11_1_reg_647_reg[11]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \mul_ln11_1_reg_647_reg[11]_i_5 
       (.CI(\trunc_ln11_1_reg_657_reg[0]_i_1_n_5 ),
        .CO({\mul_ln11_1_reg_647_reg[11]_i_5_n_5 ,\mul_ln11_1_reg_647_reg[11]_i_5_n_6 ,\mul_ln11_1_reg_647_reg[11]_i_5_n_7 ,\mul_ln11_1_reg_647_reg[11]_i_5_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b0,1'b0}),
        .O({\mul_ln11_1_reg_647_reg[11]_i_5_n_9 ,\mul_ln11_1_reg_647_reg[11]_i_5_n_10 ,\mul_ln11_1_reg_647_reg[11]_i_5_n_11 ,\mul_ln11_1_reg_647_reg[11]_i_5_n_12 }),
        .S({\mul_ln11_1_reg_647[11]_i_6_n_5 ,1'b0,\mul_ln11_1_reg_647[11]_i_7_n_5 ,1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_678[10]_i_3 
       (.I0(\mul_ln11_reg_678_reg[6]_i_3_n_5 ),
        .I1(\mul_ln11_reg_678_reg[10]_i_2_n_12 ),
        .O(\mul_ln11_reg_678[10]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln11_reg_678[10]_i_4 
       (.I0(\mul_ln11_reg_678_reg[6]_i_3_n_5 ),
        .I1(\mul_ln11_reg_678_reg[10]_i_2_n_12 ),
        .I2(\mul_ln11_reg_678_reg[10]_i_2_n_11 ),
        .O(\mul_ln11_reg_678[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln11_reg_678[10]_i_5 
       (.I0(\mul_ln11_reg_678_reg[10]_i_2_n_12 ),
        .I1(\mul_ln11_reg_678_reg[6]_i_3_n_5 ),
        .I2(\mul_ln11_reg_678_reg[6]_i_3_n_10 ),
        .I3(\mul_ln11_reg_678_reg[3]_i_2_n_9 ),
        .O(\mul_ln11_reg_678[10]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \mul_ln11_reg_678[10]_i_6 
       (.I0(Q[8]),
        .I1(trunc_ln20_reg_662[4]),
        .I2(trunc_ln20_reg_662[3]),
        .I3(Q[10]),
        .I4(Q[5]),
        .O(\mul_ln11_reg_678[10]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \mul_ln11_reg_678[10]_i_7 
       (.I0(Q[5]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(trunc_ln20_reg_662[3]),
        .O(\mul_ln11_reg_678[10]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \mul_ln11_reg_678[10]_i_8 
       (.I0(trunc_ln20_reg_662[3]),
        .I1(Q[5]),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(trunc_ln20_reg_662[4]),
        .O(\mul_ln11_reg_678[10]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h4)) 
    \mul_ln11_reg_678[10]_i_9 
       (.I0(Q[8]),
        .I1(trunc_ln20_reg_662[4]),
        .O(\mul_ln11_reg_678[10]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hAB5401FE)) 
    \mul_ln11_reg_678[2]_i_2 
       (.I0(Q[8]),
        .I1(Q[10]),
        .I2(Q[5]),
        .I3(trunc_ln20_reg_662[1]),
        .I4(trunc_ln20_reg_662[3]),
        .O(\mul_ln11_reg_678[2]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln11_reg_678[2]_i_3 
       (.I0(Q[8]),
        .I1(trunc_ln20_reg_662[1]),
        .O(\mul_ln11_reg_678[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h77777774888B7774)) 
    \mul_ln11_reg_678[2]_i_4 
       (.I0(trunc_ln20_reg_662[3]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[5]),
        .I4(trunc_ln20_reg_662[1]),
        .I5(trunc_ln20_reg_662[0]),
        .O(\mul_ln11_reg_678[2]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAA5556AA)) 
    \mul_ln11_reg_678[2]_i_5 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(Q[10]),
        .I2(Q[5]),
        .I3(trunc_ln20_reg_662[1]),
        .I4(Q[8]),
        .O(\mul_ln11_reg_678[2]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h6666CCC0)) 
    \mul_ln11_reg_678[2]_i_6 
       (.I0(trunc_ln20_reg_662[1]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(Q[5]),
        .I3(Q[10]),
        .I4(Q[8]),
        .O(\mul_ln11_reg_678[2]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln11_reg_678[2]_i_7 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(Q[8]),
        .O(\mul_ln11_reg_678[2]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_678[3]_i_1 
       (.I0(\mul_ln11_reg_678_reg[2]_i_1_n_9 ),
        .I1(\mul_ln11_reg_678_reg[3]_i_2_n_12 ),
        .O(mul_ln11_fu_369_p2[3]));
  LUT4 #(
    .INIT(16'h2221)) 
    \mul_ln11_reg_678[3]_i_3 
       (.I0(trunc_ln20_reg_662[3]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\mul_ln11_reg_678[3]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln11_reg_678[3]_i_4 
       (.I0(Q[8]),
        .O(\mul_ln11_reg_678[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln11_reg_678[3]_i_5 
       (.I0(trunc_ln20_reg_662[1]),
        .I1(Q[8]),
        .O(\mul_ln11_reg_678[3]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2221)) 
    \mul_ln11_reg_678[3]_i_6 
       (.I0(trunc_ln20_reg_662[3]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\mul_ln11_reg_678[3]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h00EF)) 
    \mul_ln11_reg_678[3]_i_7 
       (.I0(Q[5]),
        .I1(Q[10]),
        .I2(trunc_ln20_reg_662[1]),
        .I3(Q[8]),
        .O(\mul_ln11_reg_678[3]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h00A900AA)) 
    \mul_ln11_reg_678[3]_i_8 
       (.I0(trunc_ln20_reg_662[1]),
        .I1(Q[5]),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(trunc_ln20_reg_662[0]),
        .O(\mul_ln11_reg_678[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln11_reg_678[3]_i_9 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(Q[8]),
        .O(\mul_ln11_reg_678[3]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h55570000)) 
    \mul_ln11_reg_678[6]_i_10 
       (.I0(trunc_ln20_reg_662[3]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[5]),
        .I4(trunc_ln20_reg_662[4]),
        .O(\mul_ln11_reg_678[6]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hBBBA0002)) 
    \mul_ln11_reg_678[6]_i_11 
       (.I0(trunc_ln20_reg_662[3]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[5]),
        .I4(trunc_ln20_reg_662[4]),
        .O(\mul_ln11_reg_678[6]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h2223999BEEEF5557)) 
    \mul_ln11_reg_678[6]_i_12 
       (.I0(trunc_ln20_reg_662[1]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[5]),
        .I4(trunc_ln20_reg_662[3]),
        .I5(trunc_ln20_reg_662[4]),
        .O(\mul_ln11_reg_678[6]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_678[6]_i_2 
       (.I0(\mul_ln11_reg_678_reg[6]_i_3_n_10 ),
        .I1(\mul_ln11_reg_678_reg[3]_i_2_n_9 ),
        .O(\mul_ln11_reg_678[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_678[6]_i_4 
       (.I0(\mul_ln11_reg_678_reg[6]_i_3_n_10 ),
        .I1(\mul_ln11_reg_678_reg[3]_i_2_n_9 ),
        .O(\mul_ln11_reg_678[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_678[6]_i_5 
       (.I0(\mul_ln11_reg_678_reg[6]_i_3_n_11 ),
        .I1(\mul_ln11_reg_678_reg[3]_i_2_n_10 ),
        .O(\mul_ln11_reg_678[6]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_678[6]_i_6 
       (.I0(\mul_ln11_reg_678_reg[6]_i_3_n_12 ),
        .I1(\mul_ln11_reg_678_reg[3]_i_2_n_11 ),
        .O(\mul_ln11_reg_678[6]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_678[6]_i_7 
       (.I0(\mul_ln11_reg_678_reg[2]_i_1_n_9 ),
        .I1(\mul_ln11_reg_678_reg[3]_i_2_n_12 ),
        .O(\mul_ln11_reg_678[6]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFEAAFE00)) 
    \mul_ln11_reg_678[6]_i_8 
       (.I0(Q[8]),
        .I1(Q[10]),
        .I2(Q[5]),
        .I3(trunc_ln20_reg_662[3]),
        .I4(trunc_ln20_reg_662[4]),
        .O(\mul_ln11_reg_678[6]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFEAAFE00)) 
    \mul_ln11_reg_678[6]_i_9 
       (.I0(Q[8]),
        .I1(Q[10]),
        .I2(Q[5]),
        .I3(trunc_ln20_reg_662[1]),
        .I4(trunc_ln20_reg_662[3]),
        .O(\mul_ln11_reg_678[6]_i_9_n_5 ));
  FDRE \mul_ln11_reg_678_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_369_p2[0]),
        .Q(mul_ln11_reg_678[0]),
        .R(1'b0));
  FDRE \mul_ln11_reg_678_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_369_p2[10]),
        .Q(mul_ln11_reg_678[10]),
        .R(1'b0));
  CARRY4 \mul_ln11_reg_678_reg[10]_i_1 
       (.CI(\mul_ln11_reg_678_reg[6]_i_1_n_5 ),
        .CO({mul_ln11_fu_369_p2[10],\NLW_mul_ln11_reg_678_reg[10]_i_1_CO_UNCONNECTED [2],\mul_ln11_reg_678_reg[10]_i_1_n_7 ,\mul_ln11_reg_678_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln11_reg_678_reg[10]_i_2_n_11 ,\mul_ln11_reg_678[10]_i_3_n_5 }),
        .O({\NLW_mul_ln11_reg_678_reg[10]_i_1_O_UNCONNECTED [3],mul_ln11_fu_369_p2[9:7]}),
        .S({1'b1,\mul_ln11_reg_678_reg[10]_i_2_n_6 ,\mul_ln11_reg_678[10]_i_4_n_5 ,\mul_ln11_reg_678[10]_i_5_n_5 }));
  CARRY4 \mul_ln11_reg_678_reg[10]_i_2 
       (.CI(\mul_ln11_reg_678_reg[3]_i_2_n_5 ),
        .CO({\NLW_mul_ln11_reg_678_reg[10]_i_2_CO_UNCONNECTED [3],\mul_ln11_reg_678_reg[10]_i_2_n_6 ,\NLW_mul_ln11_reg_678_reg[10]_i_2_CO_UNCONNECTED [1],\mul_ln11_reg_678_reg[10]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln11_reg_678[10]_i_6_n_5 ,\mul_ln11_reg_678[10]_i_7_n_5 }),
        .O({\NLW_mul_ln11_reg_678_reg[10]_i_2_O_UNCONNECTED [3:2],\mul_ln11_reg_678_reg[10]_i_2_n_11 ,\mul_ln11_reg_678_reg[10]_i_2_n_12 }),
        .S({1'b0,1'b1,\mul_ln11_reg_678[10]_i_8_n_5 ,\mul_ln11_reg_678[10]_i_9_n_5 }));
  FDRE \mul_ln11_reg_678_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_369_p2[1]),
        .Q(mul_ln11_reg_678[1]),
        .R(1'b0));
  FDRE \mul_ln11_reg_678_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_369_p2[2]),
        .Q(mul_ln11_reg_678[2]),
        .R(1'b0));
  CARRY4 \mul_ln11_reg_678_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln11_reg_678_reg[2]_i_1_n_5 ,\mul_ln11_reg_678_reg[2]_i_1_n_6 ,\mul_ln11_reg_678_reg[2]_i_1_n_7 ,\mul_ln11_reg_678_reg[2]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln11_reg_678[2]_i_2_n_5 ,Q[8],\mul_ln11_reg_678[2]_i_3_n_5 ,1'b0}),
        .O({\mul_ln11_reg_678_reg[2]_i_1_n_9 ,mul_ln11_fu_369_p2[2:0]}),
        .S({\mul_ln11_reg_678[2]_i_4_n_5 ,\mul_ln11_reg_678[2]_i_5_n_5 ,\mul_ln11_reg_678[2]_i_6_n_5 ,\mul_ln11_reg_678[2]_i_7_n_5 }));
  FDRE \mul_ln11_reg_678_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_369_p2[3]),
        .Q(mul_ln11_reg_678[3]),
        .R(1'b0));
  CARRY4 \mul_ln11_reg_678_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\mul_ln11_reg_678_reg[3]_i_2_n_5 ,\mul_ln11_reg_678_reg[3]_i_2_n_6 ,\mul_ln11_reg_678_reg[3]_i_2_n_7 ,\mul_ln11_reg_678_reg[3]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln11_reg_678[3]_i_3_n_5 ,\mul_ln11_reg_678[3]_i_4_n_5 ,\mul_ln11_reg_678[3]_i_5_n_5 ,1'b0}),
        .O({\mul_ln11_reg_678_reg[3]_i_2_n_9 ,\mul_ln11_reg_678_reg[3]_i_2_n_10 ,\mul_ln11_reg_678_reg[3]_i_2_n_11 ,\mul_ln11_reg_678_reg[3]_i_2_n_12 }),
        .S({\mul_ln11_reg_678[3]_i_6_n_5 ,\mul_ln11_reg_678[3]_i_7_n_5 ,\mul_ln11_reg_678[3]_i_8_n_5 ,\mul_ln11_reg_678[3]_i_9_n_5 }));
  FDRE \mul_ln11_reg_678_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_369_p2[4]),
        .Q(mul_ln11_reg_678[4]),
        .R(1'b0));
  FDRE \mul_ln11_reg_678_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_369_p2[5]),
        .Q(mul_ln11_reg_678[5]),
        .R(1'b0));
  FDRE \mul_ln11_reg_678_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_369_p2[6]),
        .Q(mul_ln11_reg_678[6]),
        .R(1'b0));
  CARRY4 \mul_ln11_reg_678_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln11_reg_678_reg[6]_i_1_n_5 ,\mul_ln11_reg_678_reg[6]_i_1_n_6 ,\mul_ln11_reg_678_reg[6]_i_1_n_7 ,\mul_ln11_reg_678_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln11_reg_678[6]_i_2_n_5 ,\mul_ln11_reg_678_reg[6]_i_3_n_11 ,\mul_ln11_reg_678_reg[6]_i_3_n_12 ,\mul_ln11_reg_678_reg[2]_i_1_n_9 }),
        .O({mul_ln11_fu_369_p2[6:4],\NLW_mul_ln11_reg_678_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln11_reg_678[6]_i_4_n_5 ,\mul_ln11_reg_678[6]_i_5_n_5 ,\mul_ln11_reg_678[6]_i_6_n_5 ,\mul_ln11_reg_678[6]_i_7_n_5 }));
  CARRY4 \mul_ln11_reg_678_reg[6]_i_3 
       (.CI(\mul_ln11_reg_678_reg[2]_i_1_n_5 ),
        .CO({\mul_ln11_reg_678_reg[6]_i_3_n_5 ,\NLW_mul_ln11_reg_678_reg[6]_i_3_CO_UNCONNECTED [2],\mul_ln11_reg_678_reg[6]_i_3_n_7 ,\mul_ln11_reg_678_reg[6]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln20_reg_662[4],\mul_ln11_reg_678[6]_i_8_n_5 ,\mul_ln11_reg_678[6]_i_9_n_5 }),
        .O({\NLW_mul_ln11_reg_678_reg[6]_i_3_O_UNCONNECTED [3],\mul_ln11_reg_678_reg[6]_i_3_n_10 ,\mul_ln11_reg_678_reg[6]_i_3_n_11 ,\mul_ln11_reg_678_reg[6]_i_3_n_12 }),
        .S({1'b1,\mul_ln11_reg_678[6]_i_10_n_5 ,\mul_ln11_reg_678[6]_i_11_n_5 ,\mul_ln11_reg_678[6]_i_12_n_5 }));
  FDRE \mul_ln11_reg_678_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_369_p2[7]),
        .Q(mul_ln11_reg_678[7]),
        .R(1'b0));
  FDRE \mul_ln11_reg_678_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_369_p2[8]),
        .Q(mul_ln11_reg_678[8]),
        .R(1'b0));
  FDRE \mul_ln11_reg_678_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_369_p2[9]),
        .Q(mul_ln11_reg_678[9]),
        .R(1'b0));
  FDRE \o_count_0_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[0]),
        .Q(o_count_0_reg_197[0]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[10]),
        .Q(o_count_0_reg_197[10]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[11]),
        .Q(o_count_0_reg_197[11]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[12]),
        .Q(o_count_0_reg_197[12]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[13]),
        .Q(o_count_0_reg_197[13]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[1]),
        .Q(o_count_0_reg_197[1]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[2]),
        .Q(o_count_0_reg_197[2]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[3]),
        .Q(o_count_0_reg_197[3]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[4]),
        .Q(o_count_0_reg_197[4]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[5]),
        .Q(o_count_0_reg_197[5]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[6]),
        .Q(o_count_0_reg_197[6]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[7]),
        .Q(o_count_0_reg_197[7]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[8]),
        .Q(o_count_0_reg_197[8]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_197_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln17_2_reg_777[9]),
        .Q(o_count_0_reg_197[9]),
        .R(ap_CS_fsm_state2));
  LUT5 #(
    .INIT(32'hFF6FFF00)) 
    \o_count_1_reg_232[0]_i_1 
       (.I0(depth_0_reg_221[3]),
        .I1(trunc_ln11_2_reg_730[3]),
        .I2(\o_count_1_reg_232[0]_i_3_n_5 ),
        .I3(ap_NS_fsm15_out),
        .I4(ap_CS_fsm_state3),
        .O(\o_count_1_reg_232[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0009000000000009)) 
    \o_count_1_reg_232[0]_i_3 
       (.I0(depth_0_reg_221[4]),
        .I1(trunc_ln11_2_reg_730[4]),
        .I2(depth_0_reg_221[1]),
        .I3(depth_0_reg_221[2]),
        .I4(trunc_ln11_2_reg_730[0]),
        .I5(depth_0_reg_221[0]),
        .O(\o_count_1_reg_232[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[0]_i_4 
       (.I0(o_count_1_reg_232_reg[0]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[0]),
        .O(\o_count_1_reg_232[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[0]_i_5 
       (.I0(o_count_1_reg_232_reg[3]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[3]),
        .O(\o_count_1_reg_232[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[0]_i_6 
       (.I0(o_count_1_reg_232_reg[2]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[2]),
        .O(\o_count_1_reg_232[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[0]_i_7 
       (.I0(o_count_1_reg_232_reg[1]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[1]),
        .O(\o_count_1_reg_232[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \o_count_1_reg_232[0]_i_8 
       (.I0(o_count_0_reg_197[0]),
        .I1(o_count_1_reg_232_reg[0]),
        .I2(ap_NS_fsm15_out),
        .O(\o_count_1_reg_232[0]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[12]_i_2 
       (.I0(o_count_1_reg_232_reg[13]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[13]),
        .O(\o_count_1_reg_232[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[12]_i_3 
       (.I0(o_count_1_reg_232_reg[12]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[12]),
        .O(\o_count_1_reg_232[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[4]_i_2 
       (.I0(o_count_1_reg_232_reg[7]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[7]),
        .O(\o_count_1_reg_232[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[4]_i_3 
       (.I0(o_count_1_reg_232_reg[6]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[6]),
        .O(\o_count_1_reg_232[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[4]_i_4 
       (.I0(o_count_1_reg_232_reg[5]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[5]),
        .O(\o_count_1_reg_232[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[4]_i_5 
       (.I0(o_count_1_reg_232_reg[4]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[4]),
        .O(\o_count_1_reg_232[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[8]_i_2 
       (.I0(o_count_1_reg_232_reg[11]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[11]),
        .O(\o_count_1_reg_232[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[8]_i_3 
       (.I0(o_count_1_reg_232_reg[10]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[10]),
        .O(\o_count_1_reg_232[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[8]_i_4 
       (.I0(o_count_1_reg_232_reg[9]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[9]),
        .O(\o_count_1_reg_232[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_232[8]_i_5 
       (.I0(o_count_1_reg_232_reg[8]),
        .I1(ap_NS_fsm15_out),
        .I2(o_count_0_reg_197[8]),
        .O(\o_count_1_reg_232[8]_i_5_n_5 ));
  FDRE \o_count_1_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[0]_i_2_n_12 ),
        .Q(o_count_1_reg_232_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_232_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_1_reg_232_reg[0]_i_2_n_5 ,\o_count_1_reg_232_reg[0]_i_2_n_6 ,\o_count_1_reg_232_reg[0]_i_2_n_7 ,\o_count_1_reg_232_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_1_reg_232[0]_i_4_n_5 }),
        .O({\o_count_1_reg_232_reg[0]_i_2_n_9 ,\o_count_1_reg_232_reg[0]_i_2_n_10 ,\o_count_1_reg_232_reg[0]_i_2_n_11 ,\o_count_1_reg_232_reg[0]_i_2_n_12 }),
        .S({\o_count_1_reg_232[0]_i_5_n_5 ,\o_count_1_reg_232[0]_i_6_n_5 ,\o_count_1_reg_232[0]_i_7_n_5 ,\o_count_1_reg_232[0]_i_8_n_5 }));
  FDRE \o_count_1_reg_232_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[8]_i_1_n_10 ),
        .Q(o_count_1_reg_232_reg[10]),
        .R(1'b0));
  FDRE \o_count_1_reg_232_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[8]_i_1_n_9 ),
        .Q(o_count_1_reg_232_reg[11]),
        .R(1'b0));
  FDRE \o_count_1_reg_232_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[12]_i_1_n_12 ),
        .Q(o_count_1_reg_232_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_232_reg[12]_i_1 
       (.CI(\o_count_1_reg_232_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_1_reg_232_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_1_reg_232_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_1_reg_232_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_1_reg_232_reg[12]_i_1_n_11 ,\o_count_1_reg_232_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_1_reg_232[12]_i_2_n_5 ,\o_count_1_reg_232[12]_i_3_n_5 }));
  FDRE \o_count_1_reg_232_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[12]_i_1_n_11 ),
        .Q(o_count_1_reg_232_reg[13]),
        .R(1'b0));
  FDRE \o_count_1_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[0]_i_2_n_11 ),
        .Q(o_count_1_reg_232_reg[1]),
        .R(1'b0));
  FDRE \o_count_1_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[0]_i_2_n_10 ),
        .Q(o_count_1_reg_232_reg[2]),
        .R(1'b0));
  FDRE \o_count_1_reg_232_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[0]_i_2_n_9 ),
        .Q(o_count_1_reg_232_reg[3]),
        .R(1'b0));
  FDRE \o_count_1_reg_232_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[4]_i_1_n_12 ),
        .Q(o_count_1_reg_232_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_232_reg[4]_i_1 
       (.CI(\o_count_1_reg_232_reg[0]_i_2_n_5 ),
        .CO({\o_count_1_reg_232_reg[4]_i_1_n_5 ,\o_count_1_reg_232_reg[4]_i_1_n_6 ,\o_count_1_reg_232_reg[4]_i_1_n_7 ,\o_count_1_reg_232_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_1_reg_232_reg[4]_i_1_n_9 ,\o_count_1_reg_232_reg[4]_i_1_n_10 ,\o_count_1_reg_232_reg[4]_i_1_n_11 ,\o_count_1_reg_232_reg[4]_i_1_n_12 }),
        .S({\o_count_1_reg_232[4]_i_2_n_5 ,\o_count_1_reg_232[4]_i_3_n_5 ,\o_count_1_reg_232[4]_i_4_n_5 ,\o_count_1_reg_232[4]_i_5_n_5 }));
  FDRE \o_count_1_reg_232_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[4]_i_1_n_11 ),
        .Q(o_count_1_reg_232_reg[5]),
        .R(1'b0));
  FDRE \o_count_1_reg_232_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[4]_i_1_n_10 ),
        .Q(o_count_1_reg_232_reg[6]),
        .R(1'b0));
  FDRE \o_count_1_reg_232_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[4]_i_1_n_9 ),
        .Q(o_count_1_reg_232_reg[7]),
        .R(1'b0));
  FDRE \o_count_1_reg_232_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[8]_i_1_n_12 ),
        .Q(o_count_1_reg_232_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_232_reg[8]_i_1 
       (.CI(\o_count_1_reg_232_reg[4]_i_1_n_5 ),
        .CO({\o_count_1_reg_232_reg[8]_i_1_n_5 ,\o_count_1_reg_232_reg[8]_i_1_n_6 ,\o_count_1_reg_232_reg[8]_i_1_n_7 ,\o_count_1_reg_232_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_1_reg_232_reg[8]_i_1_n_9 ,\o_count_1_reg_232_reg[8]_i_1_n_10 ,\o_count_1_reg_232_reg[8]_i_1_n_11 ,\o_count_1_reg_232_reg[8]_i_1_n_12 }),
        .S({\o_count_1_reg_232[8]_i_2_n_5 ,\o_count_1_reg_232[8]_i_3_n_5 ,\o_count_1_reg_232[8]_i_4_n_5 ,\o_count_1_reg_232[8]_i_5_n_5 }));
  FDRE \o_count_1_reg_232_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_232[0]_i_1_n_5 ),
        .D(\o_count_1_reg_232_reg[8]_i_1_n_11 ),
        .Q(o_count_1_reg_232_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_2_reg_253[0]_i_2 
       (.I0(A[3]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_2_reg_253[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_2_reg_253[0]_i_3 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_2_reg_253[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_2_reg_253[0]_i_4 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_2_reg_253[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_2_reg_253[0]_i_5 
       (.I0(A[0]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_2_reg_253[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_2_reg_253[0]_i_6 
       (.I0(A[3]),
        .I1(o_count_2_reg_253_reg[3]),
        .I2(ap_CS_fsm_state5),
        .I3(indvars_iv10_reg_187[3]),
        .O(\o_count_2_reg_253[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_2_reg_253[0]_i_7 
       (.I0(A[2]),
        .I1(o_count_2_reg_253_reg[2]),
        .I2(ap_CS_fsm_state5),
        .I3(indvars_iv10_reg_187[2]),
        .O(\o_count_2_reg_253[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_2_reg_253[0]_i_8 
       (.I0(A[2]),
        .I1(o_count_2_reg_253_reg[1]),
        .I2(ap_CS_fsm_state5),
        .I3(indvars_iv10_reg_187[1]),
        .O(\o_count_2_reg_253[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_2_reg_253[0]_i_9 
       (.I0(A[0]),
        .I1(o_count_2_reg_253_reg[0]),
        .I2(ap_CS_fsm_state5),
        .I3(indvars_iv10_reg_187[0]),
        .O(\o_count_2_reg_253[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_253[12]_i_2 
       (.I0(indvars_iv10_reg_187[13]),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_2_reg_253_reg[13]),
        .O(\o_count_2_reg_253[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_253[12]_i_3 
       (.I0(indvars_iv10_reg_187[12]),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_2_reg_253_reg[12]),
        .O(\o_count_2_reg_253[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_2_reg_253[4]_i_2 
       (.I0(A[4]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_2_reg_253[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_253[4]_i_3 
       (.I0(indvars_iv10_reg_187[7]),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_2_reg_253_reg[7]),
        .O(\o_count_2_reg_253[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_253[4]_i_4 
       (.I0(indvars_iv10_reg_187[6]),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_2_reg_253_reg[6]),
        .O(\o_count_2_reg_253[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_253[4]_i_5 
       (.I0(indvars_iv10_reg_187[5]),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_2_reg_253_reg[5]),
        .O(\o_count_2_reg_253[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_2_reg_253[4]_i_6 
       (.I0(A[4]),
        .I1(o_count_2_reg_253_reg[4]),
        .I2(ap_CS_fsm_state5),
        .I3(indvars_iv10_reg_187[4]),
        .O(\o_count_2_reg_253[4]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_253[8]_i_2 
       (.I0(indvars_iv10_reg_187[11]),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_2_reg_253_reg[11]),
        .O(\o_count_2_reg_253[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_253[8]_i_3 
       (.I0(indvars_iv10_reg_187[10]),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_2_reg_253_reg[10]),
        .O(\o_count_2_reg_253[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_253[8]_i_4 
       (.I0(indvars_iv10_reg_187[9]),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_2_reg_253_reg[9]),
        .O(\o_count_2_reg_253[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_253[8]_i_5 
       (.I0(indvars_iv10_reg_187[8]),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_2_reg_253_reg[8]),
        .O(\o_count_2_reg_253[8]_i_5_n_5 ));
  FDRE \o_count_2_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[0]_i_1_n_12 ),
        .Q(o_count_2_reg_253_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_2_reg_253_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\o_count_2_reg_253_reg[0]_i_1_n_5 ,\o_count_2_reg_253_reg[0]_i_1_n_6 ,\o_count_2_reg_253_reg[0]_i_1_n_7 ,\o_count_2_reg_253_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\o_count_2_reg_253[0]_i_2_n_5 ,\o_count_2_reg_253[0]_i_3_n_5 ,\o_count_2_reg_253[0]_i_4_n_5 ,\o_count_2_reg_253[0]_i_5_n_5 }),
        .O({\o_count_2_reg_253_reg[0]_i_1_n_9 ,\o_count_2_reg_253_reg[0]_i_1_n_10 ,\o_count_2_reg_253_reg[0]_i_1_n_11 ,\o_count_2_reg_253_reg[0]_i_1_n_12 }),
        .S({\o_count_2_reg_253[0]_i_6_n_5 ,\o_count_2_reg_253[0]_i_7_n_5 ,\o_count_2_reg_253[0]_i_8_n_5 ,\o_count_2_reg_253[0]_i_9_n_5 }));
  FDRE \o_count_2_reg_253_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[8]_i_1_n_10 ),
        .Q(o_count_2_reg_253_reg[10]),
        .R(1'b0));
  FDRE \o_count_2_reg_253_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[8]_i_1_n_9 ),
        .Q(o_count_2_reg_253_reg[11]),
        .R(1'b0));
  FDRE \o_count_2_reg_253_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[12]_i_1_n_12 ),
        .Q(o_count_2_reg_253_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_2_reg_253_reg[12]_i_1 
       (.CI(\o_count_2_reg_253_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_2_reg_253_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_2_reg_253_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_2_reg_253_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_2_reg_253_reg[12]_i_1_n_11 ,\o_count_2_reg_253_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_2_reg_253[12]_i_2_n_5 ,\o_count_2_reg_253[12]_i_3_n_5 }));
  FDRE \o_count_2_reg_253_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[12]_i_1_n_11 ),
        .Q(o_count_2_reg_253_reg[13]),
        .R(1'b0));
  FDRE \o_count_2_reg_253_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[0]_i_1_n_11 ),
        .Q(o_count_2_reg_253_reg[1]),
        .R(1'b0));
  FDRE \o_count_2_reg_253_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[0]_i_1_n_10 ),
        .Q(o_count_2_reg_253_reg[2]),
        .R(1'b0));
  FDRE \o_count_2_reg_253_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[0]_i_1_n_9 ),
        .Q(o_count_2_reg_253_reg[3]),
        .R(1'b0));
  FDRE \o_count_2_reg_253_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[4]_i_1_n_12 ),
        .Q(o_count_2_reg_253_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_2_reg_253_reg[4]_i_1 
       (.CI(\o_count_2_reg_253_reg[0]_i_1_n_5 ),
        .CO({\o_count_2_reg_253_reg[4]_i_1_n_5 ,\o_count_2_reg_253_reg[4]_i_1_n_6 ,\o_count_2_reg_253_reg[4]_i_1_n_7 ,\o_count_2_reg_253_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_2_reg_253[4]_i_2_n_5 }),
        .O({\o_count_2_reg_253_reg[4]_i_1_n_9 ,\o_count_2_reg_253_reg[4]_i_1_n_10 ,\o_count_2_reg_253_reg[4]_i_1_n_11 ,\o_count_2_reg_253_reg[4]_i_1_n_12 }),
        .S({\o_count_2_reg_253[4]_i_3_n_5 ,\o_count_2_reg_253[4]_i_4_n_5 ,\o_count_2_reg_253[4]_i_5_n_5 ,\o_count_2_reg_253[4]_i_6_n_5 }));
  FDRE \o_count_2_reg_253_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[4]_i_1_n_11 ),
        .Q(o_count_2_reg_253_reg[5]),
        .R(1'b0));
  FDRE \o_count_2_reg_253_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[4]_i_1_n_10 ),
        .Q(o_count_2_reg_253_reg[6]),
        .R(1'b0));
  FDRE \o_count_2_reg_253_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[4]_i_1_n_9 ),
        .Q(o_count_2_reg_253_reg[7]),
        .R(1'b0));
  FDRE \o_count_2_reg_253_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[8]_i_1_n_12 ),
        .Q(o_count_2_reg_253_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_2_reg_253_reg[8]_i_1 
       (.CI(\o_count_2_reg_253_reg[4]_i_1_n_5 ),
        .CO({\o_count_2_reg_253_reg[8]_i_1_n_5 ,\o_count_2_reg_253_reg[8]_i_1_n_6 ,\o_count_2_reg_253_reg[8]_i_1_n_7 ,\o_count_2_reg_253_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_2_reg_253_reg[8]_i_1_n_9 ,\o_count_2_reg_253_reg[8]_i_1_n_10 ,\o_count_2_reg_253_reg[8]_i_1_n_11 ,\o_count_2_reg_253_reg[8]_i_1_n_12 }),
        .S({\o_count_2_reg_253[8]_i_2_n_5 ,\o_count_2_reg_253[8]_i_3_n_5 ,\o_count_2_reg_253[8]_i_4_n_5 ,\o_count_2_reg_253[8]_i_5_n_5 }));
  FDRE \o_count_2_reg_253_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_2_reg_253_reg[8]_i_1_n_11 ),
        .Q(o_count_2_reg_253_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[0]_i_1 
       (.I0(o_count_6_reg_796_reg[0]),
        .I1(o_count_2_reg_253_reg[0]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[10]_i_1 
       (.I0(o_count_6_reg_796_reg[10]),
        .I1(o_count_2_reg_253_reg[10]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[11]_i_1 
       (.I0(o_count_6_reg_796_reg[11]),
        .I1(o_count_2_reg_253_reg[11]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[11]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[12]_i_1 
       (.I0(o_count_6_reg_796_reg[12]),
        .I1(o_count_2_reg_253_reg[12]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \o_count_3_reg_286[13]_i_1 
       (.I0(icmp_ln23_reg_782),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\add_ln27_reg_772[13]_i_1_n_5 ),
        .O(\o_count_3_reg_286[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[13]_i_2 
       (.I0(o_count_6_reg_796_reg[13]),
        .I1(o_count_2_reg_253_reg[13]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[13]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[1]_i_1 
       (.I0(o_count_6_reg_796_reg[1]),
        .I1(o_count_2_reg_253_reg[1]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[2]_i_1 
       (.I0(o_count_6_reg_796_reg[2]),
        .I1(o_count_2_reg_253_reg[2]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[3]_i_1 
       (.I0(o_count_6_reg_796_reg[3]),
        .I1(o_count_2_reg_253_reg[3]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[4]_i_1 
       (.I0(o_count_6_reg_796_reg[4]),
        .I1(o_count_2_reg_253_reg[4]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[5]_i_1 
       (.I0(o_count_6_reg_796_reg[5]),
        .I1(o_count_2_reg_253_reg[5]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[6]_i_1 
       (.I0(o_count_6_reg_796_reg[6]),
        .I1(o_count_2_reg_253_reg[6]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[7]_i_1 
       (.I0(o_count_6_reg_796_reg[7]),
        .I1(o_count_2_reg_253_reg[7]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[8]_i_1 
       (.I0(o_count_6_reg_796_reg[8]),
        .I1(o_count_2_reg_253_reg[8]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \o_count_3_reg_286[9]_i_1 
       (.I0(o_count_6_reg_796_reg[9]),
        .I1(o_count_2_reg_253_reg[9]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln23_reg_782),
        .O(\o_count_3_reg_286[9]_i_1_n_5 ));
  FDRE \o_count_3_reg_286_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[0]_i_1_n_5 ),
        .Q(o_count_3_reg_286[0]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[10]_i_1_n_5 ),
        .Q(o_count_3_reg_286[10]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[11]_i_1_n_5 ),
        .Q(o_count_3_reg_286[11]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[12]_i_1_n_5 ),
        .Q(o_count_3_reg_286[12]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[13]_i_2_n_5 ),
        .Q(o_count_3_reg_286[13]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[1]_i_1_n_5 ),
        .Q(o_count_3_reg_286[1]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[2]_i_1_n_5 ),
        .Q(o_count_3_reg_286[2]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[3]_i_1_n_5 ),
        .Q(o_count_3_reg_286[3]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[4]_i_1_n_5 ),
        .Q(o_count_3_reg_286[4]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[5]_i_1_n_5 ),
        .Q(o_count_3_reg_286[5]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[6]_i_1_n_5 ),
        .Q(o_count_3_reg_286[6]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[7]_i_1_n_5 ),
        .Q(o_count_3_reg_286[7]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[8]_i_1_n_5 ),
        .Q(o_count_3_reg_286[8]),
        .R(1'b0));
  FDRE \o_count_3_reg_286_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_286[13]_i_1_n_5 ),
        .D(\o_count_3_reg_286[9]_i_1_n_5 ),
        .Q(o_count_3_reg_286[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \o_count_5_reg_307[0]_i_1 
       (.I0(ap_NS_fsm13_out),
        .I1(ap_NS_fsm11_out),
        .O(\o_count_5_reg_307[0]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[0]_i_3 
       (.I0(o_count_5_reg_307_reg[0]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[0]),
        .O(\o_count_5_reg_307[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[0]_i_4 
       (.I0(o_count_5_reg_307_reg[3]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[3]),
        .O(\o_count_5_reg_307[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[0]_i_5 
       (.I0(o_count_5_reg_307_reg[2]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[2]),
        .O(\o_count_5_reg_307[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[0]_i_6 
       (.I0(o_count_5_reg_307_reg[1]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[1]),
        .O(\o_count_5_reg_307[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \o_count_5_reg_307[0]_i_7 
       (.I0(add_ln20_1_reg_757[0]),
        .I1(o_count_5_reg_307_reg[0]),
        .I2(ap_NS_fsm13_out),
        .O(\o_count_5_reg_307[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[12]_i_2 
       (.I0(o_count_5_reg_307_reg[13]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[13]),
        .O(\o_count_5_reg_307[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[12]_i_3 
       (.I0(o_count_5_reg_307_reg[12]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[12]),
        .O(\o_count_5_reg_307[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[4]_i_2 
       (.I0(o_count_5_reg_307_reg[7]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[7]),
        .O(\o_count_5_reg_307[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[4]_i_3 
       (.I0(o_count_5_reg_307_reg[6]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[6]),
        .O(\o_count_5_reg_307[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[4]_i_4 
       (.I0(o_count_5_reg_307_reg[5]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[5]),
        .O(\o_count_5_reg_307[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[4]_i_5 
       (.I0(o_count_5_reg_307_reg[4]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[4]),
        .O(\o_count_5_reg_307[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[8]_i_2 
       (.I0(o_count_5_reg_307_reg[11]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[11]),
        .O(\o_count_5_reg_307[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[8]_i_3 
       (.I0(o_count_5_reg_307_reg[10]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[10]),
        .O(\o_count_5_reg_307[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[8]_i_4 
       (.I0(o_count_5_reg_307_reg[9]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[9]),
        .O(\o_count_5_reg_307[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_307[8]_i_5 
       (.I0(o_count_5_reg_307_reg[8]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln20_1_reg_757[8]),
        .O(\o_count_5_reg_307[8]_i_5_n_5 ));
  FDRE \o_count_5_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[0]_i_2_n_12 ),
        .Q(o_count_5_reg_307_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_307_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_5_reg_307_reg[0]_i_2_n_5 ,\o_count_5_reg_307_reg[0]_i_2_n_6 ,\o_count_5_reg_307_reg[0]_i_2_n_7 ,\o_count_5_reg_307_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_5_reg_307[0]_i_3_n_5 }),
        .O({\o_count_5_reg_307_reg[0]_i_2_n_9 ,\o_count_5_reg_307_reg[0]_i_2_n_10 ,\o_count_5_reg_307_reg[0]_i_2_n_11 ,\o_count_5_reg_307_reg[0]_i_2_n_12 }),
        .S({\o_count_5_reg_307[0]_i_4_n_5 ,\o_count_5_reg_307[0]_i_5_n_5 ,\o_count_5_reg_307[0]_i_6_n_5 ,\o_count_5_reg_307[0]_i_7_n_5 }));
  FDRE \o_count_5_reg_307_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[8]_i_1_n_10 ),
        .Q(o_count_5_reg_307_reg[10]),
        .R(1'b0));
  FDRE \o_count_5_reg_307_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[8]_i_1_n_9 ),
        .Q(o_count_5_reg_307_reg[11]),
        .R(1'b0));
  FDRE \o_count_5_reg_307_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[12]_i_1_n_12 ),
        .Q(o_count_5_reg_307_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_307_reg[12]_i_1 
       (.CI(\o_count_5_reg_307_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_5_reg_307_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_5_reg_307_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_5_reg_307_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_5_reg_307_reg[12]_i_1_n_11 ,\o_count_5_reg_307_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_5_reg_307[12]_i_2_n_5 ,\o_count_5_reg_307[12]_i_3_n_5 }));
  FDRE \o_count_5_reg_307_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[12]_i_1_n_11 ),
        .Q(o_count_5_reg_307_reg[13]),
        .R(1'b0));
  FDRE \o_count_5_reg_307_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[0]_i_2_n_11 ),
        .Q(o_count_5_reg_307_reg[1]),
        .R(1'b0));
  FDRE \o_count_5_reg_307_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[0]_i_2_n_10 ),
        .Q(o_count_5_reg_307_reg[2]),
        .R(1'b0));
  FDRE \o_count_5_reg_307_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[0]_i_2_n_9 ),
        .Q(o_count_5_reg_307_reg[3]),
        .R(1'b0));
  FDRE \o_count_5_reg_307_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[4]_i_1_n_12 ),
        .Q(o_count_5_reg_307_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_307_reg[4]_i_1 
       (.CI(\o_count_5_reg_307_reg[0]_i_2_n_5 ),
        .CO({\o_count_5_reg_307_reg[4]_i_1_n_5 ,\o_count_5_reg_307_reg[4]_i_1_n_6 ,\o_count_5_reg_307_reg[4]_i_1_n_7 ,\o_count_5_reg_307_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_5_reg_307_reg[4]_i_1_n_9 ,\o_count_5_reg_307_reg[4]_i_1_n_10 ,\o_count_5_reg_307_reg[4]_i_1_n_11 ,\o_count_5_reg_307_reg[4]_i_1_n_12 }),
        .S({\o_count_5_reg_307[4]_i_2_n_5 ,\o_count_5_reg_307[4]_i_3_n_5 ,\o_count_5_reg_307[4]_i_4_n_5 ,\o_count_5_reg_307[4]_i_5_n_5 }));
  FDRE \o_count_5_reg_307_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[4]_i_1_n_11 ),
        .Q(o_count_5_reg_307_reg[5]),
        .R(1'b0));
  FDRE \o_count_5_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[4]_i_1_n_10 ),
        .Q(o_count_5_reg_307_reg[6]),
        .R(1'b0));
  FDRE \o_count_5_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[4]_i_1_n_9 ),
        .Q(o_count_5_reg_307_reg[7]),
        .R(1'b0));
  FDRE \o_count_5_reg_307_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[8]_i_1_n_12 ),
        .Q(o_count_5_reg_307_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_307_reg[8]_i_1 
       (.CI(\o_count_5_reg_307_reg[4]_i_1_n_5 ),
        .CO({\o_count_5_reg_307_reg[8]_i_1_n_5 ,\o_count_5_reg_307_reg[8]_i_1_n_6 ,\o_count_5_reg_307_reg[8]_i_1_n_7 ,\o_count_5_reg_307_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_5_reg_307_reg[8]_i_1_n_9 ,\o_count_5_reg_307_reg[8]_i_1_n_10 ,\o_count_5_reg_307_reg[8]_i_1_n_11 ,\o_count_5_reg_307_reg[8]_i_1_n_12 }),
        .S({\o_count_5_reg_307[8]_i_2_n_5 ,\o_count_5_reg_307[8]_i_3_n_5 ,\o_count_5_reg_307[8]_i_4_n_5 ,\o_count_5_reg_307[8]_i_5_n_5 }));
  FDRE \o_count_5_reg_307_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_307[0]_i_1_n_5 ),
        .D(\o_count_5_reg_307_reg[8]_i_1_n_11 ),
        .Q(o_count_5_reg_307_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \o_count_6_reg_796[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_condition_pp1_exit_iter0_state7),
        .O(i_count_2_reg_2971));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[0]_i_3 
       (.I0(o_count_6_reg_796_reg[3]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[3]),
        .O(\o_count_6_reg_796[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[0]_i_4 
       (.I0(o_count_6_reg_796_reg[2]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[2]),
        .O(\o_count_6_reg_796[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[0]_i_5 
       (.I0(o_count_6_reg_796_reg[1]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[1]),
        .O(\o_count_6_reg_796[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \o_count_6_reg_796[0]_i_6 
       (.I0(o_count_3_reg_286[0]),
        .I1(icmp_ln23_reg_782),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(o_count_6_reg_796_reg[0]),
        .O(\o_count_6_reg_796[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[12]_i_2 
       (.I0(o_count_6_reg_796_reg[13]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[13]),
        .O(\o_count_6_reg_796[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[12]_i_3 
       (.I0(o_count_6_reg_796_reg[12]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[12]),
        .O(\o_count_6_reg_796[12]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[4]_i_2 
       (.I0(o_count_6_reg_796_reg[7]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[7]),
        .O(\o_count_6_reg_796[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[4]_i_3 
       (.I0(o_count_6_reg_796_reg[6]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[6]),
        .O(\o_count_6_reg_796[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[4]_i_4 
       (.I0(o_count_6_reg_796_reg[5]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[5]),
        .O(\o_count_6_reg_796[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[4]_i_5 
       (.I0(o_count_6_reg_796_reg[4]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[4]),
        .O(\o_count_6_reg_796[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[8]_i_2 
       (.I0(o_count_6_reg_796_reg[11]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[11]),
        .O(\o_count_6_reg_796[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[8]_i_3 
       (.I0(o_count_6_reg_796_reg[10]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[10]),
        .O(\o_count_6_reg_796[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[8]_i_4 
       (.I0(o_count_6_reg_796_reg[9]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[9]),
        .O(\o_count_6_reg_796[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \o_count_6_reg_796[8]_i_5 
       (.I0(o_count_6_reg_796_reg[8]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(o_count_3_reg_286[8]),
        .O(\o_count_6_reg_796[8]_i_5_n_5 ));
  FDRE \o_count_6_reg_796_reg[0] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[0]_i_2_n_12 ),
        .Q(o_count_6_reg_796_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_6_reg_796_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_6_reg_796_reg[0]_i_2_n_5 ,\o_count_6_reg_796_reg[0]_i_2_n_6 ,\o_count_6_reg_796_reg[0]_i_2_n_7 ,\o_count_6_reg_796_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\o_count_6_reg_796_reg[0]_i_2_n_9 ,\o_count_6_reg_796_reg[0]_i_2_n_10 ,\o_count_6_reg_796_reg[0]_i_2_n_11 ,\o_count_6_reg_796_reg[0]_i_2_n_12 }),
        .S({\o_count_6_reg_796[0]_i_3_n_5 ,\o_count_6_reg_796[0]_i_4_n_5 ,\o_count_6_reg_796[0]_i_5_n_5 ,\o_count_6_reg_796[0]_i_6_n_5 }));
  FDRE \o_count_6_reg_796_reg[10] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[8]_i_1_n_10 ),
        .Q(o_count_6_reg_796_reg[10]),
        .R(1'b0));
  FDRE \o_count_6_reg_796_reg[11] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[8]_i_1_n_9 ),
        .Q(o_count_6_reg_796_reg[11]),
        .R(1'b0));
  FDRE \o_count_6_reg_796_reg[12] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[12]_i_1_n_12 ),
        .Q(o_count_6_reg_796_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_6_reg_796_reg[12]_i_1 
       (.CI(\o_count_6_reg_796_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_6_reg_796_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_6_reg_796_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_6_reg_796_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_6_reg_796_reg[12]_i_1_n_11 ,\o_count_6_reg_796_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_6_reg_796[12]_i_2_n_5 ,\o_count_6_reg_796[12]_i_3_n_5 }));
  FDRE \o_count_6_reg_796_reg[13] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[12]_i_1_n_11 ),
        .Q(o_count_6_reg_796_reg[13]),
        .R(1'b0));
  FDRE \o_count_6_reg_796_reg[1] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[0]_i_2_n_11 ),
        .Q(o_count_6_reg_796_reg[1]),
        .R(1'b0));
  FDRE \o_count_6_reg_796_reg[2] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[0]_i_2_n_10 ),
        .Q(o_count_6_reg_796_reg[2]),
        .R(1'b0));
  FDRE \o_count_6_reg_796_reg[3] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[0]_i_2_n_9 ),
        .Q(o_count_6_reg_796_reg[3]),
        .R(1'b0));
  FDRE \o_count_6_reg_796_reg[4] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[4]_i_1_n_12 ),
        .Q(o_count_6_reg_796_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_6_reg_796_reg[4]_i_1 
       (.CI(\o_count_6_reg_796_reg[0]_i_2_n_5 ),
        .CO({\o_count_6_reg_796_reg[4]_i_1_n_5 ,\o_count_6_reg_796_reg[4]_i_1_n_6 ,\o_count_6_reg_796_reg[4]_i_1_n_7 ,\o_count_6_reg_796_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_6_reg_796_reg[4]_i_1_n_9 ,\o_count_6_reg_796_reg[4]_i_1_n_10 ,\o_count_6_reg_796_reg[4]_i_1_n_11 ,\o_count_6_reg_796_reg[4]_i_1_n_12 }),
        .S({\o_count_6_reg_796[4]_i_2_n_5 ,\o_count_6_reg_796[4]_i_3_n_5 ,\o_count_6_reg_796[4]_i_4_n_5 ,\o_count_6_reg_796[4]_i_5_n_5 }));
  FDRE \o_count_6_reg_796_reg[5] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[4]_i_1_n_11 ),
        .Q(o_count_6_reg_796_reg[5]),
        .R(1'b0));
  FDRE \o_count_6_reg_796_reg[6] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[4]_i_1_n_10 ),
        .Q(o_count_6_reg_796_reg[6]),
        .R(1'b0));
  FDRE \o_count_6_reg_796_reg[7] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[4]_i_1_n_9 ),
        .Q(o_count_6_reg_796_reg[7]),
        .R(1'b0));
  FDRE \o_count_6_reg_796_reg[8] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[8]_i_1_n_12 ),
        .Q(o_count_6_reg_796_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_6_reg_796_reg[8]_i_1 
       (.CI(\o_count_6_reg_796_reg[4]_i_1_n_5 ),
        .CO({\o_count_6_reg_796_reg[8]_i_1_n_5 ,\o_count_6_reg_796_reg[8]_i_1_n_6 ,\o_count_6_reg_796_reg[8]_i_1_n_7 ,\o_count_6_reg_796_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_6_reg_796_reg[8]_i_1_n_9 ,\o_count_6_reg_796_reg[8]_i_1_n_10 ,\o_count_6_reg_796_reg[8]_i_1_n_11 ,\o_count_6_reg_796_reg[8]_i_1_n_12 }),
        .S({\o_count_6_reg_796[8]_i_2_n_5 ,\o_count_6_reg_796[8]_i_3_n_5 ,\o_count_6_reg_796[8]_i_4_n_5 ,\o_count_6_reg_796[8]_i_5_n_5 }));
  FDRE \o_count_6_reg_796_reg[9] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2971),
        .D(\o_count_6_reg_796_reg[8]_i_1_n_11 ),
        .Q(o_count_6_reg_796_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_242[0]_i_2 
       (.I0(A[3]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_reg_242[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_242[0]_i_3 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_reg_242[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_242[0]_i_4 
       (.I0(A[2]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_reg_242[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_242[0]_i_5 
       (.I0(A[0]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_reg_242[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_242[0]_i_6 
       (.I0(A[3]),
        .I1(o_count_reg_242_reg[3]),
        .I2(ap_CS_fsm_state5),
        .I3(\phi_ln11_reg_177_reg_n_5_[3] ),
        .O(\o_count_reg_242[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_242[0]_i_7 
       (.I0(A[2]),
        .I1(o_count_reg_242_reg[2]),
        .I2(ap_CS_fsm_state5),
        .I3(\phi_ln11_reg_177_reg_n_5_[2] ),
        .O(\o_count_reg_242[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_242[0]_i_8 
       (.I0(A[2]),
        .I1(o_count_reg_242_reg[1]),
        .I2(ap_CS_fsm_state5),
        .I3(\phi_ln11_reg_177_reg_n_5_[1] ),
        .O(\o_count_reg_242[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_242[0]_i_9 
       (.I0(A[0]),
        .I1(o_count_reg_242_reg[0]),
        .I2(ap_CS_fsm_state5),
        .I3(\phi_ln11_reg_177_reg_n_5_[0] ),
        .O(\o_count_reg_242[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_242[12]_i_2 
       (.I0(\phi_ln11_reg_177_reg_n_5_[13] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_242_reg[13]),
        .O(\o_count_reg_242[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_242[12]_i_3 
       (.I0(\phi_ln11_reg_177_reg_n_5_[12] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_242_reg[12]),
        .O(\o_count_reg_242[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_242[4]_i_2 
       (.I0(A[4]),
        .I1(ap_CS_fsm_state5),
        .O(\o_count_reg_242[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_242[4]_i_3 
       (.I0(\phi_ln11_reg_177_reg_n_5_[7] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_242_reg[7]),
        .O(\o_count_reg_242[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_242[4]_i_4 
       (.I0(\phi_ln11_reg_177_reg_n_5_[6] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_242_reg[6]),
        .O(\o_count_reg_242[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_242[4]_i_5 
       (.I0(\phi_ln11_reg_177_reg_n_5_[5] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_242_reg[5]),
        .O(\o_count_reg_242[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_242[4]_i_6 
       (.I0(A[4]),
        .I1(o_count_reg_242_reg[4]),
        .I2(ap_CS_fsm_state5),
        .I3(\phi_ln11_reg_177_reg_n_5_[4] ),
        .O(\o_count_reg_242[4]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_242[8]_i_2 
       (.I0(\phi_ln11_reg_177_reg_n_5_[11] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_242_reg[11]),
        .O(\o_count_reg_242[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_242[8]_i_3 
       (.I0(\phi_ln11_reg_177_reg_n_5_[10] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_242_reg[10]),
        .O(\o_count_reg_242[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_242[8]_i_4 
       (.I0(\phi_ln11_reg_177_reg_n_5_[9] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_242_reg[9]),
        .O(\o_count_reg_242[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_242[8]_i_5 
       (.I0(\phi_ln11_reg_177_reg_n_5_[8] ),
        .I1(ap_CS_fsm_state5),
        .I2(o_count_reg_242_reg[8]),
        .O(\o_count_reg_242[8]_i_5_n_5 ));
  FDRE \o_count_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[0]_i_1_n_12 ),
        .Q(o_count_reg_242_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_reg_242_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\o_count_reg_242_reg[0]_i_1_n_5 ,\o_count_reg_242_reg[0]_i_1_n_6 ,\o_count_reg_242_reg[0]_i_1_n_7 ,\o_count_reg_242_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\o_count_reg_242[0]_i_2_n_5 ,\o_count_reg_242[0]_i_3_n_5 ,\o_count_reg_242[0]_i_4_n_5 ,\o_count_reg_242[0]_i_5_n_5 }),
        .O({\o_count_reg_242_reg[0]_i_1_n_9 ,\o_count_reg_242_reg[0]_i_1_n_10 ,\o_count_reg_242_reg[0]_i_1_n_11 ,\o_count_reg_242_reg[0]_i_1_n_12 }),
        .S({\o_count_reg_242[0]_i_6_n_5 ,\o_count_reg_242[0]_i_7_n_5 ,\o_count_reg_242[0]_i_8_n_5 ,\o_count_reg_242[0]_i_9_n_5 }));
  FDRE \o_count_reg_242_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[8]_i_1_n_10 ),
        .Q(o_count_reg_242_reg[10]),
        .R(1'b0));
  FDRE \o_count_reg_242_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[8]_i_1_n_9 ),
        .Q(o_count_reg_242_reg[11]),
        .R(1'b0));
  FDRE \o_count_reg_242_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[12]_i_1_n_12 ),
        .Q(o_count_reg_242_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_reg_242_reg[12]_i_1 
       (.CI(\o_count_reg_242_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_reg_242_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_reg_242_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_reg_242_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_reg_242_reg[12]_i_1_n_11 ,\o_count_reg_242_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_reg_242[12]_i_2_n_5 ,\o_count_reg_242[12]_i_3_n_5 }));
  FDRE \o_count_reg_242_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[12]_i_1_n_11 ),
        .Q(o_count_reg_242_reg[13]),
        .R(1'b0));
  FDRE \o_count_reg_242_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[0]_i_1_n_11 ),
        .Q(o_count_reg_242_reg[1]),
        .R(1'b0));
  FDRE \o_count_reg_242_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[0]_i_1_n_10 ),
        .Q(o_count_reg_242_reg[2]),
        .R(1'b0));
  FDRE \o_count_reg_242_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[0]_i_1_n_9 ),
        .Q(o_count_reg_242_reg[3]),
        .R(1'b0));
  FDRE \o_count_reg_242_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[4]_i_1_n_12 ),
        .Q(o_count_reg_242_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_reg_242_reg[4]_i_1 
       (.CI(\o_count_reg_242_reg[0]_i_1_n_5 ),
        .CO({\o_count_reg_242_reg[4]_i_1_n_5 ,\o_count_reg_242_reg[4]_i_1_n_6 ,\o_count_reg_242_reg[4]_i_1_n_7 ,\o_count_reg_242_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_reg_242[4]_i_2_n_5 }),
        .O({\o_count_reg_242_reg[4]_i_1_n_9 ,\o_count_reg_242_reg[4]_i_1_n_10 ,\o_count_reg_242_reg[4]_i_1_n_11 ,\o_count_reg_242_reg[4]_i_1_n_12 }),
        .S({\o_count_reg_242[4]_i_3_n_5 ,\o_count_reg_242[4]_i_4_n_5 ,\o_count_reg_242[4]_i_5_n_5 ,\o_count_reg_242[4]_i_6_n_5 }));
  FDRE \o_count_reg_242_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[4]_i_1_n_11 ),
        .Q(o_count_reg_242_reg[5]),
        .R(1'b0));
  FDRE \o_count_reg_242_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[4]_i_1_n_10 ),
        .Q(o_count_reg_242_reg[6]),
        .R(1'b0));
  FDRE \o_count_reg_242_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[4]_i_1_n_9 ),
        .Q(o_count_reg_242_reg[7]),
        .R(1'b0));
  FDRE \o_count_reg_242_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[8]_i_1_n_12 ),
        .Q(o_count_reg_242_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_reg_242_reg[8]_i_1 
       (.CI(\o_count_reg_242_reg[4]_i_1_n_5 ),
        .CO({\o_count_reg_242_reg[8]_i_1_n_5 ,\o_count_reg_242_reg[8]_i_1_n_6 ,\o_count_reg_242_reg[8]_i_1_n_7 ,\o_count_reg_242_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_reg_242_reg[8]_i_1_n_9 ,\o_count_reg_242_reg[8]_i_1_n_10 ,\o_count_reg_242_reg[8]_i_1_n_11 ,\o_count_reg_242_reg[8]_i_1_n_12 }),
        .S({\o_count_reg_242[8]_i_2_n_5 ,\o_count_reg_242[8]_i_3_n_5 ,\o_count_reg_242[8]_i_4_n_5 ,\o_count_reg_242[8]_i_5_n_5 }));
  FDRE \o_count_reg_242_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_reg_242_reg[8]_i_1_n_11 ),
        .Q(o_count_reg_242_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast5_reg_703[1]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln20_reg_662[1]),
        .O(empty_36_fu_399_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_cast5_reg_703[2]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln20_reg_662[1]),
        .O(empty_36_fu_399_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_cast5_reg_703[3]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln20_reg_662[1]),
        .I2(trunc_ln20_reg_662[3]),
        .O(empty_36_fu_399_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_cast5_reg_703[4]_i_1 
       (.I0(trunc_ln20_reg_662[1]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(trunc_ln20_reg_662[3]),
        .I3(trunc_ln20_reg_662[4]),
        .O(empty_36_fu_399_p2[4]));
  FDRE \p_cast5_reg_703_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_36_fu_399_p2[1]),
        .Q(p_cast5_reg_703_reg[1]),
        .R(1'b0));
  FDRE \p_cast5_reg_703_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_36_fu_399_p2[2]),
        .Q(p_cast5_reg_703_reg[2]),
        .R(1'b0));
  FDRE \p_cast5_reg_703_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_36_fu_399_p2[3]),
        .Q(p_cast5_reg_703_reg[3]),
        .R(1'b0));
  FDRE \p_cast5_reg_703_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_36_fu_399_p2[4]),
        .Q(p_cast5_reg_703_reg[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_cast9_reg_693[0]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .O(data[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast9_reg_693[1]_i_1 
       (.I0(trunc_ln20_reg_662[1]),
        .I1(trunc_ln20_reg_662[0]),
        .O(data[1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p_cast9_reg_693[2]_i_1 
       (.I0(trunc_ln20_reg_662[1]),
        .I1(trunc_ln20_reg_662[0]),
        .O(data[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \p_cast9_reg_693[3]_i_1 
       (.I0(trunc_ln20_reg_662[1]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(trunc_ln20_reg_662[3]),
        .O(data[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \p_cast9_reg_693[4]_i_1 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln20_reg_662[1]),
        .I2(trunc_ln20_reg_662[3]),
        .I3(trunc_ln20_reg_662[4]),
        .O(data[4]));
  FDRE \p_cast9_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[0]),
        .Q(p_cast9_reg_693[0]),
        .R(1'b0));
  FDRE \p_cast9_reg_693_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[1]),
        .Q(p_cast9_reg_693[1]),
        .R(1'b0));
  FDRE \p_cast9_reg_693_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[2]),
        .Q(p_cast9_reg_693[2]),
        .R(1'b0));
  FDRE \p_cast9_reg_693_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[3]),
        .Q(p_cast9_reg_693[3]),
        .R(1'b0));
  FDRE \p_cast9_reg_693_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[4]),
        .Q(p_cast9_reg_693[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h99F0)) 
    \phi_ln11_reg_177[0]_i_1 
       (.I0(Q[8]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(add_ln11_7_fu_609_p2[0]),
        .I3(ap_CS_fsm_state2),
        .O(\phi_ln11_reg_177[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_177[11]_i_2 
       (.I0(zext_ln11_6_reg_708[9]),
        .I1(\phi_ln11_reg_177_reg_n_5_[9] ),
        .O(\phi_ln11_reg_177[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_177[11]_i_3 
       (.I0(zext_ln11_6_reg_708[8]),
        .I1(\phi_ln11_reg_177_reg_n_5_[8] ),
        .O(\phi_ln11_reg_177[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hE11EE11EFFFF0000)) 
    \phi_ln11_reg_177[1]_i_1 
       (.I0(Q[8]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(trunc_ln20_reg_662[1]),
        .I3(grp_padding2d_fix16_fu_505_input_height[4]),
        .I4(add_ln11_7_fu_609_p2[1]),
        .I5(ap_CS_fsm_state2),
        .O(\phi_ln11_reg_177[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCFDBCFDBFFFF0000)) 
    \phi_ln11_reg_177[2]_i_1 
       (.I0(Q[8]),
        .I1(grp_padding2d_fix16_fu_505_input_height[4]),
        .I2(trunc_ln20_reg_662[1]),
        .I3(trunc_ln20_reg_662[0]),
        .I4(add_ln11_7_fu_609_p2[2]),
        .I5(ap_CS_fsm_state2),
        .O(\phi_ln11_reg_177[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h96699669FFFF0000)) 
    \phi_ln11_reg_177[3]_i_1 
       (.I0(\phi_ln11_reg_177[3]_i_2_n_5 ),
        .I1(\phi_ln11_reg_177[3]_i_3_n_5 ),
        .I2(trunc_ln20_reg_662[3]),
        .I3(Q[8]),
        .I4(add_ln11_7_fu_609_p2[3]),
        .I5(ap_CS_fsm_state2),
        .O(\phi_ln11_reg_177[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hDDDD9991)) 
    \phi_ln11_reg_177[3]_i_2 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln20_reg_662[1]),
        .I2(Q[5]),
        .I3(Q[10]),
        .I4(Q[8]),
        .O(\phi_ln11_reg_177[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \phi_ln11_reg_177[3]_i_3 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln20_reg_662[1]),
        .O(\phi_ln11_reg_177[3]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h9696FF00)) 
    \phi_ln11_reg_177[4]_i_1 
       (.I0(\phi_ln11_reg_177[5]_i_2_n_5 ),
        .I1(data[4]),
        .I2(grp_padding2d_fix16_fu_505_input_height[4]),
        .I3(add_ln11_7_fu_609_p2[4]),
        .I4(ap_CS_fsm_state2),
        .O(\phi_ln11_reg_177[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \phi_ln11_reg_177[5]_i_1 
       (.I0(data[4]),
        .I1(grp_padding2d_fix16_fu_505_input_height[4]),
        .I2(\phi_ln11_reg_177[5]_i_2_n_5 ),
        .I3(add_ln11_7_fu_609_p2[5]),
        .I4(ap_CS_fsm_state2),
        .O(\phi_ln11_reg_177[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h731D731D731D331D)) 
    \phi_ln11_reg_177[5]_i_2 
       (.I0(Q[8]),
        .I1(trunc_ln20_reg_662[3]),
        .I2(trunc_ln20_reg_662[0]),
        .I3(trunc_ln20_reg_662[1]),
        .I4(Q[10]),
        .I5(Q[5]),
        .O(\phi_ln11_reg_177[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_177[7]_i_10 
       (.I0(zext_ln11_6_reg_708[0]),
        .I1(\phi_ln11_reg_177_reg_n_5_[0] ),
        .O(\phi_ln11_reg_177[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_177[7]_i_3 
       (.I0(zext_ln11_6_reg_708[7]),
        .I1(\phi_ln11_reg_177_reg_n_5_[7] ),
        .O(\phi_ln11_reg_177[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_177[7]_i_4 
       (.I0(zext_ln11_6_reg_708[6]),
        .I1(\phi_ln11_reg_177_reg_n_5_[6] ),
        .O(\phi_ln11_reg_177[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_177[7]_i_5 
       (.I0(zext_ln11_6_reg_708[5]),
        .I1(\phi_ln11_reg_177_reg_n_5_[5] ),
        .O(\phi_ln11_reg_177[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_177[7]_i_6 
       (.I0(zext_ln11_6_reg_708[4]),
        .I1(\phi_ln11_reg_177_reg_n_5_[4] ),
        .O(\phi_ln11_reg_177[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_177[7]_i_7 
       (.I0(zext_ln11_6_reg_708[3]),
        .I1(\phi_ln11_reg_177_reg_n_5_[3] ),
        .O(\phi_ln11_reg_177[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_177[7]_i_8 
       (.I0(zext_ln11_6_reg_708[2]),
        .I1(\phi_ln11_reg_177_reg_n_5_[2] ),
        .O(\phi_ln11_reg_177[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_177[7]_i_9 
       (.I0(zext_ln11_6_reg_708[1]),
        .I1(\phi_ln11_reg_177_reg_n_5_[1] ),
        .O(\phi_ln11_reg_177[7]_i_9_n_5 ));
  FDRE \phi_ln11_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\phi_ln11_reg_177[0]_i_1_n_5 ),
        .Q(\phi_ln11_reg_177_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \phi_ln11_reg_177_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_7_fu_609_p2[10]),
        .Q(\phi_ln11_reg_177_reg_n_5_[10] ),
        .R(ap_CS_fsm_state2));
  FDRE \phi_ln11_reg_177_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_7_fu_609_p2[11]),
        .Q(\phi_ln11_reg_177_reg_n_5_[11] ),
        .R(ap_CS_fsm_state2));
  CARRY4 \phi_ln11_reg_177_reg[11]_i_1 
       (.CI(\phi_ln11_reg_177_reg[7]_i_1_n_5 ),
        .CO({\phi_ln11_reg_177_reg[11]_i_1_n_5 ,\phi_ln11_reg_177_reg[11]_i_1_n_6 ,\phi_ln11_reg_177_reg[11]_i_1_n_7 ,\phi_ln11_reg_177_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln11_6_reg_708[9:8]}),
        .O(add_ln11_7_fu_609_p2[11:8]),
        .S({\phi_ln11_reg_177_reg_n_5_[11] ,\phi_ln11_reg_177_reg_n_5_[10] ,\phi_ln11_reg_177[11]_i_2_n_5 ,\phi_ln11_reg_177[11]_i_3_n_5 }));
  FDRE \phi_ln11_reg_177_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_7_fu_609_p2[12]),
        .Q(\phi_ln11_reg_177_reg_n_5_[12] ),
        .R(ap_CS_fsm_state2));
  FDRE \phi_ln11_reg_177_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_7_fu_609_p2[13]),
        .Q(\phi_ln11_reg_177_reg_n_5_[13] ),
        .R(ap_CS_fsm_state2));
  CARRY4 \phi_ln11_reg_177_reg[13]_i_1 
       (.CI(\phi_ln11_reg_177_reg[11]_i_1_n_5 ),
        .CO({\NLW_phi_ln11_reg_177_reg[13]_i_1_CO_UNCONNECTED [3:1],\phi_ln11_reg_177_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phi_ln11_reg_177_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln11_7_fu_609_p2[13:12]}),
        .S({1'b0,1'b0,\phi_ln11_reg_177_reg_n_5_[13] ,\phi_ln11_reg_177_reg_n_5_[12] }));
  FDRE \phi_ln11_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\phi_ln11_reg_177[1]_i_1_n_5 ),
        .Q(\phi_ln11_reg_177_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \phi_ln11_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\phi_ln11_reg_177[2]_i_1_n_5 ),
        .Q(\phi_ln11_reg_177_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \phi_ln11_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\phi_ln11_reg_177[3]_i_1_n_5 ),
        .Q(\phi_ln11_reg_177_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \phi_ln11_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\phi_ln11_reg_177[4]_i_1_n_5 ),
        .Q(\phi_ln11_reg_177_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \phi_ln11_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\phi_ln11_reg_177[5]_i_1_n_5 ),
        .Q(\phi_ln11_reg_177_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \phi_ln11_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_7_fu_609_p2[6]),
        .Q(\phi_ln11_reg_177_reg_n_5_[6] ),
        .R(ap_CS_fsm_state2));
  FDRE \phi_ln11_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_7_fu_609_p2[7]),
        .Q(\phi_ln11_reg_177_reg_n_5_[7] ),
        .R(ap_CS_fsm_state2));
  CARRY4 \phi_ln11_reg_177_reg[7]_i_1 
       (.CI(\phi_ln11_reg_177_reg[7]_i_2_n_5 ),
        .CO({\phi_ln11_reg_177_reg[7]_i_1_n_5 ,\phi_ln11_reg_177_reg[7]_i_1_n_6 ,\phi_ln11_reg_177_reg[7]_i_1_n_7 ,\phi_ln11_reg_177_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln11_6_reg_708[7:4]),
        .O(add_ln11_7_fu_609_p2[7:4]),
        .S({\phi_ln11_reg_177[7]_i_3_n_5 ,\phi_ln11_reg_177[7]_i_4_n_5 ,\phi_ln11_reg_177[7]_i_5_n_5 ,\phi_ln11_reg_177[7]_i_6_n_5 }));
  CARRY4 \phi_ln11_reg_177_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\phi_ln11_reg_177_reg[7]_i_2_n_5 ,\phi_ln11_reg_177_reg[7]_i_2_n_6 ,\phi_ln11_reg_177_reg[7]_i_2_n_7 ,\phi_ln11_reg_177_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln11_6_reg_708[3:0]),
        .O(add_ln11_7_fu_609_p2[3:0]),
        .S({\phi_ln11_reg_177[7]_i_7_n_5 ,\phi_ln11_reg_177[7]_i_8_n_5 ,\phi_ln11_reg_177[7]_i_9_n_5 ,\phi_ln11_reg_177[7]_i_10_n_5 }));
  FDRE \phi_ln11_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_7_fu_609_p2[8]),
        .Q(\phi_ln11_reg_177_reg_n_5_[8] ),
        .R(ap_CS_fsm_state2));
  FDRE \phi_ln11_reg_177_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln11_7_fu_609_p2[9]),
        .Q(\phi_ln11_reg_177_reg_n_5_[9] ),
        .R(ap_CS_fsm_state2));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    ram_reg_0_i_101
       (.I0(add_ln35_fu_567_p2[13]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_5_reg_307_reg[13]),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_4[3]),
        .O(\ap_CS_fsm_reg[8]_3 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    ram_reg_0_i_102
       (.I0(add_ln35_fu_567_p2[12]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_5_reg_307_reg[12]),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_4[2]),
        .O(\ap_CS_fsm_reg[8]_2 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    ram_reg_0_i_104
       (.I0(add_ln35_fu_567_p2[11]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_5_reg_307_reg[11]),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_4[1]),
        .O(\ap_CS_fsm_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_107
       (.I0(o_count_5_reg_307_reg[10]),
        .I1(ap_CS_fsm_state10),
        .I2(add_ln35_fu_567_p2[10]),
        .O(grp_padding2d_fix16_fu_505_output_r_address1[9]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_109
       (.I0(o_count_5_reg_307_reg[9]),
        .I1(ap_CS_fsm_state10),
        .I2(add_ln35_fu_567_p2[9]),
        .O(grp_padding2d_fix16_fu_505_output_r_address1[8]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_113
       (.I0(o_count_5_reg_307_reg[8]),
        .I1(ap_CS_fsm_state10),
        .I2(add_ln35_fu_567_p2[8]),
        .O(grp_padding2d_fix16_fu_505_output_r_address1[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_116
       (.I0(o_count_5_reg_307_reg[7]),
        .I1(ap_CS_fsm_state10),
        .I2(add_ln35_fu_567_p2[7]),
        .O(grp_padding2d_fix16_fu_505_output_r_address1[6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_119
       (.I0(o_count_5_reg_307_reg[6]),
        .I1(ap_CS_fsm_state10),
        .I2(add_ln35_fu_567_p2[6]),
        .O(grp_padding2d_fix16_fu_505_output_r_address1[5]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_122
       (.I0(o_count_5_reg_307_reg[5]),
        .I1(ap_CS_fsm_state10),
        .I2(add_ln35_fu_567_p2[5]),
        .O(grp_padding2d_fix16_fu_505_output_r_address1[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_124
       (.I0(o_count_5_reg_307_reg[4]),
        .I1(ap_CS_fsm_state10),
        .I2(add_ln35_fu_567_p2[4]),
        .O(grp_padding2d_fix16_fu_505_output_r_address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_127
       (.I0(o_count_5_reg_307_reg[3]),
        .I1(ap_CS_fsm_state10),
        .I2(add_ln35_fu_567_p2[3]),
        .O(grp_padding2d_fix16_fu_505_output_r_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_131
       (.I0(o_count_5_reg_307_reg[2]),
        .I1(ap_CS_fsm_state10),
        .I2(add_ln35_fu_567_p2[2]),
        .O(grp_padding2d_fix16_fu_505_output_r_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_134
       (.I0(o_count_5_reg_307_reg[1]),
        .I1(ap_CS_fsm_state10),
        .I2(add_ln35_fu_567_p2[1]),
        .O(grp_padding2d_fix16_fu_505_output_r_address1[0]));
  LUT6 #(
    .INIT(64'hD100FFFFD1000000)) 
    ram_reg_0_i_135
       (.I0(o_count_reg_242_reg[0]),
        .I1(ap_CS_fsm_state10),
        .I2(o_count_5_reg_307_reg[0]),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_4[0]),
        .O(ram_reg_0_i_135_n_5));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_0_i_138
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[1]),
        .O(\ap_CS_fsm_reg[6]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_0_i_141
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[0]),
        .O(\ap_CS_fsm_reg[6]_15 ));
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    ram_reg_0_i_144
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln23_reg_782),
        .I4(ap_NS_fsm15_out),
        .O(grp_padding2d_fix16_fu_505_output_r_we0));
  LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
    ram_reg_0_i_146
       (.I0(ap_CS_fsm_state10),
        .I1(o_count_5_reg_307_reg[4]),
        .I2(indvars_iv_reg_167_reg[4]),
        .I3(ram_reg_0_i_295_n_5),
        .I4(indvars_iv_reg_167_reg[3]),
        .I5(o_count_5_reg_307_reg[3]),
        .O(ap_NS_fsm13_out));
  LUT6 #(
    .INIT(64'h01FF000001FFFFFF)) 
    ram_reg_0_i_148
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state4),
        .I2(ap_phi_mux_o_count_3_phi_fu_289_p427_out),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_0),
        .I5(grp_max_pooling2d_fix16_fu_523_input_r_ce0),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_0_i_164
       (.I0(o_count_1_reg_232_reg[11]),
        .I1(ap_phi_mux_o_count_3_phi_fu_289_p427_out),
        .I2(o_count_3_reg_286[11]),
        .I3(ap_CS_fsm_state9),
        .I4(o_count_reg_242_reg[11]),
        .I5(ram_reg_0_1),
        .O(\o_count_1_reg_232_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_0_i_171
       (.I0(o_count_1_reg_232_reg[10]),
        .I1(ap_phi_mux_o_count_3_phi_fu_289_p427_out),
        .I2(o_count_3_reg_286[10]),
        .I3(ap_CS_fsm_state9),
        .I4(o_count_reg_242_reg[10]),
        .I5(ram_reg_0_1),
        .O(\o_count_1_reg_232_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h000000000000B888)) 
    ram_reg_0_i_177
       (.I0(grp_padding2d_fix16_fu_505_output_r_address0[9]),
        .I1(ram_reg_0_1),
        .I2(ram_reg_0_i_56[8]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\add_ln43_reg_1030_pp1_iter3_reg_reg[9] ));
  LUT6 #(
    .INIT(64'h000000000000B888)) 
    ram_reg_0_i_182
       (.I0(grp_padding2d_fix16_fu_505_output_r_address0[8]),
        .I1(ram_reg_0_1),
        .I2(ram_reg_0_i_56[7]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\add_ln43_reg_1030_pp1_iter3_reg_reg[8] ));
  LUT6 #(
    .INIT(64'h000000000000B888)) 
    ram_reg_0_i_189
       (.I0(grp_padding2d_fix16_fu_505_output_r_address0[7]),
        .I1(ram_reg_0_1),
        .I2(ram_reg_0_i_56[6]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\add_ln43_reg_1030_pp1_iter3_reg_reg[7] ));
  LUT6 #(
    .INIT(64'h000000000000B888)) 
    ram_reg_0_i_197
       (.I0(grp_padding2d_fix16_fu_505_output_r_address0[6]),
        .I1(ram_reg_0_1),
        .I2(ram_reg_0_i_56[5]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\add_ln43_reg_1030_pp1_iter3_reg_reg[6] ));
  LUT6 #(
    .INIT(64'hFC5CFC5CFC5C0C5C)) 
    ram_reg_0_i_2
       (.I0(ram_reg_0),
        .I1(grp_max_pooling2d_fix16_fu_523_input_r_ce1),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state9),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h000000000000B888)) 
    ram_reg_0_i_202
       (.I0(grp_padding2d_fix16_fu_505_output_r_address0[5]),
        .I1(ram_reg_0_1),
        .I2(ram_reg_0_i_56[4]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\add_ln43_reg_1030_pp1_iter3_reg_reg[5] ));
  LUT6 #(
    .INIT(64'h000000000000B888)) 
    ram_reg_0_i_207
       (.I0(grp_padding2d_fix16_fu_505_output_r_address0[4]),
        .I1(ram_reg_0_1),
        .I2(ram_reg_0_i_56[3]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\add_ln43_reg_1030_pp1_iter3_reg_reg[4] ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_220
       (.I0(o_count_reg_242_reg[3]),
        .I1(ap_CS_fsm_state9),
        .I2(o_count_3_reg_286[3]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(o_count_1_reg_232_reg[3]),
        .O(\o_count_reg_242_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'h000000000000B888)) 
    ram_reg_0_i_222
       (.I0(grp_padding2d_fix16_fu_505_output_r_address0[2]),
        .I1(ram_reg_0_1),
        .I2(ram_reg_0_i_56[2]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\add_ln43_reg_1030_pp1_iter3_reg_reg[2] ));
  LUT6 #(
    .INIT(64'h000000000000B888)) 
    ram_reg_0_i_227
       (.I0(grp_padding2d_fix16_fu_505_output_r_address0[1]),
        .I1(ram_reg_0_1),
        .I2(ram_reg_0_i_56[1]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\add_ln43_reg_1030_pp1_iter3_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h000000000000B888)) 
    ram_reg_0_i_232
       (.I0(grp_padding2d_fix16_fu_505_output_r_address0[0]),
        .I1(ram_reg_0_1),
        .I2(ram_reg_0_i_56[0]),
        .I3(Q[13]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\add_ln43_reg_1030_pp1_iter3_reg_reg[0] ));
  CARRY4 ram_reg_0_i_241
       (.CI(ram_reg_0_i_243_n_5),
        .CO(NLW_ram_reg_0_i_241_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_241_O_UNCONNECTED[3:1],add_ln35_fu_567_p2[13]}),
        .S({1'b0,1'b0,1'b0,o_count_reg_242_reg[13]}));
  CARRY4 ram_reg_0_i_243
       (.CI(ram_reg_0_i_263_n_5),
        .CO({ram_reg_0_i_243_n_5,ram_reg_0_i_243_n_6,ram_reg_0_i_243_n_7,ram_reg_0_i_243_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln35_fu_567_p2[12:9]),
        .S(o_count_reg_242_reg[12:9]));
  CARRY4 ram_reg_0_i_263
       (.CI(ram_reg_0_i_270_n_5),
        .CO({ram_reg_0_i_263_n_5,ram_reg_0_i_263_n_6,ram_reg_0_i_263_n_7,ram_reg_0_i_263_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln35_fu_567_p2[8:5]),
        .S(o_count_reg_242_reg[8:5]));
  CARRY4 ram_reg_0_i_270
       (.CI(1'b0),
        .CO({ram_reg_0_i_270_n_5,ram_reg_0_i_270_n_6,ram_reg_0_i_270_n_7,ram_reg_0_i_270_n_8}),
        .CYINIT(o_count_reg_242_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln35_fu_567_p2[4:1]),
        .S(o_count_reg_242_reg[4:1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_reg_0_i_295
       (.I0(o_count_5_reg_307_reg[0]),
        .I1(indvars_iv_reg_167_reg[0]),
        .I2(indvars_iv_reg_167_reg[2]),
        .I3(o_count_5_reg_307_reg[2]),
        .I4(indvars_iv_reg_167_reg[1]),
        .I5(o_count_5_reg_307_reg[1]),
        .O(ram_reg_0_i_295_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAAAFAEEAAAA)) 
    ram_reg_0_i_30
       (.I0(ram_reg_0_i_135_n_5),
        .I1(ram_reg_0_2),
        .I2(ram_reg_0_3),
        .I3(Q[1]),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_1),
        .O(ADDRBWRADDR));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_300
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(ap_phi_mux_o_count_3_phi_fu_289_p427_out));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_302
       (.I0(o_count_reg_242_reg[13]),
        .I1(ap_CS_fsm_state9),
        .I2(o_count_3_reg_286[13]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(o_count_1_reg_232_reg[13]),
        .O(\o_count_reg_242_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_0_i_313
       (.I0(o_count_1_reg_232_reg[12]),
        .I1(ap_phi_mux_o_count_3_phi_fu_289_p427_out),
        .I2(o_count_3_reg_286[12]),
        .I3(ap_CS_fsm_state9),
        .I4(o_count_reg_242_reg[12]),
        .I5(ram_reg_0_1),
        .O(\o_count_1_reg_232_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_339
       (.I0(o_count_reg_242_reg[9]),
        .I1(ap_CS_fsm_state9),
        .I2(o_count_3_reg_286[9]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(o_count_1_reg_232_reg[9]),
        .O(grp_padding2d_fix16_fu_505_output_r_address0[9]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_344
       (.I0(o_count_reg_242_reg[8]),
        .I1(ap_CS_fsm_state9),
        .I2(o_count_3_reg_286[8]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(o_count_1_reg_232_reg[8]),
        .O(grp_padding2d_fix16_fu_505_output_r_address0[8]));
  LUT3 #(
    .INIT(8'hE0)) 
    ram_reg_0_i_34__0
       (.I0(ap_NS_fsm13_out),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_0_1),
        .O(WEBWE[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_352
       (.I0(o_count_reg_242_reg[7]),
        .I1(ap_CS_fsm_state9),
        .I2(o_count_3_reg_286[7]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(o_count_1_reg_232_reg[7]),
        .O(grp_padding2d_fix16_fu_505_output_r_address0[7]));
  LUT3 #(
    .INIT(8'hE0)) 
    ram_reg_0_i_35__0
       (.I0(ap_NS_fsm13_out),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_0_1),
        .O(WEBWE[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_369
       (.I0(o_count_reg_242_reg[6]),
        .I1(ap_CS_fsm_state9),
        .I2(o_count_3_reg_286[6]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(o_count_1_reg_232_reg[6]),
        .O(grp_padding2d_fix16_fu_505_output_r_address0[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_372
       (.I0(o_count_reg_242_reg[5]),
        .I1(ap_CS_fsm_state9),
        .I2(o_count_3_reg_286[5]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(o_count_1_reg_232_reg[5]),
        .O(grp_padding2d_fix16_fu_505_output_r_address0[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_375
       (.I0(o_count_reg_242_reg[4]),
        .I1(ap_CS_fsm_state9),
        .I2(o_count_3_reg_286[4]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(o_count_1_reg_232_reg[4]),
        .O(grp_padding2d_fix16_fu_505_output_r_address0[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_408
       (.I0(o_count_reg_242_reg[2]),
        .I1(ap_CS_fsm_state9),
        .I2(o_count_3_reg_286[2]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(o_count_1_reg_232_reg[2]),
        .O(grp_padding2d_fix16_fu_505_output_r_address0[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_411
       (.I0(o_count_reg_242_reg[1]),
        .I1(ap_CS_fsm_state9),
        .I2(o_count_3_reg_286[1]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(o_count_1_reg_232_reg[1]),
        .O(grp_padding2d_fix16_fu_505_output_r_address0[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_0_i_414
       (.I0(o_count_reg_242_reg[0]),
        .I1(ap_CS_fsm_state9),
        .I2(o_count_3_reg_286[0]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(o_count_1_reg_232_reg[0]),
        .O(grp_padding2d_fix16_fu_505_output_r_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_81
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(grp_padding2d_fix16_fu_505_input_r_ce0));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_1_i_3
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[3]),
        .O(\ap_CS_fsm_reg[6]_12 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_1_i_6
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[2]),
        .O(\ap_CS_fsm_reg[6]_13 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_2_i_4
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[5]),
        .O(\ap_CS_fsm_reg[6]_10 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_2_i_7
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[4]),
        .O(\ap_CS_fsm_reg[6]_11 ));
  LUT3 #(
    .INIT(8'hE0)) 
    ram_reg_3_i_3
       (.I0(ap_NS_fsm13_out),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_0_1),
        .O(\ap_CS_fsm_reg[7]_2 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_3_i_4
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[7]),
        .O(\ap_CS_fsm_reg[6]_8 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_3_i_7
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[6]),
        .O(\ap_CS_fsm_reg[6]_9 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_4_i_3
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[9]),
        .O(\ap_CS_fsm_reg[6]_6 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_4_i_6
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[8]),
        .O(\ap_CS_fsm_reg[6]_7 ));
  LUT3 #(
    .INIT(8'hE0)) 
    ram_reg_5_i_4__0
       (.I0(ap_NS_fsm13_out),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_0_1),
        .O(\ap_CS_fsm_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_5_i_5
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[11]),
        .O(\ap_CS_fsm_reg[6]_4 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_5_i_8
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[10]),
        .O(\ap_CS_fsm_reg[6]_5 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_6_i_3
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[13]),
        .O(\ap_CS_fsm_reg[6]_2 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_6_i_6
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[12]),
        .O(\ap_CS_fsm_reg[6]_3 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_7_i_4
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[15]),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_7_i_7
       (.I0(Q[2]),
        .I1(ram_reg_0_1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(q0[14]),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln11_1_reg_657[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[10]),
        .I2(Q[8]),
        .O(\trunc_ln11_1_reg_657[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \trunc_ln11_1_reg_657[0]_i_3 
       (.I0(Q[8]),
        .O(\trunc_ln11_1_reg_657[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln11_1_reg_657[0]_i_4 
       (.I0(Q[5]),
        .I1(Q[10]),
        .I2(Q[8]),
        .O(\trunc_ln11_1_reg_657[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \trunc_ln11_1_reg_657[0]_i_5 
       (.I0(Q[8]),
        .O(\trunc_ln11_1_reg_657[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \trunc_ln11_1_reg_657[0]_i_6 
       (.I0(Q[8]),
        .O(\trunc_ln11_1_reg_657[0]_i_6_n_5 ));
  FDRE \trunc_ln11_1_reg_657_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln11_1_fu_348_p1[0]),
        .Q(trunc_ln11_1_reg_657[0]),
        .R(1'b0));
  CARRY4 \trunc_ln11_1_reg_657_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln11_1_reg_657_reg[0]_i_1_n_5 ,\trunc_ln11_1_reg_657_reg[0]_i_1_n_6 ,\trunc_ln11_1_reg_657_reg[0]_i_1_n_7 ,\trunc_ln11_1_reg_657_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln11_1_reg_657[0]_i_2_n_5 ,Q[8],\trunc_ln11_1_reg_657[0]_i_3_n_5 ,1'b0}),
        .O({\trunc_ln11_1_reg_657_reg[0]_i_1_n_9 ,\trunc_ln11_1_reg_657_reg[0]_i_1_n_10 ,trunc_ln11_1_fu_348_p1[1:0]}),
        .S({\trunc_ln11_1_reg_657[0]_i_4_n_5 ,\trunc_ln11_1_reg_657[0]_i_5_n_5 ,\trunc_ln11_1_reg_657[0]_i_6_n_5 ,Q[8]}));
  FDRE \trunc_ln11_1_reg_657_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln11_1_fu_348_p1[1]),
        .Q(trunc_ln11_1_reg_657[1]),
        .R(1'b0));
  FDRE \trunc_ln11_1_reg_657_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln11_1_fu_348_p1[2]),
        .Q(trunc_ln11_1_reg_657[2]),
        .R(1'b0));
  FDRE \trunc_ln11_1_reg_657_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln11_1_fu_348_p1[3]),
        .Q(trunc_ln11_1_reg_657[3]),
        .R(1'b0));
  FDRE \trunc_ln11_1_reg_657_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(trunc_ln11_1_fu_348_p1[4]),
        .Q(trunc_ln11_1_reg_657[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln11_2_reg_730[0]_i_1 
       (.I0(Q[5]),
        .I1(Q[12]),
        .I2(Q[8]),
        .I3(Q[10]),
        .O(grp_padding2d_fix16_fu_505_input_depth[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln11_2_reg_730[3]_i_1 
       (.I0(Q[8]),
        .I1(Q[10]),
        .O(\trunc_ln11_2_reg_730[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \trunc_ln11_2_reg_730[4]_i_1 
       (.I0(Q[12]),
        .I1(Q[5]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(grp_padding2d_fix16_fu_505_input_depth[4]));
  FDRE \trunc_ln11_2_reg_730_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_505_input_depth[0]),
        .Q(trunc_ln11_2_reg_730[0]),
        .R(1'b0));
  FDRE \trunc_ln11_2_reg_730_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln11_2_reg_730[3]_i_1_n_5 ),
        .Q(trunc_ln11_2_reg_730[3]),
        .R(1'b0));
  FDRE \trunc_ln11_2_reg_730_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_505_input_depth[4]),
        .Q(trunc_ln11_2_reg_730[4]),
        .R(1'b0));
  FDRE \trunc_ln20_reg_662_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(Q[8]),
        .Q(trunc_ln20_reg_662[0]),
        .R(1'b0));
  FDRE \trunc_ln20_reg_662_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_padding2d_fix16_fu_505_input_height[1]),
        .Q(trunc_ln20_reg_662[1]),
        .R(1'b0));
  FDRE \trunc_ln20_reg_662_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_padding2d_fix16_fu_505_input_height[3]),
        .Q(trunc_ln20_reg_662[3]),
        .R(1'b0));
  FDRE \trunc_ln20_reg_662_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(grp_padding2d_fix16_fu_505_input_height[4]),
        .Q(trunc_ln20_reg_662[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \zext_ln11_2_reg_673[1]_i_1 
       (.I0(Q[8]),
        .I1(Q[10]),
        .I2(Q[5]),
        .O(grp_padding2d_fix16_fu_505_input_height[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln11_2_reg_673[3]_i_1 
       (.I0(Q[8]),
        .O(grp_padding2d_fix16_fu_505_input_height[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \zext_ln11_2_reg_673[4]_i_1 
       (.I0(Q[5]),
        .I1(Q[10]),
        .I2(Q[8]),
        .O(grp_padding2d_fix16_fu_505_input_height[4]));
  FDRE \zext_ln11_2_reg_673_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(Q[8]),
        .Q(zext_ln11_2_reg_673[0]),
        .R(1'b0));
  FDRE \zext_ln11_2_reg_673_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_505_input_height[1]),
        .Q(zext_ln11_2_reg_673[1]),
        .R(1'b0));
  FDRE \zext_ln11_2_reg_673_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_505_input_height[3]),
        .Q(zext_ln11_2_reg_673[3]),
        .R(1'b0));
  FDRE \zext_ln11_2_reg_673_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_505_input_height[4]),
        .Q(zext_ln11_2_reg_673[4]),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_683_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_1_reg_647[10]),
        .Q(zext_ln11_5_reg_683_reg[10]),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_683_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_1_reg_647[11]),
        .Q(zext_ln11_5_reg_683_reg[11]),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_683_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln11_1_reg_657[1]),
        .Q(zext_ln11_5_reg_683_reg[1]),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_683_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln11_1_reg_657[2]),
        .Q(zext_ln11_5_reg_683_reg[2]),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_683_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln11_1_reg_657[3]),
        .Q(zext_ln11_5_reg_683_reg[3]),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_683_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln11_1_reg_657[4]),
        .Q(zext_ln11_5_reg_683_reg[4]),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_683_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_reg_652[5]),
        .Q(zext_ln11_5_reg_683_reg[5]),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_683_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_reg_652[6]),
        .Q(zext_ln11_5_reg_683_reg[6]),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_683_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_reg_652[7]),
        .Q(zext_ln11_5_reg_683_reg[7]),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_683_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_reg_652[8]),
        .Q(zext_ln11_5_reg_683_reg[8]),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_683_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_reg_652[9]),
        .Q(zext_ln11_5_reg_683_reg[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \zext_ln11_6_reg_708[3]_i_2 
       (.I0(trunc_ln20_reg_662[1]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(trunc_ln11_1_reg_657[2]),
        .O(\zext_ln11_6_reg_708[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair121" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \zext_ln11_6_reg_708[3]_i_3 
       (.I0(trunc_ln11_1_reg_657[1]),
        .O(\zext_ln11_6_reg_708[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair130" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln11_6_reg_708[3]_i_4 
       (.I0(trunc_ln20_reg_662[0]),
        .O(\zext_ln11_6_reg_708[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln11_6_reg_708[3]_i_5 
       (.I0(trunc_ln20_reg_662[0]),
        .I1(trunc_ln20_reg_662[1]),
        .I2(trunc_ln11_1_reg_657[3]),
        .I3(\zext_ln11_6_reg_708[3]_i_2_n_5 ),
        .O(\zext_ln11_6_reg_708[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln11_6_reg_708[3]_i_6 
       (.I0(trunc_ln20_reg_662[1]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(trunc_ln11_1_reg_657[2]),
        .I3(\zext_ln11_6_reg_708[3]_i_3_n_5 ),
        .O(\zext_ln11_6_reg_708[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair121" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \zext_ln11_6_reg_708[3]_i_7 
       (.I0(trunc_ln11_1_reg_657[1]),
        .I1(\zext_ln11_6_reg_708[3]_i_4_n_5 ),
        .O(\zext_ln11_6_reg_708[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair130" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \zext_ln11_6_reg_708[3]_i_8 
       (.I0(trunc_ln11_1_reg_657[0]),
        .O(\zext_ln11_6_reg_708[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h7E42)) 
    \zext_ln11_6_reg_708[7]_i_2 
       (.I0(trunc_ln20_reg_662[3]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(trunc_ln20_reg_662[1]),
        .I3(trunc_ln11_1_reg_657[3]),
        .O(\zext_ln11_6_reg_708[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hD40017FF2BFFE800)) 
    \zext_ln11_6_reg_708[7]_i_3 
       (.I0(trunc_ln11_1_reg_657[4]),
        .I1(trunc_ln20_reg_662[0]),
        .I2(trunc_ln20_reg_662[1]),
        .I3(trunc_ln20_reg_662[3]),
        .I4(trunc_ln20_reg_662[4]),
        .I5(empty_reg_652[5]),
        .O(\zext_ln11_6_reg_708[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h66969666)) 
    \zext_ln11_6_reg_708[7]_i_4 
       (.I0(\zext_ln11_6_reg_708[7]_i_2_n_5 ),
        .I1(trunc_ln11_1_reg_657[4]),
        .I2(trunc_ln20_reg_662[3]),
        .I3(trunc_ln20_reg_662[1]),
        .I4(trunc_ln20_reg_662[0]),
        .O(\zext_ln11_6_reg_708[7]_i_4_n_5 ));
  FDRE \zext_ln11_6_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_417_p2[0]),
        .Q(zext_ln11_6_reg_708[0]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_708_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_417_p2[1]),
        .Q(zext_ln11_6_reg_708[1]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_708_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_417_p2[2]),
        .Q(zext_ln11_6_reg_708[2]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_708_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_417_p2[3]),
        .Q(zext_ln11_6_reg_708[3]),
        .R(1'b0));
  CARRY4 \zext_ln11_6_reg_708_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zext_ln11_6_reg_708_reg[3]_i_1_n_5 ,\zext_ln11_6_reg_708_reg[3]_i_1_n_6 ,\zext_ln11_6_reg_708_reg[3]_i_1_n_7 ,\zext_ln11_6_reg_708_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\zext_ln11_6_reg_708[3]_i_2_n_5 ,\zext_ln11_6_reg_708[3]_i_3_n_5 ,\zext_ln11_6_reg_708[3]_i_4_n_5 ,1'b0}),
        .O(add_ln11_2_fu_417_p2[3:0]),
        .S({\zext_ln11_6_reg_708[3]_i_5_n_5 ,\zext_ln11_6_reg_708[3]_i_6_n_5 ,\zext_ln11_6_reg_708[3]_i_7_n_5 ,\zext_ln11_6_reg_708[3]_i_8_n_5 }));
  FDRE \zext_ln11_6_reg_708_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_417_p2[4]),
        .Q(zext_ln11_6_reg_708[4]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_708_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_417_p2[5]),
        .Q(zext_ln11_6_reg_708[5]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_708_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_417_p2[6]),
        .Q(zext_ln11_6_reg_708[6]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_708_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_417_p2[7]),
        .Q(zext_ln11_6_reg_708[7]),
        .R(1'b0));
  CARRY4 \zext_ln11_6_reg_708_reg[7]_i_1 
       (.CI(\zext_ln11_6_reg_708_reg[3]_i_1_n_5 ),
        .CO({\zext_ln11_6_reg_708_reg[7]_i_1_n_5 ,\zext_ln11_6_reg_708_reg[7]_i_1_n_6 ,\zext_ln11_6_reg_708_reg[7]_i_1_n_7 ,\zext_ln11_6_reg_708_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,empty_reg_652[5],\zext_ln11_6_reg_708[7]_i_2_n_5 }),
        .O(add_ln11_2_fu_417_p2[7:4]),
        .S({empty_reg_652[7:6],\zext_ln11_6_reg_708[7]_i_3_n_5 ,\zext_ln11_6_reg_708[7]_i_4_n_5 }));
  FDRE \zext_ln11_6_reg_708_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_417_p2[8]),
        .Q(zext_ln11_6_reg_708[8]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_708_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_417_p2[9]),
        .Q(zext_ln11_6_reg_708[9]),
        .R(1'b0));
  CARRY4 \zext_ln11_6_reg_708_reg[9]_i_1 
       (.CI(\zext_ln11_6_reg_708_reg[7]_i_1_n_5 ),
        .CO({\NLW_zext_ln11_6_reg_708_reg[9]_i_1_CO_UNCONNECTED [3:1],\zext_ln11_6_reg_708_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zext_ln11_6_reg_708_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln11_2_fu_417_p2[9:8]}),
        .S({1'b0,1'b0,empty_reg_652[9:8]}));
  FDRE \zext_ln11_reg_667_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln20_reg_662[0]),
        .Q(A[0]),
        .R(1'b0));
  FDRE \zext_ln11_reg_667_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln20_reg_662[4]),
        .Q(A[2]),
        .R(1'b0));
  FDRE \zext_ln11_reg_667_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_reg_642[3]),
        .Q(A[3]),
        .R(1'b0));
  FDRE \zext_ln11_reg_667_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_reg_642[4]),
        .Q(A[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix
   (\buffer_0_reg_222_reg[15]_0 ,
    D,
    ap_enable_reg_pp0_iter2_reg_0,
    ADDRARDADDR,
    \add_ln37_reg_621_reg[10]_0 ,
    WEA,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[5] ,
    \i_0_reg_392_reg[0] ,
    \i_0_reg_392_reg[1] ,
    \i_0_reg_392_reg[2] ,
    \i_0_reg_392_reg[3] ,
    \i_0_reg_392_reg[4] ,
    \i_0_reg_392_reg[5] ,
    \i_0_reg_392_reg[6] ,
    \i_0_reg_392_reg[7] ,
    \i_0_reg_392_reg[8] ,
    \i_0_reg_392_reg[9] ,
    \zext_ln24_reg_579_reg[11]_0 ,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    Q,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_2_3,
    ram_reg_2_4,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_3_3,
    ram_reg_3_4,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_4_1,
    ram_reg_4_2,
    ram_reg_4_3,
    ram_reg_4_4,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_5_1,
    ram_reg_5_2,
    ram_reg_5_3,
    ram_reg_5_4,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_6_1,
    ram_reg_6_2,
    ram_reg_6_3,
    ram_reg_6_4,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_7_1,
    ram_reg_7_2,
    ram_reg_7_3,
    ram_reg_7_4,
    output_r_ce0,
    ram_reg_0_5,
    ram_reg_0_6,
    output_r_address0,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    grp_padding2d_fix16_fu_505_output_r_we0,
    ram_reg_2_5,
    ram_reg_2_6,
    grp_pointwise_conv2d_fix_fu_544_ap_start_reg,
    ram_reg_0_10,
    ap_rst_n_inv,
    ap_clk,
    q0,
    ap_rst_n);
  output [15:0]\buffer_0_reg_222_reg[15]_0 ;
  output [1:0]D;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [1:0]ADDRARDADDR;
  output [0:0]\add_ln37_reg_621_reg[10]_0 ;
  output [1:0]WEA;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  output [1:0]\ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[5] ;
  output \i_0_reg_392_reg[0] ;
  output \i_0_reg_392_reg[1] ;
  output \i_0_reg_392_reg[2] ;
  output \i_0_reg_392_reg[3] ;
  output \i_0_reg_392_reg[4] ;
  output \i_0_reg_392_reg[5] ;
  output \i_0_reg_392_reg[6] ;
  output \i_0_reg_392_reg[7] ;
  output \i_0_reg_392_reg[8] ;
  output \i_0_reg_392_reg[9] ;
  output [13:0]\zext_ln24_reg_579_reg[11]_0 ;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input [1:0]Q;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_2_2;
  input ram_reg_2_3;
  input ram_reg_2_4;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_3_2;
  input ram_reg_3_3;
  input ram_reg_3_4;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_4_1;
  input ram_reg_4_2;
  input ram_reg_4_3;
  input ram_reg_4_4;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_5_1;
  input ram_reg_5_2;
  input ram_reg_5_3;
  input ram_reg_5_4;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_6_1;
  input ram_reg_6_2;
  input ram_reg_6_3;
  input ram_reg_6_4;
  input ram_reg_7;
  input ram_reg_7_0;
  input ram_reg_7_1;
  input ram_reg_7_2;
  input ram_reg_7_3;
  input ram_reg_7_4;
  input output_r_ce0;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input [11:0]output_r_address0;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input grp_padding2d_fix16_fu_505_output_r_we0;
  input ram_reg_2_5;
  input ram_reg_2_6;
  input grp_pointwise_conv2d_fix_fu_544_ap_start_reg;
  input [9:0]ram_reg_0_10;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n;

  wire [1:0]ADDRARDADDR;
  wire CEA2;
  wire CEB2;
  wire [1:0]D;
  wire [1:0]Q;
  wire [1:0]WEA;
  wire [13:3]add_ln24_fu_249_p2;
  wire [13:3]add_ln24_reg_584;
  wire \add_ln24_reg_584[10]_i_2_n_5 ;
  wire \add_ln24_reg_584[10]_i_3_n_5 ;
  wire \add_ln24_reg_584[6]_i_2_n_5 ;
  wire \add_ln24_reg_584_reg[10]_i_1_n_5 ;
  wire \add_ln24_reg_584_reg[10]_i_1_n_6 ;
  wire \add_ln24_reg_584_reg[10]_i_1_n_7 ;
  wire \add_ln24_reg_584_reg[10]_i_1_n_8 ;
  wire \add_ln24_reg_584_reg[13]_i_1_n_7 ;
  wire \add_ln24_reg_584_reg[13]_i_1_n_8 ;
  wire \add_ln24_reg_584_reg[6]_i_1_n_5 ;
  wire \add_ln24_reg_584_reg[6]_i_1_n_6 ;
  wire \add_ln24_reg_584_reg[6]_i_1_n_7 ;
  wire \add_ln24_reg_584_reg[6]_i_1_n_8 ;
  wire [9:0]add_ln31_fu_396_p2;
  wire [9:0]add_ln31_reg_606;
  wire \add_ln31_reg_606[9]_i_2_n_5 ;
  wire \add_ln37_reg_621[10]_i_2_n_5 ;
  wire \add_ln37_reg_621[2]_i_2_n_5 ;
  wire \add_ln37_reg_621[2]_i_3_n_5 ;
  wire \add_ln37_reg_621[2]_i_4_n_5 ;
  wire \add_ln37_reg_621[2]_i_5_n_5 ;
  wire \add_ln37_reg_621[2]_i_6_n_5 ;
  wire \add_ln37_reg_621[2]_i_7_n_5 ;
  wire \add_ln37_reg_621[2]_i_8_n_5 ;
  wire \add_ln37_reg_621[6]_i_2_n_5 ;
  wire \add_ln37_reg_621[6]_i_3_n_5 ;
  wire \add_ln37_reg_621[6]_i_4_n_5 ;
  wire \add_ln37_reg_621[6]_i_5_n_5 ;
  wire \add_ln37_reg_621[6]_i_6_n_5 ;
  wire \add_ln37_reg_621[6]_i_7_n_5 ;
  wire \add_ln37_reg_621[6]_i_8_n_5 ;
  wire \add_ln37_reg_621[6]_i_9_n_5 ;
  wire [0:0]\add_ln37_reg_621_reg[10]_0 ;
  wire \add_ln37_reg_621_reg[2]_i_1_n_5 ;
  wire \add_ln37_reg_621_reg[2]_i_1_n_6 ;
  wire \add_ln37_reg_621_reg[2]_i_1_n_7 ;
  wire \add_ln37_reg_621_reg[2]_i_1_n_8 ;
  wire \add_ln37_reg_621_reg[6]_i_1_n_5 ;
  wire \add_ln37_reg_621_reg[6]_i_1_n_6 ;
  wire \add_ln37_reg_621_reg[6]_i_1_n_7 ;
  wire \add_ln37_reg_621_reg[6]_i_1_n_8 ;
  wire \ap_CS_fsm[0]_i_2__0_n_5 ;
  wire \ap_CS_fsm[1]_i_2_n_5 ;
  wire \ap_CS_fsm[3]_i_2__1_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire [1:0]\ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buffer_0_reg_222[0]_i_10_n_5 ;
  wire \buffer_0_reg_222[0]_i_3_n_5 ;
  wire \buffer_0_reg_222[0]_i_4_n_5 ;
  wire \buffer_0_reg_222[0]_i_5_n_5 ;
  wire \buffer_0_reg_222[0]_i_6_n_5 ;
  wire \buffer_0_reg_222[0]_i_7_n_5 ;
  wire \buffer_0_reg_222[0]_i_8_n_5 ;
  wire \buffer_0_reg_222[0]_i_9_n_5 ;
  wire \buffer_0_reg_222[12]_i_2_n_5 ;
  wire \buffer_0_reg_222[12]_i_3_n_5 ;
  wire \buffer_0_reg_222[12]_i_4_n_5 ;
  wire \buffer_0_reg_222[12]_i_5_n_5 ;
  wire \buffer_0_reg_222[12]_i_6_n_5 ;
  wire \buffer_0_reg_222[12]_i_7_n_5 ;
  wire \buffer_0_reg_222[12]_i_8_n_5 ;
  wire \buffer_0_reg_222[12]_i_9_n_5 ;
  wire \buffer_0_reg_222[16]_i_2_n_5 ;
  wire \buffer_0_reg_222[16]_i_3_n_5 ;
  wire \buffer_0_reg_222[16]_i_4_n_5 ;
  wire \buffer_0_reg_222[16]_i_5_n_5 ;
  wire \buffer_0_reg_222[16]_i_6_n_5 ;
  wire \buffer_0_reg_222[16]_i_7_n_5 ;
  wire \buffer_0_reg_222[16]_i_8_n_5 ;
  wire \buffer_0_reg_222[4]_i_2_n_5 ;
  wire \buffer_0_reg_222[4]_i_3_n_5 ;
  wire \buffer_0_reg_222[4]_i_4_n_5 ;
  wire \buffer_0_reg_222[4]_i_5_n_5 ;
  wire \buffer_0_reg_222[4]_i_6_n_5 ;
  wire \buffer_0_reg_222[4]_i_7_n_5 ;
  wire \buffer_0_reg_222[4]_i_8_n_5 ;
  wire \buffer_0_reg_222[4]_i_9_n_5 ;
  wire \buffer_0_reg_222[8]_i_2_n_5 ;
  wire \buffer_0_reg_222[8]_i_3_n_5 ;
  wire \buffer_0_reg_222[8]_i_4_n_5 ;
  wire \buffer_0_reg_222[8]_i_5_n_5 ;
  wire \buffer_0_reg_222[8]_i_6_n_5 ;
  wire \buffer_0_reg_222[8]_i_7_n_5 ;
  wire \buffer_0_reg_222[8]_i_8_n_5 ;
  wire \buffer_0_reg_222[8]_i_9_n_5 ;
  wire [19:0]buffer_0_reg_222_reg;
  wire \buffer_0_reg_222_reg[0]_i_2_n_10 ;
  wire \buffer_0_reg_222_reg[0]_i_2_n_11 ;
  wire \buffer_0_reg_222_reg[0]_i_2_n_12 ;
  wire \buffer_0_reg_222_reg[0]_i_2_n_5 ;
  wire \buffer_0_reg_222_reg[0]_i_2_n_6 ;
  wire \buffer_0_reg_222_reg[0]_i_2_n_7 ;
  wire \buffer_0_reg_222_reg[0]_i_2_n_8 ;
  wire \buffer_0_reg_222_reg[0]_i_2_n_9 ;
  wire \buffer_0_reg_222_reg[12]_i_1_n_10 ;
  wire \buffer_0_reg_222_reg[12]_i_1_n_11 ;
  wire \buffer_0_reg_222_reg[12]_i_1_n_12 ;
  wire \buffer_0_reg_222_reg[12]_i_1_n_5 ;
  wire \buffer_0_reg_222_reg[12]_i_1_n_6 ;
  wire \buffer_0_reg_222_reg[12]_i_1_n_7 ;
  wire \buffer_0_reg_222_reg[12]_i_1_n_8 ;
  wire \buffer_0_reg_222_reg[12]_i_1_n_9 ;
  wire [15:0]\buffer_0_reg_222_reg[15]_0 ;
  wire \buffer_0_reg_222_reg[16]_i_1_n_10 ;
  wire \buffer_0_reg_222_reg[16]_i_1_n_11 ;
  wire \buffer_0_reg_222_reg[16]_i_1_n_12 ;
  wire \buffer_0_reg_222_reg[16]_i_1_n_6 ;
  wire \buffer_0_reg_222_reg[16]_i_1_n_7 ;
  wire \buffer_0_reg_222_reg[16]_i_1_n_8 ;
  wire \buffer_0_reg_222_reg[16]_i_1_n_9 ;
  wire \buffer_0_reg_222_reg[4]_i_1_n_10 ;
  wire \buffer_0_reg_222_reg[4]_i_1_n_11 ;
  wire \buffer_0_reg_222_reg[4]_i_1_n_12 ;
  wire \buffer_0_reg_222_reg[4]_i_1_n_5 ;
  wire \buffer_0_reg_222_reg[4]_i_1_n_6 ;
  wire \buffer_0_reg_222_reg[4]_i_1_n_7 ;
  wire \buffer_0_reg_222_reg[4]_i_1_n_8 ;
  wire \buffer_0_reg_222_reg[4]_i_1_n_9 ;
  wire \buffer_0_reg_222_reg[8]_i_1_n_10 ;
  wire \buffer_0_reg_222_reg[8]_i_1_n_11 ;
  wire \buffer_0_reg_222_reg[8]_i_1_n_12 ;
  wire \buffer_0_reg_222_reg[8]_i_1_n_5 ;
  wire \buffer_0_reg_222_reg[8]_i_1_n_6 ;
  wire \buffer_0_reg_222_reg[8]_i_1_n_7 ;
  wire \buffer_0_reg_222_reg[8]_i_1_n_8 ;
  wire \buffer_0_reg_222_reg[8]_i_1_n_9 ;
  wire \buffer_0_reg_222_reg_n_5_[16] ;
  wire \buffer_0_reg_222_reg_n_5_[17] ;
  wire \buffer_0_reg_222_reg_n_5_[18] ;
  wire grp_padding2d_fix16_fu_505_output_r_we0;
  wire grp_pointwise_conv2d_fix_fu_544_ap_done;
  wire grp_pointwise_conv2d_fix_fu_544_ap_start_reg;
  wire [9:0]grp_pointwise_conv2d_fix_fu_544_input_r_address0;
  wire \i_0_reg_392_reg[0] ;
  wire \i_0_reg_392_reg[1] ;
  wire \i_0_reg_392_reg[2] ;
  wire \i_0_reg_392_reg[3] ;
  wire \i_0_reg_392_reg[4] ;
  wire \i_0_reg_392_reg[5] ;
  wire \i_0_reg_392_reg[6] ;
  wire \i_0_reg_392_reg[7] ;
  wire \i_0_reg_392_reg[8] ;
  wire \i_0_reg_392_reg[9] ;
  wire in_d_0_reg_232;
  wire \in_d_0_reg_232[0]_i_1_n_5 ;
  wire in_d_0_reg_232_pp0_iter1_reg;
  wire \in_d_0_reg_232_pp0_iter1_reg[0]_i_1_n_5 ;
  wire in_d_0_reg_232_pp0_iter2_reg;
  wire [9:0]indvar_flatten_reg_189;
  wire load;
  wire mul_ln37_fu_493_p2_i_10_n_5;
  wire mul_ln37_fu_493_p2_i_11_n_5;
  wire mul_ln37_fu_493_p2_i_12_n_5;
  wire mul_ln37_fu_493_p2_i_13_n_5;
  wire mul_ln37_fu_493_p2_i_14_n_5;
  wire mul_ln37_fu_493_p2_i_15_n_5;
  wire mul_ln37_fu_493_p2_i_16_n_5;
  wire mul_ln37_fu_493_p2_i_2_n_5;
  wire mul_ln37_fu_493_p2_i_3_n_5;
  wire mul_ln37_fu_493_p2_i_4_n_5;
  wire mul_ln37_fu_493_p2_i_5_n_5;
  wire mul_ln37_fu_493_p2_i_6_n_5;
  wire mul_ln37_fu_493_p2_i_7_n_5;
  wire mul_ln37_fu_493_p2_i_8_n_5;
  wire mul_ln37_fu_493_p2_i_9_n_5;
  wire mul_ln37_fu_493_p2_n_100;
  wire mul_ln37_fu_493_p2_n_101;
  wire mul_ln37_fu_493_p2_n_102;
  wire mul_ln37_fu_493_p2_n_103;
  wire mul_ln37_fu_493_p2_n_104;
  wire mul_ln37_fu_493_p2_n_105;
  wire mul_ln37_fu_493_p2_n_106;
  wire mul_ln37_fu_493_p2_n_107;
  wire mul_ln37_fu_493_p2_n_108;
  wire mul_ln37_fu_493_p2_n_109;
  wire mul_ln37_fu_493_p2_n_110;
  wire mul_ln37_fu_493_p2_n_78;
  wire mul_ln37_fu_493_p2_n_98;
  wire mul_ln37_fu_493_p2_n_99;
  wire [15:0]mux_4_0;
  wire [11:11]\network_mux_164_16_1_1_U19/mux_2_0 ;
  wire out_d_0_reg_167;
  wire \out_d_0_reg_167_reg_n_5_[0] ;
  wire \out_d_0_reg_167_reg_n_5_[1] ;
  wire \out_d_0_reg_167_reg_n_5_[3] ;
  wire \out_d_0_reg_167_reg_n_5_[4] ;
  wire [4:0]out_d_fu_261_p2;
  wire [4:0]out_d_reg_592;
  wire [4:0]out_h_0_reg_200;
  wire [4:0]out_w_0_reg_211;
  wire [4:0]out_w_fu_568_p2;
  wire [11:0]output_r_address0;
  wire output_r_ce0;
  wire p_2_in;
  wire [13:3]phi_mul_reg_178;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [9:0]ram_reg_0_10;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_157_n_5;
  wire ram_reg_0_i_157_n_6;
  wire ram_reg_0_i_157_n_7;
  wire ram_reg_0_i_157_n_8;
  wire ram_reg_0_i_158_n_5;
  wire ram_reg_0_i_159_n_5;
  wire ram_reg_0_i_187_n_5;
  wire ram_reg_0_i_187_n_6;
  wire ram_reg_0_i_187_n_7;
  wire ram_reg_0_i_187_n_8;
  wire ram_reg_0_i_212_n_5;
  wire ram_reg_0_i_212_n_6;
  wire ram_reg_0_i_212_n_7;
  wire ram_reg_0_i_212_n_8;
  wire ram_reg_0_i_308_n_5;
  wire ram_reg_0_i_309_n_5;
  wire ram_reg_0_i_310_n_5;
  wire ram_reg_0_i_311_n_5;
  wire ram_reg_0_i_312_n_5;
  wire ram_reg_0_i_348_n_5;
  wire ram_reg_0_i_349_n_5;
  wire ram_reg_0_i_350_n_5;
  wire ram_reg_0_i_351_n_5;
  wire ram_reg_0_i_387_n_5;
  wire ram_reg_0_i_388_n_5;
  wire ram_reg_0_i_389_n_5;
  wire ram_reg_0_i_390_n_5;
  wire ram_reg_0_i_44_n_8;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_2_3;
  wire ram_reg_2_4;
  wire ram_reg_2_5;
  wire ram_reg_2_6;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_2;
  wire ram_reg_3_3;
  wire ram_reg_3_4;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_4_1;
  wire ram_reg_4_2;
  wire ram_reg_4_3;
  wire ram_reg_4_4;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_1;
  wire ram_reg_5_2;
  wire ram_reg_5_3;
  wire ram_reg_5_4;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_6_1;
  wire ram_reg_6_2;
  wire ram_reg_6_3;
  wire ram_reg_6_4;
  wire ram_reg_7;
  wire ram_reg_7_0;
  wire ram_reg_7_1;
  wire ram_reg_7_2;
  wire ram_reg_7_3;
  wire ram_reg_7_4;
  wire sel;
  wire [4:0]select_ln31_fu_460_p3;
  wire [4:0]select_ln31_reg_616;
  wire \select_ln31_reg_616[4]_i_2_n_5 ;
  wire [4:2]select_ln32_reg_611;
  wire \select_ln32_reg_611[4]_i_1_n_5 ;
  wire \select_ln32_reg_611[4]_i_3_n_5 ;
  wire [15:0]sext_ln34_reg_597;
  wire [10:2]sext_ln37_1_fu_478_p1;
  wire [18:0]trunc_ln_reg_636;
  wire [13:3]zext_ln24_reg_579_reg;
  wire [13:0]\zext_ln24_reg_579_reg[11]_0 ;
  wire [3:2]\NLW_add_ln24_reg_584_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln24_reg_584_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln37_reg_621_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln37_reg_621_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_buffer_0_reg_222_reg[16]_i_1_CO_UNCONNECTED ;
  wire NLW_mul_ln37_fu_493_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln37_fu_493_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln37_fu_493_p2_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln37_fu_493_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln37_fu_493_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln37_fu_493_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln37_fu_493_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln37_fu_493_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln37_fu_493_p2_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_mul_ln37_fu_493_p2_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln37_fu_493_p2_PCOUT_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_44_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_44_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_584[10]_i_2 
       (.I0(phi_mul_reg_178[9]),
        .O(\add_ln24_reg_584[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_584[10]_i_3 
       (.I0(phi_mul_reg_178[8]),
        .O(\add_ln24_reg_584[10]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_584[6]_i_2 
       (.I0(phi_mul_reg_178[4]),
        .O(\add_ln24_reg_584[6]_i_2_n_5 ));
  FDRE \add_ln24_reg_584_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_249_p2[10]),
        .Q(add_ln24_reg_584[10]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_584_reg[10]_i_1 
       (.CI(\add_ln24_reg_584_reg[6]_i_1_n_5 ),
        .CO({\add_ln24_reg_584_reg[10]_i_1_n_5 ,\add_ln24_reg_584_reg[10]_i_1_n_6 ,\add_ln24_reg_584_reg[10]_i_1_n_7 ,\add_ln24_reg_584_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_178[9:8],1'b0}),
        .O(add_ln24_fu_249_p2[10:7]),
        .S({phi_mul_reg_178[10],\add_ln24_reg_584[10]_i_2_n_5 ,\add_ln24_reg_584[10]_i_3_n_5 ,phi_mul_reg_178[7]}));
  FDRE \add_ln24_reg_584_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_249_p2[11]),
        .Q(add_ln24_reg_584[11]),
        .R(1'b0));
  FDRE \add_ln24_reg_584_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_249_p2[12]),
        .Q(add_ln24_reg_584[12]),
        .R(1'b0));
  FDRE \add_ln24_reg_584_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_249_p2[13]),
        .Q(add_ln24_reg_584[13]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_584_reg[13]_i_1 
       (.CI(\add_ln24_reg_584_reg[10]_i_1_n_5 ),
        .CO({\NLW_add_ln24_reg_584_reg[13]_i_1_CO_UNCONNECTED [3:2],\add_ln24_reg_584_reg[13]_i_1_n_7 ,\add_ln24_reg_584_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln24_reg_584_reg[13]_i_1_O_UNCONNECTED [3],add_ln24_fu_249_p2[13:11]}),
        .S({1'b0,phi_mul_reg_178[13:11]}));
  FDRE \add_ln24_reg_584_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_249_p2[3]),
        .Q(add_ln24_reg_584[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_584_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_249_p2[4]),
        .Q(add_ln24_reg_584[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_584_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_249_p2[5]),
        .Q(add_ln24_reg_584[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_584_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_249_p2[6]),
        .Q(add_ln24_reg_584[6]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_584_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\add_ln24_reg_584_reg[6]_i_1_n_5 ,\add_ln24_reg_584_reg[6]_i_1_n_6 ,\add_ln24_reg_584_reg[6]_i_1_n_7 ,\add_ln24_reg_584_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_178[4],1'b0}),
        .O(add_ln24_fu_249_p2[6:3]),
        .S({phi_mul_reg_178[6:5],\add_ln24_reg_584[6]_i_2_n_5 ,phi_mul_reg_178[3]}));
  FDRE \add_ln24_reg_584_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_249_p2[7]),
        .Q(add_ln24_reg_584[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_584_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_249_p2[8]),
        .Q(add_ln24_reg_584[8]),
        .R(1'b0));
  FDRE \add_ln24_reg_584_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_249_p2[9]),
        .Q(add_ln24_reg_584[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln31_reg_606[0]_i_1 
       (.I0(indvar_flatten_reg_189[0]),
        .O(add_ln31_fu_396_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln31_reg_606[1]_i_1 
       (.I0(indvar_flatten_reg_189[0]),
        .I1(indvar_flatten_reg_189[1]),
        .O(add_ln31_fu_396_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln31_reg_606[2]_i_1 
       (.I0(indvar_flatten_reg_189[1]),
        .I1(indvar_flatten_reg_189[0]),
        .I2(indvar_flatten_reg_189[2]),
        .O(add_ln31_fu_396_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln31_reg_606[3]_i_1 
       (.I0(indvar_flatten_reg_189[2]),
        .I1(indvar_flatten_reg_189[0]),
        .I2(indvar_flatten_reg_189[1]),
        .I3(indvar_flatten_reg_189[3]),
        .O(add_ln31_fu_396_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln31_reg_606[4]_i_1 
       (.I0(indvar_flatten_reg_189[3]),
        .I1(indvar_flatten_reg_189[1]),
        .I2(indvar_flatten_reg_189[0]),
        .I3(indvar_flatten_reg_189[2]),
        .I4(indvar_flatten_reg_189[4]),
        .O(add_ln31_fu_396_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln31_reg_606[5]_i_1 
       (.I0(indvar_flatten_reg_189[2]),
        .I1(indvar_flatten_reg_189[0]),
        .I2(indvar_flatten_reg_189[1]),
        .I3(indvar_flatten_reg_189[3]),
        .I4(indvar_flatten_reg_189[4]),
        .I5(indvar_flatten_reg_189[5]),
        .O(add_ln31_fu_396_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln31_reg_606[6]_i_1 
       (.I0(\add_ln31_reg_606[9]_i_2_n_5 ),
        .I1(indvar_flatten_reg_189[6]),
        .O(add_ln31_fu_396_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln31_reg_606[7]_i_1 
       (.I0(\add_ln31_reg_606[9]_i_2_n_5 ),
        .I1(indvar_flatten_reg_189[6]),
        .I2(indvar_flatten_reg_189[7]),
        .O(add_ln31_fu_396_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \add_ln31_reg_606[8]_i_1 
       (.I0(indvar_flatten_reg_189[7]),
        .I1(indvar_flatten_reg_189[6]),
        .I2(\add_ln31_reg_606[9]_i_2_n_5 ),
        .I3(indvar_flatten_reg_189[8]),
        .O(add_ln31_fu_396_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \add_ln31_reg_606[9]_i_1 
       (.I0(indvar_flatten_reg_189[8]),
        .I1(\add_ln31_reg_606[9]_i_2_n_5 ),
        .I2(indvar_flatten_reg_189[6]),
        .I3(indvar_flatten_reg_189[7]),
        .I4(indvar_flatten_reg_189[9]),
        .O(add_ln31_fu_396_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \add_ln31_reg_606[9]_i_2 
       (.I0(indvar_flatten_reg_189[2]),
        .I1(indvar_flatten_reg_189[0]),
        .I2(indvar_flatten_reg_189[1]),
        .I3(indvar_flatten_reg_189[3]),
        .I4(indvar_flatten_reg_189[4]),
        .I5(indvar_flatten_reg_189[5]),
        .O(\add_ln31_reg_606[9]_i_2_n_5 ));
  FDRE \add_ln31_reg_606_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_396_p2[0]),
        .Q(add_ln31_reg_606[0]),
        .R(1'b0));
  FDRE \add_ln31_reg_606_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_396_p2[1]),
        .Q(add_ln31_reg_606[1]),
        .R(1'b0));
  FDRE \add_ln31_reg_606_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_396_p2[2]),
        .Q(add_ln31_reg_606[2]),
        .R(1'b0));
  FDRE \add_ln31_reg_606_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_396_p2[3]),
        .Q(add_ln31_reg_606[3]),
        .R(1'b0));
  FDRE \add_ln31_reg_606_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_396_p2[4]),
        .Q(add_ln31_reg_606[4]),
        .R(1'b0));
  FDRE \add_ln31_reg_606_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_396_p2[5]),
        .Q(add_ln31_reg_606[5]),
        .R(1'b0));
  FDRE \add_ln31_reg_606_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_396_p2[6]),
        .Q(add_ln31_reg_606[6]),
        .R(1'b0));
  FDRE \add_ln31_reg_606_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_396_p2[7]),
        .Q(add_ln31_reg_606[7]),
        .R(1'b0));
  FDRE \add_ln31_reg_606_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_396_p2[8]),
        .Q(add_ln31_reg_606[8]),
        .R(1'b0));
  FDRE \add_ln31_reg_606_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_396_p2[9]),
        .Q(add_ln31_reg_606[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \add_ln37_reg_621[10]_i_2 
       (.I0(out_h_0_reg_200[4]),
        .I1(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I2(out_h_0_reg_200[3]),
        .I3(out_h_0_reg_200[1]),
        .I4(out_h_0_reg_200[0]),
        .I5(out_h_0_reg_200[2]),
        .O(\add_ln37_reg_621[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h10)) 
    \add_ln37_reg_621[2]_i_2 
       (.I0(out_h_0_reg_200[2]),
        .I1(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I2(out_w_0_reg_211[4]),
        .O(\add_ln37_reg_621[2]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h10)) 
    \add_ln37_reg_621[2]_i_3 
       (.I0(out_h_0_reg_200[1]),
        .I1(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I2(out_w_0_reg_211[3]),
        .O(\add_ln37_reg_621[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCFFFFFF7F)) 
    \add_ln37_reg_621[2]_i_4 
       (.I0(out_w_0_reg_211[4]),
        .I1(out_w_0_reg_211[2]),
        .I2(out_w_0_reg_211[3]),
        .I3(out_w_0_reg_211[0]),
        .I4(out_w_0_reg_211[1]),
        .I5(out_h_0_reg_200[0]),
        .O(\add_ln37_reg_621[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h56969696A9696969)) 
    \add_ln37_reg_621[2]_i_5 
       (.I0(\add_ln37_reg_621[2]_i_2_n_5 ),
        .I1(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I2(out_h_0_reg_200[0]),
        .I3(out_h_0_reg_200[2]),
        .I4(out_h_0_reg_200[1]),
        .I5(out_h_0_reg_200[3]),
        .O(\add_ln37_reg_621[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hC0DD3F22C0223FDD)) 
    \add_ln37_reg_621[2]_i_6 
       (.I0(out_w_0_reg_211[3]),
        .I1(out_h_0_reg_200[1]),
        .I2(out_h_0_reg_200[0]),
        .I3(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I4(out_h_0_reg_200[2]),
        .I5(out_w_0_reg_211[4]),
        .O(\add_ln37_reg_621[2]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h04FB0BF4)) 
    \add_ln37_reg_621[2]_i_7 
       (.I0(out_w_0_reg_211[2]),
        .I1(out_h_0_reg_200[0]),
        .I2(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I3(out_h_0_reg_200[1]),
        .I4(out_w_0_reg_211[3]),
        .O(\add_ln37_reg_621[2]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_621[2]_i_8 
       (.I0(out_w_0_reg_211[2]),
        .I1(out_h_0_reg_200[0]),
        .O(\add_ln37_reg_621[2]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln37_reg_621[6]_i_2 
       (.I0(out_h_0_reg_200[1]),
        .I1(out_h_0_reg_200[0]),
        .I2(out_h_0_reg_200[2]),
        .I3(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I4(out_h_0_reg_200[3]),
        .O(\add_ln37_reg_621[6]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln37_reg_621[6]_i_3 
       (.I0(out_h_0_reg_200[0]),
        .I1(out_h_0_reg_200[1]),
        .I2(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I3(out_h_0_reg_200[2]),
        .O(\add_ln37_reg_621[6]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h1540)) 
    \add_ln37_reg_621[6]_i_4 
       (.I0(out_h_0_reg_200[4]),
        .I1(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I2(out_h_0_reg_200[0]),
        .I3(out_h_0_reg_200[1]),
        .O(\add_ln37_reg_621[6]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h14)) 
    \add_ln37_reg_621[6]_i_5 
       (.I0(out_h_0_reg_200[3]),
        .I1(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I2(out_h_0_reg_200[0]),
        .O(\add_ln37_reg_621[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hA9A5A5A5A5A5A5A5)) 
    \add_ln37_reg_621[6]_i_6 
       (.I0(out_h_0_reg_200[4]),
        .I1(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I2(out_h_0_reg_200[3]),
        .I3(out_h_0_reg_200[1]),
        .I4(out_h_0_reg_200[0]),
        .I5(out_h_0_reg_200[2]),
        .O(\add_ln37_reg_621[6]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hA9A5A5A5)) 
    \add_ln37_reg_621[6]_i_7 
       (.I0(out_h_0_reg_200[3]),
        .I1(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I2(out_h_0_reg_200[2]),
        .I3(out_h_0_reg_200[0]),
        .I4(out_h_0_reg_200[1]),
        .O(\add_ln37_reg_621[6]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hC6636633)) 
    \add_ln37_reg_621[6]_i_8 
       (.I0(out_h_0_reg_200[4]),
        .I1(out_h_0_reg_200[2]),
        .I2(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I3(out_h_0_reg_200[1]),
        .I4(out_h_0_reg_200[0]),
        .O(\add_ln37_reg_621[6]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hF81E781E07E187E1)) 
    \add_ln37_reg_621[6]_i_9 
       (.I0(out_h_0_reg_200[0]),
        .I1(\select_ln31_reg_616[4]_i_2_n_5 ),
        .I2(out_h_0_reg_200[1]),
        .I3(out_h_0_reg_200[3]),
        .I4(out_h_0_reg_200[2]),
        .I5(out_h_0_reg_200[4]),
        .O(\add_ln37_reg_621[6]_i_9_n_5 ));
  FDRE \add_ln37_reg_621_reg[0] 
       (.C(ap_clk),
        .CE(load),
        .D(out_w_0_reg_211[0]),
        .Q(grp_pointwise_conv2d_fix_fu_544_input_r_address0[0]),
        .R(\select_ln32_reg_611[4]_i_1_n_5 ));
  FDRE \add_ln37_reg_621_reg[10] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln37_1_fu_478_p1[10]),
        .Q(\add_ln37_reg_621_reg[10]_0 ),
        .R(1'b0));
  CARRY4 \add_ln37_reg_621_reg[10]_i_1 
       (.CI(\add_ln37_reg_621_reg[6]_i_1_n_5 ),
        .CO(\NLW_add_ln37_reg_621_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln37_reg_621_reg[10]_i_1_O_UNCONNECTED [3:1],sext_ln37_1_fu_478_p1[10]}),
        .S({1'b0,1'b0,1'b0,\add_ln37_reg_621[10]_i_2_n_5 }));
  FDRE \add_ln37_reg_621_reg[1] 
       (.C(ap_clk),
        .CE(load),
        .D(out_w_0_reg_211[1]),
        .Q(grp_pointwise_conv2d_fix_fu_544_input_r_address0[1]),
        .R(\select_ln32_reg_611[4]_i_1_n_5 ));
  FDRE \add_ln37_reg_621_reg[2] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln37_1_fu_478_p1[2]),
        .Q(grp_pointwise_conv2d_fix_fu_544_input_r_address0[2]),
        .R(1'b0));
  CARRY4 \add_ln37_reg_621_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_reg_621_reg[2]_i_1_n_5 ,\add_ln37_reg_621_reg[2]_i_1_n_6 ,\add_ln37_reg_621_reg[2]_i_1_n_7 ,\add_ln37_reg_621_reg[2]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln37_reg_621[2]_i_2_n_5 ,\add_ln37_reg_621[2]_i_3_n_5 ,\add_ln37_reg_621[2]_i_4_n_5 ,1'b0}),
        .O(sext_ln37_1_fu_478_p1[5:2]),
        .S({\add_ln37_reg_621[2]_i_5_n_5 ,\add_ln37_reg_621[2]_i_6_n_5 ,\add_ln37_reg_621[2]_i_7_n_5 ,\add_ln37_reg_621[2]_i_8_n_5 }));
  FDRE \add_ln37_reg_621_reg[3] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln37_1_fu_478_p1[3]),
        .Q(grp_pointwise_conv2d_fix_fu_544_input_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln37_reg_621_reg[4] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln37_1_fu_478_p1[4]),
        .Q(grp_pointwise_conv2d_fix_fu_544_input_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln37_reg_621_reg[5] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln37_1_fu_478_p1[5]),
        .Q(grp_pointwise_conv2d_fix_fu_544_input_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln37_reg_621_reg[6] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln37_1_fu_478_p1[6]),
        .Q(grp_pointwise_conv2d_fix_fu_544_input_r_address0[6]),
        .R(1'b0));
  CARRY4 \add_ln37_reg_621_reg[6]_i_1 
       (.CI(\add_ln37_reg_621_reg[2]_i_1_n_5 ),
        .CO({\add_ln37_reg_621_reg[6]_i_1_n_5 ,\add_ln37_reg_621_reg[6]_i_1_n_6 ,\add_ln37_reg_621_reg[6]_i_1_n_7 ,\add_ln37_reg_621_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln37_reg_621[6]_i_2_n_5 ,\add_ln37_reg_621[6]_i_3_n_5 ,\add_ln37_reg_621[6]_i_4_n_5 ,\add_ln37_reg_621[6]_i_5_n_5 }),
        .O(sext_ln37_1_fu_478_p1[9:6]),
        .S({\add_ln37_reg_621[6]_i_6_n_5 ,\add_ln37_reg_621[6]_i_7_n_5 ,\add_ln37_reg_621[6]_i_8_n_5 ,\add_ln37_reg_621[6]_i_9_n_5 }));
  FDRE \add_ln37_reg_621_reg[7] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln37_1_fu_478_p1[7]),
        .Q(grp_pointwise_conv2d_fix_fu_544_input_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln37_reg_621_reg[8] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln37_1_fu_478_p1[8]),
        .Q(grp_pointwise_conv2d_fix_fu_544_input_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln37_reg_621_reg[9] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln37_1_fu_478_p1[9]),
        .Q(grp_pointwise_conv2d_fix_fu_544_input_r_address0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_167_reg_n_5_[4] ),
        .I2(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .I3(\network_mux_164_16_1_1_U19/mux_2_0 ),
        .I4(grp_pointwise_conv2d_fix_fu_544_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_fu_544_ap_done));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(p_2_in),
        .I1(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(\ap_CS_fsm[0]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .O(\network_mux_164_16_1_1_U19/mux_2_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(grp_pointwise_conv2d_fix_fu_544_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(\ap_CS_fsm[1]_i_2_n_5 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(indvar_flatten_reg_189[1]),
        .I1(indvar_flatten_reg_189[0]),
        .I2(indvar_flatten_reg_189[3]),
        .I3(indvar_flatten_reg_189[2]),
        .I4(\select_ln32_reg_611[4]_i_3_n_5 ),
        .I5(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(CEA2),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7000000)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(in_d_0_reg_232),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[3]_i_2__1_n_5 ),
        .I5(load),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[3]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h20FF202000000000)) 
    \ap_CS_fsm[4]_i_1__6 
       (.I0(in_d_0_reg_232),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_fu_544_ap_done),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(grp_pointwise_conv2d_fix_fu_544_ap_done),
        .I1(Q[1]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_fu_544_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg[4]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00A800A800A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_rst_n),
        .I1(load),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(in_d_0_reg_232),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080808)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(in_d_0_reg_232),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF4)) 
    \buffer_0_reg_222[0]_i_1 
       (.I0(in_d_0_reg_232_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(load),
        .O(sel));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[0]_i_10 
       (.I0(trunc_ln_reg_636[0]),
        .I1(buffer_0_reg_222_reg[0]),
        .I2(load),
        .I3(sext_ln34_reg_597[0]),
        .O(\buffer_0_reg_222[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[0]_i_3 
       (.I0(trunc_ln_reg_636[3]),
        .I1(load),
        .O(\buffer_0_reg_222[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[0]_i_4 
       (.I0(trunc_ln_reg_636[2]),
        .I1(load),
        .O(\buffer_0_reg_222[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[0]_i_5 
       (.I0(trunc_ln_reg_636[1]),
        .I1(load),
        .O(\buffer_0_reg_222[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[0]_i_6 
       (.I0(trunc_ln_reg_636[0]),
        .I1(load),
        .O(\buffer_0_reg_222[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[0]_i_7 
       (.I0(trunc_ln_reg_636[3]),
        .I1(buffer_0_reg_222_reg[3]),
        .I2(load),
        .I3(sext_ln34_reg_597[3]),
        .O(\buffer_0_reg_222[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[0]_i_8 
       (.I0(trunc_ln_reg_636[2]),
        .I1(buffer_0_reg_222_reg[2]),
        .I2(load),
        .I3(sext_ln34_reg_597[2]),
        .O(\buffer_0_reg_222[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[0]_i_9 
       (.I0(trunc_ln_reg_636[1]),
        .I1(buffer_0_reg_222_reg[1]),
        .I2(load),
        .I3(sext_ln34_reg_597[1]),
        .O(\buffer_0_reg_222[0]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[12]_i_2 
       (.I0(trunc_ln_reg_636[15]),
        .I1(load),
        .O(\buffer_0_reg_222[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[12]_i_3 
       (.I0(trunc_ln_reg_636[14]),
        .I1(load),
        .O(\buffer_0_reg_222[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[12]_i_4 
       (.I0(trunc_ln_reg_636[13]),
        .I1(load),
        .O(\buffer_0_reg_222[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[12]_i_5 
       (.I0(trunc_ln_reg_636[12]),
        .I1(load),
        .O(\buffer_0_reg_222[12]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_222[12]_i_6 
       (.I0(trunc_ln_reg_636[15]),
        .I1(sext_ln34_reg_597[15]),
        .I2(load),
        .I3(buffer_0_reg_222_reg[15]),
        .O(\buffer_0_reg_222[12]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_222[12]_i_7 
       (.I0(trunc_ln_reg_636[14]),
        .I1(sext_ln34_reg_597[15]),
        .I2(load),
        .I3(buffer_0_reg_222_reg[14]),
        .O(\buffer_0_reg_222[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_222[12]_i_8 
       (.I0(trunc_ln_reg_636[13]),
        .I1(sext_ln34_reg_597[15]),
        .I2(load),
        .I3(buffer_0_reg_222_reg[13]),
        .O(\buffer_0_reg_222[12]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[12]_i_9 
       (.I0(trunc_ln_reg_636[12]),
        .I1(buffer_0_reg_222_reg[12]),
        .I2(load),
        .I3(sext_ln34_reg_597[12]),
        .O(\buffer_0_reg_222[12]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[16]_i_2 
       (.I0(trunc_ln_reg_636[18]),
        .I1(load),
        .O(\buffer_0_reg_222[16]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[16]_i_3 
       (.I0(trunc_ln_reg_636[17]),
        .I1(load),
        .O(\buffer_0_reg_222[16]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[16]_i_4 
       (.I0(trunc_ln_reg_636[16]),
        .I1(load),
        .O(\buffer_0_reg_222[16]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \buffer_0_reg_222[16]_i_5 
       (.I0(sext_ln34_reg_597[15]),
        .I1(load),
        .I2(buffer_0_reg_222_reg[19]),
        .I3(trunc_ln_reg_636[18]),
        .O(\buffer_0_reg_222[16]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_222[16]_i_6 
       (.I0(trunc_ln_reg_636[18]),
        .I1(sext_ln34_reg_597[15]),
        .I2(load),
        .I3(\buffer_0_reg_222_reg_n_5_[18] ),
        .O(\buffer_0_reg_222[16]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_222[16]_i_7 
       (.I0(trunc_ln_reg_636[17]),
        .I1(sext_ln34_reg_597[15]),
        .I2(load),
        .I3(\buffer_0_reg_222_reg_n_5_[17] ),
        .O(\buffer_0_reg_222[16]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_222[16]_i_8 
       (.I0(trunc_ln_reg_636[16]),
        .I1(sext_ln34_reg_597[15]),
        .I2(load),
        .I3(\buffer_0_reg_222_reg_n_5_[16] ),
        .O(\buffer_0_reg_222[16]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[4]_i_2 
       (.I0(trunc_ln_reg_636[7]),
        .I1(load),
        .O(\buffer_0_reg_222[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[4]_i_3 
       (.I0(trunc_ln_reg_636[6]),
        .I1(load),
        .O(\buffer_0_reg_222[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[4]_i_4 
       (.I0(trunc_ln_reg_636[5]),
        .I1(load),
        .O(\buffer_0_reg_222[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[4]_i_5 
       (.I0(trunc_ln_reg_636[4]),
        .I1(load),
        .O(\buffer_0_reg_222[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[4]_i_6 
       (.I0(trunc_ln_reg_636[7]),
        .I1(buffer_0_reg_222_reg[7]),
        .I2(load),
        .I3(sext_ln34_reg_597[7]),
        .O(\buffer_0_reg_222[4]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[4]_i_7 
       (.I0(trunc_ln_reg_636[6]),
        .I1(buffer_0_reg_222_reg[6]),
        .I2(load),
        .I3(sext_ln34_reg_597[6]),
        .O(\buffer_0_reg_222[4]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[4]_i_8 
       (.I0(trunc_ln_reg_636[5]),
        .I1(buffer_0_reg_222_reg[5]),
        .I2(load),
        .I3(sext_ln34_reg_597[5]),
        .O(\buffer_0_reg_222[4]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[4]_i_9 
       (.I0(trunc_ln_reg_636[4]),
        .I1(buffer_0_reg_222_reg[4]),
        .I2(load),
        .I3(sext_ln34_reg_597[4]),
        .O(\buffer_0_reg_222[4]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[8]_i_2 
       (.I0(trunc_ln_reg_636[11]),
        .I1(load),
        .O(\buffer_0_reg_222[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[8]_i_3 
       (.I0(trunc_ln_reg_636[10]),
        .I1(load),
        .O(\buffer_0_reg_222[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[8]_i_4 
       (.I0(trunc_ln_reg_636[9]),
        .I1(load),
        .O(\buffer_0_reg_222[8]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_222[8]_i_5 
       (.I0(trunc_ln_reg_636[8]),
        .I1(load),
        .O(\buffer_0_reg_222[8]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[8]_i_6 
       (.I0(trunc_ln_reg_636[11]),
        .I1(buffer_0_reg_222_reg[11]),
        .I2(load),
        .I3(sext_ln34_reg_597[11]),
        .O(\buffer_0_reg_222[8]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[8]_i_7 
       (.I0(trunc_ln_reg_636[10]),
        .I1(buffer_0_reg_222_reg[10]),
        .I2(load),
        .I3(sext_ln34_reg_597[10]),
        .O(\buffer_0_reg_222[8]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[8]_i_8 
       (.I0(trunc_ln_reg_636[9]),
        .I1(buffer_0_reg_222_reg[9]),
        .I2(load),
        .I3(sext_ln34_reg_597[9]),
        .O(\buffer_0_reg_222[8]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_222[8]_i_9 
       (.I0(trunc_ln_reg_636[8]),
        .I1(buffer_0_reg_222_reg[8]),
        .I2(load),
        .I3(sext_ln34_reg_597[8]),
        .O(\buffer_0_reg_222[8]_i_9_n_5 ));
  FDRE \buffer_0_reg_222_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[0]_i_2_n_12 ),
        .Q(buffer_0_reg_222_reg[0]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_222_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\buffer_0_reg_222_reg[0]_i_2_n_5 ,\buffer_0_reg_222_reg[0]_i_2_n_6 ,\buffer_0_reg_222_reg[0]_i_2_n_7 ,\buffer_0_reg_222_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_222[0]_i_3_n_5 ,\buffer_0_reg_222[0]_i_4_n_5 ,\buffer_0_reg_222[0]_i_5_n_5 ,\buffer_0_reg_222[0]_i_6_n_5 }),
        .O({\buffer_0_reg_222_reg[0]_i_2_n_9 ,\buffer_0_reg_222_reg[0]_i_2_n_10 ,\buffer_0_reg_222_reg[0]_i_2_n_11 ,\buffer_0_reg_222_reg[0]_i_2_n_12 }),
        .S({\buffer_0_reg_222[0]_i_7_n_5 ,\buffer_0_reg_222[0]_i_8_n_5 ,\buffer_0_reg_222[0]_i_9_n_5 ,\buffer_0_reg_222[0]_i_10_n_5 }));
  FDRE \buffer_0_reg_222_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[8]_i_1_n_10 ),
        .Q(buffer_0_reg_222_reg[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[8]_i_1_n_9 ),
        .Q(buffer_0_reg_222_reg[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[12]_i_1_n_12 ),
        .Q(buffer_0_reg_222_reg[12]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_222_reg[12]_i_1 
       (.CI(\buffer_0_reg_222_reg[8]_i_1_n_5 ),
        .CO({\buffer_0_reg_222_reg[12]_i_1_n_5 ,\buffer_0_reg_222_reg[12]_i_1_n_6 ,\buffer_0_reg_222_reg[12]_i_1_n_7 ,\buffer_0_reg_222_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_222[12]_i_2_n_5 ,\buffer_0_reg_222[12]_i_3_n_5 ,\buffer_0_reg_222[12]_i_4_n_5 ,\buffer_0_reg_222[12]_i_5_n_5 }),
        .O({\buffer_0_reg_222_reg[12]_i_1_n_9 ,\buffer_0_reg_222_reg[12]_i_1_n_10 ,\buffer_0_reg_222_reg[12]_i_1_n_11 ,\buffer_0_reg_222_reg[12]_i_1_n_12 }),
        .S({\buffer_0_reg_222[12]_i_6_n_5 ,\buffer_0_reg_222[12]_i_7_n_5 ,\buffer_0_reg_222[12]_i_8_n_5 ,\buffer_0_reg_222[12]_i_9_n_5 }));
  FDRE \buffer_0_reg_222_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[12]_i_1_n_11 ),
        .Q(buffer_0_reg_222_reg[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[12]_i_1_n_10 ),
        .Q(buffer_0_reg_222_reg[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[12]_i_1_n_9 ),
        .Q(buffer_0_reg_222_reg[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[16]_i_1_n_12 ),
        .Q(\buffer_0_reg_222_reg_n_5_[16] ),
        .R(1'b0));
  CARRY4 \buffer_0_reg_222_reg[16]_i_1 
       (.CI(\buffer_0_reg_222_reg[12]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_222_reg[16]_i_1_CO_UNCONNECTED [3],\buffer_0_reg_222_reg[16]_i_1_n_6 ,\buffer_0_reg_222_reg[16]_i_1_n_7 ,\buffer_0_reg_222_reg[16]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_0_reg_222[16]_i_2_n_5 ,\buffer_0_reg_222[16]_i_3_n_5 ,\buffer_0_reg_222[16]_i_4_n_5 }),
        .O({\buffer_0_reg_222_reg[16]_i_1_n_9 ,\buffer_0_reg_222_reg[16]_i_1_n_10 ,\buffer_0_reg_222_reg[16]_i_1_n_11 ,\buffer_0_reg_222_reg[16]_i_1_n_12 }),
        .S({\buffer_0_reg_222[16]_i_5_n_5 ,\buffer_0_reg_222[16]_i_6_n_5 ,\buffer_0_reg_222[16]_i_7_n_5 ,\buffer_0_reg_222[16]_i_8_n_5 }));
  FDRE \buffer_0_reg_222_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[16]_i_1_n_11 ),
        .Q(\buffer_0_reg_222_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[16]_i_1_n_10 ),
        .Q(\buffer_0_reg_222_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[16]_i_1_n_9 ),
        .Q(buffer_0_reg_222_reg[19]),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[0]_i_2_n_11 ),
        .Q(buffer_0_reg_222_reg[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[0]_i_2_n_10 ),
        .Q(buffer_0_reg_222_reg[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[0]_i_2_n_9 ),
        .Q(buffer_0_reg_222_reg[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[4]_i_1_n_12 ),
        .Q(buffer_0_reg_222_reg[4]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_222_reg[4]_i_1 
       (.CI(\buffer_0_reg_222_reg[0]_i_2_n_5 ),
        .CO({\buffer_0_reg_222_reg[4]_i_1_n_5 ,\buffer_0_reg_222_reg[4]_i_1_n_6 ,\buffer_0_reg_222_reg[4]_i_1_n_7 ,\buffer_0_reg_222_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_222[4]_i_2_n_5 ,\buffer_0_reg_222[4]_i_3_n_5 ,\buffer_0_reg_222[4]_i_4_n_5 ,\buffer_0_reg_222[4]_i_5_n_5 }),
        .O({\buffer_0_reg_222_reg[4]_i_1_n_9 ,\buffer_0_reg_222_reg[4]_i_1_n_10 ,\buffer_0_reg_222_reg[4]_i_1_n_11 ,\buffer_0_reg_222_reg[4]_i_1_n_12 }),
        .S({\buffer_0_reg_222[4]_i_6_n_5 ,\buffer_0_reg_222[4]_i_7_n_5 ,\buffer_0_reg_222[4]_i_8_n_5 ,\buffer_0_reg_222[4]_i_9_n_5 }));
  FDRE \buffer_0_reg_222_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[4]_i_1_n_11 ),
        .Q(buffer_0_reg_222_reg[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[4]_i_1_n_10 ),
        .Q(buffer_0_reg_222_reg[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[4]_i_1_n_9 ),
        .Q(buffer_0_reg_222_reg[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_222_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[8]_i_1_n_12 ),
        .Q(buffer_0_reg_222_reg[8]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_222_reg[8]_i_1 
       (.CI(\buffer_0_reg_222_reg[4]_i_1_n_5 ),
        .CO({\buffer_0_reg_222_reg[8]_i_1_n_5 ,\buffer_0_reg_222_reg[8]_i_1_n_6 ,\buffer_0_reg_222_reg[8]_i_1_n_7 ,\buffer_0_reg_222_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_222[8]_i_2_n_5 ,\buffer_0_reg_222[8]_i_3_n_5 ,\buffer_0_reg_222[8]_i_4_n_5 ,\buffer_0_reg_222[8]_i_5_n_5 }),
        .O({\buffer_0_reg_222_reg[8]_i_1_n_9 ,\buffer_0_reg_222_reg[8]_i_1_n_10 ,\buffer_0_reg_222_reg[8]_i_1_n_11 ,\buffer_0_reg_222_reg[8]_i_1_n_12 }),
        .S({\buffer_0_reg_222[8]_i_6_n_5 ,\buffer_0_reg_222[8]_i_7_n_5 ,\buffer_0_reg_222[8]_i_8_n_5 ,\buffer_0_reg_222[8]_i_9_n_5 }));
  FDRE \buffer_0_reg_222_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_222_reg[8]_i_1_n_11 ),
        .Q(buffer_0_reg_222_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFFAAAAAAAA)) 
    grp_pointwise_conv2d_fix_fu_544_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_CS_fsm_state2),
        .I2(\out_d_0_reg_167_reg_n_5_[4] ),
        .I3(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .I4(\network_mux_164_16_1_1_U19/mux_2_0 ),
        .I5(grp_pointwise_conv2d_fix_fu_544_ap_start_reg),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \in_d_0_reg_232[0]_i_1 
       (.I0(in_d_0_reg_232),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(load),
        .O(\in_d_0_reg_232[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \in_d_0_reg_232_pp0_iter1_reg[0]_i_1 
       (.I0(in_d_0_reg_232),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(in_d_0_reg_232_pp0_iter1_reg),
        .O(\in_d_0_reg_232_pp0_iter1_reg[0]_i_1_n_5 ));
  FDRE \in_d_0_reg_232_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_232_pp0_iter1_reg[0]_i_1_n_5 ),
        .Q(in_d_0_reg_232_pp0_iter1_reg),
        .R(1'b0));
  FDRE \in_d_0_reg_232_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_0_reg_232_pp0_iter1_reg),
        .Q(in_d_0_reg_232_pp0_iter2_reg),
        .R(1'b0));
  FDRE \in_d_0_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_232[0]_i_1_n_5 ),
        .Q(in_d_0_reg_232),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \indvar_flatten_reg_189[9]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_167_reg_n_5_[1] ),
        .I2(\out_d_0_reg_167_reg_n_5_[0] ),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .I4(p_2_in),
        .I5(\out_d_0_reg_167_reg_n_5_[4] ),
        .O(CEA2));
  FDRE \indvar_flatten_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(add_ln31_reg_606[0]),
        .Q(indvar_flatten_reg_189[0]),
        .R(CEA2));
  FDRE \indvar_flatten_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(add_ln31_reg_606[1]),
        .Q(indvar_flatten_reg_189[1]),
        .R(CEA2));
  FDRE \indvar_flatten_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(add_ln31_reg_606[2]),
        .Q(indvar_flatten_reg_189[2]),
        .R(CEA2));
  FDRE \indvar_flatten_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(add_ln31_reg_606[3]),
        .Q(indvar_flatten_reg_189[3]),
        .R(CEA2));
  FDRE \indvar_flatten_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(add_ln31_reg_606[4]),
        .Q(indvar_flatten_reg_189[4]),
        .R(CEA2));
  FDRE \indvar_flatten_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(add_ln31_reg_606[5]),
        .Q(indvar_flatten_reg_189[5]),
        .R(CEA2));
  FDRE \indvar_flatten_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(add_ln31_reg_606[6]),
        .Q(indvar_flatten_reg_189[6]),
        .R(CEA2));
  FDRE \indvar_flatten_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(add_ln31_reg_606[7]),
        .Q(indvar_flatten_reg_189[7]),
        .R(CEA2));
  FDRE \indvar_flatten_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(add_ln31_reg_606[8]),
        .Q(indvar_flatten_reg_189[8]),
        .R(CEA2));
  FDRE \indvar_flatten_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(add_ln31_reg_606[9]),
        .Q(indvar_flatten_reg_189[9]),
        .R(CEA2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln37_fu_493_p2
       (.A({mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_3_n_5,mul_ln37_fu_493_p2_i_4_n_5,mul_ln37_fu_493_p2_i_5_n_5,mul_ln37_fu_493_p2_i_6_n_5,mul_ln37_fu_493_p2_i_7_n_5,mul_ln37_fu_493_p2_i_8_n_5,mul_ln37_fu_493_p2_i_9_n_5,mul_ln37_fu_493_p2_i_10_n_5,mul_ln37_fu_493_p2_i_11_n_5,mul_ln37_fu_493_p2_i_12_n_5,mul_ln37_fu_493_p2_i_13_n_5,mul_ln37_fu_493_p2_i_14_n_5,mul_ln37_fu_493_p2_i_15_n_5,mul_ln37_fu_493_p2_i_16_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln37_fu_493_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln37_fu_493_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln37_fu_493_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln37_fu_493_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln37_fu_493_p2_i_2_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln37_fu_493_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln37_fu_493_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln37_fu_493_p2_P_UNCONNECTED[47:33],mul_ln37_fu_493_p2_n_78,trunc_ln_reg_636,mul_ln37_fu_493_p2_n_98,mul_ln37_fu_493_p2_n_99,mul_ln37_fu_493_p2_n_100,mul_ln37_fu_493_p2_n_101,mul_ln37_fu_493_p2_n_102,mul_ln37_fu_493_p2_n_103,mul_ln37_fu_493_p2_n_104,mul_ln37_fu_493_p2_n_105,mul_ln37_fu_493_p2_n_106,mul_ln37_fu_493_p2_n_107,mul_ln37_fu_493_p2_n_108,mul_ln37_fu_493_p2_n_109,mul_ln37_fu_493_p2_n_110}),
        .PATTERNBDETECT(NLW_mul_ln37_fu_493_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln37_fu_493_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln37_fu_493_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln37_fu_493_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln37_fu_493_p2_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(in_d_0_reg_232),
        .O(CEB2));
  LUT4 #(
    .INIT(16'h9039)) 
    mul_ln37_fu_493_p2_i_10
       (.I0(\out_d_0_reg_167_reg_n_5_[0] ),
        .I1(\out_d_0_reg_167_reg_n_5_[1] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(mul_ln37_fu_493_p2_i_10_n_5));
  LUT4 #(
    .INIT(16'h9AE1)) 
    mul_ln37_fu_493_p2_i_11
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(\out_d_0_reg_167_reg_n_5_[3] ),
        .I3(p_2_in),
        .O(mul_ln37_fu_493_p2_i_11_n_5));
  LUT4 #(
    .INIT(16'hC213)) 
    mul_ln37_fu_493_p2_i_12
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(\out_d_0_reg_167_reg_n_5_[3] ),
        .I3(p_2_in),
        .O(mul_ln37_fu_493_p2_i_12_n_5));
  LUT4 #(
    .INIT(16'hC667)) 
    mul_ln37_fu_493_p2_i_13
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(mul_ln37_fu_493_p2_i_13_n_5));
  LUT4 #(
    .INIT(16'hF7B0)) 
    mul_ln37_fu_493_p2_i_14
       (.I0(\out_d_0_reg_167_reg_n_5_[3] ),
        .I1(p_2_in),
        .I2(\out_d_0_reg_167_reg_n_5_[1] ),
        .I3(\out_d_0_reg_167_reg_n_5_[0] ),
        .O(mul_ln37_fu_493_p2_i_14_n_5));
  LUT4 #(
    .INIT(16'h230B)) 
    mul_ln37_fu_493_p2_i_15
       (.I0(\out_d_0_reg_167_reg_n_5_[3] ),
        .I1(p_2_in),
        .I2(\out_d_0_reg_167_reg_n_5_[0] ),
        .I3(\out_d_0_reg_167_reg_n_5_[1] ),
        .O(mul_ln37_fu_493_p2_i_15_n_5));
  LUT4 #(
    .INIT(16'hF3D8)) 
    mul_ln37_fu_493_p2_i_16
       (.I0(\out_d_0_reg_167_reg_n_5_[0] ),
        .I1(p_2_in),
        .I2(\out_d_0_reg_167_reg_n_5_[3] ),
        .I3(\out_d_0_reg_167_reg_n_5_[1] ),
        .O(mul_ln37_fu_493_p2_i_16_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln37_fu_493_p2_i_2
       (.I0(in_d_0_reg_232_pp0_iter1_reg),
        .O(mul_ln37_fu_493_p2_i_2_n_5));
  LUT4 #(
    .INIT(16'h188E)) 
    mul_ln37_fu_493_p2_i_3
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(\out_d_0_reg_167_reg_n_5_[3] ),
        .I3(p_2_in),
        .O(mul_ln37_fu_493_p2_i_3_n_5));
  LUT4 #(
    .INIT(16'h19CE)) 
    mul_ln37_fu_493_p2_i_4
       (.I0(\out_d_0_reg_167_reg_n_5_[0] ),
        .I1(\out_d_0_reg_167_reg_n_5_[1] ),
        .I2(\out_d_0_reg_167_reg_n_5_[3] ),
        .I3(p_2_in),
        .O(mul_ln37_fu_493_p2_i_4_n_5));
  LUT4 #(
    .INIT(16'h1C62)) 
    mul_ln37_fu_493_p2_i_5
       (.I0(\out_d_0_reg_167_reg_n_5_[3] ),
        .I1(p_2_in),
        .I2(\out_d_0_reg_167_reg_n_5_[0] ),
        .I3(\out_d_0_reg_167_reg_n_5_[1] ),
        .O(mul_ln37_fu_493_p2_i_5_n_5));
  LUT4 #(
    .INIT(16'h1463)) 
    mul_ln37_fu_493_p2_i_6
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(mul_ln37_fu_493_p2_i_6_n_5));
  LUT4 #(
    .INIT(16'h9326)) 
    mul_ln37_fu_493_p2_i_7
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(\out_d_0_reg_167_reg_n_5_[3] ),
        .I3(p_2_in),
        .O(mul_ln37_fu_493_p2_i_7_n_5));
  LUT4 #(
    .INIT(16'h4915)) 
    mul_ln37_fu_493_p2_i_8
       (.I0(p_2_in),
        .I1(\out_d_0_reg_167_reg_n_5_[3] ),
        .I2(\out_d_0_reg_167_reg_n_5_[0] ),
        .I3(\out_d_0_reg_167_reg_n_5_[1] ),
        .O(mul_ln37_fu_493_p2_i_8_n_5));
  LUT4 #(
    .INIT(16'h5F0D)) 
    mul_ln37_fu_493_p2_i_9
       (.I0(p_2_in),
        .I1(\out_d_0_reg_167_reg_n_5_[3] ),
        .I2(\out_d_0_reg_167_reg_n_5_[0] ),
        .I3(\out_d_0_reg_167_reg_n_5_[1] ),
        .O(mul_ln37_fu_493_p2_i_9_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    \out_d_0_reg_167[4]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_544_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(\ap_CS_fsm[1]_i_2_n_5 ),
        .O(out_d_0_reg_167));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_0_reg_167[4]_i_2 
       (.I0(\ap_CS_fsm[1]_i_2_n_5 ),
        .O(ap_NS_fsm1));
  FDRE \out_d_0_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_d_reg_592[0]),
        .Q(\out_d_0_reg_167_reg_n_5_[0] ),
        .R(out_d_0_reg_167));
  FDRE \out_d_0_reg_167_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_d_reg_592[1]),
        .Q(\out_d_0_reg_167_reg_n_5_[1] ),
        .R(out_d_0_reg_167));
  FDRE \out_d_0_reg_167_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_d_reg_592[2]),
        .Q(p_2_in),
        .R(out_d_0_reg_167));
  FDRE \out_d_0_reg_167_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_d_reg_592[3]),
        .Q(\out_d_0_reg_167_reg_n_5_[3] ),
        .R(out_d_0_reg_167));
  FDRE \out_d_0_reg_167_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_d_reg_592[4]),
        .Q(\out_d_0_reg_167_reg_n_5_[4] ),
        .R(out_d_0_reg_167));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_592[0]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[0] ),
        .O(out_d_fu_261_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_592[1]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .O(out_d_fu_261_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_592[2]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[0] ),
        .I1(\out_d_0_reg_167_reg_n_5_[1] ),
        .I2(p_2_in),
        .O(out_d_fu_261_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \out_d_reg_592[3]_i_1 
       (.I0(p_2_in),
        .I1(\out_d_0_reg_167_reg_n_5_[3] ),
        .I2(\out_d_0_reg_167_reg_n_5_[1] ),
        .I3(\out_d_0_reg_167_reg_n_5_[0] ),
        .O(out_d_fu_261_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_reg_592[4]_i_1 
       (.I0(p_2_in),
        .I1(\out_d_0_reg_167_reg_n_5_[3] ),
        .I2(\out_d_0_reg_167_reg_n_5_[1] ),
        .I3(\out_d_0_reg_167_reg_n_5_[0] ),
        .I4(\out_d_0_reg_167_reg_n_5_[4] ),
        .O(out_d_fu_261_p2[4]));
  FDRE \out_d_reg_592_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_261_p2[0]),
        .Q(out_d_reg_592[0]),
        .R(1'b0));
  FDRE \out_d_reg_592_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_261_p2[1]),
        .Q(out_d_reg_592[1]),
        .R(1'b0));
  FDRE \out_d_reg_592_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_261_p2[2]),
        .Q(out_d_reg_592[2]),
        .R(1'b0));
  FDRE \out_d_reg_592_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_261_p2[3]),
        .Q(out_d_reg_592[3]),
        .R(1'b0));
  FDRE \out_d_reg_592_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_261_p2[4]),
        .Q(out_d_reg_592[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(select_ln31_reg_616[0]),
        .Q(out_h_0_reg_200[0]),
        .R(CEA2));
  FDRE \out_h_0_reg_200_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(select_ln31_reg_616[1]),
        .Q(out_h_0_reg_200[1]),
        .R(CEA2));
  FDRE \out_h_0_reg_200_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(select_ln31_reg_616[2]),
        .Q(out_h_0_reg_200[2]),
        .R(CEA2));
  FDRE \out_h_0_reg_200_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(select_ln31_reg_616[3]),
        .Q(out_h_0_reg_200[3]),
        .R(CEA2));
  FDRE \out_h_0_reg_200_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(select_ln31_reg_616[4]),
        .Q(out_h_0_reg_200[4]),
        .R(CEA2));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_0_reg_211[0]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_544_input_r_address0[0]),
        .O(out_w_fu_568_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_0_reg_211[1]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_544_input_r_address0[0]),
        .I1(grp_pointwise_conv2d_fix_fu_544_input_r_address0[1]),
        .O(out_w_fu_568_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_0_reg_211[2]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_544_input_r_address0[0]),
        .I1(grp_pointwise_conv2d_fix_fu_544_input_r_address0[1]),
        .I2(select_ln32_reg_611[2]),
        .O(out_w_fu_568_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_0_reg_211[3]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_544_input_r_address0[1]),
        .I1(grp_pointwise_conv2d_fix_fu_544_input_r_address0[0]),
        .I2(select_ln32_reg_611[2]),
        .I3(select_ln32_reg_611[3]),
        .O(out_w_fu_568_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_0_reg_211[4]_i_1 
       (.I0(select_ln32_reg_611[2]),
        .I1(grp_pointwise_conv2d_fix_fu_544_input_r_address0[0]),
        .I2(grp_pointwise_conv2d_fix_fu_544_input_r_address0[1]),
        .I3(select_ln32_reg_611[3]),
        .I4(select_ln32_reg_611[4]),
        .O(out_w_fu_568_p2[4]));
  FDRE \out_w_0_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(out_w_fu_568_p2[0]),
        .Q(out_w_0_reg_211[0]),
        .R(CEA2));
  FDRE \out_w_0_reg_211_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(out_w_fu_568_p2[1]),
        .Q(out_w_0_reg_211[1]),
        .R(CEA2));
  FDRE \out_w_0_reg_211_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(out_w_fu_568_p2[2]),
        .Q(out_w_0_reg_211[2]),
        .R(CEA2));
  FDRE \out_w_0_reg_211_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(out_w_fu_568_p2[3]),
        .Q(out_w_0_reg_211[3]),
        .R(CEA2));
  FDRE \out_w_0_reg_211_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 ),
        .D(out_w_fu_568_p2[4]),
        .Q(out_w_0_reg_211[4]),
        .R(CEA2));
  FDRE \phi_mul_reg_178_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_584[10]),
        .Q(phi_mul_reg_178[10]),
        .R(out_d_0_reg_167));
  FDRE \phi_mul_reg_178_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_584[11]),
        .Q(phi_mul_reg_178[11]),
        .R(out_d_0_reg_167));
  FDRE \phi_mul_reg_178_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_584[12]),
        .Q(phi_mul_reg_178[12]),
        .R(out_d_0_reg_167));
  FDRE \phi_mul_reg_178_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_584[13]),
        .Q(phi_mul_reg_178[13]),
        .R(out_d_0_reg_167));
  FDRE \phi_mul_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_584[3]),
        .Q(phi_mul_reg_178[3]),
        .R(out_d_0_reg_167));
  FDRE \phi_mul_reg_178_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_584[4]),
        .Q(phi_mul_reg_178[4]),
        .R(out_d_0_reg_167));
  FDRE \phi_mul_reg_178_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_584[5]),
        .Q(phi_mul_reg_178[5]),
        .R(out_d_0_reg_167));
  FDRE \phi_mul_reg_178_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_584[6]),
        .Q(phi_mul_reg_178[6]),
        .R(out_d_0_reg_167));
  FDRE \phi_mul_reg_178_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_584[7]),
        .Q(phi_mul_reg_178[7]),
        .R(out_d_0_reg_167));
  FDRE \phi_mul_reg_178_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_584[8]),
        .Q(phi_mul_reg_178[8]),
        .R(out_d_0_reg_167));
  FDRE \phi_mul_reg_178_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_584[9]),
        .Q(phi_mul_reg_178[9]),
        .R(out_d_0_reg_167));
  CARRY4 ram_reg_0_i_157
       (.CI(ram_reg_0_i_187_n_5),
        .CO({ram_reg_0_i_157_n_5,ram_reg_0_i_157_n_6,ram_reg_0_i_157_n_7,ram_reg_0_i_157_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_308_n_5,\add_ln37_reg_621_reg[10]_0 ,zext_ln24_reg_579_reg[9:8]}),
        .O(\zext_ln24_reg_579_reg[11]_0 [11:8]),
        .S({ram_reg_0_i_309_n_5,ram_reg_0_i_310_n_5,ram_reg_0_i_311_n_5,ram_reg_0_i_312_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_158
       (.I0(zext_ln24_reg_579_reg[12]),
        .I1(zext_ln24_reg_579_reg[13]),
        .O(ram_reg_0_i_158_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_159
       (.I0(zext_ln24_reg_579_reg[11]),
        .I1(zext_ln24_reg_579_reg[12]),
        .O(ram_reg_0_i_159_n_5));
  CARRY4 ram_reg_0_i_187
       (.CI(ram_reg_0_i_212_n_5),
        .CO({ram_reg_0_i_187_n_5,ram_reg_0_i_187_n_6,ram_reg_0_i_187_n_7,ram_reg_0_i_187_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln24_reg_579_reg[7:4]),
        .O(\zext_ln24_reg_579_reg[11]_0 [7:4]),
        .S({ram_reg_0_i_348_n_5,ram_reg_0_i_349_n_5,ram_reg_0_i_350_n_5,ram_reg_0_i_351_n_5}));
  CARRY4 ram_reg_0_i_212
       (.CI(1'b0),
        .CO({ram_reg_0_i_212_n_5,ram_reg_0_i_212_n_6,ram_reg_0_i_212_n_7,ram_reg_0_i_212_n_8}),
        .CYINIT(1'b0),
        .DI({zext_ln24_reg_579_reg[3],1'b0,1'b0,1'b0}),
        .O(\zext_ln24_reg_579_reg[11]_0 [3:0]),
        .S({ram_reg_0_i_387_n_5,ram_reg_0_i_388_n_5,ram_reg_0_i_389_n_5,ram_reg_0_i_390_n_5}));
  LUT6 #(
    .INIT(64'hE2222222FFFFFFFF)) 
    ram_reg_0_i_24__0
       (.I0(output_r_ce0),
        .I1(ram_reg_0_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(ram_reg_0_6),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'hAA00CC000F00CC00)) 
    ram_reg_0_i_2__0
       (.I0(\add_ln37_reg_621_reg[10]_0 ),
        .I1(output_r_address0[11]),
        .I2(ram_reg_0_9),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_5),
        .I5(Q[1]),
        .O(ADDRARDADDR[1]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_308
       (.I0(\add_ln37_reg_621_reg[10]_0 ),
        .O(ram_reg_0_i_308_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_309
       (.I0(\add_ln37_reg_621_reg[10]_0 ),
        .I1(zext_ln24_reg_579_reg[11]),
        .O(ram_reg_0_i_309_n_5));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_0_i_31
       (.I0(ram_reg_0_2),
        .I1(ram_reg_0_3),
        .I2(ram_reg_0_4),
        .I3(buffer_0_reg_222_reg[1]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_310
       (.I0(\add_ln37_reg_621_reg[10]_0 ),
        .I1(zext_ln24_reg_579_reg[10]),
        .O(ram_reg_0_i_310_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_311
       (.I0(zext_ln24_reg_579_reg[9]),
        .I1(grp_pointwise_conv2d_fix_fu_544_input_r_address0[9]),
        .O(ram_reg_0_i_311_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_312
       (.I0(zext_ln24_reg_579_reg[8]),
        .I1(grp_pointwise_conv2d_fix_fu_544_input_r_address0[8]),
        .O(ram_reg_0_i_312_n_5));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_0_i_32
       (.I0(ram_reg_0),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_1),
        .I3(buffer_0_reg_222_reg[0]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_33__0
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(Q[1]),
        .I2(grp_padding2d_fix16_fu_505_output_r_we0),
        .I3(ram_reg_2_5),
        .I4(ram_reg_2_6),
        .O(WEA[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_348
       (.I0(zext_ln24_reg_579_reg[7]),
        .I1(grp_pointwise_conv2d_fix_fu_544_input_r_address0[7]),
        .O(ram_reg_0_i_348_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_349
       (.I0(zext_ln24_reg_579_reg[6]),
        .I1(grp_pointwise_conv2d_fix_fu_544_input_r_address0[6]),
        .O(ram_reg_0_i_349_n_5));
  LUT6 #(
    .INIT(64'hE444EEEEE4444444)) 
    ram_reg_0_i_35
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_10[9]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_fu_544_input_r_address0[9]),
        .I4(ram_reg_0_5),
        .I5(output_r_address0[9]),
        .O(\i_0_reg_392_reg[9] ));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_350
       (.I0(zext_ln24_reg_579_reg[5]),
        .I1(grp_pointwise_conv2d_fix_fu_544_input_r_address0[5]),
        .O(ram_reg_0_i_350_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_351
       (.I0(zext_ln24_reg_579_reg[4]),
        .I1(grp_pointwise_conv2d_fix_fu_544_input_r_address0[4]),
        .O(ram_reg_0_i_351_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_387
       (.I0(zext_ln24_reg_579_reg[3]),
        .I1(grp_pointwise_conv2d_fix_fu_544_input_r_address0[3]),
        .O(ram_reg_0_i_387_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_388
       (.I0(grp_pointwise_conv2d_fix_fu_544_input_r_address0[2]),
        .O(ram_reg_0_i_388_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_389
       (.I0(grp_pointwise_conv2d_fix_fu_544_input_r_address0[1]),
        .O(ram_reg_0_i_389_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_390
       (.I0(grp_pointwise_conv2d_fix_fu_544_input_r_address0[0]),
        .O(ram_reg_0_i_390_n_5));
  LUT6 #(
    .INIT(64'hE444EEEEE4444444)) 
    ram_reg_0_i_39__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_10[8]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_fu_544_input_r_address0[8]),
        .I4(ram_reg_0_5),
        .I5(output_r_address0[8]),
        .O(\i_0_reg_392_reg[8] ));
  LUT6 #(
    .INIT(64'hAA00CC000F00CC00)) 
    ram_reg_0_i_3__0
       (.I0(\add_ln37_reg_621_reg[10]_0 ),
        .I1(output_r_address0[10]),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_5),
        .I5(Q[1]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hE444EEEEE4444444)) 
    ram_reg_0_i_43__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_10[7]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_fu_544_input_r_address0[7]),
        .I4(ram_reg_0_5),
        .I5(output_r_address0[7]),
        .O(\i_0_reg_392_reg[7] ));
  CARRY4 ram_reg_0_i_44
       (.CI(ram_reg_0_i_157_n_5),
        .CO({NLW_ram_reg_0_i_44_CO_UNCONNECTED[3:1],ram_reg_0_i_44_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln24_reg_579_reg[11]}),
        .O({NLW_ram_reg_0_i_44_O_UNCONNECTED[3:2],\zext_ln24_reg_579_reg[11]_0 [13:12]}),
        .S({1'b0,1'b0,ram_reg_0_i_158_n_5,ram_reg_0_i_159_n_5}));
  LUT6 #(
    .INIT(64'hE444EEEEE4444444)) 
    ram_reg_0_i_48__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_10[6]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_fu_544_input_r_address0[6]),
        .I4(ram_reg_0_5),
        .I5(output_r_address0[6]),
        .O(\i_0_reg_392_reg[6] ));
  LUT6 #(
    .INIT(64'hE444EEEEE4444444)) 
    ram_reg_0_i_52__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_10[5]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_fu_544_input_r_address0[5]),
        .I4(ram_reg_0_5),
        .I5(output_r_address0[5]),
        .O(\i_0_reg_392_reg[5] ));
  LUT6 #(
    .INIT(64'hE444EEEEE4444444)) 
    ram_reg_0_i_56__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_10[4]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_fu_544_input_r_address0[4]),
        .I4(ram_reg_0_5),
        .I5(output_r_address0[4]),
        .O(\i_0_reg_392_reg[4] ));
  LUT6 #(
    .INIT(64'hE444EEEEE4444444)) 
    ram_reg_0_i_60__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_10[3]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_fu_544_input_r_address0[3]),
        .I4(ram_reg_0_5),
        .I5(output_r_address0[3]),
        .O(\i_0_reg_392_reg[3] ));
  LUT6 #(
    .INIT(64'hE444EEEEE4444444)) 
    ram_reg_0_i_64__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_10[2]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_fu_544_input_r_address0[2]),
        .I4(ram_reg_0_5),
        .I5(output_r_address0[2]),
        .O(\i_0_reg_392_reg[2] ));
  LUT6 #(
    .INIT(64'hE444EEEEE4444444)) 
    ram_reg_0_i_68__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_10[1]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_fu_544_input_r_address0[1]),
        .I4(ram_reg_0_5),
        .I5(output_r_address0[1]),
        .O(\i_0_reg_392_reg[1] ));
  LUT6 #(
    .INIT(64'hE444EEEEE4444444)) 
    ram_reg_0_i_72__0
       (.I0(ram_reg_0_8),
        .I1(ram_reg_0_10[0]),
        .I2(Q[1]),
        .I3(grp_pointwise_conv2d_fix_fu_544_input_r_address0[0]),
        .I4(ram_reg_0_5),
        .I5(output_r_address0[0]),
        .O(\i_0_reg_392_reg[0] ));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_1_i_1
       (.I0(ram_reg_1_2),
        .I1(ram_reg_1_3),
        .I2(ram_reg_1_4),
        .I3(buffer_0_reg_222_reg[3]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_1_i_2
       (.I0(ram_reg_1),
        .I1(ram_reg_1_0),
        .I2(ram_reg_1_1),
        .I3(buffer_0_reg_222_reg[2]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_2_i_1
       (.I0(ram_reg_2_2),
        .I1(ram_reg_2_3),
        .I2(ram_reg_2_4),
        .I3(buffer_0_reg_222_reg[5]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_2_i_2
       (.I0(ram_reg_2),
        .I1(ram_reg_2_0),
        .I2(ram_reg_2_1),
        .I3(buffer_0_reg_222_reg[4]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_2_i_3__0
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(Q[1]),
        .I2(grp_padding2d_fix16_fu_505_output_r_we0),
        .I3(ram_reg_2_5),
        .I4(ram_reg_2_6),
        .O(WEA[1]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_3_i_1
       (.I0(ram_reg_3_2),
        .I1(ram_reg_3_3),
        .I2(ram_reg_3_4),
        .I3(buffer_0_reg_222_reg[7]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_3_i_2
       (.I0(ram_reg_3),
        .I1(ram_reg_3_0),
        .I2(ram_reg_3_1),
        .I3(buffer_0_reg_222_reg[6]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_4_i_1
       (.I0(ram_reg_4_2),
        .I1(ram_reg_4_3),
        .I2(ram_reg_4_4),
        .I3(buffer_0_reg_222_reg[9]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_4_i_2
       (.I0(ram_reg_4),
        .I1(ram_reg_4_0),
        .I2(ram_reg_4_1),
        .I3(buffer_0_reg_222_reg[8]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [8]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_5_i_1
       (.I0(ram_reg_5_2),
        .I1(ram_reg_5_3),
        .I2(ram_reg_5_4),
        .I3(buffer_0_reg_222_reg[11]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_5_i_2
       (.I0(ram_reg_5),
        .I1(ram_reg_5_0),
        .I2(ram_reg_5_1),
        .I3(buffer_0_reg_222_reg[10]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_5_i_3
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(Q[1]),
        .I2(grp_padding2d_fix16_fu_505_output_r_we0),
        .I3(ram_reg_2_5),
        .I4(ram_reg_2_6),
        .O(\ap_CS_fsm_reg[4]_1 [0]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_6_i_1
       (.I0(ram_reg_6_2),
        .I1(ram_reg_6_3),
        .I2(ram_reg_6_4),
        .I3(buffer_0_reg_222_reg[13]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [13]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_6_i_2
       (.I0(ram_reg_6),
        .I1(ram_reg_6_0),
        .I2(ram_reg_6_1),
        .I3(buffer_0_reg_222_reg[12]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [12]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_7_i_1
       (.I0(ram_reg_7_2),
        .I1(ram_reg_7_3),
        .I2(ram_reg_7_4),
        .I3(buffer_0_reg_222_reg[15]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [15]));
  LUT6 #(
    .INIT(64'h0000AE00AEAEAEAE)) 
    ram_reg_7_i_2
       (.I0(ram_reg_7),
        .I1(ram_reg_7_0),
        .I2(ram_reg_7_1),
        .I3(buffer_0_reg_222_reg[14]),
        .I4(buffer_0_reg_222_reg[19]),
        .I5(Q[1]),
        .O(\buffer_0_reg_222_reg[15]_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_7_i_3__0
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(Q[1]),
        .I2(grp_padding2d_fix16_fu_505_output_r_we0),
        .I3(ram_reg_2_5),
        .I4(ram_reg_2_6),
        .O(\ap_CS_fsm_reg[4]_1 [1]));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAAAA)) 
    \select_ln31_reg_616[0]_i_1 
       (.I0(out_h_0_reg_200[0]),
        .I1(out_w_0_reg_211[1]),
        .I2(out_w_0_reg_211[0]),
        .I3(out_w_0_reg_211[3]),
        .I4(out_w_0_reg_211[2]),
        .I5(out_w_0_reg_211[4]),
        .O(select_ln31_fu_460_p3[0]));
  LUT3 #(
    .INIT(8'h6C)) 
    \select_ln31_reg_616[1]_i_1 
       (.I0(out_h_0_reg_200[0]),
        .I1(out_h_0_reg_200[1]),
        .I2(\select_ln31_reg_616[4]_i_2_n_5 ),
        .O(select_ln31_fu_460_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h78F0)) 
    \select_ln31_reg_616[2]_i_1 
       (.I0(out_h_0_reg_200[0]),
        .I1(out_h_0_reg_200[1]),
        .I2(out_h_0_reg_200[2]),
        .I3(\select_ln31_reg_616[4]_i_2_n_5 ),
        .O(select_ln31_fu_460_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h7F80FF00)) 
    \select_ln31_reg_616[3]_i_1 
       (.I0(out_h_0_reg_200[1]),
        .I1(out_h_0_reg_200[0]),
        .I2(out_h_0_reg_200[2]),
        .I3(out_h_0_reg_200[3]),
        .I4(\select_ln31_reg_616[4]_i_2_n_5 ),
        .O(select_ln31_fu_460_p3[3]));
  LUT6 #(
    .INIT(64'h7FFF8000FFFF0000)) 
    \select_ln31_reg_616[4]_i_1 
       (.I0(out_h_0_reg_200[2]),
        .I1(out_h_0_reg_200[0]),
        .I2(out_h_0_reg_200[1]),
        .I3(out_h_0_reg_200[3]),
        .I4(out_h_0_reg_200[4]),
        .I5(\select_ln31_reg_616[4]_i_2_n_5 ),
        .O(select_ln31_fu_460_p3[4]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \select_ln31_reg_616[4]_i_2 
       (.I0(out_w_0_reg_211[1]),
        .I1(out_w_0_reg_211[0]),
        .I2(out_w_0_reg_211[3]),
        .I3(out_w_0_reg_211[2]),
        .I4(out_w_0_reg_211[4]),
        .O(\select_ln31_reg_616[4]_i_2_n_5 ));
  FDRE \select_ln31_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(load),
        .D(select_ln31_fu_460_p3[0]),
        .Q(select_ln31_reg_616[0]),
        .R(1'b0));
  FDRE \select_ln31_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(load),
        .D(select_ln31_fu_460_p3[1]),
        .Q(select_ln31_reg_616[1]),
        .R(1'b0));
  FDRE \select_ln31_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(load),
        .D(select_ln31_fu_460_p3[2]),
        .Q(select_ln31_reg_616[2]),
        .R(1'b0));
  FDRE \select_ln31_reg_616_reg[3] 
       (.C(ap_clk),
        .CE(load),
        .D(select_ln31_fu_460_p3[3]),
        .Q(select_ln31_reg_616[3]),
        .R(1'b0));
  FDRE \select_ln31_reg_616_reg[4] 
       (.C(ap_clk),
        .CE(load),
        .D(select_ln31_fu_460_p3[4]),
        .Q(select_ln31_reg_616[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \select_ln32_reg_611[4]_i_1 
       (.I0(out_w_0_reg_211[4]),
        .I1(out_w_0_reg_211[2]),
        .I2(out_w_0_reg_211[3]),
        .I3(out_w_0_reg_211[0]),
        .I4(out_w_0_reg_211[1]),
        .I5(load),
        .O(\select_ln32_reg_611[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \select_ln32_reg_611[4]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(indvar_flatten_reg_189[1]),
        .I2(indvar_flatten_reg_189[0]),
        .I3(indvar_flatten_reg_189[3]),
        .I4(indvar_flatten_reg_189[2]),
        .I5(\select_ln32_reg_611[4]_i_3_n_5 ),
        .O(load));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \select_ln32_reg_611[4]_i_3 
       (.I0(indvar_flatten_reg_189[4]),
        .I1(indvar_flatten_reg_189[5]),
        .I2(indvar_flatten_reg_189[6]),
        .I3(indvar_flatten_reg_189[7]),
        .I4(indvar_flatten_reg_189[9]),
        .I5(indvar_flatten_reg_189[8]),
        .O(\select_ln32_reg_611[4]_i_3_n_5 ));
  FDRE \select_ln32_reg_611_reg[2] 
       (.C(ap_clk),
        .CE(load),
        .D(out_w_0_reg_211[2]),
        .Q(select_ln32_reg_611[2]),
        .R(\select_ln32_reg_611[4]_i_1_n_5 ));
  FDRE \select_ln32_reg_611_reg[3] 
       (.C(ap_clk),
        .CE(load),
        .D(out_w_0_reg_211[3]),
        .Q(select_ln32_reg_611[3]),
        .R(\select_ln32_reg_611[4]_i_1_n_5 ));
  FDRE \select_ln32_reg_611_reg[4] 
       (.C(ap_clk),
        .CE(load),
        .D(out_w_0_reg_211[4]),
        .Q(select_ln32_reg_611[4]),
        .R(\select_ln32_reg_611[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hA352)) 
    \sext_ln34_reg_597[0]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(mux_4_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hF8D4)) 
    \sext_ln34_reg_597[10]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(mux_4_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hF8DE)) 
    \sext_ln34_reg_597[11]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(mux_4_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h4994)) 
    \sext_ln34_reg_597[12]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(mux_4_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h4894)) 
    \sext_ln34_reg_597[15]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(mux_4_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hCDB7)) 
    \sext_ln34_reg_597[1]_i_1 
       (.I0(p_2_in),
        .I1(\out_d_0_reg_167_reg_n_5_[3] ),
        .I2(\out_d_0_reg_167_reg_n_5_[0] ),
        .I3(\out_d_0_reg_167_reg_n_5_[1] ),
        .O(mux_4_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h0B12)) 
    \sext_ln34_reg_597[2]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(\out_d_0_reg_167_reg_n_5_[3] ),
        .I3(p_2_in),
        .O(mux_4_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h1A83)) 
    \sext_ln34_reg_597[3]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(mux_4_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h988A)) 
    \sext_ln34_reg_597[4]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(mux_4_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h7C87)) 
    \sext_ln34_reg_597[5]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[3] ),
        .I1(p_2_in),
        .I2(\out_d_0_reg_167_reg_n_5_[0] ),
        .I3(\out_d_0_reg_167_reg_n_5_[1] ),
        .O(mux_4_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hA018)) 
    \sext_ln34_reg_597[6]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(mux_4_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h3BDE)) 
    \sext_ln34_reg_597[7]_i_1 
       (.I0(\out_d_0_reg_167_reg_n_5_[1] ),
        .I1(\out_d_0_reg_167_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_167_reg_n_5_[3] ),
        .O(mux_4_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hD596)) 
    \sext_ln34_reg_597[8]_i_1 
       (.I0(p_2_in),
        .I1(\out_d_0_reg_167_reg_n_5_[3] ),
        .I2(\out_d_0_reg_167_reg_n_5_[0] ),
        .I3(\out_d_0_reg_167_reg_n_5_[1] ),
        .O(mux_4_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hE5B6)) 
    \sext_ln34_reg_597[9]_i_1 
       (.I0(p_2_in),
        .I1(\out_d_0_reg_167_reg_n_5_[3] ),
        .I2(\out_d_0_reg_167_reg_n_5_[0] ),
        .I3(\out_d_0_reg_167_reg_n_5_[1] ),
        .O(mux_4_0[9]));
  FDRE \sext_ln34_reg_597_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[0]),
        .Q(sext_ln34_reg_597[0]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[10] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[10]),
        .Q(sext_ln34_reg_597[10]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[11] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[11]),
        .Q(sext_ln34_reg_597[11]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[12] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[12]),
        .Q(sext_ln34_reg_597[12]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[15] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[15]),
        .Q(sext_ln34_reg_597[15]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[1]),
        .Q(sext_ln34_reg_597[1]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[2]),
        .Q(sext_ln34_reg_597[2]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[3]),
        .Q(sext_ln34_reg_597[3]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[4]),
        .Q(sext_ln34_reg_597[4]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[5]),
        .Q(sext_ln34_reg_597[5]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[6]),
        .Q(sext_ln34_reg_597[6]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[7]),
        .Q(sext_ln34_reg_597[7]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[8] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[8]),
        .Q(sext_ln34_reg_597[8]),
        .R(1'b0));
  FDRE \sext_ln34_reg_597_reg[9] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(mux_4_0[9]),
        .Q(sext_ln34_reg_597[9]),
        .R(1'b0));
  FDRE \zext_ln24_reg_579_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_178[10]),
        .Q(zext_ln24_reg_579_reg[10]),
        .R(1'b0));
  FDRE \zext_ln24_reg_579_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_178[11]),
        .Q(zext_ln24_reg_579_reg[11]),
        .R(1'b0));
  FDRE \zext_ln24_reg_579_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_178[12]),
        .Q(zext_ln24_reg_579_reg[12]),
        .R(1'b0));
  FDRE \zext_ln24_reg_579_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_178[13]),
        .Q(zext_ln24_reg_579_reg[13]),
        .R(1'b0));
  FDRE \zext_ln24_reg_579_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_178[3]),
        .Q(zext_ln24_reg_579_reg[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_579_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_178[4]),
        .Q(zext_ln24_reg_579_reg[4]),
        .R(1'b0));
  FDRE \zext_ln24_reg_579_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_178[5]),
        .Q(zext_ln24_reg_579_reg[5]),
        .R(1'b0));
  FDRE \zext_ln24_reg_579_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_178[6]),
        .Q(zext_ln24_reg_579_reg[6]),
        .R(1'b0));
  FDRE \zext_ln24_reg_579_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_178[7]),
        .Q(zext_ln24_reg_579_reg[7]),
        .R(1'b0));
  FDRE \zext_ln24_reg_579_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_178[8]),
        .Q(zext_ln24_reg_579_reg[8]),
        .R(1'b0));
  FDRE \zext_ln24_reg_579_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_178[9]),
        .Q(zext_ln24_reg_579_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1
   (D,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[30] ,
    p,
    input_r_address0,
    p_0,
    \ap_CS_fsm_reg[30]_0 ,
    sext_ln43_2_fu_1411_p1,
    \ap_CS_fsm_reg[22] ,
    ap_enable_reg_pp1_iter4_reg_0,
    \ap_CS_fsm_reg[13] ,
    trunc_ln42_fu_1378_p1,
    Q,
    grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg,
    ram_reg_0_i_23,
    ram_reg_0_i_45,
    output_r_address0,
    ram_reg_0,
    ram_reg_0_i_29__0,
    ram_reg_0_0,
    output_r_ce0,
    ram_reg_0_i_147,
    ap_rst_n_inv,
    ap_clk,
    q0,
    ap_rst_n);
  output [1:0]D;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[30] ;
  output p;
  output [10:0]input_r_address0;
  output p_0;
  output \ap_CS_fsm_reg[30]_0 ;
  output [9:0]sext_ln43_2_fu_1411_p1;
  output \ap_CS_fsm_reg[22] ;
  output ap_enable_reg_pp1_iter4_reg_0;
  output \ap_CS_fsm_reg[13] ;
  output [16:0]trunc_ln42_fu_1378_p1;
  input [3:0]Q;
  input grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg;
  input ram_reg_0_i_23;
  input ram_reg_0_i_45;
  input [2:0]output_r_address0;
  input [0:0]ram_reg_0;
  input [1:0]ram_reg_0_i_29__0;
  input [0:0]ram_reg_0_0;
  input output_r_ce0;
  input ram_reg_0_i_147;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n;

  wire [3:3]A;
  wire [1:0]D;
  wire [3:0]Q;
  wire [10:2]add_ln24_fu_578_p2;
  wire [10:2]add_ln24_reg_1530;
  wire \add_ln24_reg_1530[10]_i_2_n_5 ;
  wire \add_ln24_reg_1530[6]_i_1_n_5 ;
  wire \add_ln24_reg_1530[7]_i_1_n_5 ;
  wire [8:1]add_ln43_fu_1241_p2;
  wire [8:0]add_ln43_reg_1637;
  wire add_ln43_reg_16370;
  wire \add_ln43_reg_1637[4]_i_2_n_5 ;
  wire \add_ln43_reg_1637[4]_i_3_n_5 ;
  wire \add_ln43_reg_1637[4]_i_4_n_5 ;
  wire [8:0]add_ln43_reg_1637_pp1_iter2_reg;
  wire [8:0]add_ln43_reg_1637_pp1_iter3_reg;
  wire \add_ln43_reg_1637_reg[4]_i_1_n_5 ;
  wire \add_ln43_reg_1637_reg[4]_i_1_n_6 ;
  wire \add_ln43_reg_1637_reg[4]_i_1_n_7 ;
  wire \add_ln43_reg_1637_reg[4]_i_1_n_8 ;
  wire \add_ln43_reg_1637_reg[8]_i_2_n_6 ;
  wire \add_ln43_reg_1637_reg[8]_i_2_n_7 ;
  wire \add_ln43_reg_1637_reg[8]_i_2_n_8 ;
  wire and_ln32_reg_1586;
  wire and_ln32_reg_1586_pp1_iter1_reg;
  wire and_ln32_reg_1586_pp1_iter2_reg;
  wire and_ln32_reg_1586_pp1_iter3_reg;
  wire \ap_CS_fsm[3]_i_1__4_n_5 ;
  wire \ap_CS_fsm[4]_i_2_n_5 ;
  wire \ap_CS_fsm[5]_i_1__3_n_5 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[30]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[2] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_5;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1_n_5;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4_reg_0;
  wire [4:0]ap_phi_mux_in_d_0_phi_fu_567_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]buffer_0_reg_553;
  wire \buffer_0_reg_553[11]_i_2_n_5 ;
  wire \buffer_0_reg_553[11]_i_3_n_5 ;
  wire \buffer_0_reg_553[11]_i_4_n_5 ;
  wire \buffer_0_reg_553[11]_i_5_n_5 ;
  wire \buffer_0_reg_553[11]_i_6_n_5 ;
  wire \buffer_0_reg_553[11]_i_7_n_5 ;
  wire \buffer_0_reg_553[11]_i_8_n_5 ;
  wire \buffer_0_reg_553[11]_i_9_n_5 ;
  wire \buffer_0_reg_553[15]_i_2_n_5 ;
  wire \buffer_0_reg_553[15]_i_3_n_5 ;
  wire \buffer_0_reg_553[15]_i_4_n_5 ;
  wire \buffer_0_reg_553[15]_i_5_n_5 ;
  wire \buffer_0_reg_553[15]_i_6_n_5 ;
  wire \buffer_0_reg_553[15]_i_7_n_5 ;
  wire \buffer_0_reg_553[15]_i_8_n_5 ;
  wire \buffer_0_reg_553[15]_i_9_n_5 ;
  wire \buffer_0_reg_553[19]_i_2_n_5 ;
  wire \buffer_0_reg_553[19]_i_3_n_5 ;
  wire \buffer_0_reg_553[19]_i_4_n_5 ;
  wire \buffer_0_reg_553[19]_i_5_n_5 ;
  wire \buffer_0_reg_553[19]_i_6_n_5 ;
  wire \buffer_0_reg_553[19]_i_7_n_5 ;
  wire \buffer_0_reg_553[23]_i_1_n_5 ;
  wire \buffer_0_reg_553[23]_i_3_n_5 ;
  wire \buffer_0_reg_553[23]_i_4_n_5 ;
  wire \buffer_0_reg_553[23]_i_5_n_5 ;
  wire \buffer_0_reg_553[23]_i_6_n_5 ;
  wire \buffer_0_reg_553[23]_i_7_n_5 ;
  wire \buffer_0_reg_553[3]_i_2_n_5 ;
  wire \buffer_0_reg_553[3]_i_3_n_5 ;
  wire \buffer_0_reg_553[3]_i_4_n_5 ;
  wire \buffer_0_reg_553[3]_i_5_n_5 ;
  wire \buffer_0_reg_553[3]_i_6_n_5 ;
  wire \buffer_0_reg_553[3]_i_7_n_5 ;
  wire \buffer_0_reg_553[3]_i_8_n_5 ;
  wire \buffer_0_reg_553[3]_i_9_n_5 ;
  wire \buffer_0_reg_553[7]_i_2_n_5 ;
  wire \buffer_0_reg_553[7]_i_3_n_5 ;
  wire \buffer_0_reg_553[7]_i_4_n_5 ;
  wire \buffer_0_reg_553[7]_i_5_n_5 ;
  wire \buffer_0_reg_553[7]_i_6_n_5 ;
  wire \buffer_0_reg_553[7]_i_7_n_5 ;
  wire \buffer_0_reg_553[7]_i_8_n_5 ;
  wire \buffer_0_reg_553[7]_i_9_n_5 ;
  wire \buffer_0_reg_553_reg[11]_i_1_n_10 ;
  wire \buffer_0_reg_553_reg[11]_i_1_n_11 ;
  wire \buffer_0_reg_553_reg[11]_i_1_n_12 ;
  wire \buffer_0_reg_553_reg[11]_i_1_n_5 ;
  wire \buffer_0_reg_553_reg[11]_i_1_n_6 ;
  wire \buffer_0_reg_553_reg[11]_i_1_n_7 ;
  wire \buffer_0_reg_553_reg[11]_i_1_n_8 ;
  wire \buffer_0_reg_553_reg[11]_i_1_n_9 ;
  wire \buffer_0_reg_553_reg[15]_i_1_n_10 ;
  wire \buffer_0_reg_553_reg[15]_i_1_n_11 ;
  wire \buffer_0_reg_553_reg[15]_i_1_n_12 ;
  wire \buffer_0_reg_553_reg[15]_i_1_n_5 ;
  wire \buffer_0_reg_553_reg[15]_i_1_n_6 ;
  wire \buffer_0_reg_553_reg[15]_i_1_n_7 ;
  wire \buffer_0_reg_553_reg[15]_i_1_n_8 ;
  wire \buffer_0_reg_553_reg[15]_i_1_n_9 ;
  wire \buffer_0_reg_553_reg[19]_i_1_n_10 ;
  wire \buffer_0_reg_553_reg[19]_i_1_n_11 ;
  wire \buffer_0_reg_553_reg[19]_i_1_n_12 ;
  wire \buffer_0_reg_553_reg[19]_i_1_n_5 ;
  wire \buffer_0_reg_553_reg[19]_i_1_n_6 ;
  wire \buffer_0_reg_553_reg[19]_i_1_n_7 ;
  wire \buffer_0_reg_553_reg[19]_i_1_n_8 ;
  wire \buffer_0_reg_553_reg[19]_i_1_n_9 ;
  wire \buffer_0_reg_553_reg[23]_i_2_n_10 ;
  wire \buffer_0_reg_553_reg[23]_i_2_n_11 ;
  wire \buffer_0_reg_553_reg[23]_i_2_n_12 ;
  wire \buffer_0_reg_553_reg[23]_i_2_n_6 ;
  wire \buffer_0_reg_553_reg[23]_i_2_n_7 ;
  wire \buffer_0_reg_553_reg[23]_i_2_n_8 ;
  wire \buffer_0_reg_553_reg[23]_i_2_n_9 ;
  wire \buffer_0_reg_553_reg[3]_i_1_n_10 ;
  wire \buffer_0_reg_553_reg[3]_i_1_n_11 ;
  wire \buffer_0_reg_553_reg[3]_i_1_n_12 ;
  wire \buffer_0_reg_553_reg[3]_i_1_n_5 ;
  wire \buffer_0_reg_553_reg[3]_i_1_n_6 ;
  wire \buffer_0_reg_553_reg[3]_i_1_n_7 ;
  wire \buffer_0_reg_553_reg[3]_i_1_n_8 ;
  wire \buffer_0_reg_553_reg[3]_i_1_n_9 ;
  wire \buffer_0_reg_553_reg[7]_i_1_n_10 ;
  wire \buffer_0_reg_553_reg[7]_i_1_n_11 ;
  wire \buffer_0_reg_553_reg[7]_i_1_n_12 ;
  wire \buffer_0_reg_553_reg[7]_i_1_n_5 ;
  wire \buffer_0_reg_553_reg[7]_i_1_n_6 ;
  wire \buffer_0_reg_553_reg[7]_i_1_n_7 ;
  wire \buffer_0_reg_553_reg[7]_i_1_n_8 ;
  wire \buffer_0_reg_553_reg[7]_i_1_n_9 ;
  wire grp_pointwise_conv2d_fix_1_fu_481_ap_ready;
  wire grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg;
  wire [10:9]grp_pointwise_conv2d_fix_1_fu_481_output_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_481_output_r_ce0;
  wire i_0_reg_498;
  wire i_0_reg_4980;
  wire \i_0_reg_498[1]_i_1_n_5 ;
  wire [4:0]i_0_reg_498_reg;
  wire [4:2]i_fu_640_p2;
  wire icmp_ln31_reg_1567_pp1_iter1_reg;
  wire icmp_ln31_reg_1567_pp1_iter2_reg;
  wire icmp_ln31_reg_1567_pp1_iter3_reg;
  wire \icmp_ln31_reg_1567_reg_n_5_[0] ;
  wire icmp_ln33_fu_1063_p2;
  wire icmp_ln33_reg_1576;
  wire icmp_ln33_reg_1576_pp1_iter1_reg;
  wire icmp_ln33_reg_1576_pp1_iter2_reg;
  wire icmp_ln33_reg_1576_pp1_iter3_reg;
  wire icmp_ln35_4_fu_1236_p2;
  wire icmp_ln35_4_reg_1633;
  wire \icmp_ln35_4_reg_1633[0]_i_1_n_5 ;
  wire icmp_ln35_4_reg_1633_pp1_iter2_reg;
  wire icmp_ln35_4_reg_1633_pp1_iter3_reg;
  wire [4:0]in_d_0_reg_563;
  wire in_d_0_reg_5631;
  wire [4:0]in_d_fu_1199_p2;
  wire [4:0]in_d_reg_1617;
  wire \in_d_reg_1617[3]_i_2_n_5 ;
  wire indvar_flatten18_reg_5090;
  wire \indvar_flatten18_reg_509[0]_i_2_n_5 ;
  wire [11:0]indvar_flatten18_reg_509_reg;
  wire \indvar_flatten18_reg_509_reg[0]_i_1_n_10 ;
  wire \indvar_flatten18_reg_509_reg[0]_i_1_n_11 ;
  wire \indvar_flatten18_reg_509_reg[0]_i_1_n_12 ;
  wire \indvar_flatten18_reg_509_reg[0]_i_1_n_5 ;
  wire \indvar_flatten18_reg_509_reg[0]_i_1_n_6 ;
  wire \indvar_flatten18_reg_509_reg[0]_i_1_n_7 ;
  wire \indvar_flatten18_reg_509_reg[0]_i_1_n_8 ;
  wire \indvar_flatten18_reg_509_reg[0]_i_1_n_9 ;
  wire \indvar_flatten18_reg_509_reg[4]_i_1_n_10 ;
  wire \indvar_flatten18_reg_509_reg[4]_i_1_n_11 ;
  wire \indvar_flatten18_reg_509_reg[4]_i_1_n_12 ;
  wire \indvar_flatten18_reg_509_reg[4]_i_1_n_5 ;
  wire \indvar_flatten18_reg_509_reg[4]_i_1_n_6 ;
  wire \indvar_flatten18_reg_509_reg[4]_i_1_n_7 ;
  wire \indvar_flatten18_reg_509_reg[4]_i_1_n_8 ;
  wire \indvar_flatten18_reg_509_reg[4]_i_1_n_9 ;
  wire \indvar_flatten18_reg_509_reg[8]_i_1_n_10 ;
  wire \indvar_flatten18_reg_509_reg[8]_i_1_n_11 ;
  wire \indvar_flatten18_reg_509_reg[8]_i_1_n_12 ;
  wire \indvar_flatten18_reg_509_reg[8]_i_1_n_6 ;
  wire \indvar_flatten18_reg_509_reg[8]_i_1_n_7 ;
  wire \indvar_flatten18_reg_509_reg[8]_i_1_n_8 ;
  wire \indvar_flatten18_reg_509_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_531[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_531[1]_i_1_n_5 ;
  wire \indvar_flatten_reg_531[2]_i_1_n_5 ;
  wire \indvar_flatten_reg_531[3]_i_1_n_5 ;
  wire \indvar_flatten_reg_531[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_531[5]_i_1_n_5 ;
  wire \indvar_flatten_reg_531[5]_i_2_n_5 ;
  wire \indvar_flatten_reg_531[6]_i_1_n_5 ;
  wire \indvar_flatten_reg_531[7]_i_1_n_5 ;
  wire \indvar_flatten_reg_531[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_531[8]_i_2_n_5 ;
  wire [8:0]indvar_flatten_reg_531_reg;
  wire [10:0]input_r_address0;
  wire [31:0]kernel_buffer_15_016_fu_446;
  wire kernel_buffer_15_016_fu_4460;
  wire \kernel_buffer_15_016_fu_446[31]_i_6_n_5 ;
  wire \kernel_buffer_15_016_fu_446_reg[31]_i_3_n_7 ;
  wire \kernel_buffer_15_016_fu_446_reg[31]_i_3_n_8 ;
  wire [31:0]kernel_buffer_15_45_fu_390;
  wire kernel_buffer_15_45_fu_3900;
  wire [31:0]kernel_buffer_15_46_fu_394;
  wire kernel_buffer_15_46_fu_3940;
  wire [31:0]kernel_buffer_15_47_fu_398;
  wire kernel_buffer_15_47_fu_3980;
  wire [31:0]kernel_buffer_15_48_fu_402;
  wire kernel_buffer_15_48_fu_4020;
  wire [31:0]kernel_buffer_15_49_fu_406;
  wire kernel_buffer_15_49_fu_4060;
  wire [31:0]kernel_buffer_15_50_fu_410;
  wire kernel_buffer_15_50_fu_4100;
  wire [31:0]kernel_buffer_15_51_fu_414;
  wire kernel_buffer_15_51_fu_4140;
  wire [31:0]kernel_buffer_15_52_fu_418;
  wire kernel_buffer_15_52_fu_4180;
  wire [31:0]kernel_buffer_15_53_fu_422;
  wire kernel_buffer_15_53_fu_4220;
  wire [31:0]kernel_buffer_15_54_fu_426;
  wire kernel_buffer_15_54_fu_4260;
  wire [31:0]kernel_buffer_15_55_fu_430;
  wire kernel_buffer_15_55_fu_4300;
  wire [31:0]kernel_buffer_15_56_fu_434;
  wire kernel_buffer_15_56_fu_4340;
  wire [31:0]kernel_buffer_15_57_fu_438;
  wire kernel_buffer_15_57_fu_4380;
  wire [31:0]kernel_buffer_15_58_fu_442;
  wire kernel_buffer_15_58_fu_4420;
  wire [31:0]kernel_buffer_15_fu_386;
  wire kernel_buffer_15_fu_3860;
  wire mul_ln37_fu_1334_p2_i_1_n_5;
  wire mul_ln37_fu_1334_p2_n_100;
  wire mul_ln37_fu_1334_p2_n_101;
  wire mul_ln37_fu_1334_p2_n_102;
  wire mul_ln37_fu_1334_p2_n_103;
  wire mul_ln37_fu_1334_p2_n_104;
  wire mul_ln37_fu_1334_p2_n_105;
  wire mul_ln37_fu_1334_p2_n_106;
  wire mul_ln37_fu_1334_p2_n_107;
  wire mul_ln37_fu_1334_p2_n_108;
  wire mul_ln37_fu_1334_p2_n_109;
  wire mul_ln37_fu_1334_p2_n_110;
  wire mul_ln37_fu_1334_p2_n_111;
  wire mul_ln37_fu_1334_p2_n_112;
  wire mul_ln37_fu_1334_p2_n_113;
  wire mul_ln37_fu_1334_p2_n_114;
  wire mul_ln37_fu_1334_p2_n_115;
  wire mul_ln37_fu_1334_p2_n_116;
  wire mul_ln37_fu_1334_p2_n_117;
  wire mul_ln37_fu_1334_p2_n_118;
  wire mul_ln37_fu_1334_p2_n_119;
  wire mul_ln37_fu_1334_p2_n_120;
  wire mul_ln37_fu_1334_p2_n_121;
  wire mul_ln37_fu_1334_p2_n_122;
  wire mul_ln37_fu_1334_p2_n_123;
  wire mul_ln37_fu_1334_p2_n_124;
  wire mul_ln37_fu_1334_p2_n_125;
  wire mul_ln37_fu_1334_p2_n_126;
  wire mul_ln37_fu_1334_p2_n_127;
  wire mul_ln37_fu_1334_p2_n_128;
  wire mul_ln37_fu_1334_p2_n_129;
  wire mul_ln37_fu_1334_p2_n_130;
  wire mul_ln37_fu_1334_p2_n_131;
  wire mul_ln37_fu_1334_p2_n_132;
  wire mul_ln37_fu_1334_p2_n_133;
  wire mul_ln37_fu_1334_p2_n_134;
  wire mul_ln37_fu_1334_p2_n_135;
  wire mul_ln37_fu_1334_p2_n_136;
  wire mul_ln37_fu_1334_p2_n_137;
  wire mul_ln37_fu_1334_p2_n_138;
  wire mul_ln37_fu_1334_p2_n_139;
  wire mul_ln37_fu_1334_p2_n_140;
  wire mul_ln37_fu_1334_p2_n_141;
  wire mul_ln37_fu_1334_p2_n_142;
  wire mul_ln37_fu_1334_p2_n_143;
  wire mul_ln37_fu_1334_p2_n_144;
  wire mul_ln37_fu_1334_p2_n_145;
  wire mul_ln37_fu_1334_p2_n_146;
  wire mul_ln37_fu_1334_p2_n_147;
  wire mul_ln37_fu_1334_p2_n_148;
  wire mul_ln37_fu_1334_p2_n_149;
  wire mul_ln37_fu_1334_p2_n_150;
  wire mul_ln37_fu_1334_p2_n_151;
  wire mul_ln37_fu_1334_p2_n_152;
  wire mul_ln37_fu_1334_p2_n_153;
  wire mul_ln37_fu_1334_p2_n_154;
  wire mul_ln37_fu_1334_p2_n_155;
  wire mul_ln37_fu_1334_p2_n_156;
  wire mul_ln37_fu_1334_p2_n_157;
  wire mul_ln37_fu_1334_p2_n_158;
  wire mul_ln37_fu_1334_p2_n_63;
  wire mul_ln37_fu_1334_p2_n_64;
  wire mul_ln37_fu_1334_p2_n_65;
  wire mul_ln37_fu_1334_p2_n_66;
  wire mul_ln37_fu_1334_p2_n_67;
  wire mul_ln37_fu_1334_p2_n_68;
  wire mul_ln37_fu_1334_p2_n_69;
  wire mul_ln37_fu_1334_p2_n_70;
  wire mul_ln37_fu_1334_p2_n_71;
  wire mul_ln37_fu_1334_p2_n_72;
  wire mul_ln37_fu_1334_p2_n_73;
  wire mul_ln37_fu_1334_p2_n_74;
  wire mul_ln37_fu_1334_p2_n_75;
  wire mul_ln37_fu_1334_p2_n_76;
  wire mul_ln37_fu_1334_p2_n_77;
  wire mul_ln37_fu_1334_p2_n_78;
  wire mul_ln37_fu_1334_p2_n_79;
  wire mul_ln37_fu_1334_p2_n_80;
  wire mul_ln37_fu_1334_p2_n_81;
  wire mul_ln37_fu_1334_p2_n_82;
  wire mul_ln37_fu_1334_p2_n_83;
  wire mul_ln37_fu_1334_p2_n_84;
  wire mul_ln37_fu_1334_p2_n_85;
  wire mul_ln37_fu_1334_p2_n_86;
  wire mul_ln37_fu_1334_p2_n_87;
  wire mul_ln37_fu_1334_p2_n_88;
  wire mul_ln37_fu_1334_p2_n_89;
  wire mul_ln37_fu_1334_p2_n_90;
  wire mul_ln37_fu_1334_p2_n_91;
  wire mul_ln37_fu_1334_p2_n_92;
  wire mul_ln37_fu_1334_p2_n_93;
  wire mul_ln37_fu_1334_p2_n_94;
  wire mul_ln37_fu_1334_p2_n_95;
  wire mul_ln37_fu_1334_p2_n_96;
  wire mul_ln37_fu_1334_p2_n_97;
  wire mul_ln37_fu_1334_p2_n_98;
  wire mul_ln37_fu_1334_p2_n_99;
  wire \mul_ln37_reg_1652[16]_i_1_n_5 ;
  wire mul_ln37_reg_1652_reg_n_63;
  wire mul_ln37_reg_1652_reg_n_64;
  wire mul_ln37_reg_1652_reg_n_65;
  wire mul_ln37_reg_1652_reg_n_66;
  wire mul_ln37_reg_1652_reg_n_67;
  wire mul_ln37_reg_1652_reg_n_68;
  wire mul_ln37_reg_1652_reg_n_69;
  wire mul_ln37_reg_1652_reg_n_70;
  wire mul_ln37_reg_1652_reg_n_71;
  wire mul_ln37_reg_1652_reg_n_72;
  wire mul_ln37_reg_1652_reg_n_73;
  wire mul_ln37_reg_1652_reg_n_74;
  wire mul_ln37_reg_1652_reg_n_75;
  wire mul_ln37_reg_1652_reg_n_76;
  wire mul_ln37_reg_1652_reg_n_77;
  wire mul_ln37_reg_1652_reg_n_78;
  wire mul_ln37_reg_1652_reg_n_79;
  wire mul_ln37_reg_1652_reg_n_80;
  wire mul_ln37_reg_1652_reg_n_81;
  wire mul_ln37_reg_1652_reg_n_82;
  wire mul_ln37_reg_1652_reg_n_83;
  wire mul_ln37_reg_1652_reg_n_84;
  wire mul_ln37_reg_1652_reg_n_85;
  wire mul_ln37_reg_1652_reg_n_86;
  wire mul_ln37_reg_1652_reg_n_87;
  wire mul_ln37_reg_1652_reg_n_88;
  wire mul_ln37_reg_1652_reg_n_89;
  wire mul_ln37_reg_1652_reg_n_90;
  wire mul_ln37_reg_1652_reg_n_91;
  wire mul_ln37_reg_1652_reg_n_92;
  wire mul_ln37_reg_1652_reg_n_93;
  wire mul_ln37_reg_1652_reg_n_94;
  wire mul_ln37_reg_1652_reg_n_95;
  wire [15:15]mux_1_2;
  wire [15:0]mux_6_0;
  wire [15:0]mux_6_1;
  wire network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16;
  wire network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21;
  wire network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_24;
  wire out_d_0_reg_476;
  wire \out_d_0_reg_476_reg_n_5_[0] ;
  wire \out_d_0_reg_476_reg_n_5_[1] ;
  wire \out_d_0_reg_476_reg_n_5_[2] ;
  wire \out_d_0_reg_476_reg_n_5_[3] ;
  wire [3:0]out_d_fu_590_p2;
  wire [3:0]out_d_reg_1539;
  wire out_h_0_reg_520;
  wire \out_h_0_reg_520[0]_i_1_n_5 ;
  wire [3:0]out_h_0_reg_520_reg;
  wire [3:1]out_h_fu_1057_p2;
  wire [3:0]out_w_0_reg_542;
  wire [2:0]output_r_address0;
  wire output_r_ce0;
  wire p;
  wire p_0;
  wire p_0_in0_out;
  wire p_1_in;
  wire p_2_in;
  wire [10:2]phi_mul_reg_487;
  wire [15:0]q0;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire ram_reg_0_i_147;
  wire ram_reg_0_i_170_n_6;
  wire ram_reg_0_i_170_n_7;
  wire ram_reg_0_i_170_n_8;
  wire ram_reg_0_i_194_n_5;
  wire ram_reg_0_i_194_n_6;
  wire ram_reg_0_i_194_n_7;
  wire ram_reg_0_i_194_n_8;
  wire ram_reg_0_i_217_n_5;
  wire ram_reg_0_i_217_n_6;
  wire ram_reg_0_i_217_n_7;
  wire ram_reg_0_i_217_n_8;
  wire ram_reg_0_i_23;
  wire [1:0]ram_reg_0_i_29__0;
  wire ram_reg_0_i_306_n_5;
  wire ram_reg_0_i_331_n_5;
  wire ram_reg_0_i_332_n_5;
  wire ram_reg_0_i_333_n_5;
  wire ram_reg_0_i_334_n_5;
  wire ram_reg_0_i_335_n_5;
  wire ram_reg_0_i_361_n_5;
  wire ram_reg_0_i_362_n_5;
  wire ram_reg_0_i_363_n_5;
  wire ram_reg_0_i_364_n_5;
  wire ram_reg_0_i_399_n_5;
  wire ram_reg_0_i_400_n_5;
  wire ram_reg_0_i_401_n_5;
  wire ram_reg_0_i_402_n_5;
  wire ram_reg_0_i_45;
  wire ram_reg_1_i_11_n_5;
  wire ram_reg_1_i_11_n_6;
  wire ram_reg_1_i_11_n_7;
  wire ram_reg_1_i_11_n_8;
  wire ram_reg_1_i_12_n_6;
  wire ram_reg_1_i_12_n_7;
  wire ram_reg_1_i_12_n_8;
  wire ram_reg_1_i_15_n_5;
  wire ram_reg_1_i_16_n_5;
  wire ram_reg_1_i_17_n_5;
  wire ram_reg_1_i_18_n_5;
  wire ram_reg_1_i_19_n_5;
  wire ram_reg_1_i_19_n_6;
  wire ram_reg_1_i_19_n_7;
  wire ram_reg_1_i_19_n_8;
  wire ram_reg_1_i_23_n_5;
  wire ram_reg_1_i_24_n_5;
  wire ram_reg_1_i_25_n_5;
  wire ram_reg_1_i_26_n_5;
  wire ram_reg_1_i_27_n_5;
  wire ram_reg_1_i_28_n_5;
  wire ram_reg_1_i_29_n_5;
  wire ram_reg_1_i_30_n_5;
  wire ram_reg_1_i_31_n_5;
  wire ram_reg_2_i_10_n_5;
  wire ram_reg_2_i_10_n_6;
  wire ram_reg_2_i_10_n_7;
  wire ram_reg_2_i_10_n_8;
  wire ram_reg_2_i_16_n_5;
  wire ram_reg_2_i_17_n_5;
  wire ram_reg_2_i_18_n_5;
  wire ram_reg_2_i_19_n_5;
  wire ram_reg_4_i_15_n_5;
  wire ram_reg_4_i_16_n_5;
  wire ram_reg_4_i_17_n_5;
  wire ram_reg_4_i_18_n_5;
  wire ram_reg_4_i_9_n_5;
  wire ram_reg_4_i_9_n_6;
  wire ram_reg_4_i_9_n_7;
  wire ram_reg_4_i_9_n_8;
  wire ram_reg_6_i_16_n_5;
  wire ram_reg_6_i_17_n_5;
  wire ram_reg_6_i_18_n_5;
  wire ram_reg_6_i_19_n_5;
  wire ram_reg_6_i_9_n_5;
  wire ram_reg_6_i_9_n_6;
  wire ram_reg_6_i_9_n_7;
  wire ram_reg_6_i_9_n_8;
  wire [7:1]select_ln32_10_fu_1107_p3;
  wire [6:0]select_ln32_10_reg_1581_reg;
  wire [0:0]select_ln32_fu_1069_p3;
  wire [3:0]select_ln35_11_fu_1173_p3;
  wire [3:0]select_ln35_11_reg_1601;
  wire [21:19]select_ln35_fu_1345_p3;
  wire [15:0]sext_ln34_reg_1544;
  wire \sext_ln34_reg_1544[0]_i_1_n_5 ;
  wire \sext_ln34_reg_1544[11]_i_1_n_5 ;
  wire \sext_ln34_reg_1544[12]_i_1_n_5 ;
  wire \sext_ln34_reg_1544[15]_i_1_n_5 ;
  wire \sext_ln34_reg_1544[1]_i_1_n_5 ;
  wire \sext_ln34_reg_1544[2]_i_1_n_5 ;
  wire \sext_ln34_reg_1544[3]_i_1_n_5 ;
  wire \sext_ln34_reg_1544[4]_i_1_n_5 ;
  wire \sext_ln34_reg_1544[5]_i_1_n_5 ;
  wire \sext_ln34_reg_1544[6]_i_1_n_5 ;
  wire \sext_ln34_reg_1544[7]_i_1_n_5 ;
  wire \sext_ln34_reg_1544[8]_i_1_n_5 ;
  wire \sext_ln34_reg_1544[9]_i_2_n_5 ;
  wire [18:0]sext_ln37_4_fu_1360_p1;
  wire [9:0]sext_ln43_2_fu_1411_p1;
  wire [6:4]shl_ln_reg_1551;
  wire [6:4]tmp_5_fu_655_p129;
  wire [15:0]tmp_5_fu_655_p130;
  wire [31:0]tmp_fu_1294_p18;
  wire [3:0]trunc_ln37_reg_1612;
  wire \trunc_ln37_reg_1612[3]_i_1_n_5 ;
  wire \trunc_ln37_reg_1612_pp1_iter1_reg_reg_n_5_[0] ;
  wire \trunc_ln37_reg_1612_pp1_iter1_reg_reg_n_5_[1] ;
  wire \trunc_ln37_reg_1612_pp1_iter1_reg_reg_n_5_[3] ;
  wire [16:0]trunc_ln42_fu_1378_p1;
  wire [10:2]zext_ln24_reg_1525;
  wire [0:0]\NLW_add_ln43_reg_1637_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln43_reg_1637_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_buffer_0_reg_553_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten18_reg_509_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_kernel_buffer_15_016_fu_446_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_kernel_buffer_15_016_fu_446_reg[31]_i_3_O_UNCONNECTED ;
  wire NLW_mul_ln37_fu_1334_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln37_fu_1334_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln37_fu_1334_p2_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln37_fu_1334_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln37_fu_1334_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln37_fu_1334_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln37_fu_1334_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln37_fu_1334_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln37_fu_1334_p2_CARRYOUT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1652_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1652_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1652_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln37_reg_1652_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1652_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1652_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln37_reg_1652_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln37_reg_1652_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln37_reg_1652_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln37_reg_1652_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_170_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_1_i_12_CO_UNCONNECTED;
  wire [2:0]NLW_ram_reg_1_i_12_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_i_19_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_1530[10]_i_1 
       (.I0(phi_mul_reg_487[8]),
        .I1(\add_ln24_reg_1530[10]_i_2_n_5 ),
        .I2(phi_mul_reg_487[9]),
        .I3(phi_mul_reg_487[10]),
        .O(add_ln24_fu_578_p2[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \add_ln24_reg_1530[10]_i_2 
       (.I0(phi_mul_reg_487[6]),
        .I1(phi_mul_reg_487[5]),
        .I2(phi_mul_reg_487[3]),
        .I3(phi_mul_reg_487[2]),
        .I4(phi_mul_reg_487[4]),
        .I5(phi_mul_reg_487[7]),
        .O(\add_ln24_reg_1530[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_1530[2]_i_1 
       (.I0(phi_mul_reg_487[2]),
        .O(add_ln24_fu_578_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_1530[3]_i_1 
       (.I0(phi_mul_reg_487[2]),
        .I1(phi_mul_reg_487[3]),
        .O(add_ln24_fu_578_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_1530[4]_i_1 
       (.I0(phi_mul_reg_487[2]),
        .I1(phi_mul_reg_487[3]),
        .I2(phi_mul_reg_487[4]),
        .O(add_ln24_fu_578_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_1530[5]_i_1 
       (.I0(phi_mul_reg_487[3]),
        .I1(phi_mul_reg_487[2]),
        .I2(phi_mul_reg_487[4]),
        .I3(phi_mul_reg_487[5]),
        .O(add_ln24_fu_578_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \add_ln24_reg_1530[6]_i_1 
       (.I0(phi_mul_reg_487[4]),
        .I1(phi_mul_reg_487[2]),
        .I2(phi_mul_reg_487[3]),
        .I3(phi_mul_reg_487[5]),
        .I4(phi_mul_reg_487[6]),
        .O(\add_ln24_reg_1530[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \add_ln24_reg_1530[7]_i_1 
       (.I0(phi_mul_reg_487[6]),
        .I1(phi_mul_reg_487[5]),
        .I2(phi_mul_reg_487[3]),
        .I3(phi_mul_reg_487[2]),
        .I4(phi_mul_reg_487[4]),
        .I5(phi_mul_reg_487[7]),
        .O(\add_ln24_reg_1530[7]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_1530[8]_i_1 
       (.I0(\add_ln24_reg_1530[10]_i_2_n_5 ),
        .I1(phi_mul_reg_487[8]),
        .O(add_ln24_fu_578_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_1530[9]_i_1 
       (.I0(\add_ln24_reg_1530[10]_i_2_n_5 ),
        .I1(phi_mul_reg_487[8]),
        .I2(phi_mul_reg_487[9]),
        .O(add_ln24_fu_578_p2[9]));
  FDRE \add_ln24_reg_1530_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_578_p2[10]),
        .Q(add_ln24_reg_1530[10]),
        .R(1'b0));
  FDRE \add_ln24_reg_1530_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_578_p2[2]),
        .Q(add_ln24_reg_1530[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_1530_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_578_p2[3]),
        .Q(add_ln24_reg_1530[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_1530_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_578_p2[4]),
        .Q(add_ln24_reg_1530[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_1530_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_578_p2[5]),
        .Q(add_ln24_reg_1530[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_1530_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln24_reg_1530[6]_i_1_n_5 ),
        .Q(add_ln24_reg_1530[6]),
        .R(1'b0));
  FDRE \add_ln24_reg_1530_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln24_reg_1530[7]_i_1_n_5 ),
        .Q(add_ln24_reg_1530[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_1530_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_578_p2[8]),
        .Q(add_ln24_reg_1530[8]),
        .R(1'b0));
  FDRE \add_ln24_reg_1530_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_578_p2[9]),
        .Q(add_ln24_reg_1530[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1637[1]_i_1 
       (.I0(select_ln35_11_reg_1601[1]),
        .I1(select_ln32_10_reg_1581_reg[0]),
        .O(add_ln43_fu_1241_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1637[4]_i_2 
       (.I0(select_ln35_11_reg_1601[3]),
        .I1(select_ln32_10_reg_1581_reg[2]),
        .O(\add_ln43_reg_1637[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1637[4]_i_3 
       (.I0(select_ln35_11_reg_1601[2]),
        .I1(select_ln32_10_reg_1581_reg[1]),
        .O(\add_ln43_reg_1637[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1637[4]_i_4 
       (.I0(select_ln35_11_reg_1601[1]),
        .I1(select_ln32_10_reg_1581_reg[0]),
        .O(\add_ln43_reg_1637[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \add_ln43_reg_1637[8]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(in_d_reg_1617[0]),
        .I2(in_d_reg_1617[3]),
        .I3(in_d_reg_1617[1]),
        .I4(in_d_reg_1617[2]),
        .I5(in_d_reg_1617[4]),
        .O(add_ln43_reg_16370));
  FDRE \add_ln43_reg_1637_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637[0]),
        .Q(add_ln43_reg_1637_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637[1]),
        .Q(add_ln43_reg_1637_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637[2]),
        .Q(add_ln43_reg_1637_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637[3]),
        .Q(add_ln43_reg_1637_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637[4]),
        .Q(add_ln43_reg_1637_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637[5]),
        .Q(add_ln43_reg_1637_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637[6]),
        .Q(add_ln43_reg_1637_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637[7]),
        .Q(add_ln43_reg_1637_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637[8]),
        .Q(add_ln43_reg_1637_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637_pp1_iter2_reg[0]),
        .Q(add_ln43_reg_1637_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637_pp1_iter2_reg[1]),
        .Q(add_ln43_reg_1637_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637_pp1_iter2_reg[2]),
        .Q(add_ln43_reg_1637_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637_pp1_iter2_reg[3]),
        .Q(add_ln43_reg_1637_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637_pp1_iter2_reg[4]),
        .Q(add_ln43_reg_1637_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637_pp1_iter2_reg[5]),
        .Q(add_ln43_reg_1637_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637_pp1_iter2_reg[6]),
        .Q(add_ln43_reg_1637_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637_pp1_iter2_reg[7]),
        .Q(add_ln43_reg_1637_pp1_iter3_reg[7]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_pp1_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1637_pp1_iter2_reg[8]),
        .Q(add_ln43_reg_1637_pp1_iter3_reg[8]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16370),
        .D(select_ln35_11_reg_1601[0]),
        .Q(add_ln43_reg_1637[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16370),
        .D(add_ln43_fu_1241_p2[1]),
        .Q(add_ln43_reg_1637[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16370),
        .D(add_ln43_fu_1241_p2[2]),
        .Q(add_ln43_reg_1637[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16370),
        .D(add_ln43_fu_1241_p2[3]),
        .Q(add_ln43_reg_1637[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16370),
        .D(add_ln43_fu_1241_p2[4]),
        .Q(add_ln43_reg_1637[4]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_1637_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln43_reg_1637_reg[4]_i_1_n_5 ,\add_ln43_reg_1637_reg[4]_i_1_n_6 ,\add_ln43_reg_1637_reg[4]_i_1_n_7 ,\add_ln43_reg_1637_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln35_11_reg_1601[3:1]}),
        .O({add_ln43_fu_1241_p2[4:2],\NLW_add_ln43_reg_1637_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln32_10_reg_1581_reg[3],\add_ln43_reg_1637[4]_i_2_n_5 ,\add_ln43_reg_1637[4]_i_3_n_5 ,\add_ln43_reg_1637[4]_i_4_n_5 }));
  FDRE \add_ln43_reg_1637_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16370),
        .D(add_ln43_fu_1241_p2[5]),
        .Q(add_ln43_reg_1637[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16370),
        .D(add_ln43_fu_1241_p2[6]),
        .Q(add_ln43_reg_1637[6]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16370),
        .D(add_ln43_fu_1241_p2[7]),
        .Q(add_ln43_reg_1637[7]),
        .R(1'b0));
  FDRE \add_ln43_reg_1637_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16370),
        .D(add_ln43_fu_1241_p2[8]),
        .Q(add_ln43_reg_1637[8]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_1637_reg[8]_i_2 
       (.CI(\add_ln43_reg_1637_reg[4]_i_1_n_5 ),
        .CO({\NLW_add_ln43_reg_1637_reg[8]_i_2_CO_UNCONNECTED [3],\add_ln43_reg_1637_reg[8]_i_2_n_6 ,\add_ln43_reg_1637_reg[8]_i_2_n_7 ,\add_ln43_reg_1637_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln43_fu_1241_p2[8:5]),
        .S({1'b0,select_ln32_10_reg_1581_reg[6:4]}));
  FDRE \and_ln32_reg_1586_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(and_ln32_reg_1586),
        .Q(and_ln32_reg_1586_pp1_iter1_reg),
        .R(1'b0));
  FDRE \and_ln32_reg_1586_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln32_reg_1586_pp1_iter1_reg),
        .Q(and_ln32_reg_1586_pp1_iter2_reg),
        .R(1'b0));
  FDRE \and_ln32_reg_1586_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln32_reg_1586_pp1_iter2_reg),
        .Q(and_ln32_reg_1586_pp1_iter3_reg),
        .R(1'b0));
  FDRE \and_ln32_reg_1586_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(p_1_in),
        .Q(and_ln32_reg_1586),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_1_fu_481_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_1_fu_481_ap_ready),
        .I2(grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg),
        .I3(grp_pointwise_conv2d_fix_1_fu_481_ap_ready),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state10),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(grp_pointwise_conv2d_fix_1_fu_481_ap_ready),
        .I1(ap_CS_fsm_state2),
        .I2(ap_NS_fsm1),
        .I3(\ap_CS_fsm_reg_n_5_[2] ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_476_reg_n_5_[0] ),
        .I2(\out_d_0_reg_476_reg_n_5_[3] ),
        .I3(\out_d_0_reg_476_reg_n_5_[1] ),
        .I4(\out_d_0_reg_476_reg_n_5_[2] ),
        .O(grp_pointwise_conv2d_fix_1_fu_481_ap_ready));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[4]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[1]),
        .I4(i_0_reg_498_reg[3]),
        .I5(i_0_reg_498_reg[0]),
        .O(\ap_CS_fsm[3]_i_1__4_n_5 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm[4]_i_2_n_5 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hB0BBBBBB)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(grp_pointwise_conv2d_fix_1_fu_481_output_r_ce0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21),
        .O(\ap_CS_fsm[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \ap_CS_fsm[5]_i_1__3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(grp_pointwise_conv2d_fix_1_fu_481_output_r_ce0),
        .I5(ap_enable_reg_pp1_iter3),
        .O(\ap_CS_fsm[5]_i_1__3_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__4_n_5 ),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__3_n_5 ),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_state4),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21),
        .O(ap_enable_reg_pp1_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_rst_n),
        .I2(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21),
        .O(ap_enable_reg_pp1_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp1_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter3),
        .Q(grp_pointwise_conv2d_fix_1_fu_481_output_r_ce0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[11]_i_2 
       (.I0(sext_ln37_4_fu_1360_p1[11]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[11]_i_3 
       (.I0(sext_ln37_4_fu_1360_p1[10]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[11]_i_4 
       (.I0(sext_ln37_4_fu_1360_p1[9]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[11]_i_5 
       (.I0(sext_ln37_4_fu_1360_p1[8]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[11]_i_6 
       (.I0(sext_ln37_4_fu_1360_p1[11]),
        .I1(buffer_0_reg_553[11]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[11]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[11]_i_7 
       (.I0(sext_ln37_4_fu_1360_p1[10]),
        .I1(buffer_0_reg_553[10]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[11]_i_8 
       (.I0(sext_ln37_4_fu_1360_p1[9]),
        .I1(buffer_0_reg_553[9]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[9]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[11]_i_9 
       (.I0(sext_ln37_4_fu_1360_p1[8]),
        .I1(buffer_0_reg_553[8]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[8]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[15]_i_2 
       (.I0(sext_ln37_4_fu_1360_p1[15]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[15]_i_3 
       (.I0(sext_ln37_4_fu_1360_p1[14]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[15]_i_4 
       (.I0(sext_ln37_4_fu_1360_p1[13]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[15]_i_5 
       (.I0(sext_ln37_4_fu_1360_p1[12]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[15]_i_6 
       (.I0(sext_ln37_4_fu_1360_p1[15]),
        .I1(buffer_0_reg_553[15]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[15]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[15]_i_7 
       (.I0(sext_ln37_4_fu_1360_p1[14]),
        .I1(buffer_0_reg_553[14]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[15]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[15]_i_8 
       (.I0(sext_ln37_4_fu_1360_p1[13]),
        .I1(buffer_0_reg_553[13]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[15]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[15]_i_9 
       (.I0(sext_ln37_4_fu_1360_p1[12]),
        .I1(buffer_0_reg_553[12]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[12]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[19]_i_2 
       (.I0(sext_ln37_4_fu_1360_p1[17]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[19]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[19]_i_3 
       (.I0(sext_ln37_4_fu_1360_p1[16]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[19]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[19]_i_4 
       (.I0(sext_ln37_4_fu_1360_p1[18]),
        .I1(buffer_0_reg_553[19]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[19]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[19]_i_5 
       (.I0(sext_ln37_4_fu_1360_p1[18]),
        .I1(buffer_0_reg_553[18]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[19]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[19]_i_6 
       (.I0(sext_ln37_4_fu_1360_p1[17]),
        .I1(buffer_0_reg_553[17]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[19]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[19]_i_7 
       (.I0(sext_ln37_4_fu_1360_p1[16]),
        .I1(buffer_0_reg_553[16]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[19]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \buffer_0_reg_553[23]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln31_reg_1567_pp1_iter3_reg),
        .I2(grp_pointwise_conv2d_fix_1_fu_481_output_r_ce0),
        .O(\buffer_0_reg_553[23]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[23]_i_3 
       (.I0(sext_ln37_4_fu_1360_p1[18]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[23]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[23]_i_4 
       (.I0(sext_ln37_4_fu_1360_p1[18]),
        .I1(buffer_0_reg_553[23]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[23]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[23]_i_5 
       (.I0(sext_ln37_4_fu_1360_p1[18]),
        .I1(buffer_0_reg_553[22]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[23]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[23]_i_6 
       (.I0(sext_ln37_4_fu_1360_p1[18]),
        .I1(buffer_0_reg_553[21]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[23]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[23]_i_7 
       (.I0(sext_ln37_4_fu_1360_p1[18]),
        .I1(buffer_0_reg_553[20]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[23]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[3]_i_2 
       (.I0(sext_ln37_4_fu_1360_p1[3]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[3]_i_3 
       (.I0(sext_ln37_4_fu_1360_p1[2]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[3]_i_4 
       (.I0(sext_ln37_4_fu_1360_p1[1]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[3]_i_5 
       (.I0(sext_ln37_4_fu_1360_p1[0]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[3]_i_6 
       (.I0(sext_ln37_4_fu_1360_p1[3]),
        .I1(buffer_0_reg_553[3]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[3]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[3]_i_7 
       (.I0(sext_ln37_4_fu_1360_p1[2]),
        .I1(buffer_0_reg_553[2]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[2]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[3]_i_8 
       (.I0(sext_ln37_4_fu_1360_p1[1]),
        .I1(buffer_0_reg_553[1]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[1]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[3]_i_9 
       (.I0(sext_ln37_4_fu_1360_p1[0]),
        .I1(buffer_0_reg_553[0]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[0]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[3]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[7]_i_2 
       (.I0(sext_ln37_4_fu_1360_p1[7]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[7]_i_3 
       (.I0(sext_ln37_4_fu_1360_p1[6]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[7]_i_4 
       (.I0(sext_ln37_4_fu_1360_p1[5]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_553[7]_i_5 
       (.I0(sext_ln37_4_fu_1360_p1[4]),
        .I1(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[7]_i_6 
       (.I0(sext_ln37_4_fu_1360_p1[7]),
        .I1(buffer_0_reg_553[7]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[7]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[7]_i_7 
       (.I0(sext_ln37_4_fu_1360_p1[6]),
        .I1(buffer_0_reg_553[6]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[6]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[7]_i_8 
       (.I0(sext_ln37_4_fu_1360_p1[5]),
        .I1(buffer_0_reg_553[5]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[5]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF0055AA56A6)) 
    \buffer_0_reg_553[7]_i_9 
       (.I0(sext_ln37_4_fu_1360_p1[4]),
        .I1(buffer_0_reg_553[4]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[4]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .I5(ap_CS_fsm_state4),
        .O(\buffer_0_reg_553[7]_i_9_n_5 ));
  FDRE \buffer_0_reg_553_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[3]_i_1_n_12 ),
        .Q(buffer_0_reg_553[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[11]_i_1_n_10 ),
        .Q(buffer_0_reg_553[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[11]_i_1_n_9 ),
        .Q(buffer_0_reg_553[11]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_553_reg[11]_i_1 
       (.CI(\buffer_0_reg_553_reg[7]_i_1_n_5 ),
        .CO({\buffer_0_reg_553_reg[11]_i_1_n_5 ,\buffer_0_reg_553_reg[11]_i_1_n_6 ,\buffer_0_reg_553_reg[11]_i_1_n_7 ,\buffer_0_reg_553_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_553[11]_i_2_n_5 ,\buffer_0_reg_553[11]_i_3_n_5 ,\buffer_0_reg_553[11]_i_4_n_5 ,\buffer_0_reg_553[11]_i_5_n_5 }),
        .O({\buffer_0_reg_553_reg[11]_i_1_n_9 ,\buffer_0_reg_553_reg[11]_i_1_n_10 ,\buffer_0_reg_553_reg[11]_i_1_n_11 ,\buffer_0_reg_553_reg[11]_i_1_n_12 }),
        .S({\buffer_0_reg_553[11]_i_6_n_5 ,\buffer_0_reg_553[11]_i_7_n_5 ,\buffer_0_reg_553[11]_i_8_n_5 ,\buffer_0_reg_553[11]_i_9_n_5 }));
  FDRE \buffer_0_reg_553_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[15]_i_1_n_12 ),
        .Q(buffer_0_reg_553[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[15]_i_1_n_11 ),
        .Q(buffer_0_reg_553[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[15]_i_1_n_10 ),
        .Q(buffer_0_reg_553[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[15]_i_1_n_9 ),
        .Q(buffer_0_reg_553[15]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_553_reg[15]_i_1 
       (.CI(\buffer_0_reg_553_reg[11]_i_1_n_5 ),
        .CO({\buffer_0_reg_553_reg[15]_i_1_n_5 ,\buffer_0_reg_553_reg[15]_i_1_n_6 ,\buffer_0_reg_553_reg[15]_i_1_n_7 ,\buffer_0_reg_553_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_553[15]_i_2_n_5 ,\buffer_0_reg_553[15]_i_3_n_5 ,\buffer_0_reg_553[15]_i_4_n_5 ,\buffer_0_reg_553[15]_i_5_n_5 }),
        .O({\buffer_0_reg_553_reg[15]_i_1_n_9 ,\buffer_0_reg_553_reg[15]_i_1_n_10 ,\buffer_0_reg_553_reg[15]_i_1_n_11 ,\buffer_0_reg_553_reg[15]_i_1_n_12 }),
        .S({\buffer_0_reg_553[15]_i_6_n_5 ,\buffer_0_reg_553[15]_i_7_n_5 ,\buffer_0_reg_553[15]_i_8_n_5 ,\buffer_0_reg_553[15]_i_9_n_5 }));
  FDRE \buffer_0_reg_553_reg[16] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[19]_i_1_n_12 ),
        .Q(buffer_0_reg_553[16]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[17] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[19]_i_1_n_11 ),
        .Q(buffer_0_reg_553[17]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[18] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[19]_i_1_n_10 ),
        .Q(buffer_0_reg_553[18]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[19] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[19]_i_1_n_9 ),
        .Q(buffer_0_reg_553[19]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_553_reg[19]_i_1 
       (.CI(\buffer_0_reg_553_reg[15]_i_1_n_5 ),
        .CO({\buffer_0_reg_553_reg[19]_i_1_n_5 ,\buffer_0_reg_553_reg[19]_i_1_n_6 ,\buffer_0_reg_553_reg[19]_i_1_n_7 ,\buffer_0_reg_553_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_553[23]_i_3_n_5 ,\buffer_0_reg_553[23]_i_3_n_5 ,\buffer_0_reg_553[19]_i_2_n_5 ,\buffer_0_reg_553[19]_i_3_n_5 }),
        .O({\buffer_0_reg_553_reg[19]_i_1_n_9 ,\buffer_0_reg_553_reg[19]_i_1_n_10 ,\buffer_0_reg_553_reg[19]_i_1_n_11 ,\buffer_0_reg_553_reg[19]_i_1_n_12 }),
        .S({\buffer_0_reg_553[19]_i_4_n_5 ,\buffer_0_reg_553[19]_i_5_n_5 ,\buffer_0_reg_553[19]_i_6_n_5 ,\buffer_0_reg_553[19]_i_7_n_5 }));
  FDRE \buffer_0_reg_553_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[3]_i_1_n_11 ),
        .Q(buffer_0_reg_553[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[20] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[23]_i_2_n_12 ),
        .Q(buffer_0_reg_553[20]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[21] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[23]_i_2_n_11 ),
        .Q(buffer_0_reg_553[21]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[22] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[23]_i_2_n_10 ),
        .Q(buffer_0_reg_553[22]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[23] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[23]_i_2_n_9 ),
        .Q(buffer_0_reg_553[23]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_553_reg[23]_i_2 
       (.CI(\buffer_0_reg_553_reg[19]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_553_reg[23]_i_2_CO_UNCONNECTED [3],\buffer_0_reg_553_reg[23]_i_2_n_6 ,\buffer_0_reg_553_reg[23]_i_2_n_7 ,\buffer_0_reg_553_reg[23]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_0_reg_553[23]_i_3_n_5 ,\buffer_0_reg_553[23]_i_3_n_5 ,\buffer_0_reg_553[23]_i_3_n_5 }),
        .O({\buffer_0_reg_553_reg[23]_i_2_n_9 ,\buffer_0_reg_553_reg[23]_i_2_n_10 ,\buffer_0_reg_553_reg[23]_i_2_n_11 ,\buffer_0_reg_553_reg[23]_i_2_n_12 }),
        .S({\buffer_0_reg_553[23]_i_4_n_5 ,\buffer_0_reg_553[23]_i_5_n_5 ,\buffer_0_reg_553[23]_i_6_n_5 ,\buffer_0_reg_553[23]_i_7_n_5 }));
  FDRE \buffer_0_reg_553_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[3]_i_1_n_10 ),
        .Q(buffer_0_reg_553[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[3]_i_1_n_9 ),
        .Q(buffer_0_reg_553[3]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_553_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\buffer_0_reg_553_reg[3]_i_1_n_5 ,\buffer_0_reg_553_reg[3]_i_1_n_6 ,\buffer_0_reg_553_reg[3]_i_1_n_7 ,\buffer_0_reg_553_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_553[3]_i_2_n_5 ,\buffer_0_reg_553[3]_i_3_n_5 ,\buffer_0_reg_553[3]_i_4_n_5 ,\buffer_0_reg_553[3]_i_5_n_5 }),
        .O({\buffer_0_reg_553_reg[3]_i_1_n_9 ,\buffer_0_reg_553_reg[3]_i_1_n_10 ,\buffer_0_reg_553_reg[3]_i_1_n_11 ,\buffer_0_reg_553_reg[3]_i_1_n_12 }),
        .S({\buffer_0_reg_553[3]_i_6_n_5 ,\buffer_0_reg_553[3]_i_7_n_5 ,\buffer_0_reg_553[3]_i_8_n_5 ,\buffer_0_reg_553[3]_i_9_n_5 }));
  FDRE \buffer_0_reg_553_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[7]_i_1_n_12 ),
        .Q(buffer_0_reg_553[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[7]_i_1_n_11 ),
        .Q(buffer_0_reg_553[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[7]_i_1_n_10 ),
        .Q(buffer_0_reg_553[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[7]_i_1_n_9 ),
        .Q(buffer_0_reg_553[7]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_553_reg[7]_i_1 
       (.CI(\buffer_0_reg_553_reg[3]_i_1_n_5 ),
        .CO({\buffer_0_reg_553_reg[7]_i_1_n_5 ,\buffer_0_reg_553_reg[7]_i_1_n_6 ,\buffer_0_reg_553_reg[7]_i_1_n_7 ,\buffer_0_reg_553_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_553[7]_i_2_n_5 ,\buffer_0_reg_553[7]_i_3_n_5 ,\buffer_0_reg_553[7]_i_4_n_5 ,\buffer_0_reg_553[7]_i_5_n_5 }),
        .O({\buffer_0_reg_553_reg[7]_i_1_n_9 ,\buffer_0_reg_553_reg[7]_i_1_n_10 ,\buffer_0_reg_553_reg[7]_i_1_n_11 ,\buffer_0_reg_553_reg[7]_i_1_n_12 }),
        .S({\buffer_0_reg_553[7]_i_6_n_5 ,\buffer_0_reg_553[7]_i_7_n_5 ,\buffer_0_reg_553[7]_i_8_n_5 ,\buffer_0_reg_553[7]_i_9_n_5 }));
  FDRE \buffer_0_reg_553_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[11]_i_1_n_12 ),
        .Q(buffer_0_reg_553[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_553_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_553[23]_i_1_n_5 ),
        .D(\buffer_0_reg_553_reg[11]_i_1_n_11 ),
        .Q(buffer_0_reg_553[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_1_fu_481_ap_ready),
        .I2(grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg),
        .O(\ap_CS_fsm_reg[13] ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_498[0]_i_1 
       (.I0(i_0_reg_498_reg[0]),
        .O(mux_1_2));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_reg_498[1]_i_1 
       (.I0(i_0_reg_498_reg[0]),
        .I1(i_0_reg_498_reg[1]),
        .O(\i_0_reg_498[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_reg_498[2]_i_1 
       (.I0(i_0_reg_498_reg[1]),
        .I1(i_0_reg_498_reg[0]),
        .I2(i_0_reg_498_reg[2]),
        .O(i_fu_640_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_reg_498[3]_i_1 
       (.I0(i_0_reg_498_reg[0]),
        .I1(i_0_reg_498_reg[1]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[3]),
        .O(i_fu_640_p2[3]));
  LUT6 #(
    .INIT(64'h00000000FFEF0000)) 
    \i_0_reg_498[4]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[2] ),
        .I1(\out_d_0_reg_476_reg_n_5_[1] ),
        .I2(\out_d_0_reg_476_reg_n_5_[3] ),
        .I3(\out_d_0_reg_476_reg_n_5_[0] ),
        .I4(ap_CS_fsm_state2),
        .I5(ap_NS_fsm1),
        .O(i_0_reg_498));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    \i_0_reg_498[4]_i_2 
       (.I0(i_0_reg_498_reg[0]),
        .I1(i_0_reg_498_reg[3]),
        .I2(i_0_reg_498_reg[1]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[4]),
        .I5(\ap_CS_fsm_reg_n_5_[2] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_0_reg_498[4]_i_3 
       (.I0(i_0_reg_498_reg[2]),
        .I1(i_0_reg_498_reg[1]),
        .I2(i_0_reg_498_reg[0]),
        .I3(i_0_reg_498_reg[3]),
        .I4(i_0_reg_498_reg[4]),
        .O(i_fu_640_p2[4]));
  FDRE \i_0_reg_498_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(mux_1_2),
        .Q(i_0_reg_498_reg[0]),
        .R(i_0_reg_498));
  FDRE \i_0_reg_498_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_0_reg_498[1]_i_1_n_5 ),
        .Q(i_0_reg_498_reg[1]),
        .R(i_0_reg_498));
  FDRE \i_0_reg_498_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_fu_640_p2[2]),
        .Q(i_0_reg_498_reg[2]),
        .R(i_0_reg_498));
  FDRE \i_0_reg_498_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_fu_640_p2[3]),
        .Q(i_0_reg_498_reg[3]),
        .R(i_0_reg_498));
  FDRE \i_0_reg_498_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_fu_640_p2[4]),
        .Q(i_0_reg_498_reg[4]),
        .R(i_0_reg_498));
  FDRE \icmp_ln31_reg_1567_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(\icmp_ln31_reg_1567_reg_n_5_[0] ),
        .Q(icmp_ln31_reg_1567_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1567_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1567_pp1_iter1_reg),
        .Q(icmp_ln31_reg_1567_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1567_pp1_iter2_reg),
        .Q(icmp_ln31_reg_1567_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1567_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21),
        .Q(\icmp_ln31_reg_1567_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1576_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln33_reg_1576),
        .Q(icmp_ln33_reg_1576_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1576_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln33_reg_1576_pp1_iter1_reg),
        .Q(icmp_ln33_reg_1576_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1576_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln33_reg_1576_pp1_iter2_reg),
        .Q(icmp_ln33_reg_1576_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1576_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(icmp_ln33_fu_1063_p2),
        .Q(icmp_ln33_reg_1576),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln35_4_reg_1633[0]_i_1 
       (.I0(icmp_ln35_4_fu_1236_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln31_reg_1567_reg_n_5_[0] ),
        .I3(icmp_ln35_4_reg_1633),
        .O(\icmp_ln35_4_reg_1633[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \icmp_ln35_4_reg_1633[0]_i_2 
       (.I0(in_d_reg_1617[4]),
        .I1(in_d_reg_1617[2]),
        .I2(in_d_reg_1617[1]),
        .I3(in_d_reg_1617[3]),
        .I4(in_d_reg_1617[0]),
        .O(icmp_ln35_4_fu_1236_p2));
  FDRE \icmp_ln35_4_reg_1633_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln35_4_reg_1633),
        .Q(icmp_ln35_4_reg_1633_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln35_4_reg_1633_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln35_4_reg_1633_pp1_iter2_reg),
        .Q(icmp_ln35_4_reg_1633_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln35_4_reg_1633_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln35_4_reg_1633[0]_i_1_n_5 ),
        .Q(icmp_ln35_4_reg_1633),
        .R(1'b0));
  FDRE \in_d_0_reg_563_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5631),
        .D(in_d_reg_1617[0]),
        .Q(in_d_0_reg_563[0]),
        .R(ap_CS_fsm_state4));
  FDRE \in_d_0_reg_563_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5631),
        .D(in_d_reg_1617[1]),
        .Q(in_d_0_reg_563[1]),
        .R(ap_CS_fsm_state4));
  FDRE \in_d_0_reg_563_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5631),
        .D(in_d_reg_1617[2]),
        .Q(in_d_0_reg_563[2]),
        .R(ap_CS_fsm_state4));
  FDRE \in_d_0_reg_563_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5631),
        .D(in_d_reg_1617[3]),
        .Q(in_d_0_reg_563[3]),
        .R(ap_CS_fsm_state4));
  FDRE \in_d_0_reg_563_reg[4] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5631),
        .D(in_d_reg_1617[4]),
        .Q(in_d_0_reg_563[4]),
        .R(ap_CS_fsm_state4));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    \in_d_reg_1617[0]_i_1 
       (.I0(icmp_ln33_fu_1063_p2),
        .I1(p_1_in),
        .I2(in_d_reg_1617[0]),
        .I3(in_d_0_reg_5631),
        .I4(in_d_0_reg_563[0]),
        .O(in_d_fu_1199_p2[0]));
  LUT6 #(
    .INIT(64'h050A0303050A0C0C)) 
    \in_d_reg_1617[1]_i_1 
       (.I0(in_d_reg_1617[0]),
        .I1(in_d_0_reg_563[0]),
        .I2(p_0_in0_out),
        .I3(in_d_reg_1617[1]),
        .I4(in_d_0_reg_5631),
        .I5(in_d_0_reg_563[1]),
        .O(in_d_fu_1199_p2[1]));
  LUT6 #(
    .INIT(64'hA9AAA9A9A9AAAAAA)) 
    \in_d_reg_1617[2]_i_1 
       (.I0(\in_d_reg_1617[3]_i_2_n_5 ),
        .I1(icmp_ln33_fu_1063_p2),
        .I2(p_1_in),
        .I3(in_d_reg_1617[2]),
        .I4(in_d_0_reg_5631),
        .I5(in_d_0_reg_563[2]),
        .O(in_d_fu_1199_p2[2]));
  LUT6 #(
    .INIT(64'h000057F70000A808)) 
    \in_d_reg_1617[3]_i_1 
       (.I0(\in_d_reg_1617[3]_i_2_n_5 ),
        .I1(in_d_0_reg_563[2]),
        .I2(in_d_0_reg_5631),
        .I3(in_d_reg_1617[2]),
        .I4(p_0_in0_out),
        .I5(ap_phi_mux_in_d_0_phi_fu_567_p4[3]),
        .O(in_d_fu_1199_p2[3]));
  LUT6 #(
    .INIT(64'h0A000C0C0A000000)) 
    \in_d_reg_1617[3]_i_2 
       (.I0(in_d_reg_1617[1]),
        .I1(in_d_0_reg_563[1]),
        .I2(p_0_in0_out),
        .I3(in_d_reg_1617[0]),
        .I4(in_d_0_reg_5631),
        .I5(in_d_0_reg_563[0]),
        .O(\in_d_reg_1617[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \in_d_reg_1617[3]_i_3 
       (.I0(icmp_ln33_fu_1063_p2),
        .I1(p_1_in),
        .O(p_0_in0_out));
  LUT6 #(
    .INIT(64'h1444444444444440)) 
    \in_d_reg_1617[4]_i_1 
       (.I0(icmp_ln33_fu_1063_p2),
        .I1(ap_phi_mux_in_d_0_phi_fu_567_p4[4]),
        .I2(ap_phi_mux_in_d_0_phi_fu_567_p4[2]),
        .I3(ap_phi_mux_in_d_0_phi_fu_567_p4[1]),
        .I4(ap_phi_mux_in_d_0_phi_fu_567_p4[3]),
        .I5(ap_phi_mux_in_d_0_phi_fu_567_p4[0]),
        .O(in_d_fu_1199_p2[4]));
  FDRE \in_d_reg_1617_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(in_d_fu_1199_p2[0]),
        .Q(in_d_reg_1617[0]),
        .R(1'b0));
  FDRE \in_d_reg_1617_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(in_d_fu_1199_p2[1]),
        .Q(in_d_reg_1617[1]),
        .R(1'b0));
  FDRE \in_d_reg_1617_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(in_d_fu_1199_p2[2]),
        .Q(in_d_reg_1617[2]),
        .R(1'b0));
  FDRE \in_d_reg_1617_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(in_d_fu_1199_p2[3]),
        .Q(in_d_reg_1617[3]),
        .R(1'b0));
  FDRE \in_d_reg_1617_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(in_d_fu_1199_p2[4]),
        .Q(in_d_reg_1617[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten18_reg_509[0]_i_2 
       (.I0(indvar_flatten18_reg_509_reg[0]),
        .O(\indvar_flatten18_reg_509[0]_i_2_n_5 ));
  FDRE \indvar_flatten18_reg_509_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten18_reg_509_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_509_reg[0]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten18_reg_509_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten18_reg_509_reg[0]_i_1_n_5 ,\indvar_flatten18_reg_509_reg[0]_i_1_n_6 ,\indvar_flatten18_reg_509_reg[0]_i_1_n_7 ,\indvar_flatten18_reg_509_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten18_reg_509_reg[0]_i_1_n_9 ,\indvar_flatten18_reg_509_reg[0]_i_1_n_10 ,\indvar_flatten18_reg_509_reg[0]_i_1_n_11 ,\indvar_flatten18_reg_509_reg[0]_i_1_n_12 }),
        .S({indvar_flatten18_reg_509_reg[3:1],\indvar_flatten18_reg_509[0]_i_2_n_5 }));
  FDRE \indvar_flatten18_reg_509_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten18_reg_509_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten18_reg_509_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_509_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten18_reg_509_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten18_reg_509_reg[11]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_509_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten18_reg_509_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_509_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_509_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten18_reg_509_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten18_reg_509_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_509_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten18_reg_509_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten18_reg_509_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_509_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten18_reg_509_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_509_reg[4]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten18_reg_509_reg[4]_i_1 
       (.CI(\indvar_flatten18_reg_509_reg[0]_i_1_n_5 ),
        .CO({\indvar_flatten18_reg_509_reg[4]_i_1_n_5 ,\indvar_flatten18_reg_509_reg[4]_i_1_n_6 ,\indvar_flatten18_reg_509_reg[4]_i_1_n_7 ,\indvar_flatten18_reg_509_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten18_reg_509_reg[4]_i_1_n_9 ,\indvar_flatten18_reg_509_reg[4]_i_1_n_10 ,\indvar_flatten18_reg_509_reg[4]_i_1_n_11 ,\indvar_flatten18_reg_509_reg[4]_i_1_n_12 }),
        .S(indvar_flatten18_reg_509_reg[7:4]));
  FDRE \indvar_flatten18_reg_509_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten18_reg_509_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_509_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_509_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten18_reg_509_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten18_reg_509_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_509_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten18_reg_509_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten18_reg_509_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_509_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten18_reg_509_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_509_reg[8]),
        .R(ap_CS_fsm_state4));
  CARRY4 \indvar_flatten18_reg_509_reg[8]_i_1 
       (.CI(\indvar_flatten18_reg_509_reg[4]_i_1_n_5 ),
        .CO({\NLW_indvar_flatten18_reg_509_reg[8]_i_1_CO_UNCONNECTED [3],\indvar_flatten18_reg_509_reg[8]_i_1_n_6 ,\indvar_flatten18_reg_509_reg[8]_i_1_n_7 ,\indvar_flatten18_reg_509_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten18_reg_509_reg[8]_i_1_n_9 ,\indvar_flatten18_reg_509_reg[8]_i_1_n_10 ,\indvar_flatten18_reg_509_reg[8]_i_1_n_11 ,\indvar_flatten18_reg_509_reg[8]_i_1_n_12 }),
        .S(indvar_flatten18_reg_509_reg[11:8]));
  FDRE \indvar_flatten18_reg_509_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten18_reg_509_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_509_reg[9]),
        .R(ap_CS_fsm_state4));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_reg_531[0]_i_1 
       (.I0(icmp_ln33_fu_1063_p2),
        .I1(indvar_flatten_reg_531_reg[0]),
        .O(\indvar_flatten_reg_531[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_reg_531[1]_i_1 
       (.I0(indvar_flatten_reg_531_reg[1]),
        .I1(indvar_flatten_reg_531_reg[0]),
        .I2(icmp_ln33_fu_1063_p2),
        .O(\indvar_flatten_reg_531[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \indvar_flatten_reg_531[2]_i_1 
       (.I0(indvar_flatten_reg_531_reg[2]),
        .I1(indvar_flatten_reg_531_reg[1]),
        .I2(indvar_flatten_reg_531_reg[0]),
        .I3(icmp_ln33_fu_1063_p2),
        .O(\indvar_flatten_reg_531[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \indvar_flatten_reg_531[3]_i_1 
       (.I0(indvar_flatten_reg_531_reg[3]),
        .I1(indvar_flatten_reg_531_reg[2]),
        .I2(indvar_flatten_reg_531_reg[0]),
        .I3(indvar_flatten_reg_531_reg[1]),
        .I4(icmp_ln33_fu_1063_p2),
        .O(\indvar_flatten_reg_531[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \indvar_flatten_reg_531[4]_i_1 
       (.I0(indvar_flatten_reg_531_reg[4]),
        .I1(indvar_flatten_reg_531_reg[3]),
        .I2(indvar_flatten_reg_531_reg[1]),
        .I3(indvar_flatten_reg_531_reg[0]),
        .I4(indvar_flatten_reg_531_reg[2]),
        .I5(icmp_ln33_fu_1063_p2),
        .O(\indvar_flatten_reg_531[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_reg_531[5]_i_1 
       (.I0(indvar_flatten_reg_531_reg[5]),
        .I1(\indvar_flatten_reg_531[5]_i_2_n_5 ),
        .I2(icmp_ln33_fu_1063_p2),
        .O(\indvar_flatten_reg_531[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar_flatten_reg_531[5]_i_2 
       (.I0(indvar_flatten_reg_531_reg[4]),
        .I1(indvar_flatten_reg_531_reg[2]),
        .I2(indvar_flatten_reg_531_reg[0]),
        .I3(indvar_flatten_reg_531_reg[1]),
        .I4(indvar_flatten_reg_531_reg[3]),
        .O(\indvar_flatten_reg_531[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_reg_531[6]_i_1 
       (.I0(indvar_flatten_reg_531_reg[6]),
        .I1(\indvar_flatten_reg_531[8]_i_2_n_5 ),
        .I2(icmp_ln33_fu_1063_p2),
        .O(\indvar_flatten_reg_531[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \indvar_flatten_reg_531[7]_i_1 
       (.I0(indvar_flatten_reg_531_reg[7]),
        .I1(indvar_flatten_reg_531_reg[6]),
        .I2(\indvar_flatten_reg_531[8]_i_2_n_5 ),
        .I3(icmp_ln33_fu_1063_p2),
        .O(\indvar_flatten_reg_531[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \indvar_flatten_reg_531[8]_i_1 
       (.I0(indvar_flatten_reg_531_reg[8]),
        .I1(indvar_flatten_reg_531_reg[7]),
        .I2(\indvar_flatten_reg_531[8]_i_2_n_5 ),
        .I3(indvar_flatten_reg_531_reg[6]),
        .I4(icmp_ln33_fu_1063_p2),
        .O(\indvar_flatten_reg_531[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_reg_531[8]_i_2 
       (.I0(indvar_flatten_reg_531_reg[5]),
        .I1(indvar_flatten_reg_531_reg[3]),
        .I2(indvar_flatten_reg_531_reg[1]),
        .I3(indvar_flatten_reg_531_reg[0]),
        .I4(indvar_flatten_reg_531_reg[2]),
        .I5(indvar_flatten_reg_531_reg[4]),
        .O(\indvar_flatten_reg_531[8]_i_2_n_5 ));
  FDRE \indvar_flatten_reg_531_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten_reg_531[0]_i_1_n_5 ),
        .Q(indvar_flatten_reg_531_reg[0]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_531_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten_reg_531[1]_i_1_n_5 ),
        .Q(indvar_flatten_reg_531_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_531_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten_reg_531[2]_i_1_n_5 ),
        .Q(indvar_flatten_reg_531_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_531_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten_reg_531[3]_i_1_n_5 ),
        .Q(indvar_flatten_reg_531_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_531_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten_reg_531[4]_i_1_n_5 ),
        .Q(indvar_flatten_reg_531_reg[4]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_531_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten_reg_531[5]_i_1_n_5 ),
        .Q(indvar_flatten_reg_531_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_531_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten_reg_531[6]_i_1_n_5 ),
        .Q(indvar_flatten_reg_531_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_531_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten_reg_531[7]_i_1_n_5 ),
        .Q(indvar_flatten_reg_531_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_531_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(\indvar_flatten_reg_531[8]_i_1_n_5 ),
        .Q(indvar_flatten_reg_531_reg[8]),
        .R(ap_CS_fsm_state4));
  LUT6 #(
    .INIT(64'hB722F6DB251BF408)) 
    \kernel_buffer_15_016_fu_446[0]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[3]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_0[0]));
  LUT6 #(
    .INIT(64'h9ADDAABB0E5F0704)) 
    \kernel_buffer_15_016_fu_446[0]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[3]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_1[0]));
  LUT6 #(
    .INIT(64'h717F5C6A505DB8B3)) 
    \kernel_buffer_15_016_fu_446[10]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_0[10]));
  LUT6 #(
    .INIT(64'h94D2BBD9E355C0AF)) 
    \kernel_buffer_15_016_fu_446[10]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[1]),
        .I5(i_0_reg_498_reg[0]),
        .O(mux_6_1[10]));
  LUT6 #(
    .INIT(64'hD68A7AFEE0ECA01F)) 
    \kernel_buffer_15_016_fu_446[11]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[0]),
        .I4(i_0_reg_498_reg[1]),
        .I5(i_0_reg_498_reg[2]),
        .O(mux_6_0[11]));
  LUT6 #(
    .INIT(64'hC3D0DA59EF5E330E)) 
    \kernel_buffer_15_016_fu_446[11]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_1[11]));
  LUT6 #(
    .INIT(64'h1797C5E8F708BFF7)) 
    \kernel_buffer_15_016_fu_446[12]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(i_0_reg_498_reg[2]),
        .I2(tmp_5_fu_655_p129[4]),
        .I3(i_0_reg_498_reg[3]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_0[12]));
  LUT6 #(
    .INIT(64'hF04F4670A052E95F)) 
    \kernel_buffer_15_016_fu_446[12]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[1]),
        .I4(i_0_reg_498_reg[2]),
        .I5(i_0_reg_498_reg[0]),
        .O(mux_6_1[12]));
  LUT6 #(
    .INIT(64'h1970DDBCD2E0F5FC)) 
    \kernel_buffer_15_016_fu_446[13]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_0[13]));
  LUT6 #(
    .INIT(64'hF04B4E502112D1DF)) 
    \kernel_buffer_15_016_fu_446[13]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[1]),
        .I4(i_0_reg_498_reg[2]),
        .I5(i_0_reg_498_reg[0]),
        .O(mux_6_1[13]));
  LUT6 #(
    .INIT(64'h79AC28759F6D4B6F)) 
    \kernel_buffer_15_016_fu_446[1]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[1]),
        .I5(i_0_reg_498_reg[0]),
        .O(mux_6_0[1]));
  LUT6 #(
    .INIT(64'h6FFFEA3C8AFB9FBD)) 
    \kernel_buffer_15_016_fu_446[1]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[0]),
        .I4(i_0_reg_498_reg[2]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_1[1]));
  LUT6 #(
    .INIT(64'h0017F6BDC510F415)) 
    \kernel_buffer_15_016_fu_446[2]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[1]),
        .I5(i_0_reg_498_reg[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'h1E79686DE1D796DC)) 
    \kernel_buffer_15_016_fu_446[2]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_1[2]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \kernel_buffer_15_016_fu_446[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[1]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[3]),
        .I4(i_0_reg_498_reg[0]),
        .O(kernel_buffer_15_016_fu_4460));
  LUT6 #(
    .INIT(64'h19D2DCFD70F0BCFE)) 
    \kernel_buffer_15_016_fu_446[31]_i_4 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[1]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[2]),
        .O(mux_6_0[15]));
  LUT6 #(
    .INIT(64'hF04B4650A152D1DF)) 
    \kernel_buffer_15_016_fu_446[31]_i_5 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[1]),
        .I4(i_0_reg_498_reg[2]),
        .I5(i_0_reg_498_reg[0]),
        .O(mux_6_1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \kernel_buffer_15_016_fu_446[31]_i_6 
       (.I0(shl_ln_reg_1551[4]),
        .I1(i_0_reg_498_reg[4]),
        .O(\kernel_buffer_15_016_fu_446[31]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \kernel_buffer_15_016_fu_446[31]_i_7 
       (.I0(shl_ln_reg_1551[4]),
        .I1(i_0_reg_498_reg[4]),
        .O(tmp_5_fu_655_p129[4]));
  LUT6 #(
    .INIT(64'h315697F176748282)) 
    \kernel_buffer_15_016_fu_446[3]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[0]),
        .I4(i_0_reg_498_reg[3]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h9A8E2235BC9B39DE)) 
    \kernel_buffer_15_016_fu_446[3]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_1[3]));
  LUT6 #(
    .INIT(64'hEF083C811A5136AE)) 
    \kernel_buffer_15_016_fu_446[4]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'hE96BB91F665106BC)) 
    \kernel_buffer_15_016_fu_446[4]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_1[4]));
  LUT6 #(
    .INIT(64'h774979FEFCD757ED)) 
    \kernel_buffer_15_016_fu_446[5]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[1]),
        .I5(i_0_reg_498_reg[0]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'hDDE8A2646B7ABA3B)) 
    \kernel_buffer_15_016_fu_446[5]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[1]),
        .I5(i_0_reg_498_reg[0]),
        .O(mux_6_1[5]));
  LUT6 #(
    .INIT(64'h148D2EAE1CADBDED)) 
    \kernel_buffer_15_016_fu_446[6]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[0]),
        .I4(i_0_reg_498_reg[2]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h1033B7CA5CF3B659)) 
    \kernel_buffer_15_016_fu_446[6]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[0]),
        .I3(i_0_reg_498_reg[3]),
        .I4(i_0_reg_498_reg[1]),
        .I5(i_0_reg_498_reg[2]),
        .O(mux_6_1[6]));
  LUT6 #(
    .INIT(64'hB93526364A1BBB7F)) 
    \kernel_buffer_15_016_fu_446[7]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h18BF0F92D7909C8D)) 
    \kernel_buffer_15_016_fu_446[7]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_1[7]));
  LUT6 #(
    .INIT(64'h9B04FB3C0736EAB8)) 
    \kernel_buffer_15_016_fu_446[8]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[1]),
        .I5(i_0_reg_498_reg[0]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h46CF236273D1FBFF)) 
    \kernel_buffer_15_016_fu_446[8]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[1]),
        .I5(i_0_reg_498_reg[0]),
        .O(mux_6_1[8]));
  LUT6 #(
    .INIT(64'hDBCA0A134D5508FF)) 
    \kernel_buffer_15_016_fu_446[9]_i_2 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[3]),
        .I4(i_0_reg_498_reg[1]),
        .I5(i_0_reg_498_reg[0]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'hA7F8477E78895EB6)) 
    \kernel_buffer_15_016_fu_446[9]_i_3 
       (.I0(tmp_5_fu_655_p129[5]),
        .I1(tmp_5_fu_655_p129[4]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[0]),
        .I5(i_0_reg_498_reg[1]),
        .O(mux_6_1[9]));
  FDRE \kernel_buffer_15_016_fu_446_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_016_fu_446[0]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[0]_i_1 
       (.I0(mux_6_0[0]),
        .I1(mux_6_1[0]),
        .O(tmp_5_fu_655_p130[0]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_016_fu_446[10]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[10]_i_1 
       (.I0(mux_6_0[10]),
        .I1(mux_6_1[10]),
        .O(tmp_5_fu_655_p130[10]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_016_fu_446[11]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[11]_i_1 
       (.I0(mux_6_0[11]),
        .I1(mux_6_1[11]),
        .O(tmp_5_fu_655_p130[11]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_016_fu_446[12]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[12]_i_1 
       (.I0(mux_6_0[12]),
        .I1(mux_6_1[12]),
        .O(tmp_5_fu_655_p130[12]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_016_fu_446[13]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[13]_i_1 
       (.I0(mux_6_0[13]),
        .I1(mux_6_1[13]),
        .O(tmp_5_fu_655_p130[13]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_016_fu_446[1]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[1]_i_1 
       (.I0(mux_6_0[1]),
        .I1(mux_6_1[1]),
        .O(tmp_5_fu_655_p130[1]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_016_fu_446[2]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[2]_i_1 
       (.I0(mux_6_0[2]),
        .I1(mux_6_1[2]),
        .O(tmp_5_fu_655_p130[2]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_016_fu_446[31]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[31]_i_2 
       (.I0(mux_6_0[15]),
        .I1(mux_6_1[15]),
        .O(tmp_5_fu_655_p130[15]),
        .S(tmp_5_fu_655_p129[6]));
  CARRY4 \kernel_buffer_15_016_fu_446_reg[31]_i_3 
       (.CI(1'b0),
        .CO({\NLW_kernel_buffer_15_016_fu_446_reg[31]_i_3_CO_UNCONNECTED [3:2],\kernel_buffer_15_016_fu_446_reg[31]_i_3_n_7 ,\kernel_buffer_15_016_fu_446_reg[31]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,shl_ln_reg_1551[4]}),
        .O({\NLW_kernel_buffer_15_016_fu_446_reg[31]_i_3_O_UNCONNECTED [3],tmp_5_fu_655_p129[6:5],\NLW_kernel_buffer_15_016_fu_446_reg[31]_i_3_O_UNCONNECTED [0]}),
        .S({1'b0,shl_ln_reg_1551[6:5],\kernel_buffer_15_016_fu_446[31]_i_6_n_5 }));
  FDRE \kernel_buffer_15_016_fu_446_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_016_fu_446[3]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[3]_i_1 
       (.I0(mux_6_0[3]),
        .I1(mux_6_1[3]),
        .O(tmp_5_fu_655_p130[3]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_016_fu_446[4]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[4]_i_1 
       (.I0(mux_6_0[4]),
        .I1(mux_6_1[4]),
        .O(tmp_5_fu_655_p130[4]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_016_fu_446[5]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[5]_i_1 
       (.I0(mux_6_0[5]),
        .I1(mux_6_1[5]),
        .O(tmp_5_fu_655_p130[5]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_016_fu_446[6]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[6]_i_1 
       (.I0(mux_6_0[6]),
        .I1(mux_6_1[6]),
        .O(tmp_5_fu_655_p130[6]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_016_fu_446[7]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[7]_i_1 
       (.I0(mux_6_0[7]),
        .I1(mux_6_1[7]),
        .O(tmp_5_fu_655_p130[7]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_016_fu_446[8]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[8]_i_1 
       (.I0(mux_6_0[8]),
        .I1(mux_6_1[8]),
        .O(tmp_5_fu_655_p130[8]),
        .S(tmp_5_fu_655_p129[6]));
  FDRE \kernel_buffer_15_016_fu_446_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4460),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_016_fu_446[9]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_446_reg[9]_i_1 
       (.I0(mux_6_0[9]),
        .I1(mux_6_1[9]),
        .O(tmp_5_fu_655_p130[9]),
        .S(tmp_5_fu_655_p129[6]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \kernel_buffer_15_45_fu_390[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[2]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[1]),
        .I4(i_0_reg_498_reg[0]),
        .O(kernel_buffer_15_45_fu_3900));
  FDRE \kernel_buffer_15_45_fu_390_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_45_fu_390[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_45_fu_390[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_45_fu_390[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_45_fu_390[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_45_fu_390[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_45_fu_390[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_45_fu_390[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_45_fu_390[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_45_fu_390[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_45_fu_390[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_45_fu_390[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_45_fu_390[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_45_fu_390[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_45_fu_390[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_390_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3900),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_45_fu_390[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \kernel_buffer_15_46_fu_394[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[0]),
        .I2(i_0_reg_498_reg[1]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[3]),
        .O(kernel_buffer_15_46_fu_3940));
  FDRE \kernel_buffer_15_46_fu_394_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_46_fu_394[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_46_fu_394[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_46_fu_394[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_46_fu_394[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_46_fu_394[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_46_fu_394[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_46_fu_394[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_46_fu_394[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_46_fu_394[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_46_fu_394[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_46_fu_394[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_46_fu_394[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_46_fu_394[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_46_fu_394[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_394_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3940),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_46_fu_394[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \kernel_buffer_15_47_fu_398[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[3]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[1]),
        .I4(i_0_reg_498_reg[0]),
        .O(kernel_buffer_15_47_fu_3980));
  FDRE \kernel_buffer_15_47_fu_398_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_47_fu_398[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_47_fu_398[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_47_fu_398[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_47_fu_398[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_47_fu_398[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_47_fu_398[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_47_fu_398[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_47_fu_398[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_47_fu_398[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_47_fu_398[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_47_fu_398[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_47_fu_398[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_47_fu_398[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_47_fu_398[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_398_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_3980),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_47_fu_398[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \kernel_buffer_15_48_fu_402[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[0]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[1]),
        .O(kernel_buffer_15_48_fu_4020));
  FDRE \kernel_buffer_15_48_fu_402_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_48_fu_402[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_48_fu_402[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_48_fu_402[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_48_fu_402[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_48_fu_402[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_48_fu_402[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_48_fu_402[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_48_fu_402[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_48_fu_402[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_48_fu_402[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_48_fu_402[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_48_fu_402[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_48_fu_402[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_48_fu_402[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_402_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4020),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_48_fu_402[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \kernel_buffer_15_49_fu_406[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[3]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[1]),
        .I4(i_0_reg_498_reg[0]),
        .O(kernel_buffer_15_49_fu_4060));
  FDRE \kernel_buffer_15_49_fu_406_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_49_fu_406[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_49_fu_406[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_49_fu_406[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_49_fu_406[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_49_fu_406[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_49_fu_406[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_49_fu_406[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_49_fu_406[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_49_fu_406[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_49_fu_406[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_49_fu_406[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_49_fu_406[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_49_fu_406[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_49_fu_406[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_406_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4060),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_49_fu_406[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \kernel_buffer_15_50_fu_410[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[0]),
        .I2(i_0_reg_498_reg[1]),
        .I3(i_0_reg_498_reg[3]),
        .I4(i_0_reg_498_reg[2]),
        .O(kernel_buffer_15_50_fu_4100));
  FDRE \kernel_buffer_15_50_fu_410_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_50_fu_410[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_50_fu_410[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_50_fu_410[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_50_fu_410[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_50_fu_410[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_50_fu_410[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_50_fu_410[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_50_fu_410[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_50_fu_410[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_50_fu_410[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_50_fu_410[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_50_fu_410[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_50_fu_410[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_50_fu_410[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_410_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4100),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_50_fu_410[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    \kernel_buffer_15_51_fu_414[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[2]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[1]),
        .I4(i_0_reg_498_reg[0]),
        .O(kernel_buffer_15_51_fu_4140));
  FDRE \kernel_buffer_15_51_fu_414_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_51_fu_414[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_51_fu_414[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_51_fu_414[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_51_fu_414[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_51_fu_414[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_51_fu_414[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_51_fu_414[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_51_fu_414[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_51_fu_414[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_51_fu_414[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_51_fu_414[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_51_fu_414[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_51_fu_414[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_51_fu_414[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_414_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4140),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_51_fu_414[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \kernel_buffer_15_52_fu_418[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[0]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[3]),
        .I4(i_0_reg_498_reg[1]),
        .O(kernel_buffer_15_52_fu_4180));
  FDRE \kernel_buffer_15_52_fu_418_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_52_fu_418[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_52_fu_418[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_52_fu_418[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_52_fu_418[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_52_fu_418[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_52_fu_418[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_52_fu_418[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_52_fu_418[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_52_fu_418[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_52_fu_418[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_52_fu_418[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_52_fu_418[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_52_fu_418[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_52_fu_418[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_418_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4180),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_52_fu_418[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \kernel_buffer_15_53_fu_422[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[2]),
        .I2(i_0_reg_498_reg[3]),
        .I3(i_0_reg_498_reg[1]),
        .I4(i_0_reg_498_reg[0]),
        .O(kernel_buffer_15_53_fu_4220));
  FDRE \kernel_buffer_15_53_fu_422_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_53_fu_422[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_53_fu_422[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_53_fu_422[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_53_fu_422[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_53_fu_422[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_53_fu_422[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_53_fu_422[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_53_fu_422[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_53_fu_422[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_53_fu_422[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_53_fu_422[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_53_fu_422[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_53_fu_422[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_53_fu_422[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_422_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4220),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_53_fu_422[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \kernel_buffer_15_54_fu_426[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[0]),
        .I2(i_0_reg_498_reg[1]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[3]),
        .O(kernel_buffer_15_54_fu_4260));
  FDRE \kernel_buffer_15_54_fu_426_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_54_fu_426[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_54_fu_426[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_54_fu_426[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_54_fu_426[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_54_fu_426[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_54_fu_426[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_54_fu_426[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_54_fu_426[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_54_fu_426[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_54_fu_426[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_54_fu_426[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_54_fu_426[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_54_fu_426[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_54_fu_426[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_426_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4260),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_54_fu_426[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    \kernel_buffer_15_55_fu_430[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[3]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[1]),
        .I4(i_0_reg_498_reg[0]),
        .O(kernel_buffer_15_55_fu_4300));
  FDRE \kernel_buffer_15_55_fu_430_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_55_fu_430[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_55_fu_430[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_55_fu_430[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_55_fu_430[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_55_fu_430[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_55_fu_430[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_55_fu_430[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_55_fu_430[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_55_fu_430[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_55_fu_430[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_55_fu_430[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_55_fu_430[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_55_fu_430[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_55_fu_430[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_430_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4300),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_55_fu_430[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \kernel_buffer_15_56_fu_434[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[0]),
        .I2(i_0_reg_498_reg[1]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[3]),
        .O(kernel_buffer_15_56_fu_4340));
  FDRE \kernel_buffer_15_56_fu_434_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_56_fu_434[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_56_fu_434[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_56_fu_434[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_56_fu_434[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_56_fu_434[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_56_fu_434[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_56_fu_434[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_56_fu_434[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_56_fu_434[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_56_fu_434[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_56_fu_434[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_56_fu_434[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_56_fu_434[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_56_fu_434[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_434_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4340),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_56_fu_434[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \kernel_buffer_15_57_fu_438[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[1]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[3]),
        .I4(i_0_reg_498_reg[0]),
        .O(kernel_buffer_15_57_fu_4380));
  FDRE \kernel_buffer_15_57_fu_438_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_57_fu_438[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_57_fu_438[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_57_fu_438[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_57_fu_438[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_57_fu_438[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_57_fu_438[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_57_fu_438[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_57_fu_438[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_57_fu_438[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_57_fu_438[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_57_fu_438[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_57_fu_438[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_57_fu_438[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_57_fu_438[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_438_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4380),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_57_fu_438[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \kernel_buffer_15_58_fu_442[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[0]),
        .I2(i_0_reg_498_reg[1]),
        .I3(i_0_reg_498_reg[2]),
        .I4(i_0_reg_498_reg[3]),
        .O(kernel_buffer_15_58_fu_4420));
  FDRE \kernel_buffer_15_58_fu_442_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_58_fu_442[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_58_fu_442[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_58_fu_442[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_58_fu_442[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_58_fu_442[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_58_fu_442[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_58_fu_442[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_58_fu_442[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_58_fu_442[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_58_fu_442[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_58_fu_442[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_58_fu_442[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_58_fu_442[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_58_fu_442[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_442_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4420),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_58_fu_442[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \kernel_buffer_15_fu_386[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[2] ),
        .I1(i_0_reg_498_reg[4]),
        .I2(i_0_reg_498_reg[2]),
        .I3(i_0_reg_498_reg[1]),
        .I4(i_0_reg_498_reg[3]),
        .I5(i_0_reg_498_reg[0]),
        .O(kernel_buffer_15_fu_3860));
  FDRE \kernel_buffer_15_fu_386_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[0]),
        .Q(kernel_buffer_15_fu_386[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[10]),
        .Q(kernel_buffer_15_fu_386[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[11]),
        .Q(kernel_buffer_15_fu_386[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[12]),
        .Q(kernel_buffer_15_fu_386[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[13]),
        .Q(kernel_buffer_15_fu_386[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[1]),
        .Q(kernel_buffer_15_fu_386[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[2]),
        .Q(kernel_buffer_15_fu_386[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[15]),
        .Q(kernel_buffer_15_fu_386[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[3]),
        .Q(kernel_buffer_15_fu_386[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[4]),
        .Q(kernel_buffer_15_fu_386[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[5]),
        .Q(kernel_buffer_15_fu_386[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[6]),
        .Q(kernel_buffer_15_fu_386[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[7]),
        .Q(kernel_buffer_15_fu_386[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[8]),
        .Q(kernel_buffer_15_fu_386[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_386_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3860),
        .D(tmp_5_fu_655_p130[9]),
        .Q(kernel_buffer_15_fu_386[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln37_fu_1334_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[13:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln37_fu_1334_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln37_fu_1334_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln37_fu_1334_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln37_fu_1334_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln37_fu_1334_p2_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln37_fu_1334_p2_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln37_fu_1334_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln37_fu_1334_p2_OVERFLOW_UNCONNECTED),
        .P({mul_ln37_fu_1334_p2_n_63,mul_ln37_fu_1334_p2_n_64,mul_ln37_fu_1334_p2_n_65,mul_ln37_fu_1334_p2_n_66,mul_ln37_fu_1334_p2_n_67,mul_ln37_fu_1334_p2_n_68,mul_ln37_fu_1334_p2_n_69,mul_ln37_fu_1334_p2_n_70,mul_ln37_fu_1334_p2_n_71,mul_ln37_fu_1334_p2_n_72,mul_ln37_fu_1334_p2_n_73,mul_ln37_fu_1334_p2_n_74,mul_ln37_fu_1334_p2_n_75,mul_ln37_fu_1334_p2_n_76,mul_ln37_fu_1334_p2_n_77,mul_ln37_fu_1334_p2_n_78,mul_ln37_fu_1334_p2_n_79,mul_ln37_fu_1334_p2_n_80,mul_ln37_fu_1334_p2_n_81,mul_ln37_fu_1334_p2_n_82,mul_ln37_fu_1334_p2_n_83,mul_ln37_fu_1334_p2_n_84,mul_ln37_fu_1334_p2_n_85,mul_ln37_fu_1334_p2_n_86,mul_ln37_fu_1334_p2_n_87,mul_ln37_fu_1334_p2_n_88,mul_ln37_fu_1334_p2_n_89,mul_ln37_fu_1334_p2_n_90,mul_ln37_fu_1334_p2_n_91,mul_ln37_fu_1334_p2_n_92,mul_ln37_fu_1334_p2_n_93,mul_ln37_fu_1334_p2_n_94,mul_ln37_fu_1334_p2_n_95,mul_ln37_fu_1334_p2_n_96,mul_ln37_fu_1334_p2_n_97,mul_ln37_fu_1334_p2_n_98,mul_ln37_fu_1334_p2_n_99,mul_ln37_fu_1334_p2_n_100,mul_ln37_fu_1334_p2_n_101,mul_ln37_fu_1334_p2_n_102,mul_ln37_fu_1334_p2_n_103,mul_ln37_fu_1334_p2_n_104,mul_ln37_fu_1334_p2_n_105,mul_ln37_fu_1334_p2_n_106,mul_ln37_fu_1334_p2_n_107,mul_ln37_fu_1334_p2_n_108,mul_ln37_fu_1334_p2_n_109,mul_ln37_fu_1334_p2_n_110}),
        .PATTERNBDETECT(NLW_mul_ln37_fu_1334_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln37_fu_1334_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln37_fu_1334_p2_n_111,mul_ln37_fu_1334_p2_n_112,mul_ln37_fu_1334_p2_n_113,mul_ln37_fu_1334_p2_n_114,mul_ln37_fu_1334_p2_n_115,mul_ln37_fu_1334_p2_n_116,mul_ln37_fu_1334_p2_n_117,mul_ln37_fu_1334_p2_n_118,mul_ln37_fu_1334_p2_n_119,mul_ln37_fu_1334_p2_n_120,mul_ln37_fu_1334_p2_n_121,mul_ln37_fu_1334_p2_n_122,mul_ln37_fu_1334_p2_n_123,mul_ln37_fu_1334_p2_n_124,mul_ln37_fu_1334_p2_n_125,mul_ln37_fu_1334_p2_n_126,mul_ln37_fu_1334_p2_n_127,mul_ln37_fu_1334_p2_n_128,mul_ln37_fu_1334_p2_n_129,mul_ln37_fu_1334_p2_n_130,mul_ln37_fu_1334_p2_n_131,mul_ln37_fu_1334_p2_n_132,mul_ln37_fu_1334_p2_n_133,mul_ln37_fu_1334_p2_n_134,mul_ln37_fu_1334_p2_n_135,mul_ln37_fu_1334_p2_n_136,mul_ln37_fu_1334_p2_n_137,mul_ln37_fu_1334_p2_n_138,mul_ln37_fu_1334_p2_n_139,mul_ln37_fu_1334_p2_n_140,mul_ln37_fu_1334_p2_n_141,mul_ln37_fu_1334_p2_n_142,mul_ln37_fu_1334_p2_n_143,mul_ln37_fu_1334_p2_n_144,mul_ln37_fu_1334_p2_n_145,mul_ln37_fu_1334_p2_n_146,mul_ln37_fu_1334_p2_n_147,mul_ln37_fu_1334_p2_n_148,mul_ln37_fu_1334_p2_n_149,mul_ln37_fu_1334_p2_n_150,mul_ln37_fu_1334_p2_n_151,mul_ln37_fu_1334_p2_n_152,mul_ln37_fu_1334_p2_n_153,mul_ln37_fu_1334_p2_n_154,mul_ln37_fu_1334_p2_n_155,mul_ln37_fu_1334_p2_n_156,mul_ln37_fu_1334_p2_n_157,mul_ln37_fu_1334_p2_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln37_fu_1334_p2_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln37_fu_1334_p2_i_1
       (.I0(icmp_ln31_reg_1567_pp1_iter1_reg),
        .O(mul_ln37_fu_1334_p2_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln37_reg_1652[16]_i_1 
       (.I0(icmp_ln31_reg_1567_pp1_iter2_reg),
        .O(\mul_ln37_reg_1652[16]_i_1_n_5 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln37_reg_1652_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln37_reg_1652_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31],tmp_fu_1294_p18[31]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln37_reg_1652_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln37_reg_1652_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln37_reg_1652_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln37_fu_1334_p2_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln37_fu_1334_p2_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\mul_ln37_reg_1652[16]_i_1_n_5 ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln37_reg_1652_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln37_reg_1652_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln37_reg_1652_reg_n_63,mul_ln37_reg_1652_reg_n_64,mul_ln37_reg_1652_reg_n_65,mul_ln37_reg_1652_reg_n_66,mul_ln37_reg_1652_reg_n_67,mul_ln37_reg_1652_reg_n_68,mul_ln37_reg_1652_reg_n_69,mul_ln37_reg_1652_reg_n_70,mul_ln37_reg_1652_reg_n_71,mul_ln37_reg_1652_reg_n_72,mul_ln37_reg_1652_reg_n_73,mul_ln37_reg_1652_reg_n_74,mul_ln37_reg_1652_reg_n_75,mul_ln37_reg_1652_reg_n_76,mul_ln37_reg_1652_reg_n_77,mul_ln37_reg_1652_reg_n_78,mul_ln37_reg_1652_reg_n_79,mul_ln37_reg_1652_reg_n_80,mul_ln37_reg_1652_reg_n_81,mul_ln37_reg_1652_reg_n_82,mul_ln37_reg_1652_reg_n_83,mul_ln37_reg_1652_reg_n_84,mul_ln37_reg_1652_reg_n_85,mul_ln37_reg_1652_reg_n_86,mul_ln37_reg_1652_reg_n_87,mul_ln37_reg_1652_reg_n_88,mul_ln37_reg_1652_reg_n_89,mul_ln37_reg_1652_reg_n_90,mul_ln37_reg_1652_reg_n_91,mul_ln37_reg_1652_reg_n_92,mul_ln37_reg_1652_reg_n_93,mul_ln37_reg_1652_reg_n_94,mul_ln37_reg_1652_reg_n_95,sext_ln37_4_fu_1360_p1[18:4]}),
        .PATTERNBDETECT(NLW_mul_ln37_reg_1652_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln37_reg_1652_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_ln37_fu_1334_p2_n_111,mul_ln37_fu_1334_p2_n_112,mul_ln37_fu_1334_p2_n_113,mul_ln37_fu_1334_p2_n_114,mul_ln37_fu_1334_p2_n_115,mul_ln37_fu_1334_p2_n_116,mul_ln37_fu_1334_p2_n_117,mul_ln37_fu_1334_p2_n_118,mul_ln37_fu_1334_p2_n_119,mul_ln37_fu_1334_p2_n_120,mul_ln37_fu_1334_p2_n_121,mul_ln37_fu_1334_p2_n_122,mul_ln37_fu_1334_p2_n_123,mul_ln37_fu_1334_p2_n_124,mul_ln37_fu_1334_p2_n_125,mul_ln37_fu_1334_p2_n_126,mul_ln37_fu_1334_p2_n_127,mul_ln37_fu_1334_p2_n_128,mul_ln37_fu_1334_p2_n_129,mul_ln37_fu_1334_p2_n_130,mul_ln37_fu_1334_p2_n_131,mul_ln37_fu_1334_p2_n_132,mul_ln37_fu_1334_p2_n_133,mul_ln37_fu_1334_p2_n_134,mul_ln37_fu_1334_p2_n_135,mul_ln37_fu_1334_p2_n_136,mul_ln37_fu_1334_p2_n_137,mul_ln37_fu_1334_p2_n_138,mul_ln37_fu_1334_p2_n_139,mul_ln37_fu_1334_p2_n_140,mul_ln37_fu_1334_p2_n_141,mul_ln37_fu_1334_p2_n_142,mul_ln37_fu_1334_p2_n_143,mul_ln37_fu_1334_p2_n_144,mul_ln37_fu_1334_p2_n_145,mul_ln37_fu_1334_p2_n_146,mul_ln37_fu_1334_p2_n_147,mul_ln37_fu_1334_p2_n_148,mul_ln37_fu_1334_p2_n_149,mul_ln37_fu_1334_p2_n_150,mul_ln37_fu_1334_p2_n_151,mul_ln37_fu_1334_p2_n_152,mul_ln37_fu_1334_p2_n_153,mul_ln37_fu_1334_p2_n_154,mul_ln37_fu_1334_p2_n_155,mul_ln37_fu_1334_p2_n_156,mul_ln37_fu_1334_p2_n_157,mul_ln37_fu_1334_p2_n_158}),
        .PCOUT(NLW_mul_ln37_reg_1652_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln37_reg_1652_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln37_reg_1652_reg[13] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1652[16]_i_1_n_5 ),
        .D(mul_ln37_fu_1334_p2_n_97),
        .Q(sext_ln37_4_fu_1360_p1[0]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1652_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1652[16]_i_1_n_5 ),
        .D(mul_ln37_fu_1334_p2_n_96),
        .Q(sext_ln37_4_fu_1360_p1[1]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1652_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1652[16]_i_1_n_5 ),
        .D(mul_ln37_fu_1334_p2_n_95),
        .Q(sext_ln37_4_fu_1360_p1[2]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1652_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1652[16]_i_1_n_5 ),
        .D(mul_ln37_fu_1334_p2_n_94),
        .Q(sext_ln37_4_fu_1360_p1[3]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_9ns_5ns_9s_13_1_1 network_mac_muladd_9ns_5ns_9s_13_1_1_U57
       (.E(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .Q(Q[3:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_phi_mux_in_d_0_phi_fu_567_p4(ap_phi_mux_in_d_0_phi_fu_567_p4),
        .icmp_ln33_fu_1063_p2(icmp_ln33_fu_1063_p2),
        .\icmp_ln33_reg_1576_reg[0] (indvar_flatten_reg_531_reg),
        .in_d_0_reg_563(in_d_0_reg_563),
        .in_d_0_reg_5631(in_d_0_reg_5631),
        .\in_d_0_reg_563_reg[0] (\icmp_ln31_reg_1567_reg_n_5_[0] ),
        .indvar_flatten18_reg_509_reg(indvar_flatten18_reg_509_reg),
        .indvar_flatten18_reg_509_reg_9_sp_1(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21),
        .input_r_address0(input_r_address0),
        .out_w_0_reg_542(out_w_0_reg_542),
        .p(p),
        .p_0(p_0),
        .p_1(out_h_0_reg_520_reg),
        .p_1_in(p_1_in),
        .p_2(ap_CS_fsm_pp1_stage0),
        .p_3(in_d_reg_1617),
        .ram_reg_0(ram_reg_0_0),
        .ram_reg_0_i_29__0(ram_reg_0_i_29__0),
        .\select_ln35_11_reg_1601_reg[1] (network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_24),
        .\select_ln35_11_reg_1601_reg[3] (A),
        .\select_ln35_11_reg_1601_reg[3]_0 (select_ln35_11_reg_1601));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_10 network_mux_164_32_1_1_U56
       (.A({tmp_fu_1294_p18[31],tmp_fu_1294_p18[13:0]}),
        .Q({\trunc_ln37_reg_1612_pp1_iter1_reg_reg_n_5_[3] ,p_2_in,\trunc_ln37_reg_1612_pp1_iter1_reg_reg_n_5_[1] ,\trunc_ln37_reg_1612_pp1_iter1_reg_reg_n_5_[0] }),
        .mul_ln37_fu_1334_p2_i_17_0({kernel_buffer_15_51_fu_414[31],kernel_buffer_15_51_fu_414[13:0]}),
        .mul_ln37_fu_1334_p2_i_17_1({kernel_buffer_15_50_fu_410[31],kernel_buffer_15_50_fu_410[13:0]}),
        .mul_ln37_fu_1334_p2_i_17_2({kernel_buffer_15_49_fu_406[31],kernel_buffer_15_49_fu_406[13:0]}),
        .mul_ln37_fu_1334_p2_i_17_3({kernel_buffer_15_48_fu_402[31],kernel_buffer_15_48_fu_402[13:0]}),
        .mul_ln37_fu_1334_p2_i_17_4({kernel_buffer_15_47_fu_398[31],kernel_buffer_15_47_fu_398[13:0]}),
        .mul_ln37_fu_1334_p2_i_17_5({kernel_buffer_15_46_fu_394[31],kernel_buffer_15_46_fu_394[13:0]}),
        .mul_ln37_fu_1334_p2_i_17_6({kernel_buffer_15_45_fu_390[31],kernel_buffer_15_45_fu_390[13:0]}),
        .mul_ln37_fu_1334_p2_i_17_7({kernel_buffer_15_fu_386[31],kernel_buffer_15_fu_386[13:0]}),
        .mul_ln37_fu_1334_p2_i_18_0({kernel_buffer_15_016_fu_446[31],kernel_buffer_15_016_fu_446[13:0]}),
        .mul_ln37_fu_1334_p2_i_18_1({kernel_buffer_15_58_fu_442[31],kernel_buffer_15_58_fu_442[13:0]}),
        .mul_ln37_fu_1334_p2_i_18_2({kernel_buffer_15_57_fu_438[31],kernel_buffer_15_57_fu_438[13:0]}),
        .mul_ln37_fu_1334_p2_i_18_3({kernel_buffer_15_56_fu_434[31],kernel_buffer_15_56_fu_434[13:0]}),
        .mul_ln37_fu_1334_p2_i_18_4({kernel_buffer_15_55_fu_430[31],kernel_buffer_15_55_fu_430[13:0]}),
        .mul_ln37_fu_1334_p2_i_18_5({kernel_buffer_15_54_fu_426[31],kernel_buffer_15_54_fu_426[13:0]}),
        .mul_ln37_fu_1334_p2_i_18_6({kernel_buffer_15_53_fu_422[31],kernel_buffer_15_53_fu_422[13:0]}),
        .mul_ln37_fu_1334_p2_i_18_7({kernel_buffer_15_52_fu_418[31],kernel_buffer_15_52_fu_418[13:0]}));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_476[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_1_fu_481_ap_start_reg),
        .I2(ap_CS_fsm_state10),
        .O(out_d_0_reg_476));
  FDRE \out_d_0_reg_476_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1539[0]),
        .Q(\out_d_0_reg_476_reg_n_5_[0] ),
        .R(out_d_0_reg_476));
  FDRE \out_d_0_reg_476_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1539[1]),
        .Q(\out_d_0_reg_476_reg_n_5_[1] ),
        .R(out_d_0_reg_476));
  FDRE \out_d_0_reg_476_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1539[2]),
        .Q(\out_d_0_reg_476_reg_n_5_[2] ),
        .R(out_d_0_reg_476));
  FDRE \out_d_0_reg_476_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1539[3]),
        .Q(\out_d_0_reg_476_reg_n_5_[3] ),
        .R(out_d_0_reg_476));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_1539[0]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[0] ),
        .O(out_d_fu_590_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_1539[1]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[0] ),
        .I1(\out_d_0_reg_476_reg_n_5_[1] ),
        .O(out_d_fu_590_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_1539[2]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[0] ),
        .I1(\out_d_0_reg_476_reg_n_5_[1] ),
        .I2(\out_d_0_reg_476_reg_n_5_[2] ),
        .O(out_d_fu_590_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_reg_1539[3]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[1] ),
        .I1(\out_d_0_reg_476_reg_n_5_[0] ),
        .I2(\out_d_0_reg_476_reg_n_5_[2] ),
        .I3(\out_d_0_reg_476_reg_n_5_[3] ),
        .O(out_d_fu_590_p2[3]));
  FDRE \out_d_reg_1539_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_590_p2[0]),
        .Q(out_d_reg_1539[0]),
        .R(1'b0));
  FDRE \out_d_reg_1539_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_590_p2[1]),
        .Q(out_d_reg_1539[1]),
        .R(1'b0));
  FDRE \out_d_reg_1539_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_590_p2[2]),
        .Q(out_d_reg_1539[2]),
        .R(1'b0));
  FDRE \out_d_reg_1539_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_590_p2[3]),
        .Q(out_d_reg_1539[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_0_reg_520[0]_i_1 
       (.I0(out_h_0_reg_520_reg[0]),
        .O(\out_h_0_reg_520[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_0_reg_520[1]_i_1 
       (.I0(out_h_0_reg_520_reg[0]),
        .I1(out_h_0_reg_520_reg[1]),
        .O(out_h_fu_1057_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_0_reg_520[2]_i_1 
       (.I0(out_h_0_reg_520_reg[0]),
        .I1(out_h_0_reg_520_reg[1]),
        .I2(out_h_0_reg_520_reg[2]),
        .O(out_h_fu_1057_p2[2]));
  LUT4 #(
    .INIT(16'h2000)) 
    \out_h_0_reg_520[3]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln33_fu_1063_p2),
        .O(out_h_0_reg_520));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_0_reg_520[3]_i_2 
       (.I0(out_h_0_reg_520_reg[1]),
        .I1(out_h_0_reg_520_reg[0]),
        .I2(out_h_0_reg_520_reg[2]),
        .I3(out_h_0_reg_520_reg[3]),
        .O(out_h_fu_1057_p2[3]));
  FDRE \out_h_0_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_520),
        .D(\out_h_0_reg_520[0]_i_1_n_5 ),
        .Q(out_h_0_reg_520_reg[0]),
        .R(ap_CS_fsm_state4));
  FDRE \out_h_0_reg_520_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_520),
        .D(out_h_fu_1057_p2[1]),
        .Q(out_h_0_reg_520_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \out_h_0_reg_520_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_520),
        .D(out_h_fu_1057_p2[2]),
        .Q(out_h_0_reg_520_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \out_h_0_reg_520_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_520),
        .D(out_h_fu_1057_p2[3]),
        .Q(out_h_0_reg_520_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_0_reg_542_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5631),
        .D(select_ln35_11_reg_1601[0]),
        .Q(out_w_0_reg_542[0]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_0_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5631),
        .D(select_ln35_11_reg_1601[1]),
        .Q(out_w_0_reg_542[1]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_0_reg_542_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5631),
        .D(select_ln35_11_reg_1601[2]),
        .Q(out_w_0_reg_542[2]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_0_reg_542_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5631),
        .D(select_ln35_11_reg_1601[3]),
        .Q(out_w_0_reg_542[3]),
        .R(ap_CS_fsm_state4));
  FDRE \phi_mul_reg_487_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1530[10]),
        .Q(phi_mul_reg_487[10]),
        .R(out_d_0_reg_476));
  FDRE \phi_mul_reg_487_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1530[2]),
        .Q(phi_mul_reg_487[2]),
        .R(out_d_0_reg_476));
  FDRE \phi_mul_reg_487_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1530[3]),
        .Q(phi_mul_reg_487[3]),
        .R(out_d_0_reg_476));
  FDRE \phi_mul_reg_487_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1530[4]),
        .Q(phi_mul_reg_487[4]),
        .R(out_d_0_reg_476));
  FDRE \phi_mul_reg_487_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1530[5]),
        .Q(phi_mul_reg_487[5]),
        .R(out_d_0_reg_476));
  FDRE \phi_mul_reg_487_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1530[6]),
        .Q(phi_mul_reg_487[6]),
        .R(out_d_0_reg_476));
  FDRE \phi_mul_reg_487_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1530[7]),
        .Q(phi_mul_reg_487[7]),
        .R(out_d_0_reg_476));
  FDRE \phi_mul_reg_487_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1530[8]),
        .Q(phi_mul_reg_487[8]),
        .R(out_d_0_reg_476));
  FDRE \phi_mul_reg_487_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1530[9]),
        .Q(phi_mul_reg_487[9]),
        .R(out_d_0_reg_476));
  LUT6 #(
    .INIT(64'hAAAA8888A888A888)) 
    ram_reg_0_i_156
       (.I0(ram_reg_0_i_45),
        .I1(ram_reg_0_i_306_n_5),
        .I2(Q[3]),
        .I3(output_r_address0[2]),
        .I4(ram_reg_0),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[30] ));
  CARRY4 ram_reg_0_i_170
       (.CI(ram_reg_0_i_194_n_5),
        .CO({NLW_ram_reg_0_i_170_CO_UNCONNECTED[3],ram_reg_0_i_170_n_6,ram_reg_0_i_170_n_7,ram_reg_0_i_170_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,zext_ln24_reg_1525[9],ram_reg_0_i_331_n_5,add_ln43_reg_1637_pp1_iter3_reg[8]}),
        .O({sext_ln43_2_fu_1411_p1[9],grp_pointwise_conv2d_fix_1_fu_481_output_r_address0,sext_ln43_2_fu_1411_p1[8]}),
        .S({ram_reg_0_i_332_n_5,ram_reg_0_i_333_n_5,ram_reg_0_i_334_n_5,ram_reg_0_i_335_n_5}));
  LUT6 #(
    .INIT(64'h03F303F305F500F0)) 
    ram_reg_0_i_175
       (.I0(grp_pointwise_conv2d_fix_1_fu_481_output_r_address0[10]),
        .I1(output_r_address0[1]),
        .I2(Q[2]),
        .I3(ram_reg_0),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[22] ));
  CARRY4 ram_reg_0_i_194
       (.CI(ram_reg_0_i_217_n_5),
        .CO({ram_reg_0_i_194_n_5,ram_reg_0_i_194_n_6,ram_reg_0_i_194_n_7,ram_reg_0_i_194_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln24_reg_1525[7:4]),
        .O(sext_ln43_2_fu_1411_p1[7:4]),
        .S({ram_reg_0_i_361_n_5,ram_reg_0_i_362_n_5,ram_reg_0_i_363_n_5,ram_reg_0_i_364_n_5}));
  CARRY4 ram_reg_0_i_217
       (.CI(1'b0),
        .CO({ram_reg_0_i_217_n_5,ram_reg_0_i_217_n_6,ram_reg_0_i_217_n_7,ram_reg_0_i_217_n_8}),
        .CYINIT(1'b0),
        .DI({zext_ln24_reg_1525[3:2],1'b0,1'b0}),
        .O(sext_ln43_2_fu_1411_p1[3:0]),
        .S({ram_reg_0_i_399_n_5,ram_reg_0_i_400_n_5,ram_reg_0_i_401_n_5,ram_reg_0_i_402_n_5}));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    ram_reg_0_i_294
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(icmp_ln35_4_reg_1633_pp1_iter3_reg),
        .I4(grp_pointwise_conv2d_fix_1_fu_481_output_r_ce0),
        .O(\ap_CS_fsm_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h30353F3530303F30)) 
    ram_reg_0_i_299
       (.I0(grp_pointwise_conv2d_fix_1_fu_481_output_r_ce0),
        .I1(output_r_ce0),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(ram_reg_0_i_147),
        .I5(Q[1]),
        .O(ap_enable_reg_pp1_iter4_reg_0));
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_0_i_306
       (.I0(sext_ln43_2_fu_1411_p1[9]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(ram_reg_0_i_306_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_331
       (.I0(add_ln43_reg_1637_pp1_iter3_reg[8]),
        .O(ram_reg_0_i_331_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_332
       (.I0(zext_ln24_reg_1525[10]),
        .O(ram_reg_0_i_332_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_333
       (.I0(zext_ln24_reg_1525[9]),
        .I1(zext_ln24_reg_1525[10]),
        .O(ram_reg_0_i_333_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_334
       (.I0(add_ln43_reg_1637_pp1_iter3_reg[8]),
        .I1(zext_ln24_reg_1525[9]),
        .O(ram_reg_0_i_334_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_335
       (.I0(add_ln43_reg_1637_pp1_iter3_reg[8]),
        .I1(zext_ln24_reg_1525[8]),
        .O(ram_reg_0_i_335_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_361
       (.I0(zext_ln24_reg_1525[7]),
        .I1(add_ln43_reg_1637_pp1_iter3_reg[7]),
        .O(ram_reg_0_i_361_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_362
       (.I0(zext_ln24_reg_1525[6]),
        .I1(add_ln43_reg_1637_pp1_iter3_reg[6]),
        .O(ram_reg_0_i_362_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_363
       (.I0(zext_ln24_reg_1525[5]),
        .I1(add_ln43_reg_1637_pp1_iter3_reg[5]),
        .O(ram_reg_0_i_363_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_364
       (.I0(zext_ln24_reg_1525[4]),
        .I1(add_ln43_reg_1637_pp1_iter3_reg[4]),
        .O(ram_reg_0_i_364_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_399
       (.I0(zext_ln24_reg_1525[3]),
        .I1(add_ln43_reg_1637_pp1_iter3_reg[3]),
        .O(ram_reg_0_i_399_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_400
       (.I0(zext_ln24_reg_1525[2]),
        .I1(add_ln43_reg_1637_pp1_iter3_reg[2]),
        .O(ram_reg_0_i_400_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_401
       (.I0(add_ln43_reg_1637_pp1_iter3_reg[1]),
        .O(ram_reg_0_i_401_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_402
       (.I0(add_ln43_reg_1637_pp1_iter3_reg[0]),
        .O(ram_reg_0_i_402_n_5));
  LUT6 #(
    .INIT(64'h00350030FF35FF30)) 
    ram_reg_0_i_57__0
       (.I0(grp_pointwise_conv2d_fix_1_fu_481_output_r_address0[9]),
        .I1(output_r_address0[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h555500005555F333)) 
    ram_reg_0_i_83
       (.I0(ram_reg_0_i_23),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[14] ));
  CARRY4 ram_reg_1_i_11
       (.CI(1'b0),
        .CO({ram_reg_1_i_11_n_5,ram_reg_1_i_11_n_6,ram_reg_1_i_11_n_7,ram_reg_1_i_11_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_4_fu_1360_p1[3:0]),
        .O(trunc_ln42_fu_1378_p1[3:0]),
        .S({ram_reg_1_i_15_n_5,ram_reg_1_i_16_n_5,ram_reg_1_i_17_n_5,ram_reg_1_i_18_n_5}));
  CARRY4 ram_reg_1_i_12
       (.CI(ram_reg_1_i_19_n_5),
        .CO({NLW_ram_reg_1_i_12_CO_UNCONNECTED[3],ram_reg_1_i_12_n_6,ram_reg_1_i_12_n_7,ram_reg_1_i_12_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln35_fu_1345_p3}),
        .O({trunc_ln42_fu_1378_p1[16],NLW_ram_reg_1_i_12_O_UNCONNECTED[2:0]}),
        .S({ram_reg_1_i_23_n_5,ram_reg_1_i_24_n_5,ram_reg_1_i_25_n_5,ram_reg_1_i_26_n_5}));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_1_i_15
       (.I0(buffer_0_reg_553[3]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[3]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[3]),
        .O(ram_reg_1_i_15_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_1_i_16
       (.I0(buffer_0_reg_553[2]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[2]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[2]),
        .O(ram_reg_1_i_16_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_1_i_17
       (.I0(buffer_0_reg_553[1]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[1]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[1]),
        .O(ram_reg_1_i_17_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_1_i_18
       (.I0(buffer_0_reg_553[0]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[0]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[0]),
        .O(ram_reg_1_i_18_n_5));
  CARRY4 ram_reg_1_i_19
       (.CI(ram_reg_6_i_9_n_5),
        .CO({ram_reg_1_i_19_n_5,ram_reg_1_i_19_n_6,ram_reg_1_i_19_n_7,ram_reg_1_i_19_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_1_i_27_n_5,sext_ln37_4_fu_1360_p1[18:16]}),
        .O(NLW_ram_reg_1_i_19_O_UNCONNECTED[3:0]),
        .S({ram_reg_1_i_28_n_5,ram_reg_1_i_29_n_5,ram_reg_1_i_30_n_5,ram_reg_1_i_31_n_5}));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_1_i_20
       (.I0(and_ln32_reg_1586_pp1_iter3_reg),
        .I1(sext_ln34_reg_1544[15]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(buffer_0_reg_553[21]),
        .O(select_ln35_fu_1345_p3[21]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_1_i_21
       (.I0(and_ln32_reg_1586_pp1_iter3_reg),
        .I1(sext_ln34_reg_1544[15]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(buffer_0_reg_553[20]),
        .O(select_ln35_fu_1345_p3[20]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_1_i_22
       (.I0(and_ln32_reg_1586_pp1_iter3_reg),
        .I1(sext_ln34_reg_1544[15]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(buffer_0_reg_553[19]),
        .O(select_ln35_fu_1345_p3[19]));
  LUT4 #(
    .INIT(16'hFFF9)) 
    ram_reg_1_i_23
       (.I0(buffer_0_reg_553[22]),
        .I1(buffer_0_reg_553[23]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .O(ram_reg_1_i_23_n_5));
  LUT4 #(
    .INIT(16'hFFF9)) 
    ram_reg_1_i_24
       (.I0(buffer_0_reg_553[21]),
        .I1(buffer_0_reg_553[22]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .O(ram_reg_1_i_24_n_5));
  LUT4 #(
    .INIT(16'hFFF9)) 
    ram_reg_1_i_25
       (.I0(buffer_0_reg_553[20]),
        .I1(buffer_0_reg_553[21]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .O(ram_reg_1_i_25_n_5));
  LUT4 #(
    .INIT(16'hFFF9)) 
    ram_reg_1_i_26
       (.I0(buffer_0_reg_553[19]),
        .I1(buffer_0_reg_553[20]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .O(ram_reg_1_i_26_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_1_i_27
       (.I0(sext_ln37_4_fu_1360_p1[18]),
        .O(ram_reg_1_i_27_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_1_i_28
       (.I0(sext_ln37_4_fu_1360_p1[18]),
        .I1(buffer_0_reg_553[19]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .O(ram_reg_1_i_28_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_1_i_29
       (.I0(sext_ln37_4_fu_1360_p1[18]),
        .I1(buffer_0_reg_553[18]),
        .I2(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I3(sext_ln34_reg_1544[15]),
        .I4(and_ln32_reg_1586_pp1_iter3_reg),
        .O(ram_reg_1_i_29_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_1_i_30
       (.I0(buffer_0_reg_553[17]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[15]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[17]),
        .O(ram_reg_1_i_30_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_1_i_31
       (.I0(buffer_0_reg_553[16]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[15]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[16]),
        .O(ram_reg_1_i_31_n_5));
  CARRY4 ram_reg_2_i_10
       (.CI(ram_reg_1_i_11_n_5),
        .CO({ram_reg_2_i_10_n_5,ram_reg_2_i_10_n_6,ram_reg_2_i_10_n_7,ram_reg_2_i_10_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_4_fu_1360_p1[7:4]),
        .O(trunc_ln42_fu_1378_p1[7:4]),
        .S({ram_reg_2_i_16_n_5,ram_reg_2_i_17_n_5,ram_reg_2_i_18_n_5,ram_reg_2_i_19_n_5}));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_2_i_16
       (.I0(buffer_0_reg_553[7]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[7]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[7]),
        .O(ram_reg_2_i_16_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_2_i_17
       (.I0(buffer_0_reg_553[6]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[6]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[6]),
        .O(ram_reg_2_i_17_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_2_i_18
       (.I0(buffer_0_reg_553[5]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[5]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[5]),
        .O(ram_reg_2_i_18_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_2_i_19
       (.I0(buffer_0_reg_553[4]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[4]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[4]),
        .O(ram_reg_2_i_19_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_4_i_15
       (.I0(buffer_0_reg_553[11]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[11]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[11]),
        .O(ram_reg_4_i_15_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_4_i_16
       (.I0(buffer_0_reg_553[10]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[15]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[10]),
        .O(ram_reg_4_i_16_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_4_i_17
       (.I0(buffer_0_reg_553[9]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[9]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[9]),
        .O(ram_reg_4_i_17_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_4_i_18
       (.I0(buffer_0_reg_553[8]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[8]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[8]),
        .O(ram_reg_4_i_18_n_5));
  CARRY4 ram_reg_4_i_9
       (.CI(ram_reg_2_i_10_n_5),
        .CO({ram_reg_4_i_9_n_5,ram_reg_4_i_9_n_6,ram_reg_4_i_9_n_7,ram_reg_4_i_9_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_4_fu_1360_p1[11:8]),
        .O(trunc_ln42_fu_1378_p1[11:8]),
        .S({ram_reg_4_i_15_n_5,ram_reg_4_i_16_n_5,ram_reg_4_i_17_n_5,ram_reg_4_i_18_n_5}));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_6_i_16
       (.I0(buffer_0_reg_553[15]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[15]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[15]),
        .O(ram_reg_6_i_16_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_6_i_17
       (.I0(buffer_0_reg_553[14]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[15]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[14]),
        .O(ram_reg_6_i_17_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_6_i_18
       (.I0(buffer_0_reg_553[13]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[15]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[13]),
        .O(ram_reg_6_i_18_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_6_i_19
       (.I0(buffer_0_reg_553[12]),
        .I1(icmp_ln33_reg_1576_pp1_iter3_reg),
        .I2(sext_ln34_reg_1544[12]),
        .I3(and_ln32_reg_1586_pp1_iter3_reg),
        .I4(sext_ln37_4_fu_1360_p1[12]),
        .O(ram_reg_6_i_19_n_5));
  CARRY4 ram_reg_6_i_9
       (.CI(ram_reg_4_i_9_n_5),
        .CO({ram_reg_6_i_9_n_5,ram_reg_6_i_9_n_6,ram_reg_6_i_9_n_7,ram_reg_6_i_9_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_4_fu_1360_p1[15:12]),
        .O(trunc_ln42_fu_1378_p1[15:12]),
        .S({ram_reg_6_i_16_n_5,ram_reg_6_i_17_n_5,ram_reg_6_i_18_n_5,ram_reg_6_i_19_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln32_10_reg_1581[1]_i_1 
       (.I0(out_h_0_reg_520_reg[0]),
        .I1(icmp_ln33_fu_1063_p2),
        .O(select_ln32_10_fu_1107_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h36)) 
    \select_ln32_10_reg_1581[2]_i_1 
       (.I0(out_h_0_reg_520_reg[0]),
        .I1(out_h_0_reg_520_reg[1]),
        .I2(icmp_ln33_fu_1063_p2),
        .O(select_ln32_10_fu_1107_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0F1E)) 
    \select_ln32_10_reg_1581[3]_i_1 
       (.I0(out_h_0_reg_520_reg[0]),
        .I1(out_h_0_reg_520_reg[1]),
        .I2(out_h_0_reg_520_reg[2]),
        .I3(icmp_ln33_fu_1063_p2),
        .O(select_ln32_10_fu_1107_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h0FF0F01E)) 
    \select_ln32_10_reg_1581[4]_i_1 
       (.I0(out_h_0_reg_520_reg[2]),
        .I1(out_h_0_reg_520_reg[1]),
        .I2(out_h_0_reg_520_reg[3]),
        .I3(out_h_0_reg_520_reg[0]),
        .I4(icmp_ln33_fu_1063_p2),
        .O(select_ln32_10_fu_1107_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h4F300CF2)) 
    \select_ln32_10_reg_1581[5]_i_1 
       (.I0(out_h_0_reg_520_reg[2]),
        .I1(out_h_0_reg_520_reg[0]),
        .I2(out_h_0_reg_520_reg[3]),
        .I3(out_h_0_reg_520_reg[1]),
        .I4(icmp_ln33_fu_1063_p2),
        .O(select_ln32_10_fu_1107_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7B04BA44)) 
    \select_ln32_10_reg_1581[6]_i_1 
       (.I0(out_h_0_reg_520_reg[1]),
        .I1(out_h_0_reg_520_reg[3]),
        .I2(out_h_0_reg_520_reg[0]),
        .I3(out_h_0_reg_520_reg[2]),
        .I4(icmp_ln33_fu_1063_p2),
        .O(select_ln32_10_fu_1107_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7E00FA00)) 
    \select_ln32_10_reg_1581[7]_i_1 
       (.I0(out_h_0_reg_520_reg[2]),
        .I1(out_h_0_reg_520_reg[0]),
        .I2(out_h_0_reg_520_reg[1]),
        .I3(out_h_0_reg_520_reg[3]),
        .I4(icmp_ln33_fu_1063_p2),
        .O(select_ln32_10_fu_1107_p3[7]));
  FDRE \select_ln32_10_reg_1581_reg[1] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(select_ln32_10_fu_1107_p3[1]),
        .Q(select_ln32_10_reg_1581_reg[0]),
        .R(1'b0));
  FDRE \select_ln32_10_reg_1581_reg[2] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(select_ln32_10_fu_1107_p3[2]),
        .Q(select_ln32_10_reg_1581_reg[1]),
        .R(1'b0));
  FDRE \select_ln32_10_reg_1581_reg[3] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(select_ln32_10_fu_1107_p3[3]),
        .Q(select_ln32_10_reg_1581_reg[2]),
        .R(1'b0));
  FDRE \select_ln32_10_reg_1581_reg[4] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(select_ln32_10_fu_1107_p3[4]),
        .Q(select_ln32_10_reg_1581_reg[3]),
        .R(1'b0));
  FDRE \select_ln32_10_reg_1581_reg[5] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(select_ln32_10_fu_1107_p3[5]),
        .Q(select_ln32_10_reg_1581_reg[4]),
        .R(1'b0));
  FDRE \select_ln32_10_reg_1581_reg[6] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(select_ln32_10_fu_1107_p3[6]),
        .Q(select_ln32_10_reg_1581_reg[5]),
        .R(1'b0));
  FDRE \select_ln32_10_reg_1581_reg[7] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(select_ln32_10_fu_1107_p3[7]),
        .Q(select_ln32_10_reg_1581_reg[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF1D00E2)) 
    \select_ln35_11_reg_1601[0]_i_1 
       (.I0(out_w_0_reg_542[0]),
        .I1(in_d_0_reg_5631),
        .I2(select_ln35_11_reg_1601[0]),
        .I3(icmp_ln33_fu_1063_p2),
        .I4(p_1_in),
        .O(select_ln35_11_fu_1173_p3[0]));
  LUT6 #(
    .INIT(64'hAAAA56A60000FC0C)) 
    \select_ln35_11_reg_1601[1]_i_1 
       (.I0(select_ln32_fu_1069_p3),
        .I1(out_w_0_reg_542[1]),
        .I2(in_d_0_reg_5631),
        .I3(select_ln35_11_reg_1601[1]),
        .I4(icmp_ln33_fu_1063_p2),
        .I5(p_1_in),
        .O(select_ln35_11_fu_1173_p3[1]));
  LUT6 #(
    .INIT(64'h00000000AAEAAA2A)) 
    \select_ln35_11_reg_1601[1]_i_2 
       (.I0(out_w_0_reg_542[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\icmp_ln31_reg_1567_reg_n_5_[0] ),
        .I4(select_ln35_11_reg_1601[0]),
        .I5(icmp_ln33_fu_1063_p2),
        .O(select_ln32_fu_1069_p3));
  LUT6 #(
    .INIT(64'hAAAA56A60000FC0C)) 
    \select_ln35_11_reg_1601[2]_i_1 
       (.I0(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_24),
        .I1(out_w_0_reg_542[2]),
        .I2(in_d_0_reg_5631),
        .I3(select_ln35_11_reg_1601[2]),
        .I4(icmp_ln33_fu_1063_p2),
        .I5(p_1_in),
        .O(select_ln35_11_fu_1173_p3[2]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln35_11_reg_1601[3]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21),
        .I2(ap_enable_reg_pp1_iter0),
        .O(indvar_flatten18_reg_5090));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000FC0C)) 
    \select_ln35_11_reg_1601[3]_i_2 
       (.I0(A),
        .I1(out_w_0_reg_542[3]),
        .I2(in_d_0_reg_5631),
        .I3(select_ln35_11_reg_1601[3]),
        .I4(icmp_ln33_fu_1063_p2),
        .I5(p_1_in),
        .O(select_ln35_11_fu_1173_p3[3]));
  FDRE \select_ln35_11_reg_1601_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(select_ln35_11_fu_1173_p3[0]),
        .Q(select_ln35_11_reg_1601[0]),
        .R(1'b0));
  FDRE \select_ln35_11_reg_1601_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(select_ln35_11_fu_1173_p3[1]),
        .Q(select_ln35_11_reg_1601[1]),
        .R(1'b0));
  FDRE \select_ln35_11_reg_1601_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(select_ln35_11_fu_1173_p3[2]),
        .Q(select_ln35_11_reg_1601[2]),
        .R(1'b0));
  FDRE \select_ln35_11_reg_1601_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5090),
        .D(select_ln35_11_fu_1173_p3[3]),
        .Q(select_ln35_11_reg_1601[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1F)) 
    \sext_ln34_reg_1544[0]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[0] ),
        .I1(\out_d_0_reg_476_reg_n_5_[2] ),
        .I2(\out_d_0_reg_476_reg_n_5_[1] ),
        .O(\sext_ln34_reg_1544[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln34_reg_1544[11]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[2] ),
        .I1(\out_d_0_reg_476_reg_n_5_[1] ),
        .O(\sext_ln34_reg_1544[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln34_reg_1544[12]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[1] ),
        .I1(\out_d_0_reg_476_reg_n_5_[2] ),
        .O(\sext_ln34_reg_1544[12]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \sext_ln34_reg_1544[15]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[1] ),
        .I1(\out_d_0_reg_476_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state2),
        .O(\sext_ln34_reg_1544[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sext_ln34_reg_1544[1]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[1] ),
        .I1(\out_d_0_reg_476_reg_n_5_[0] ),
        .I2(\out_d_0_reg_476_reg_n_5_[2] ),
        .O(\sext_ln34_reg_1544[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \sext_ln34_reg_1544[2]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[2] ),
        .I1(\out_d_0_reg_476_reg_n_5_[0] ),
        .I2(\out_d_0_reg_476_reg_n_5_[1] ),
        .O(\sext_ln34_reg_1544[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \sext_ln34_reg_1544[3]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[1] ),
        .I1(\out_d_0_reg_476_reg_n_5_[2] ),
        .I2(\out_d_0_reg_476_reg_n_5_[0] ),
        .O(\sext_ln34_reg_1544[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sext_ln34_reg_1544[4]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[0] ),
        .I1(\out_d_0_reg_476_reg_n_5_[2] ),
        .I2(\out_d_0_reg_476_reg_n_5_[1] ),
        .O(\sext_ln34_reg_1544[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sext_ln34_reg_1544[5]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[0] ),
        .I1(\out_d_0_reg_476_reg_n_5_[2] ),
        .I2(\out_d_0_reg_476_reg_n_5_[1] ),
        .O(\sext_ln34_reg_1544[5]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln34_reg_1544[6]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[2] ),
        .O(\sext_ln34_reg_1544[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \sext_ln34_reg_1544[7]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[0] ),
        .I1(\out_d_0_reg_476_reg_n_5_[1] ),
        .I2(\out_d_0_reg_476_reg_n_5_[2] ),
        .O(\sext_ln34_reg_1544[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h6D)) 
    \sext_ln34_reg_1544[8]_i_1 
       (.I0(\out_d_0_reg_476_reg_n_5_[0] ),
        .I1(\out_d_0_reg_476_reg_n_5_[2] ),
        .I2(\out_d_0_reg_476_reg_n_5_[1] ),
        .O(\sext_ln34_reg_1544[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \sext_ln34_reg_1544[9]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_476_reg_n_5_[0] ),
        .I2(\out_d_0_reg_476_reg_n_5_[3] ),
        .I3(\out_d_0_reg_476_reg_n_5_[1] ),
        .I4(\out_d_0_reg_476_reg_n_5_[2] ),
        .O(i_0_reg_4980));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \sext_ln34_reg_1544[9]_i_2 
       (.I0(\out_d_0_reg_476_reg_n_5_[2] ),
        .I1(\out_d_0_reg_476_reg_n_5_[1] ),
        .I2(\out_d_0_reg_476_reg_n_5_[0] ),
        .O(\sext_ln34_reg_1544[9]_i_2_n_5 ));
  FDRE \sext_ln34_reg_1544_reg[0] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\sext_ln34_reg_1544[0]_i_1_n_5 ),
        .Q(sext_ln34_reg_1544[0]),
        .R(1'b0));
  FDSE \sext_ln34_reg_1544_reg[11] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\sext_ln34_reg_1544[11]_i_1_n_5 ),
        .Q(sext_ln34_reg_1544[11]),
        .S(\sext_ln34_reg_1544[15]_i_1_n_5 ));
  FDSE \sext_ln34_reg_1544_reg[12] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\sext_ln34_reg_1544[12]_i_1_n_5 ),
        .Q(sext_ln34_reg_1544[12]),
        .S(\sext_ln34_reg_1544[15]_i_1_n_5 ));
  FDSE \sext_ln34_reg_1544_reg[15] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\out_d_0_reg_476_reg_n_5_[2] ),
        .Q(sext_ln34_reg_1544[15]),
        .S(\sext_ln34_reg_1544[15]_i_1_n_5 ));
  FDRE \sext_ln34_reg_1544_reg[1] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\sext_ln34_reg_1544[1]_i_1_n_5 ),
        .Q(sext_ln34_reg_1544[1]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1544_reg[2] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\sext_ln34_reg_1544[2]_i_1_n_5 ),
        .Q(sext_ln34_reg_1544[2]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1544_reg[3] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\sext_ln34_reg_1544[3]_i_1_n_5 ),
        .Q(sext_ln34_reg_1544[3]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1544_reg[4] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\sext_ln34_reg_1544[4]_i_1_n_5 ),
        .Q(sext_ln34_reg_1544[4]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1544_reg[5] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\sext_ln34_reg_1544[5]_i_1_n_5 ),
        .Q(sext_ln34_reg_1544[5]),
        .R(1'b0));
  FDSE \sext_ln34_reg_1544_reg[6] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\sext_ln34_reg_1544[6]_i_1_n_5 ),
        .Q(sext_ln34_reg_1544[6]),
        .S(\sext_ln34_reg_1544[15]_i_1_n_5 ));
  FDRE \sext_ln34_reg_1544_reg[7] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\sext_ln34_reg_1544[7]_i_1_n_5 ),
        .Q(sext_ln34_reg_1544[7]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1544_reg[8] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\sext_ln34_reg_1544[8]_i_1_n_5 ),
        .Q(sext_ln34_reg_1544[8]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1544_reg[9] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\sext_ln34_reg_1544[9]_i_2_n_5 ),
        .Q(sext_ln34_reg_1544[9]),
        .R(1'b0));
  FDRE \shl_ln_reg_1551_reg[4] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\out_d_0_reg_476_reg_n_5_[0] ),
        .Q(shl_ln_reg_1551[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_1551_reg[5] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\out_d_0_reg_476_reg_n_5_[1] ),
        .Q(shl_ln_reg_1551[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_1551_reg[6] 
       (.C(ap_clk),
        .CE(i_0_reg_4980),
        .D(\out_d_0_reg_476_reg_n_5_[2] ),
        .Q(shl_ln_reg_1551[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2220)) 
    \trunc_ln37_reg_1612[3]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_21),
        .I2(p_1_in),
        .I3(icmp_ln33_fu_1063_p2),
        .O(\trunc_ln37_reg_1612[3]_i_1_n_5 ));
  FDRE \trunc_ln37_reg_1612_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(trunc_ln37_reg_1612[0]),
        .Q(\trunc_ln37_reg_1612_pp1_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1612_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(trunc_ln37_reg_1612[1]),
        .Q(\trunc_ln37_reg_1612_pp1_iter1_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1612_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(trunc_ln37_reg_1612[2]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1612_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(trunc_ln37_reg_1612[3]),
        .Q(\trunc_ln37_reg_1612_pp1_iter1_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1612_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(ap_phi_mux_in_d_0_phi_fu_567_p4[0]),
        .Q(trunc_ln37_reg_1612[0]),
        .R(\trunc_ln37_reg_1612[3]_i_1_n_5 ));
  FDRE \trunc_ln37_reg_1612_reg[1] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(ap_phi_mux_in_d_0_phi_fu_567_p4[1]),
        .Q(trunc_ln37_reg_1612[1]),
        .R(\trunc_ln37_reg_1612[3]_i_1_n_5 ));
  FDRE \trunc_ln37_reg_1612_reg[2] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(ap_phi_mux_in_d_0_phi_fu_567_p4[2]),
        .Q(trunc_ln37_reg_1612[2]),
        .R(\trunc_ln37_reg_1612[3]_i_1_n_5 ));
  FDRE \trunc_ln37_reg_1612_reg[3] 
       (.C(ap_clk),
        .CE(network_mac_muladd_9ns_5ns_9s_13_1_1_U57_n_16),
        .D(ap_phi_mux_in_d_0_phi_fu_567_p4[3]),
        .Q(trunc_ln37_reg_1612[3]),
        .R(\trunc_ln37_reg_1612[3]_i_1_n_5 ));
  FDRE \zext_ln24_reg_1525_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_487[10]),
        .Q(zext_ln24_reg_1525[10]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1525_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_487[2]),
        .Q(zext_ln24_reg_1525[2]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1525_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_487[3]),
        .Q(zext_ln24_reg_1525[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1525_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_487[4]),
        .Q(zext_ln24_reg_1525[4]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1525_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_487[5]),
        .Q(zext_ln24_reg_1525[5]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1525_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_487[6]),
        .Q(zext_ln24_reg_1525[6]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1525_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_487[7]),
        .Q(zext_ln24_reg_1525[7]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1525_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_487[8]),
        .Q(zext_ln24_reg_1525[8]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1525_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_487[9]),
        .Q(zext_ln24_reg_1525[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2
   (D,
    \ap_CS_fsm_reg[38] ,
    output_r_ce0,
    \ap_CS_fsm_reg[30] ,
    sext_ln43_2_fu_1111_p1,
    \ap_CS_fsm_reg[30]_0 ,
    \ap_CS_fsm_reg[30]_1 ,
    \ap_CS_fsm_reg[30]_2 ,
    \ap_CS_fsm_reg[30]_3 ,
    \ap_CS_fsm_reg[30]_4 ,
    p,
    input_r_address0,
    \ap_CS_fsm_reg[30]_5 ,
    \ap_CS_fsm_reg[21] ,
    \ap_CS_fsm_reg[4]_0 ,
    trunc_ln42_fu_1078_p1,
    Q,
    sext_ln43_2_fu_1411_p1,
    output_r_address0,
    ram_reg_0_i_28__0,
    ram_reg_0_i_28__0_0,
    grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg,
    ap_clk,
    ap_rst_n_inv,
    q0,
    ap_rst_n);
  output [1:0]D;
  output \ap_CS_fsm_reg[38] ;
  output output_r_ce0;
  output \ap_CS_fsm_reg[30] ;
  output [3:0]sext_ln43_2_fu_1111_p1;
  output \ap_CS_fsm_reg[30]_0 ;
  output \ap_CS_fsm_reg[30]_1 ;
  output \ap_CS_fsm_reg[30]_2 ;
  output \ap_CS_fsm_reg[30]_3 ;
  output \ap_CS_fsm_reg[30]_4 ;
  output p;
  output [9:0]input_r_address0;
  output \ap_CS_fsm_reg[30]_5 ;
  output \ap_CS_fsm_reg[21] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output [16:0]trunc_ln42_fu_1078_p1;
  input [4:0]Q;
  input [6:0]sext_ln43_2_fu_1411_p1;
  input [6:0]output_r_address0;
  input [0:0]ram_reg_0_i_28__0;
  input [0:0]ram_reg_0_i_28__0_0;
  input grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input [15:0]q0;
  input ap_rst_n;

  wire [1:0]D;
  wire [4:0]Q;
  wire [8:0]add_ln24_fu_438_p2;
  wire [8:0]add_ln24_reg_1224;
  wire \add_ln24_reg_1224[4]_i_1_n_5 ;
  wire \add_ln24_reg_1224[5]_i_1_n_5 ;
  wire \add_ln24_reg_1224[8]_i_2_n_5 ;
  wire [8:0]add_ln31_fu_766_p2;
  wire [6:0]add_ln43_fu_944_p2;
  wire [6:0]add_ln43_reg_1324;
  wire add_ln43_reg_13240;
  wire \add_ln43_reg_1324[6]_i_3_n_5 ;
  wire [6:0]add_ln43_reg_1324_pp1_iter2_reg;
  wire [6:0]add_ln43_reg_1324_pp1_iter3_reg;
  wire and_ln32_reg_1277;
  wire and_ln32_reg_1277_pp1_iter1_reg;
  wire and_ln32_reg_1277_pp1_iter2_reg;
  wire and_ln32_reg_1277_pp1_iter3_reg;
  wire \ap_CS_fsm[0]_i_2_n_5 ;
  wire \ap_CS_fsm[4]_i_2__1_n_5 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[30]_0 ;
  wire \ap_CS_fsm_reg[30]_1 ;
  wire \ap_CS_fsm_reg[30]_2 ;
  wire \ap_CS_fsm_reg[30]_3 ;
  wire \ap_CS_fsm_reg[30]_4 ;
  wire \ap_CS_fsm_reg[30]_5 ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [5:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__1_n_5;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1__1_n_5;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire [3:0]ap_phi_mux_in_d_0_phi_fu_427_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [22:0]buffer_0_reg_413;
  wire \buffer_0_reg_413[11]_i_2_n_5 ;
  wire \buffer_0_reg_413[11]_i_3_n_5 ;
  wire \buffer_0_reg_413[11]_i_4_n_5 ;
  wire \buffer_0_reg_413[11]_i_5_n_5 ;
  wire \buffer_0_reg_413[11]_i_6_n_5 ;
  wire \buffer_0_reg_413[11]_i_7_n_5 ;
  wire \buffer_0_reg_413[11]_i_8_n_5 ;
  wire \buffer_0_reg_413[11]_i_9_n_5 ;
  wire \buffer_0_reg_413[15]_i_2_n_5 ;
  wire \buffer_0_reg_413[15]_i_3_n_5 ;
  wire \buffer_0_reg_413[15]_i_4_n_5 ;
  wire \buffer_0_reg_413[15]_i_5_n_5 ;
  wire \buffer_0_reg_413[15]_i_6_n_5 ;
  wire \buffer_0_reg_413[15]_i_7_n_5 ;
  wire \buffer_0_reg_413[15]_i_8_n_5 ;
  wire \buffer_0_reg_413[15]_i_9_n_5 ;
  wire \buffer_0_reg_413[19]_i_2_n_5 ;
  wire \buffer_0_reg_413[19]_i_3_n_5 ;
  wire \buffer_0_reg_413[19]_i_4_n_5 ;
  wire \buffer_0_reg_413[19]_i_5_n_5 ;
  wire \buffer_0_reg_413[19]_i_6_n_5 ;
  wire \buffer_0_reg_413[19]_i_7_n_5 ;
  wire \buffer_0_reg_413[19]_i_8_n_5 ;
  wire \buffer_0_reg_413[19]_i_9_n_5 ;
  wire \buffer_0_reg_413[22]_i_1_n_5 ;
  wire \buffer_0_reg_413[22]_i_3_n_5 ;
  wire \buffer_0_reg_413[22]_i_4_n_5 ;
  wire \buffer_0_reg_413[22]_i_5_n_5 ;
  wire \buffer_0_reg_413[22]_i_6_n_5 ;
  wire \buffer_0_reg_413[22]_i_7_n_5 ;
  wire \buffer_0_reg_413[3]_i_2_n_5 ;
  wire \buffer_0_reg_413[3]_i_3_n_5 ;
  wire \buffer_0_reg_413[3]_i_4_n_5 ;
  wire \buffer_0_reg_413[3]_i_5_n_5 ;
  wire \buffer_0_reg_413[3]_i_6_n_5 ;
  wire \buffer_0_reg_413[3]_i_7_n_5 ;
  wire \buffer_0_reg_413[3]_i_8_n_5 ;
  wire \buffer_0_reg_413[3]_i_9_n_5 ;
  wire \buffer_0_reg_413[7]_i_2_n_5 ;
  wire \buffer_0_reg_413[7]_i_3_n_5 ;
  wire \buffer_0_reg_413[7]_i_4_n_5 ;
  wire \buffer_0_reg_413[7]_i_5_n_5 ;
  wire \buffer_0_reg_413[7]_i_6_n_5 ;
  wire \buffer_0_reg_413[7]_i_7_n_5 ;
  wire \buffer_0_reg_413[7]_i_8_n_5 ;
  wire \buffer_0_reg_413[7]_i_9_n_5 ;
  wire \buffer_0_reg_413_reg[11]_i_1_n_10 ;
  wire \buffer_0_reg_413_reg[11]_i_1_n_11 ;
  wire \buffer_0_reg_413_reg[11]_i_1_n_12 ;
  wire \buffer_0_reg_413_reg[11]_i_1_n_5 ;
  wire \buffer_0_reg_413_reg[11]_i_1_n_6 ;
  wire \buffer_0_reg_413_reg[11]_i_1_n_7 ;
  wire \buffer_0_reg_413_reg[11]_i_1_n_8 ;
  wire \buffer_0_reg_413_reg[11]_i_1_n_9 ;
  wire \buffer_0_reg_413_reg[15]_i_1_n_10 ;
  wire \buffer_0_reg_413_reg[15]_i_1_n_11 ;
  wire \buffer_0_reg_413_reg[15]_i_1_n_12 ;
  wire \buffer_0_reg_413_reg[15]_i_1_n_5 ;
  wire \buffer_0_reg_413_reg[15]_i_1_n_6 ;
  wire \buffer_0_reg_413_reg[15]_i_1_n_7 ;
  wire \buffer_0_reg_413_reg[15]_i_1_n_8 ;
  wire \buffer_0_reg_413_reg[15]_i_1_n_9 ;
  wire \buffer_0_reg_413_reg[19]_i_1_n_10 ;
  wire \buffer_0_reg_413_reg[19]_i_1_n_11 ;
  wire \buffer_0_reg_413_reg[19]_i_1_n_12 ;
  wire \buffer_0_reg_413_reg[19]_i_1_n_5 ;
  wire \buffer_0_reg_413_reg[19]_i_1_n_6 ;
  wire \buffer_0_reg_413_reg[19]_i_1_n_7 ;
  wire \buffer_0_reg_413_reg[19]_i_1_n_8 ;
  wire \buffer_0_reg_413_reg[19]_i_1_n_9 ;
  wire \buffer_0_reg_413_reg[22]_i_2_n_10 ;
  wire \buffer_0_reg_413_reg[22]_i_2_n_11 ;
  wire \buffer_0_reg_413_reg[22]_i_2_n_12 ;
  wire \buffer_0_reg_413_reg[22]_i_2_n_7 ;
  wire \buffer_0_reg_413_reg[22]_i_2_n_8 ;
  wire \buffer_0_reg_413_reg[3]_i_1_n_10 ;
  wire \buffer_0_reg_413_reg[3]_i_1_n_11 ;
  wire \buffer_0_reg_413_reg[3]_i_1_n_12 ;
  wire \buffer_0_reg_413_reg[3]_i_1_n_5 ;
  wire \buffer_0_reg_413_reg[3]_i_1_n_6 ;
  wire \buffer_0_reg_413_reg[3]_i_1_n_7 ;
  wire \buffer_0_reg_413_reg[3]_i_1_n_8 ;
  wire \buffer_0_reg_413_reg[3]_i_1_n_9 ;
  wire \buffer_0_reg_413_reg[7]_i_1_n_10 ;
  wire \buffer_0_reg_413_reg[7]_i_1_n_11 ;
  wire \buffer_0_reg_413_reg[7]_i_1_n_12 ;
  wire \buffer_0_reg_413_reg[7]_i_1_n_5 ;
  wire \buffer_0_reg_413_reg[7]_i_1_n_6 ;
  wire \buffer_0_reg_413_reg[7]_i_1_n_7 ;
  wire \buffer_0_reg_413_reg[7]_i_1_n_8 ;
  wire \buffer_0_reg_413_reg[7]_i_1_n_9 ;
  wire grp_pointwise_conv2d_fix_2_fu_493_ap_done;
  wire grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg;
  wire [8:1]grp_pointwise_conv2d_fix_2_fu_493_output_r_address0;
  wire i_0_reg_358;
  wire i_0_reg_3580;
  wire [3:0]i_0_reg_358_reg;
  wire [3:0]i_fu_500_p2;
  wire icmp_ln31_fu_760_p2;
  wire icmp_ln31_reg_1258_pp1_iter1_reg;
  wire icmp_ln31_reg_1258_pp1_iter2_reg;
  wire icmp_ln31_reg_1258_pp1_iter3_reg;
  wire \icmp_ln31_reg_1258_reg_n_5_[0] ;
  wire icmp_ln33_fu_778_p2;
  wire icmp_ln33_reg_1267;
  wire icmp_ln33_reg_1267_pp1_iter1_reg;
  wire icmp_ln33_reg_1267_pp1_iter2_reg;
  wire icmp_ln33_reg_1267_pp1_iter3_reg;
  wire icmp_ln35_3_fu_939_p2;
  wire icmp_ln35_3_reg_1320;
  wire \icmp_ln35_3_reg_1320[0]_i_1_n_5 ;
  wire icmp_ln35_3_reg_1320_pp1_iter2_reg;
  wire icmp_ln35_3_reg_1320_pp1_iter3_reg;
  wire [3:0]in_d_0_reg_423;
  wire [3:0]in_d_fu_902_p2;
  wire [3:0]in_d_reg_1304;
  wire indvar_flatten18_reg_3690;
  wire \indvar_flatten18_reg_369[8]_i_2_n_5 ;
  wire [8:0]indvar_flatten18_reg_369_reg;
  wire \indvar_flatten_reg_391[3]_i_1_n_5 ;
  wire \indvar_flatten_reg_391[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_391[5]_i_1_n_5 ;
  wire \indvar_flatten_reg_391[6]_i_2_n_5 ;
  wire [6:0]indvar_flatten_reg_391_reg;
  wire [9:0]input_r_address0;
  wire [31:0]kernel_buffer_15_016_fu_306;
  wire kernel_buffer_15_016_fu_3060;
  wire [31:0]kernel_buffer_15_31_fu_254;
  wire kernel_buffer_15_31_fu_2540;
  wire [31:0]kernel_buffer_15_32_fu_258;
  wire kernel_buffer_15_32_fu_2580;
  wire [31:0]kernel_buffer_15_33_fu_262;
  wire kernel_buffer_15_33_fu_2620;
  wire [31:0]kernel_buffer_15_34_fu_266;
  wire kernel_buffer_15_34_fu_2660;
  wire [31:0]kernel_buffer_15_35_fu_270;
  wire kernel_buffer_15_35_fu_2700;
  wire [31:0]kernel_buffer_15_36_fu_274;
  wire kernel_buffer_15_36_fu_2740;
  wire [31:0]kernel_buffer_15_37_fu_278;
  wire kernel_buffer_15_37_fu_2780;
  wire [31:0]kernel_buffer_15_38_fu_282;
  wire kernel_buffer_15_38_fu_2820;
  wire [31:0]kernel_buffer_15_39_fu_286;
  wire kernel_buffer_15_39_fu_2860;
  wire [31:0]kernel_buffer_15_40_fu_290;
  wire kernel_buffer_15_40_fu_2900;
  wire [31:0]kernel_buffer_15_41_fu_294;
  wire kernel_buffer_15_41_fu_2940;
  wire [31:0]kernel_buffer_15_42_fu_298;
  wire kernel_buffer_15_42_fu_2980;
  wire [31:0]kernel_buffer_15_43_fu_302;
  wire kernel_buffer_15_43_fu_3020;
  wire [31:0]kernel_buffer_15_fu_250;
  wire kernel_buffer_15_fu_2500;
  wire \kernel_buffer_15_fu_250[31]_i_3_n_5 ;
  wire \kernel_buffer_15_fu_250[31]_i_4_n_5 ;
  wire \kernel_buffer_15_fu_250[31]_i_5_n_5 ;
  wire \kernel_buffer_15_fu_250[6]_i_2_n_5 ;
  wire \kernel_buffer_15_fu_250[6]_i_3_n_5 ;
  wire \kernel_buffer_15_fu_250[6]_i_4_n_5 ;
  wire \kernel_buffer_15_fu_250[6]_i_5_n_5 ;
  wire [15:0]merge_i_fu_515_p66;
  wire mul_ln37_fu_1034_p2_i_1_n_5;
  wire mul_ln37_fu_1034_p2_n_100;
  wire mul_ln37_fu_1034_p2_n_101;
  wire mul_ln37_fu_1034_p2_n_102;
  wire mul_ln37_fu_1034_p2_n_103;
  wire mul_ln37_fu_1034_p2_n_104;
  wire mul_ln37_fu_1034_p2_n_105;
  wire mul_ln37_fu_1034_p2_n_106;
  wire mul_ln37_fu_1034_p2_n_107;
  wire mul_ln37_fu_1034_p2_n_108;
  wire mul_ln37_fu_1034_p2_n_109;
  wire mul_ln37_fu_1034_p2_n_110;
  wire mul_ln37_fu_1034_p2_n_111;
  wire mul_ln37_fu_1034_p2_n_112;
  wire mul_ln37_fu_1034_p2_n_113;
  wire mul_ln37_fu_1034_p2_n_114;
  wire mul_ln37_fu_1034_p2_n_115;
  wire mul_ln37_fu_1034_p2_n_116;
  wire mul_ln37_fu_1034_p2_n_117;
  wire mul_ln37_fu_1034_p2_n_118;
  wire mul_ln37_fu_1034_p2_n_119;
  wire mul_ln37_fu_1034_p2_n_120;
  wire mul_ln37_fu_1034_p2_n_121;
  wire mul_ln37_fu_1034_p2_n_122;
  wire mul_ln37_fu_1034_p2_n_123;
  wire mul_ln37_fu_1034_p2_n_124;
  wire mul_ln37_fu_1034_p2_n_125;
  wire mul_ln37_fu_1034_p2_n_126;
  wire mul_ln37_fu_1034_p2_n_127;
  wire mul_ln37_fu_1034_p2_n_128;
  wire mul_ln37_fu_1034_p2_n_129;
  wire mul_ln37_fu_1034_p2_n_130;
  wire mul_ln37_fu_1034_p2_n_131;
  wire mul_ln37_fu_1034_p2_n_132;
  wire mul_ln37_fu_1034_p2_n_133;
  wire mul_ln37_fu_1034_p2_n_134;
  wire mul_ln37_fu_1034_p2_n_135;
  wire mul_ln37_fu_1034_p2_n_136;
  wire mul_ln37_fu_1034_p2_n_137;
  wire mul_ln37_fu_1034_p2_n_138;
  wire mul_ln37_fu_1034_p2_n_139;
  wire mul_ln37_fu_1034_p2_n_140;
  wire mul_ln37_fu_1034_p2_n_141;
  wire mul_ln37_fu_1034_p2_n_142;
  wire mul_ln37_fu_1034_p2_n_143;
  wire mul_ln37_fu_1034_p2_n_144;
  wire mul_ln37_fu_1034_p2_n_145;
  wire mul_ln37_fu_1034_p2_n_146;
  wire mul_ln37_fu_1034_p2_n_147;
  wire mul_ln37_fu_1034_p2_n_148;
  wire mul_ln37_fu_1034_p2_n_149;
  wire mul_ln37_fu_1034_p2_n_150;
  wire mul_ln37_fu_1034_p2_n_151;
  wire mul_ln37_fu_1034_p2_n_152;
  wire mul_ln37_fu_1034_p2_n_153;
  wire mul_ln37_fu_1034_p2_n_154;
  wire mul_ln37_fu_1034_p2_n_155;
  wire mul_ln37_fu_1034_p2_n_156;
  wire mul_ln37_fu_1034_p2_n_157;
  wire mul_ln37_fu_1034_p2_n_158;
  wire mul_ln37_fu_1034_p2_n_63;
  wire mul_ln37_fu_1034_p2_n_64;
  wire mul_ln37_fu_1034_p2_n_65;
  wire mul_ln37_fu_1034_p2_n_66;
  wire mul_ln37_fu_1034_p2_n_67;
  wire mul_ln37_fu_1034_p2_n_68;
  wire mul_ln37_fu_1034_p2_n_69;
  wire mul_ln37_fu_1034_p2_n_70;
  wire mul_ln37_fu_1034_p2_n_71;
  wire mul_ln37_fu_1034_p2_n_72;
  wire mul_ln37_fu_1034_p2_n_73;
  wire mul_ln37_fu_1034_p2_n_74;
  wire mul_ln37_fu_1034_p2_n_75;
  wire mul_ln37_fu_1034_p2_n_76;
  wire mul_ln37_fu_1034_p2_n_77;
  wire mul_ln37_fu_1034_p2_n_78;
  wire mul_ln37_fu_1034_p2_n_79;
  wire mul_ln37_fu_1034_p2_n_80;
  wire mul_ln37_fu_1034_p2_n_81;
  wire mul_ln37_fu_1034_p2_n_82;
  wire mul_ln37_fu_1034_p2_n_83;
  wire mul_ln37_fu_1034_p2_n_84;
  wire mul_ln37_fu_1034_p2_n_85;
  wire mul_ln37_fu_1034_p2_n_86;
  wire mul_ln37_fu_1034_p2_n_87;
  wire mul_ln37_fu_1034_p2_n_88;
  wire mul_ln37_fu_1034_p2_n_89;
  wire mul_ln37_fu_1034_p2_n_90;
  wire mul_ln37_fu_1034_p2_n_91;
  wire mul_ln37_fu_1034_p2_n_92;
  wire mul_ln37_fu_1034_p2_n_93;
  wire mul_ln37_fu_1034_p2_n_94;
  wire mul_ln37_fu_1034_p2_n_95;
  wire mul_ln37_fu_1034_p2_n_96;
  wire mul_ln37_fu_1034_p2_n_97;
  wire mul_ln37_fu_1034_p2_n_98;
  wire mul_ln37_fu_1034_p2_n_99;
  wire \mul_ln37_reg_1339[16]_i_1_n_5 ;
  wire mul_ln37_reg_1339_reg_n_63;
  wire mul_ln37_reg_1339_reg_n_64;
  wire mul_ln37_reg_1339_reg_n_65;
  wire mul_ln37_reg_1339_reg_n_66;
  wire mul_ln37_reg_1339_reg_n_67;
  wire mul_ln37_reg_1339_reg_n_68;
  wire mul_ln37_reg_1339_reg_n_69;
  wire mul_ln37_reg_1339_reg_n_70;
  wire mul_ln37_reg_1339_reg_n_71;
  wire mul_ln37_reg_1339_reg_n_72;
  wire mul_ln37_reg_1339_reg_n_73;
  wire mul_ln37_reg_1339_reg_n_74;
  wire mul_ln37_reg_1339_reg_n_75;
  wire mul_ln37_reg_1339_reg_n_76;
  wire mul_ln37_reg_1339_reg_n_77;
  wire mul_ln37_reg_1339_reg_n_78;
  wire mul_ln37_reg_1339_reg_n_79;
  wire mul_ln37_reg_1339_reg_n_80;
  wire mul_ln37_reg_1339_reg_n_81;
  wire mul_ln37_reg_1339_reg_n_82;
  wire mul_ln37_reg_1339_reg_n_83;
  wire mul_ln37_reg_1339_reg_n_84;
  wire mul_ln37_reg_1339_reg_n_85;
  wire mul_ln37_reg_1339_reg_n_86;
  wire mul_ln37_reg_1339_reg_n_87;
  wire mul_ln37_reg_1339_reg_n_88;
  wire mul_ln37_reg_1339_reg_n_89;
  wire mul_ln37_reg_1339_reg_n_90;
  wire mul_ln37_reg_1339_reg_n_91;
  wire mul_ln37_reg_1339_reg_n_92;
  wire mul_ln37_reg_1339_reg_n_93;
  wire mul_ln37_reg_1339_reg_n_94;
  wire mul_ln37_reg_1339_reg_n_95;
  wire network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15;
  wire network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_22;
  wire network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_26;
  wire network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_27;
  wire out_d_0_reg_336;
  wire \out_d_0_reg_336_reg_n_5_[0] ;
  wire \out_d_0_reg_336_reg_n_5_[1] ;
  wire \out_d_0_reg_336_reg_n_5_[2] ;
  wire \out_d_0_reg_336_reg_n_5_[3] ;
  wire [3:0]out_d_fu_450_p2;
  wire [3:0]out_d_reg_1233;
  wire \out_h_0_reg_380[0]_i_1_n_5 ;
  wire \out_h_0_reg_380[1]_i_1_n_5 ;
  wire \out_h_0_reg_380[2]_i_1_n_5 ;
  wire [2:0]out_w_0_reg_402;
  wire [6:0]output_r_address0;
  wire output_r_ce0;
  wire p;
  wire p_1_in;
  wire [8:0]phi_mul_reg_347;
  wire [15:0]q0;
  wire ram_reg_0_i_168_n_8;
  wire ram_reg_0_i_193_n_5;
  wire ram_reg_0_i_193_n_6;
  wire ram_reg_0_i_193_n_7;
  wire ram_reg_0_i_193_n_8;
  wire ram_reg_0_i_218_n_5;
  wire ram_reg_0_i_218_n_6;
  wire ram_reg_0_i_218_n_7;
  wire ram_reg_0_i_218_n_8;
  wire [0:0]ram_reg_0_i_28__0;
  wire [0:0]ram_reg_0_i_28__0_0;
  wire ram_reg_0_i_324_n_5;
  wire ram_reg_0_i_325_n_5;
  wire ram_reg_0_i_356_n_5;
  wire ram_reg_0_i_357_n_5;
  wire ram_reg_0_i_358_n_5;
  wire ram_reg_0_i_359_n_5;
  wire ram_reg_0_i_360_n_5;
  wire ram_reg_0_i_403_n_5;
  wire ram_reg_0_i_404_n_5;
  wire ram_reg_0_i_405_n_5;
  wire ram_reg_0_i_406_n_5;
  wire ram_reg_0_i_482_n_5;
  wire ram_reg_0_i_482_n_6;
  wire ram_reg_0_i_482_n_7;
  wire ram_reg_0_i_482_n_8;
  wire ram_reg_0_i_483_n_7;
  wire ram_reg_0_i_483_n_8;
  wire ram_reg_0_i_572_n_5;
  wire ram_reg_0_i_573_n_5;
  wire ram_reg_0_i_574_n_5;
  wire ram_reg_0_i_575_n_5;
  wire ram_reg_0_i_576_n_5;
  wire ram_reg_0_i_576_n_6;
  wire ram_reg_0_i_576_n_7;
  wire ram_reg_0_i_576_n_8;
  wire ram_reg_0_i_579_n_5;
  wire ram_reg_0_i_580_n_5;
  wire ram_reg_0_i_581_n_5;
  wire ram_reg_0_i_617_n_5;
  wire ram_reg_0_i_618_n_5;
  wire ram_reg_0_i_619_n_5;
  wire ram_reg_0_i_620_n_5;
  wire ram_reg_0_i_621_n_5;
  wire ram_reg_2_i_20_n_5;
  wire ram_reg_2_i_20_n_6;
  wire ram_reg_2_i_20_n_7;
  wire ram_reg_2_i_20_n_8;
  wire ram_reg_2_i_25_n_5;
  wire ram_reg_2_i_26_n_5;
  wire ram_reg_2_i_27_n_5;
  wire ram_reg_2_i_28_n_5;
  wire ram_reg_4_i_19_n_5;
  wire ram_reg_4_i_19_n_6;
  wire ram_reg_4_i_19_n_7;
  wire ram_reg_4_i_19_n_8;
  wire ram_reg_4_i_24_n_5;
  wire ram_reg_4_i_25_n_5;
  wire ram_reg_4_i_26_n_5;
  wire ram_reg_4_i_27_n_5;
  wire ram_reg_6_i_20_n_5;
  wire ram_reg_6_i_20_n_6;
  wire ram_reg_6_i_20_n_7;
  wire ram_reg_6_i_20_n_8;
  wire ram_reg_6_i_29_n_5;
  wire ram_reg_6_i_30_n_5;
  wire ram_reg_6_i_31_n_5;
  wire ram_reg_6_i_32_n_5;
  wire [5:0]select_ln32_7_fu_814_p3;
  wire [5:0]select_ln32_7_reg_1272;
  wire [6:0]select_ln33_fu_914_p3;
  wire [3:0]select_ln35_7_fu_868_p3;
  wire [3:0]select_ln35_7_reg_1287;
  wire [3:0]select_ln35_7_reg_1287_pp1_iter1_reg;
  wire [2:0]select_ln35_8_fu_880_p3;
  wire [2:0]select_ln35_8_reg_1293;
  wire [20:18]select_ln35_fu_1045_p3;
  wire [13:0]sext_ln34_reg_1238;
  wire \sext_ln34_reg_1238[0]_i_1_n_5 ;
  wire \sext_ln34_reg_1238[13]_i_2_n_5 ;
  wire \sext_ln34_reg_1238[4]_i_1_n_5 ;
  wire [18:0]sext_ln37_4_fu_1060_p1;
  wire [3:0]sext_ln43_2_fu_1111_p1;
  wire [6:0]sext_ln43_2_fu_1411_p1;
  wire [5:4]shl_ln_reg_1245;
  wire [12:2]tmp_6_fu_460_p10;
  wire [31:0]tmp_fu_994_p18;
  wire [31:31]tmp_reg_1334;
  wire \tmp_reg_1334[31]_i_1_n_5 ;
  wire [16:0]trunc_ln42_fu_1078_p1;
  wire [8:0]zext_ln24_reg_1219;
  wire [2:0]zext_ln35_fu_750_p1;
  wire [5:3]zext_ln37_11_fu_740_p1;
  wire [3:2]\NLW_buffer_0_reg_413_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_buffer_0_reg_413_reg[22]_i_2_O_UNCONNECTED ;
  wire NLW_mul_ln37_fu_1034_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln37_fu_1034_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln37_fu_1034_p2_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln37_fu_1034_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln37_fu_1034_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln37_fu_1034_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln37_fu_1034_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln37_fu_1034_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln37_fu_1034_p2_CARRYOUT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1339_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1339_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1339_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln37_reg_1339_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1339_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1339_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln37_reg_1339_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln37_reg_1339_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln37_reg_1339_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln37_reg_1339_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_168_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_168_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_483_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_483_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_576_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_1224[0]_i_1 
       (.I0(phi_mul_reg_347[0]),
        .O(add_ln24_fu_438_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_1224[1]_i_1 
       (.I0(phi_mul_reg_347[0]),
        .I1(phi_mul_reg_347[1]),
        .O(add_ln24_fu_438_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_1224[2]_i_1 
       (.I0(phi_mul_reg_347[0]),
        .I1(phi_mul_reg_347[1]),
        .I2(phi_mul_reg_347[2]),
        .O(add_ln24_fu_438_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_1224[3]_i_1 
       (.I0(phi_mul_reg_347[1]),
        .I1(phi_mul_reg_347[0]),
        .I2(phi_mul_reg_347[2]),
        .I3(phi_mul_reg_347[3]),
        .O(add_ln24_fu_438_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \add_ln24_reg_1224[4]_i_1 
       (.I0(phi_mul_reg_347[2]),
        .I1(phi_mul_reg_347[0]),
        .I2(phi_mul_reg_347[1]),
        .I3(phi_mul_reg_347[3]),
        .I4(phi_mul_reg_347[4]),
        .O(\add_ln24_reg_1224[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \add_ln24_reg_1224[5]_i_1 
       (.I0(phi_mul_reg_347[4]),
        .I1(phi_mul_reg_347[3]),
        .I2(phi_mul_reg_347[1]),
        .I3(phi_mul_reg_347[0]),
        .I4(phi_mul_reg_347[2]),
        .I5(phi_mul_reg_347[5]),
        .O(\add_ln24_reg_1224[5]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_1224[6]_i_1 
       (.I0(\add_ln24_reg_1224[8]_i_2_n_5 ),
        .I1(phi_mul_reg_347[6]),
        .O(add_ln24_fu_438_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_1224[7]_i_1 
       (.I0(\add_ln24_reg_1224[8]_i_2_n_5 ),
        .I1(phi_mul_reg_347[6]),
        .I2(phi_mul_reg_347[7]),
        .O(add_ln24_fu_438_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_1224[8]_i_1 
       (.I0(phi_mul_reg_347[6]),
        .I1(\add_ln24_reg_1224[8]_i_2_n_5 ),
        .I2(phi_mul_reg_347[7]),
        .I3(phi_mul_reg_347[8]),
        .O(add_ln24_fu_438_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \add_ln24_reg_1224[8]_i_2 
       (.I0(phi_mul_reg_347[4]),
        .I1(phi_mul_reg_347[3]),
        .I2(phi_mul_reg_347[1]),
        .I3(phi_mul_reg_347[0]),
        .I4(phi_mul_reg_347[2]),
        .I5(phi_mul_reg_347[5]),
        .O(\add_ln24_reg_1224[8]_i_2_n_5 ));
  FDRE \add_ln24_reg_1224_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_438_p2[0]),
        .Q(add_ln24_reg_1224[0]),
        .R(1'b0));
  FDRE \add_ln24_reg_1224_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_438_p2[1]),
        .Q(add_ln24_reg_1224[1]),
        .R(1'b0));
  FDRE \add_ln24_reg_1224_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_438_p2[2]),
        .Q(add_ln24_reg_1224[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_1224_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_438_p2[3]),
        .Q(add_ln24_reg_1224[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_1224_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln24_reg_1224[4]_i_1_n_5 ),
        .Q(add_ln24_reg_1224[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_1224_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln24_reg_1224[5]_i_1_n_5 ),
        .Q(add_ln24_reg_1224[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_1224_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_438_p2[6]),
        .Q(add_ln24_reg_1224[6]),
        .R(1'b0));
  FDRE \add_ln24_reg_1224_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_438_p2[7]),
        .Q(add_ln24_reg_1224[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_1224_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_438_p2[8]),
        .Q(add_ln24_reg_1224[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1324[0]_i_1 
       (.I0(select_ln35_8_reg_1293[0]),
        .I1(select_ln32_7_reg_1272[0]),
        .O(add_ln43_fu_944_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln43_reg_1324[1]_i_1 
       (.I0(select_ln32_7_reg_1272[0]),
        .I1(select_ln35_8_reg_1293[0]),
        .I2(select_ln32_7_reg_1272[1]),
        .I3(select_ln35_8_reg_1293[1]),
        .O(add_ln43_fu_944_p2[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \add_ln43_reg_1324[2]_i_1 
       (.I0(select_ln35_8_reg_1293[0]),
        .I1(select_ln32_7_reg_1272[0]),
        .I2(select_ln35_8_reg_1293[1]),
        .I3(select_ln32_7_reg_1272[1]),
        .I4(select_ln32_7_reg_1272[2]),
        .I5(select_ln35_8_reg_1293[2]),
        .O(add_ln43_fu_944_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln43_reg_1324[3]_i_1 
       (.I0(select_ln32_7_reg_1272[3]),
        .I1(select_ln35_8_reg_1293[2]),
        .I2(\add_ln43_reg_1324[6]_i_3_n_5 ),
        .I3(select_ln32_7_reg_1272[2]),
        .O(add_ln43_fu_944_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h566AAAAA)) 
    \add_ln43_reg_1324[4]_i_1 
       (.I0(select_ln32_7_reg_1272[4]),
        .I1(select_ln35_8_reg_1293[2]),
        .I2(\add_ln43_reg_1324[6]_i_3_n_5 ),
        .I3(select_ln32_7_reg_1272[2]),
        .I4(select_ln32_7_reg_1272[3]),
        .O(add_ln43_fu_944_p2[4]));
  LUT6 #(
    .INIT(64'h666A6AAAAAAAAAAA)) 
    \add_ln43_reg_1324[5]_i_1 
       (.I0(select_ln32_7_reg_1272[5]),
        .I1(select_ln32_7_reg_1272[3]),
        .I2(select_ln32_7_reg_1272[2]),
        .I3(\add_ln43_reg_1324[6]_i_3_n_5 ),
        .I4(select_ln35_8_reg_1293[2]),
        .I5(select_ln32_7_reg_1272[4]),
        .O(add_ln43_fu_944_p2[5]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \add_ln43_reg_1324[6]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(in_d_reg_1304[1]),
        .I2(in_d_reg_1304[0]),
        .I3(in_d_reg_1304[3]),
        .I4(in_d_reg_1304[2]),
        .O(add_ln43_reg_13240));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \add_ln43_reg_1324[6]_i_2 
       (.I0(select_ln32_7_reg_1272[5]),
        .I1(select_ln32_7_reg_1272[3]),
        .I2(select_ln32_7_reg_1272[2]),
        .I3(\add_ln43_reg_1324[6]_i_3_n_5 ),
        .I4(select_ln35_8_reg_1293[2]),
        .I5(select_ln32_7_reg_1272[4]),
        .O(add_ln43_fu_944_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \add_ln43_reg_1324[6]_i_3 
       (.I0(select_ln32_7_reg_1272[1]),
        .I1(select_ln35_8_reg_1293[1]),
        .I2(select_ln32_7_reg_1272[0]),
        .I3(select_ln35_8_reg_1293[0]),
        .O(\add_ln43_reg_1324[6]_i_3_n_5 ));
  FDRE \add_ln43_reg_1324_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324[0]),
        .Q(add_ln43_reg_1324_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324[1]),
        .Q(add_ln43_reg_1324_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324[2]),
        .Q(add_ln43_reg_1324_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324[3]),
        .Q(add_ln43_reg_1324_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324[4]),
        .Q(add_ln43_reg_1324_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324[5]),
        .Q(add_ln43_reg_1324_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324[6]),
        .Q(add_ln43_reg_1324_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324_pp1_iter2_reg[0]),
        .Q(add_ln43_reg_1324_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324_pp1_iter2_reg[1]),
        .Q(add_ln43_reg_1324_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324_pp1_iter2_reg[2]),
        .Q(add_ln43_reg_1324_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324_pp1_iter2_reg[3]),
        .Q(add_ln43_reg_1324_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324_pp1_iter2_reg[4]),
        .Q(add_ln43_reg_1324_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324_pp1_iter2_reg[5]),
        .Q(add_ln43_reg_1324_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1324_pp1_iter2_reg[6]),
        .Q(add_ln43_reg_1324_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_13240),
        .D(add_ln43_fu_944_p2[0]),
        .Q(add_ln43_reg_1324[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_13240),
        .D(add_ln43_fu_944_p2[1]),
        .Q(add_ln43_reg_1324[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_13240),
        .D(add_ln43_fu_944_p2[2]),
        .Q(add_ln43_reg_1324[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_13240),
        .D(add_ln43_fu_944_p2[3]),
        .Q(add_ln43_reg_1324[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_13240),
        .D(add_ln43_fu_944_p2[4]),
        .Q(add_ln43_reg_1324[4]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_13240),
        .D(add_ln43_fu_944_p2[5]),
        .Q(add_ln43_reg_1324[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_1324_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_13240),
        .D(add_ln43_fu_944_p2[6]),
        .Q(add_ln43_reg_1324[6]),
        .R(1'b0));
  FDRE \and_ln32_reg_1277_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(and_ln32_reg_1277),
        .Q(and_ln32_reg_1277_pp1_iter1_reg),
        .R(1'b0));
  FDRE \and_ln32_reg_1277_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln32_reg_1277_pp1_iter1_reg),
        .Q(and_ln32_reg_1277_pp1_iter2_reg),
        .R(1'b0));
  FDRE \and_ln32_reg_1277_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln32_reg_1277_pp1_iter2_reg),
        .Q(and_ln32_reg_1277_pp1_iter3_reg),
        .R(1'b0));
  FDRE \and_ln32_reg_1277_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .D(p_1_in),
        .Q(and_ln32_reg_1277),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\out_d_0_reg_336_reg_n_5_[3] ),
        .I1(\out_d_0_reg_336_reg_n_5_[2] ),
        .I2(\ap_CS_fsm[0]_i_2_n_5 ),
        .I3(ap_CS_fsm_state2),
        .I4(grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_2_fu_493_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\out_d_0_reg_336_reg_n_5_[0] ),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .O(\ap_CS_fsm[0]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_CS_fsm_state10),
        .I1(grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[1]),
        .I1(grp_pointwise_conv2d_fix_2_fu_493_ap_done),
        .I2(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(grp_pointwise_conv2d_fix_2_fu_493_ap_done),
        .I1(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(i_0_reg_3580),
        .I1(i_0_reg_358_reg[3]),
        .I2(i_0_reg_358_reg[0]),
        .I3(i_0_reg_358_reg[1]),
        .I4(i_0_reg_358_reg[2]),
        .I5(ap_CS_fsm_state3),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(i_0_reg_358_reg[2]),
        .I2(i_0_reg_358_reg[1]),
        .I3(i_0_reg_358_reg[0]),
        .I4(i_0_reg_358_reg[3]),
        .O(ap_NS_fsm[3]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm[4]_i_2__1_n_5 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hB0BBBBBB)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(output_r_ce0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(icmp_ln31_fu_760_p2),
        .O(\ap_CS_fsm[4]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_fu_760_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(output_r_ce0),
        .I5(ap_enable_reg_pp1_iter3),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_2_fu_493_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp1_iter0_i_1__1
       (.I0(icmp_ln31_fu_760_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_CS_fsm_state4),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__1_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_enable_reg_pp1_iter1_i_1__1
       (.I0(icmp_ln31_fu_760_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__1_n_5),
        .Q(ap_enable_reg_pp1_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter3),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[11]_i_2 
       (.I0(sext_ln34_reg_1238[11]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[11]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[11]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[11]_i_3 
       (.I0(sext_ln34_reg_1238[10]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[10]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[11]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[11]_i_4 
       (.I0(sext_ln34_reg_1238[9]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[9]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[11]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[11]_i_5 
       (.I0(sext_ln34_reg_1238[8]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[8]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[11]_i_6 
       (.I0(buffer_0_reg_413[11]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[11]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[11]),
        .O(\buffer_0_reg_413[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[11]_i_7 
       (.I0(buffer_0_reg_413[10]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[10]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[10]),
        .O(\buffer_0_reg_413[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[11]_i_8 
       (.I0(buffer_0_reg_413[9]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[9]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[9]),
        .O(\buffer_0_reg_413[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[11]_i_9 
       (.I0(buffer_0_reg_413[8]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[8]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[8]),
        .O(\buffer_0_reg_413[11]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \buffer_0_reg_413[15]_i_2 
       (.I0(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(buffer_0_reg_413[15]),
        .I3(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[15]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \buffer_0_reg_413[15]_i_3 
       (.I0(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(buffer_0_reg_413[14]),
        .I3(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[15]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[15]_i_4 
       (.I0(sext_ln34_reg_1238[13]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[13]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[15]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[15]_i_5 
       (.I0(sext_ln34_reg_1238[12]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[12]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[15]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h00FD0002)) 
    \buffer_0_reg_413[15]_i_6 
       (.I0(buffer_0_reg_413[15]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(ap_CS_fsm_state4),
        .I4(sext_ln37_4_fu_1060_p1[15]),
        .O(\buffer_0_reg_413[15]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h00FD0002)) 
    \buffer_0_reg_413[15]_i_7 
       (.I0(buffer_0_reg_413[14]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(ap_CS_fsm_state4),
        .I4(sext_ln37_4_fu_1060_p1[14]),
        .O(\buffer_0_reg_413[15]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[15]_i_8 
       (.I0(buffer_0_reg_413[13]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[13]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[13]),
        .O(\buffer_0_reg_413[15]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[15]_i_9 
       (.I0(buffer_0_reg_413[12]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[12]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[12]),
        .O(\buffer_0_reg_413[15]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \buffer_0_reg_413[19]_i_2 
       (.I0(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(buffer_0_reg_413[19]),
        .I3(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[19]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \buffer_0_reg_413[19]_i_3 
       (.I0(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(buffer_0_reg_413[18]),
        .I3(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[19]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \buffer_0_reg_413[19]_i_4 
       (.I0(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(buffer_0_reg_413[17]),
        .I3(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[19]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \buffer_0_reg_413[19]_i_5 
       (.I0(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(buffer_0_reg_413[16]),
        .I3(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[19]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h00FD0002)) 
    \buffer_0_reg_413[19]_i_6 
       (.I0(buffer_0_reg_413[19]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(ap_CS_fsm_state4),
        .I4(sext_ln37_4_fu_1060_p1[18]),
        .O(\buffer_0_reg_413[19]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h00FD0002)) 
    \buffer_0_reg_413[19]_i_7 
       (.I0(buffer_0_reg_413[18]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(ap_CS_fsm_state4),
        .I4(sext_ln37_4_fu_1060_p1[18]),
        .O(\buffer_0_reg_413[19]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h00FD0002)) 
    \buffer_0_reg_413[19]_i_8 
       (.I0(buffer_0_reg_413[17]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(ap_CS_fsm_state4),
        .I4(sext_ln37_4_fu_1060_p1[17]),
        .O(\buffer_0_reg_413[19]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h00FD0002)) 
    \buffer_0_reg_413[19]_i_9 
       (.I0(buffer_0_reg_413[16]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(ap_CS_fsm_state4),
        .I4(sext_ln37_4_fu_1060_p1[16]),
        .O(\buffer_0_reg_413[19]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \buffer_0_reg_413[22]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln31_reg_1258_pp1_iter3_reg),
        .I2(output_r_ce0),
        .O(\buffer_0_reg_413[22]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \buffer_0_reg_413[22]_i_3 
       (.I0(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(buffer_0_reg_413[21]),
        .I3(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[22]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \buffer_0_reg_413[22]_i_4 
       (.I0(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(buffer_0_reg_413[20]),
        .I3(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[22]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h00FD0002)) 
    \buffer_0_reg_413[22]_i_5 
       (.I0(buffer_0_reg_413[22]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(ap_CS_fsm_state4),
        .I4(sext_ln37_4_fu_1060_p1[18]),
        .O(\buffer_0_reg_413[22]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h00FD0002)) 
    \buffer_0_reg_413[22]_i_6 
       (.I0(buffer_0_reg_413[21]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(ap_CS_fsm_state4),
        .I4(sext_ln37_4_fu_1060_p1[18]),
        .O(\buffer_0_reg_413[22]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h00FD0002)) 
    \buffer_0_reg_413[22]_i_7 
       (.I0(buffer_0_reg_413[20]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(ap_CS_fsm_state4),
        .I4(sext_ln37_4_fu_1060_p1[18]),
        .O(\buffer_0_reg_413[22]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[3]_i_2 
       (.I0(sext_ln34_reg_1238[3]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[3]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[3]_i_3 
       (.I0(sext_ln34_reg_1238[2]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[2]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[3]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[3]_i_4 
       (.I0(sext_ln34_reg_1238[1]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[1]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[3]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[3]_i_5 
       (.I0(sext_ln34_reg_1238[0]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[0]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[3]_i_6 
       (.I0(buffer_0_reg_413[3]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[3]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[3]),
        .O(\buffer_0_reg_413[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[3]_i_7 
       (.I0(buffer_0_reg_413[2]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[2]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[2]),
        .O(\buffer_0_reg_413[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[3]_i_8 
       (.I0(buffer_0_reg_413[1]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[1]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[1]),
        .O(\buffer_0_reg_413[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[3]_i_9 
       (.I0(buffer_0_reg_413[0]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[0]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[0]),
        .O(\buffer_0_reg_413[3]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[7]_i_2 
       (.I0(sext_ln34_reg_1238[7]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[7]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[7]_i_3 
       (.I0(sext_ln34_reg_1238[6]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[6]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[7]_i_4 
       (.I0(sext_ln34_reg_1238[5]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[5]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[7]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \buffer_0_reg_413[7]_i_5 
       (.I0(sext_ln34_reg_1238[4]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I3(buffer_0_reg_413[4]),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_413[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[7]_i_6 
       (.I0(buffer_0_reg_413[7]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[7]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[7]),
        .O(\buffer_0_reg_413[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[7]_i_7 
       (.I0(buffer_0_reg_413[6]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[6]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[6]),
        .O(\buffer_0_reg_413[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[7]_i_8 
       (.I0(buffer_0_reg_413[5]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[5]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[5]),
        .O(\buffer_0_reg_413[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000FD02)) 
    \buffer_0_reg_413[7]_i_9 
       (.I0(buffer_0_reg_413[4]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(sext_ln37_4_fu_1060_p1[4]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1238[4]),
        .O(\buffer_0_reg_413[7]_i_9_n_5 ));
  FDRE \buffer_0_reg_413_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[3]_i_1_n_12 ),
        .Q(buffer_0_reg_413[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[11]_i_1_n_10 ),
        .Q(buffer_0_reg_413[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[11]_i_1_n_9 ),
        .Q(buffer_0_reg_413[11]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_413_reg[11]_i_1 
       (.CI(\buffer_0_reg_413_reg[7]_i_1_n_5 ),
        .CO({\buffer_0_reg_413_reg[11]_i_1_n_5 ,\buffer_0_reg_413_reg[11]_i_1_n_6 ,\buffer_0_reg_413_reg[11]_i_1_n_7 ,\buffer_0_reg_413_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_413[11]_i_2_n_5 ,\buffer_0_reg_413[11]_i_3_n_5 ,\buffer_0_reg_413[11]_i_4_n_5 ,\buffer_0_reg_413[11]_i_5_n_5 }),
        .O({\buffer_0_reg_413_reg[11]_i_1_n_9 ,\buffer_0_reg_413_reg[11]_i_1_n_10 ,\buffer_0_reg_413_reg[11]_i_1_n_11 ,\buffer_0_reg_413_reg[11]_i_1_n_12 }),
        .S({\buffer_0_reg_413[11]_i_6_n_5 ,\buffer_0_reg_413[11]_i_7_n_5 ,\buffer_0_reg_413[11]_i_8_n_5 ,\buffer_0_reg_413[11]_i_9_n_5 }));
  FDRE \buffer_0_reg_413_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[15]_i_1_n_12 ),
        .Q(buffer_0_reg_413[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[15]_i_1_n_11 ),
        .Q(buffer_0_reg_413[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[15]_i_1_n_10 ),
        .Q(buffer_0_reg_413[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[15]_i_1_n_9 ),
        .Q(buffer_0_reg_413[15]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_413_reg[15]_i_1 
       (.CI(\buffer_0_reg_413_reg[11]_i_1_n_5 ),
        .CO({\buffer_0_reg_413_reg[15]_i_1_n_5 ,\buffer_0_reg_413_reg[15]_i_1_n_6 ,\buffer_0_reg_413_reg[15]_i_1_n_7 ,\buffer_0_reg_413_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_413[15]_i_2_n_5 ,\buffer_0_reg_413[15]_i_3_n_5 ,\buffer_0_reg_413[15]_i_4_n_5 ,\buffer_0_reg_413[15]_i_5_n_5 }),
        .O({\buffer_0_reg_413_reg[15]_i_1_n_9 ,\buffer_0_reg_413_reg[15]_i_1_n_10 ,\buffer_0_reg_413_reg[15]_i_1_n_11 ,\buffer_0_reg_413_reg[15]_i_1_n_12 }),
        .S({\buffer_0_reg_413[15]_i_6_n_5 ,\buffer_0_reg_413[15]_i_7_n_5 ,\buffer_0_reg_413[15]_i_8_n_5 ,\buffer_0_reg_413[15]_i_9_n_5 }));
  FDRE \buffer_0_reg_413_reg[16] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[19]_i_1_n_12 ),
        .Q(buffer_0_reg_413[16]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[17] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[19]_i_1_n_11 ),
        .Q(buffer_0_reg_413[17]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[18] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[19]_i_1_n_10 ),
        .Q(buffer_0_reg_413[18]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[19] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[19]_i_1_n_9 ),
        .Q(buffer_0_reg_413[19]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_413_reg[19]_i_1 
       (.CI(\buffer_0_reg_413_reg[15]_i_1_n_5 ),
        .CO({\buffer_0_reg_413_reg[19]_i_1_n_5 ,\buffer_0_reg_413_reg[19]_i_1_n_6 ,\buffer_0_reg_413_reg[19]_i_1_n_7 ,\buffer_0_reg_413_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_413[19]_i_2_n_5 ,\buffer_0_reg_413[19]_i_3_n_5 ,\buffer_0_reg_413[19]_i_4_n_5 ,\buffer_0_reg_413[19]_i_5_n_5 }),
        .O({\buffer_0_reg_413_reg[19]_i_1_n_9 ,\buffer_0_reg_413_reg[19]_i_1_n_10 ,\buffer_0_reg_413_reg[19]_i_1_n_11 ,\buffer_0_reg_413_reg[19]_i_1_n_12 }),
        .S({\buffer_0_reg_413[19]_i_6_n_5 ,\buffer_0_reg_413[19]_i_7_n_5 ,\buffer_0_reg_413[19]_i_8_n_5 ,\buffer_0_reg_413[19]_i_9_n_5 }));
  FDRE \buffer_0_reg_413_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[3]_i_1_n_11 ),
        .Q(buffer_0_reg_413[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[20] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[22]_i_2_n_12 ),
        .Q(buffer_0_reg_413[20]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[21] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[22]_i_2_n_11 ),
        .Q(buffer_0_reg_413[21]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[22] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[22]_i_2_n_10 ),
        .Q(buffer_0_reg_413[22]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_413_reg[22]_i_2 
       (.CI(\buffer_0_reg_413_reg[19]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_413_reg[22]_i_2_CO_UNCONNECTED [3:2],\buffer_0_reg_413_reg[22]_i_2_n_7 ,\buffer_0_reg_413_reg[22]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buffer_0_reg_413[22]_i_3_n_5 ,\buffer_0_reg_413[22]_i_4_n_5 }),
        .O({\NLW_buffer_0_reg_413_reg[22]_i_2_O_UNCONNECTED [3],\buffer_0_reg_413_reg[22]_i_2_n_10 ,\buffer_0_reg_413_reg[22]_i_2_n_11 ,\buffer_0_reg_413_reg[22]_i_2_n_12 }),
        .S({1'b0,\buffer_0_reg_413[22]_i_5_n_5 ,\buffer_0_reg_413[22]_i_6_n_5 ,\buffer_0_reg_413[22]_i_7_n_5 }));
  FDRE \buffer_0_reg_413_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[3]_i_1_n_10 ),
        .Q(buffer_0_reg_413[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[3]_i_1_n_9 ),
        .Q(buffer_0_reg_413[3]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_413_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\buffer_0_reg_413_reg[3]_i_1_n_5 ,\buffer_0_reg_413_reg[3]_i_1_n_6 ,\buffer_0_reg_413_reg[3]_i_1_n_7 ,\buffer_0_reg_413_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_413[3]_i_2_n_5 ,\buffer_0_reg_413[3]_i_3_n_5 ,\buffer_0_reg_413[3]_i_4_n_5 ,\buffer_0_reg_413[3]_i_5_n_5 }),
        .O({\buffer_0_reg_413_reg[3]_i_1_n_9 ,\buffer_0_reg_413_reg[3]_i_1_n_10 ,\buffer_0_reg_413_reg[3]_i_1_n_11 ,\buffer_0_reg_413_reg[3]_i_1_n_12 }),
        .S({\buffer_0_reg_413[3]_i_6_n_5 ,\buffer_0_reg_413[3]_i_7_n_5 ,\buffer_0_reg_413[3]_i_8_n_5 ,\buffer_0_reg_413[3]_i_9_n_5 }));
  FDRE \buffer_0_reg_413_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[7]_i_1_n_12 ),
        .Q(buffer_0_reg_413[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[7]_i_1_n_11 ),
        .Q(buffer_0_reg_413[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[7]_i_1_n_10 ),
        .Q(buffer_0_reg_413[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[7]_i_1_n_9 ),
        .Q(buffer_0_reg_413[7]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_413_reg[7]_i_1 
       (.CI(\buffer_0_reg_413_reg[3]_i_1_n_5 ),
        .CO({\buffer_0_reg_413_reg[7]_i_1_n_5 ,\buffer_0_reg_413_reg[7]_i_1_n_6 ,\buffer_0_reg_413_reg[7]_i_1_n_7 ,\buffer_0_reg_413_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_413[7]_i_2_n_5 ,\buffer_0_reg_413[7]_i_3_n_5 ,\buffer_0_reg_413[7]_i_4_n_5 ,\buffer_0_reg_413[7]_i_5_n_5 }),
        .O({\buffer_0_reg_413_reg[7]_i_1_n_9 ,\buffer_0_reg_413_reg[7]_i_1_n_10 ,\buffer_0_reg_413_reg[7]_i_1_n_11 ,\buffer_0_reg_413_reg[7]_i_1_n_12 }),
        .S({\buffer_0_reg_413[7]_i_6_n_5 ,\buffer_0_reg_413[7]_i_7_n_5 ,\buffer_0_reg_413[7]_i_8_n_5 ,\buffer_0_reg_413[7]_i_9_n_5 }));
  FDRE \buffer_0_reg_413_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[11]_i_1_n_12 ),
        .Q(buffer_0_reg_413[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_413_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_413[22]_i_1_n_5 ),
        .D(\buffer_0_reg_413_reg[11]_i_1_n_11 ),
        .Q(buffer_0_reg_413[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(\out_d_0_reg_336_reg_n_5_[3] ),
        .I2(\out_d_0_reg_336_reg_n_5_[2] ),
        .I3(\ap_CS_fsm[0]_i_2_n_5 ),
        .I4(ap_CS_fsm_state2),
        .I5(grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg),
        .O(\ap_CS_fsm_reg[21] ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_358[0]_i_1 
       (.I0(i_0_reg_358_reg[0]),
        .O(i_fu_500_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_reg_358[1]_i_1 
       (.I0(i_0_reg_358_reg[0]),
        .I1(i_0_reg_358_reg[1]),
        .O(i_fu_500_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_reg_358[2]_i_1 
       (.I0(i_0_reg_358_reg[1]),
        .I1(i_0_reg_358_reg[0]),
        .I2(i_0_reg_358_reg[2]),
        .O(i_fu_500_p2[2]));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \i_0_reg_358[3]_i_1 
       (.I0(i_0_reg_3580),
        .I1(i_0_reg_358_reg[3]),
        .I2(i_0_reg_358_reg[0]),
        .I3(i_0_reg_358_reg[1]),
        .I4(i_0_reg_358_reg[2]),
        .I5(ap_CS_fsm_state3),
        .O(i_0_reg_358));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \i_0_reg_358[3]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(i_0_reg_358_reg[2]),
        .I2(i_0_reg_358_reg[1]),
        .I3(i_0_reg_358_reg[0]),
        .I4(i_0_reg_358_reg[3]),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_0_reg_358[3]_i_3 
       (.I0(i_0_reg_358_reg[3]),
        .I1(i_0_reg_358_reg[0]),
        .I2(i_0_reg_358_reg[1]),
        .I3(i_0_reg_358_reg[2]),
        .O(i_fu_500_p2[3]));
  FDRE \i_0_reg_358_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_fu_500_p2[0]),
        .Q(i_0_reg_358_reg[0]),
        .R(i_0_reg_358));
  FDRE \i_0_reg_358_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_fu_500_p2[1]),
        .Q(i_0_reg_358_reg[1]),
        .R(i_0_reg_358));
  FDRE \i_0_reg_358_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_fu_500_p2[2]),
        .Q(i_0_reg_358_reg[2]),
        .R(i_0_reg_358));
  FDRE \i_0_reg_358_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_fu_500_p2[3]),
        .Q(i_0_reg_358_reg[3]),
        .R(i_0_reg_358));
  FDRE \icmp_ln31_reg_1258_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(\icmp_ln31_reg_1258_reg_n_5_[0] ),
        .Q(icmp_ln31_reg_1258_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1258_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1258_pp1_iter1_reg),
        .Q(icmp_ln31_reg_1258_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1258_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1258_pp1_iter2_reg),
        .Q(icmp_ln31_reg_1258_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1258_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln31_fu_760_p2),
        .Q(\icmp_ln31_reg_1258_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1267_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln33_reg_1267),
        .Q(icmp_ln33_reg_1267_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1267_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln33_reg_1267_pp1_iter1_reg),
        .Q(icmp_ln33_reg_1267_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1267_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln33_reg_1267_pp1_iter2_reg),
        .Q(icmp_ln33_reg_1267_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1267_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .D(icmp_ln33_fu_778_p2),
        .Q(icmp_ln33_reg_1267),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln35_3_reg_1320[0]_i_1 
       (.I0(icmp_ln35_3_fu_939_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln31_reg_1258_reg_n_5_[0] ),
        .I3(icmp_ln35_3_reg_1320),
        .O(\icmp_ln35_3_reg_1320[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln35_3_reg_1320[0]_i_2 
       (.I0(in_d_reg_1304[2]),
        .I1(in_d_reg_1304[3]),
        .I2(in_d_reg_1304[0]),
        .I3(in_d_reg_1304[1]),
        .O(icmp_ln35_3_fu_939_p2));
  FDRE \icmp_ln35_3_reg_1320_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln35_3_reg_1320),
        .Q(icmp_ln35_3_reg_1320_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln35_3_reg_1320_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln35_3_reg_1320_pp1_iter2_reg),
        .Q(icmp_ln35_3_reg_1320_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln35_3_reg_1320_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln35_3_reg_1320[0]_i_1_n_5 ),
        .Q(icmp_ln35_3_reg_1320),
        .R(1'b0));
  FDRE \in_d_0_reg_423_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_427_p4[0]),
        .Q(in_d_0_reg_423[0]),
        .R(ap_CS_fsm_state4));
  FDRE \in_d_0_reg_423_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_427_p4[1]),
        .Q(in_d_0_reg_423[1]),
        .R(ap_CS_fsm_state4));
  FDRE \in_d_0_reg_423_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_427_p4[2]),
        .Q(in_d_0_reg_423[2]),
        .R(ap_CS_fsm_state4));
  FDRE \in_d_0_reg_423_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_427_p4[3]),
        .Q(in_d_0_reg_423[3]),
        .R(ap_CS_fsm_state4));
  LUT6 #(
    .INIT(64'hBABBBBBBBFBBBBBB)) 
    \in_d_reg_1304[0]_i_1 
       (.I0(icmp_ln33_fu_778_p2),
        .I1(in_d_0_reg_423[0]),
        .I2(\icmp_ln31_reg_1258_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(in_d_reg_1304[0]),
        .O(in_d_fu_902_p2[0]));
  LUT6 #(
    .INIT(64'h050A0303050A0C0C)) 
    \in_d_reg_1304[1]_i_1 
       (.I0(in_d_0_reg_423[1]),
        .I1(in_d_reg_1304[1]),
        .I2(icmp_ln33_fu_778_p2),
        .I3(in_d_0_reg_423[0]),
        .I4(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_26),
        .I5(in_d_reg_1304[0]),
        .O(in_d_fu_902_p2[1]));
  LUT5 #(
    .INIT(32'h6A666AAA)) 
    \in_d_reg_1304[2]_i_1 
       (.I0(select_ln35_7_fu_868_p3[2]),
        .I1(select_ln35_7_fu_868_p3[1]),
        .I2(in_d_0_reg_423[0]),
        .I3(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_26),
        .I4(in_d_reg_1304[0]),
        .O(in_d_fu_902_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \in_d_reg_1304[3]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .O(indvar_flatten18_reg_3690));
  LUT6 #(
    .INIT(64'h6AAA6A6A6AAAAAAA)) 
    \in_d_reg_1304[3]_i_2 
       (.I0(select_ln35_7_fu_868_p3[3]),
        .I1(ap_phi_mux_in_d_0_phi_fu_427_p4[0]),
        .I2(select_ln35_7_fu_868_p3[1]),
        .I3(in_d_0_reg_423[2]),
        .I4(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_26),
        .I5(in_d_reg_1304[2]),
        .O(in_d_fu_902_p2[3]));
  FDRE \in_d_reg_1304_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(in_d_fu_902_p2[0]),
        .Q(in_d_reg_1304[0]),
        .R(1'b0));
  FDRE \in_d_reg_1304_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(in_d_fu_902_p2[1]),
        .Q(in_d_reg_1304[1]),
        .R(1'b0));
  FDRE \in_d_reg_1304_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(in_d_fu_902_p2[2]),
        .Q(in_d_reg_1304[2]),
        .R(1'b0));
  FDRE \in_d_reg_1304_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(in_d_fu_902_p2[3]),
        .Q(in_d_reg_1304[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten18_reg_369[0]_i_1 
       (.I0(indvar_flatten18_reg_369_reg[0]),
        .O(add_ln31_fu_766_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten18_reg_369[1]_i_1 
       (.I0(indvar_flatten18_reg_369_reg[0]),
        .I1(indvar_flatten18_reg_369_reg[1]),
        .O(add_ln31_fu_766_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten18_reg_369[2]_i_1 
       (.I0(indvar_flatten18_reg_369_reg[2]),
        .I1(indvar_flatten18_reg_369_reg[1]),
        .I2(indvar_flatten18_reg_369_reg[0]),
        .O(add_ln31_fu_766_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten18_reg_369[3]_i_1 
       (.I0(indvar_flatten18_reg_369_reg[3]),
        .I1(indvar_flatten18_reg_369_reg[2]),
        .I2(indvar_flatten18_reg_369_reg[0]),
        .I3(indvar_flatten18_reg_369_reg[1]),
        .O(add_ln31_fu_766_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten18_reg_369[4]_i_1 
       (.I0(indvar_flatten18_reg_369_reg[4]),
        .I1(indvar_flatten18_reg_369_reg[1]),
        .I2(indvar_flatten18_reg_369_reg[0]),
        .I3(indvar_flatten18_reg_369_reg[2]),
        .I4(indvar_flatten18_reg_369_reg[3]),
        .O(add_ln31_fu_766_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten18_reg_369[5]_i_1 
       (.I0(indvar_flatten18_reg_369_reg[5]),
        .I1(indvar_flatten18_reg_369_reg[3]),
        .I2(indvar_flatten18_reg_369_reg[2]),
        .I3(indvar_flatten18_reg_369_reg[0]),
        .I4(indvar_flatten18_reg_369_reg[1]),
        .I5(indvar_flatten18_reg_369_reg[4]),
        .O(add_ln31_fu_766_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten18_reg_369[6]_i_1 
       (.I0(indvar_flatten18_reg_369_reg[6]),
        .I1(\indvar_flatten18_reg_369[8]_i_2_n_5 ),
        .O(add_ln31_fu_766_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten18_reg_369[7]_i_1 
       (.I0(indvar_flatten18_reg_369_reg[7]),
        .I1(\indvar_flatten18_reg_369[8]_i_2_n_5 ),
        .I2(indvar_flatten18_reg_369_reg[6]),
        .O(add_ln31_fu_766_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten18_reg_369[8]_i_1 
       (.I0(indvar_flatten18_reg_369_reg[8]),
        .I1(indvar_flatten18_reg_369_reg[6]),
        .I2(\indvar_flatten18_reg_369[8]_i_2_n_5 ),
        .I3(indvar_flatten18_reg_369_reg[7]),
        .O(add_ln31_fu_766_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten18_reg_369[8]_i_2 
       (.I0(indvar_flatten18_reg_369_reg[5]),
        .I1(indvar_flatten18_reg_369_reg[3]),
        .I2(indvar_flatten18_reg_369_reg[2]),
        .I3(indvar_flatten18_reg_369_reg[0]),
        .I4(indvar_flatten18_reg_369_reg[1]),
        .I5(indvar_flatten18_reg_369_reg[4]),
        .O(\indvar_flatten18_reg_369[8]_i_2_n_5 ));
  FDRE \indvar_flatten18_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(add_ln31_fu_766_p2[0]),
        .Q(indvar_flatten18_reg_369_reg[0]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_369_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(add_ln31_fu_766_p2[1]),
        .Q(indvar_flatten18_reg_369_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_369_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(add_ln31_fu_766_p2[2]),
        .Q(indvar_flatten18_reg_369_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_369_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(add_ln31_fu_766_p2[3]),
        .Q(indvar_flatten18_reg_369_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_369_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(add_ln31_fu_766_p2[4]),
        .Q(indvar_flatten18_reg_369_reg[4]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_369_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(add_ln31_fu_766_p2[5]),
        .Q(indvar_flatten18_reg_369_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_369_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(add_ln31_fu_766_p2[6]),
        .Q(indvar_flatten18_reg_369_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_369_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(add_ln31_fu_766_p2[7]),
        .Q(indvar_flatten18_reg_369_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_369_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(add_ln31_fu_766_p2[8]),
        .Q(indvar_flatten18_reg_369_reg[8]),
        .R(ap_CS_fsm_state4));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_391[0]_i_1 
       (.I0(indvar_flatten_reg_391_reg[0]),
        .O(select_ln33_fu_914_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_391[1]_i_1 
       (.I0(indvar_flatten_reg_391_reg[0]),
        .I1(indvar_flatten_reg_391_reg[1]),
        .O(select_ln33_fu_914_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_reg_391[2]_i_1 
       (.I0(indvar_flatten_reg_391_reg[2]),
        .I1(indvar_flatten_reg_391_reg[1]),
        .I2(indvar_flatten_reg_391_reg[0]),
        .O(select_ln33_fu_914_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \indvar_flatten_reg_391[3]_i_1 
       (.I0(icmp_ln33_fu_778_p2),
        .I1(indvar_flatten_reg_391_reg[2]),
        .I2(indvar_flatten_reg_391_reg[1]),
        .I3(indvar_flatten_reg_391_reg[0]),
        .I4(indvar_flatten_reg_391_reg[3]),
        .O(\indvar_flatten_reg_391[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \indvar_flatten_reg_391[4]_i_1 
       (.I0(icmp_ln33_fu_778_p2),
        .I1(indvar_flatten_reg_391_reg[0]),
        .I2(indvar_flatten_reg_391_reg[1]),
        .I3(indvar_flatten_reg_391_reg[2]),
        .I4(indvar_flatten_reg_391_reg[3]),
        .I5(indvar_flatten_reg_391_reg[4]),
        .O(\indvar_flatten_reg_391[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \indvar_flatten_reg_391[5]_i_1 
       (.I0(icmp_ln33_fu_778_p2),
        .I1(\indvar_flatten_reg_391[6]_i_2_n_5 ),
        .I2(indvar_flatten_reg_391_reg[5]),
        .O(\indvar_flatten_reg_391[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_reg_391[6]_i_1 
       (.I0(indvar_flatten_reg_391_reg[6]),
        .I1(indvar_flatten_reg_391_reg[5]),
        .I2(\indvar_flatten_reg_391[6]_i_2_n_5 ),
        .O(select_ln33_fu_914_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar_flatten_reg_391[6]_i_2 
       (.I0(indvar_flatten_reg_391_reg[3]),
        .I1(indvar_flatten_reg_391_reg[2]),
        .I2(indvar_flatten_reg_391_reg[1]),
        .I3(indvar_flatten_reg_391_reg[0]),
        .I4(indvar_flatten_reg_391_reg[4]),
        .O(\indvar_flatten_reg_391[6]_i_2_n_5 ));
  FDRE \indvar_flatten_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(select_ln33_fu_914_p3[0]),
        .Q(indvar_flatten_reg_391_reg[0]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(select_ln33_fu_914_p3[1]),
        .Q(indvar_flatten_reg_391_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(select_ln33_fu_914_p3[2]),
        .Q(indvar_flatten_reg_391_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(\indvar_flatten_reg_391[3]_i_1_n_5 ),
        .Q(indvar_flatten_reg_391_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(\indvar_flatten_reg_391[4]_i_1_n_5 ),
        .Q(indvar_flatten_reg_391_reg[4]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(\indvar_flatten_reg_391[5]_i_1_n_5 ),
        .Q(indvar_flatten_reg_391_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(select_ln33_fu_914_p3[6]),
        .Q(indvar_flatten_reg_391_reg[6]),
        .R(ap_CS_fsm_state4));
  LUT5 #(
    .INIT(32'h80000000)) 
    \kernel_buffer_15_016_fu_306[31]_i_1 
       (.I0(i_0_reg_358_reg[0]),
        .I1(i_0_reg_358_reg[1]),
        .I2(i_0_reg_358_reg[2]),
        .I3(i_0_reg_358_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_016_fu_3060));
  FDRE \kernel_buffer_15_016_fu_306_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_016_fu_306[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_016_fu_306[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_016_fu_306[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_016_fu_306[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_016_fu_306[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_016_fu_306[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_016_fu_306[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_016_fu_306[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_016_fu_306[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_016_fu_306[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_016_fu_306[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_016_fu_306[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_016_fu_306[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_016_fu_306[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_016_fu_306[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000400)) 
    \kernel_buffer_15_31_fu_254[31]_i_1 
       (.I0(i_0_reg_358_reg[3]),
        .I1(ap_CS_fsm_state3),
        .I2(i_0_reg_358_reg[1]),
        .I3(i_0_reg_358_reg[0]),
        .I4(i_0_reg_358_reg[2]),
        .O(kernel_buffer_15_31_fu_2540));
  FDRE \kernel_buffer_15_31_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_31_fu_254[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_31_fu_254[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_31_fu_254[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_31_fu_254[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_31_fu_254[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_31_fu_254[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_31_fu_254[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_31_fu_254[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_31_fu_254[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_31_fu_254[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_31_fu_254[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_31_fu_254[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_31_fu_254[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_31_fu_254[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_31_fu_254[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000400)) 
    \kernel_buffer_15_32_fu_258[31]_i_1 
       (.I0(i_0_reg_358_reg[3]),
        .I1(ap_CS_fsm_state3),
        .I2(i_0_reg_358_reg[0]),
        .I3(i_0_reg_358_reg[1]),
        .I4(i_0_reg_358_reg[2]),
        .O(kernel_buffer_15_32_fu_2580));
  FDRE \kernel_buffer_15_32_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_32_fu_258[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_32_fu_258[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_32_fu_258[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_32_fu_258[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_32_fu_258[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_32_fu_258[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_32_fu_258[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_32_fu_258[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_32_fu_258[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_32_fu_258[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_32_fu_258[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_32_fu_258[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_32_fu_258[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_32_fu_258[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_32_fu_258[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \kernel_buffer_15_33_fu_262[31]_i_1 
       (.I0(i_0_reg_358_reg[3]),
        .I1(ap_CS_fsm_state3),
        .I2(i_0_reg_358_reg[2]),
        .I3(i_0_reg_358_reg[1]),
        .I4(i_0_reg_358_reg[0]),
        .O(kernel_buffer_15_33_fu_2620));
  FDRE \kernel_buffer_15_33_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_33_fu_262[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_33_fu_262[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_33_fu_262[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_33_fu_262[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_33_fu_262[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_33_fu_262[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_33_fu_262[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_33_fu_262[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_33_fu_262[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_33_fu_262[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_33_fu_262[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_33_fu_262[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_33_fu_262[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_33_fu_262[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_33_fu_262[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000400)) 
    \kernel_buffer_15_34_fu_266[31]_i_1 
       (.I0(i_0_reg_358_reg[3]),
        .I1(ap_CS_fsm_state3),
        .I2(i_0_reg_358_reg[1]),
        .I3(i_0_reg_358_reg[2]),
        .I4(i_0_reg_358_reg[0]),
        .O(kernel_buffer_15_34_fu_2660));
  FDRE \kernel_buffer_15_34_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_34_fu_266[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_34_fu_266[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_34_fu_266[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_34_fu_266[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_34_fu_266[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_34_fu_266[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_34_fu_266[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_34_fu_266[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_34_fu_266[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_34_fu_266[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_34_fu_266[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_34_fu_266[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_34_fu_266[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_34_fu_266[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_34_fu_266[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \kernel_buffer_15_35_fu_270[31]_i_1 
       (.I0(i_0_reg_358_reg[3]),
        .I1(ap_CS_fsm_state3),
        .I2(i_0_reg_358_reg[1]),
        .I3(i_0_reg_358_reg[0]),
        .I4(i_0_reg_358_reg[2]),
        .O(kernel_buffer_15_35_fu_2700));
  FDRE \kernel_buffer_15_35_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_35_fu_270[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_35_fu_270[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_35_fu_270[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_35_fu_270[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_35_fu_270[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_35_fu_270[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_35_fu_270[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_35_fu_270[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_35_fu_270[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_35_fu_270[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_35_fu_270[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_35_fu_270[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_35_fu_270[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_35_fu_270[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_35_fu_270[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \kernel_buffer_15_36_fu_274[31]_i_1 
       (.I0(i_0_reg_358_reg[3]),
        .I1(ap_CS_fsm_state3),
        .I2(i_0_reg_358_reg[0]),
        .I3(i_0_reg_358_reg[1]),
        .I4(i_0_reg_358_reg[2]),
        .O(kernel_buffer_15_36_fu_2740));
  FDRE \kernel_buffer_15_36_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_36_fu_274[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_36_fu_274[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_36_fu_274[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_36_fu_274[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_36_fu_274[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_36_fu_274[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_36_fu_274[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_36_fu_274[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_36_fu_274[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_36_fu_274[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_36_fu_274[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_36_fu_274[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_36_fu_274[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_36_fu_274[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_36_fu_274[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \kernel_buffer_15_37_fu_278[31]_i_1 
       (.I0(i_0_reg_358_reg[3]),
        .I1(ap_CS_fsm_state3),
        .I2(i_0_reg_358_reg[0]),
        .I3(i_0_reg_358_reg[1]),
        .I4(i_0_reg_358_reg[2]),
        .O(kernel_buffer_15_37_fu_2780));
  FDRE \kernel_buffer_15_37_fu_278_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_37_fu_278[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_37_fu_278[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_37_fu_278[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_37_fu_278[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_37_fu_278[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_37_fu_278[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_37_fu_278[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_37_fu_278[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_37_fu_278[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_37_fu_278[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_37_fu_278[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_37_fu_278[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_37_fu_278[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_37_fu_278[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_37_fu_278[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \kernel_buffer_15_38_fu_282[31]_i_1 
       (.I0(i_0_reg_358_reg[1]),
        .I1(i_0_reg_358_reg[0]),
        .I2(i_0_reg_358_reg[2]),
        .I3(i_0_reg_358_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_38_fu_2820));
  FDRE \kernel_buffer_15_38_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_38_fu_282[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_38_fu_282[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_38_fu_282[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_38_fu_282[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_38_fu_282[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_38_fu_282[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_38_fu_282[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_38_fu_282[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_38_fu_282[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_38_fu_282[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_38_fu_282[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_38_fu_282[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_38_fu_282[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_38_fu_282[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_38_fu_282[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \kernel_buffer_15_39_fu_286[31]_i_1 
       (.I0(i_0_reg_358_reg[0]),
        .I1(i_0_reg_358_reg[1]),
        .I2(i_0_reg_358_reg[2]),
        .I3(i_0_reg_358_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_39_fu_2860));
  FDRE \kernel_buffer_15_39_fu_286_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_39_fu_286[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_39_fu_286[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_39_fu_286[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_39_fu_286[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_39_fu_286[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_39_fu_286[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_39_fu_286[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_39_fu_286[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_39_fu_286[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_39_fu_286[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_39_fu_286[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_39_fu_286[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_39_fu_286[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_39_fu_286[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_39_fu_286[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \kernel_buffer_15_40_fu_290[31]_i_1 
       (.I0(i_0_reg_358_reg[2]),
        .I1(i_0_reg_358_reg[1]),
        .I2(i_0_reg_358_reg[0]),
        .I3(i_0_reg_358_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_40_fu_2900));
  FDRE \kernel_buffer_15_40_fu_290_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_40_fu_290[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_40_fu_290[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_40_fu_290[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_40_fu_290[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_40_fu_290[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_40_fu_290[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_40_fu_290[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_40_fu_290[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_40_fu_290[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_40_fu_290[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_40_fu_290[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_40_fu_290[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_40_fu_290[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_40_fu_290[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_40_fu_290[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \kernel_buffer_15_41_fu_294[31]_i_1 
       (.I0(i_0_reg_358_reg[1]),
        .I1(i_0_reg_358_reg[2]),
        .I2(i_0_reg_358_reg[0]),
        .I3(i_0_reg_358_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_41_fu_2940));
  FDRE \kernel_buffer_15_41_fu_294_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_41_fu_294[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_41_fu_294[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_41_fu_294[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_41_fu_294[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_41_fu_294[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_41_fu_294[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_41_fu_294[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_41_fu_294[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_41_fu_294[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_41_fu_294[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_41_fu_294[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_41_fu_294[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_41_fu_294[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_41_fu_294[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_41_fu_294[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \kernel_buffer_15_42_fu_298[31]_i_1 
       (.I0(i_0_reg_358_reg[1]),
        .I1(i_0_reg_358_reg[0]),
        .I2(i_0_reg_358_reg[2]),
        .I3(i_0_reg_358_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_42_fu_2980));
  FDRE \kernel_buffer_15_42_fu_298_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_42_fu_298[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_42_fu_298[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_42_fu_298[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_42_fu_298[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_42_fu_298[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_42_fu_298[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_42_fu_298[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_42_fu_298[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_42_fu_298[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_42_fu_298[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_42_fu_298[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_42_fu_298[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_42_fu_298[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_42_fu_298[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_42_fu_298[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \kernel_buffer_15_43_fu_302[31]_i_1 
       (.I0(i_0_reg_358_reg[0]),
        .I1(i_0_reg_358_reg[1]),
        .I2(i_0_reg_358_reg[2]),
        .I3(i_0_reg_358_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_43_fu_3020));
  FDRE \kernel_buffer_15_43_fu_302_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_43_fu_302[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_43_fu_302[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_43_fu_302[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_43_fu_302[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_43_fu_302[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_43_fu_302[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_43_fu_302[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_43_fu_302[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_43_fu_302[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_43_fu_302[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_43_fu_302[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_43_fu_302[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_43_fu_302[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_43_fu_302[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_43_fu_302[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBB7AFEA8DEE62D19)) 
    \kernel_buffer_15_fu_250[0]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .I3(i_0_reg_358_reg[0]),
        .I4(i_0_reg_358_reg[2]),
        .I5(i_0_reg_358_reg[1]),
        .O(merge_i_fu_515_p66[0]));
  LUT6 #(
    .INIT(64'h474DCB986FE5BA1E)) 
    \kernel_buffer_15_fu_250[10]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(i_0_reg_358_reg[2]),
        .I3(i_0_reg_358_reg[0]),
        .I4(i_0_reg_358_reg[1]),
        .I5(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .O(merge_i_fu_515_p66[10]));
  LUT6 #(
    .INIT(64'h57D24D52EFD885BC)) 
    \kernel_buffer_15_fu_250[11]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(i_0_reg_358_reg[2]),
        .I3(i_0_reg_358_reg[1]),
        .I4(i_0_reg_358_reg[0]),
        .I5(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .O(merge_i_fu_515_p66[11]));
  LUT6 #(
    .INIT(64'h5440D5F97CF77A82)) 
    \kernel_buffer_15_fu_250[12]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(i_0_reg_358_reg[0]),
        .I3(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .I4(i_0_reg_358_reg[1]),
        .I5(i_0_reg_358_reg[2]),
        .O(merge_i_fu_515_p66[12]));
  LUT6 #(
    .INIT(64'hDF454F2377CAE87C)) 
    \kernel_buffer_15_fu_250[13]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(i_0_reg_358_reg[1]),
        .I3(i_0_reg_358_reg[0]),
        .I4(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .I5(i_0_reg_358_reg[2]),
        .O(merge_i_fu_515_p66[13]));
  LUT6 #(
    .INIT(64'h8F2F3D157BD7A940)) 
    \kernel_buffer_15_fu_250[1]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .I3(i_0_reg_358_reg[2]),
        .I4(i_0_reg_358_reg[0]),
        .I5(i_0_reg_358_reg[1]),
        .O(merge_i_fu_515_p66[1]));
  LUT6 #(
    .INIT(64'hD3B8F6A154D9CB35)) 
    \kernel_buffer_15_fu_250[2]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .I3(i_0_reg_358_reg[1]),
        .I4(i_0_reg_358_reg[0]),
        .I5(i_0_reg_358_reg[2]),
        .O(merge_i_fu_515_p66[2]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \kernel_buffer_15_fu_250[31]_i_1 
       (.I0(i_0_reg_358_reg[0]),
        .I1(i_0_reg_358_reg[1]),
        .I2(i_0_reg_358_reg[2]),
        .I3(i_0_reg_358_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_fu_2500));
  LUT6 #(
    .INIT(64'h5F454BAB73CAE874)) 
    \kernel_buffer_15_fu_250[31]_i_2 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(i_0_reg_358_reg[1]),
        .I3(i_0_reg_358_reg[0]),
        .I4(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .I5(i_0_reg_358_reg[2]),
        .O(merge_i_fu_515_p66[15]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \kernel_buffer_15_fu_250[31]_i_3 
       (.I0(shl_ln_reg_1245[5]),
        .I1(i_0_reg_358_reg[3]),
        .I2(sext_ln34_reg_1238[1]),
        .I3(shl_ln_reg_1245[4]),
        .O(\kernel_buffer_15_fu_250[31]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \kernel_buffer_15_fu_250[31]_i_4 
       (.I0(shl_ln_reg_1245[4]),
        .I1(sext_ln34_reg_1238[1]),
        .I2(i_0_reg_358_reg[3]),
        .O(\kernel_buffer_15_fu_250[31]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \kernel_buffer_15_fu_250[31]_i_5 
       (.I0(i_0_reg_358_reg[3]),
        .I1(sext_ln34_reg_1238[1]),
        .O(\kernel_buffer_15_fu_250[31]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9BD26BBC61D5325C)) 
    \kernel_buffer_15_fu_250[3]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(i_0_reg_358_reg[2]),
        .I3(i_0_reg_358_reg[1]),
        .I4(i_0_reg_358_reg[0]),
        .I5(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .O(merge_i_fu_515_p66[3]));
  LUT6 #(
    .INIT(64'h45B1BAD2C7BA06BA)) 
    \kernel_buffer_15_fu_250[4]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(i_0_reg_358_reg[1]),
        .I3(i_0_reg_358_reg[0]),
        .I4(i_0_reg_358_reg[2]),
        .I5(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .O(merge_i_fu_515_p66[4]));
  LUT6 #(
    .INIT(64'hA65C97875A19B086)) 
    \kernel_buffer_15_fu_250[5]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .I3(i_0_reg_358_reg[1]),
        .I4(i_0_reg_358_reg[2]),
        .I5(i_0_reg_358_reg[0]),
        .O(merge_i_fu_515_p66[5]));
  LUT6 #(
    .INIT(64'h4447444477777777)) 
    \kernel_buffer_15_fu_250[6]_i_1 
       (.I0(\kernel_buffer_15_fu_250[6]_i_2_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I2(shl_ln_reg_1245[4]),
        .I3(\kernel_buffer_15_fu_250[6]_i_3_n_5 ),
        .I4(\kernel_buffer_15_fu_250[6]_i_4_n_5 ),
        .I5(\kernel_buffer_15_fu_250[6]_i_5_n_5 ),
        .O(merge_i_fu_515_p66[6]));
  LUT6 #(
    .INIT(64'h5642BD3CC3D742FF)) 
    \kernel_buffer_15_fu_250[6]_i_2 
       (.I0(shl_ln_reg_1245[4]),
        .I1(sext_ln34_reg_1238[1]),
        .I2(i_0_reg_358_reg[3]),
        .I3(i_0_reg_358_reg[2]),
        .I4(i_0_reg_358_reg[1]),
        .I5(i_0_reg_358_reg[0]),
        .O(\kernel_buffer_15_fu_250[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \kernel_buffer_15_fu_250[6]_i_3 
       (.I0(i_0_reg_358_reg[2]),
        .I1(i_0_reg_358_reg[0]),
        .I2(i_0_reg_358_reg[1]),
        .O(\kernel_buffer_15_fu_250[6]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0666)) 
    \kernel_buffer_15_fu_250[6]_i_4 
       (.I0(sext_ln34_reg_1238[1]),
        .I1(i_0_reg_358_reg[3]),
        .I2(i_0_reg_358_reg[0]),
        .I3(i_0_reg_358_reg[1]),
        .O(\kernel_buffer_15_fu_250[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF9B9B5353FFFFFF)) 
    \kernel_buffer_15_fu_250[6]_i_5 
       (.I0(i_0_reg_358_reg[2]),
        .I1(i_0_reg_358_reg[0]),
        .I2(i_0_reg_358_reg[1]),
        .I3(i_0_reg_358_reg[3]),
        .I4(sext_ln34_reg_1238[1]),
        .I5(shl_ln_reg_1245[4]),
        .O(\kernel_buffer_15_fu_250[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hBF449A2C9AAE423F)) 
    \kernel_buffer_15_fu_250[7]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .I3(i_0_reg_358_reg[0]),
        .I4(i_0_reg_358_reg[1]),
        .I5(i_0_reg_358_reg[2]),
        .O(merge_i_fu_515_p66[7]));
  LUT6 #(
    .INIT(64'hBA3206D947A8ACA6)) 
    \kernel_buffer_15_fu_250[8]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(i_0_reg_358_reg[1]),
        .I2(i_0_reg_358_reg[0]),
        .I3(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .I4(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I5(i_0_reg_358_reg[2]),
        .O(merge_i_fu_515_p66[8]));
  LUT6 #(
    .INIT(64'h50CE4B5FEE4964E2)) 
    \kernel_buffer_15_fu_250[9]_i_1 
       (.I0(\kernel_buffer_15_fu_250[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_fu_250[31]_i_4_n_5 ),
        .I2(\kernel_buffer_15_fu_250[31]_i_5_n_5 ),
        .I3(i_0_reg_358_reg[0]),
        .I4(i_0_reg_358_reg[1]),
        .I5(i_0_reg_358_reg[2]),
        .O(merge_i_fu_515_p66[9]));
  FDRE \kernel_buffer_15_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[0]),
        .Q(kernel_buffer_15_fu_250[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[10]),
        .Q(kernel_buffer_15_fu_250[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[11]),
        .Q(kernel_buffer_15_fu_250[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[12]),
        .Q(kernel_buffer_15_fu_250[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[13]),
        .Q(kernel_buffer_15_fu_250[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[1]),
        .Q(kernel_buffer_15_fu_250[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[2]),
        .Q(kernel_buffer_15_fu_250[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[15]),
        .Q(kernel_buffer_15_fu_250[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[3]),
        .Q(kernel_buffer_15_fu_250[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[4]),
        .Q(kernel_buffer_15_fu_250[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[5]),
        .Q(kernel_buffer_15_fu_250[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[6]),
        .Q(kernel_buffer_15_fu_250[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[7]),
        .Q(kernel_buffer_15_fu_250[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[8]),
        .Q(kernel_buffer_15_fu_250[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_515_p66[9]),
        .Q(kernel_buffer_15_fu_250[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln37_fu_1034_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_994_p18[31],tmp_fu_994_p18[31],tmp_fu_994_p18[31],tmp_fu_994_p18[13:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln37_fu_1034_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln37_fu_1034_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln37_fu_1034_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln37_fu_1034_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln37_fu_1034_p2_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln37_fu_1034_p2_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln37_fu_1034_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln37_fu_1034_p2_OVERFLOW_UNCONNECTED),
        .P({mul_ln37_fu_1034_p2_n_63,mul_ln37_fu_1034_p2_n_64,mul_ln37_fu_1034_p2_n_65,mul_ln37_fu_1034_p2_n_66,mul_ln37_fu_1034_p2_n_67,mul_ln37_fu_1034_p2_n_68,mul_ln37_fu_1034_p2_n_69,mul_ln37_fu_1034_p2_n_70,mul_ln37_fu_1034_p2_n_71,mul_ln37_fu_1034_p2_n_72,mul_ln37_fu_1034_p2_n_73,mul_ln37_fu_1034_p2_n_74,mul_ln37_fu_1034_p2_n_75,mul_ln37_fu_1034_p2_n_76,mul_ln37_fu_1034_p2_n_77,mul_ln37_fu_1034_p2_n_78,mul_ln37_fu_1034_p2_n_79,mul_ln37_fu_1034_p2_n_80,mul_ln37_fu_1034_p2_n_81,mul_ln37_fu_1034_p2_n_82,mul_ln37_fu_1034_p2_n_83,mul_ln37_fu_1034_p2_n_84,mul_ln37_fu_1034_p2_n_85,mul_ln37_fu_1034_p2_n_86,mul_ln37_fu_1034_p2_n_87,mul_ln37_fu_1034_p2_n_88,mul_ln37_fu_1034_p2_n_89,mul_ln37_fu_1034_p2_n_90,mul_ln37_fu_1034_p2_n_91,mul_ln37_fu_1034_p2_n_92,mul_ln37_fu_1034_p2_n_93,mul_ln37_fu_1034_p2_n_94,mul_ln37_fu_1034_p2_n_95,mul_ln37_fu_1034_p2_n_96,mul_ln37_fu_1034_p2_n_97,mul_ln37_fu_1034_p2_n_98,mul_ln37_fu_1034_p2_n_99,mul_ln37_fu_1034_p2_n_100,mul_ln37_fu_1034_p2_n_101,mul_ln37_fu_1034_p2_n_102,mul_ln37_fu_1034_p2_n_103,mul_ln37_fu_1034_p2_n_104,mul_ln37_fu_1034_p2_n_105,mul_ln37_fu_1034_p2_n_106,mul_ln37_fu_1034_p2_n_107,mul_ln37_fu_1034_p2_n_108,mul_ln37_fu_1034_p2_n_109,mul_ln37_fu_1034_p2_n_110}),
        .PATTERNBDETECT(NLW_mul_ln37_fu_1034_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln37_fu_1034_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln37_fu_1034_p2_n_111,mul_ln37_fu_1034_p2_n_112,mul_ln37_fu_1034_p2_n_113,mul_ln37_fu_1034_p2_n_114,mul_ln37_fu_1034_p2_n_115,mul_ln37_fu_1034_p2_n_116,mul_ln37_fu_1034_p2_n_117,mul_ln37_fu_1034_p2_n_118,mul_ln37_fu_1034_p2_n_119,mul_ln37_fu_1034_p2_n_120,mul_ln37_fu_1034_p2_n_121,mul_ln37_fu_1034_p2_n_122,mul_ln37_fu_1034_p2_n_123,mul_ln37_fu_1034_p2_n_124,mul_ln37_fu_1034_p2_n_125,mul_ln37_fu_1034_p2_n_126,mul_ln37_fu_1034_p2_n_127,mul_ln37_fu_1034_p2_n_128,mul_ln37_fu_1034_p2_n_129,mul_ln37_fu_1034_p2_n_130,mul_ln37_fu_1034_p2_n_131,mul_ln37_fu_1034_p2_n_132,mul_ln37_fu_1034_p2_n_133,mul_ln37_fu_1034_p2_n_134,mul_ln37_fu_1034_p2_n_135,mul_ln37_fu_1034_p2_n_136,mul_ln37_fu_1034_p2_n_137,mul_ln37_fu_1034_p2_n_138,mul_ln37_fu_1034_p2_n_139,mul_ln37_fu_1034_p2_n_140,mul_ln37_fu_1034_p2_n_141,mul_ln37_fu_1034_p2_n_142,mul_ln37_fu_1034_p2_n_143,mul_ln37_fu_1034_p2_n_144,mul_ln37_fu_1034_p2_n_145,mul_ln37_fu_1034_p2_n_146,mul_ln37_fu_1034_p2_n_147,mul_ln37_fu_1034_p2_n_148,mul_ln37_fu_1034_p2_n_149,mul_ln37_fu_1034_p2_n_150,mul_ln37_fu_1034_p2_n_151,mul_ln37_fu_1034_p2_n_152,mul_ln37_fu_1034_p2_n_153,mul_ln37_fu_1034_p2_n_154,mul_ln37_fu_1034_p2_n_155,mul_ln37_fu_1034_p2_n_156,mul_ln37_fu_1034_p2_n_157,mul_ln37_fu_1034_p2_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln37_fu_1034_p2_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln37_fu_1034_p2_i_1
       (.I0(icmp_ln31_reg_1258_pp1_iter1_reg),
        .O(mul_ln37_fu_1034_p2_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln37_reg_1339[16]_i_1 
       (.I0(icmp_ln31_reg_1258_pp1_iter2_reg),
        .O(\mul_ln37_reg_1339[16]_i_1_n_5 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln37_reg_1339_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln37_reg_1339_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 ,\tmp_reg_1334[31]_i_1_n_5 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln37_reg_1339_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln37_reg_1339_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln37_reg_1339_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln37_fu_1034_p2_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\mul_ln37_reg_1339[16]_i_1_n_5 ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln37_reg_1339_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln37_reg_1339_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln37_reg_1339_reg_n_63,mul_ln37_reg_1339_reg_n_64,mul_ln37_reg_1339_reg_n_65,mul_ln37_reg_1339_reg_n_66,mul_ln37_reg_1339_reg_n_67,mul_ln37_reg_1339_reg_n_68,mul_ln37_reg_1339_reg_n_69,mul_ln37_reg_1339_reg_n_70,mul_ln37_reg_1339_reg_n_71,mul_ln37_reg_1339_reg_n_72,mul_ln37_reg_1339_reg_n_73,mul_ln37_reg_1339_reg_n_74,mul_ln37_reg_1339_reg_n_75,mul_ln37_reg_1339_reg_n_76,mul_ln37_reg_1339_reg_n_77,mul_ln37_reg_1339_reg_n_78,mul_ln37_reg_1339_reg_n_79,mul_ln37_reg_1339_reg_n_80,mul_ln37_reg_1339_reg_n_81,mul_ln37_reg_1339_reg_n_82,mul_ln37_reg_1339_reg_n_83,mul_ln37_reg_1339_reg_n_84,mul_ln37_reg_1339_reg_n_85,mul_ln37_reg_1339_reg_n_86,mul_ln37_reg_1339_reg_n_87,mul_ln37_reg_1339_reg_n_88,mul_ln37_reg_1339_reg_n_89,mul_ln37_reg_1339_reg_n_90,mul_ln37_reg_1339_reg_n_91,mul_ln37_reg_1339_reg_n_92,mul_ln37_reg_1339_reg_n_93,mul_ln37_reg_1339_reg_n_94,mul_ln37_reg_1339_reg_n_95,sext_ln37_4_fu_1060_p1[18:4]}),
        .PATTERNBDETECT(NLW_mul_ln37_reg_1339_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln37_reg_1339_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_ln37_fu_1034_p2_n_111,mul_ln37_fu_1034_p2_n_112,mul_ln37_fu_1034_p2_n_113,mul_ln37_fu_1034_p2_n_114,mul_ln37_fu_1034_p2_n_115,mul_ln37_fu_1034_p2_n_116,mul_ln37_fu_1034_p2_n_117,mul_ln37_fu_1034_p2_n_118,mul_ln37_fu_1034_p2_n_119,mul_ln37_fu_1034_p2_n_120,mul_ln37_fu_1034_p2_n_121,mul_ln37_fu_1034_p2_n_122,mul_ln37_fu_1034_p2_n_123,mul_ln37_fu_1034_p2_n_124,mul_ln37_fu_1034_p2_n_125,mul_ln37_fu_1034_p2_n_126,mul_ln37_fu_1034_p2_n_127,mul_ln37_fu_1034_p2_n_128,mul_ln37_fu_1034_p2_n_129,mul_ln37_fu_1034_p2_n_130,mul_ln37_fu_1034_p2_n_131,mul_ln37_fu_1034_p2_n_132,mul_ln37_fu_1034_p2_n_133,mul_ln37_fu_1034_p2_n_134,mul_ln37_fu_1034_p2_n_135,mul_ln37_fu_1034_p2_n_136,mul_ln37_fu_1034_p2_n_137,mul_ln37_fu_1034_p2_n_138,mul_ln37_fu_1034_p2_n_139,mul_ln37_fu_1034_p2_n_140,mul_ln37_fu_1034_p2_n_141,mul_ln37_fu_1034_p2_n_142,mul_ln37_fu_1034_p2_n_143,mul_ln37_fu_1034_p2_n_144,mul_ln37_fu_1034_p2_n_145,mul_ln37_fu_1034_p2_n_146,mul_ln37_fu_1034_p2_n_147,mul_ln37_fu_1034_p2_n_148,mul_ln37_fu_1034_p2_n_149,mul_ln37_fu_1034_p2_n_150,mul_ln37_fu_1034_p2_n_151,mul_ln37_fu_1034_p2_n_152,mul_ln37_fu_1034_p2_n_153,mul_ln37_fu_1034_p2_n_154,mul_ln37_fu_1034_p2_n_155,mul_ln37_fu_1034_p2_n_156,mul_ln37_fu_1034_p2_n_157,mul_ln37_fu_1034_p2_n_158}),
        .PCOUT(NLW_mul_ln37_reg_1339_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln37_reg_1339_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln37_reg_1339_reg[13] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1339[16]_i_1_n_5 ),
        .D(mul_ln37_fu_1034_p2_n_97),
        .Q(sext_ln37_4_fu_1060_p1[0]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1339_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1339[16]_i_1_n_5 ),
        .D(mul_ln37_fu_1034_p2_n_96),
        .Q(sext_ln37_4_fu_1060_p1[1]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1339_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1339[16]_i_1_n_5 ),
        .D(mul_ln37_fu_1034_p2_n_95),
        .Q(sext_ln37_4_fu_1060_p1[2]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1339_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1339[16]_i_1_n_5 ),
        .D(mul_ln37_fu_1034_p2_n_94),
        .Q(sext_ln37_4_fu_1060_p1[3]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_7ns_7s_10_1_1 network_mac_muladd_4ns_7ns_7s_10_1_1_U86
       (.D(select_ln35_7_fu_868_p3),
        .Q({Q[3:2],Q[0]}),
        .\ap_CS_fsm_reg[4] (network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .icmp_ln31_fu_760_p2(icmp_ln31_fu_760_p2),
        .\icmp_ln31_reg_1258_reg[0] (network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_26),
        .\icmp_ln31_reg_1258_reg[0]_0 (indvar_flatten18_reg_369_reg),
        .icmp_ln33_fu_778_p2(icmp_ln33_fu_778_p2),
        .\icmp_ln33_reg_1267_reg[0] (indvar_flatten_reg_391_reg),
        .\in_d_0_reg_423_reg[3] (ap_phi_mux_in_d_0_phi_fu_427_p4),
        .\in_d_0_reg_423_reg[3]_0 (ap_CS_fsm_pp1_stage0),
        .\in_d_0_reg_423_reg[3]_1 (\icmp_ln31_reg_1258_reg_n_5_[0] ),
        .\in_d_0_reg_423_reg[3]_2 (in_d_reg_1304),
        .\in_d_0_reg_423_reg[3]_3 (in_d_0_reg_423),
        .input_r_address0(input_r_address0),
        .\out_w_0_reg_402_reg[2] (network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_27),
        .p(p),
        .p_1_in(p_1_in),
        .ram_reg_0_i_28__0(ram_reg_0_i_28__0),
        .ram_reg_0_i_28__0_0(ram_reg_0_i_28__0_0),
        .\select_ln35_8_reg_1293_reg[0] (network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_22),
        .\select_ln35_8_reg_1293_reg[2] (select_ln35_8_reg_1293),
        .\select_ln35_8_reg_1293_reg[2]_0 (out_w_0_reg_402),
        .zext_ln35_fu_750_p1(zext_ln35_fu_750_p1[1]),
        .zext_ln37_11_fu_740_p1(zext_ln37_11_fu_740_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_9 network_mux_164_32_1_1_U85
       (.A({tmp_fu_994_p18[31],tmp_fu_994_p18[13:0]}),
        .Q(select_ln35_7_reg_1287_pp1_iter1_reg),
        .mul_ln37_fu_1034_p2_i_17_0({kernel_buffer_15_37_fu_278[31],kernel_buffer_15_37_fu_278[13:0]}),
        .mul_ln37_fu_1034_p2_i_17_1({kernel_buffer_15_36_fu_274[31],kernel_buffer_15_36_fu_274[13:0]}),
        .mul_ln37_fu_1034_p2_i_17_2({kernel_buffer_15_35_fu_270[31],kernel_buffer_15_35_fu_270[13:0]}),
        .mul_ln37_fu_1034_p2_i_17_3({kernel_buffer_15_34_fu_266[31],kernel_buffer_15_34_fu_266[13:0]}),
        .mul_ln37_fu_1034_p2_i_17_4({kernel_buffer_15_33_fu_262[31],kernel_buffer_15_33_fu_262[13:0]}),
        .mul_ln37_fu_1034_p2_i_17_5({kernel_buffer_15_32_fu_258[31],kernel_buffer_15_32_fu_258[13:0]}),
        .mul_ln37_fu_1034_p2_i_17_6({kernel_buffer_15_31_fu_254[31],kernel_buffer_15_31_fu_254[13:0]}),
        .mul_ln37_fu_1034_p2_i_17_7({kernel_buffer_15_fu_250[31],kernel_buffer_15_fu_250[13:0]}),
        .mul_ln37_fu_1034_p2_i_18_0({kernel_buffer_15_016_fu_306[31],kernel_buffer_15_016_fu_306[13:0]}),
        .mul_ln37_fu_1034_p2_i_18_1({kernel_buffer_15_43_fu_302[31],kernel_buffer_15_43_fu_302[13:0]}),
        .mul_ln37_fu_1034_p2_i_18_2({kernel_buffer_15_42_fu_298[31],kernel_buffer_15_42_fu_298[13:0]}),
        .mul_ln37_fu_1034_p2_i_18_3({kernel_buffer_15_41_fu_294[31],kernel_buffer_15_41_fu_294[13:0]}),
        .mul_ln37_fu_1034_p2_i_18_4({kernel_buffer_15_40_fu_290[31],kernel_buffer_15_40_fu_290[13:0]}),
        .mul_ln37_fu_1034_p2_i_18_5({kernel_buffer_15_39_fu_286[31],kernel_buffer_15_39_fu_286[13:0]}),
        .mul_ln37_fu_1034_p2_i_18_6({kernel_buffer_15_38_fu_282[31],kernel_buffer_15_38_fu_282[13:0]}));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_336[3]_i_1 
       (.I0(grp_pointwise_conv2d_fix_2_fu_493_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state10),
        .O(out_d_0_reg_336));
  FDRE \out_d_0_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1233[0]),
        .Q(\out_d_0_reg_336_reg_n_5_[0] ),
        .R(out_d_0_reg_336));
  FDRE \out_d_0_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1233[1]),
        .Q(\out_d_0_reg_336_reg_n_5_[1] ),
        .R(out_d_0_reg_336));
  FDRE \out_d_0_reg_336_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1233[2]),
        .Q(\out_d_0_reg_336_reg_n_5_[2] ),
        .R(out_d_0_reg_336));
  FDRE \out_d_0_reg_336_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1233[3]),
        .Q(\out_d_0_reg_336_reg_n_5_[3] ),
        .R(out_d_0_reg_336));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_1233[0]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(out_d_fu_450_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_1233[1]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[0] ),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .O(out_d_fu_450_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_d_reg_1233[2]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[2] ),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .I2(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(out_d_fu_450_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_d_reg_1233[3]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[3] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .I2(\out_d_0_reg_336_reg_n_5_[2] ),
        .I3(\out_d_0_reg_336_reg_n_5_[1] ),
        .O(out_d_fu_450_p2[3]));
  FDRE \out_d_reg_1233_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_450_p2[0]),
        .Q(out_d_reg_1233[0]),
        .R(1'b0));
  FDRE \out_d_reg_1233_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_450_p2[1]),
        .Q(out_d_reg_1233[1]),
        .R(1'b0));
  FDRE \out_d_reg_1233_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_450_p2[2]),
        .Q(out_d_reg_1233[2]),
        .R(1'b0));
  FDRE \out_d_reg_1233_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_450_p2[3]),
        .Q(out_d_reg_1233[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_0_reg_380[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .I2(icmp_ln33_fu_778_p2),
        .I3(zext_ln37_11_fu_740_p1[3]),
        .O(\out_h_0_reg_380[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_0_reg_380[1]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .I2(zext_ln37_11_fu_740_p1[3]),
        .I3(icmp_ln33_fu_778_p2),
        .I4(zext_ln37_11_fu_740_p1[4]),
        .O(\out_h_0_reg_380[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \out_h_0_reg_380[2]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .I2(zext_ln37_11_fu_740_p1[3]),
        .I3(zext_ln37_11_fu_740_p1[4]),
        .I4(icmp_ln33_fu_778_p2),
        .I5(zext_ln37_11_fu_740_p1[5]),
        .O(\out_h_0_reg_380[2]_i_1_n_5 ));
  FDRE \out_h_0_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_0_reg_380[0]_i_1_n_5 ),
        .Q(zext_ln37_11_fu_740_p1[3]),
        .R(ap_CS_fsm_state4));
  FDRE \out_h_0_reg_380_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_0_reg_380[1]_i_1_n_5 ),
        .Q(zext_ln37_11_fu_740_p1[4]),
        .R(ap_CS_fsm_state4));
  FDRE \out_h_0_reg_380_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_0_reg_380[2]_i_1_n_5 ),
        .Q(zext_ln37_11_fu_740_p1[5]),
        .R(ap_CS_fsm_state4));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \out_w_0_reg_402[0]_i_1 
       (.I0(select_ln35_8_reg_1293[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\icmp_ln31_reg_1258_reg_n_5_[0] ),
        .I4(out_w_0_reg_402[0]),
        .O(zext_ln35_fu_750_p1[0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \out_w_0_reg_402[2]_i_1 
       (.I0(select_ln35_8_reg_1293[2]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\icmp_ln31_reg_1258_reg_n_5_[0] ),
        .I4(out_w_0_reg_402[2]),
        .O(zext_ln35_fu_750_p1[2]));
  FDRE \out_w_0_reg_402_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln35_fu_750_p1[0]),
        .Q(out_w_0_reg_402[0]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_0_reg_402_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln35_fu_750_p1[1]),
        .Q(out_w_0_reg_402[1]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_0_reg_402_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln35_fu_750_p1[2]),
        .Q(out_w_0_reg_402[2]),
        .R(ap_CS_fsm_state4));
  FDRE \phi_mul_reg_347_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1224[0]),
        .Q(phi_mul_reg_347[0]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1224[1]),
        .Q(phi_mul_reg_347[1]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1224[2]),
        .Q(phi_mul_reg_347[2]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1224[3]),
        .Q(phi_mul_reg_347[3]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1224[4]),
        .Q(phi_mul_reg_347[4]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1224[5]),
        .Q(phi_mul_reg_347[5]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1224[6]),
        .Q(phi_mul_reg_347[6]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1224[7]),
        .Q(phi_mul_reg_347[7]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1224[8]),
        .Q(phi_mul_reg_347[8]),
        .R(out_d_0_reg_336));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_100
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1),
        .O(\ap_CS_fsm_reg[4]_0 ));
  CARRY4 ram_reg_0_i_168
       (.CI(ram_reg_0_i_193_n_5),
        .CO({NLW_ram_reg_0_i_168_CO_UNCONNECTED[3:1],ram_reg_0_i_168_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln24_reg_1219[7]}),
        .O({NLW_ram_reg_0_i_168_O_UNCONNECTED[3:2],sext_ln43_2_fu_1111_p1[3],grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[8]}),
        .S({1'b0,1'b0,ram_reg_0_i_324_n_5,ram_reg_0_i_325_n_5}));
  CARRY4 ram_reg_0_i_193
       (.CI(ram_reg_0_i_218_n_5),
        .CO({ram_reg_0_i_193_n_5,ram_reg_0_i_193_n_6,ram_reg_0_i_193_n_7,ram_reg_0_i_193_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_356_n_5,add_ln43_reg_1324_pp1_iter3_reg[6],zext_ln24_reg_1219[5:4]}),
        .O({grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[7:5],sext_ln43_2_fu_1111_p1[2]}),
        .S({ram_reg_0_i_357_n_5,ram_reg_0_i_358_n_5,ram_reg_0_i_359_n_5,ram_reg_0_i_360_n_5}));
  CARRY4 ram_reg_0_i_218
       (.CI(1'b0),
        .CO({ram_reg_0_i_218_n_5,ram_reg_0_i_218_n_6,ram_reg_0_i_218_n_7,ram_reg_0_i_218_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln24_reg_1219[3:0]),
        .O({sext_ln43_2_fu_1111_p1[1],grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[2:1],sext_ln43_2_fu_1111_p1[0]}),
        .S({ram_reg_0_i_403_n_5,ram_reg_0_i_404_n_5,ram_reg_0_i_405_n_5,ram_reg_0_i_406_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    ram_reg_0_i_293
       (.I0(Q[4]),
        .I1(output_r_ce0),
        .I2(icmp_ln35_3_reg_1320_pp1_iter3_reg),
        .I3(Q[2]),
        .O(\ap_CS_fsm_reg[38] ));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_324
       (.I0(zext_ln24_reg_1219[8]),
        .O(ram_reg_0_i_324_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_325
       (.I0(zext_ln24_reg_1219[7]),
        .I1(zext_ln24_reg_1219[8]),
        .O(ram_reg_0_i_325_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_356
       (.I0(add_ln43_reg_1324_pp1_iter3_reg[6]),
        .O(ram_reg_0_i_356_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_357
       (.I0(add_ln43_reg_1324_pp1_iter3_reg[6]),
        .I1(zext_ln24_reg_1219[7]),
        .O(ram_reg_0_i_357_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_358
       (.I0(add_ln43_reg_1324_pp1_iter3_reg[6]),
        .I1(zext_ln24_reg_1219[6]),
        .O(ram_reg_0_i_358_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_359
       (.I0(zext_ln24_reg_1219[5]),
        .I1(add_ln43_reg_1324_pp1_iter3_reg[5]),
        .O(ram_reg_0_i_359_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_360
       (.I0(zext_ln24_reg_1219[4]),
        .I1(add_ln43_reg_1324_pp1_iter3_reg[4]),
        .O(ram_reg_0_i_360_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_403
       (.I0(zext_ln24_reg_1219[3]),
        .I1(add_ln43_reg_1324_pp1_iter3_reg[3]),
        .O(ram_reg_0_i_403_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_404
       (.I0(zext_ln24_reg_1219[2]),
        .I1(add_ln43_reg_1324_pp1_iter3_reg[2]),
        .O(ram_reg_0_i_404_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_405
       (.I0(zext_ln24_reg_1219[1]),
        .I1(add_ln43_reg_1324_pp1_iter3_reg[1]),
        .O(ram_reg_0_i_405_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_406
       (.I0(zext_ln24_reg_1219[0]),
        .I1(add_ln43_reg_1324_pp1_iter3_reg[0]),
        .O(ram_reg_0_i_406_n_5));
  CARRY4 ram_reg_0_i_482
       (.CI(1'b0),
        .CO({ram_reg_0_i_482_n_5,ram_reg_0_i_482_n_6,ram_reg_0_i_482_n_7,ram_reg_0_i_482_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_4_fu_1060_p1[3:0]),
        .O(trunc_ln42_fu_1078_p1[3:0]),
        .S({ram_reg_0_i_572_n_5,ram_reg_0_i_573_n_5,ram_reg_0_i_574_n_5,ram_reg_0_i_575_n_5}));
  CARRY4 ram_reg_0_i_483
       (.CI(ram_reg_0_i_576_n_5),
        .CO({NLW_ram_reg_0_i_483_CO_UNCONNECTED[3:2],ram_reg_0_i_483_n_7,ram_reg_0_i_483_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln35_fu_1045_p3[20:19]}),
        .O({NLW_ram_reg_0_i_483_O_UNCONNECTED[3],trunc_ln42_fu_1078_p1[16],NLW_ram_reg_0_i_483_O_UNCONNECTED[1:0]}),
        .S({1'b0,ram_reg_0_i_579_n_5,ram_reg_0_i_580_n_5,ram_reg_0_i_581_n_5}));
  LUT6 #(
    .INIT(64'hAACFAAC0AACFAACF)) 
    ram_reg_0_i_50__0
       (.I0(sext_ln43_2_fu_1111_p1[3]),
        .I1(output_r_address0[6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(sext_ln43_2_fu_1411_p1[6]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[30]_5 ));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_0_i_572
       (.I0(sext_ln37_4_fu_1060_p1[3]),
        .I1(sext_ln34_reg_1238[3]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[3]),
        .O(ram_reg_0_i_572_n_5));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_0_i_573
       (.I0(sext_ln37_4_fu_1060_p1[2]),
        .I1(sext_ln34_reg_1238[2]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[2]),
        .O(ram_reg_0_i_573_n_5));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_0_i_574
       (.I0(sext_ln37_4_fu_1060_p1[1]),
        .I1(sext_ln34_reg_1238[1]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[1]),
        .O(ram_reg_0_i_574_n_5));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_0_i_575
       (.I0(sext_ln37_4_fu_1060_p1[0]),
        .I1(sext_ln34_reg_1238[0]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[0]),
        .O(ram_reg_0_i_575_n_5));
  CARRY4 ram_reg_0_i_576
       (.CI(ram_reg_6_i_20_n_5),
        .CO({ram_reg_0_i_576_n_5,ram_reg_0_i_576_n_6,ram_reg_0_i_576_n_7,ram_reg_0_i_576_n_8}),
        .CYINIT(1'b0),
        .DI({select_ln35_fu_1045_p3[18],ram_reg_0_i_617_n_5,sext_ln37_4_fu_1060_p1[17:16]}),
        .O(NLW_ram_reg_0_i_576_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_i_618_n_5,ram_reg_0_i_619_n_5,ram_reg_0_i_620_n_5,ram_reg_0_i_621_n_5}));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_i_577
       (.I0(buffer_0_reg_413[20]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .O(select_ln35_fu_1045_p3[20]));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_i_578
       (.I0(buffer_0_reg_413[19]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .O(select_ln35_fu_1045_p3[19]));
  LUT4 #(
    .INIT(16'hFEFD)) 
    ram_reg_0_i_579
       (.I0(buffer_0_reg_413[22]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(buffer_0_reg_413[21]),
        .O(ram_reg_0_i_579_n_5));
  LUT4 #(
    .INIT(16'hFEFD)) 
    ram_reg_0_i_580
       (.I0(buffer_0_reg_413[20]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(buffer_0_reg_413[21]),
        .O(ram_reg_0_i_580_n_5));
  LUT4 #(
    .INIT(16'hFEFD)) 
    ram_reg_0_i_581
       (.I0(buffer_0_reg_413[19]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(buffer_0_reg_413[20]),
        .O(ram_reg_0_i_581_n_5));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_i_616
       (.I0(buffer_0_reg_413[18]),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(icmp_ln33_reg_1267_pp1_iter3_reg),
        .O(select_ln35_fu_1045_p3[18]));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_0_i_617
       (.I0(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(buffer_0_reg_413[18]),
        .O(ram_reg_0_i_617_n_5));
  LUT4 #(
    .INIT(16'hFEFD)) 
    ram_reg_0_i_618
       (.I0(buffer_0_reg_413[18]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(buffer_0_reg_413[19]),
        .O(ram_reg_0_i_618_n_5));
  LUT4 #(
    .INIT(16'hEF10)) 
    ram_reg_0_i_619
       (.I0(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I1(and_ln32_reg_1277_pp1_iter3_reg),
        .I2(buffer_0_reg_413[18]),
        .I3(sext_ln37_4_fu_1060_p1[18]),
        .O(ram_reg_0_i_619_n_5));
  LUT6 #(
    .INIT(64'h505353535C5F5F5F)) 
    ram_reg_0_i_62
       (.I0(grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[8]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(sext_ln43_2_fu_1411_p1[5]),
        .I4(Q[0]),
        .I5(output_r_address0[5]),
        .O(\ap_CS_fsm_reg[30]_4 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    ram_reg_0_i_620
       (.I0(sext_ln37_4_fu_1060_p1[17]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(buffer_0_reg_413[17]),
        .O(ram_reg_0_i_620_n_5));
  LUT4 #(
    .INIT(16'hA9AA)) 
    ram_reg_0_i_621
       (.I0(sext_ln37_4_fu_1060_p1[16]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(buffer_0_reg_413[16]),
        .O(ram_reg_0_i_621_n_5));
  LUT6 #(
    .INIT(64'h505353535C5F5F5F)) 
    ram_reg_0_i_66
       (.I0(grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[7]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(sext_ln43_2_fu_1411_p1[4]),
        .I4(Q[0]),
        .I5(output_r_address0[4]),
        .O(\ap_CS_fsm_reg[30]_3 ));
  LUT6 #(
    .INIT(64'h505353535C5F5F5F)) 
    ram_reg_0_i_70
       (.I0(grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[6]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(sext_ln43_2_fu_1411_p1[3]),
        .I4(Q[0]),
        .I5(output_r_address0[3]),
        .O(\ap_CS_fsm_reg[30]_2 ));
  LUT6 #(
    .INIT(64'h505353535C5F5F5F)) 
    ram_reg_0_i_74__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(sext_ln43_2_fu_1411_p1[2]),
        .I4(Q[0]),
        .I5(output_r_address0[2]),
        .O(\ap_CS_fsm_reg[30]_1 ));
  LUT6 #(
    .INIT(64'h505353535C5F5F5F)) 
    ram_reg_0_i_87__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[2]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(sext_ln43_2_fu_1411_p1[1]),
        .I4(Q[0]),
        .I5(output_r_address0[1]),
        .O(\ap_CS_fsm_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h505353535C5F5F5F)) 
    ram_reg_0_i_91
       (.I0(grp_pointwise_conv2d_fix_2_fu_493_output_r_address0[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(sext_ln43_2_fu_1411_p1[0]),
        .I4(Q[0]),
        .I5(output_r_address0[0]),
        .O(\ap_CS_fsm_reg[30] ));
  CARRY4 ram_reg_2_i_20
       (.CI(ram_reg_0_i_482_n_5),
        .CO({ram_reg_2_i_20_n_5,ram_reg_2_i_20_n_6,ram_reg_2_i_20_n_7,ram_reg_2_i_20_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_4_fu_1060_p1[7:4]),
        .O(trunc_ln42_fu_1078_p1[7:4]),
        .S({ram_reg_2_i_25_n_5,ram_reg_2_i_26_n_5,ram_reg_2_i_27_n_5,ram_reg_2_i_28_n_5}));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_2_i_25
       (.I0(sext_ln37_4_fu_1060_p1[7]),
        .I1(sext_ln34_reg_1238[7]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[7]),
        .O(ram_reg_2_i_25_n_5));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_2_i_26
       (.I0(sext_ln37_4_fu_1060_p1[6]),
        .I1(sext_ln34_reg_1238[6]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[6]),
        .O(ram_reg_2_i_26_n_5));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_2_i_27
       (.I0(sext_ln37_4_fu_1060_p1[5]),
        .I1(sext_ln34_reg_1238[5]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[5]),
        .O(ram_reg_2_i_27_n_5));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_2_i_28
       (.I0(sext_ln37_4_fu_1060_p1[4]),
        .I1(sext_ln34_reg_1238[4]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[4]),
        .O(ram_reg_2_i_28_n_5));
  CARRY4 ram_reg_4_i_19
       (.CI(ram_reg_2_i_20_n_5),
        .CO({ram_reg_4_i_19_n_5,ram_reg_4_i_19_n_6,ram_reg_4_i_19_n_7,ram_reg_4_i_19_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_4_fu_1060_p1[11:8]),
        .O(trunc_ln42_fu_1078_p1[11:8]),
        .S({ram_reg_4_i_24_n_5,ram_reg_4_i_25_n_5,ram_reg_4_i_26_n_5,ram_reg_4_i_27_n_5}));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_4_i_24
       (.I0(sext_ln37_4_fu_1060_p1[11]),
        .I1(sext_ln34_reg_1238[11]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[11]),
        .O(ram_reg_4_i_24_n_5));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_4_i_25
       (.I0(sext_ln37_4_fu_1060_p1[10]),
        .I1(sext_ln34_reg_1238[10]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[10]),
        .O(ram_reg_4_i_25_n_5));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_4_i_26
       (.I0(sext_ln37_4_fu_1060_p1[9]),
        .I1(sext_ln34_reg_1238[9]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[9]),
        .O(ram_reg_4_i_26_n_5));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_4_i_27
       (.I0(sext_ln37_4_fu_1060_p1[8]),
        .I1(sext_ln34_reg_1238[8]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[8]),
        .O(ram_reg_4_i_27_n_5));
  CARRY4 ram_reg_6_i_20
       (.CI(ram_reg_4_i_19_n_5),
        .CO({ram_reg_6_i_20_n_5,ram_reg_6_i_20_n_6,ram_reg_6_i_20_n_7,ram_reg_6_i_20_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_4_fu_1060_p1[15:12]),
        .O(trunc_ln42_fu_1078_p1[15:12]),
        .S({ram_reg_6_i_29_n_5,ram_reg_6_i_30_n_5,ram_reg_6_i_31_n_5,ram_reg_6_i_32_n_5}));
  LUT4 #(
    .INIT(16'hA9AA)) 
    ram_reg_6_i_29
       (.I0(sext_ln37_4_fu_1060_p1[15]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(buffer_0_reg_413[15]),
        .O(ram_reg_6_i_29_n_5));
  LUT4 #(
    .INIT(16'hA9AA)) 
    ram_reg_6_i_30
       (.I0(sext_ln37_4_fu_1060_p1[14]),
        .I1(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(buffer_0_reg_413[14]),
        .O(ram_reg_6_i_30_n_5));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_6_i_31
       (.I0(sext_ln37_4_fu_1060_p1[13]),
        .I1(sext_ln34_reg_1238[13]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[13]),
        .O(ram_reg_6_i_31_n_5));
  LUT5 #(
    .INIT(32'h6665666A)) 
    ram_reg_6_i_32
       (.I0(sext_ln37_4_fu_1060_p1[12]),
        .I1(sext_ln34_reg_1238[12]),
        .I2(and_ln32_reg_1277_pp1_iter3_reg),
        .I3(icmp_ln33_reg_1267_pp1_iter3_reg),
        .I4(buffer_0_reg_413[12]),
        .O(ram_reg_6_i_32_n_5));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln32_7_reg_1272[0]_i_1 
       (.I0(zext_ln37_11_fu_740_p1[3]),
        .I1(icmp_ln33_fu_778_p2),
        .O(select_ln32_7_fu_814_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h36)) 
    \select_ln32_7_reg_1272[1]_i_1 
       (.I0(icmp_ln33_fu_778_p2),
        .I1(zext_ln37_11_fu_740_p1[4]),
        .I2(zext_ln37_11_fu_740_p1[3]),
        .O(select_ln32_7_fu_814_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \select_ln32_7_reg_1272[2]_i_1 
       (.I0(icmp_ln33_fu_778_p2),
        .I1(zext_ln37_11_fu_740_p1[4]),
        .I2(zext_ln37_11_fu_740_p1[3]),
        .I3(zext_ln37_11_fu_740_p1[5]),
        .O(select_ln32_7_fu_814_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h1998)) 
    \select_ln32_7_reg_1272[3]_i_1 
       (.I0(icmp_ln33_fu_778_p2),
        .I1(zext_ln37_11_fu_740_p1[3]),
        .I2(zext_ln37_11_fu_740_p1[5]),
        .I3(zext_ln37_11_fu_740_p1[4]),
        .O(select_ln32_7_fu_814_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h4C98)) 
    \select_ln32_7_reg_1272[4]_i_1 
       (.I0(icmp_ln33_fu_778_p2),
        .I1(zext_ln37_11_fu_740_p1[4]),
        .I2(zext_ln37_11_fu_740_p1[5]),
        .I3(zext_ln37_11_fu_740_p1[3]),
        .O(select_ln32_7_fu_814_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h4CC8)) 
    \select_ln32_7_reg_1272[5]_i_1 
       (.I0(icmp_ln33_fu_778_p2),
        .I1(zext_ln37_11_fu_740_p1[5]),
        .I2(zext_ln37_11_fu_740_p1[3]),
        .I3(zext_ln37_11_fu_740_p1[4]),
        .O(select_ln32_7_fu_814_p3[5]));
  FDRE \select_ln32_7_reg_1272_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .D(select_ln32_7_fu_814_p3[0]),
        .Q(select_ln32_7_reg_1272[0]),
        .R(1'b0));
  FDRE \select_ln32_7_reg_1272_reg[1] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .D(select_ln32_7_fu_814_p3[1]),
        .Q(select_ln32_7_reg_1272[1]),
        .R(1'b0));
  FDRE \select_ln32_7_reg_1272_reg[2] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .D(select_ln32_7_fu_814_p3[2]),
        .Q(select_ln32_7_reg_1272[2]),
        .R(1'b0));
  FDRE \select_ln32_7_reg_1272_reg[3] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .D(select_ln32_7_fu_814_p3[3]),
        .Q(select_ln32_7_reg_1272[3]),
        .R(1'b0));
  FDRE \select_ln32_7_reg_1272_reg[4] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .D(select_ln32_7_fu_814_p3[4]),
        .Q(select_ln32_7_reg_1272[4]),
        .R(1'b0));
  FDRE \select_ln32_7_reg_1272_reg[5] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .D(select_ln32_7_fu_814_p3[5]),
        .Q(select_ln32_7_reg_1272[5]),
        .R(1'b0));
  FDRE \select_ln35_7_reg_1287_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(select_ln35_7_reg_1287[0]),
        .Q(select_ln35_7_reg_1287_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln35_7_reg_1287_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(select_ln35_7_reg_1287[1]),
        .Q(select_ln35_7_reg_1287_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln35_7_reg_1287_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(select_ln35_7_reg_1287[2]),
        .Q(select_ln35_7_reg_1287_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln35_7_reg_1287_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(select_ln35_7_reg_1287[3]),
        .Q(select_ln35_7_reg_1287_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln35_7_reg_1287_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .D(select_ln35_7_fu_868_p3[0]),
        .Q(select_ln35_7_reg_1287[0]),
        .R(1'b0));
  FDRE \select_ln35_7_reg_1287_reg[1] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .D(select_ln35_7_fu_868_p3[1]),
        .Q(select_ln35_7_reg_1287[1]),
        .R(1'b0));
  FDRE \select_ln35_7_reg_1287_reg[2] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .D(select_ln35_7_fu_868_p3[2]),
        .Q(select_ln35_7_reg_1287[2]),
        .R(1'b0));
  FDRE \select_ln35_7_reg_1287_reg[3] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_15),
        .D(select_ln35_7_fu_868_p3[3]),
        .Q(select_ln35_7_reg_1287[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA656A)) 
    \select_ln35_8_reg_1293[0]_i_1 
       (.I0(p_1_in),
        .I1(out_w_0_reg_402[0]),
        .I2(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_26),
        .I3(select_ln35_8_reg_1293[0]),
        .I4(icmp_ln33_fu_778_p2),
        .O(select_ln35_8_fu_880_p3[0]));
  LUT6 #(
    .INIT(64'h000000001DFFE200)) 
    \select_ln35_8_reg_1293[1]_i_1 
       (.I0(select_ln35_8_reg_1293[0]),
        .I1(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_26),
        .I2(out_w_0_reg_402[0]),
        .I3(p_1_in),
        .I4(zext_ln35_fu_750_p1[1]),
        .I5(icmp_ln33_fu_778_p2),
        .O(select_ln35_8_fu_880_p3[1]));
  LUT5 #(
    .INIT(32'h0080007F)) 
    \select_ln35_8_reg_1293[2]_i_1 
       (.I0(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_22),
        .I1(zext_ln35_fu_750_p1[1]),
        .I2(p_1_in),
        .I3(icmp_ln33_fu_778_p2),
        .I4(network_mac_muladd_4ns_7ns_7s_10_1_1_U86_n_27),
        .O(select_ln35_8_fu_880_p3[2]));
  FDRE \select_ln35_8_reg_1293_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(select_ln35_8_fu_880_p3[0]),
        .Q(select_ln35_8_reg_1293[0]),
        .R(1'b0));
  FDRE \select_ln35_8_reg_1293_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(select_ln35_8_fu_880_p3[1]),
        .Q(select_ln35_8_reg_1293[1]),
        .R(1'b0));
  FDRE \select_ln35_8_reg_1293_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3690),
        .D(select_ln35_8_fu_880_p3[2]),
        .Q(select_ln35_8_reg_1293[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln34_reg_1238[0]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[2] ),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .I2(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(\sext_ln34_reg_1238[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \sext_ln34_reg_1238[10]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[2] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .I2(\out_d_0_reg_336_reg_n_5_[1] ),
        .O(tmp_6_fu_460_p10[10]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \sext_ln34_reg_1238[11]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[2] ),
        .I2(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(tmp_6_fu_460_p10[11]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \sext_ln34_reg_1238[12]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[0] ),
        .I1(\out_d_0_reg_336_reg_n_5_[2] ),
        .I2(\out_d_0_reg_336_reg_n_5_[1] ),
        .O(tmp_6_fu_460_p10[12]));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \sext_ln34_reg_1238[13]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .I2(\out_d_0_reg_336_reg_n_5_[0] ),
        .I3(\out_d_0_reg_336_reg_n_5_[2] ),
        .I4(\out_d_0_reg_336_reg_n_5_[3] ),
        .O(i_0_reg_3580));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \sext_ln34_reg_1238[13]_i_2 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .I2(\out_d_0_reg_336_reg_n_5_[2] ),
        .O(\sext_ln34_reg_1238[13]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \sext_ln34_reg_1238[2]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[2] ),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .I2(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(tmp_6_fu_460_p10[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h89)) 
    \sext_ln34_reg_1238[3]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[0] ),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .I2(\out_d_0_reg_336_reg_n_5_[2] ),
        .O(tmp_6_fu_460_p10[3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sext_ln34_reg_1238[4]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[2] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .I2(\out_d_0_reg_336_reg_n_5_[1] ),
        .O(\sext_ln34_reg_1238[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sext_ln34_reg_1238[5]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(tmp_6_fu_460_p10[5]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hE9)) 
    \sext_ln34_reg_1238[6]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[0] ),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .I2(\out_d_0_reg_336_reg_n_5_[2] ),
        .O(tmp_6_fu_460_p10[6]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAD)) 
    \sext_ln34_reg_1238[7]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .I2(\out_d_0_reg_336_reg_n_5_[2] ),
        .O(tmp_6_fu_460_p10[7]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h49)) 
    \sext_ln34_reg_1238[8]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[0] ),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .I2(\out_d_0_reg_336_reg_n_5_[2] ),
        .O(tmp_6_fu_460_p10[8]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sext_ln34_reg_1238[9]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[0] ),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .I2(\out_d_0_reg_336_reg_n_5_[2] ),
        .O(tmp_6_fu_460_p10[9]));
  FDRE \sext_ln34_reg_1238_reg[0] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(\sext_ln34_reg_1238[0]_i_1_n_5 ),
        .Q(sext_ln34_reg_1238[0]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[10] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(tmp_6_fu_460_p10[10]),
        .Q(sext_ln34_reg_1238[10]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[11] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(tmp_6_fu_460_p10[11]),
        .Q(sext_ln34_reg_1238[11]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[12] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(tmp_6_fu_460_p10[12]),
        .Q(sext_ln34_reg_1238[12]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[13] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(\sext_ln34_reg_1238[13]_i_2_n_5 ),
        .Q(sext_ln34_reg_1238[13]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[1] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(\out_d_0_reg_336_reg_n_5_[0] ),
        .Q(sext_ln34_reg_1238[1]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[2] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(tmp_6_fu_460_p10[2]),
        .Q(sext_ln34_reg_1238[2]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[3] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(tmp_6_fu_460_p10[3]),
        .Q(sext_ln34_reg_1238[3]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[4] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(\sext_ln34_reg_1238[4]_i_1_n_5 ),
        .Q(sext_ln34_reg_1238[4]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[5] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(tmp_6_fu_460_p10[5]),
        .Q(sext_ln34_reg_1238[5]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[6] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(tmp_6_fu_460_p10[6]),
        .Q(sext_ln34_reg_1238[6]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[7] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(tmp_6_fu_460_p10[7]),
        .Q(sext_ln34_reg_1238[7]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[8] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(tmp_6_fu_460_p10[8]),
        .Q(sext_ln34_reg_1238[8]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1238_reg[9] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(tmp_6_fu_460_p10[9]),
        .Q(sext_ln34_reg_1238[9]),
        .R(1'b0));
  FDRE \shl_ln_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(\out_d_0_reg_336_reg_n_5_[1] ),
        .Q(shl_ln_reg_1245[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(i_0_reg_3580),
        .D(\out_d_0_reg_336_reg_n_5_[2] ),
        .Q(shl_ln_reg_1245[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1334[31]_i_1 
       (.I0(tmp_reg_1334),
        .I1(icmp_ln31_reg_1258_pp1_iter1_reg),
        .I2(tmp_fu_994_p18[31]),
        .O(\tmp_reg_1334[31]_i_1_n_5 ));
  FDRE \tmp_reg_1334_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_1334[31]_i_1_n_5 ),
        .Q(tmp_reg_1334),
        .R(1'b0));
  FDRE \zext_ln24_reg_1219_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[0]),
        .Q(zext_ln24_reg_1219[0]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1219_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[1]),
        .Q(zext_ln24_reg_1219[1]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1219_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[2]),
        .Q(zext_ln24_reg_1219[2]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1219_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[3]),
        .Q(zext_ln24_reg_1219[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1219_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[4]),
        .Q(zext_ln24_reg_1219[4]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1219_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[5]),
        .Q(zext_ln24_reg_1219[5]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1219_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[6]),
        .Q(zext_ln24_reg_1219[6]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1219_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[7]),
        .Q(zext_ln24_reg_1219[7]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1219_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[8]),
        .Q(zext_ln24_reg_1219[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3
   (\ap_CS_fsm_reg[30] ,
    D,
    \icmp_ln35_2_reg_1636_pp1_iter3_reg_reg[0]_0 ,
    output_r_ce0,
    add_ln45_reg_1554_reg,
    add_ln45_reg_1554_reg_0,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[16]_0 ,
    zext_ln43_fu_1431_p1,
    \ap_CS_fsm_reg[30]_0 ,
    p,
    input_r_address0,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    \ap_CS_fsm_reg[29] ,
    trunc_ln42_fu_1394_p1,
    ram_reg_0,
    ram_reg_0_0,
    Q,
    grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg,
    ram_reg_0_i_25__0,
    ram_reg_0_i_25__0_0,
    ram_reg_0_i_25__0_1,
    P,
    ram_reg_0_i_25__0_2,
    ram_reg_0_1,
    sext_ln43_2_fu_1411_p1,
    sext_ln43_2_fu_1111_p1,
    ram_reg_0_i_87,
    ram_reg_0_i_87_0,
    ap_rst_n_inv,
    ap_clk,
    q0,
    ap_rst_n);
  output \ap_CS_fsm_reg[30] ;
  output [1:0]D;
  output \icmp_ln35_2_reg_1636_pp1_iter3_reg_reg[0]_0 ;
  output output_r_ce0;
  output add_ln45_reg_1554_reg;
  output add_ln45_reg_1554_reg_0;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[16]_0 ;
  output [9:0]zext_ln43_fu_1431_p1;
  output \ap_CS_fsm_reg[30]_0 ;
  output p;
  output [2:0]input_r_address0;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output \ap_CS_fsm_reg[29] ;
  output [16:0]trunc_ln42_fu_1394_p1;
  input ram_reg_0;
  input ram_reg_0_0;
  input [6:0]Q;
  input grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg;
  input ram_reg_0_i_25__0;
  input ram_reg_0_i_25__0_0;
  input ram_reg_0_i_25__0_1;
  input [1:0]P;
  input ram_reg_0_i_25__0_2;
  input ram_reg_0_1;
  input [2:0]sext_ln43_2_fu_1411_p1;
  input [2:0]sext_ln43_2_fu_1111_p1;
  input [9:0]ram_reg_0_i_87;
  input [9:0]ram_reg_0_i_87_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n;

  wire [1:0]D;
  wire [1:0]P;
  wire [6:0]Q;
  wire [11:1]add_ln24_fu_594_p2;
  wire [11:1]add_ln24_reg_1540;
  wire \add_ln24_reg_1540[4]_i_2_n_5 ;
  wire \add_ln24_reg_1540[8]_i_2_n_5 ;
  wire \add_ln24_reg_1540[8]_i_3_n_5 ;
  wire \add_ln24_reg_1540_reg[11]_i_1_n_7 ;
  wire \add_ln24_reg_1540_reg[11]_i_1_n_8 ;
  wire \add_ln24_reg_1540_reg[4]_i_1_n_5 ;
  wire \add_ln24_reg_1540_reg[4]_i_1_n_6 ;
  wire \add_ln24_reg_1540_reg[4]_i_1_n_7 ;
  wire \add_ln24_reg_1540_reg[4]_i_1_n_8 ;
  wire \add_ln24_reg_1540_reg[8]_i_1_n_5 ;
  wire \add_ln24_reg_1540_reg[8]_i_1_n_6 ;
  wire \add_ln24_reg_1540_reg[8]_i_1_n_7 ;
  wire \add_ln24_reg_1540_reg[8]_i_1_n_8 ;
  wire [10:0]add_ln31_fu_1074_p2;
  wire [8:1]add_ln43_fu_1260_p2;
  wire [8:0]add_ln43_reg_1640;
  wire add_ln43_reg_16400;
  wire \add_ln43_reg_1640[4]_i_2_n_5 ;
  wire \add_ln43_reg_1640[4]_i_3_n_5 ;
  wire \add_ln43_reg_1640[4]_i_4_n_5 ;
  wire [8:0]add_ln43_reg_1640_pp1_iter2_reg;
  wire [8:0]add_ln43_reg_1640_pp1_iter3_reg;
  wire \add_ln43_reg_1640_reg[4]_i_1_n_5 ;
  wire \add_ln43_reg_1640_reg[4]_i_1_n_6 ;
  wire \add_ln43_reg_1640_reg[4]_i_1_n_7 ;
  wire \add_ln43_reg_1640_reg[4]_i_1_n_8 ;
  wire \add_ln43_reg_1640_reg[8]_i_2_n_6 ;
  wire \add_ln43_reg_1640_reg[8]_i_2_n_7 ;
  wire \add_ln43_reg_1640_reg[8]_i_2_n_8 ;
  wire add_ln45_reg_1554_reg;
  wire add_ln45_reg_1554_reg_0;
  wire and_ln32_reg_1593;
  wire and_ln32_reg_1593_pp1_iter1_reg;
  wire and_ln32_reg_1593_pp1_iter2_reg;
  wire and_ln32_reg_1593_pp1_iter3_reg;
  wire \ap_CS_fsm[3]_i_1__5_n_5 ;
  wire \ap_CS_fsm[4]_i_2__0_n_5 ;
  wire \ap_CS_fsm[5]_i_1__4_n_5 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[30]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_5;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1__0_n_5;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire [3:0]ap_phi_mux_in_d_0_phi_fu_583_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [22:0]buffer_0_reg_569;
  wire \buffer_0_reg_569[11]_i_2_n_5 ;
  wire \buffer_0_reg_569[11]_i_3_n_5 ;
  wire \buffer_0_reg_569[11]_i_4_n_5 ;
  wire \buffer_0_reg_569[11]_i_5_n_5 ;
  wire \buffer_0_reg_569[11]_i_6_n_5 ;
  wire \buffer_0_reg_569[11]_i_7_n_5 ;
  wire \buffer_0_reg_569[11]_i_8_n_5 ;
  wire \buffer_0_reg_569[11]_i_9_n_5 ;
  wire \buffer_0_reg_569[15]_i_2_n_5 ;
  wire \buffer_0_reg_569[15]_i_3_n_5 ;
  wire \buffer_0_reg_569[15]_i_4_n_5 ;
  wire \buffer_0_reg_569[15]_i_5_n_5 ;
  wire \buffer_0_reg_569[15]_i_6_n_5 ;
  wire \buffer_0_reg_569[15]_i_7_n_5 ;
  wire \buffer_0_reg_569[15]_i_8_n_5 ;
  wire \buffer_0_reg_569[15]_i_9_n_5 ;
  wire \buffer_0_reg_569[19]_i_2_n_5 ;
  wire \buffer_0_reg_569[19]_i_3_n_5 ;
  wire \buffer_0_reg_569[19]_i_4_n_5 ;
  wire \buffer_0_reg_569[19]_i_5_n_5 ;
  wire \buffer_0_reg_569[19]_i_6_n_5 ;
  wire \buffer_0_reg_569[19]_i_7_n_5 ;
  wire \buffer_0_reg_569[19]_i_8_n_5 ;
  wire \buffer_0_reg_569[19]_i_9_n_5 ;
  wire \buffer_0_reg_569[22]_i_1_n_5 ;
  wire \buffer_0_reg_569[22]_i_3_n_5 ;
  wire \buffer_0_reg_569[22]_i_4_n_5 ;
  wire \buffer_0_reg_569[22]_i_5_n_5 ;
  wire \buffer_0_reg_569[22]_i_6_n_5 ;
  wire \buffer_0_reg_569[22]_i_7_n_5 ;
  wire \buffer_0_reg_569[3]_i_2_n_5 ;
  wire \buffer_0_reg_569[3]_i_3_n_5 ;
  wire \buffer_0_reg_569[3]_i_4_n_5 ;
  wire \buffer_0_reg_569[3]_i_5_n_5 ;
  wire \buffer_0_reg_569[3]_i_6_n_5 ;
  wire \buffer_0_reg_569[3]_i_7_n_5 ;
  wire \buffer_0_reg_569[3]_i_8_n_5 ;
  wire \buffer_0_reg_569[3]_i_9_n_5 ;
  wire \buffer_0_reg_569[7]_i_2_n_5 ;
  wire \buffer_0_reg_569[7]_i_3_n_5 ;
  wire \buffer_0_reg_569[7]_i_4_n_5 ;
  wire \buffer_0_reg_569[7]_i_5_n_5 ;
  wire \buffer_0_reg_569[7]_i_6_n_5 ;
  wire \buffer_0_reg_569[7]_i_7_n_5 ;
  wire \buffer_0_reg_569[7]_i_8_n_5 ;
  wire \buffer_0_reg_569[7]_i_9_n_5 ;
  wire \buffer_0_reg_569_reg[11]_i_1_n_10 ;
  wire \buffer_0_reg_569_reg[11]_i_1_n_11 ;
  wire \buffer_0_reg_569_reg[11]_i_1_n_12 ;
  wire \buffer_0_reg_569_reg[11]_i_1_n_5 ;
  wire \buffer_0_reg_569_reg[11]_i_1_n_6 ;
  wire \buffer_0_reg_569_reg[11]_i_1_n_7 ;
  wire \buffer_0_reg_569_reg[11]_i_1_n_8 ;
  wire \buffer_0_reg_569_reg[11]_i_1_n_9 ;
  wire \buffer_0_reg_569_reg[15]_i_1_n_10 ;
  wire \buffer_0_reg_569_reg[15]_i_1_n_11 ;
  wire \buffer_0_reg_569_reg[15]_i_1_n_12 ;
  wire \buffer_0_reg_569_reg[15]_i_1_n_5 ;
  wire \buffer_0_reg_569_reg[15]_i_1_n_6 ;
  wire \buffer_0_reg_569_reg[15]_i_1_n_7 ;
  wire \buffer_0_reg_569_reg[15]_i_1_n_8 ;
  wire \buffer_0_reg_569_reg[15]_i_1_n_9 ;
  wire \buffer_0_reg_569_reg[19]_i_1_n_10 ;
  wire \buffer_0_reg_569_reg[19]_i_1_n_11 ;
  wire \buffer_0_reg_569_reg[19]_i_1_n_12 ;
  wire \buffer_0_reg_569_reg[19]_i_1_n_5 ;
  wire \buffer_0_reg_569_reg[19]_i_1_n_6 ;
  wire \buffer_0_reg_569_reg[19]_i_1_n_7 ;
  wire \buffer_0_reg_569_reg[19]_i_1_n_8 ;
  wire \buffer_0_reg_569_reg[19]_i_1_n_9 ;
  wire \buffer_0_reg_569_reg[22]_i_2_n_10 ;
  wire \buffer_0_reg_569_reg[22]_i_2_n_11 ;
  wire \buffer_0_reg_569_reg[22]_i_2_n_12 ;
  wire \buffer_0_reg_569_reg[22]_i_2_n_7 ;
  wire \buffer_0_reg_569_reg[22]_i_2_n_8 ;
  wire \buffer_0_reg_569_reg[3]_i_1_n_10 ;
  wire \buffer_0_reg_569_reg[3]_i_1_n_11 ;
  wire \buffer_0_reg_569_reg[3]_i_1_n_12 ;
  wire \buffer_0_reg_569_reg[3]_i_1_n_5 ;
  wire \buffer_0_reg_569_reg[3]_i_1_n_6 ;
  wire \buffer_0_reg_569_reg[3]_i_1_n_7 ;
  wire \buffer_0_reg_569_reg[3]_i_1_n_8 ;
  wire \buffer_0_reg_569_reg[3]_i_1_n_9 ;
  wire \buffer_0_reg_569_reg[7]_i_1_n_10 ;
  wire \buffer_0_reg_569_reg[7]_i_1_n_11 ;
  wire \buffer_0_reg_569_reg[7]_i_1_n_12 ;
  wire \buffer_0_reg_569_reg[7]_i_1_n_5 ;
  wire \buffer_0_reg_569_reg[7]_i_1_n_6 ;
  wire \buffer_0_reg_569_reg[7]_i_1_n_7 ;
  wire \buffer_0_reg_569_reg[7]_i_1_n_8 ;
  wire \buffer_0_reg_569_reg[7]_i_1_n_9 ;
  wire grp_pointwise_conv2d_fix_3_fu_487_ap_ready;
  wire grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg;
  wire [4:0]grp_pointwise_conv2d_fix_3_fu_487_output_r_address0;
  wire i_0_reg_514;
  wire i_0_reg_5140;
  wire \i_0_reg_514[1]_i_1_n_5 ;
  wire [3:0]i_0_reg_514_reg;
  wire [3:2]i_fu_672_p2;
  wire icmp_ln31_fu_1068_p2;
  wire icmp_ln31_reg_1574_pp1_iter1_reg;
  wire icmp_ln31_reg_1574_pp1_iter2_reg;
  wire icmp_ln31_reg_1574_pp1_iter3_reg;
  wire \icmp_ln31_reg_1574_reg_n_5_[0] ;
  wire icmp_ln33_fu_1086_p2;
  wire icmp_ln33_reg_1583;
  wire icmp_ln33_reg_1583_pp1_iter1_reg;
  wire icmp_ln33_reg_1583_pp1_iter2_reg;
  wire icmp_ln33_reg_1583_pp1_iter3_reg;
  wire icmp_ln35_2_fu_1255_p2;
  wire icmp_ln35_2_reg_1636;
  wire \icmp_ln35_2_reg_1636[0]_i_1_n_5 ;
  wire icmp_ln35_2_reg_1636_pp1_iter2_reg;
  wire icmp_ln35_2_reg_1636_pp1_iter3_reg;
  wire \icmp_ln35_2_reg_1636_pp1_iter3_reg_reg[0]_0 ;
  wire [3:0]in_d_0_reg_579;
  wire in_d_0_reg_5791;
  wire [3:0]in_d_fu_1218_p2;
  wire [3:0]in_d_reg_1620;
  wire \in_d_reg_1620[3]_i_2_n_5 ;
  wire indvar_flatten18_reg_5250;
  wire \indvar_flatten18_reg_525[10]_i_2_n_5 ;
  wire [10:0]indvar_flatten18_reg_525_reg;
  wire \indvar_flatten_reg_547[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_547[1]_i_1_n_5 ;
  wire \indvar_flatten_reg_547[2]_i_1_n_5 ;
  wire \indvar_flatten_reg_547[3]_i_1_n_5 ;
  wire \indvar_flatten_reg_547[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_547[5]_i_1_n_5 ;
  wire \indvar_flatten_reg_547[5]_i_2_n_5 ;
  wire \indvar_flatten_reg_547[6]_i_1_n_5 ;
  wire \indvar_flatten_reg_547[7]_i_1_n_5 ;
  wire \indvar_flatten_reg_547[7]_i_2_n_5 ;
  wire [7:0]indvar_flatten_reg_547_reg;
  wire [2:0]input_r_address0;
  wire [31:0]kernel_buffer_15_016_fu_462;
  wire kernel_buffer_15_016_fu_4620;
  wire \kernel_buffer_15_016_fu_462[31]_i_7_n_5 ;
  wire [31:0]kernel_buffer_15_17_fu_410;
  wire kernel_buffer_15_17_fu_4100;
  wire [31:0]kernel_buffer_15_18_fu_414;
  wire kernel_buffer_15_18_fu_4140;
  wire [31:0]kernel_buffer_15_19_fu_418;
  wire kernel_buffer_15_19_fu_4180;
  wire [31:0]kernel_buffer_15_20_fu_422;
  wire kernel_buffer_15_20_fu_4220;
  wire [31:0]kernel_buffer_15_21_fu_426;
  wire kernel_buffer_15_21_fu_4260;
  wire [31:0]kernel_buffer_15_22_fu_430;
  wire kernel_buffer_15_22_fu_4300;
  wire [31:0]kernel_buffer_15_23_fu_434;
  wire kernel_buffer_15_23_fu_4340;
  wire [31:0]kernel_buffer_15_24_fu_438;
  wire kernel_buffer_15_24_fu_4380;
  wire [31:0]kernel_buffer_15_25_fu_442;
  wire kernel_buffer_15_25_fu_4420;
  wire [31:0]kernel_buffer_15_26_fu_446;
  wire kernel_buffer_15_26_fu_4460;
  wire [31:0]kernel_buffer_15_27_fu_450;
  wire kernel_buffer_15_27_fu_4500;
  wire [31:0]kernel_buffer_15_28_fu_454;
  wire kernel_buffer_15_28_fu_4540;
  wire [31:0]kernel_buffer_15_29_fu_458;
  wire kernel_buffer_15_29_fu_4580;
  wire [31:0]kernel_buffer_15_fu_406;
  wire kernel_buffer_15_fu_4060;
  wire mul_ln37_fu_1350_p2_i_1_n_5;
  wire mul_ln37_fu_1350_p2_n_100;
  wire mul_ln37_fu_1350_p2_n_101;
  wire mul_ln37_fu_1350_p2_n_102;
  wire mul_ln37_fu_1350_p2_n_103;
  wire mul_ln37_fu_1350_p2_n_104;
  wire mul_ln37_fu_1350_p2_n_105;
  wire mul_ln37_fu_1350_p2_n_106;
  wire mul_ln37_fu_1350_p2_n_107;
  wire mul_ln37_fu_1350_p2_n_108;
  wire mul_ln37_fu_1350_p2_n_109;
  wire mul_ln37_fu_1350_p2_n_110;
  wire mul_ln37_fu_1350_p2_n_111;
  wire mul_ln37_fu_1350_p2_n_112;
  wire mul_ln37_fu_1350_p2_n_113;
  wire mul_ln37_fu_1350_p2_n_114;
  wire mul_ln37_fu_1350_p2_n_115;
  wire mul_ln37_fu_1350_p2_n_116;
  wire mul_ln37_fu_1350_p2_n_117;
  wire mul_ln37_fu_1350_p2_n_118;
  wire mul_ln37_fu_1350_p2_n_119;
  wire mul_ln37_fu_1350_p2_n_120;
  wire mul_ln37_fu_1350_p2_n_121;
  wire mul_ln37_fu_1350_p2_n_122;
  wire mul_ln37_fu_1350_p2_n_123;
  wire mul_ln37_fu_1350_p2_n_124;
  wire mul_ln37_fu_1350_p2_n_125;
  wire mul_ln37_fu_1350_p2_n_126;
  wire mul_ln37_fu_1350_p2_n_127;
  wire mul_ln37_fu_1350_p2_n_128;
  wire mul_ln37_fu_1350_p2_n_129;
  wire mul_ln37_fu_1350_p2_n_130;
  wire mul_ln37_fu_1350_p2_n_131;
  wire mul_ln37_fu_1350_p2_n_132;
  wire mul_ln37_fu_1350_p2_n_133;
  wire mul_ln37_fu_1350_p2_n_134;
  wire mul_ln37_fu_1350_p2_n_135;
  wire mul_ln37_fu_1350_p2_n_136;
  wire mul_ln37_fu_1350_p2_n_137;
  wire mul_ln37_fu_1350_p2_n_138;
  wire mul_ln37_fu_1350_p2_n_139;
  wire mul_ln37_fu_1350_p2_n_140;
  wire mul_ln37_fu_1350_p2_n_141;
  wire mul_ln37_fu_1350_p2_n_142;
  wire mul_ln37_fu_1350_p2_n_143;
  wire mul_ln37_fu_1350_p2_n_144;
  wire mul_ln37_fu_1350_p2_n_145;
  wire mul_ln37_fu_1350_p2_n_146;
  wire mul_ln37_fu_1350_p2_n_147;
  wire mul_ln37_fu_1350_p2_n_148;
  wire mul_ln37_fu_1350_p2_n_149;
  wire mul_ln37_fu_1350_p2_n_150;
  wire mul_ln37_fu_1350_p2_n_151;
  wire mul_ln37_fu_1350_p2_n_152;
  wire mul_ln37_fu_1350_p2_n_153;
  wire mul_ln37_fu_1350_p2_n_154;
  wire mul_ln37_fu_1350_p2_n_155;
  wire mul_ln37_fu_1350_p2_n_156;
  wire mul_ln37_fu_1350_p2_n_157;
  wire mul_ln37_fu_1350_p2_n_158;
  wire mul_ln37_fu_1350_p2_n_63;
  wire mul_ln37_fu_1350_p2_n_64;
  wire mul_ln37_fu_1350_p2_n_65;
  wire mul_ln37_fu_1350_p2_n_66;
  wire mul_ln37_fu_1350_p2_n_67;
  wire mul_ln37_fu_1350_p2_n_68;
  wire mul_ln37_fu_1350_p2_n_69;
  wire mul_ln37_fu_1350_p2_n_70;
  wire mul_ln37_fu_1350_p2_n_71;
  wire mul_ln37_fu_1350_p2_n_72;
  wire mul_ln37_fu_1350_p2_n_73;
  wire mul_ln37_fu_1350_p2_n_74;
  wire mul_ln37_fu_1350_p2_n_75;
  wire mul_ln37_fu_1350_p2_n_76;
  wire mul_ln37_fu_1350_p2_n_77;
  wire mul_ln37_fu_1350_p2_n_78;
  wire mul_ln37_fu_1350_p2_n_79;
  wire mul_ln37_fu_1350_p2_n_80;
  wire mul_ln37_fu_1350_p2_n_81;
  wire mul_ln37_fu_1350_p2_n_82;
  wire mul_ln37_fu_1350_p2_n_83;
  wire mul_ln37_fu_1350_p2_n_84;
  wire mul_ln37_fu_1350_p2_n_85;
  wire mul_ln37_fu_1350_p2_n_86;
  wire mul_ln37_fu_1350_p2_n_87;
  wire mul_ln37_fu_1350_p2_n_88;
  wire mul_ln37_fu_1350_p2_n_89;
  wire mul_ln37_fu_1350_p2_n_90;
  wire mul_ln37_fu_1350_p2_n_91;
  wire mul_ln37_fu_1350_p2_n_92;
  wire mul_ln37_fu_1350_p2_n_93;
  wire mul_ln37_fu_1350_p2_n_94;
  wire mul_ln37_fu_1350_p2_n_95;
  wire mul_ln37_fu_1350_p2_n_96;
  wire mul_ln37_fu_1350_p2_n_97;
  wire mul_ln37_fu_1350_p2_n_98;
  wire mul_ln37_fu_1350_p2_n_99;
  wire \mul_ln37_reg_1655[16]_i_1_n_5 ;
  wire mul_ln37_reg_1655_reg_n_63;
  wire mul_ln37_reg_1655_reg_n_64;
  wire mul_ln37_reg_1655_reg_n_65;
  wire mul_ln37_reg_1655_reg_n_66;
  wire mul_ln37_reg_1655_reg_n_67;
  wire mul_ln37_reg_1655_reg_n_68;
  wire mul_ln37_reg_1655_reg_n_69;
  wire mul_ln37_reg_1655_reg_n_70;
  wire mul_ln37_reg_1655_reg_n_71;
  wire mul_ln37_reg_1655_reg_n_72;
  wire mul_ln37_reg_1655_reg_n_73;
  wire mul_ln37_reg_1655_reg_n_74;
  wire mul_ln37_reg_1655_reg_n_75;
  wire mul_ln37_reg_1655_reg_n_76;
  wire mul_ln37_reg_1655_reg_n_77;
  wire mul_ln37_reg_1655_reg_n_78;
  wire mul_ln37_reg_1655_reg_n_79;
  wire mul_ln37_reg_1655_reg_n_80;
  wire mul_ln37_reg_1655_reg_n_81;
  wire mul_ln37_reg_1655_reg_n_82;
  wire mul_ln37_reg_1655_reg_n_83;
  wire mul_ln37_reg_1655_reg_n_84;
  wire mul_ln37_reg_1655_reg_n_85;
  wire mul_ln37_reg_1655_reg_n_86;
  wire mul_ln37_reg_1655_reg_n_87;
  wire mul_ln37_reg_1655_reg_n_88;
  wire mul_ln37_reg_1655_reg_n_89;
  wire mul_ln37_reg_1655_reg_n_90;
  wire mul_ln37_reg_1655_reg_n_91;
  wire mul_ln37_reg_1655_reg_n_92;
  wire mul_ln37_reg_1655_reg_n_93;
  wire mul_ln37_reg_1655_reg_n_94;
  wire mul_ln37_reg_1655_reg_n_95;
  wire [15:15]mux_1_2;
  wire [15:0]mux_4_0;
  wire [15:0]mux_6_0;
  wire [15:0]mux_6_1;
  wire network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_24;
  wire network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_25;
  wire network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8;
  wire out_d_0_reg_492;
  wire \out_d_0_reg_492_reg_n_5_[0] ;
  wire \out_d_0_reg_492_reg_n_5_[1] ;
  wire \out_d_0_reg_492_reg_n_5_[2] ;
  wire \out_d_0_reg_492_reg_n_5_[3] ;
  wire \out_d_0_reg_492_reg_n_5_[4] ;
  wire [4:0]out_d_fu_606_p2;
  wire [4:0]out_d_reg_1549;
  wire \out_d_reg_1549[1]_i_1_n_5 ;
  wire out_h_0_reg_536;
  wire \out_h_0_reg_536[0]_i_1_n_5 ;
  wire [3:0]out_h_0_reg_536_reg;
  wire [3:1]out_h_fu_1080_p2;
  wire [3:0]out_w_0_reg_558;
  wire output_r_ce0;
  wire p;
  wire p_0;
  wire p_0_in2_out;
  wire p_1;
  wire p_1_in;
  wire p_2;
  wire p_2_in;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire [11:1]phi_mul_reg_503;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_i_169_n_5;
  wire ram_reg_0_i_169_n_6;
  wire ram_reg_0_i_169_n_7;
  wire ram_reg_0_i_169_n_8;
  wire ram_reg_0_i_195_n_5;
  wire ram_reg_0_i_195_n_6;
  wire ram_reg_0_i_195_n_7;
  wire ram_reg_0_i_195_n_8;
  wire ram_reg_0_i_208_n_5;
  wire ram_reg_0_i_216_n_5;
  wire ram_reg_0_i_216_n_6;
  wire ram_reg_0_i_216_n_7;
  wire ram_reg_0_i_216_n_8;
  wire ram_reg_0_i_233_n_5;
  wire ram_reg_0_i_25__0;
  wire ram_reg_0_i_25__0_0;
  wire ram_reg_0_i_25__0_1;
  wire ram_reg_0_i_25__0_2;
  wire ram_reg_0_i_284_n_5;
  wire ram_reg_0_i_284_n_6;
  wire ram_reg_0_i_284_n_7;
  wire ram_reg_0_i_284_n_8;
  wire ram_reg_0_i_285_n_7;
  wire ram_reg_0_i_285_n_8;
  wire ram_reg_0_i_326_n_5;
  wire ram_reg_0_i_327_n_5;
  wire ram_reg_0_i_328_n_5;
  wire ram_reg_0_i_329_n_5;
  wire ram_reg_0_i_330_n_5;
  wire ram_reg_0_i_365_n_5;
  wire ram_reg_0_i_366_n_5;
  wire ram_reg_0_i_367_n_5;
  wire ram_reg_0_i_368_n_5;
  wire ram_reg_0_i_395_n_5;
  wire ram_reg_0_i_396_n_5;
  wire ram_reg_0_i_397_n_5;
  wire ram_reg_0_i_398_n_5;
  wire ram_reg_0_i_472_n_5;
  wire ram_reg_0_i_473_n_5;
  wire ram_reg_0_i_474_n_5;
  wire ram_reg_0_i_475_n_5;
  wire ram_reg_0_i_476_n_5;
  wire ram_reg_0_i_476_n_6;
  wire ram_reg_0_i_476_n_7;
  wire ram_reg_0_i_476_n_8;
  wire ram_reg_0_i_479_n_5;
  wire ram_reg_0_i_480_n_5;
  wire ram_reg_0_i_481_n_5;
  wire ram_reg_0_i_504_n_5;
  wire ram_reg_0_i_567_n_5;
  wire ram_reg_0_i_568_n_5;
  wire ram_reg_0_i_569_n_5;
  wire ram_reg_0_i_570_n_5;
  wire ram_reg_0_i_571_n_5;
  wire [9:0]ram_reg_0_i_87;
  wire [9:0]ram_reg_0_i_87_0;
  wire ram_reg_3_i_12_n_5;
  wire ram_reg_3_i_12_n_6;
  wire ram_reg_3_i_12_n_7;
  wire ram_reg_3_i_12_n_8;
  wire ram_reg_3_i_15_n_5;
  wire ram_reg_3_i_16_n_5;
  wire ram_reg_3_i_17_n_5;
  wire ram_reg_3_i_18_n_5;
  wire ram_reg_5_i_13_n_5;
  wire ram_reg_5_i_13_n_6;
  wire ram_reg_5_i_13_n_7;
  wire ram_reg_5_i_13_n_8;
  wire ram_reg_5_i_16_n_5;
  wire ram_reg_5_i_17_n_5;
  wire ram_reg_5_i_18_n_5;
  wire ram_reg_5_i_19_n_5;
  wire ram_reg_6_i_13_n_5;
  wire ram_reg_6_i_13_n_6;
  wire ram_reg_6_i_13_n_7;
  wire ram_reg_6_i_13_n_8;
  wire ram_reg_6_i_25_n_5;
  wire ram_reg_6_i_26_n_5;
  wire ram_reg_6_i_27_n_5;
  wire ram_reg_6_i_28_n_5;
  wire [7:1]select_ln32_4_fu_1130_p3;
  wire [6:0]select_ln32_4_reg_1588_reg;
  wire [0:0]select_ln32_fu_1092_p3;
  wire [3:0]select_ln35_4_reg_1603;
  wire \select_ln35_4_reg_1603[3]_i_1_n_5 ;
  wire \select_ln35_4_reg_1603_pp1_iter1_reg_reg_n_5_[0] ;
  wire \select_ln35_4_reg_1603_pp1_iter1_reg_reg_n_5_[1] ;
  wire \select_ln35_4_reg_1603_pp1_iter1_reg_reg_n_5_[3] ;
  wire [3:0]select_ln35_5_fu_1196_p3;
  wire [3:0]select_ln35_5_reg_1609;
  wire [20:18]select_ln35_fu_1361_p3;
  wire [15:0]sext_ln34_reg_1554;
  wire [18:0]sext_ln37_3_fu_1376_p1;
  wire [2:0]sext_ln43_2_fu_1111_p1;
  wire [2:0]sext_ln43_2_fu_1411_p1;
  wire [6:3]shl_ln_reg_1561;
  wire [6:3]tmp_3_fu_687_p129;
  wire [15:0]tmp_3_fu_687_p130;
  wire [31:0]tmp_fu_1310_p18;
  wire [16:0]trunc_ln42_fu_1394_p1;
  wire [11:1]zext_ln24_reg_1535;
  wire [9:0]zext_ln43_fu_1431_p1;
  wire [3:2]\NLW_add_ln24_reg_1540_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln24_reg_1540_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln43_reg_1640_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln43_reg_1640_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_buffer_0_reg_569_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_buffer_0_reg_569_reg[22]_i_2_O_UNCONNECTED ;
  wire NLW_mul_ln37_fu_1350_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln37_fu_1350_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln37_fu_1350_p2_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln37_fu_1350_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln37_fu_1350_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln37_fu_1350_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln37_fu_1350_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln37_fu_1350_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln37_fu_1350_p2_CARRYOUT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1655_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1655_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1655_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln37_reg_1655_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1655_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1655_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln37_reg_1655_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln37_reg_1655_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln37_reg_1655_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln37_reg_1655_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_285_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_285_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_307_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_307_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_476_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_1540[4]_i_2 
       (.I0(phi_mul_reg_503[2]),
        .O(\add_ln24_reg_1540[4]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_1540[8]_i_2 
       (.I0(phi_mul_reg_503[7]),
        .O(\add_ln24_reg_1540[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_1540[8]_i_3 
       (.I0(phi_mul_reg_503[6]),
        .O(\add_ln24_reg_1540[8]_i_3_n_5 ));
  FDRE \add_ln24_reg_1540_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_594_p2[10]),
        .Q(add_ln24_reg_1540[10]),
        .R(1'b0));
  FDRE \add_ln24_reg_1540_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_594_p2[11]),
        .Q(add_ln24_reg_1540[11]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_1540_reg[11]_i_1 
       (.CI(\add_ln24_reg_1540_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln24_reg_1540_reg[11]_i_1_CO_UNCONNECTED [3:2],\add_ln24_reg_1540_reg[11]_i_1_n_7 ,\add_ln24_reg_1540_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln24_reg_1540_reg[11]_i_1_O_UNCONNECTED [3],add_ln24_fu_594_p2[11:9]}),
        .S({1'b0,phi_mul_reg_503[11:9]}));
  FDRE \add_ln24_reg_1540_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_594_p2[1]),
        .Q(add_ln24_reg_1540[1]),
        .R(1'b0));
  FDRE \add_ln24_reg_1540_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_594_p2[2]),
        .Q(add_ln24_reg_1540[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_1540_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_594_p2[3]),
        .Q(add_ln24_reg_1540[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_1540_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_594_p2[4]),
        .Q(add_ln24_reg_1540[4]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_1540_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln24_reg_1540_reg[4]_i_1_n_5 ,\add_ln24_reg_1540_reg[4]_i_1_n_6 ,\add_ln24_reg_1540_reg[4]_i_1_n_7 ,\add_ln24_reg_1540_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_503[2],1'b0}),
        .O(add_ln24_fu_594_p2[4:1]),
        .S({phi_mul_reg_503[4:3],\add_ln24_reg_1540[4]_i_2_n_5 ,phi_mul_reg_503[1]}));
  FDRE \add_ln24_reg_1540_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_594_p2[5]),
        .Q(add_ln24_reg_1540[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_1540_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_594_p2[6]),
        .Q(add_ln24_reg_1540[6]),
        .R(1'b0));
  FDRE \add_ln24_reg_1540_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_594_p2[7]),
        .Q(add_ln24_reg_1540[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_1540_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_594_p2[8]),
        .Q(add_ln24_reg_1540[8]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_1540_reg[8]_i_1 
       (.CI(\add_ln24_reg_1540_reg[4]_i_1_n_5 ),
        .CO({\add_ln24_reg_1540_reg[8]_i_1_n_5 ,\add_ln24_reg_1540_reg[8]_i_1_n_6 ,\add_ln24_reg_1540_reg[8]_i_1_n_7 ,\add_ln24_reg_1540_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_503[7:6],1'b0}),
        .O(add_ln24_fu_594_p2[8:5]),
        .S({phi_mul_reg_503[8],\add_ln24_reg_1540[8]_i_2_n_5 ,\add_ln24_reg_1540[8]_i_3_n_5 ,phi_mul_reg_503[5]}));
  FDRE \add_ln24_reg_1540_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_594_p2[9]),
        .Q(add_ln24_reg_1540[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1640[1]_i_1 
       (.I0(select_ln35_5_reg_1609[1]),
        .I1(select_ln32_4_reg_1588_reg[0]),
        .O(add_ln43_fu_1260_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1640[4]_i_2 
       (.I0(select_ln35_5_reg_1609[3]),
        .I1(select_ln32_4_reg_1588_reg[2]),
        .O(\add_ln43_reg_1640[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1640[4]_i_3 
       (.I0(select_ln35_5_reg_1609[2]),
        .I1(select_ln32_4_reg_1588_reg[1]),
        .O(\add_ln43_reg_1640[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1640[4]_i_4 
       (.I0(select_ln35_5_reg_1609[1]),
        .I1(select_ln32_4_reg_1588_reg[0]),
        .O(\add_ln43_reg_1640[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \add_ln43_reg_1640[8]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(in_d_reg_1620[1]),
        .I2(in_d_reg_1620[3]),
        .I3(in_d_reg_1620[2]),
        .I4(in_d_reg_1620[0]),
        .O(add_ln43_reg_16400));
  FDRE \add_ln43_reg_1640_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640[0]),
        .Q(add_ln43_reg_1640_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640[1]),
        .Q(add_ln43_reg_1640_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640[2]),
        .Q(add_ln43_reg_1640_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640[3]),
        .Q(add_ln43_reg_1640_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640[4]),
        .Q(add_ln43_reg_1640_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640[5]),
        .Q(add_ln43_reg_1640_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640[6]),
        .Q(add_ln43_reg_1640_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640[7]),
        .Q(add_ln43_reg_1640_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640[8]),
        .Q(add_ln43_reg_1640_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640_pp1_iter2_reg[0]),
        .Q(add_ln43_reg_1640_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640_pp1_iter2_reg[1]),
        .Q(add_ln43_reg_1640_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640_pp1_iter2_reg[2]),
        .Q(add_ln43_reg_1640_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640_pp1_iter2_reg[3]),
        .Q(add_ln43_reg_1640_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640_pp1_iter2_reg[4]),
        .Q(add_ln43_reg_1640_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640_pp1_iter2_reg[5]),
        .Q(add_ln43_reg_1640_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640_pp1_iter2_reg[6]),
        .Q(add_ln43_reg_1640_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640_pp1_iter2_reg[7]),
        .Q(add_ln43_reg_1640_pp1_iter3_reg[7]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_pp1_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1640_pp1_iter2_reg[8]),
        .Q(add_ln43_reg_1640_pp1_iter3_reg[8]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16400),
        .D(select_ln35_5_reg_1609[0]),
        .Q(add_ln43_reg_1640[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16400),
        .D(add_ln43_fu_1260_p2[1]),
        .Q(add_ln43_reg_1640[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16400),
        .D(add_ln43_fu_1260_p2[2]),
        .Q(add_ln43_reg_1640[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16400),
        .D(add_ln43_fu_1260_p2[3]),
        .Q(add_ln43_reg_1640[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16400),
        .D(add_ln43_fu_1260_p2[4]),
        .Q(add_ln43_reg_1640[4]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_1640_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln43_reg_1640_reg[4]_i_1_n_5 ,\add_ln43_reg_1640_reg[4]_i_1_n_6 ,\add_ln43_reg_1640_reg[4]_i_1_n_7 ,\add_ln43_reg_1640_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln35_5_reg_1609[3:1]}),
        .O({add_ln43_fu_1260_p2[4:2],\NLW_add_ln43_reg_1640_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln32_4_reg_1588_reg[3],\add_ln43_reg_1640[4]_i_2_n_5 ,\add_ln43_reg_1640[4]_i_3_n_5 ,\add_ln43_reg_1640[4]_i_4_n_5 }));
  FDRE \add_ln43_reg_1640_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16400),
        .D(add_ln43_fu_1260_p2[5]),
        .Q(add_ln43_reg_1640[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16400),
        .D(add_ln43_fu_1260_p2[6]),
        .Q(add_ln43_reg_1640[6]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16400),
        .D(add_ln43_fu_1260_p2[7]),
        .Q(add_ln43_reg_1640[7]),
        .R(1'b0));
  FDRE \add_ln43_reg_1640_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_16400),
        .D(add_ln43_fu_1260_p2[8]),
        .Q(add_ln43_reg_1640[8]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_1640_reg[8]_i_2 
       (.CI(\add_ln43_reg_1640_reg[4]_i_1_n_5 ),
        .CO({\NLW_add_ln43_reg_1640_reg[8]_i_2_CO_UNCONNECTED [3],\add_ln43_reg_1640_reg[8]_i_2_n_6 ,\add_ln43_reg_1640_reg[8]_i_2_n_7 ,\add_ln43_reg_1640_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln43_fu_1260_p2[8:5]),
        .S({1'b0,select_ln32_4_reg_1588_reg[6:4]}));
  FDRE \and_ln32_reg_1593_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(and_ln32_reg_1593),
        .Q(and_ln32_reg_1593_pp1_iter1_reg),
        .R(1'b0));
  FDRE \and_ln32_reg_1593_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln32_reg_1593_pp1_iter1_reg),
        .Q(and_ln32_reg_1593_pp1_iter2_reg),
        .R(1'b0));
  FDRE \and_ln32_reg_1593_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(and_ln32_reg_1593_pp1_iter2_reg),
        .Q(and_ln32_reg_1593_pp1_iter3_reg),
        .R(1'b0));
  FDRE \and_ln32_reg_1593_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(p_1_in),
        .Q(and_ln32_reg_1593),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_3_fu_487_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg),
        .I2(ap_CS_fsm_state10),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_ap_ready),
        .I1(ap_CS_fsm_state2),
        .I2(ap_NS_fsm1),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\out_d_0_reg_492_reg_n_5_[1] ),
        .I1(\out_d_0_reg_492_reg_n_5_[0] ),
        .I2(\out_d_0_reg_492_reg_n_5_[4] ),
        .I3(\out_d_0_reg_492_reg_n_5_[2] ),
        .I4(\out_d_0_reg_492_reg_n_5_[3] ),
        .I5(ap_CS_fsm_state2),
        .O(grp_pointwise_conv2d_fix_3_fu_487_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(Q[4]),
        .I1(grp_pointwise_conv2d_fix_3_fu_487_ap_ready),
        .I2(grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[5]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_3_fu_487_ap_ready),
        .I3(Q[5]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(ap_CS_fsm_state3),
        .I1(i_0_reg_514_reg[0]),
        .I2(i_0_reg_514_reg[2]),
        .I3(i_0_reg_514_reg[3]),
        .I4(i_0_reg_514_reg[1]),
        .O(\ap_CS_fsm[3]_i_1__5_n_5 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm[4]_i_2__0_n_5 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hDF00DFDF)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(icmp_ln31_fu_1068_p2),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(output_r_ce0),
        .O(\ap_CS_fsm[4]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h0808AA0808080808)) 
    \ap_CS_fsm[5]_i_1__4 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(output_r_ce0),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(icmp_ln31_fu_1068_p2),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm[5]_i_1__4_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__5_n_5 ),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__4_n_5 ),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_state4),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(icmp_ln31_fu_1068_p2),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_rst_n),
        .I2(icmp_ln31_fu_1068_p2),
        .O(ap_enable_reg_pp1_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp1_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter3),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[11]_i_2 
       (.I0(buffer_0_reg_569[11]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[11]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[11]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[11]_i_3 
       (.I0(buffer_0_reg_569[10]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[10]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[11]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[11]_i_4 
       (.I0(buffer_0_reg_569[9]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[9]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[11]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[11]_i_5 
       (.I0(buffer_0_reg_569[8]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[8]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[11]_i_6 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[11]),
        .I3(sext_ln37_3_fu_1376_p1[11]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[11]),
        .O(\buffer_0_reg_569[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[11]_i_7 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[10]),
        .I3(sext_ln37_3_fu_1376_p1[10]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[10]),
        .O(\buffer_0_reg_569[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[11]_i_8 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[9]),
        .I3(sext_ln37_3_fu_1376_p1[9]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[9]),
        .O(\buffer_0_reg_569[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[11]_i_9 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[8]),
        .I3(sext_ln37_3_fu_1376_p1[8]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[8]),
        .O(\buffer_0_reg_569[11]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[15]_i_2 
       (.I0(buffer_0_reg_569[15]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[15]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[15]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[15]_i_3 
       (.I0(buffer_0_reg_569[14]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[15]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[15]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[15]_i_4 
       (.I0(buffer_0_reg_569[13]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[15]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[15]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[15]_i_5 
       (.I0(buffer_0_reg_569[12]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[12]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[15]_i_6 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[15]),
        .I3(sext_ln37_3_fu_1376_p1[15]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[15]),
        .O(\buffer_0_reg_569[15]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[15]_i_7 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[14]),
        .I3(sext_ln37_3_fu_1376_p1[14]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[15]),
        .O(\buffer_0_reg_569[15]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[15]_i_8 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[13]),
        .I3(sext_ln37_3_fu_1376_p1[13]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[15]),
        .O(\buffer_0_reg_569[15]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[15]_i_9 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[12]),
        .I3(sext_ln37_3_fu_1376_p1[12]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[12]),
        .O(\buffer_0_reg_569[15]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[19]_i_2 
       (.I0(buffer_0_reg_569[19]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[15]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[19]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[19]_i_3 
       (.I0(buffer_0_reg_569[18]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[15]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[19]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[19]_i_4 
       (.I0(buffer_0_reg_569[17]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[15]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[19]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[19]_i_5 
       (.I0(buffer_0_reg_569[16]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[15]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[19]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[19]_i_6 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[19]),
        .I3(sext_ln37_3_fu_1376_p1[18]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[15]),
        .O(\buffer_0_reg_569[19]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[19]_i_7 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[18]),
        .I3(sext_ln37_3_fu_1376_p1[18]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[15]),
        .O(\buffer_0_reg_569[19]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[19]_i_8 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[17]),
        .I3(sext_ln37_3_fu_1376_p1[17]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[15]),
        .O(\buffer_0_reg_569[19]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[19]_i_9 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[16]),
        .I3(sext_ln37_3_fu_1376_p1[16]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[15]),
        .O(\buffer_0_reg_569[19]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \buffer_0_reg_569[22]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln31_reg_1574_pp1_iter3_reg),
        .I2(output_r_ce0),
        .O(\buffer_0_reg_569[22]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[22]_i_3 
       (.I0(buffer_0_reg_569[21]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[15]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[22]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[22]_i_4 
       (.I0(buffer_0_reg_569[20]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[15]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[22]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[22]_i_5 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[22]),
        .I3(sext_ln37_3_fu_1376_p1[18]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[15]),
        .O(\buffer_0_reg_569[22]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[22]_i_6 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[21]),
        .I3(sext_ln37_3_fu_1376_p1[18]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[15]),
        .O(\buffer_0_reg_569[22]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[22]_i_7 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[20]),
        .I3(sext_ln37_3_fu_1376_p1[18]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[15]),
        .O(\buffer_0_reg_569[22]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[3]_i_2 
       (.I0(buffer_0_reg_569[3]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[3]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[3]_i_3 
       (.I0(buffer_0_reg_569[2]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[2]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[3]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[3]_i_4 
       (.I0(buffer_0_reg_569[1]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[1]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[3]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[3]_i_5 
       (.I0(buffer_0_reg_569[0]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[0]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[3]_i_6 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[3]),
        .I3(sext_ln37_3_fu_1376_p1[3]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[3]),
        .O(\buffer_0_reg_569[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[3]_i_7 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[2]),
        .I3(sext_ln37_3_fu_1376_p1[2]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[2]),
        .O(\buffer_0_reg_569[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[3]_i_8 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[1]),
        .I3(sext_ln37_3_fu_1376_p1[1]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[1]),
        .O(\buffer_0_reg_569[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[3]_i_9 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[0]),
        .I3(sext_ln37_3_fu_1376_p1[0]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[0]),
        .O(\buffer_0_reg_569[3]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[7]_i_2 
       (.I0(buffer_0_reg_569[7]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[7]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[7]_i_3 
       (.I0(buffer_0_reg_569[6]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[6]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[7]_i_4 
       (.I0(buffer_0_reg_569[5]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[5]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[7]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0000F0E2)) 
    \buffer_0_reg_569[7]_i_5 
       (.I0(buffer_0_reg_569[4]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[4]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(ap_CS_fsm_state4),
        .O(\buffer_0_reg_569[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[7]_i_6 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[7]),
        .I3(sext_ln37_3_fu_1376_p1[7]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[7]),
        .O(\buffer_0_reg_569[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[7]_i_7 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[6]),
        .I3(sext_ln37_3_fu_1376_p1[6]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[6]),
        .O(\buffer_0_reg_569[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[7]_i_8 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[5]),
        .I3(sext_ln37_3_fu_1376_p1[5]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[5]),
        .O(\buffer_0_reg_569[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF01FE0000EF10)) 
    \buffer_0_reg_569[7]_i_9 
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(buffer_0_reg_569[4]),
        .I3(sext_ln37_3_fu_1376_p1[4]),
        .I4(ap_CS_fsm_state4),
        .I5(sext_ln34_reg_1554[4]),
        .O(\buffer_0_reg_569[7]_i_9_n_5 ));
  FDRE \buffer_0_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[3]_i_1_n_12 ),
        .Q(buffer_0_reg_569[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[11]_i_1_n_10 ),
        .Q(buffer_0_reg_569[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[11]_i_1_n_9 ),
        .Q(buffer_0_reg_569[11]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_569_reg[11]_i_1 
       (.CI(\buffer_0_reg_569_reg[7]_i_1_n_5 ),
        .CO({\buffer_0_reg_569_reg[11]_i_1_n_5 ,\buffer_0_reg_569_reg[11]_i_1_n_6 ,\buffer_0_reg_569_reg[11]_i_1_n_7 ,\buffer_0_reg_569_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_569[11]_i_2_n_5 ,\buffer_0_reg_569[11]_i_3_n_5 ,\buffer_0_reg_569[11]_i_4_n_5 ,\buffer_0_reg_569[11]_i_5_n_5 }),
        .O({\buffer_0_reg_569_reg[11]_i_1_n_9 ,\buffer_0_reg_569_reg[11]_i_1_n_10 ,\buffer_0_reg_569_reg[11]_i_1_n_11 ,\buffer_0_reg_569_reg[11]_i_1_n_12 }),
        .S({\buffer_0_reg_569[11]_i_6_n_5 ,\buffer_0_reg_569[11]_i_7_n_5 ,\buffer_0_reg_569[11]_i_8_n_5 ,\buffer_0_reg_569[11]_i_9_n_5 }));
  FDRE \buffer_0_reg_569_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[15]_i_1_n_12 ),
        .Q(buffer_0_reg_569[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[15]_i_1_n_11 ),
        .Q(buffer_0_reg_569[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[15]_i_1_n_10 ),
        .Q(buffer_0_reg_569[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[15]_i_1_n_9 ),
        .Q(buffer_0_reg_569[15]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_569_reg[15]_i_1 
       (.CI(\buffer_0_reg_569_reg[11]_i_1_n_5 ),
        .CO({\buffer_0_reg_569_reg[15]_i_1_n_5 ,\buffer_0_reg_569_reg[15]_i_1_n_6 ,\buffer_0_reg_569_reg[15]_i_1_n_7 ,\buffer_0_reg_569_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_569[15]_i_2_n_5 ,\buffer_0_reg_569[15]_i_3_n_5 ,\buffer_0_reg_569[15]_i_4_n_5 ,\buffer_0_reg_569[15]_i_5_n_5 }),
        .O({\buffer_0_reg_569_reg[15]_i_1_n_9 ,\buffer_0_reg_569_reg[15]_i_1_n_10 ,\buffer_0_reg_569_reg[15]_i_1_n_11 ,\buffer_0_reg_569_reg[15]_i_1_n_12 }),
        .S({\buffer_0_reg_569[15]_i_6_n_5 ,\buffer_0_reg_569[15]_i_7_n_5 ,\buffer_0_reg_569[15]_i_8_n_5 ,\buffer_0_reg_569[15]_i_9_n_5 }));
  FDRE \buffer_0_reg_569_reg[16] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[19]_i_1_n_12 ),
        .Q(buffer_0_reg_569[16]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[17] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[19]_i_1_n_11 ),
        .Q(buffer_0_reg_569[17]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[18] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[19]_i_1_n_10 ),
        .Q(buffer_0_reg_569[18]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[19] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[19]_i_1_n_9 ),
        .Q(buffer_0_reg_569[19]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_569_reg[19]_i_1 
       (.CI(\buffer_0_reg_569_reg[15]_i_1_n_5 ),
        .CO({\buffer_0_reg_569_reg[19]_i_1_n_5 ,\buffer_0_reg_569_reg[19]_i_1_n_6 ,\buffer_0_reg_569_reg[19]_i_1_n_7 ,\buffer_0_reg_569_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_569[19]_i_2_n_5 ,\buffer_0_reg_569[19]_i_3_n_5 ,\buffer_0_reg_569[19]_i_4_n_5 ,\buffer_0_reg_569[19]_i_5_n_5 }),
        .O({\buffer_0_reg_569_reg[19]_i_1_n_9 ,\buffer_0_reg_569_reg[19]_i_1_n_10 ,\buffer_0_reg_569_reg[19]_i_1_n_11 ,\buffer_0_reg_569_reg[19]_i_1_n_12 }),
        .S({\buffer_0_reg_569[19]_i_6_n_5 ,\buffer_0_reg_569[19]_i_7_n_5 ,\buffer_0_reg_569[19]_i_8_n_5 ,\buffer_0_reg_569[19]_i_9_n_5 }));
  FDRE \buffer_0_reg_569_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[3]_i_1_n_11 ),
        .Q(buffer_0_reg_569[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[20] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[22]_i_2_n_12 ),
        .Q(buffer_0_reg_569[20]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[21] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[22]_i_2_n_11 ),
        .Q(buffer_0_reg_569[21]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[22] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[22]_i_2_n_10 ),
        .Q(buffer_0_reg_569[22]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_569_reg[22]_i_2 
       (.CI(\buffer_0_reg_569_reg[19]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_569_reg[22]_i_2_CO_UNCONNECTED [3:2],\buffer_0_reg_569_reg[22]_i_2_n_7 ,\buffer_0_reg_569_reg[22]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buffer_0_reg_569[22]_i_3_n_5 ,\buffer_0_reg_569[22]_i_4_n_5 }),
        .O({\NLW_buffer_0_reg_569_reg[22]_i_2_O_UNCONNECTED [3],\buffer_0_reg_569_reg[22]_i_2_n_10 ,\buffer_0_reg_569_reg[22]_i_2_n_11 ,\buffer_0_reg_569_reg[22]_i_2_n_12 }),
        .S({1'b0,\buffer_0_reg_569[22]_i_5_n_5 ,\buffer_0_reg_569[22]_i_6_n_5 ,\buffer_0_reg_569[22]_i_7_n_5 }));
  FDRE \buffer_0_reg_569_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[3]_i_1_n_10 ),
        .Q(buffer_0_reg_569[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[3]_i_1_n_9 ),
        .Q(buffer_0_reg_569[3]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_569_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\buffer_0_reg_569_reg[3]_i_1_n_5 ,\buffer_0_reg_569_reg[3]_i_1_n_6 ,\buffer_0_reg_569_reg[3]_i_1_n_7 ,\buffer_0_reg_569_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_569[3]_i_2_n_5 ,\buffer_0_reg_569[3]_i_3_n_5 ,\buffer_0_reg_569[3]_i_4_n_5 ,\buffer_0_reg_569[3]_i_5_n_5 }),
        .O({\buffer_0_reg_569_reg[3]_i_1_n_9 ,\buffer_0_reg_569_reg[3]_i_1_n_10 ,\buffer_0_reg_569_reg[3]_i_1_n_11 ,\buffer_0_reg_569_reg[3]_i_1_n_12 }),
        .S({\buffer_0_reg_569[3]_i_6_n_5 ,\buffer_0_reg_569[3]_i_7_n_5 ,\buffer_0_reg_569[3]_i_8_n_5 ,\buffer_0_reg_569[3]_i_9_n_5 }));
  FDRE \buffer_0_reg_569_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[7]_i_1_n_12 ),
        .Q(buffer_0_reg_569[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[7]_i_1_n_11 ),
        .Q(buffer_0_reg_569[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[7]_i_1_n_10 ),
        .Q(buffer_0_reg_569[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[7]_i_1_n_9 ),
        .Q(buffer_0_reg_569[7]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_569_reg[7]_i_1 
       (.CI(\buffer_0_reg_569_reg[3]_i_1_n_5 ),
        .CO({\buffer_0_reg_569_reg[7]_i_1_n_5 ,\buffer_0_reg_569_reg[7]_i_1_n_6 ,\buffer_0_reg_569_reg[7]_i_1_n_7 ,\buffer_0_reg_569_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_569[7]_i_2_n_5 ,\buffer_0_reg_569[7]_i_3_n_5 ,\buffer_0_reg_569[7]_i_4_n_5 ,\buffer_0_reg_569[7]_i_5_n_5 }),
        .O({\buffer_0_reg_569_reg[7]_i_1_n_9 ,\buffer_0_reg_569_reg[7]_i_1_n_10 ,\buffer_0_reg_569_reg[7]_i_1_n_11 ,\buffer_0_reg_569_reg[7]_i_1_n_12 }),
        .S({\buffer_0_reg_569[7]_i_6_n_5 ,\buffer_0_reg_569[7]_i_7_n_5 ,\buffer_0_reg_569[7]_i_8_n_5 ,\buffer_0_reg_569[7]_i_9_n_5 }));
  FDRE \buffer_0_reg_569_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[11]_i_1_n_12 ),
        .Q(buffer_0_reg_569[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_569_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_569[22]_i_1_n_5 ),
        .D(\buffer_0_reg_569_reg[11]_i_1_n_11 ),
        .Q(buffer_0_reg_569[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg_i_1
       (.I0(Q[4]),
        .I1(grp_pointwise_conv2d_fix_3_fu_487_ap_ready),
        .I2(grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg),
        .O(\ap_CS_fsm_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_514[0]_i_1 
       (.I0(i_0_reg_514_reg[0]),
        .O(mux_1_2));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_reg_514[1]_i_1 
       (.I0(i_0_reg_514_reg[0]),
        .I1(i_0_reg_514_reg[1]),
        .O(\i_0_reg_514[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_reg_514[2]_i_1 
       (.I0(i_0_reg_514_reg[0]),
        .I1(i_0_reg_514_reg[1]),
        .I2(i_0_reg_514_reg[2]),
        .O(i_fu_672_p2[2]));
  LUT6 #(
    .INIT(64'h22222222222A2222)) 
    \i_0_reg_514[3]_i_1 
       (.I0(i_0_reg_5140),
        .I1(ap_CS_fsm_state3),
        .I2(i_0_reg_514_reg[0]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[3]),
        .I5(i_0_reg_514_reg[1]),
        .O(i_0_reg_514));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \i_0_reg_514[3]_i_2 
       (.I0(i_0_reg_514_reg[1]),
        .I1(i_0_reg_514_reg[3]),
        .I2(i_0_reg_514_reg[2]),
        .I3(i_0_reg_514_reg[0]),
        .I4(ap_CS_fsm_state3),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_reg_514[3]_i_3 
       (.I0(i_0_reg_514_reg[1]),
        .I1(i_0_reg_514_reg[0]),
        .I2(i_0_reg_514_reg[2]),
        .I3(i_0_reg_514_reg[3]),
        .O(i_fu_672_p2[3]));
  FDRE \i_0_reg_514_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(mux_1_2),
        .Q(i_0_reg_514_reg[0]),
        .R(i_0_reg_514));
  FDRE \i_0_reg_514_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\i_0_reg_514[1]_i_1_n_5 ),
        .Q(i_0_reg_514_reg[1]),
        .R(i_0_reg_514));
  FDRE \i_0_reg_514_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_fu_672_p2[2]),
        .Q(i_0_reg_514_reg[2]),
        .R(i_0_reg_514));
  FDRE \i_0_reg_514_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_fu_672_p2[3]),
        .Q(i_0_reg_514_reg[3]),
        .R(i_0_reg_514));
  FDRE \icmp_ln31_reg_1574_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(\icmp_ln31_reg_1574_reg_n_5_[0] ),
        .Q(icmp_ln31_reg_1574_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1574_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1574_pp1_iter1_reg),
        .Q(icmp_ln31_reg_1574_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1574_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1574_pp1_iter2_reg),
        .Q(icmp_ln31_reg_1574_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1574_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln31_fu_1068_p2),
        .Q(\icmp_ln31_reg_1574_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1583_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln33_reg_1583),
        .Q(icmp_ln33_reg_1583_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1583_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln33_reg_1583_pp1_iter1_reg),
        .Q(icmp_ln33_reg_1583_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1583_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln33_reg_1583_pp1_iter2_reg),
        .Q(icmp_ln33_reg_1583_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1583_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(icmp_ln33_fu_1086_p2),
        .Q(icmp_ln33_reg_1583),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln35_2_reg_1636[0]_i_1 
       (.I0(icmp_ln35_2_fu_1255_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln31_reg_1574_reg_n_5_[0] ),
        .I3(icmp_ln35_2_reg_1636),
        .O(\icmp_ln35_2_reg_1636[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \icmp_ln35_2_reg_1636[0]_i_2 
       (.I0(in_d_reg_1620[0]),
        .I1(in_d_reg_1620[2]),
        .I2(in_d_reg_1620[3]),
        .I3(in_d_reg_1620[1]),
        .O(icmp_ln35_2_fu_1255_p2));
  FDRE \icmp_ln35_2_reg_1636_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln35_2_reg_1636),
        .Q(icmp_ln35_2_reg_1636_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln35_2_reg_1636_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln35_2_reg_1636_pp1_iter2_reg),
        .Q(icmp_ln35_2_reg_1636_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln35_2_reg_1636_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln35_2_reg_1636[0]_i_1_n_5 ),
        .Q(icmp_ln35_2_reg_1636),
        .R(1'b0));
  FDRE \in_d_0_reg_579_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5791),
        .D(in_d_reg_1620[0]),
        .Q(in_d_0_reg_579[0]),
        .R(ap_CS_fsm_state4));
  FDRE \in_d_0_reg_579_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5791),
        .D(in_d_reg_1620[1]),
        .Q(in_d_0_reg_579[1]),
        .R(ap_CS_fsm_state4));
  FDRE \in_d_0_reg_579_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5791),
        .D(in_d_reg_1620[2]),
        .Q(in_d_0_reg_579[2]),
        .R(ap_CS_fsm_state4));
  FDRE \in_d_0_reg_579_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5791),
        .D(in_d_reg_1620[3]),
        .Q(in_d_0_reg_579[3]),
        .R(ap_CS_fsm_state4));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    \in_d_reg_1620[0]_i_1 
       (.I0(icmp_ln33_fu_1086_p2),
        .I1(p_1_in),
        .I2(in_d_reg_1620[0]),
        .I3(in_d_0_reg_5791),
        .I4(in_d_0_reg_579[0]),
        .O(in_d_fu_1218_p2[0]));
  LUT6 #(
    .INIT(64'h050A0303050A0C0C)) 
    \in_d_reg_1620[1]_i_1 
       (.I0(in_d_reg_1620[0]),
        .I1(in_d_0_reg_579[0]),
        .I2(p_0_in2_out),
        .I3(in_d_reg_1620[1]),
        .I4(in_d_0_reg_5791),
        .I5(in_d_0_reg_579[1]),
        .O(in_d_fu_1218_p2[1]));
  LUT6 #(
    .INIT(64'hA9AAA9A9A9AAAAAA)) 
    \in_d_reg_1620[2]_i_1 
       (.I0(\in_d_reg_1620[3]_i_2_n_5 ),
        .I1(icmp_ln33_fu_1086_p2),
        .I2(p_1_in),
        .I3(in_d_reg_1620[2]),
        .I4(in_d_0_reg_5791),
        .I5(in_d_0_reg_579[2]),
        .O(in_d_fu_1218_p2[2]));
  LUT6 #(
    .INIT(64'h000057F70000A808)) 
    \in_d_reg_1620[3]_i_1 
       (.I0(\in_d_reg_1620[3]_i_2_n_5 ),
        .I1(in_d_0_reg_579[2]),
        .I2(in_d_0_reg_5791),
        .I3(in_d_reg_1620[2]),
        .I4(p_0_in2_out),
        .I5(ap_phi_mux_in_d_0_phi_fu_583_p4[3]),
        .O(in_d_fu_1218_p2[3]));
  LUT6 #(
    .INIT(64'h0A000C0C0A000000)) 
    \in_d_reg_1620[3]_i_2 
       (.I0(in_d_reg_1620[1]),
        .I1(in_d_0_reg_579[1]),
        .I2(p_0_in2_out),
        .I3(in_d_reg_1620[0]),
        .I4(in_d_0_reg_5791),
        .I5(in_d_0_reg_579[0]),
        .O(\in_d_reg_1620[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \in_d_reg_1620[3]_i_3 
       (.I0(icmp_ln33_fu_1086_p2),
        .I1(p_1_in),
        .O(p_0_in2_out));
  FDRE \in_d_reg_1620_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(in_d_fu_1218_p2[0]),
        .Q(in_d_reg_1620[0]),
        .R(1'b0));
  FDRE \in_d_reg_1620_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(in_d_fu_1218_p2[1]),
        .Q(in_d_reg_1620[1]),
        .R(1'b0));
  FDRE \in_d_reg_1620_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(in_d_fu_1218_p2[2]),
        .Q(in_d_reg_1620[2]),
        .R(1'b0));
  FDRE \in_d_reg_1620_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(in_d_fu_1218_p2[3]),
        .Q(in_d_reg_1620[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten18_reg_525[0]_i_1 
       (.I0(indvar_flatten18_reg_525_reg[0]),
        .O(add_ln31_fu_1074_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten18_reg_525[10]_i_1 
       (.I0(indvar_flatten18_reg_525_reg[8]),
        .I1(indvar_flatten18_reg_525_reg[6]),
        .I2(\indvar_flatten18_reg_525[10]_i_2_n_5 ),
        .I3(indvar_flatten18_reg_525_reg[7]),
        .I4(indvar_flatten18_reg_525_reg[9]),
        .I5(indvar_flatten18_reg_525_reg[10]),
        .O(add_ln31_fu_1074_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten18_reg_525[10]_i_2 
       (.I0(indvar_flatten18_reg_525_reg[5]),
        .I1(indvar_flatten18_reg_525_reg[3]),
        .I2(indvar_flatten18_reg_525_reg[1]),
        .I3(indvar_flatten18_reg_525_reg[0]),
        .I4(indvar_flatten18_reg_525_reg[2]),
        .I5(indvar_flatten18_reg_525_reg[4]),
        .O(\indvar_flatten18_reg_525[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten18_reg_525[1]_i_1 
       (.I0(indvar_flatten18_reg_525_reg[0]),
        .I1(indvar_flatten18_reg_525_reg[1]),
        .O(add_ln31_fu_1074_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten18_reg_525[2]_i_1 
       (.I0(indvar_flatten18_reg_525_reg[0]),
        .I1(indvar_flatten18_reg_525_reg[1]),
        .I2(indvar_flatten18_reg_525_reg[2]),
        .O(add_ln31_fu_1074_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten18_reg_525[3]_i_1 
       (.I0(indvar_flatten18_reg_525_reg[1]),
        .I1(indvar_flatten18_reg_525_reg[0]),
        .I2(indvar_flatten18_reg_525_reg[2]),
        .I3(indvar_flatten18_reg_525_reg[3]),
        .O(add_ln31_fu_1074_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten18_reg_525[4]_i_1 
       (.I0(indvar_flatten18_reg_525_reg[2]),
        .I1(indvar_flatten18_reg_525_reg[0]),
        .I2(indvar_flatten18_reg_525_reg[1]),
        .I3(indvar_flatten18_reg_525_reg[3]),
        .I4(indvar_flatten18_reg_525_reg[4]),
        .O(add_ln31_fu_1074_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten18_reg_525[5]_i_1 
       (.I0(indvar_flatten18_reg_525_reg[3]),
        .I1(indvar_flatten18_reg_525_reg[1]),
        .I2(indvar_flatten18_reg_525_reg[0]),
        .I3(indvar_flatten18_reg_525_reg[2]),
        .I4(indvar_flatten18_reg_525_reg[4]),
        .I5(indvar_flatten18_reg_525_reg[5]),
        .O(add_ln31_fu_1074_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten18_reg_525[6]_i_1 
       (.I0(\indvar_flatten18_reg_525[10]_i_2_n_5 ),
        .I1(indvar_flatten18_reg_525_reg[6]),
        .O(add_ln31_fu_1074_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten18_reg_525[7]_i_1 
       (.I0(\indvar_flatten18_reg_525[10]_i_2_n_5 ),
        .I1(indvar_flatten18_reg_525_reg[6]),
        .I2(indvar_flatten18_reg_525_reg[7]),
        .O(add_ln31_fu_1074_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten18_reg_525[8]_i_1 
       (.I0(indvar_flatten18_reg_525_reg[6]),
        .I1(\indvar_flatten18_reg_525[10]_i_2_n_5 ),
        .I2(indvar_flatten18_reg_525_reg[7]),
        .I3(indvar_flatten18_reg_525_reg[8]),
        .O(add_ln31_fu_1074_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten18_reg_525[9]_i_1 
       (.I0(indvar_flatten18_reg_525_reg[7]),
        .I1(\indvar_flatten18_reg_525[10]_i_2_n_5 ),
        .I2(indvar_flatten18_reg_525_reg[6]),
        .I3(indvar_flatten18_reg_525_reg[8]),
        .I4(indvar_flatten18_reg_525_reg[9]),
        .O(add_ln31_fu_1074_p2[9]));
  FDRE \indvar_flatten18_reg_525_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(add_ln31_fu_1074_p2[0]),
        .Q(indvar_flatten18_reg_525_reg[0]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_525_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(add_ln31_fu_1074_p2[10]),
        .Q(indvar_flatten18_reg_525_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_525_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(add_ln31_fu_1074_p2[1]),
        .Q(indvar_flatten18_reg_525_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_525_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(add_ln31_fu_1074_p2[2]),
        .Q(indvar_flatten18_reg_525_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_525_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(add_ln31_fu_1074_p2[3]),
        .Q(indvar_flatten18_reg_525_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_525_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(add_ln31_fu_1074_p2[4]),
        .Q(indvar_flatten18_reg_525_reg[4]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_525_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(add_ln31_fu_1074_p2[5]),
        .Q(indvar_flatten18_reg_525_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_525_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(add_ln31_fu_1074_p2[6]),
        .Q(indvar_flatten18_reg_525_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_525_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(add_ln31_fu_1074_p2[7]),
        .Q(indvar_flatten18_reg_525_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_525_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(add_ln31_fu_1074_p2[8]),
        .Q(indvar_flatten18_reg_525_reg[8]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten18_reg_525_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(add_ln31_fu_1074_p2[9]),
        .Q(indvar_flatten18_reg_525_reg[9]),
        .R(ap_CS_fsm_state4));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_reg_547[0]_i_1 
       (.I0(icmp_ln33_fu_1086_p2),
        .I1(indvar_flatten_reg_547_reg[0]),
        .O(\indvar_flatten_reg_547[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_reg_547[1]_i_1 
       (.I0(indvar_flatten_reg_547_reg[1]),
        .I1(indvar_flatten_reg_547_reg[0]),
        .I2(icmp_ln33_fu_1086_p2),
        .O(\indvar_flatten_reg_547[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \indvar_flatten_reg_547[2]_i_1 
       (.I0(indvar_flatten_reg_547_reg[2]),
        .I1(indvar_flatten_reg_547_reg[1]),
        .I2(indvar_flatten_reg_547_reg[0]),
        .I3(icmp_ln33_fu_1086_p2),
        .O(\indvar_flatten_reg_547[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \indvar_flatten_reg_547[3]_i_1 
       (.I0(indvar_flatten_reg_547_reg[3]),
        .I1(indvar_flatten_reg_547_reg[2]),
        .I2(indvar_flatten_reg_547_reg[0]),
        .I3(indvar_flatten_reg_547_reg[1]),
        .I4(icmp_ln33_fu_1086_p2),
        .O(\indvar_flatten_reg_547[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \indvar_flatten_reg_547[4]_i_1 
       (.I0(indvar_flatten_reg_547_reg[4]),
        .I1(indvar_flatten_reg_547_reg[3]),
        .I2(indvar_flatten_reg_547_reg[1]),
        .I3(indvar_flatten_reg_547_reg[0]),
        .I4(indvar_flatten_reg_547_reg[2]),
        .I5(icmp_ln33_fu_1086_p2),
        .O(\indvar_flatten_reg_547[4]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_reg_547[5]_i_1 
       (.I0(indvar_flatten_reg_547_reg[5]),
        .I1(\indvar_flatten_reg_547[5]_i_2_n_5 ),
        .I2(icmp_ln33_fu_1086_p2),
        .O(\indvar_flatten_reg_547[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar_flatten_reg_547[5]_i_2 
       (.I0(indvar_flatten_reg_547_reg[4]),
        .I1(indvar_flatten_reg_547_reg[2]),
        .I2(indvar_flatten_reg_547_reg[0]),
        .I3(indvar_flatten_reg_547_reg[1]),
        .I4(indvar_flatten_reg_547_reg[3]),
        .O(\indvar_flatten_reg_547[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \indvar_flatten_reg_547[6]_i_1 
       (.I0(indvar_flatten_reg_547_reg[6]),
        .I1(\indvar_flatten_reg_547[7]_i_2_n_5 ),
        .I2(icmp_ln33_fu_1086_p2),
        .O(\indvar_flatten_reg_547[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \indvar_flatten_reg_547[7]_i_1 
       (.I0(indvar_flatten_reg_547_reg[7]),
        .I1(indvar_flatten_reg_547_reg[6]),
        .I2(\indvar_flatten_reg_547[7]_i_2_n_5 ),
        .I3(icmp_ln33_fu_1086_p2),
        .O(\indvar_flatten_reg_547[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_reg_547[7]_i_2 
       (.I0(indvar_flatten_reg_547_reg[5]),
        .I1(indvar_flatten_reg_547_reg[3]),
        .I2(indvar_flatten_reg_547_reg[1]),
        .I3(indvar_flatten_reg_547_reg[0]),
        .I4(indvar_flatten_reg_547_reg[2]),
        .I5(indvar_flatten_reg_547_reg[4]),
        .O(\indvar_flatten_reg_547[7]_i_2_n_5 ));
  FDRE \indvar_flatten_reg_547_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(\indvar_flatten_reg_547[0]_i_1_n_5 ),
        .Q(indvar_flatten_reg_547_reg[0]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_547_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(\indvar_flatten_reg_547[1]_i_1_n_5 ),
        .Q(indvar_flatten_reg_547_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_547_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(\indvar_flatten_reg_547[2]_i_1_n_5 ),
        .Q(indvar_flatten_reg_547_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_547_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(\indvar_flatten_reg_547[3]_i_1_n_5 ),
        .Q(indvar_flatten_reg_547_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_547_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(\indvar_flatten_reg_547[4]_i_1_n_5 ),
        .Q(indvar_flatten_reg_547_reg[4]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_547_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(\indvar_flatten_reg_547[5]_i_1_n_5 ),
        .Q(indvar_flatten_reg_547_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_547_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(\indvar_flatten_reg_547[6]_i_1_n_5 ),
        .Q(indvar_flatten_reg_547_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten_reg_547_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(\indvar_flatten_reg_547[7]_i_1_n_5 ),
        .Q(indvar_flatten_reg_547_reg[7]),
        .R(ap_CS_fsm_state4));
  LUT6 #(
    .INIT(64'hD3A41135D484646C)) 
    \kernel_buffer_15_016_fu_462[0]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(i_0_reg_514_reg[2]),
        .I3(i_0_reg_514_reg[0]),
        .I4(tmp_3_fu_687_p129[3]),
        .I5(i_0_reg_514_reg[1]),
        .O(mux_6_0[0]));
  LUT6 #(
    .INIT(64'h6FF887438D85A298)) 
    \kernel_buffer_15_016_fu_462[0]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[0]),
        .I4(i_0_reg_514_reg[2]),
        .I5(i_0_reg_514_reg[1]),
        .O(mux_6_1[0]));
  LUT6 #(
    .INIT(64'h26583EE8B8B91B1A)) 
    \kernel_buffer_15_016_fu_462[10]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[0]),
        .I5(i_0_reg_514_reg[1]),
        .O(mux_6_0[10]));
  LUT6 #(
    .INIT(64'h25AE15C2A9182E1A)) 
    \kernel_buffer_15_016_fu_462[10]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[0]),
        .I5(i_0_reg_514_reg[1]),
        .O(mux_6_1[10]));
  LUT6 #(
    .INIT(64'h61ACBB05E4C376C0)) 
    \kernel_buffer_15_016_fu_462[11]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[0]),
        .I5(i_0_reg_514_reg[1]),
        .O(mux_6_0[11]));
  LUT6 #(
    .INIT(64'h1340070E9C44D11F)) 
    \kernel_buffer_15_016_fu_462[11]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(i_0_reg_514_reg[1]),
        .I3(tmp_3_fu_687_p129[3]),
        .I4(i_0_reg_514_reg[0]),
        .I5(i_0_reg_514_reg[2]),
        .O(mux_6_1[11]));
  LUT6 #(
    .INIT(64'h22C91D004AC83F9E)) 
    \kernel_buffer_15_016_fu_462[12]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_0[12]));
  LUT6 #(
    .INIT(64'hFE5A5882918C84F5)) 
    \kernel_buffer_15_016_fu_462[12]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[0]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[2]),
        .O(mux_6_1[12]));
  LUT6 #(
    .INIT(64'h3FCF2E6083C0C61B)) 
    \kernel_buffer_15_016_fu_462[13]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_0[13]));
  LUT6 #(
    .INIT(64'h06366E94B7698415)) 
    \kernel_buffer_15_016_fu_462[13]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[0]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[2]),
        .O(mux_6_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \kernel_buffer_15_016_fu_462[14]_i_1 
       (.I0(mux_6_1[15]),
        .I1(tmp_3_fu_687_p129[6]),
        .I2(mux_6_0[14]),
        .O(tmp_3_fu_687_p130[14]));
  LUT6 #(
    .INIT(64'h27CD3E70C380D71A)) 
    \kernel_buffer_15_016_fu_462[14]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_0[14]));
  LUT6 #(
    .INIT(64'h8B56CEA97FAEF1F4)) 
    \kernel_buffer_15_016_fu_462[1]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_0[1]));
  LUT6 #(
    .INIT(64'h5593F5F8BB1F4803)) 
    \kernel_buffer_15_016_fu_462[1]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_1[1]));
  LUT6 #(
    .INIT(64'h5B1A0C72ED4874A3)) 
    \kernel_buffer_15_016_fu_462[2]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[0]),
        .I5(i_0_reg_514_reg[1]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hC3000D5559F140E6)) 
    \kernel_buffer_15_016_fu_462[2]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(i_0_reg_514_reg[0]),
        .I3(tmp_3_fu_687_p129[3]),
        .I4(i_0_reg_514_reg[2]),
        .I5(i_0_reg_514_reg[1]),
        .O(mux_6_1[2]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \kernel_buffer_15_016_fu_462[31]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(i_0_reg_514_reg[3]),
        .I2(i_0_reg_514_reg[2]),
        .I3(i_0_reg_514_reg[0]),
        .I4(i_0_reg_514_reg[1]),
        .O(kernel_buffer_15_016_fu_4620));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \kernel_buffer_15_016_fu_462[31]_i_2 
       (.I0(mux_6_1[15]),
        .I1(tmp_3_fu_687_p129[6]),
        .I2(mux_6_0[15]),
        .O(tmp_3_fu_687_p130[15]));
  LUT6 #(
    .INIT(64'hA63658B6B749841D)) 
    \kernel_buffer_15_016_fu_462[31]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[0]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[2]),
        .O(mux_6_1[15]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \kernel_buffer_15_016_fu_462[31]_i_4 
       (.I0(shl_ln_reg_1561[4]),
        .I1(shl_ln_reg_1561[3]),
        .I2(i_0_reg_514_reg[3]),
        .I3(shl_ln_reg_1561[5]),
        .I4(shl_ln_reg_1561[6]),
        .O(tmp_3_fu_687_p129[6]));
  LUT6 #(
    .INIT(64'h27CD3E60C380D71A)) 
    \kernel_buffer_15_016_fu_462[31]_i_5 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_0[15]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \kernel_buffer_15_016_fu_462[31]_i_6 
       (.I0(i_0_reg_514_reg[3]),
        .I1(shl_ln_reg_1561[3]),
        .I2(shl_ln_reg_1561[4]),
        .I3(shl_ln_reg_1561[5]),
        .O(tmp_3_fu_687_p129[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \kernel_buffer_15_016_fu_462[31]_i_7 
       (.I0(shl_ln_reg_1561[3]),
        .I1(i_0_reg_514_reg[3]),
        .I2(shl_ln_reg_1561[4]),
        .O(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \kernel_buffer_15_016_fu_462[31]_i_8 
       (.I0(shl_ln_reg_1561[3]),
        .I1(i_0_reg_514_reg[3]),
        .O(tmp_3_fu_687_p129[3]));
  LUT6 #(
    .INIT(64'h7598D5B561137AD6)) 
    \kernel_buffer_15_016_fu_462[3]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[0]),
        .I4(i_0_reg_514_reg[2]),
        .I5(i_0_reg_514_reg[1]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h14FFC96690B4ECE4)) 
    \kernel_buffer_15_016_fu_462[3]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_1[3]));
  LUT6 #(
    .INIT(64'h3BFE0A51722D649F)) 
    \kernel_buffer_15_016_fu_462[4]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h82723F81CF188226)) 
    \kernel_buffer_15_016_fu_462[4]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[0]),
        .I4(i_0_reg_514_reg[2]),
        .I5(i_0_reg_514_reg[1]),
        .O(mux_6_1[4]));
  LUT6 #(
    .INIT(64'hFBBCF53526016AAA)) 
    \kernel_buffer_15_016_fu_462[5]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[1]),
        .I4(i_0_reg_514_reg[2]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h1845CCA858F719BD)) 
    \kernel_buffer_15_016_fu_462[5]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(i_0_reg_514_reg[1]),
        .I3(i_0_reg_514_reg[0]),
        .I4(tmp_3_fu_687_p129[3]),
        .I5(i_0_reg_514_reg[2]),
        .O(mux_6_1[5]));
  LUT6 #(
    .INIT(64'h3E0EED1FDAB575D2)) 
    \kernel_buffer_15_016_fu_462[6]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[0]),
        .I5(i_0_reg_514_reg[1]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h5A5C5B0075F2C098)) 
    \kernel_buffer_15_016_fu_462[6]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_1[6]));
  LUT6 #(
    .INIT(64'h2D9DA2521F82CD57)) 
    \kernel_buffer_15_016_fu_462[7]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[1]),
        .I4(i_0_reg_514_reg[2]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h2C244A06580E5511)) 
    \kernel_buffer_15_016_fu_462[7]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(i_0_reg_514_reg[0]),
        .I3(tmp_3_fu_687_p129[3]),
        .I4(i_0_reg_514_reg[2]),
        .I5(i_0_reg_514_reg[1]),
        .O(mux_6_1[7]));
  LUT6 #(
    .INIT(64'h4CCD5FB47F8CFDCD)) 
    \kernel_buffer_15_016_fu_462[8]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h92F8D592749C9251)) 
    \kernel_buffer_15_016_fu_462[8]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[1]),
        .I4(i_0_reg_514_reg[0]),
        .I5(i_0_reg_514_reg[2]),
        .O(mux_6_1[8]));
  LUT6 #(
    .INIT(64'h6F5441208C72C756)) 
    \kernel_buffer_15_016_fu_462[9]_i_2 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[1]),
        .I5(i_0_reg_514_reg[0]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h366C89795A094162)) 
    \kernel_buffer_15_016_fu_462[9]_i_3 
       (.I0(tmp_3_fu_687_p129[5]),
        .I1(\kernel_buffer_15_016_fu_462[31]_i_7_n_5 ),
        .I2(tmp_3_fu_687_p129[3]),
        .I3(i_0_reg_514_reg[2]),
        .I4(i_0_reg_514_reg[0]),
        .I5(i_0_reg_514_reg[1]),
        .O(mux_6_1[9]));
  FDRE \kernel_buffer_15_016_fu_462_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_016_fu_462[0]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[0]_i_1 
       (.I0(mux_6_0[0]),
        .I1(mux_6_1[0]),
        .O(tmp_3_fu_687_p130[0]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_016_fu_462[10]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[10]_i_1 
       (.I0(mux_6_0[10]),
        .I1(mux_6_1[10]),
        .O(tmp_3_fu_687_p130[10]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_016_fu_462[11]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[11]_i_1 
       (.I0(mux_6_0[11]),
        .I1(mux_6_1[11]),
        .O(tmp_3_fu_687_p130[11]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_016_fu_462[12]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[12]_i_1 
       (.I0(mux_6_0[12]),
        .I1(mux_6_1[12]),
        .O(tmp_3_fu_687_p130[12]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_016_fu_462[13]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[13]_i_1 
       (.I0(mux_6_0[13]),
        .I1(mux_6_1[13]),
        .O(tmp_3_fu_687_p130[13]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_016_fu_462[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_462_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_016_fu_462[1]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[1]_i_1 
       (.I0(mux_6_0[1]),
        .I1(mux_6_1[1]),
        .O(tmp_3_fu_687_p130[1]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_016_fu_462[2]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[2]_i_1 
       (.I0(mux_6_0[2]),
        .I1(mux_6_1[2]),
        .O(tmp_3_fu_687_p130[2]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_016_fu_462[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_462_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_016_fu_462[3]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[3]_i_1 
       (.I0(mux_6_0[3]),
        .I1(mux_6_1[3]),
        .O(tmp_3_fu_687_p130[3]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_016_fu_462[4]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[4]_i_1 
       (.I0(mux_6_0[4]),
        .I1(mux_6_1[4]),
        .O(tmp_3_fu_687_p130[4]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_016_fu_462[5]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[5]_i_1 
       (.I0(mux_6_0[5]),
        .I1(mux_6_1[5]),
        .O(tmp_3_fu_687_p130[5]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_016_fu_462[6]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[6]_i_1 
       (.I0(mux_6_0[6]),
        .I1(mux_6_1[6]),
        .O(tmp_3_fu_687_p130[6]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_016_fu_462[7]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[7]_i_1 
       (.I0(mux_6_0[7]),
        .I1(mux_6_1[7]),
        .O(tmp_3_fu_687_p130[7]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_016_fu_462[8]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[8]_i_1 
       (.I0(mux_6_0[8]),
        .I1(mux_6_1[8]),
        .O(tmp_3_fu_687_p130[8]),
        .S(tmp_3_fu_687_p129[6]));
  FDRE \kernel_buffer_15_016_fu_462_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4620),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_016_fu_462[9]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_462_reg[9]_i_1 
       (.I0(mux_6_0[9]),
        .I1(mux_6_1[9]),
        .O(tmp_3_fu_687_p130[9]),
        .S(tmp_3_fu_687_p129[6]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \kernel_buffer_15_17_fu_410[31]_i_1 
       (.I0(i_0_reg_514_reg[2]),
        .I1(i_0_reg_514_reg[0]),
        .I2(i_0_reg_514_reg[3]),
        .I3(i_0_reg_514_reg[1]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_17_fu_4100));
  FDRE \kernel_buffer_15_17_fu_410_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_17_fu_410[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_17_fu_410[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_17_fu_410[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_17_fu_410[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_17_fu_410[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_17_fu_410[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_17_fu_410[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_17_fu_410[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_17_fu_410[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_17_fu_410[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_17_fu_410[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_17_fu_410[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_17_fu_410[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_17_fu_410[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_17_fu_410[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_410_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4100),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_17_fu_410[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00100000)) 
    \kernel_buffer_15_18_fu_414[31]_i_1 
       (.I0(i_0_reg_514_reg[0]),
        .I1(i_0_reg_514_reg[2]),
        .I2(i_0_reg_514_reg[1]),
        .I3(i_0_reg_514_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_18_fu_4140));
  FDRE \kernel_buffer_15_18_fu_414_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_18_fu_414[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_18_fu_414[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_18_fu_414[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_18_fu_414[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_18_fu_414[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_18_fu_414[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_18_fu_414[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_18_fu_414[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_18_fu_414[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_18_fu_414[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_18_fu_414[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_18_fu_414[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_18_fu_414[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_18_fu_414[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_18_fu_414[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_414_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4140),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_18_fu_414[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \kernel_buffer_15_19_fu_418[31]_i_1 
       (.I0(i_0_reg_514_reg[2]),
        .I1(i_0_reg_514_reg[1]),
        .I2(i_0_reg_514_reg[0]),
        .I3(i_0_reg_514_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_19_fu_4180));
  FDRE \kernel_buffer_15_19_fu_418_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_19_fu_418[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_19_fu_418[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_19_fu_418[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_19_fu_418[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_19_fu_418[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_19_fu_418[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_19_fu_418[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_19_fu_418[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_19_fu_418[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_19_fu_418[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_19_fu_418[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_19_fu_418[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_19_fu_418[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_19_fu_418[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_19_fu_418[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_418_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4180),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_19_fu_418[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00040000)) 
    \kernel_buffer_15_20_fu_422[31]_i_1 
       (.I0(i_0_reg_514_reg[0]),
        .I1(i_0_reg_514_reg[2]),
        .I2(i_0_reg_514_reg[3]),
        .I3(i_0_reg_514_reg[1]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_20_fu_4220));
  FDRE \kernel_buffer_15_20_fu_422_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_20_fu_422[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_20_fu_422[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_20_fu_422[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_20_fu_422[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_20_fu_422[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_20_fu_422[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_20_fu_422[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_20_fu_422[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_20_fu_422[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_20_fu_422[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_20_fu_422[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_20_fu_422[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_20_fu_422[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_20_fu_422[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_20_fu_422[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_422_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4220),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_20_fu_422[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080000)) 
    \kernel_buffer_15_21_fu_426[31]_i_1 
       (.I0(i_0_reg_514_reg[0]),
        .I1(i_0_reg_514_reg[2]),
        .I2(i_0_reg_514_reg[3]),
        .I3(i_0_reg_514_reg[1]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_21_fu_4260));
  FDRE \kernel_buffer_15_21_fu_426_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_21_fu_426[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_21_fu_426[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_21_fu_426[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_21_fu_426[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_21_fu_426[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_21_fu_426[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_21_fu_426[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_21_fu_426[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_21_fu_426[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_21_fu_426[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_21_fu_426[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_21_fu_426[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_21_fu_426[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_21_fu_426[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_21_fu_426[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_426_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4260),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_21_fu_426[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \kernel_buffer_15_22_fu_430[31]_i_1 
       (.I0(i_0_reg_514_reg[0]),
        .I1(i_0_reg_514_reg[1]),
        .I2(i_0_reg_514_reg[2]),
        .I3(i_0_reg_514_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_22_fu_4300));
  FDRE \kernel_buffer_15_22_fu_430_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_22_fu_430[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_22_fu_430[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_22_fu_430[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_22_fu_430[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_22_fu_430[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_22_fu_430[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_22_fu_430[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_22_fu_430[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_22_fu_430[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_22_fu_430[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_22_fu_430[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_22_fu_430[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_22_fu_430[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_22_fu_430[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_22_fu_430[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_430_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4300),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_22_fu_430[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \kernel_buffer_15_23_fu_434[31]_i_1 
       (.I0(i_0_reg_514_reg[1]),
        .I1(i_0_reg_514_reg[0]),
        .I2(i_0_reg_514_reg[2]),
        .I3(i_0_reg_514_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_23_fu_4340));
  FDRE \kernel_buffer_15_23_fu_434_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_23_fu_434[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_23_fu_434[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_23_fu_434[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_23_fu_434[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_23_fu_434[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_23_fu_434[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_23_fu_434[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_23_fu_434[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_23_fu_434[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_23_fu_434[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_23_fu_434[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_23_fu_434[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_23_fu_434[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_23_fu_434[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_23_fu_434[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_434_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4340),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_23_fu_434[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \kernel_buffer_15_24_fu_438[31]_i_1 
       (.I0(i_0_reg_514_reg[2]),
        .I1(i_0_reg_514_reg[0]),
        .I2(i_0_reg_514_reg[3]),
        .I3(i_0_reg_514_reg[1]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_24_fu_4380));
  FDRE \kernel_buffer_15_24_fu_438_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_24_fu_438[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_24_fu_438[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_24_fu_438[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_24_fu_438[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_24_fu_438[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_24_fu_438[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_24_fu_438[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_24_fu_438[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_24_fu_438[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_24_fu_438[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_24_fu_438[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_24_fu_438[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_24_fu_438[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_24_fu_438[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_24_fu_438[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_438_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4380),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_24_fu_438[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h10000000)) 
    \kernel_buffer_15_25_fu_442[31]_i_1 
       (.I0(i_0_reg_514_reg[0]),
        .I1(i_0_reg_514_reg[2]),
        .I2(i_0_reg_514_reg[1]),
        .I3(i_0_reg_514_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_25_fu_4420));
  FDRE \kernel_buffer_15_25_fu_442_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_25_fu_442[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_25_fu_442[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_25_fu_442[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_25_fu_442[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_25_fu_442[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_25_fu_442[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_25_fu_442[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_25_fu_442[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_25_fu_442[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_25_fu_442[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_25_fu_442[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_25_fu_442[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_25_fu_442[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_25_fu_442[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_25_fu_442[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_442_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4420),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_25_fu_442[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \kernel_buffer_15_26_fu_446[31]_i_1 
       (.I0(i_0_reg_514_reg[2]),
        .I1(i_0_reg_514_reg[1]),
        .I2(i_0_reg_514_reg[0]),
        .I3(i_0_reg_514_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_26_fu_4460));
  FDRE \kernel_buffer_15_26_fu_446_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_26_fu_446[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_26_fu_446[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_26_fu_446[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_26_fu_446[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_26_fu_446[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_26_fu_446[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_26_fu_446[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_26_fu_446[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_26_fu_446[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_26_fu_446[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_26_fu_446[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_26_fu_446[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_26_fu_446[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_26_fu_446[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_26_fu_446[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_446_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4460),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_26_fu_446[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \kernel_buffer_15_27_fu_450[31]_i_1 
       (.I0(i_0_reg_514_reg[0]),
        .I1(i_0_reg_514_reg[2]),
        .I2(i_0_reg_514_reg[3]),
        .I3(i_0_reg_514_reg[1]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_27_fu_4500));
  FDRE \kernel_buffer_15_27_fu_450_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_27_fu_450[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_27_fu_450[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_27_fu_450[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_27_fu_450[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_27_fu_450[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_27_fu_450[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_27_fu_450[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_27_fu_450[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_27_fu_450[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_27_fu_450[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_27_fu_450[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_27_fu_450[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_27_fu_450[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_27_fu_450[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_27_fu_450[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_450_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4500),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_27_fu_450[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \kernel_buffer_15_28_fu_454[31]_i_1 
       (.I0(i_0_reg_514_reg[0]),
        .I1(i_0_reg_514_reg[2]),
        .I2(i_0_reg_514_reg[3]),
        .I3(i_0_reg_514_reg[1]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_28_fu_4540));
  FDRE \kernel_buffer_15_28_fu_454_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_28_fu_454[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_28_fu_454[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_28_fu_454[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_28_fu_454[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_28_fu_454[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_28_fu_454[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_28_fu_454[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_28_fu_454[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_28_fu_454[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_28_fu_454[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_28_fu_454[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_28_fu_454[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_28_fu_454[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_28_fu_454[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_28_fu_454[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_454_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4540),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_28_fu_454[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \kernel_buffer_15_29_fu_458[31]_i_1 
       (.I0(i_0_reg_514_reg[0]),
        .I1(i_0_reg_514_reg[1]),
        .I2(i_0_reg_514_reg[2]),
        .I3(i_0_reg_514_reg[3]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_29_fu_4580));
  FDRE \kernel_buffer_15_29_fu_458_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_29_fu_458[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_29_fu_458[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_29_fu_458[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_29_fu_458[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_29_fu_458[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_29_fu_458[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_29_fu_458[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_29_fu_458[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_29_fu_458[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_29_fu_458[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_29_fu_458[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_29_fu_458[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_29_fu_458[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_29_fu_458[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_29_fu_458[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_458_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4580),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_29_fu_458[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \kernel_buffer_15_fu_406[31]_i_1 
       (.I0(i_0_reg_514_reg[0]),
        .I1(i_0_reg_514_reg[2]),
        .I2(i_0_reg_514_reg[3]),
        .I3(i_0_reg_514_reg[1]),
        .I4(ap_CS_fsm_state3),
        .O(kernel_buffer_15_fu_4060));
  FDRE \kernel_buffer_15_fu_406_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[0]),
        .Q(kernel_buffer_15_fu_406[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[10]),
        .Q(kernel_buffer_15_fu_406[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[11]),
        .Q(kernel_buffer_15_fu_406[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[12]),
        .Q(kernel_buffer_15_fu_406[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[13]),
        .Q(kernel_buffer_15_fu_406[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[14] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[14]),
        .Q(kernel_buffer_15_fu_406[14]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[1]),
        .Q(kernel_buffer_15_fu_406[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[2]),
        .Q(kernel_buffer_15_fu_406[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[15]),
        .Q(kernel_buffer_15_fu_406[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[3]),
        .Q(kernel_buffer_15_fu_406[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[4]),
        .Q(kernel_buffer_15_fu_406[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[5]),
        .Q(kernel_buffer_15_fu_406[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[6]),
        .Q(kernel_buffer_15_fu_406[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[7]),
        .Q(kernel_buffer_15_fu_406[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[8]),
        .Q(kernel_buffer_15_fu_406[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_406_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4060),
        .D(tmp_3_fu_687_p130[9]),
        .Q(kernel_buffer_15_fu_406[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln37_fu_1350_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln37_fu_1350_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln37_fu_1350_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln37_fu_1350_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln37_fu_1350_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln37_fu_1350_p2_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln37_fu_1350_p2_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln37_fu_1350_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln37_fu_1350_p2_OVERFLOW_UNCONNECTED),
        .P({mul_ln37_fu_1350_p2_n_63,mul_ln37_fu_1350_p2_n_64,mul_ln37_fu_1350_p2_n_65,mul_ln37_fu_1350_p2_n_66,mul_ln37_fu_1350_p2_n_67,mul_ln37_fu_1350_p2_n_68,mul_ln37_fu_1350_p2_n_69,mul_ln37_fu_1350_p2_n_70,mul_ln37_fu_1350_p2_n_71,mul_ln37_fu_1350_p2_n_72,mul_ln37_fu_1350_p2_n_73,mul_ln37_fu_1350_p2_n_74,mul_ln37_fu_1350_p2_n_75,mul_ln37_fu_1350_p2_n_76,mul_ln37_fu_1350_p2_n_77,mul_ln37_fu_1350_p2_n_78,mul_ln37_fu_1350_p2_n_79,mul_ln37_fu_1350_p2_n_80,mul_ln37_fu_1350_p2_n_81,mul_ln37_fu_1350_p2_n_82,mul_ln37_fu_1350_p2_n_83,mul_ln37_fu_1350_p2_n_84,mul_ln37_fu_1350_p2_n_85,mul_ln37_fu_1350_p2_n_86,mul_ln37_fu_1350_p2_n_87,mul_ln37_fu_1350_p2_n_88,mul_ln37_fu_1350_p2_n_89,mul_ln37_fu_1350_p2_n_90,mul_ln37_fu_1350_p2_n_91,mul_ln37_fu_1350_p2_n_92,mul_ln37_fu_1350_p2_n_93,mul_ln37_fu_1350_p2_n_94,mul_ln37_fu_1350_p2_n_95,mul_ln37_fu_1350_p2_n_96,mul_ln37_fu_1350_p2_n_97,mul_ln37_fu_1350_p2_n_98,mul_ln37_fu_1350_p2_n_99,mul_ln37_fu_1350_p2_n_100,mul_ln37_fu_1350_p2_n_101,mul_ln37_fu_1350_p2_n_102,mul_ln37_fu_1350_p2_n_103,mul_ln37_fu_1350_p2_n_104,mul_ln37_fu_1350_p2_n_105,mul_ln37_fu_1350_p2_n_106,mul_ln37_fu_1350_p2_n_107,mul_ln37_fu_1350_p2_n_108,mul_ln37_fu_1350_p2_n_109,mul_ln37_fu_1350_p2_n_110}),
        .PATTERNBDETECT(NLW_mul_ln37_fu_1350_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln37_fu_1350_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln37_fu_1350_p2_n_111,mul_ln37_fu_1350_p2_n_112,mul_ln37_fu_1350_p2_n_113,mul_ln37_fu_1350_p2_n_114,mul_ln37_fu_1350_p2_n_115,mul_ln37_fu_1350_p2_n_116,mul_ln37_fu_1350_p2_n_117,mul_ln37_fu_1350_p2_n_118,mul_ln37_fu_1350_p2_n_119,mul_ln37_fu_1350_p2_n_120,mul_ln37_fu_1350_p2_n_121,mul_ln37_fu_1350_p2_n_122,mul_ln37_fu_1350_p2_n_123,mul_ln37_fu_1350_p2_n_124,mul_ln37_fu_1350_p2_n_125,mul_ln37_fu_1350_p2_n_126,mul_ln37_fu_1350_p2_n_127,mul_ln37_fu_1350_p2_n_128,mul_ln37_fu_1350_p2_n_129,mul_ln37_fu_1350_p2_n_130,mul_ln37_fu_1350_p2_n_131,mul_ln37_fu_1350_p2_n_132,mul_ln37_fu_1350_p2_n_133,mul_ln37_fu_1350_p2_n_134,mul_ln37_fu_1350_p2_n_135,mul_ln37_fu_1350_p2_n_136,mul_ln37_fu_1350_p2_n_137,mul_ln37_fu_1350_p2_n_138,mul_ln37_fu_1350_p2_n_139,mul_ln37_fu_1350_p2_n_140,mul_ln37_fu_1350_p2_n_141,mul_ln37_fu_1350_p2_n_142,mul_ln37_fu_1350_p2_n_143,mul_ln37_fu_1350_p2_n_144,mul_ln37_fu_1350_p2_n_145,mul_ln37_fu_1350_p2_n_146,mul_ln37_fu_1350_p2_n_147,mul_ln37_fu_1350_p2_n_148,mul_ln37_fu_1350_p2_n_149,mul_ln37_fu_1350_p2_n_150,mul_ln37_fu_1350_p2_n_151,mul_ln37_fu_1350_p2_n_152,mul_ln37_fu_1350_p2_n_153,mul_ln37_fu_1350_p2_n_154,mul_ln37_fu_1350_p2_n_155,mul_ln37_fu_1350_p2_n_156,mul_ln37_fu_1350_p2_n_157,mul_ln37_fu_1350_p2_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln37_fu_1350_p2_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln37_fu_1350_p2_i_1
       (.I0(icmp_ln31_reg_1574_pp1_iter1_reg),
        .O(mul_ln37_fu_1350_p2_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln37_reg_1655[16]_i_1 
       (.I0(icmp_ln31_reg_1574_pp1_iter2_reg),
        .O(\mul_ln37_reg_1655[16]_i_1_n_5 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln37_reg_1655_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln37_reg_1655_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31],tmp_fu_1310_p18[31]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln37_reg_1655_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln37_reg_1655_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln37_reg_1655_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln37_fu_1350_p2_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln37_fu_1350_p2_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\mul_ln37_reg_1655[16]_i_1_n_5 ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln37_reg_1655_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln37_reg_1655_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln37_reg_1655_reg_n_63,mul_ln37_reg_1655_reg_n_64,mul_ln37_reg_1655_reg_n_65,mul_ln37_reg_1655_reg_n_66,mul_ln37_reg_1655_reg_n_67,mul_ln37_reg_1655_reg_n_68,mul_ln37_reg_1655_reg_n_69,mul_ln37_reg_1655_reg_n_70,mul_ln37_reg_1655_reg_n_71,mul_ln37_reg_1655_reg_n_72,mul_ln37_reg_1655_reg_n_73,mul_ln37_reg_1655_reg_n_74,mul_ln37_reg_1655_reg_n_75,mul_ln37_reg_1655_reg_n_76,mul_ln37_reg_1655_reg_n_77,mul_ln37_reg_1655_reg_n_78,mul_ln37_reg_1655_reg_n_79,mul_ln37_reg_1655_reg_n_80,mul_ln37_reg_1655_reg_n_81,mul_ln37_reg_1655_reg_n_82,mul_ln37_reg_1655_reg_n_83,mul_ln37_reg_1655_reg_n_84,mul_ln37_reg_1655_reg_n_85,mul_ln37_reg_1655_reg_n_86,mul_ln37_reg_1655_reg_n_87,mul_ln37_reg_1655_reg_n_88,mul_ln37_reg_1655_reg_n_89,mul_ln37_reg_1655_reg_n_90,mul_ln37_reg_1655_reg_n_91,mul_ln37_reg_1655_reg_n_92,mul_ln37_reg_1655_reg_n_93,mul_ln37_reg_1655_reg_n_94,mul_ln37_reg_1655_reg_n_95,sext_ln37_3_fu_1376_p1[18:4]}),
        .PATTERNBDETECT(NLW_mul_ln37_reg_1655_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln37_reg_1655_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_ln37_fu_1350_p2_n_111,mul_ln37_fu_1350_p2_n_112,mul_ln37_fu_1350_p2_n_113,mul_ln37_fu_1350_p2_n_114,mul_ln37_fu_1350_p2_n_115,mul_ln37_fu_1350_p2_n_116,mul_ln37_fu_1350_p2_n_117,mul_ln37_fu_1350_p2_n_118,mul_ln37_fu_1350_p2_n_119,mul_ln37_fu_1350_p2_n_120,mul_ln37_fu_1350_p2_n_121,mul_ln37_fu_1350_p2_n_122,mul_ln37_fu_1350_p2_n_123,mul_ln37_fu_1350_p2_n_124,mul_ln37_fu_1350_p2_n_125,mul_ln37_fu_1350_p2_n_126,mul_ln37_fu_1350_p2_n_127,mul_ln37_fu_1350_p2_n_128,mul_ln37_fu_1350_p2_n_129,mul_ln37_fu_1350_p2_n_130,mul_ln37_fu_1350_p2_n_131,mul_ln37_fu_1350_p2_n_132,mul_ln37_fu_1350_p2_n_133,mul_ln37_fu_1350_p2_n_134,mul_ln37_fu_1350_p2_n_135,mul_ln37_fu_1350_p2_n_136,mul_ln37_fu_1350_p2_n_137,mul_ln37_fu_1350_p2_n_138,mul_ln37_fu_1350_p2_n_139,mul_ln37_fu_1350_p2_n_140,mul_ln37_fu_1350_p2_n_141,mul_ln37_fu_1350_p2_n_142,mul_ln37_fu_1350_p2_n_143,mul_ln37_fu_1350_p2_n_144,mul_ln37_fu_1350_p2_n_145,mul_ln37_fu_1350_p2_n_146,mul_ln37_fu_1350_p2_n_147,mul_ln37_fu_1350_p2_n_148,mul_ln37_fu_1350_p2_n_149,mul_ln37_fu_1350_p2_n_150,mul_ln37_fu_1350_p2_n_151,mul_ln37_fu_1350_p2_n_152,mul_ln37_fu_1350_p2_n_153,mul_ln37_fu_1350_p2_n_154,mul_ln37_fu_1350_p2_n_155,mul_ln37_fu_1350_p2_n_156,mul_ln37_fu_1350_p2_n_157,mul_ln37_fu_1350_p2_n_158}),
        .PCOUT(NLW_mul_ln37_reg_1655_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln37_reg_1655_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln37_reg_1655_reg[13] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1655[16]_i_1_n_5 ),
        .D(mul_ln37_fu_1350_p2_n_97),
        .Q(sext_ln37_3_fu_1376_p1[0]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1655_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1655[16]_i_1_n_5 ),
        .D(mul_ln37_fu_1350_p2_n_96),
        .Q(sext_ln37_3_fu_1376_p1[1]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1655_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1655[16]_i_1_n_5 ),
        .D(mul_ln37_fu_1350_p2_n_95),
        .Q(sext_ln37_3_fu_1376_p1[2]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1655_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1655[16]_i_1_n_5 ),
        .D(mul_ln37_fu_1350_p2_n_94),
        .Q(sext_ln37_3_fu_1376_p1[3]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_4ns_9ns_9s_12_1_1 network_mac_muladd_4ns_9ns_9s_12_1_1_U108
       (.DI(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_24),
        .E(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .P(P),
        .Q({Q[5],Q[3],Q[1]}),
        .add_ln45_reg_1554_reg(add_ln45_reg_1554_reg),
        .add_ln45_reg_1554_reg_0(add_ln45_reg_1554_reg_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_phi_mux_in_d_0_phi_fu_583_p4(ap_phi_mux_in_d_0_phi_fu_583_p4),
        .icmp_ln31_fu_1068_p2(icmp_ln31_fu_1068_p2),
        .\icmp_ln31_reg_1574_reg[0] (indvar_flatten18_reg_525_reg),
        .icmp_ln33_fu_1086_p2(icmp_ln33_fu_1086_p2),
        .\icmp_ln33_reg_1583_reg[0] (indvar_flatten_reg_547_reg),
        .in_d_0_reg_579(in_d_0_reg_579),
        .in_d_0_reg_5791(in_d_0_reg_5791),
        .\in_d_0_reg_579_reg[0] (\icmp_ln31_reg_1574_reg_n_5_[0] ),
        .input_r_address0(input_r_address0),
        .out_w_0_reg_558(out_w_0_reg_558),
        .\out_w_0_reg_558_reg[0] (select_ln32_fu_1092_p3),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_1_in(p_1_in),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(out_h_0_reg_536_reg),
        .p_9(ap_CS_fsm_pp1_stage0),
        .p_i_29__4(select_ln35_5_reg_1609),
        .ram_reg_0_i_25__0(ram_reg_0_i_25__0),
        .ram_reg_0_i_25__0_0(ram_reg_0_i_25__0_0),
        .ram_reg_0_i_25__0_1(ram_reg_0_i_25__0_1),
        .ram_reg_0_i_25__0_2(ram_reg_0_i_25__0_2),
        .ram_reg_0_i_87(ram_reg_0_i_87),
        .ram_reg_0_i_87_0(ram_reg_0_i_87_0),
        .\select_ln35_4_reg_1603_reg[3] (in_d_reg_1620),
        .\select_ln35_5_reg_1609_reg[1] (network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_25));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_8 network_mux_164_32_1_1_U107
       (.A({tmp_fu_1310_p18[31],tmp_fu_1310_p18[14:0]}),
        .Q({\select_ln35_4_reg_1603_pp1_iter1_reg_reg_n_5_[3] ,p_2_in,\select_ln35_4_reg_1603_pp1_iter1_reg_reg_n_5_[1] ,\select_ln35_4_reg_1603_pp1_iter1_reg_reg_n_5_[0] }),
        .mul_ln37_fu_1350_p2_i_18_0({kernel_buffer_15_23_fu_434[31],kernel_buffer_15_23_fu_434[14:0]}),
        .mul_ln37_fu_1350_p2_i_18_1({kernel_buffer_15_22_fu_430[31],kernel_buffer_15_22_fu_430[14:0]}),
        .mul_ln37_fu_1350_p2_i_18_2({kernel_buffer_15_21_fu_426[31],kernel_buffer_15_21_fu_426[14:0]}),
        .mul_ln37_fu_1350_p2_i_18_3({kernel_buffer_15_20_fu_422[31],kernel_buffer_15_20_fu_422[14:0]}),
        .mul_ln37_fu_1350_p2_i_18_4({kernel_buffer_15_19_fu_418[31],kernel_buffer_15_19_fu_418[14:0]}),
        .mul_ln37_fu_1350_p2_i_18_5({kernel_buffer_15_18_fu_414[31],kernel_buffer_15_18_fu_414[14:0]}),
        .mul_ln37_fu_1350_p2_i_18_6({kernel_buffer_15_17_fu_410[31],kernel_buffer_15_17_fu_410[14:0]}),
        .mul_ln37_fu_1350_p2_i_18_7({kernel_buffer_15_fu_406[31],kernel_buffer_15_fu_406[14:0]}),
        .mul_ln37_fu_1350_p2_i_19_0({kernel_buffer_15_016_fu_462[31],kernel_buffer_15_016_fu_462[14:0]}),
        .mul_ln37_fu_1350_p2_i_19_1({kernel_buffer_15_29_fu_458[31],kernel_buffer_15_29_fu_458[14:0]}),
        .mul_ln37_fu_1350_p2_i_19_2({kernel_buffer_15_28_fu_454[31],kernel_buffer_15_28_fu_454[14:0]}),
        .mul_ln37_fu_1350_p2_i_19_3({kernel_buffer_15_27_fu_450[31],kernel_buffer_15_27_fu_450[14:0]}),
        .mul_ln37_fu_1350_p2_i_19_4({kernel_buffer_15_26_fu_446[31],kernel_buffer_15_26_fu_446[14:0]}),
        .mul_ln37_fu_1350_p2_i_19_5({kernel_buffer_15_25_fu_442[31],kernel_buffer_15_25_fu_442[14:0]}),
        .mul_ln37_fu_1350_p2_i_19_6({kernel_buffer_15_24_fu_438[31],kernel_buffer_15_24_fu_438[14:0]}));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_492[4]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state10),
        .O(out_d_0_reg_492));
  FDRE \out_d_0_reg_492_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1549[0]),
        .Q(\out_d_0_reg_492_reg_n_5_[0] ),
        .R(out_d_0_reg_492));
  FDRE \out_d_0_reg_492_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1549[1]),
        .Q(\out_d_0_reg_492_reg_n_5_[1] ),
        .R(out_d_0_reg_492));
  FDRE \out_d_0_reg_492_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1549[2]),
        .Q(\out_d_0_reg_492_reg_n_5_[2] ),
        .R(out_d_0_reg_492));
  FDRE \out_d_0_reg_492_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1549[3]),
        .Q(\out_d_0_reg_492_reg_n_5_[3] ),
        .R(out_d_0_reg_492));
  FDRE \out_d_0_reg_492_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(out_d_reg_1549[4]),
        .Q(\out_d_0_reg_492_reg_n_5_[4] ),
        .R(out_d_0_reg_492));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_1549[0]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[0] ),
        .O(out_d_fu_606_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_1549[1]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[0] ),
        .I1(\out_d_0_reg_492_reg_n_5_[1] ),
        .O(\out_d_reg_1549[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_1549[2]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[0] ),
        .I1(\out_d_0_reg_492_reg_n_5_[1] ),
        .I2(\out_d_0_reg_492_reg_n_5_[2] ),
        .O(out_d_fu_606_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_reg_1549[3]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[1] ),
        .I1(\out_d_0_reg_492_reg_n_5_[0] ),
        .I2(\out_d_0_reg_492_reg_n_5_[2] ),
        .I3(\out_d_0_reg_492_reg_n_5_[3] ),
        .O(out_d_fu_606_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_reg_1549[4]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[2] ),
        .I1(\out_d_0_reg_492_reg_n_5_[0] ),
        .I2(\out_d_0_reg_492_reg_n_5_[1] ),
        .I3(\out_d_0_reg_492_reg_n_5_[3] ),
        .I4(\out_d_0_reg_492_reg_n_5_[4] ),
        .O(out_d_fu_606_p2[4]));
  FDRE \out_d_reg_1549_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_606_p2[0]),
        .Q(out_d_reg_1549[0]),
        .R(1'b0));
  FDRE \out_d_reg_1549_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_d_reg_1549[1]_i_1_n_5 ),
        .Q(out_d_reg_1549[1]),
        .R(1'b0));
  FDRE \out_d_reg_1549_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_606_p2[2]),
        .Q(out_d_reg_1549[2]),
        .R(1'b0));
  FDRE \out_d_reg_1549_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_606_p2[3]),
        .Q(out_d_reg_1549[3]),
        .R(1'b0));
  FDRE \out_d_reg_1549_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_606_p2[4]),
        .Q(out_d_reg_1549[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_0_reg_536[0]_i_1 
       (.I0(out_h_0_reg_536_reg[0]),
        .O(\out_h_0_reg_536[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_0_reg_536[1]_i_1 
       (.I0(out_h_0_reg_536_reg[0]),
        .I1(out_h_0_reg_536_reg[1]),
        .O(out_h_fu_1080_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_0_reg_536[2]_i_1 
       (.I0(out_h_0_reg_536_reg[0]),
        .I1(out_h_0_reg_536_reg[1]),
        .I2(out_h_0_reg_536_reg[2]),
        .O(out_h_fu_1080_p2[2]));
  LUT4 #(
    .INIT(16'h2000)) 
    \out_h_0_reg_536[3]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_fu_1068_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln33_fu_1086_p2),
        .O(out_h_0_reg_536));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_0_reg_536[3]_i_2 
       (.I0(out_h_0_reg_536_reg[1]),
        .I1(out_h_0_reg_536_reg[0]),
        .I2(out_h_0_reg_536_reg[2]),
        .I3(out_h_0_reg_536_reg[3]),
        .O(out_h_fu_1080_p2[3]));
  FDRE \out_h_0_reg_536_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_536),
        .D(\out_h_0_reg_536[0]_i_1_n_5 ),
        .Q(out_h_0_reg_536_reg[0]),
        .R(ap_CS_fsm_state4));
  FDRE \out_h_0_reg_536_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_536),
        .D(out_h_fu_1080_p2[1]),
        .Q(out_h_0_reg_536_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \out_h_0_reg_536_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_536),
        .D(out_h_fu_1080_p2[2]),
        .Q(out_h_0_reg_536_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \out_h_0_reg_536_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_536),
        .D(out_h_fu_1080_p2[3]),
        .Q(out_h_0_reg_536_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_0_reg_558_reg[0] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5791),
        .D(select_ln35_5_reg_1609[0]),
        .Q(out_w_0_reg_558[0]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_0_reg_558_reg[1] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5791),
        .D(select_ln35_5_reg_1609[1]),
        .Q(out_w_0_reg_558[1]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_0_reg_558_reg[2] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5791),
        .D(select_ln35_5_reg_1609[2]),
        .Q(out_w_0_reg_558[2]),
        .R(ap_CS_fsm_state4));
  FDRE \out_w_0_reg_558_reg[3] 
       (.C(ap_clk),
        .CE(in_d_0_reg_5791),
        .D(select_ln35_5_reg_1609[3]),
        .Q(out_w_0_reg_558[3]),
        .R(ap_CS_fsm_state4));
  FDRE \phi_mul_reg_503_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1540[10]),
        .Q(phi_mul_reg_503[10]),
        .R(out_d_0_reg_492));
  FDRE \phi_mul_reg_503_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1540[11]),
        .Q(phi_mul_reg_503[11]),
        .R(out_d_0_reg_492));
  FDRE \phi_mul_reg_503_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1540[1]),
        .Q(phi_mul_reg_503[1]),
        .R(out_d_0_reg_492));
  FDRE \phi_mul_reg_503_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1540[2]),
        .Q(phi_mul_reg_503[2]),
        .R(out_d_0_reg_492));
  FDRE \phi_mul_reg_503_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1540[3]),
        .Q(phi_mul_reg_503[3]),
        .R(out_d_0_reg_492));
  FDRE \phi_mul_reg_503_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1540[4]),
        .Q(phi_mul_reg_503[4]),
        .R(out_d_0_reg_492));
  FDRE \phi_mul_reg_503_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1540[5]),
        .Q(phi_mul_reg_503[5]),
        .R(out_d_0_reg_492));
  FDRE \phi_mul_reg_503_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1540[6]),
        .Q(phi_mul_reg_503[6]),
        .R(out_d_0_reg_492));
  FDRE \phi_mul_reg_503_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1540[7]),
        .Q(phi_mul_reg_503[7]),
        .R(out_d_0_reg_492));
  FDRE \phi_mul_reg_503_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1540[8]),
        .Q(phi_mul_reg_503[8]),
        .R(out_d_0_reg_492));
  FDRE \phi_mul_reg_503_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln24_reg_1540[9]),
        .Q(phi_mul_reg_503[9]),
        .R(out_d_0_reg_492));
  CARRY4 ram_reg_0_i_169
       (.CI(ram_reg_0_i_195_n_5),
        .CO({ram_reg_0_i_169_n_5,ram_reg_0_i_169_n_6,ram_reg_0_i_169_n_7,ram_reg_0_i_169_n_8}),
        .CYINIT(1'b0),
        .DI({zext_ln24_reg_1535[10:9],ram_reg_0_i_326_n_5,add_ln43_reg_1640_pp1_iter3_reg[8]}),
        .O(zext_ln43_fu_1431_p1[8:5]),
        .S({ram_reg_0_i_327_n_5,ram_reg_0_i_328_n_5,ram_reg_0_i_329_n_5,ram_reg_0_i_330_n_5}));
  CARRY4 ram_reg_0_i_195
       (.CI(ram_reg_0_i_216_n_5),
        .CO({ram_reg_0_i_195_n_5,ram_reg_0_i_195_n_6,ram_reg_0_i_195_n_7,ram_reg_0_i_195_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln24_reg_1535[7:4]),
        .O({zext_ln43_fu_1431_p1[4:2],grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[4]}),
        .S({ram_reg_0_i_365_n_5,ram_reg_0_i_366_n_5,ram_reg_0_i_367_n_5,ram_reg_0_i_368_n_5}));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_208
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(sext_ln43_2_fu_1411_p1[2]),
        .I4(Q[1]),
        .I5(sext_ln43_2_fu_1111_p1[2]),
        .O(ram_reg_0_i_208_n_5));
  CARRY4 ram_reg_0_i_216
       (.CI(1'b0),
        .CO({ram_reg_0_i_216_n_5,ram_reg_0_i_216_n_6,ram_reg_0_i_216_n_7,ram_reg_0_i_216_n_8}),
        .CYINIT(1'b0),
        .DI({zext_ln24_reg_1535[3:1],1'b0}),
        .O({grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[3],zext_ln43_fu_1431_p1[1:0],grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[0]}),
        .S({ram_reg_0_i_395_n_5,ram_reg_0_i_396_n_5,ram_reg_0_i_397_n_5,ram_reg_0_i_398_n_5}));
  LUT6 #(
    .INIT(64'h88A8888888888888)) 
    ram_reg_0_i_23
       (.I0(ram_reg_0),
        .I1(ram_reg_0_0),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm_reg[30] ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_233
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[0]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(sext_ln43_2_fu_1411_p1[0]),
        .I4(Q[1]),
        .I5(sext_ln43_2_fu_1111_p1[0]),
        .O(ram_reg_0_i_233_n_5));
  CARRY4 ram_reg_0_i_284
       (.CI(1'b0),
        .CO({ram_reg_0_i_284_n_5,ram_reg_0_i_284_n_6,ram_reg_0_i_284_n_7,ram_reg_0_i_284_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_3_fu_1376_p1[3:0]),
        .O(trunc_ln42_fu_1394_p1[3:0]),
        .S({ram_reg_0_i_472_n_5,ram_reg_0_i_473_n_5,ram_reg_0_i_474_n_5,ram_reg_0_i_475_n_5}));
  CARRY4 ram_reg_0_i_285
       (.CI(ram_reg_0_i_476_n_5),
        .CO({NLW_ram_reg_0_i_285_CO_UNCONNECTED[3:2],ram_reg_0_i_285_n_7,ram_reg_0_i_285_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln35_fu_1361_p3[20:19]}),
        .O({NLW_ram_reg_0_i_285_O_UNCONNECTED[3],trunc_ln42_fu_1394_p1[16],NLW_ram_reg_0_i_285_O_UNCONNECTED[1:0]}),
        .S({1'b0,ram_reg_0_i_479_n_5,ram_reg_0_i_480_n_5,ram_reg_0_i_481_n_5}));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_0_i_292
       (.I0(icmp_ln35_2_reg_1636_pp1_iter3_reg),
        .I1(output_r_ce0),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\icmp_ln35_2_reg_1636_pp1_iter3_reg_reg[0]_0 ));
  CARRY4 ram_reg_0_i_307
       (.CI(ram_reg_0_i_169_n_5),
        .CO(NLW_ram_reg_0_i_307_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_307_O_UNCONNECTED[3:1],zext_ln43_fu_1431_p1[9]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_i_504_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_326
       (.I0(add_ln43_reg_1640_pp1_iter3_reg[8]),
        .O(ram_reg_0_i_326_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_327
       (.I0(zext_ln24_reg_1535[10]),
        .I1(zext_ln24_reg_1535[11]),
        .O(ram_reg_0_i_327_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_328
       (.I0(zext_ln24_reg_1535[9]),
        .I1(zext_ln24_reg_1535[10]),
        .O(ram_reg_0_i_328_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_329
       (.I0(add_ln43_reg_1640_pp1_iter3_reg[8]),
        .I1(zext_ln24_reg_1535[9]),
        .O(ram_reg_0_i_329_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_330
       (.I0(add_ln43_reg_1640_pp1_iter3_reg[8]),
        .I1(zext_ln24_reg_1535[8]),
        .O(ram_reg_0_i_330_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_365
       (.I0(zext_ln24_reg_1535[7]),
        .I1(add_ln43_reg_1640_pp1_iter3_reg[7]),
        .O(ram_reg_0_i_365_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_366
       (.I0(zext_ln24_reg_1535[6]),
        .I1(add_ln43_reg_1640_pp1_iter3_reg[6]),
        .O(ram_reg_0_i_366_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_367
       (.I0(zext_ln24_reg_1535[5]),
        .I1(add_ln43_reg_1640_pp1_iter3_reg[5]),
        .O(ram_reg_0_i_367_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_368
       (.I0(zext_ln24_reg_1535[4]),
        .I1(add_ln43_reg_1640_pp1_iter3_reg[4]),
        .O(ram_reg_0_i_368_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_395
       (.I0(zext_ln24_reg_1535[3]),
        .I1(add_ln43_reg_1640_pp1_iter3_reg[3]),
        .O(ram_reg_0_i_395_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_396
       (.I0(zext_ln24_reg_1535[2]),
        .I1(add_ln43_reg_1640_pp1_iter3_reg[2]),
        .O(ram_reg_0_i_396_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_397
       (.I0(zext_ln24_reg_1535[1]),
        .I1(add_ln43_reg_1640_pp1_iter3_reg[1]),
        .O(ram_reg_0_i_397_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_398
       (.I0(add_ln43_reg_1640_pp1_iter3_reg[0]),
        .O(ram_reg_0_i_398_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_472
       (.I0(sext_ln37_3_fu_1376_p1[3]),
        .I1(buffer_0_reg_569[3]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[3]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_0_i_472_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_473
       (.I0(sext_ln37_3_fu_1376_p1[2]),
        .I1(buffer_0_reg_569[2]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[2]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_0_i_473_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_474
       (.I0(sext_ln37_3_fu_1376_p1[1]),
        .I1(buffer_0_reg_569[1]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[1]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_0_i_474_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_475
       (.I0(sext_ln37_3_fu_1376_p1[0]),
        .I1(buffer_0_reg_569[0]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[0]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_0_i_475_n_5));
  CARRY4 ram_reg_0_i_476
       (.CI(ram_reg_6_i_13_n_5),
        .CO({ram_reg_0_i_476_n_5,ram_reg_0_i_476_n_6,ram_reg_0_i_476_n_7,ram_reg_0_i_476_n_8}),
        .CYINIT(1'b0),
        .DI({select_ln35_fu_1361_p3[18],ram_reg_0_i_567_n_5,sext_ln37_3_fu_1376_p1[17:16]}),
        .O(NLW_ram_reg_0_i_476_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_i_568_n_5,ram_reg_0_i_569_n_5,ram_reg_0_i_570_n_5,ram_reg_0_i_571_n_5}));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_477
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(sext_ln34_reg_1554[15]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(buffer_0_reg_569[20]),
        .O(select_ln35_fu_1361_p3[20]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_478
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(sext_ln34_reg_1554[15]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(buffer_0_reg_569[19]),
        .O(select_ln35_fu_1361_p3[19]));
  LUT4 #(
    .INIT(16'hFFF9)) 
    ram_reg_0_i_479
       (.I0(buffer_0_reg_569[21]),
        .I1(buffer_0_reg_569[22]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_0_i_479_n_5));
  LUT4 #(
    .INIT(16'hFFF9)) 
    ram_reg_0_i_480
       (.I0(buffer_0_reg_569[20]),
        .I1(buffer_0_reg_569[21]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_0_i_480_n_5));
  LUT4 #(
    .INIT(16'hFFF9)) 
    ram_reg_0_i_481
       (.I0(buffer_0_reg_569[19]),
        .I1(buffer_0_reg_569[20]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_0_i_481_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_504
       (.I0(zext_ln24_reg_1535[11]),
        .O(ram_reg_0_i_504_n_5));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_0_i_566
       (.I0(and_ln32_reg_1593_pp1_iter3_reg),
        .I1(sext_ln34_reg_1554[15]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(buffer_0_reg_569[18]),
        .O(select_ln35_fu_1361_p3[18]));
  LUT4 #(
    .INIT(16'h0F1D)) 
    ram_reg_0_i_567
       (.I0(buffer_0_reg_569[18]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[15]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_0_i_567_n_5));
  LUT4 #(
    .INIT(16'hFFF9)) 
    ram_reg_0_i_568
       (.I0(buffer_0_reg_569[18]),
        .I1(buffer_0_reg_569[19]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_0_i_568_n_5));
  LUT5 #(
    .INIT(32'h0F1DF0E2)) 
    ram_reg_0_i_569
       (.I0(buffer_0_reg_569[18]),
        .I1(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I2(sext_ln34_reg_1554[15]),
        .I3(and_ln32_reg_1593_pp1_iter3_reg),
        .I4(sext_ln37_3_fu_1376_p1[18]),
        .O(ram_reg_0_i_569_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_570
       (.I0(sext_ln37_3_fu_1376_p1[17]),
        .I1(buffer_0_reg_569[17]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[15]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_0_i_570_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_0_i_571
       (.I0(sext_ln37_3_fu_1376_p1[16]),
        .I1(buffer_0_reg_569[16]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[15]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_0_i_571_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_77
       (.I0(ram_reg_0_1),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(ram_reg_0_i_208_n_5),
        .O(\ap_CS_fsm_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_82__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_487_output_r_address0[3]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(sext_ln43_2_fu_1411_p1[1]),
        .I4(Q[1]),
        .I5(sext_ln43_2_fu_1111_p1[1]),
        .O(\ap_CS_fsm_reg[30]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_94
       (.I0(ram_reg_0_1),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[6]),
        .I4(ram_reg_0_i_233_n_5),
        .O(\ap_CS_fsm_reg[16] ));
  CARRY4 ram_reg_3_i_12
       (.CI(ram_reg_0_i_284_n_5),
        .CO({ram_reg_3_i_12_n_5,ram_reg_3_i_12_n_6,ram_reg_3_i_12_n_7,ram_reg_3_i_12_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_3_fu_1376_p1[7:4]),
        .O(trunc_ln42_fu_1394_p1[7:4]),
        .S({ram_reg_3_i_15_n_5,ram_reg_3_i_16_n_5,ram_reg_3_i_17_n_5,ram_reg_3_i_18_n_5}));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_3_i_15
       (.I0(sext_ln37_3_fu_1376_p1[7]),
        .I1(buffer_0_reg_569[7]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[7]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_3_i_15_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_3_i_16
       (.I0(sext_ln37_3_fu_1376_p1[6]),
        .I1(buffer_0_reg_569[6]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[6]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_3_i_16_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_3_i_17
       (.I0(sext_ln37_3_fu_1376_p1[5]),
        .I1(buffer_0_reg_569[5]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[5]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_3_i_17_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_3_i_18
       (.I0(sext_ln37_3_fu_1376_p1[4]),
        .I1(buffer_0_reg_569[4]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[4]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_3_i_18_n_5));
  CARRY4 ram_reg_5_i_13
       (.CI(ram_reg_3_i_12_n_5),
        .CO({ram_reg_5_i_13_n_5,ram_reg_5_i_13_n_6,ram_reg_5_i_13_n_7,ram_reg_5_i_13_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_3_fu_1376_p1[11:8]),
        .O(trunc_ln42_fu_1394_p1[11:8]),
        .S({ram_reg_5_i_16_n_5,ram_reg_5_i_17_n_5,ram_reg_5_i_18_n_5,ram_reg_5_i_19_n_5}));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_5_i_16
       (.I0(sext_ln37_3_fu_1376_p1[11]),
        .I1(buffer_0_reg_569[11]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[11]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_5_i_16_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_5_i_17
       (.I0(sext_ln37_3_fu_1376_p1[10]),
        .I1(buffer_0_reg_569[10]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[10]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_5_i_17_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_5_i_18
       (.I0(sext_ln37_3_fu_1376_p1[9]),
        .I1(buffer_0_reg_569[9]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[9]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_5_i_18_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_5_i_19
       (.I0(sext_ln37_3_fu_1376_p1[8]),
        .I1(buffer_0_reg_569[8]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[8]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_5_i_19_n_5));
  CARRY4 ram_reg_6_i_13
       (.CI(ram_reg_5_i_13_n_5),
        .CO({ram_reg_6_i_13_n_5,ram_reg_6_i_13_n_6,ram_reg_6_i_13_n_7,ram_reg_6_i_13_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_3_fu_1376_p1[15:12]),
        .O(trunc_ln42_fu_1394_p1[15:12]),
        .S({ram_reg_6_i_25_n_5,ram_reg_6_i_26_n_5,ram_reg_6_i_27_n_5,ram_reg_6_i_28_n_5}));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_6_i_25
       (.I0(sext_ln37_3_fu_1376_p1[15]),
        .I1(buffer_0_reg_569[15]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[15]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_6_i_25_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_6_i_26
       (.I0(sext_ln37_3_fu_1376_p1[14]),
        .I1(buffer_0_reg_569[14]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[15]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_6_i_26_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_6_i_27
       (.I0(sext_ln37_3_fu_1376_p1[13]),
        .I1(buffer_0_reg_569[13]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[15]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_6_i_27_n_5));
  LUT5 #(
    .INIT(32'h55AA56A6)) 
    ram_reg_6_i_28
       (.I0(sext_ln37_3_fu_1376_p1[12]),
        .I1(buffer_0_reg_569[12]),
        .I2(icmp_ln33_reg_1583_pp1_iter3_reg),
        .I3(sext_ln34_reg_1554[12]),
        .I4(and_ln32_reg_1593_pp1_iter3_reg),
        .O(ram_reg_6_i_28_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln32_4_reg_1588[1]_i_1 
       (.I0(out_h_0_reg_536_reg[0]),
        .I1(icmp_ln33_fu_1086_p2),
        .O(select_ln32_4_fu_1130_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h36)) 
    \select_ln32_4_reg_1588[2]_i_1 
       (.I0(out_h_0_reg_536_reg[0]),
        .I1(out_h_0_reg_536_reg[1]),
        .I2(icmp_ln33_fu_1086_p2),
        .O(select_ln32_4_fu_1130_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0F1E)) 
    \select_ln32_4_reg_1588[3]_i_1 
       (.I0(out_h_0_reg_536_reg[0]),
        .I1(out_h_0_reg_536_reg[1]),
        .I2(out_h_0_reg_536_reg[2]),
        .I3(icmp_ln33_fu_1086_p2),
        .O(select_ln32_4_fu_1130_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h0FF0F01E)) 
    \select_ln32_4_reg_1588[4]_i_1 
       (.I0(out_h_0_reg_536_reg[2]),
        .I1(out_h_0_reg_536_reg[1]),
        .I2(out_h_0_reg_536_reg[3]),
        .I3(out_h_0_reg_536_reg[0]),
        .I4(icmp_ln33_fu_1086_p2),
        .O(select_ln32_4_fu_1130_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h4F300CF2)) 
    \select_ln32_4_reg_1588[5]_i_1 
       (.I0(out_h_0_reg_536_reg[2]),
        .I1(out_h_0_reg_536_reg[0]),
        .I2(out_h_0_reg_536_reg[3]),
        .I3(out_h_0_reg_536_reg[1]),
        .I4(icmp_ln33_fu_1086_p2),
        .O(select_ln32_4_fu_1130_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h7B04BA44)) 
    \select_ln32_4_reg_1588[6]_i_1 
       (.I0(out_h_0_reg_536_reg[1]),
        .I1(out_h_0_reg_536_reg[3]),
        .I2(out_h_0_reg_536_reg[0]),
        .I3(out_h_0_reg_536_reg[2]),
        .I4(icmp_ln33_fu_1086_p2),
        .O(select_ln32_4_fu_1130_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h7E00FA00)) 
    \select_ln32_4_reg_1588[7]_i_1 
       (.I0(out_h_0_reg_536_reg[2]),
        .I1(out_h_0_reg_536_reg[0]),
        .I2(out_h_0_reg_536_reg[1]),
        .I3(out_h_0_reg_536_reg[3]),
        .I4(icmp_ln33_fu_1086_p2),
        .O(select_ln32_4_fu_1130_p3[7]));
  FDRE \select_ln32_4_reg_1588_reg[1] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(select_ln32_4_fu_1130_p3[1]),
        .Q(select_ln32_4_reg_1588_reg[0]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1588_reg[2] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(select_ln32_4_fu_1130_p3[2]),
        .Q(select_ln32_4_reg_1588_reg[1]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1588_reg[3] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(select_ln32_4_fu_1130_p3[3]),
        .Q(select_ln32_4_reg_1588_reg[2]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1588_reg[4] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(select_ln32_4_fu_1130_p3[4]),
        .Q(select_ln32_4_reg_1588_reg[3]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1588_reg[5] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(select_ln32_4_fu_1130_p3[5]),
        .Q(select_ln32_4_reg_1588_reg[4]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1588_reg[6] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(select_ln32_4_fu_1130_p3[6]),
        .Q(select_ln32_4_reg_1588_reg[5]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1588_reg[7] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(select_ln32_4_fu_1130_p3[7]),
        .Q(select_ln32_4_reg_1588_reg[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2220)) 
    \select_ln35_4_reg_1603[3]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_fu_1068_p2),
        .I2(p_1_in),
        .I3(icmp_ln33_fu_1086_p2),
        .O(\select_ln35_4_reg_1603[3]_i_1_n_5 ));
  FDRE \select_ln35_4_reg_1603_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(select_ln35_4_reg_1603[0]),
        .Q(\select_ln35_4_reg_1603_pp1_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln35_4_reg_1603_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(select_ln35_4_reg_1603[1]),
        .Q(\select_ln35_4_reg_1603_pp1_iter1_reg_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln35_4_reg_1603_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(select_ln35_4_reg_1603[2]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \select_ln35_4_reg_1603_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(select_ln35_4_reg_1603[3]),
        .Q(\select_ln35_4_reg_1603_pp1_iter1_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln35_4_reg_1603_reg[0] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(ap_phi_mux_in_d_0_phi_fu_583_p4[0]),
        .Q(select_ln35_4_reg_1603[0]),
        .R(\select_ln35_4_reg_1603[3]_i_1_n_5 ));
  FDRE \select_ln35_4_reg_1603_reg[1] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(ap_phi_mux_in_d_0_phi_fu_583_p4[1]),
        .Q(select_ln35_4_reg_1603[1]),
        .R(\select_ln35_4_reg_1603[3]_i_1_n_5 ));
  FDRE \select_ln35_4_reg_1603_reg[2] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(ap_phi_mux_in_d_0_phi_fu_583_p4[2]),
        .Q(select_ln35_4_reg_1603[2]),
        .R(\select_ln35_4_reg_1603[3]_i_1_n_5 ));
  FDRE \select_ln35_4_reg_1603_reg[3] 
       (.C(ap_clk),
        .CE(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_8),
        .D(ap_phi_mux_in_d_0_phi_fu_583_p4[3]),
        .Q(select_ln35_4_reg_1603[3]),
        .R(\select_ln35_4_reg_1603[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFF1D00E2)) 
    \select_ln35_5_reg_1609[0]_i_1 
       (.I0(out_w_0_reg_558[0]),
        .I1(in_d_0_reg_5791),
        .I2(select_ln35_5_reg_1609[0]),
        .I3(icmp_ln33_fu_1086_p2),
        .I4(p_1_in),
        .O(select_ln35_5_fu_1196_p3[0]));
  LUT6 #(
    .INIT(64'hAAAA56A60000FC0C)) 
    \select_ln35_5_reg_1609[1]_i_1 
       (.I0(select_ln32_fu_1092_p3),
        .I1(out_w_0_reg_558[1]),
        .I2(in_d_0_reg_5791),
        .I3(select_ln35_5_reg_1609[1]),
        .I4(icmp_ln33_fu_1086_p2),
        .I5(p_1_in),
        .O(select_ln35_5_fu_1196_p3[1]));
  LUT6 #(
    .INIT(64'hAAAA56A60000FC0C)) 
    \select_ln35_5_reg_1609[2]_i_1 
       (.I0(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_25),
        .I1(out_w_0_reg_558[2]),
        .I2(in_d_0_reg_5791),
        .I3(select_ln35_5_reg_1609[2]),
        .I4(icmp_ln33_fu_1086_p2),
        .I5(p_1_in),
        .O(select_ln35_5_fu_1196_p3[2]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln35_5_reg_1609[3]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_fu_1068_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .O(indvar_flatten18_reg_5250));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFEAE)) 
    \select_ln35_5_reg_1609[3]_i_2 
       (.I0(network_mac_muladd_4ns_9ns_9s_12_1_1_U108_n_24),
        .I1(out_w_0_reg_558[3]),
        .I2(in_d_0_reg_5791),
        .I3(select_ln35_5_reg_1609[3]),
        .I4(icmp_ln33_fu_1086_p2),
        .I5(p_1_in),
        .O(select_ln35_5_fu_1196_p3[3]));
  FDRE \select_ln35_5_reg_1609_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(select_ln35_5_fu_1196_p3[0]),
        .Q(select_ln35_5_reg_1609[0]),
        .R(1'b0));
  FDRE \select_ln35_5_reg_1609_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(select_ln35_5_fu_1196_p3[1]),
        .Q(select_ln35_5_reg_1609[1]),
        .R(1'b0));
  FDRE \select_ln35_5_reg_1609_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(select_ln35_5_fu_1196_p3[2]),
        .Q(select_ln35_5_reg_1609[2]),
        .R(1'b0));
  FDRE \select_ln35_5_reg_1609_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5250),
        .D(select_ln35_5_fu_1196_p3[3]),
        .Q(select_ln35_5_reg_1609[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hE71D)) 
    \sext_ln34_reg_1554[0]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[2] ),
        .I2(\out_d_0_reg_492_reg_n_5_[1] ),
        .I3(\out_d_0_reg_492_reg_n_5_[0] ),
        .O(mux_4_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h68D0)) 
    \sext_ln34_reg_1554[10]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[2] ),
        .I2(\out_d_0_reg_492_reg_n_5_[0] ),
        .I3(\out_d_0_reg_492_reg_n_5_[1] ),
        .O(mux_4_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h86F8)) 
    \sext_ln34_reg_1554[11]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[2] ),
        .I2(\out_d_0_reg_492_reg_n_5_[0] ),
        .I3(\out_d_0_reg_492_reg_n_5_[1] ),
        .O(mux_4_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h7A6F)) 
    \sext_ln34_reg_1554[12]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[2] ),
        .I2(\out_d_0_reg_492_reg_n_5_[1] ),
        .I3(\out_d_0_reg_492_reg_n_5_[0] ),
        .O(mux_4_0[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \sext_ln34_reg_1554[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_492_reg_n_5_[1] ),
        .I2(\out_d_0_reg_492_reg_n_5_[0] ),
        .I3(\out_d_0_reg_492_reg_n_5_[4] ),
        .I4(\out_d_0_reg_492_reg_n_5_[2] ),
        .I5(\out_d_0_reg_492_reg_n_5_[3] ),
        .O(i_0_reg_5140));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h76AA)) 
    \sext_ln34_reg_1554[15]_i_2 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[2] ),
        .I2(\out_d_0_reg_492_reg_n_5_[0] ),
        .I3(\out_d_0_reg_492_reg_n_5_[1] ),
        .O(mux_4_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h5245)) 
    \sext_ln34_reg_1554[1]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[0] ),
        .I2(\out_d_0_reg_492_reg_n_5_[2] ),
        .I3(\out_d_0_reg_492_reg_n_5_[1] ),
        .O(mux_4_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h1663)) 
    \sext_ln34_reg_1554[2]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[2] ),
        .I2(\out_d_0_reg_492_reg_n_5_[0] ),
        .I3(\out_d_0_reg_492_reg_n_5_[1] ),
        .O(mux_4_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h34DF)) 
    \sext_ln34_reg_1554[3]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[2] ),
        .I2(\out_d_0_reg_492_reg_n_5_[1] ),
        .I3(\out_d_0_reg_492_reg_n_5_[0] ),
        .O(mux_4_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h30B7)) 
    \sext_ln34_reg_1554[4]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[2] ),
        .I2(\out_d_0_reg_492_reg_n_5_[1] ),
        .I3(\out_d_0_reg_492_reg_n_5_[0] ),
        .O(mux_4_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hC718)) 
    \sext_ln34_reg_1554[5]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[1] ),
        .I2(\out_d_0_reg_492_reg_n_5_[2] ),
        .I3(\out_d_0_reg_492_reg_n_5_[0] ),
        .O(mux_4_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hC397)) 
    \sext_ln34_reg_1554[6]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[2] ),
        .I2(\out_d_0_reg_492_reg_n_5_[1] ),
        .I3(\out_d_0_reg_492_reg_n_5_[0] ),
        .O(mux_4_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hCDF8)) 
    \sext_ln34_reg_1554[7]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[2] ),
        .I2(\out_d_0_reg_492_reg_n_5_[0] ),
        .I3(\out_d_0_reg_492_reg_n_5_[1] ),
        .O(mux_4_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h5C28)) 
    \sext_ln34_reg_1554[8]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[2] ),
        .I2(\out_d_0_reg_492_reg_n_5_[0] ),
        .I3(\out_d_0_reg_492_reg_n_5_[1] ),
        .O(mux_4_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h3CC6)) 
    \sext_ln34_reg_1554[9]_i_1 
       (.I0(\out_d_0_reg_492_reg_n_5_[3] ),
        .I1(\out_d_0_reg_492_reg_n_5_[2] ),
        .I2(\out_d_0_reg_492_reg_n_5_[1] ),
        .I3(\out_d_0_reg_492_reg_n_5_[0] ),
        .O(mux_4_0[9]));
  FDRE \sext_ln34_reg_1554_reg[0] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[0]),
        .Q(sext_ln34_reg_1554[0]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[10] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[10]),
        .Q(sext_ln34_reg_1554[10]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[11] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[11]),
        .Q(sext_ln34_reg_1554[11]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[12] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[12]),
        .Q(sext_ln34_reg_1554[12]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[15] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[15]),
        .Q(sext_ln34_reg_1554[15]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[1] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[1]),
        .Q(sext_ln34_reg_1554[1]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[2] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[2]),
        .Q(sext_ln34_reg_1554[2]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[3] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[3]),
        .Q(sext_ln34_reg_1554[3]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[4] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[4]),
        .Q(sext_ln34_reg_1554[4]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[5] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[5]),
        .Q(sext_ln34_reg_1554[5]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[6] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[6]),
        .Q(sext_ln34_reg_1554[6]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[7] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[7]),
        .Q(sext_ln34_reg_1554[7]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[8] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[8]),
        .Q(sext_ln34_reg_1554[8]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1554_reg[9] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(mux_4_0[9]),
        .Q(sext_ln34_reg_1554[9]),
        .R(1'b0));
  FDRE \shl_ln_reg_1561_reg[3] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(\out_d_0_reg_492_reg_n_5_[0] ),
        .Q(shl_ln_reg_1561[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_1561_reg[4] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(\out_d_0_reg_492_reg_n_5_[1] ),
        .Q(shl_ln_reg_1561[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_1561_reg[5] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(\out_d_0_reg_492_reg_n_5_[2] ),
        .Q(shl_ln_reg_1561[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_1561_reg[6] 
       (.C(ap_clk),
        .CE(i_0_reg_5140),
        .D(\out_d_0_reg_492_reg_n_5_[3] ),
        .Q(shl_ln_reg_1561[6]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1535_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_503[10]),
        .Q(zext_ln24_reg_1535[10]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1535_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_503[11]),
        .Q(zext_ln24_reg_1535[11]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1535_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_503[1]),
        .Q(zext_ln24_reg_1535[1]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1535_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_503[2]),
        .Q(zext_ln24_reg_1535[2]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1535_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_503[3]),
        .Q(zext_ln24_reg_1535[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1535_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_503[4]),
        .Q(zext_ln24_reg_1535[4]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1535_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_503[5]),
        .Q(zext_ln24_reg_1535[5]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1535_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_503[6]),
        .Q(zext_ln24_reg_1535[6]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1535_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_503[7]),
        .Q(zext_ln24_reg_1535[7]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1535_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_503[8]),
        .Q(zext_ln24_reg_1535[8]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1535_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_503[9]),
        .Q(zext_ln24_reg_1535[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_4
   (\ap_CS_fsm_reg[6] ,
    ADDRARDADDR,
    \add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 ,
    \ap_CS_fsm_reg[38] ,
    output_r_ce0,
    D,
    \ap_CS_fsm_reg[39] ,
    p,
    input_r_address0,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    \ap_CS_fsm_reg[38]_0 ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[37] ,
    SR,
    trunc_ln42_fu_816_p1,
    ram_reg_0,
    Q,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    output_r_address0,
    ap_enable_reg_pp0_iter0,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    zext_ln197_reg_686_reg0,
    icmp_ln195_fu_629_p2,
    ap_rst_n,
    grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg,
    grp_max_pooling2d_fix16_fu_523_output_r_ce0,
    ram_reg_0_7,
    ram_reg_0_8,
    grp_padding2d_fix16_fu_505_input_r_ce0,
    P,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ap_rst_n_inv,
    ap_clk,
    q0);
  output \ap_CS_fsm_reg[6] ;
  output [0:0]ADDRARDADDR;
  output [10:0]\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 ;
  output \ap_CS_fsm_reg[38] ;
  output output_r_ce0;
  output [1:0]D;
  output \ap_CS_fsm_reg[39] ;
  output p;
  output [5:0]input_r_address0;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output \ap_CS_fsm_reg[38]_0 ;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[37] ;
  output [0:0]SR;
  output [16:0]trunc_ln42_fu_816_p1;
  input ram_reg_0;
  input [5:0]Q;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input [0:0]output_r_address0;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input zext_ln197_reg_686_reg0;
  input icmp_ln195_fu_629_p2;
  input ap_rst_n;
  input grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg;
  input grp_max_pooling2d_fix16_fu_523_output_r_ce0;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input grp_padding2d_fix16_fu_505_input_r_ce0;
  input [5:0]P;
  input [7:0]ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]q0;

  wire [4:4]A;
  wire [0:0]ADDRARDADDR;
  wire [1:0]D;
  wire [5:0]P;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [10:2]add_ln43_fu_684_p2;
  wire [10:0]add_ln43_reg_1030;
  wire add_ln43_reg_10300;
  wire \add_ln43_reg_1030[5]_i_2_n_5 ;
  wire \add_ln43_reg_1030[5]_i_3_n_5 ;
  wire \add_ln43_reg_1030[5]_i_4_n_5 ;
  wire [10:0]add_ln43_reg_1030_pp1_iter2_reg;
  wire [10:0]\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 ;
  wire \add_ln43_reg_1030_reg[5]_i_1_n_5 ;
  wire \add_ln43_reg_1030_reg[5]_i_1_n_6 ;
  wire \add_ln43_reg_1030_reg[5]_i_1_n_7 ;
  wire \add_ln43_reg_1030_reg[5]_i_1_n_8 ;
  wire \add_ln43_reg_1030_reg[9]_i_1_n_5 ;
  wire \add_ln43_reg_1030_reg[9]_i_1_n_6 ;
  wire \add_ln43_reg_1030_reg[9]_i_1_n_7 ;
  wire \add_ln43_reg_1030_reg[9]_i_1_n_8 ;
  wire \ap_CS_fsm[3]_i_2_n_5 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[38]_0 ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[1] ;
  wire [4:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm197_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__2_n_5;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1__2_n_5;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire [4:0]ap_phi_mux_in_d_0_phi_fu_303_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buffer_0_reg_2870;
  wire \buffer_0_reg_287[0]_i_3_n_5 ;
  wire \buffer_0_reg_287[0]_i_4_n_5 ;
  wire \buffer_0_reg_287[0]_i_5_n_5 ;
  wire \buffer_0_reg_287[0]_i_6_n_5 ;
  wire \buffer_0_reg_287[12]_i_2_n_5 ;
  wire \buffer_0_reg_287[12]_i_3_n_5 ;
  wire \buffer_0_reg_287[12]_i_4_n_5 ;
  wire \buffer_0_reg_287[12]_i_5_n_5 ;
  wire \buffer_0_reg_287[16]_i_2_n_5 ;
  wire \buffer_0_reg_287[16]_i_3_n_5 ;
  wire \buffer_0_reg_287[16]_i_4_n_5 ;
  wire \buffer_0_reg_287[16]_i_5_n_5 ;
  wire \buffer_0_reg_287[20]_i_2_n_5 ;
  wire \buffer_0_reg_287[20]_i_3_n_5 ;
  wire \buffer_0_reg_287[20]_i_4_n_5 ;
  wire \buffer_0_reg_287[20]_i_5_n_5 ;
  wire \buffer_0_reg_287[4]_i_2_n_5 ;
  wire \buffer_0_reg_287[4]_i_3_n_5 ;
  wire \buffer_0_reg_287[4]_i_4_n_5 ;
  wire \buffer_0_reg_287[4]_i_5_n_5 ;
  wire \buffer_0_reg_287[8]_i_2_n_5 ;
  wire \buffer_0_reg_287[8]_i_3_n_5 ;
  wire \buffer_0_reg_287[8]_i_4_n_5 ;
  wire \buffer_0_reg_287[8]_i_5_n_5 ;
  wire [23:0]buffer_0_reg_287_reg;
  wire \buffer_0_reg_287_reg[0]_i_2_n_10 ;
  wire \buffer_0_reg_287_reg[0]_i_2_n_11 ;
  wire \buffer_0_reg_287_reg[0]_i_2_n_12 ;
  wire \buffer_0_reg_287_reg[0]_i_2_n_5 ;
  wire \buffer_0_reg_287_reg[0]_i_2_n_6 ;
  wire \buffer_0_reg_287_reg[0]_i_2_n_7 ;
  wire \buffer_0_reg_287_reg[0]_i_2_n_8 ;
  wire \buffer_0_reg_287_reg[0]_i_2_n_9 ;
  wire \buffer_0_reg_287_reg[12]_i_1_n_10 ;
  wire \buffer_0_reg_287_reg[12]_i_1_n_11 ;
  wire \buffer_0_reg_287_reg[12]_i_1_n_12 ;
  wire \buffer_0_reg_287_reg[12]_i_1_n_5 ;
  wire \buffer_0_reg_287_reg[12]_i_1_n_6 ;
  wire \buffer_0_reg_287_reg[12]_i_1_n_7 ;
  wire \buffer_0_reg_287_reg[12]_i_1_n_8 ;
  wire \buffer_0_reg_287_reg[12]_i_1_n_9 ;
  wire \buffer_0_reg_287_reg[16]_i_1_n_10 ;
  wire \buffer_0_reg_287_reg[16]_i_1_n_11 ;
  wire \buffer_0_reg_287_reg[16]_i_1_n_12 ;
  wire \buffer_0_reg_287_reg[16]_i_1_n_5 ;
  wire \buffer_0_reg_287_reg[16]_i_1_n_6 ;
  wire \buffer_0_reg_287_reg[16]_i_1_n_7 ;
  wire \buffer_0_reg_287_reg[16]_i_1_n_8 ;
  wire \buffer_0_reg_287_reg[16]_i_1_n_9 ;
  wire \buffer_0_reg_287_reg[20]_i_1_n_10 ;
  wire \buffer_0_reg_287_reg[20]_i_1_n_11 ;
  wire \buffer_0_reg_287_reg[20]_i_1_n_12 ;
  wire \buffer_0_reg_287_reg[20]_i_1_n_6 ;
  wire \buffer_0_reg_287_reg[20]_i_1_n_7 ;
  wire \buffer_0_reg_287_reg[20]_i_1_n_8 ;
  wire \buffer_0_reg_287_reg[20]_i_1_n_9 ;
  wire \buffer_0_reg_287_reg[4]_i_1_n_10 ;
  wire \buffer_0_reg_287_reg[4]_i_1_n_11 ;
  wire \buffer_0_reg_287_reg[4]_i_1_n_12 ;
  wire \buffer_0_reg_287_reg[4]_i_1_n_5 ;
  wire \buffer_0_reg_287_reg[4]_i_1_n_6 ;
  wire \buffer_0_reg_287_reg[4]_i_1_n_7 ;
  wire \buffer_0_reg_287_reg[4]_i_1_n_8 ;
  wire \buffer_0_reg_287_reg[4]_i_1_n_9 ;
  wire \buffer_0_reg_287_reg[8]_i_1_n_10 ;
  wire \buffer_0_reg_287_reg[8]_i_1_n_11 ;
  wire \buffer_0_reg_287_reg[8]_i_1_n_12 ;
  wire \buffer_0_reg_287_reg[8]_i_1_n_5 ;
  wire \buffer_0_reg_287_reg[8]_i_1_n_6 ;
  wire \buffer_0_reg_287_reg[8]_i_1_n_7 ;
  wire \buffer_0_reg_287_reg[8]_i_1_n_8 ;
  wire \buffer_0_reg_287_reg[8]_i_1_n_9 ;
  wire clear;
  wire grp_max_pooling2d_fix16_fu_523_output_r_ce0;
  wire grp_padding2d_fix16_fu_505_input_r_ce0;
  wire grp_pointwise_conv2d_fix_4_fu_499_ap_done;
  wire grp_pointwise_conv2d_fix_4_fu_499_ap_ready;
  wire grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg;
  wire \i_0_reg_232[4]_i_2_n_5 ;
  wire [4:0]i_0_reg_232_reg;
  wire [4:0]i_fu_316_p2;
  wire icmp_ln195_fu_629_p2;
  wire icmp_ln31_fu_488_p2;
  wire icmp_ln31_reg_965_pp1_iter1_reg;
  wire icmp_ln31_reg_965_pp1_iter2_reg;
  wire icmp_ln31_reg_965_pp1_iter3_reg;
  wire \icmp_ln31_reg_965_reg_n_5_[0] ;
  wire icmp_ln35_1_fu_679_p2;
  wire icmp_ln35_1_reg_1026;
  wire \icmp_ln35_1_reg_1026[0]_i_1_n_5 ;
  wire icmp_ln35_1_reg_1026_pp1_iter2_reg;
  wire icmp_ln35_1_reg_1026_pp1_iter3_reg;
  wire [4:0]in_d_0_reg_299;
  wire [4:0]in_d_fu_642_p2;
  wire [4:0]in_d_reg_1010;
  wire \in_d_reg_1010[4]_i_2_n_5 ;
  wire indvar_flatten18_reg_2430;
  wire \indvar_flatten18_reg_243[0]_i_2_n_5 ;
  wire [13:0]indvar_flatten18_reg_243_reg;
  wire \indvar_flatten18_reg_243_reg[0]_i_1_n_10 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_1_n_11 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_1_n_12 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_1_n_5 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_1_n_6 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_1_n_7 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_1_n_8 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_1_n_9 ;
  wire \indvar_flatten18_reg_243_reg[12]_i_1_n_11 ;
  wire \indvar_flatten18_reg_243_reg[12]_i_1_n_12 ;
  wire \indvar_flatten18_reg_243_reg[12]_i_1_n_8 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_10 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_11 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_12 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_5 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_6 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_7 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_8 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_9 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_10 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_11 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_12 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_5 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_6 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_7 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_8 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_265[6]_i_1_n_5 ;
  wire \indvar_flatten_reg_265[7]_i_1_n_5 ;
  wire \indvar_flatten_reg_265[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_265[9]_i_2_n_5 ;
  wire [9:0]indvar_flatten_reg_265_reg;
  wire [5:0]input_r_address0;
  wire [15:0]kernel_buffer_15_10_fu_182;
  wire [15:0]kernel_buffer_15_11_fu_186;
  wire [15:0]kernel_buffer_15_12_fu_190;
  wire [15:0]kernel_buffer_15_13_fu_194;
  wire [15:0]kernel_buffer_15_14_fu_198;
  wire [15:0]kernel_buffer_15_15_fu_202;
  wire \kernel_buffer_15_15_fu_202[0]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[10]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[11]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[12]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[13]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[15]_i_2_n_5 ;
  wire \kernel_buffer_15_15_fu_202[1]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[2]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[3]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[4]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[5]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[6]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[7]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[8]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[9]_i_1_n_5 ;
  wire [15:0]kernel_buffer_15_1_fu_146;
  wire \kernel_buffer_15_1_fu_146[15]_i_1_n_5 ;
  wire [15:0]kernel_buffer_15_2_fu_150;
  wire \kernel_buffer_15_2_fu_150[15]_i_1_n_5 ;
  wire [15:0]kernel_buffer_15_3_fu_154;
  wire [15:0]kernel_buffer_15_4_fu_158;
  wire [15:0]kernel_buffer_15_5_fu_162;
  wire [15:0]kernel_buffer_15_6_fu_166;
  wire [15:0]kernel_buffer_15_7_fu_170;
  wire [15:0]kernel_buffer_15_8_fu_174;
  wire \kernel_buffer_15_8_fu_174[15]_i_1_n_5 ;
  wire [15:0]kernel_buffer_15_9_fu_178;
  wire [15:0]kernel_buffer_15_fu_142;
  wire mul_ln37_fu_777_p2_i_1_n_5;
  wire mul_ln37_fu_777_p2_n_100;
  wire mul_ln37_fu_777_p2_n_101;
  wire mul_ln37_fu_777_p2_n_102;
  wire mul_ln37_fu_777_p2_n_103;
  wire mul_ln37_fu_777_p2_n_104;
  wire mul_ln37_fu_777_p2_n_105;
  wire mul_ln37_fu_777_p2_n_106;
  wire mul_ln37_fu_777_p2_n_107;
  wire mul_ln37_fu_777_p2_n_108;
  wire mul_ln37_fu_777_p2_n_109;
  wire mul_ln37_fu_777_p2_n_110;
  wire mul_ln37_fu_777_p2_n_111;
  wire mul_ln37_fu_777_p2_n_112;
  wire mul_ln37_fu_777_p2_n_113;
  wire mul_ln37_fu_777_p2_n_114;
  wire mul_ln37_fu_777_p2_n_115;
  wire mul_ln37_fu_777_p2_n_116;
  wire mul_ln37_fu_777_p2_n_117;
  wire mul_ln37_fu_777_p2_n_118;
  wire mul_ln37_fu_777_p2_n_119;
  wire mul_ln37_fu_777_p2_n_120;
  wire mul_ln37_fu_777_p2_n_121;
  wire mul_ln37_fu_777_p2_n_122;
  wire mul_ln37_fu_777_p2_n_123;
  wire mul_ln37_fu_777_p2_n_124;
  wire mul_ln37_fu_777_p2_n_125;
  wire mul_ln37_fu_777_p2_n_126;
  wire mul_ln37_fu_777_p2_n_127;
  wire mul_ln37_fu_777_p2_n_128;
  wire mul_ln37_fu_777_p2_n_129;
  wire mul_ln37_fu_777_p2_n_130;
  wire mul_ln37_fu_777_p2_n_131;
  wire mul_ln37_fu_777_p2_n_132;
  wire mul_ln37_fu_777_p2_n_133;
  wire mul_ln37_fu_777_p2_n_134;
  wire mul_ln37_fu_777_p2_n_135;
  wire mul_ln37_fu_777_p2_n_136;
  wire mul_ln37_fu_777_p2_n_137;
  wire mul_ln37_fu_777_p2_n_138;
  wire mul_ln37_fu_777_p2_n_139;
  wire mul_ln37_fu_777_p2_n_140;
  wire mul_ln37_fu_777_p2_n_141;
  wire mul_ln37_fu_777_p2_n_142;
  wire mul_ln37_fu_777_p2_n_143;
  wire mul_ln37_fu_777_p2_n_144;
  wire mul_ln37_fu_777_p2_n_145;
  wire mul_ln37_fu_777_p2_n_146;
  wire mul_ln37_fu_777_p2_n_147;
  wire mul_ln37_fu_777_p2_n_148;
  wire mul_ln37_fu_777_p2_n_149;
  wire mul_ln37_fu_777_p2_n_150;
  wire mul_ln37_fu_777_p2_n_151;
  wire mul_ln37_fu_777_p2_n_152;
  wire mul_ln37_fu_777_p2_n_153;
  wire mul_ln37_fu_777_p2_n_154;
  wire mul_ln37_fu_777_p2_n_155;
  wire mul_ln37_fu_777_p2_n_156;
  wire mul_ln37_fu_777_p2_n_157;
  wire mul_ln37_fu_777_p2_n_158;
  wire mul_ln37_fu_777_p2_n_63;
  wire mul_ln37_fu_777_p2_n_64;
  wire mul_ln37_fu_777_p2_n_65;
  wire mul_ln37_fu_777_p2_n_66;
  wire mul_ln37_fu_777_p2_n_67;
  wire mul_ln37_fu_777_p2_n_68;
  wire mul_ln37_fu_777_p2_n_69;
  wire mul_ln37_fu_777_p2_n_70;
  wire mul_ln37_fu_777_p2_n_71;
  wire mul_ln37_fu_777_p2_n_72;
  wire mul_ln37_fu_777_p2_n_73;
  wire mul_ln37_fu_777_p2_n_74;
  wire mul_ln37_fu_777_p2_n_75;
  wire mul_ln37_fu_777_p2_n_76;
  wire mul_ln37_fu_777_p2_n_77;
  wire mul_ln37_fu_777_p2_n_78;
  wire mul_ln37_fu_777_p2_n_79;
  wire mul_ln37_fu_777_p2_n_80;
  wire mul_ln37_fu_777_p2_n_81;
  wire mul_ln37_fu_777_p2_n_82;
  wire mul_ln37_fu_777_p2_n_83;
  wire mul_ln37_fu_777_p2_n_84;
  wire mul_ln37_fu_777_p2_n_85;
  wire mul_ln37_fu_777_p2_n_86;
  wire mul_ln37_fu_777_p2_n_87;
  wire mul_ln37_fu_777_p2_n_88;
  wire mul_ln37_fu_777_p2_n_89;
  wire mul_ln37_fu_777_p2_n_90;
  wire mul_ln37_fu_777_p2_n_91;
  wire mul_ln37_fu_777_p2_n_92;
  wire mul_ln37_fu_777_p2_n_93;
  wire mul_ln37_fu_777_p2_n_94;
  wire mul_ln37_fu_777_p2_n_95;
  wire mul_ln37_fu_777_p2_n_96;
  wire mul_ln37_fu_777_p2_n_97;
  wire mul_ln37_fu_777_p2_n_98;
  wire mul_ln37_fu_777_p2_n_99;
  wire \mul_ln37_reg_1045[16]_i_1_n_5 ;
  wire mul_ln37_reg_1045_reg_n_63;
  wire mul_ln37_reg_1045_reg_n_64;
  wire mul_ln37_reg_1045_reg_n_65;
  wire mul_ln37_reg_1045_reg_n_66;
  wire mul_ln37_reg_1045_reg_n_67;
  wire mul_ln37_reg_1045_reg_n_68;
  wire mul_ln37_reg_1045_reg_n_69;
  wire mul_ln37_reg_1045_reg_n_70;
  wire mul_ln37_reg_1045_reg_n_71;
  wire mul_ln37_reg_1045_reg_n_72;
  wire mul_ln37_reg_1045_reg_n_73;
  wire mul_ln37_reg_1045_reg_n_74;
  wire mul_ln37_reg_1045_reg_n_75;
  wire mul_ln37_reg_1045_reg_n_76;
  wire mul_ln37_reg_1045_reg_n_77;
  wire mul_ln37_reg_1045_reg_n_78;
  wire mul_ln37_reg_1045_reg_n_79;
  wire mul_ln37_reg_1045_reg_n_80;
  wire mul_ln37_reg_1045_reg_n_81;
  wire mul_ln37_reg_1045_reg_n_82;
  wire mul_ln37_reg_1045_reg_n_83;
  wire mul_ln37_reg_1045_reg_n_84;
  wire mul_ln37_reg_1045_reg_n_85;
  wire mul_ln37_reg_1045_reg_n_86;
  wire mul_ln37_reg_1045_reg_n_87;
  wire mul_ln37_reg_1045_reg_n_88;
  wire mul_ln37_reg_1045_reg_n_89;
  wire mul_ln37_reg_1045_reg_n_90;
  wire mul_ln37_reg_1045_reg_n_91;
  wire mul_ln37_reg_1045_reg_n_92;
  wire mul_ln37_reg_1045_reg_n_93;
  wire mul_ln37_reg_1045_reg_n_94;
  wire mul_ln37_reg_1045_reg_n_95;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_16;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_25;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_28;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29;
  wire network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39;
  wire or_ln35_reg_984;
  wire or_ln35_reg_9840;
  wire or_ln35_reg_984_pp1_iter1_reg;
  wire or_ln35_reg_984_pp1_iter2_reg;
  wire or_ln35_reg_984_pp1_iter3_reg;
  wire \out_h_0_reg_254[0]_i_1_n_5 ;
  wire \out_h_0_reg_254[2]_i_1_n_5 ;
  wire \out_h_0_reg_254[3]_i_1_n_5 ;
  wire \out_h_0_reg_254[4]_i_1_n_5 ;
  wire [4:0]out_h_0_reg_254_reg;
  wire [4:1]out_h_fu_500_p2;
  wire [4:0]out_w_0_reg_276;
  wire [0:0]output_r_address0;
  wire output_r_ce0;
  wire p;
  wire p_0;
  wire p_0_in1_out;
  wire p_1;
  wire p_1_in;
  wire p_2;
  wire p_2_in;
  wire p_3;
  wire p_4;
  wire p_5;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire [7:0]ram_reg_0_9;
  wire ram_reg_0_i_21__0_n_5;
  wire ram_reg_0_i_288_n_5;
  wire ram_reg_0_i_288_n_6;
  wire ram_reg_0_i_288_n_7;
  wire ram_reg_0_i_288_n_8;
  wire ram_reg_0_i_289_n_6;
  wire ram_reg_0_i_289_n_7;
  wire ram_reg_0_i_289_n_8;
  wire ram_reg_0_i_43_n_5;
  wire ram_reg_0_i_484_n_5;
  wire ram_reg_0_i_485_n_5;
  wire ram_reg_0_i_486_n_5;
  wire ram_reg_0_i_487_n_5;
  wire ram_reg_0_i_488_n_5;
  wire ram_reg_0_i_488_n_6;
  wire ram_reg_0_i_488_n_7;
  wire ram_reg_0_i_488_n_8;
  wire ram_reg_0_i_489_n_5;
  wire ram_reg_0_i_490_n_5;
  wire ram_reg_0_i_491_n_5;
  wire ram_reg_0_i_492_n_5;
  wire ram_reg_0_i_493_n_5;
  wire ram_reg_0_i_494_n_5;
  wire ram_reg_0_i_495_n_5;
  wire ram_reg_0_i_582_n_5;
  wire ram_reg_0_i_583_n_5;
  wire ram_reg_0_i_584_n_5;
  wire ram_reg_0_i_585_n_5;
  wire ram_reg_0_i_586_n_5;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_i_13_n_5;
  wire ram_reg_2_i_13_n_6;
  wire ram_reg_2_i_13_n_7;
  wire ram_reg_2_i_13_n_8;
  wire ram_reg_2_i_21_n_5;
  wire ram_reg_2_i_22_n_5;
  wire ram_reg_2_i_23_n_5;
  wire ram_reg_2_i_24_n_5;
  wire ram_reg_4_i_12_n_5;
  wire ram_reg_4_i_12_n_6;
  wire ram_reg_4_i_12_n_7;
  wire ram_reg_4_i_12_n_8;
  wire ram_reg_4_i_20_n_5;
  wire ram_reg_4_i_21_n_5;
  wire ram_reg_4_i_22_n_5;
  wire ram_reg_4_i_23_n_5;
  wire ram_reg_6_i_12_n_5;
  wire ram_reg_6_i_12_n_6;
  wire ram_reg_6_i_12_n_7;
  wire ram_reg_6_i_12_n_8;
  wire ram_reg_6_i_21_n_5;
  wire ram_reg_6_i_22_n_5;
  wire ram_reg_6_i_23_n_5;
  wire ram_reg_6_i_24_n_5;
  wire [9:2]select_ln32_1_fu_550_p3;
  wire [9:2]select_ln32_1_reg_974;
  wire [9:0]select_ln33_fu_654_p3;
  wire [3:0]select_ln35_1_fu_604_p3;
  wire [4:1]select_ln35_2_fu_616_p3;
  wire [4:0]select_ln35_2_reg_994;
  wire [18:0]sext_ln37_2_fu_798_p1;
  wire [31:0]tmp_2_fu_737_p18;
  wire [15:0]trunc_ln28_fu_322_p1;
  wire [3:0]trunc_ln37_reg_1005;
  wire \trunc_ln37_reg_1005_pp1_iter1_reg_reg_n_5_[0] ;
  wire \trunc_ln37_reg_1005_pp1_iter1_reg_reg_n_5_[3] ;
  wire [16:0]trunc_ln42_fu_816_p1;
  wire zext_ln197_reg_686_reg0;
  wire [4:0]zext_ln35_fu_478_p1;
  wire [3:1]\NLW_add_ln43_reg_1030_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln43_reg_1030_reg[10]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln43_reg_1030_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_buffer_0_reg_287_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten18_reg_243_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten18_reg_243_reg[12]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln37_fu_777_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln37_fu_777_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln37_fu_777_p2_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln37_fu_777_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln37_fu_777_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln37_fu_777_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln37_fu_777_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln37_fu_777_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln37_fu_777_p2_CARRYOUT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1045_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1045_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1045_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln37_reg_1045_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1045_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln37_reg_1045_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln37_reg_1045_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln37_reg_1045_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln37_reg_1045_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln37_reg_1045_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_289_CO_UNCONNECTED;
  wire [2:0]NLW_ram_reg_0_i_289_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_488_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \add_ln43_reg_1030[10]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(in_d_reg_1010[3]),
        .I2(in_d_reg_1010[4]),
        .I3(in_d_reg_1010[0]),
        .I4(in_d_reg_1010[1]),
        .I5(in_d_reg_1010[2]),
        .O(add_ln43_reg_10300));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1030[2]_i_1 
       (.I0(select_ln35_2_reg_994[2]),
        .I1(select_ln32_1_reg_974[2]),
        .O(add_ln43_fu_684_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1030[5]_i_2 
       (.I0(select_ln35_2_reg_994[4]),
        .I1(select_ln32_1_reg_974[4]),
        .O(\add_ln43_reg_1030[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1030[5]_i_3 
       (.I0(select_ln35_2_reg_994[3]),
        .I1(select_ln32_1_reg_974[3]),
        .O(\add_ln43_reg_1030[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_1030[5]_i_4 
       (.I0(select_ln35_2_reg_994[2]),
        .I1(select_ln32_1_reg_974[2]),
        .O(\add_ln43_reg_1030[5]_i_4_n_5 ));
  FDRE \add_ln43_reg_1030_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030[0]),
        .Q(add_ln43_reg_1030_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030[10]),
        .Q(add_ln43_reg_1030_pp1_iter2_reg[10]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030[1]),
        .Q(add_ln43_reg_1030_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030[2]),
        .Q(add_ln43_reg_1030_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030[3]),
        .Q(add_ln43_reg_1030_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030[4]),
        .Q(add_ln43_reg_1030_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030[5]),
        .Q(add_ln43_reg_1030_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030[6]),
        .Q(add_ln43_reg_1030_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030[7]),
        .Q(add_ln43_reg_1030_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030[8]),
        .Q(add_ln43_reg_1030_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030[9]),
        .Q(add_ln43_reg_1030_pp1_iter2_reg[9]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030_pp1_iter2_reg[0]),
        .Q(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030_pp1_iter2_reg[10]),
        .Q(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030_pp1_iter2_reg[1]),
        .Q(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030_pp1_iter2_reg[2]),
        .Q(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030_pp1_iter2_reg[3]),
        .Q(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030_pp1_iter2_reg[4]),
        .Q(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030_pp1_iter2_reg[5]),
        .Q(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030_pp1_iter2_reg[6]),
        .Q(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030_pp1_iter2_reg[7]),
        .Q(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030_pp1_iter2_reg[8]),
        .Q(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_pp1_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln43_reg_1030_pp1_iter2_reg[9]),
        .Q(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [9]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_10300),
        .D(select_ln35_2_reg_994[0]),
        .Q(add_ln43_reg_1030[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_reg_10300),
        .D(add_ln43_fu_684_p2[10]),
        .Q(add_ln43_reg_1030[10]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_1030_reg[10]_i_2 
       (.CI(\add_ln43_reg_1030_reg[9]_i_1_n_5 ),
        .CO({\NLW_add_ln43_reg_1030_reg[10]_i_2_CO_UNCONNECTED [3:1],add_ln43_fu_684_p2[10]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln43_reg_1030_reg[10]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln43_reg_1030_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_10300),
        .D(select_ln35_2_reg_994[1]),
        .Q(add_ln43_reg_1030[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_10300),
        .D(add_ln43_fu_684_p2[2]),
        .Q(add_ln43_reg_1030[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_10300),
        .D(add_ln43_fu_684_p2[3]),
        .Q(add_ln43_reg_1030[3]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_10300),
        .D(add_ln43_fu_684_p2[4]),
        .Q(add_ln43_reg_1030[4]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_10300),
        .D(add_ln43_fu_684_p2[5]),
        .Q(add_ln43_reg_1030[5]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_1030_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln43_reg_1030_reg[5]_i_1_n_5 ,\add_ln43_reg_1030_reg[5]_i_1_n_6 ,\add_ln43_reg_1030_reg[5]_i_1_n_7 ,\add_ln43_reg_1030_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln35_2_reg_994[4:2]}),
        .O({add_ln43_fu_684_p2[5:3],\NLW_add_ln43_reg_1030_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln32_1_reg_974[5],\add_ln43_reg_1030[5]_i_2_n_5 ,\add_ln43_reg_1030[5]_i_3_n_5 ,\add_ln43_reg_1030[5]_i_4_n_5 }));
  FDRE \add_ln43_reg_1030_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_10300),
        .D(add_ln43_fu_684_p2[6]),
        .Q(add_ln43_reg_1030[6]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_10300),
        .D(add_ln43_fu_684_p2[7]),
        .Q(add_ln43_reg_1030[7]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_10300),
        .D(add_ln43_fu_684_p2[8]),
        .Q(add_ln43_reg_1030[8]),
        .R(1'b0));
  FDRE \add_ln43_reg_1030_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_reg_10300),
        .D(add_ln43_fu_684_p2[9]),
        .Q(add_ln43_reg_1030[9]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_1030_reg[9]_i_1 
       (.CI(\add_ln43_reg_1030_reg[5]_i_1_n_5 ),
        .CO({\add_ln43_reg_1030_reg[9]_i_1_n_5 ,\add_ln43_reg_1030_reg[9]_i_1_n_6 ,\add_ln43_reg_1030_reg[9]_i_1_n_7 ,\add_ln43_reg_1030_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln43_fu_684_p2[9:6]),
        .S(select_ln32_1_reg_974[9:6]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(grp_pointwise_conv2d_fix_4_fu_499_ap_ready),
        .I1(grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_4_fu_499_ap_done));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg),
        .I2(\i_0_reg_232[4]_i_2_n_5 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[3]),
        .I4(i_0_reg_232_reg[1]),
        .I5(i_0_reg_232_reg[4]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(Q[3]),
        .I1(grp_pointwise_conv2d_fix_4_fu_499_ap_ready),
        .I2(grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[4]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(zext_ln197_reg_686_reg0),
        .I1(Q[5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_NS_fsm197_out),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[39]_i_2 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_4_fu_499_ap_ready),
        .I3(Q[4]),
        .O(ap_NS_fsm197_out));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(clear),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hB0BBBBBB)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(output_r_ce0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(icmp_ln31_fu_488_p2),
        .O(\ap_CS_fsm[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_fu_488_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(output_r_ce0),
        .I5(ap_enable_reg_pp1_iter3),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_499_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(clear),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(grp_pointwise_conv2d_fix_4_fu_499_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(icmp_ln195_fu_629_p2),
        .I1(Q[5]),
        .I2(ap_NS_fsm197_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(\ap_CS_fsm_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp1_iter0_i_1__2
       (.I0(icmp_ln31_fu_488_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(clear),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__2_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ap_enable_reg_pp1_iter1_i_1__2
       (.I0(icmp_ln31_fu_488_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__2_n_5),
        .Q(ap_enable_reg_pp1_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter3),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_287[0]_i_1 
       (.I0(output_r_ce0),
        .I1(icmp_ln31_reg_965_pp1_iter3_reg),
        .O(buffer_0_reg_2870));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[0]_i_3 
       (.I0(sext_ln37_2_fu_798_p1[3]),
        .I1(buffer_0_reg_287_reg[3]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_287[0]_i_4 
       (.I0(sext_ln37_2_fu_798_p1[2]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(buffer_0_reg_287_reg[2]),
        .O(\buffer_0_reg_287[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[0]_i_5 
       (.I0(sext_ln37_2_fu_798_p1[1]),
        .I1(buffer_0_reg_287_reg[1]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_287[0]_i_6 
       (.I0(sext_ln37_2_fu_798_p1[0]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(buffer_0_reg_287_reg[0]),
        .O(\buffer_0_reg_287[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[12]_i_2 
       (.I0(sext_ln37_2_fu_798_p1[15]),
        .I1(buffer_0_reg_287_reg[15]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[12]_i_3 
       (.I0(sext_ln37_2_fu_798_p1[14]),
        .I1(buffer_0_reg_287_reg[14]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[12]_i_4 
       (.I0(sext_ln37_2_fu_798_p1[13]),
        .I1(buffer_0_reg_287_reg[13]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[12]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_287[12]_i_5 
       (.I0(sext_ln37_2_fu_798_p1[12]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(buffer_0_reg_287_reg[12]),
        .O(\buffer_0_reg_287[12]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[16]_i_2 
       (.I0(sext_ln37_2_fu_798_p1[18]),
        .I1(buffer_0_reg_287_reg[19]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[16]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[16]_i_3 
       (.I0(sext_ln37_2_fu_798_p1[18]),
        .I1(buffer_0_reg_287_reg[18]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[16]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[16]_i_4 
       (.I0(sext_ln37_2_fu_798_p1[17]),
        .I1(buffer_0_reg_287_reg[17]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[16]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[16]_i_5 
       (.I0(sext_ln37_2_fu_798_p1[16]),
        .I1(buffer_0_reg_287_reg[16]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[16]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[20]_i_2 
       (.I0(sext_ln37_2_fu_798_p1[18]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(buffer_0_reg_287_reg[23]),
        .O(\buffer_0_reg_287[20]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[20]_i_3 
       (.I0(sext_ln37_2_fu_798_p1[18]),
        .I1(buffer_0_reg_287_reg[22]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[20]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[20]_i_4 
       (.I0(sext_ln37_2_fu_798_p1[18]),
        .I1(buffer_0_reg_287_reg[21]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[20]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[20]_i_5 
       (.I0(sext_ln37_2_fu_798_p1[18]),
        .I1(buffer_0_reg_287_reg[20]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[20]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[4]_i_2 
       (.I0(sext_ln37_2_fu_798_p1[7]),
        .I1(buffer_0_reg_287_reg[7]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_287[4]_i_3 
       (.I0(sext_ln37_2_fu_798_p1[6]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(buffer_0_reg_287_reg[6]),
        .O(\buffer_0_reg_287[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[4]_i_4 
       (.I0(sext_ln37_2_fu_798_p1[5]),
        .I1(buffer_0_reg_287_reg[5]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[4]_i_5 
       (.I0(sext_ln37_2_fu_798_p1[4]),
        .I1(buffer_0_reg_287_reg[4]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_287[8]_i_2 
       (.I0(sext_ln37_2_fu_798_p1[11]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(buffer_0_reg_287_reg[11]),
        .O(\buffer_0_reg_287[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[8]_i_3 
       (.I0(sext_ln37_2_fu_798_p1[10]),
        .I1(buffer_0_reg_287_reg[10]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h56)) 
    \buffer_0_reg_287[8]_i_4 
       (.I0(sext_ln37_2_fu_798_p1[9]),
        .I1(buffer_0_reg_287_reg[9]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(\buffer_0_reg_287[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_0_reg_287[8]_i_5 
       (.I0(sext_ln37_2_fu_798_p1[8]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(buffer_0_reg_287_reg[8]),
        .O(\buffer_0_reg_287[8]_i_5_n_5 ));
  FDRE \buffer_0_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[0]_i_2_n_12 ),
        .Q(buffer_0_reg_287_reg[0]),
        .R(clear));
  CARRY4 \buffer_0_reg_287_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\buffer_0_reg_287_reg[0]_i_2_n_5 ,\buffer_0_reg_287_reg[0]_i_2_n_6 ,\buffer_0_reg_287_reg[0]_i_2_n_7 ,\buffer_0_reg_287_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln37_2_fu_798_p1[3:0]),
        .O({\buffer_0_reg_287_reg[0]_i_2_n_9 ,\buffer_0_reg_287_reg[0]_i_2_n_10 ,\buffer_0_reg_287_reg[0]_i_2_n_11 ,\buffer_0_reg_287_reg[0]_i_2_n_12 }),
        .S({\buffer_0_reg_287[0]_i_3_n_5 ,\buffer_0_reg_287[0]_i_4_n_5 ,\buffer_0_reg_287[0]_i_5_n_5 ,\buffer_0_reg_287[0]_i_6_n_5 }));
  FDSE \buffer_0_reg_287_reg[10] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[8]_i_1_n_10 ),
        .Q(buffer_0_reg_287_reg[10]),
        .S(clear));
  FDRE \buffer_0_reg_287_reg[11] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[8]_i_1_n_9 ),
        .Q(buffer_0_reg_287_reg[11]),
        .R(clear));
  FDRE \buffer_0_reg_287_reg[12] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[12]_i_1_n_12 ),
        .Q(buffer_0_reg_287_reg[12]),
        .R(clear));
  CARRY4 \buffer_0_reg_287_reg[12]_i_1 
       (.CI(\buffer_0_reg_287_reg[8]_i_1_n_5 ),
        .CO({\buffer_0_reg_287_reg[12]_i_1_n_5 ,\buffer_0_reg_287_reg[12]_i_1_n_6 ,\buffer_0_reg_287_reg[12]_i_1_n_7 ,\buffer_0_reg_287_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln37_2_fu_798_p1[15:12]),
        .O({\buffer_0_reg_287_reg[12]_i_1_n_9 ,\buffer_0_reg_287_reg[12]_i_1_n_10 ,\buffer_0_reg_287_reg[12]_i_1_n_11 ,\buffer_0_reg_287_reg[12]_i_1_n_12 }),
        .S({\buffer_0_reg_287[12]_i_2_n_5 ,\buffer_0_reg_287[12]_i_3_n_5 ,\buffer_0_reg_287[12]_i_4_n_5 ,\buffer_0_reg_287[12]_i_5_n_5 }));
  FDSE \buffer_0_reg_287_reg[13] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[12]_i_1_n_11 ),
        .Q(buffer_0_reg_287_reg[13]),
        .S(clear));
  FDSE \buffer_0_reg_287_reg[14] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[12]_i_1_n_10 ),
        .Q(buffer_0_reg_287_reg[14]),
        .S(clear));
  FDSE \buffer_0_reg_287_reg[15] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[12]_i_1_n_9 ),
        .Q(buffer_0_reg_287_reg[15]),
        .S(clear));
  FDSE \buffer_0_reg_287_reg[16] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[16]_i_1_n_12 ),
        .Q(buffer_0_reg_287_reg[16]),
        .S(clear));
  CARRY4 \buffer_0_reg_287_reg[16]_i_1 
       (.CI(\buffer_0_reg_287_reg[12]_i_1_n_5 ),
        .CO({\buffer_0_reg_287_reg[16]_i_1_n_5 ,\buffer_0_reg_287_reg[16]_i_1_n_6 ,\buffer_0_reg_287_reg[16]_i_1_n_7 ,\buffer_0_reg_287_reg[16]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({sext_ln37_2_fu_798_p1[18],sext_ln37_2_fu_798_p1[18:16]}),
        .O({\buffer_0_reg_287_reg[16]_i_1_n_9 ,\buffer_0_reg_287_reg[16]_i_1_n_10 ,\buffer_0_reg_287_reg[16]_i_1_n_11 ,\buffer_0_reg_287_reg[16]_i_1_n_12 }),
        .S({\buffer_0_reg_287[16]_i_2_n_5 ,\buffer_0_reg_287[16]_i_3_n_5 ,\buffer_0_reg_287[16]_i_4_n_5 ,\buffer_0_reg_287[16]_i_5_n_5 }));
  FDSE \buffer_0_reg_287_reg[17] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[16]_i_1_n_11 ),
        .Q(buffer_0_reg_287_reg[17]),
        .S(clear));
  FDSE \buffer_0_reg_287_reg[18] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[16]_i_1_n_10 ),
        .Q(buffer_0_reg_287_reg[18]),
        .S(clear));
  FDSE \buffer_0_reg_287_reg[19] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[16]_i_1_n_9 ),
        .Q(buffer_0_reg_287_reg[19]),
        .S(clear));
  FDSE \buffer_0_reg_287_reg[1] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[0]_i_2_n_11 ),
        .Q(buffer_0_reg_287_reg[1]),
        .S(clear));
  FDSE \buffer_0_reg_287_reg[20] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[20]_i_1_n_12 ),
        .Q(buffer_0_reg_287_reg[20]),
        .S(clear));
  CARRY4 \buffer_0_reg_287_reg[20]_i_1 
       (.CI(\buffer_0_reg_287_reg[16]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_287_reg[20]_i_1_CO_UNCONNECTED [3],\buffer_0_reg_287_reg[20]_i_1_n_6 ,\buffer_0_reg_287_reg[20]_i_1_n_7 ,\buffer_0_reg_287_reg[20]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln37_2_fu_798_p1[18],sext_ln37_2_fu_798_p1[18],sext_ln37_2_fu_798_p1[18]}),
        .O({\buffer_0_reg_287_reg[20]_i_1_n_9 ,\buffer_0_reg_287_reg[20]_i_1_n_10 ,\buffer_0_reg_287_reg[20]_i_1_n_11 ,\buffer_0_reg_287_reg[20]_i_1_n_12 }),
        .S({\buffer_0_reg_287[20]_i_2_n_5 ,\buffer_0_reg_287[20]_i_3_n_5 ,\buffer_0_reg_287[20]_i_4_n_5 ,\buffer_0_reg_287[20]_i_5_n_5 }));
  FDSE \buffer_0_reg_287_reg[21] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[20]_i_1_n_11 ),
        .Q(buffer_0_reg_287_reg[21]),
        .S(clear));
  FDSE \buffer_0_reg_287_reg[22] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[20]_i_1_n_10 ),
        .Q(buffer_0_reg_287_reg[22]),
        .S(clear));
  FDSE \buffer_0_reg_287_reg[23] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[20]_i_1_n_9 ),
        .Q(buffer_0_reg_287_reg[23]),
        .S(clear));
  FDRE \buffer_0_reg_287_reg[2] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[0]_i_2_n_10 ),
        .Q(buffer_0_reg_287_reg[2]),
        .R(clear));
  FDSE \buffer_0_reg_287_reg[3] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[0]_i_2_n_9 ),
        .Q(buffer_0_reg_287_reg[3]),
        .S(clear));
  FDSE \buffer_0_reg_287_reg[4] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[4]_i_1_n_12 ),
        .Q(buffer_0_reg_287_reg[4]),
        .S(clear));
  CARRY4 \buffer_0_reg_287_reg[4]_i_1 
       (.CI(\buffer_0_reg_287_reg[0]_i_2_n_5 ),
        .CO({\buffer_0_reg_287_reg[4]_i_1_n_5 ,\buffer_0_reg_287_reg[4]_i_1_n_6 ,\buffer_0_reg_287_reg[4]_i_1_n_7 ,\buffer_0_reg_287_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln37_2_fu_798_p1[7:4]),
        .O({\buffer_0_reg_287_reg[4]_i_1_n_9 ,\buffer_0_reg_287_reg[4]_i_1_n_10 ,\buffer_0_reg_287_reg[4]_i_1_n_11 ,\buffer_0_reg_287_reg[4]_i_1_n_12 }),
        .S({\buffer_0_reg_287[4]_i_2_n_5 ,\buffer_0_reg_287[4]_i_3_n_5 ,\buffer_0_reg_287[4]_i_4_n_5 ,\buffer_0_reg_287[4]_i_5_n_5 }));
  FDSE \buffer_0_reg_287_reg[5] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[4]_i_1_n_11 ),
        .Q(buffer_0_reg_287_reg[5]),
        .S(clear));
  FDRE \buffer_0_reg_287_reg[6] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[4]_i_1_n_10 ),
        .Q(buffer_0_reg_287_reg[6]),
        .R(clear));
  FDSE \buffer_0_reg_287_reg[7] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[4]_i_1_n_9 ),
        .Q(buffer_0_reg_287_reg[7]),
        .S(clear));
  FDRE \buffer_0_reg_287_reg[8] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[8]_i_1_n_12 ),
        .Q(buffer_0_reg_287_reg[8]),
        .R(clear));
  CARRY4 \buffer_0_reg_287_reg[8]_i_1 
       (.CI(\buffer_0_reg_287_reg[4]_i_1_n_5 ),
        .CO({\buffer_0_reg_287_reg[8]_i_1_n_5 ,\buffer_0_reg_287_reg[8]_i_1_n_6 ,\buffer_0_reg_287_reg[8]_i_1_n_7 ,\buffer_0_reg_287_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln37_2_fu_798_p1[11:8]),
        .O({\buffer_0_reg_287_reg[8]_i_1_n_9 ,\buffer_0_reg_287_reg[8]_i_1_n_10 ,\buffer_0_reg_287_reg[8]_i_1_n_11 ,\buffer_0_reg_287_reg[8]_i_1_n_12 }),
        .S({\buffer_0_reg_287[8]_i_2_n_5 ,\buffer_0_reg_287[8]_i_3_n_5 ,\buffer_0_reg_287[8]_i_4_n_5 ,\buffer_0_reg_287[8]_i_5_n_5 }));
  FDSE \buffer_0_reg_287_reg[9] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2870),
        .D(\buffer_0_reg_287_reg[8]_i_1_n_11 ),
        .Q(buffer_0_reg_287_reg[9]),
        .S(clear));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg_i_1
       (.I0(Q[3]),
        .I1(grp_pointwise_conv2d_fix_4_fu_499_ap_ready),
        .I2(grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg),
        .O(\ap_CS_fsm_reg[37] ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_232[0]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .O(i_fu_316_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_reg_232[1]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[0]),
        .O(i_fu_316_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_0_reg_232[2]_i_1 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[1]),
        .O(i_fu_316_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_0_reg_232[3]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[1]),
        .I3(i_0_reg_232_reg[2]),
        .O(i_fu_316_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_0_reg_232[4]_i_1 
       (.I0(grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \i_0_reg_232[4]_i_2 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[3]),
        .I4(i_0_reg_232_reg[1]),
        .I5(i_0_reg_232_reg[4]),
        .O(\i_0_reg_232[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_0_reg_232[4]_i_3 
       (.I0(i_0_reg_232_reg[4]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[1]),
        .I4(i_0_reg_232_reg[2]),
        .O(i_fu_316_p2[4]));
  FDRE \i_0_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(\i_0_reg_232[4]_i_2_n_5 ),
        .D(i_fu_316_p2[0]),
        .Q(i_0_reg_232_reg[0]),
        .R(ap_NS_fsm1));
  FDRE \i_0_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(\i_0_reg_232[4]_i_2_n_5 ),
        .D(i_fu_316_p2[1]),
        .Q(i_0_reg_232_reg[1]),
        .R(ap_NS_fsm1));
  FDRE \i_0_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(\i_0_reg_232[4]_i_2_n_5 ),
        .D(i_fu_316_p2[2]),
        .Q(i_0_reg_232_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \i_0_reg_232_reg[3] 
       (.C(ap_clk),
        .CE(\i_0_reg_232[4]_i_2_n_5 ),
        .D(i_fu_316_p2[3]),
        .Q(i_0_reg_232_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \i_0_reg_232_reg[4] 
       (.C(ap_clk),
        .CE(\i_0_reg_232[4]_i_2_n_5 ),
        .D(i_fu_316_p2[4]),
        .Q(i_0_reg_232_reg[4]),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h7000707070007000)) 
    \i_1_reg_403[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(zext_ln197_reg_686_reg0),
        .I2(Q[4]),
        .I3(grp_pointwise_conv2d_fix_4_fu_499_ap_ready),
        .I4(grp_pointwise_conv2d_fix_4_fu_499_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(SR));
  FDRE \icmp_ln31_reg_965_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(\icmp_ln31_reg_965_reg_n_5_[0] ),
        .Q(icmp_ln31_reg_965_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_965_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_965_pp1_iter1_reg),
        .Q(icmp_ln31_reg_965_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_965_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_965_pp1_iter2_reg),
        .Q(icmp_ln31_reg_965_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_965_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln31_fu_488_p2),
        .Q(\icmp_ln31_reg_965_reg_n_5_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln35_1_reg_1026[0]_i_1 
       (.I0(icmp_ln35_1_fu_679_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln31_reg_965_reg_n_5_[0] ),
        .I3(icmp_ln35_1_reg_1026),
        .O(\icmp_ln35_1_reg_1026[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \icmp_ln35_1_reg_1026[0]_i_2 
       (.I0(in_d_reg_1010[2]),
        .I1(in_d_reg_1010[1]),
        .I2(in_d_reg_1010[0]),
        .I3(in_d_reg_1010[4]),
        .I4(in_d_reg_1010[3]),
        .O(icmp_ln35_1_fu_679_p2));
  FDRE \icmp_ln35_1_reg_1026_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln35_1_reg_1026),
        .Q(icmp_ln35_1_reg_1026_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln35_1_reg_1026_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln35_1_reg_1026_pp1_iter2_reg),
        .Q(icmp_ln35_1_reg_1026_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln35_1_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln35_1_reg_1026[0]_i_1_n_5 ),
        .Q(icmp_ln35_1_reg_1026),
        .R(1'b0));
  FDRE \in_d_0_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[0]),
        .Q(in_d_0_reg_299[0]),
        .R(clear));
  FDRE \in_d_0_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[1]),
        .Q(in_d_0_reg_299[1]),
        .R(clear));
  FDRE \in_d_0_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[2]),
        .Q(in_d_0_reg_299[2]),
        .R(clear));
  FDRE \in_d_0_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[3]),
        .Q(in_d_0_reg_299[3]),
        .R(clear));
  FDRE \in_d_0_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[4]),
        .Q(in_d_0_reg_299[4]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_reg_1010[0]_i_1 
       (.I0(select_ln35_1_fu_604_p3[0]),
        .O(in_d_fu_642_p2[0]));
  LUT6 #(
    .INIT(64'h50A0303050A0C0C0)) 
    \in_d_reg_1010[1]_i_1 
       (.I0(in_d_0_reg_299[1]),
        .I1(in_d_reg_1010[1]),
        .I2(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39),
        .I3(in_d_0_reg_299[0]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26),
        .I5(in_d_reg_1010[0]),
        .O(in_d_fu_642_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h6A666AAA)) 
    \in_d_reg_1010[2]_i_1 
       (.I0(select_ln35_1_fu_604_p3[2]),
        .I1(select_ln35_1_fu_604_p3[0]),
        .I2(in_d_0_reg_299[1]),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26),
        .I4(in_d_reg_1010[1]),
        .O(in_d_fu_642_p2[2]));
  LUT6 #(
    .INIT(64'h6AAA6A6A6AAAAAAA)) 
    \in_d_reg_1010[3]_i_1 
       (.I0(select_ln35_1_fu_604_p3[3]),
        .I1(ap_phi_mux_in_d_0_phi_fu_303_p4[1]),
        .I2(select_ln35_1_fu_604_p3[0]),
        .I3(in_d_0_reg_299[2]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26),
        .I5(in_d_reg_1010[2]),
        .O(in_d_fu_642_p2[3]));
  LUT6 #(
    .INIT(64'h47B8B8B800000000)) 
    \in_d_reg_1010[4]_i_1 
       (.I0(in_d_0_reg_299[4]),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26),
        .I2(in_d_reg_1010[4]),
        .I3(\in_d_reg_1010[4]_i_2_n_5 ),
        .I4(ap_phi_mux_in_d_0_phi_fu_303_p4[3]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39),
        .O(in_d_fu_642_p2[4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \in_d_reg_1010[4]_i_2 
       (.I0(in_d_reg_1010[2]),
        .I1(in_d_0_reg_299[2]),
        .I2(select_ln35_1_fu_604_p3[0]),
        .I3(in_d_0_reg_299[1]),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26),
        .I5(in_d_reg_1010[1]),
        .O(\in_d_reg_1010[4]_i_2_n_5 ));
  FDRE \in_d_reg_1010_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(in_d_fu_642_p2[0]),
        .Q(in_d_reg_1010[0]),
        .R(1'b0));
  FDRE \in_d_reg_1010_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(in_d_fu_642_p2[1]),
        .Q(in_d_reg_1010[1]),
        .R(1'b0));
  FDRE \in_d_reg_1010_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(in_d_fu_642_p2[2]),
        .Q(in_d_reg_1010[2]),
        .R(1'b0));
  FDRE \in_d_reg_1010_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(in_d_fu_642_p2[3]),
        .Q(in_d_reg_1010[3]),
        .R(1'b0));
  FDRE \in_d_reg_1010_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(in_d_fu_642_p2[4]),
        .Q(in_d_reg_1010[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten18_reg_243[0]_i_2 
       (.I0(indvar_flatten18_reg_243_reg[0]),
        .O(\indvar_flatten18_reg_243[0]_i_2_n_5 ));
  FDRE \indvar_flatten18_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_243_reg[0]),
        .R(clear));
  CARRY4 \indvar_flatten18_reg_243_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten18_reg_243_reg[0]_i_1_n_5 ,\indvar_flatten18_reg_243_reg[0]_i_1_n_6 ,\indvar_flatten18_reg_243_reg[0]_i_1_n_7 ,\indvar_flatten18_reg_243_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten18_reg_243_reg[0]_i_1_n_9 ,\indvar_flatten18_reg_243_reg[0]_i_1_n_10 ,\indvar_flatten18_reg_243_reg[0]_i_1_n_11 ,\indvar_flatten18_reg_243_reg[0]_i_1_n_12 }),
        .S({indvar_flatten18_reg_243_reg[3:1],\indvar_flatten18_reg_243[0]_i_2_n_5 }));
  FDRE \indvar_flatten18_reg_243_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten18_reg_243_reg[10]),
        .R(clear));
  FDRE \indvar_flatten18_reg_243_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten18_reg_243_reg[11]),
        .R(clear));
  FDRE \indvar_flatten18_reg_243_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_243_reg[12]),
        .R(clear));
  CARRY4 \indvar_flatten18_reg_243_reg[12]_i_1 
       (.CI(\indvar_flatten18_reg_243_reg[8]_i_1_n_5 ),
        .CO({\NLW_indvar_flatten18_reg_243_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten18_reg_243_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten18_reg_243_reg[12]_i_1_O_UNCONNECTED [3:2],\indvar_flatten18_reg_243_reg[12]_i_1_n_11 ,\indvar_flatten18_reg_243_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,indvar_flatten18_reg_243_reg[13:12]}));
  FDRE \indvar_flatten18_reg_243_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_243_reg[13]),
        .R(clear));
  FDRE \indvar_flatten18_reg_243_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_243_reg[1]),
        .R(clear));
  FDRE \indvar_flatten18_reg_243_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten18_reg_243_reg[2]),
        .R(clear));
  FDRE \indvar_flatten18_reg_243_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten18_reg_243_reg[3]),
        .R(clear));
  FDRE \indvar_flatten18_reg_243_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_243_reg[4]),
        .R(clear));
  CARRY4 \indvar_flatten18_reg_243_reg[4]_i_1 
       (.CI(\indvar_flatten18_reg_243_reg[0]_i_1_n_5 ),
        .CO({\indvar_flatten18_reg_243_reg[4]_i_1_n_5 ,\indvar_flatten18_reg_243_reg[4]_i_1_n_6 ,\indvar_flatten18_reg_243_reg[4]_i_1_n_7 ,\indvar_flatten18_reg_243_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten18_reg_243_reg[4]_i_1_n_9 ,\indvar_flatten18_reg_243_reg[4]_i_1_n_10 ,\indvar_flatten18_reg_243_reg[4]_i_1_n_11 ,\indvar_flatten18_reg_243_reg[4]_i_1_n_12 }),
        .S(indvar_flatten18_reg_243_reg[7:4]));
  FDRE \indvar_flatten18_reg_243_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_243_reg[5]),
        .R(clear));
  FDRE \indvar_flatten18_reg_243_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten18_reg_243_reg[6]),
        .R(clear));
  FDRE \indvar_flatten18_reg_243_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten18_reg_243_reg[7]),
        .R(clear));
  FDRE \indvar_flatten18_reg_243_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_243_reg[8]),
        .R(clear));
  CARRY4 \indvar_flatten18_reg_243_reg[8]_i_1 
       (.CI(\indvar_flatten18_reg_243_reg[4]_i_1_n_5 ),
        .CO({\indvar_flatten18_reg_243_reg[8]_i_1_n_5 ,\indvar_flatten18_reg_243_reg[8]_i_1_n_6 ,\indvar_flatten18_reg_243_reg[8]_i_1_n_7 ,\indvar_flatten18_reg_243_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten18_reg_243_reg[8]_i_1_n_9 ,\indvar_flatten18_reg_243_reg[8]_i_1_n_10 ,\indvar_flatten18_reg_243_reg[8]_i_1_n_11 ,\indvar_flatten18_reg_243_reg[8]_i_1_n_12 }),
        .S(indvar_flatten18_reg_243_reg[11:8]));
  FDRE \indvar_flatten18_reg_243_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_243_reg[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_265[0]_i_1 
       (.I0(indvar_flatten_reg_265_reg[0]),
        .O(select_ln33_fu_654_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_265[1]_i_1 
       (.I0(indvar_flatten_reg_265_reg[0]),
        .I1(indvar_flatten_reg_265_reg[1]),
        .O(select_ln33_fu_654_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_reg_265[2]_i_1 
       (.I0(indvar_flatten_reg_265_reg[2]),
        .I1(indvar_flatten_reg_265_reg[0]),
        .I2(indvar_flatten_reg_265_reg[1]),
        .O(select_ln33_fu_654_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_265[3]_i_1 
       (.I0(indvar_flatten_reg_265_reg[3]),
        .I1(indvar_flatten_reg_265_reg[1]),
        .I2(indvar_flatten_reg_265_reg[0]),
        .I3(indvar_flatten_reg_265_reg[2]),
        .O(select_ln33_fu_654_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_265[4]_i_1 
       (.I0(indvar_flatten_reg_265_reg[4]),
        .I1(indvar_flatten_reg_265_reg[2]),
        .I2(indvar_flatten_reg_265_reg[0]),
        .I3(indvar_flatten_reg_265_reg[1]),
        .I4(indvar_flatten_reg_265_reg[3]),
        .O(select_ln33_fu_654_p3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten_reg_265[5]_i_1 
       (.I0(indvar_flatten_reg_265_reg[5]),
        .I1(indvar_flatten_reg_265_reg[3]),
        .I2(indvar_flatten_reg_265_reg[1]),
        .I3(indvar_flatten_reg_265_reg[0]),
        .I4(indvar_flatten_reg_265_reg[2]),
        .I5(indvar_flatten_reg_265_reg[4]),
        .O(select_ln33_fu_654_p3[5]));
  LUT3 #(
    .INIT(8'h41)) 
    \indvar_flatten_reg_265[6]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .I1(\indvar_flatten_reg_265[9]_i_2_n_5 ),
        .I2(indvar_flatten_reg_265_reg[6]),
        .O(\indvar_flatten_reg_265[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h4510)) 
    \indvar_flatten_reg_265[7]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .I1(\indvar_flatten_reg_265[9]_i_2_n_5 ),
        .I2(indvar_flatten_reg_265_reg[6]),
        .I3(indvar_flatten_reg_265_reg[7]),
        .O(\indvar_flatten_reg_265[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h55150040)) 
    \indvar_flatten_reg_265[8]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .I1(indvar_flatten_reg_265_reg[7]),
        .I2(indvar_flatten_reg_265_reg[6]),
        .I3(\indvar_flatten_reg_265[9]_i_2_n_5 ),
        .I4(indvar_flatten_reg_265_reg[8]),
        .O(\indvar_flatten_reg_265[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \indvar_flatten_reg_265[9]_i_1 
       (.I0(indvar_flatten_reg_265_reg[9]),
        .I1(indvar_flatten_reg_265_reg[8]),
        .I2(indvar_flatten_reg_265_reg[7]),
        .I3(indvar_flatten_reg_265_reg[6]),
        .I4(\indvar_flatten_reg_265[9]_i_2_n_5 ),
        .O(select_ln33_fu_654_p3[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten_reg_265[9]_i_2 
       (.I0(indvar_flatten_reg_265_reg[4]),
        .I1(indvar_flatten_reg_265_reg[2]),
        .I2(indvar_flatten_reg_265_reg[0]),
        .I3(indvar_flatten_reg_265_reg[1]),
        .I4(indvar_flatten_reg_265_reg[3]),
        .I5(indvar_flatten_reg_265_reg[5]),
        .O(\indvar_flatten_reg_265[9]_i_2_n_5 ));
  FDRE \indvar_flatten_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_654_p3[0]),
        .Q(indvar_flatten_reg_265_reg[0]),
        .R(clear));
  FDRE \indvar_flatten_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_654_p3[1]),
        .Q(indvar_flatten_reg_265_reg[1]),
        .R(clear));
  FDRE \indvar_flatten_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_654_p3[2]),
        .Q(indvar_flatten_reg_265_reg[2]),
        .R(clear));
  FDRE \indvar_flatten_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_654_p3[3]),
        .Q(indvar_flatten_reg_265_reg[3]),
        .R(clear));
  FDRE \indvar_flatten_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_654_p3[4]),
        .Q(indvar_flatten_reg_265_reg[4]),
        .R(clear));
  FDRE \indvar_flatten_reg_265_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_654_p3[5]),
        .Q(indvar_flatten_reg_265_reg[5]),
        .R(clear));
  FDRE \indvar_flatten_reg_265_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten_reg_265[6]_i_1_n_5 ),
        .Q(indvar_flatten_reg_265_reg[6]),
        .R(clear));
  FDRE \indvar_flatten_reg_265_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten_reg_265[7]_i_1_n_5 ),
        .Q(indvar_flatten_reg_265_reg[7]),
        .R(clear));
  FDRE \indvar_flatten_reg_265_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten_reg_265[8]_i_1_n_5 ),
        .Q(indvar_flatten_reg_265_reg[8]),
        .R(clear));
  FDRE \indvar_flatten_reg_265_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_654_p3[9]),
        .Q(indvar_flatten_reg_265_reg[9]),
        .R(clear));
  LUT5 #(
    .INIT(32'h00200000)) 
    \kernel_buffer_15_10_fu_182[15]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[2]),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(i_0_reg_232_reg[0]),
        .I4(i_0_reg_232_reg[1]),
        .O(trunc_ln28_fu_322_p1[0]));
  FDRE \kernel_buffer_15_10_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[0]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \kernel_buffer_15_11_fu_186[15]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[2]),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(i_0_reg_232_reg[0]),
        .I4(i_0_reg_232_reg[1]),
        .O(trunc_ln28_fu_322_p1[1]));
  FDRE \kernel_buffer_15_11_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[1]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00002000)) 
    \kernel_buffer_15_12_fu_190[15]_i_1 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[0]),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(i_0_reg_232_reg[3]),
        .I4(i_0_reg_232_reg[1]),
        .O(trunc_ln28_fu_322_p1[2]));
  FDRE \kernel_buffer_15_12_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[2]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \kernel_buffer_15_13_fu_194[15]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[0]),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(i_0_reg_232_reg[3]),
        .I4(i_0_reg_232_reg[2]),
        .O(trunc_ln28_fu_322_p1[3]));
  FDRE \kernel_buffer_15_13_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[3]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    \kernel_buffer_15_14_fu_198[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[2]),
        .I4(i_0_reg_232_reg[3]),
        .O(trunc_ln28_fu_322_p1[4]));
  FDRE \kernel_buffer_15_14_fu_198_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[4]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h45B2)) 
    \kernel_buffer_15_15_fu_202[0]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[0]),
        .O(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h6A75)) 
    \kernel_buffer_15_15_fu_202[10]_i_1 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[1]),
        .I3(i_0_reg_232_reg[3]),
        .O(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hAAE8)) 
    \kernel_buffer_15_15_fu_202[11]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[0]),
        .O(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hE0AB)) 
    \kernel_buffer_15_15_fu_202[12]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[1]),
        .O(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h1F76)) 
    \kernel_buffer_15_15_fu_202[13]_i_1 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[1]),
        .O(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \kernel_buffer_15_15_fu_202[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[1]),
        .I4(i_0_reg_232_reg[2]),
        .O(trunc_ln28_fu_322_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h5DEF)) 
    \kernel_buffer_15_15_fu_202[15]_i_2 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[0]),
        .O(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h600F)) 
    \kernel_buffer_15_15_fu_202[1]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[1]),
        .O(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hB487)) 
    \kernel_buffer_15_15_fu_202[2]_i_1 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[0]),
        .O(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h7FD3)) 
    \kernel_buffer_15_15_fu_202[3]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[0]),
        .O(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hE93A)) 
    \kernel_buffer_15_15_fu_202[4]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[0]),
        .O(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hF62F)) 
    \kernel_buffer_15_15_fu_202[5]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[0]),
        .O(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h1740)) 
    \kernel_buffer_15_15_fu_202[6]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[0]),
        .O(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h4502)) 
    \kernel_buffer_15_15_fu_202[7]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[2]),
        .O(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h0331)) 
    \kernel_buffer_15_15_fu_202[8]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[2]),
        .O(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h6A17)) 
    \kernel_buffer_15_15_fu_202[9]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[3]),
        .O(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ));
  FDRE \kernel_buffer_15_15_fu_202_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[5]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000040)) 
    \kernel_buffer_15_1_fu_146[15]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[0]),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(i_0_reg_232_reg[3]),
        .I4(i_0_reg_232_reg[2]),
        .O(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ));
  FDRE \kernel_buffer_15_1_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[10] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[11] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[12] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[13] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[15] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[8] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[9] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_1_fu_146[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000400)) 
    \kernel_buffer_15_2_fu_150[15]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[2]),
        .I3(\ap_CS_fsm_reg_n_5_[1] ),
        .I4(i_0_reg_232_reg[0]),
        .O(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ));
  FDRE \kernel_buffer_15_2_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[10] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[11] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[12] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[13] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[15] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[8] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[9] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_2_fu_150[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \kernel_buffer_15_3_fu_154[15]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[2]),
        .I3(\ap_CS_fsm_reg_n_5_[1] ),
        .I4(i_0_reg_232_reg[0]),
        .O(trunc_ln28_fu_322_p1[8]));
  FDRE \kernel_buffer_15_3_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[8]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \kernel_buffer_15_4_fu_158[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[2]),
        .I4(i_0_reg_232_reg[3]),
        .O(trunc_ln28_fu_322_p1[9]));
  FDRE \kernel_buffer_15_4_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[9]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \kernel_buffer_15_5_fu_162[15]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[0]),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(i_0_reg_232_reg[3]),
        .I4(i_0_reg_232_reg[2]),
        .O(trunc_ln28_fu_322_p1[10]));
  FDRE \kernel_buffer_15_5_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[10]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \kernel_buffer_15_6_fu_166[15]_i_1 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[0]),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(i_0_reg_232_reg[3]),
        .I4(i_0_reg_232_reg[1]),
        .O(trunc_ln28_fu_322_p1[11]));
  FDRE \kernel_buffer_15_6_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[11]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \kernel_buffer_15_7_fu_170[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[1]),
        .I3(i_0_reg_232_reg[0]),
        .I4(i_0_reg_232_reg[3]),
        .O(trunc_ln28_fu_322_p1[12]));
  FDRE \kernel_buffer_15_7_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[12]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00100000)) 
    \kernel_buffer_15_8_fu_174[15]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[0]),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(i_0_reg_232_reg[2]),
        .I4(i_0_reg_232_reg[3]),
        .O(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ));
  FDRE \kernel_buffer_15_8_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[10] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[11] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[12] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[13] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[15] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[8] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[9] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00400000)) 
    \kernel_buffer_15_9_fu_178[15]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[0]),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(i_0_reg_232_reg[2]),
        .I4(i_0_reg_232_reg[3]),
        .O(trunc_ln28_fu_322_p1[14]));
  FDRE \kernel_buffer_15_9_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[14]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \kernel_buffer_15_fu_142[15]_i_1 
       (.I0(i_0_reg_232_reg[4]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[0]),
        .I4(i_0_reg_232_reg[2]),
        .I5(\ap_CS_fsm_reg_n_5_[1] ),
        .O(trunc_ln28_fu_322_p1[15]));
  FDRE \kernel_buffer_15_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_fu_142[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln28_fu_322_p1[15]),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln37_fu_777_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[13:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln37_fu_777_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln37_fu_777_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln37_fu_777_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln37_fu_777_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln37_fu_777_p2_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln37_fu_777_p2_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln37_fu_777_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln37_fu_777_p2_OVERFLOW_UNCONNECTED),
        .P({mul_ln37_fu_777_p2_n_63,mul_ln37_fu_777_p2_n_64,mul_ln37_fu_777_p2_n_65,mul_ln37_fu_777_p2_n_66,mul_ln37_fu_777_p2_n_67,mul_ln37_fu_777_p2_n_68,mul_ln37_fu_777_p2_n_69,mul_ln37_fu_777_p2_n_70,mul_ln37_fu_777_p2_n_71,mul_ln37_fu_777_p2_n_72,mul_ln37_fu_777_p2_n_73,mul_ln37_fu_777_p2_n_74,mul_ln37_fu_777_p2_n_75,mul_ln37_fu_777_p2_n_76,mul_ln37_fu_777_p2_n_77,mul_ln37_fu_777_p2_n_78,mul_ln37_fu_777_p2_n_79,mul_ln37_fu_777_p2_n_80,mul_ln37_fu_777_p2_n_81,mul_ln37_fu_777_p2_n_82,mul_ln37_fu_777_p2_n_83,mul_ln37_fu_777_p2_n_84,mul_ln37_fu_777_p2_n_85,mul_ln37_fu_777_p2_n_86,mul_ln37_fu_777_p2_n_87,mul_ln37_fu_777_p2_n_88,mul_ln37_fu_777_p2_n_89,mul_ln37_fu_777_p2_n_90,mul_ln37_fu_777_p2_n_91,mul_ln37_fu_777_p2_n_92,mul_ln37_fu_777_p2_n_93,mul_ln37_fu_777_p2_n_94,mul_ln37_fu_777_p2_n_95,mul_ln37_fu_777_p2_n_96,mul_ln37_fu_777_p2_n_97,mul_ln37_fu_777_p2_n_98,mul_ln37_fu_777_p2_n_99,mul_ln37_fu_777_p2_n_100,mul_ln37_fu_777_p2_n_101,mul_ln37_fu_777_p2_n_102,mul_ln37_fu_777_p2_n_103,mul_ln37_fu_777_p2_n_104,mul_ln37_fu_777_p2_n_105,mul_ln37_fu_777_p2_n_106,mul_ln37_fu_777_p2_n_107,mul_ln37_fu_777_p2_n_108,mul_ln37_fu_777_p2_n_109,mul_ln37_fu_777_p2_n_110}),
        .PATTERNBDETECT(NLW_mul_ln37_fu_777_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln37_fu_777_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln37_fu_777_p2_n_111,mul_ln37_fu_777_p2_n_112,mul_ln37_fu_777_p2_n_113,mul_ln37_fu_777_p2_n_114,mul_ln37_fu_777_p2_n_115,mul_ln37_fu_777_p2_n_116,mul_ln37_fu_777_p2_n_117,mul_ln37_fu_777_p2_n_118,mul_ln37_fu_777_p2_n_119,mul_ln37_fu_777_p2_n_120,mul_ln37_fu_777_p2_n_121,mul_ln37_fu_777_p2_n_122,mul_ln37_fu_777_p2_n_123,mul_ln37_fu_777_p2_n_124,mul_ln37_fu_777_p2_n_125,mul_ln37_fu_777_p2_n_126,mul_ln37_fu_777_p2_n_127,mul_ln37_fu_777_p2_n_128,mul_ln37_fu_777_p2_n_129,mul_ln37_fu_777_p2_n_130,mul_ln37_fu_777_p2_n_131,mul_ln37_fu_777_p2_n_132,mul_ln37_fu_777_p2_n_133,mul_ln37_fu_777_p2_n_134,mul_ln37_fu_777_p2_n_135,mul_ln37_fu_777_p2_n_136,mul_ln37_fu_777_p2_n_137,mul_ln37_fu_777_p2_n_138,mul_ln37_fu_777_p2_n_139,mul_ln37_fu_777_p2_n_140,mul_ln37_fu_777_p2_n_141,mul_ln37_fu_777_p2_n_142,mul_ln37_fu_777_p2_n_143,mul_ln37_fu_777_p2_n_144,mul_ln37_fu_777_p2_n_145,mul_ln37_fu_777_p2_n_146,mul_ln37_fu_777_p2_n_147,mul_ln37_fu_777_p2_n_148,mul_ln37_fu_777_p2_n_149,mul_ln37_fu_777_p2_n_150,mul_ln37_fu_777_p2_n_151,mul_ln37_fu_777_p2_n_152,mul_ln37_fu_777_p2_n_153,mul_ln37_fu_777_p2_n_154,mul_ln37_fu_777_p2_n_155,mul_ln37_fu_777_p2_n_156,mul_ln37_fu_777_p2_n_157,mul_ln37_fu_777_p2_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln37_fu_777_p2_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln37_fu_777_p2_i_1
       (.I0(icmp_ln31_reg_965_pp1_iter1_reg),
        .O(mul_ln37_fu_777_p2_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln37_reg_1045[16]_i_1 
       (.I0(icmp_ln31_reg_965_pp1_iter2_reg),
        .O(\mul_ln37_reg_1045[16]_i_1_n_5 ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln37_reg_1045_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln37_reg_1045_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[31]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln37_reg_1045_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln37_reg_1045_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln37_reg_1045_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln37_fu_777_p2_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_ln37_fu_777_p2_i_1_n_5),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\mul_ln37_reg_1045[16]_i_1_n_5 ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln37_reg_1045_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln37_reg_1045_reg_OVERFLOW_UNCONNECTED),
        .P({mul_ln37_reg_1045_reg_n_63,mul_ln37_reg_1045_reg_n_64,mul_ln37_reg_1045_reg_n_65,mul_ln37_reg_1045_reg_n_66,mul_ln37_reg_1045_reg_n_67,mul_ln37_reg_1045_reg_n_68,mul_ln37_reg_1045_reg_n_69,mul_ln37_reg_1045_reg_n_70,mul_ln37_reg_1045_reg_n_71,mul_ln37_reg_1045_reg_n_72,mul_ln37_reg_1045_reg_n_73,mul_ln37_reg_1045_reg_n_74,mul_ln37_reg_1045_reg_n_75,mul_ln37_reg_1045_reg_n_76,mul_ln37_reg_1045_reg_n_77,mul_ln37_reg_1045_reg_n_78,mul_ln37_reg_1045_reg_n_79,mul_ln37_reg_1045_reg_n_80,mul_ln37_reg_1045_reg_n_81,mul_ln37_reg_1045_reg_n_82,mul_ln37_reg_1045_reg_n_83,mul_ln37_reg_1045_reg_n_84,mul_ln37_reg_1045_reg_n_85,mul_ln37_reg_1045_reg_n_86,mul_ln37_reg_1045_reg_n_87,mul_ln37_reg_1045_reg_n_88,mul_ln37_reg_1045_reg_n_89,mul_ln37_reg_1045_reg_n_90,mul_ln37_reg_1045_reg_n_91,mul_ln37_reg_1045_reg_n_92,mul_ln37_reg_1045_reg_n_93,mul_ln37_reg_1045_reg_n_94,mul_ln37_reg_1045_reg_n_95,sext_ln37_2_fu_798_p1[18:4]}),
        .PATTERNBDETECT(NLW_mul_ln37_reg_1045_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln37_reg_1045_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_ln37_fu_777_p2_n_111,mul_ln37_fu_777_p2_n_112,mul_ln37_fu_777_p2_n_113,mul_ln37_fu_777_p2_n_114,mul_ln37_fu_777_p2_n_115,mul_ln37_fu_777_p2_n_116,mul_ln37_fu_777_p2_n_117,mul_ln37_fu_777_p2_n_118,mul_ln37_fu_777_p2_n_119,mul_ln37_fu_777_p2_n_120,mul_ln37_fu_777_p2_n_121,mul_ln37_fu_777_p2_n_122,mul_ln37_fu_777_p2_n_123,mul_ln37_fu_777_p2_n_124,mul_ln37_fu_777_p2_n_125,mul_ln37_fu_777_p2_n_126,mul_ln37_fu_777_p2_n_127,mul_ln37_fu_777_p2_n_128,mul_ln37_fu_777_p2_n_129,mul_ln37_fu_777_p2_n_130,mul_ln37_fu_777_p2_n_131,mul_ln37_fu_777_p2_n_132,mul_ln37_fu_777_p2_n_133,mul_ln37_fu_777_p2_n_134,mul_ln37_fu_777_p2_n_135,mul_ln37_fu_777_p2_n_136,mul_ln37_fu_777_p2_n_137,mul_ln37_fu_777_p2_n_138,mul_ln37_fu_777_p2_n_139,mul_ln37_fu_777_p2_n_140,mul_ln37_fu_777_p2_n_141,mul_ln37_fu_777_p2_n_142,mul_ln37_fu_777_p2_n_143,mul_ln37_fu_777_p2_n_144,mul_ln37_fu_777_p2_n_145,mul_ln37_fu_777_p2_n_146,mul_ln37_fu_777_p2_n_147,mul_ln37_fu_777_p2_n_148,mul_ln37_fu_777_p2_n_149,mul_ln37_fu_777_p2_n_150,mul_ln37_fu_777_p2_n_151,mul_ln37_fu_777_p2_n_152,mul_ln37_fu_777_p2_n_153,mul_ln37_fu_777_p2_n_154,mul_ln37_fu_777_p2_n_155,mul_ln37_fu_777_p2_n_156,mul_ln37_fu_777_p2_n_157,mul_ln37_fu_777_p2_n_158}),
        .PCOUT(NLW_mul_ln37_reg_1045_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln37_reg_1045_reg_UNDERFLOW_UNCONNECTED));
  FDRE \mul_ln37_reg_1045_reg[13] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1045[16]_i_1_n_5 ),
        .D(mul_ln37_fu_777_p2_n_97),
        .Q(sext_ln37_2_fu_798_p1[0]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1045_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1045[16]_i_1_n_5 ),
        .D(mul_ln37_fu_777_p2_n_96),
        .Q(sext_ln37_2_fu_798_p1[1]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1045_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1045[16]_i_1_n_5 ),
        .D(mul_ln37_fu_777_p2_n_95),
        .Q(sext_ln37_2_fu_798_p1[2]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1045_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln37_reg_1045[16]_i_1_n_5 ),
        .D(mul_ln37_fu_777_p2_n_94),
        .Q(sext_ln37_2_fu_798_p1[3]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_11ns_5ns_11s_15_1_1 network_mac_muladd_11ns_5ns_11s_15_1_1_U116
       (.A(A),
        .D(select_ln35_1_fu_604_p3),
        .P(P),
        .Q({Q[4],Q[2:1]}),
        .\ap_CS_fsm_reg[38] (\ap_CS_fsm_reg[38]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .icmp_ln31_fu_488_p2(icmp_ln31_fu_488_p2),
        .\icmp_ln31_reg_965_reg[0] (network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26),
        .\in_d_0_reg_299_reg[2] (ap_CS_fsm_pp1_stage0),
        .\in_d_0_reg_299_reg[2]_0 (\icmp_ln31_reg_965_reg_n_5_[0] ),
        .\in_d_0_reg_299_reg[4] (network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29),
        .\in_d_0_reg_299_reg[4]_0 (ap_phi_mux_in_d_0_phi_fu_303_p4),
        .\in_d_0_reg_299_reg[4]_1 (network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39),
        .\in_d_0_reg_299_reg[4]_2 (in_d_reg_1010),
        .\in_d_0_reg_299_reg[4]_3 (in_d_0_reg_299),
        .indvar_flatten18_reg_243_reg(indvar_flatten18_reg_243_reg),
        .\indvar_flatten_reg_265_reg[5] (network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .input_r_address0(input_r_address0),
        .or_ln35_reg_9840(or_ln35_reg_9840),
        .\out_h_0_reg_254_reg[3] (select_ln32_1_fu_550_p3[9:6]),
        .\out_w_0_reg_276_reg[0] (network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_16),
        .\out_w_0_reg_276_reg[1] (network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_28),
        .\out_w_0_reg_276_reg[2] (network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_25),
        .\out_w_0_reg_276_reg[4] (zext_ln35_fu_478_p1[4]),
        .\out_w_0_reg_276_reg[4]_0 (out_w_0_reg_276),
        .\out_w_0_reg_276_reg[4]_1 (select_ln35_2_reg_994),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .ram_reg_0(ram_reg_0_8),
        .ram_reg_0_0(ram_reg_0_9),
        .ram_reg_0_1(ram_reg_0_7),
        .ram_reg_0_2(ram_reg_0_10),
        .ram_reg_0_3(ram_reg_0_11),
        .ram_reg_0_4(ram_reg_0_12),
        .ram_reg_0_5(ram_reg_0_13),
        .\select_ln32_1_reg_974_reg[6] (out_h_0_reg_254_reg),
        .\select_ln32_1_reg_974_reg[6]_0 (indvar_flatten_reg_265_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1 network_mux_164_32_1_1_U115
       (.A({tmp_2_fu_737_p18[31],tmp_2_fu_737_p18[13:0]}),
        .Q({\trunc_ln37_reg_1005_pp1_iter1_reg_reg_n_5_[3] ,p_2_in,p_1_in,\trunc_ln37_reg_1005_pp1_iter1_reg_reg_n_5_[0] }),
        .mul_ln37_fu_777_p2_i_17_0({kernel_buffer_15_7_fu_170[15],kernel_buffer_15_7_fu_170[13:0]}),
        .mul_ln37_fu_777_p2_i_17_1({kernel_buffer_15_6_fu_166[15],kernel_buffer_15_6_fu_166[13:0]}),
        .mul_ln37_fu_777_p2_i_17_2({kernel_buffer_15_5_fu_162[15],kernel_buffer_15_5_fu_162[13:0]}),
        .mul_ln37_fu_777_p2_i_17_3({kernel_buffer_15_4_fu_158[15],kernel_buffer_15_4_fu_158[13:0]}),
        .mul_ln37_fu_777_p2_i_17_4({kernel_buffer_15_3_fu_154[15],kernel_buffer_15_3_fu_154[13:0]}),
        .mul_ln37_fu_777_p2_i_17_5({kernel_buffer_15_2_fu_150[15],kernel_buffer_15_2_fu_150[13:0]}),
        .mul_ln37_fu_777_p2_i_17_6({kernel_buffer_15_1_fu_146[15],kernel_buffer_15_1_fu_146[13:0]}),
        .mul_ln37_fu_777_p2_i_17_7({kernel_buffer_15_fu_142[15],kernel_buffer_15_fu_142[13:0]}),
        .mul_ln37_fu_777_p2_i_18_0({kernel_buffer_15_15_fu_202[15],kernel_buffer_15_15_fu_202[13:0]}),
        .mul_ln37_fu_777_p2_i_18_1({kernel_buffer_15_14_fu_198[15],kernel_buffer_15_14_fu_198[13:0]}),
        .mul_ln37_fu_777_p2_i_18_2({kernel_buffer_15_13_fu_194[15],kernel_buffer_15_13_fu_194[13:0]}),
        .mul_ln37_fu_777_p2_i_18_3({kernel_buffer_15_12_fu_190[15],kernel_buffer_15_12_fu_190[13:0]}),
        .mul_ln37_fu_777_p2_i_18_4({kernel_buffer_15_11_fu_186[15],kernel_buffer_15_11_fu_186[13:0]}),
        .mul_ln37_fu_777_p2_i_18_5({kernel_buffer_15_10_fu_182[15],kernel_buffer_15_10_fu_182[13:0]}),
        .mul_ln37_fu_777_p2_i_18_6({kernel_buffer_15_9_fu_178[15],kernel_buffer_15_9_fu_178[13:0]}),
        .mul_ln37_fu_777_p2_i_18_7({kernel_buffer_15_8_fu_174[15],kernel_buffer_15_8_fu_174[13:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \or_ln35_reg_984[0]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_39),
        .O(p_0_in1_out));
  FDRE \or_ln35_reg_984_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(or_ln35_reg_984),
        .Q(or_ln35_reg_984_pp1_iter1_reg),
        .R(1'b0));
  FDRE \or_ln35_reg_984_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(or_ln35_reg_984_pp1_iter1_reg),
        .Q(or_ln35_reg_984_pp1_iter2_reg),
        .R(1'b0));
  FDRE \or_ln35_reg_984_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(or_ln35_reg_984_pp1_iter2_reg),
        .Q(or_ln35_reg_984_pp1_iter3_reg),
        .R(1'b0));
  FDRE \or_ln35_reg_984_reg[0] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(p_0_in1_out),
        .Q(or_ln35_reg_984),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_0_reg_254[0]_i_1 
       (.I0(out_h_0_reg_254_reg[0]),
        .O(\out_h_0_reg_254[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_0_reg_254[1]_i_1 
       (.I0(out_h_0_reg_254_reg[0]),
        .I1(out_h_0_reg_254_reg[1]),
        .O(out_h_fu_500_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_h_0_reg_254[2]_i_1 
       (.I0(out_h_0_reg_254_reg[2]),
        .I1(out_h_0_reg_254_reg[1]),
        .I2(out_h_0_reg_254_reg[0]),
        .O(\out_h_0_reg_254[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_h_0_reg_254[3]_i_1 
       (.I0(out_h_0_reg_254_reg[3]),
        .I1(out_h_0_reg_254_reg[2]),
        .I2(out_h_0_reg_254_reg[0]),
        .I3(out_h_0_reg_254_reg[1]),
        .O(\out_h_0_reg_254[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \out_h_0_reg_254[4]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_fu_488_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .O(\out_h_0_reg_254[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \out_h_0_reg_254[4]_i_2 
       (.I0(out_h_0_reg_254_reg[4]),
        .I1(out_h_0_reg_254_reg[1]),
        .I2(out_h_0_reg_254_reg[0]),
        .I3(out_h_0_reg_254_reg[2]),
        .I4(out_h_0_reg_254_reg[3]),
        .O(out_h_fu_500_p2[4]));
  FDRE \out_h_0_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_254[4]_i_1_n_5 ),
        .D(\out_h_0_reg_254[0]_i_1_n_5 ),
        .Q(out_h_0_reg_254_reg[0]),
        .R(clear));
  FDRE \out_h_0_reg_254_reg[1] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_254[4]_i_1_n_5 ),
        .D(out_h_fu_500_p2[1]),
        .Q(out_h_0_reg_254_reg[1]),
        .R(clear));
  FDRE \out_h_0_reg_254_reg[2] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_254[4]_i_1_n_5 ),
        .D(\out_h_0_reg_254[2]_i_1_n_5 ),
        .Q(out_h_0_reg_254_reg[2]),
        .R(clear));
  FDRE \out_h_0_reg_254_reg[3] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_254[4]_i_1_n_5 ),
        .D(\out_h_0_reg_254[3]_i_1_n_5 ),
        .Q(out_h_0_reg_254_reg[3]),
        .R(clear));
  FDRE \out_h_0_reg_254_reg[4] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_254[4]_i_1_n_5 ),
        .D(out_h_fu_500_p2[4]),
        .Q(out_h_0_reg_254_reg[4]),
        .R(clear));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \out_w_0_reg_276[0]_i_1 
       (.I0(select_ln35_2_reg_994[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\icmp_ln31_reg_965_reg_n_5_[0] ),
        .I4(out_w_0_reg_276[0]),
        .O(zext_ln35_fu_478_p1[0]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_w_0_reg_276[1]_i_1 
       (.I0(out_w_0_reg_276[1]),
        .I1(\icmp_ln31_reg_965_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(select_ln35_2_reg_994[1]),
        .O(zext_ln35_fu_478_p1[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \out_w_0_reg_276[2]_i_1 
       (.I0(select_ln35_2_reg_994[2]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\icmp_ln31_reg_965_reg_n_5_[0] ),
        .I4(out_w_0_reg_276[2]),
        .O(zext_ln35_fu_478_p1[2]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \out_w_0_reg_276[3]_i_1 
       (.I0(out_w_0_reg_276[3]),
        .I1(\icmp_ln31_reg_965_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(select_ln35_2_reg_994[3]),
        .O(zext_ln35_fu_478_p1[3]));
  FDRE \out_w_0_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln35_fu_478_p1[0]),
        .Q(out_w_0_reg_276[0]),
        .R(clear));
  FDRE \out_w_0_reg_276_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln35_fu_478_p1[1]),
        .Q(out_w_0_reg_276[1]),
        .R(clear));
  FDRE \out_w_0_reg_276_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln35_fu_478_p1[2]),
        .Q(out_w_0_reg_276[2]),
        .R(clear));
  FDRE \out_w_0_reg_276_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln35_fu_478_p1[3]),
        .Q(out_w_0_reg_276[3]),
        .R(clear));
  FDRE \out_w_0_reg_276_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln35_fu_478_p1[4]),
        .Q(out_w_0_reg_276[4]),
        .R(clear));
  LUT6 #(
    .INIT(64'hD5D5D500D5D5D5D5)) 
    ram_reg_0_i_145
       (.I0(Q[4]),
        .I1(output_r_ce0),
        .I2(icmp_ln35_1_reg_1026_pp1_iter3_reg),
        .I3(ram_reg_2),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(\ap_CS_fsm_reg[38] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20222000)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_0),
        .I1(Q[0]),
        .I2(ram_reg_0_i_21__0_n_5),
        .I3(ram_reg_0_0),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_2),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'hFFF088F000F088F0)) 
    ram_reg_0_i_21__0
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(grp_max_pooling2d_fix16_fu_523_output_r_ce0),
        .I3(ram_reg_0_7),
        .I4(ram_reg_0_8),
        .I5(grp_padding2d_fix16_fu_505_input_r_ce0),
        .O(ram_reg_0_i_21__0_n_5));
  CARRY4 ram_reg_0_i_288
       (.CI(1'b0),
        .CO({ram_reg_0_i_288_n_5,ram_reg_0_i_288_n_6,ram_reg_0_i_288_n_7,ram_reg_0_i_288_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_2_fu_798_p1[3:0]),
        .O(trunc_ln42_fu_816_p1[3:0]),
        .S({ram_reg_0_i_484_n_5,ram_reg_0_i_485_n_5,ram_reg_0_i_486_n_5,ram_reg_0_i_487_n_5}));
  CARRY4 ram_reg_0_i_289
       (.CI(ram_reg_0_i_488_n_5),
        .CO({NLW_ram_reg_0_i_289_CO_UNCONNECTED[3],ram_reg_0_i_289_n_6,ram_reg_0_i_289_n_7,ram_reg_0_i_289_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_i_489_n_5,ram_reg_0_i_490_n_5,ram_reg_0_i_491_n_5}),
        .O({trunc_ln42_fu_816_p1[16],NLW_ram_reg_0_i_289_O_UNCONNECTED[2:0]}),
        .S({ram_reg_0_i_492_n_5,ram_reg_0_i_493_n_5,ram_reg_0_i_494_n_5,ram_reg_0_i_495_n_5}));
  LUT6 #(
    .INIT(64'h00E2E2E200000000)) 
    ram_reg_0_i_3
       (.I0(ram_reg_0_i_43_n_5),
        .I1(Q[0]),
        .I2(output_r_address0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[5]),
        .I5(ram_reg_0),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0CCAFCC)) 
    ram_reg_0_i_43
       (.I0(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [10]),
        .I1(ram_reg_0_3),
        .I2(Q[4]),
        .I3(ram_reg_0_4),
        .I4(ram_reg_0_5),
        .I5(ram_reg_0_6),
        .O(ram_reg_0_i_43_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_0_i_484
       (.I0(buffer_0_reg_287_reg[3]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(sext_ln37_2_fu_798_p1[3]),
        .O(ram_reg_0_i_484_n_5));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_0_i_485
       (.I0(or_ln35_reg_984_pp1_iter3_reg),
        .I1(buffer_0_reg_287_reg[2]),
        .I2(sext_ln37_2_fu_798_p1[2]),
        .O(ram_reg_0_i_485_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_0_i_486
       (.I0(buffer_0_reg_287_reg[1]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(sext_ln37_2_fu_798_p1[1]),
        .O(ram_reg_0_i_486_n_5));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_0_i_487
       (.I0(or_ln35_reg_984_pp1_iter3_reg),
        .I1(buffer_0_reg_287_reg[0]),
        .I2(sext_ln37_2_fu_798_p1[0]),
        .O(ram_reg_0_i_487_n_5));
  CARRY4 ram_reg_0_i_488
       (.CI(ram_reg_6_i_12_n_5),
        .CO({ram_reg_0_i_488_n_5,ram_reg_0_i_488_n_6,ram_reg_0_i_488_n_7,ram_reg_0_i_488_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_582_n_5,sext_ln37_2_fu_798_p1[18:16]}),
        .O(NLW_ram_reg_0_i_488_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_i_583_n_5,ram_reg_0_i_584_n_5,ram_reg_0_i_585_n_5,ram_reg_0_i_586_n_5}));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_489
       (.I0(or_ln35_reg_984_pp1_iter3_reg),
        .I1(buffer_0_reg_287_reg[22]),
        .O(ram_reg_0_i_489_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_490
       (.I0(or_ln35_reg_984_pp1_iter3_reg),
        .I1(buffer_0_reg_287_reg[21]),
        .O(ram_reg_0_i_490_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_491
       (.I0(or_ln35_reg_984_pp1_iter3_reg),
        .I1(buffer_0_reg_287_reg[20]),
        .O(ram_reg_0_i_491_n_5));
  LUT3 #(
    .INIT(8'hF9)) 
    ram_reg_0_i_492
       (.I0(buffer_0_reg_287_reg[23]),
        .I1(buffer_0_reg_287_reg[22]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(ram_reg_0_i_492_n_5));
  LUT3 #(
    .INIT(8'hF9)) 
    ram_reg_0_i_493
       (.I0(buffer_0_reg_287_reg[21]),
        .I1(buffer_0_reg_287_reg[22]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(ram_reg_0_i_493_n_5));
  LUT3 #(
    .INIT(8'hF9)) 
    ram_reg_0_i_494
       (.I0(buffer_0_reg_287_reg[20]),
        .I1(buffer_0_reg_287_reg[21]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(ram_reg_0_i_494_n_5));
  LUT3 #(
    .INIT(8'hF9)) 
    ram_reg_0_i_495
       (.I0(buffer_0_reg_287_reg[19]),
        .I1(buffer_0_reg_287_reg[20]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(ram_reg_0_i_495_n_5));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_0_i_52
       (.I0(ram_reg_0_8),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\add_ln43_reg_1030_pp1_iter3_reg_reg[10]_0 [10]),
        .I4(Q[4]),
        .O(\ap_CS_fsm_reg[16] ));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_582
       (.I0(sext_ln37_2_fu_798_p1[18]),
        .O(ram_reg_0_i_582_n_5));
  LUT3 #(
    .INIT(8'h56)) 
    ram_reg_0_i_583
       (.I0(sext_ln37_2_fu_798_p1[18]),
        .I1(buffer_0_reg_287_reg[19]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(ram_reg_0_i_583_n_5));
  LUT3 #(
    .INIT(8'h56)) 
    ram_reg_0_i_584
       (.I0(sext_ln37_2_fu_798_p1[18]),
        .I1(buffer_0_reg_287_reg[18]),
        .I2(or_ln35_reg_984_pp1_iter3_reg),
        .O(ram_reg_0_i_584_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_0_i_585
       (.I0(buffer_0_reg_287_reg[17]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(sext_ln37_2_fu_798_p1[17]),
        .O(ram_reg_0_i_585_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_0_i_586
       (.I0(buffer_0_reg_287_reg[16]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(sext_ln37_2_fu_798_p1[16]),
        .O(ram_reg_0_i_586_n_5));
  CARRY4 ram_reg_2_i_13
       (.CI(ram_reg_0_i_288_n_5),
        .CO({ram_reg_2_i_13_n_5,ram_reg_2_i_13_n_6,ram_reg_2_i_13_n_7,ram_reg_2_i_13_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_2_fu_798_p1[7:4]),
        .O(trunc_ln42_fu_816_p1[7:4]),
        .S({ram_reg_2_i_21_n_5,ram_reg_2_i_22_n_5,ram_reg_2_i_23_n_5,ram_reg_2_i_24_n_5}));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_2_i_21
       (.I0(buffer_0_reg_287_reg[7]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(sext_ln37_2_fu_798_p1[7]),
        .O(ram_reg_2_i_21_n_5));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_2_i_22
       (.I0(or_ln35_reg_984_pp1_iter3_reg),
        .I1(buffer_0_reg_287_reg[6]),
        .I2(sext_ln37_2_fu_798_p1[6]),
        .O(ram_reg_2_i_22_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_2_i_23
       (.I0(buffer_0_reg_287_reg[5]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(sext_ln37_2_fu_798_p1[5]),
        .O(ram_reg_2_i_23_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_2_i_24
       (.I0(buffer_0_reg_287_reg[4]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(sext_ln37_2_fu_798_p1[4]),
        .O(ram_reg_2_i_24_n_5));
  CARRY4 ram_reg_4_i_12
       (.CI(ram_reg_2_i_13_n_5),
        .CO({ram_reg_4_i_12_n_5,ram_reg_4_i_12_n_6,ram_reg_4_i_12_n_7,ram_reg_4_i_12_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_2_fu_798_p1[11:8]),
        .O(trunc_ln42_fu_816_p1[11:8]),
        .S({ram_reg_4_i_20_n_5,ram_reg_4_i_21_n_5,ram_reg_4_i_22_n_5,ram_reg_4_i_23_n_5}));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_4_i_20
       (.I0(or_ln35_reg_984_pp1_iter3_reg),
        .I1(buffer_0_reg_287_reg[11]),
        .I2(sext_ln37_2_fu_798_p1[11]),
        .O(ram_reg_4_i_20_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_4_i_21
       (.I0(buffer_0_reg_287_reg[10]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(sext_ln37_2_fu_798_p1[10]),
        .O(ram_reg_4_i_21_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_4_i_22
       (.I0(buffer_0_reg_287_reg[9]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(sext_ln37_2_fu_798_p1[9]),
        .O(ram_reg_4_i_22_n_5));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_4_i_23
       (.I0(or_ln35_reg_984_pp1_iter3_reg),
        .I1(buffer_0_reg_287_reg[8]),
        .I2(sext_ln37_2_fu_798_p1[8]),
        .O(ram_reg_4_i_23_n_5));
  CARRY4 ram_reg_6_i_12
       (.CI(ram_reg_4_i_12_n_5),
        .CO({ram_reg_6_i_12_n_5,ram_reg_6_i_12_n_6,ram_reg_6_i_12_n_7,ram_reg_6_i_12_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_2_fu_798_p1[15:12]),
        .O(trunc_ln42_fu_816_p1[15:12]),
        .S({ram_reg_6_i_21_n_5,ram_reg_6_i_22_n_5,ram_reg_6_i_23_n_5,ram_reg_6_i_24_n_5}));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_6_i_21
       (.I0(buffer_0_reg_287_reg[15]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(sext_ln37_2_fu_798_p1[15]),
        .O(ram_reg_6_i_21_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_6_i_22
       (.I0(buffer_0_reg_287_reg[14]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(sext_ln37_2_fu_798_p1[14]),
        .O(ram_reg_6_i_22_n_5));
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_6_i_23
       (.I0(buffer_0_reg_287_reg[13]),
        .I1(or_ln35_reg_984_pp1_iter3_reg),
        .I2(sext_ln37_2_fu_798_p1[13]),
        .O(ram_reg_6_i_23_n_5));
  LUT3 #(
    .INIT(8'hB4)) 
    ram_reg_6_i_24
       (.I0(or_ln35_reg_984_pp1_iter3_reg),
        .I1(buffer_0_reg_287_reg[12]),
        .I2(sext_ln37_2_fu_798_p1[12]),
        .O(ram_reg_6_i_24_n_5));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln32_1_reg_974[2]_i_1 
       (.I0(out_h_0_reg_254_reg[0]),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .O(select_ln32_1_fu_550_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \select_ln32_1_reg_974[3]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .I1(out_h_0_reg_254_reg[0]),
        .I2(out_h_0_reg_254_reg[1]),
        .O(select_ln32_1_fu_550_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \select_ln32_1_reg_974[4]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .I1(out_h_0_reg_254_reg[1]),
        .I2(out_h_0_reg_254_reg[0]),
        .I3(out_h_0_reg_254_reg[2]),
        .O(select_ln32_1_fu_550_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h55AAAB54)) 
    \select_ln32_1_reg_974[5]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .I1(out_h_0_reg_254_reg[1]),
        .I2(out_h_0_reg_254_reg[2]),
        .I3(out_h_0_reg_254_reg[3]),
        .I4(out_h_0_reg_254_reg[0]),
        .O(select_ln32_1_fu_550_p3[5]));
  FDRE \select_ln32_1_reg_974_reg[2] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(select_ln32_1_fu_550_p3[2]),
        .Q(select_ln32_1_reg_974[2]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_974_reg[3] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(select_ln32_1_fu_550_p3[3]),
        .Q(select_ln32_1_reg_974[3]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_974_reg[4] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(select_ln32_1_fu_550_p3[4]),
        .Q(select_ln32_1_reg_974[4]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_974_reg[5] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(select_ln32_1_fu_550_p3[5]),
        .Q(select_ln32_1_reg_974[5]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_974_reg[6] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(select_ln32_1_fu_550_p3[6]),
        .Q(select_ln32_1_reg_974[6]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_974_reg[7] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(select_ln32_1_fu_550_p3[7]),
        .Q(select_ln32_1_reg_974[7]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_974_reg[8] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(select_ln32_1_fu_550_p3[8]),
        .Q(select_ln32_1_reg_974[8]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_974_reg[9] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(select_ln32_1_fu_550_p3[9]),
        .Q(select_ln32_1_reg_974[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000009C999CCC)) 
    \select_ln35_2_reg_994[1]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29),
        .I1(zext_ln35_fu_478_p1[1]),
        .I2(out_w_0_reg_276[0]),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26),
        .I4(select_ln35_2_reg_994[0]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .O(select_ln35_2_fu_616_p3[1]));
  LUT6 #(
    .INIT(64'h44444444B4BBB444)) 
    \select_ln35_2_reg_994[2]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_28),
        .I2(out_w_0_reg_276[2]),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26),
        .I4(select_ln35_2_reg_994[2]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .O(select_ln35_2_fu_616_p3[2]));
  LUT6 #(
    .INIT(64'h44444444B4BBB444)) 
    \select_ln35_2_reg_994[3]_i_1 
       (.I0(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_25),
        .I2(out_w_0_reg_276[3]),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26),
        .I4(select_ln35_2_reg_994[3]),
        .I5(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .O(select_ln35_2_fu_616_p3[3]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln35_2_reg_994[4]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_fu_488_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .O(indvar_flatten18_reg_2430));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \select_ln35_2_reg_994[4]_i_2 
       (.I0(select_ln35_2_reg_994[4]),
        .I1(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_26),
        .I2(out_w_0_reg_276[4]),
        .I3(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_27),
        .I4(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_29),
        .I5(A),
        .O(select_ln35_2_fu_616_p3[4]));
  FDRE \select_ln35_2_reg_994_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(network_mac_muladd_11ns_5ns_11s_15_1_1_U116_n_16),
        .Q(select_ln35_2_reg_994[0]),
        .R(1'b0));
  FDRE \select_ln35_2_reg_994_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln35_2_fu_616_p3[1]),
        .Q(select_ln35_2_reg_994[1]),
        .R(1'b0));
  FDRE \select_ln35_2_reg_994_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln35_2_fu_616_p3[2]),
        .Q(select_ln35_2_reg_994[2]),
        .R(1'b0));
  FDRE \select_ln35_2_reg_994_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln35_2_fu_616_p3[3]),
        .Q(select_ln35_2_reg_994[3]),
        .R(1'b0));
  FDRE \select_ln35_2_reg_994_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln35_2_fu_616_p3[4]),
        .Q(select_ln35_2_reg_994[4]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1005_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(trunc_ln37_reg_1005[0]),
        .Q(\trunc_ln37_reg_1005_pp1_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1005_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(trunc_ln37_reg_1005[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1005_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(trunc_ln37_reg_1005[2]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1005_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(trunc_ln37_reg_1005[3]),
        .Q(\trunc_ln37_reg_1005_pp1_iter1_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1005_reg[0] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(select_ln35_1_fu_604_p3[0]),
        .Q(trunc_ln37_reg_1005[0]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1005_reg[1] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(select_ln35_1_fu_604_p3[1]),
        .Q(trunc_ln37_reg_1005[1]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1005_reg[2] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(select_ln35_1_fu_604_p3[2]),
        .Q(trunc_ln37_reg_1005[2]),
        .R(1'b0));
  FDRE \trunc_ln37_reg_1005_reg[3] 
       (.C(ap_clk),
        .CE(or_ln35_reg_9840),
        .D(select_ln35_1_fu_604_p3[3]),
        .Q(trunc_ln37_reg_1005[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16
   (ADDRARDADDR,
    D,
    add_ln17_1_reg_623_reg_0,
    output_r_address0,
    \ap_CS_fsm_reg[3]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    output_r_ce0,
    ap_enable_reg_pp0_iter2_reg_1,
    WEA,
    grp_up_sampling2d_fix16_fu_550_input_r_ce0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    ram_reg_0_30,
    ram_reg_0_31,
    ram_reg_0_32,
    ram_reg_0_33,
    ram_reg_0_34,
    ram_reg_0_35,
    ram_reg_0_36,
    ram_reg_0_37,
    ram_reg_0_38,
    ram_reg_0_39,
    grp_up_sampling2d_fix16_fu_550_ap_start_reg,
    Q,
    ram_reg_0_40,
    ram_reg_0_41,
    ram_reg_0_42,
    ram_reg_0_43,
    ram_reg_0_44,
    ap_enable_reg_pp0_iter0,
    ram_reg_0_45,
    ram_reg_0_46,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_5_1,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n);
  output [11:0]ADDRARDADDR;
  output [3:0]D;
  output [0:0]add_ln17_1_reg_623_reg_0;
  output [12:0]output_r_address0;
  output \ap_CS_fsm_reg[3]_0 ;
  output [0:0]ap_enable_reg_pp0_iter2_reg_0;
  output output_r_ce0;
  output [0:0]ap_enable_reg_pp0_iter2_reg_1;
  output [1:0]WEA;
  output grp_up_sampling2d_fix16_fu_550_input_r_ce0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input ram_reg_0_30;
  input ram_reg_0_31;
  input ram_reg_0_32;
  input ram_reg_0_33;
  input ram_reg_0_34;
  input ram_reg_0_35;
  input ram_reg_0_36;
  input ram_reg_0_37;
  input ram_reg_0_38;
  input ram_reg_0_39;
  input grp_up_sampling2d_fix16_fu_550_ap_start_reg;
  input [5:0]Q;
  input [0:0]ram_reg_0_40;
  input ram_reg_0_41;
  input ram_reg_0_42;
  input ram_reg_0_43;
  input [11:0]ram_reg_0_44;
  input ap_enable_reg_pp0_iter0;
  input [9:0]ram_reg_0_45;
  input ram_reg_0_46;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_5_1;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;

  wire [7:0]A;
  wire [11:0]ADDRARDADDR;
  wire CEC;
  wire [3:0]D;
  wire [5:0]Q;
  wire [1:0]WEA;
  wire [9:1]add_ln14_1_fu_460_p2;
  wire add_ln17_1_reg_6230;
  wire [0:0]add_ln17_1_reg_623_reg_0;
  wire add_ln17_1_reg_623_reg_i_10_n_5;
  wire add_ln17_1_reg_623_reg_i_12_n_6;
  wire add_ln17_1_reg_623_reg_i_12_n_7;
  wire add_ln17_1_reg_623_reg_i_12_n_8;
  wire add_ln17_1_reg_623_reg_i_13_n_7;
  wire add_ln17_1_reg_623_reg_i_13_n_8;
  wire add_ln17_1_reg_623_reg_i_14_n_6;
  wire add_ln17_1_reg_623_reg_i_14_n_7;
  wire add_ln17_1_reg_623_reg_i_14_n_8;
  wire add_ln17_1_reg_623_reg_i_15_n_5;
  wire add_ln17_1_reg_623_reg_i_15_n_6;
  wire add_ln17_1_reg_623_reg_i_15_n_7;
  wire add_ln17_1_reg_623_reg_i_15_n_8;
  wire add_ln17_1_reg_623_reg_i_16_n_5;
  wire add_ln17_1_reg_623_reg_i_16_n_6;
  wire add_ln17_1_reg_623_reg_i_16_n_7;
  wire add_ln17_1_reg_623_reg_i_16_n_8;
  wire add_ln17_1_reg_623_reg_i_17_n_5;
  wire add_ln17_1_reg_623_reg_i_17_n_6;
  wire add_ln17_1_reg_623_reg_i_17_n_7;
  wire add_ln17_1_reg_623_reg_i_17_n_8;
  wire add_ln17_1_reg_623_reg_i_18_n_10;
  wire add_ln17_1_reg_623_reg_i_18_n_5;
  wire add_ln17_1_reg_623_reg_i_18_n_6;
  wire add_ln17_1_reg_623_reg_i_18_n_7;
  wire add_ln17_1_reg_623_reg_i_18_n_8;
  wire add_ln17_1_reg_623_reg_i_18_n_9;
  wire add_ln17_1_reg_623_reg_i_19_n_10;
  wire add_ln17_1_reg_623_reg_i_19_n_5;
  wire add_ln17_1_reg_623_reg_i_19_n_6;
  wire add_ln17_1_reg_623_reg_i_19_n_7;
  wire add_ln17_1_reg_623_reg_i_19_n_8;
  wire add_ln17_1_reg_623_reg_i_19_n_9;
  wire add_ln17_1_reg_623_reg_i_20_n_5;
  wire add_ln17_1_reg_623_reg_i_21_n_5;
  wire add_ln17_1_reg_623_reg_i_22_n_5;
  wire add_ln17_1_reg_623_reg_i_23_n_5;
  wire add_ln17_1_reg_623_reg_i_24_n_5;
  wire add_ln17_1_reg_623_reg_i_25_n_5;
  wire add_ln17_1_reg_623_reg_i_26_n_5;
  wire add_ln17_1_reg_623_reg_i_27_n_5;
  wire add_ln17_1_reg_623_reg_i_28_n_5;
  wire add_ln17_1_reg_623_reg_i_29_n_7;
  wire add_ln17_1_reg_623_reg_i_29_n_8;
  wire add_ln17_1_reg_623_reg_i_2_n_5;
  wire add_ln17_1_reg_623_reg_i_30_n_5;
  wire add_ln17_1_reg_623_reg_i_30_n_6;
  wire add_ln17_1_reg_623_reg_i_30_n_7;
  wire add_ln17_1_reg_623_reg_i_30_n_8;
  wire add_ln17_1_reg_623_reg_i_31_n_5;
  wire add_ln17_1_reg_623_reg_i_32_n_10;
  wire add_ln17_1_reg_623_reg_i_32_n_11;
  wire add_ln17_1_reg_623_reg_i_32_n_12;
  wire add_ln17_1_reg_623_reg_i_32_n_5;
  wire add_ln17_1_reg_623_reg_i_32_n_7;
  wire add_ln17_1_reg_623_reg_i_32_n_8;
  wire add_ln17_1_reg_623_reg_i_33_n_5;
  wire add_ln17_1_reg_623_reg_i_34_n_5;
  wire add_ln17_1_reg_623_reg_i_35_n_5;
  wire add_ln17_1_reg_623_reg_i_36_n_5;
  wire add_ln17_1_reg_623_reg_i_37_n_5;
  wire add_ln17_1_reg_623_reg_i_38_n_5;
  wire add_ln17_1_reg_623_reg_i_39_n_5;
  wire add_ln17_1_reg_623_reg_i_3_n_5;
  wire add_ln17_1_reg_623_reg_i_40_n_5;
  wire add_ln17_1_reg_623_reg_i_41_n_5;
  wire add_ln17_1_reg_623_reg_i_43_n_5;
  wire add_ln17_1_reg_623_reg_i_44_n_5;
  wire add_ln17_1_reg_623_reg_i_45_n_5;
  wire add_ln17_1_reg_623_reg_i_47_n_5;
  wire add_ln17_1_reg_623_reg_i_48_n_5;
  wire add_ln17_1_reg_623_reg_i_49_n_5;
  wire add_ln17_1_reg_623_reg_i_4_n_5;
  wire add_ln17_1_reg_623_reg_i_50_n_5;
  wire add_ln17_1_reg_623_reg_i_51_n_5;
  wire add_ln17_1_reg_623_reg_i_52_n_5;
  wire add_ln17_1_reg_623_reg_i_53_n_5;
  wire add_ln17_1_reg_623_reg_i_54_n_5;
  wire add_ln17_1_reg_623_reg_i_55_n_5;
  wire add_ln17_1_reg_623_reg_i_56_n_5;
  wire add_ln17_1_reg_623_reg_i_57_n_5;
  wire add_ln17_1_reg_623_reg_i_58_n_5;
  wire add_ln17_1_reg_623_reg_i_59_n_5;
  wire add_ln17_1_reg_623_reg_i_5_n_5;
  wire add_ln17_1_reg_623_reg_i_60_n_5;
  wire add_ln17_1_reg_623_reg_i_61_n_5;
  wire add_ln17_1_reg_623_reg_i_62_n_5;
  wire add_ln17_1_reg_623_reg_i_63_n_5;
  wire add_ln17_1_reg_623_reg_i_64_n_10;
  wire add_ln17_1_reg_623_reg_i_64_n_11;
  wire add_ln17_1_reg_623_reg_i_64_n_12;
  wire add_ln17_1_reg_623_reg_i_64_n_5;
  wire add_ln17_1_reg_623_reg_i_64_n_7;
  wire add_ln17_1_reg_623_reg_i_64_n_8;
  wire add_ln17_1_reg_623_reg_i_65_n_5;
  wire add_ln17_1_reg_623_reg_i_66_n_5;
  wire add_ln17_1_reg_623_reg_i_67_n_5;
  wire add_ln17_1_reg_623_reg_i_68_n_5;
  wire add_ln17_1_reg_623_reg_i_69_n_5;
  wire add_ln17_1_reg_623_reg_i_6_n_5;
  wire add_ln17_1_reg_623_reg_i_70_n_5;
  wire add_ln17_1_reg_623_reg_i_71_n_5;
  wire add_ln17_1_reg_623_reg_i_72_n_5;
  wire add_ln17_1_reg_623_reg_i_73_n_5;
  wire add_ln17_1_reg_623_reg_i_74_n_5;
  wire add_ln17_1_reg_623_reg_i_75_n_5;
  wire add_ln17_1_reg_623_reg_i_76_n_5;
  wire add_ln17_1_reg_623_reg_i_77_n_5;
  wire add_ln17_1_reg_623_reg_i_78_n_5;
  wire add_ln17_1_reg_623_reg_i_7_n_5;
  wire add_ln17_1_reg_623_reg_i_8_n_5;
  wire add_ln17_1_reg_623_reg_i_9_n_5;
  wire \ap_CS_fsm[3]_i_4_n_5 ;
  wire \ap_CS_fsm[3]_i_5_n_5 ;
  wire \ap_CS_fsm[3]_i_6_n_5 ;
  wire \ap_CS_fsm[3]_i_7_n_5 ;
  wire \ap_CS_fsm[3]_i_8_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_8 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_5;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_up_sampling2d_fix16_fu_550_ap_ready;
  wire grp_up_sampling2d_fix16_fu_550_ap_start_reg;
  wire [0:0]grp_up_sampling2d_fix16_fu_550_input_height;
  wire grp_up_sampling2d_fix16_fu_550_input_r_ce0;
  wire [10:10]grp_up_sampling2d_fix16_fu_550_output_r_address0;
  wire icmp_ln13_reg_569;
  wire \icmp_ln13_reg_569[0]_i_1_n_5 ;
  wire icmp_ln13_reg_569_pp0_iter1_reg;
  wire \icmp_ln13_reg_569_pp0_iter1_reg[0]_i_1_n_5 ;
  wire indvar_flatten31_reg_115;
  wire indvar_flatten31_reg_1150;
  wire \indvar_flatten31_reg_115[0]_i_2_n_5 ;
  wire [14:0]indvar_flatten31_reg_115_reg;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_10 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_11 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_12 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_5 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_6 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_7 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_8 ;
  wire \indvar_flatten31_reg_115_reg[0]_i_1_n_9 ;
  wire \indvar_flatten31_reg_115_reg[12]_i_1_n_10 ;
  wire \indvar_flatten31_reg_115_reg[12]_i_1_n_11 ;
  wire \indvar_flatten31_reg_115_reg[12]_i_1_n_12 ;
  wire \indvar_flatten31_reg_115_reg[12]_i_1_n_7 ;
  wire \indvar_flatten31_reg_115_reg[12]_i_1_n_8 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_10 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_11 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_12 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_5 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_6 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_7 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_8 ;
  wire \indvar_flatten31_reg_115_reg[4]_i_1_n_9 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_10 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_11 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_12 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_5 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_6 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_7 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_8 ;
  wire \indvar_flatten31_reg_115_reg[8]_i_1_n_9 ;
  wire [9:9]indvar_flatten_reg_137;
  wire \indvar_flatten_reg_137[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_137[9]_i_5_n_5 ;
  wire \indvar_flatten_reg_137_reg_n_5_[0] ;
  wire \indvar_flatten_reg_137_reg_n_5_[1] ;
  wire \indvar_flatten_reg_137_reg_n_5_[2] ;
  wire \indvar_flatten_reg_137_reg_n_5_[3] ;
  wire \indvar_flatten_reg_137_reg_n_5_[4] ;
  wire \indvar_flatten_reg_137_reg_n_5_[5] ;
  wire \indvar_flatten_reg_137_reg_n_5_[6] ;
  wire \indvar_flatten_reg_137_reg_n_5_[7] ;
  wire \indvar_flatten_reg_137_reg_n_5_[8] ;
  wire \indvar_flatten_reg_137_reg_n_5_[9] ;
  wire [8:1]mul_ln17_1_fu_235_p2;
  wire [4:1]mul_ln17_2_fu_308_p0;
  wire [7:0]mul_ln17_2_fu_308_p2;
  wire [8:1]mul_ln17_3_fu_321_p2;
  wire [7:0]mul_ln17_fu_230_p2;
  wire mul_ln6_1_reg_559_reg_n_100;
  wire mul_ln6_1_reg_559_reg_n_101;
  wire mul_ln6_1_reg_559_reg_n_102;
  wire mul_ln6_1_reg_559_reg_n_103;
  wire mul_ln6_1_reg_559_reg_n_104;
  wire mul_ln6_1_reg_559_reg_n_105;
  wire mul_ln6_1_reg_559_reg_n_106;
  wire mul_ln6_1_reg_559_reg_n_107;
  wire mul_ln6_1_reg_559_reg_n_108;
  wire mul_ln6_1_reg_559_reg_n_109;
  wire mul_ln6_1_reg_559_reg_n_110;
  wire mul_ln6_1_reg_559_reg_n_96;
  wire mul_ln6_1_reg_559_reg_n_97;
  wire mul_ln6_1_reg_559_reg_n_98;
  wire mul_ln6_1_reg_559_reg_n_99;
  wire [9:7]mul_ln6_reg_531;
  wire \mul_ln6_reg_531[7]_i_1_n_5 ;
  wire \mul_ln6_reg_531[9]_i_1_n_5 ;
  wire network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26;
  wire network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_5;
  wire out_d_0_reg_126;
  wire \out_d_0_reg_126[0]_i_1_n_5 ;
  wire [4:0]out_d_0_reg_126_reg;
  wire [4:0]out_h_0_reg_148;
  wire [4:0]out_w_0_reg_159;
  wire [4:0]out_w_fu_454_p2;
  wire [12:0]output_r_address0;
  wire output_r_ce0;
  wire p_0_in0_out;
  wire p_1_in;
  wire p_i_15__7_n_6;
  wire p_i_15__7_n_7;
  wire p_i_15__7_n_8;
  wire p_i_18__8_n_6;
  wire p_i_18__8_n_7;
  wire p_i_18__8_n_8;
  wire p_i_20__7_n_5;
  wire p_i_20__7_n_6;
  wire p_i_20__7_n_7;
  wire p_i_20__7_n_8;
  wire p_i_21__6_n_5;
  wire p_i_21__6_n_6;
  wire p_i_21__6_n_7;
  wire p_i_21__6_n_8;
  wire p_i_31__6_n_8;
  wire p_i_32__5_n_5;
  wire p_i_32__5_n_6;
  wire p_i_32__5_n_7;
  wire p_i_32__5_n_8;
  wire p_i_42_n_5;
  wire p_i_43__0_n_5;
  wire p_i_44__0_n_5;
  wire p_i_45__1_n_5;
  wire p_i_46__1_n_10;
  wire p_i_46__1_n_5;
  wire p_i_46__1_n_6;
  wire p_i_46__1_n_7;
  wire p_i_46__1_n_8;
  wire p_i_46__1_n_9;
  wire p_i_47_n_5;
  wire p_i_48_n_5;
  wire p_i_49_n_5;
  wire p_i_50_n_5;
  wire p_i_58_n_5;
  wire p_i_59_n_5;
  wire p_i_60_n_5;
  wire p_i_61_n_5;
  wire p_i_62_n_10;
  wire p_i_62_n_11;
  wire p_i_62_n_12;
  wire p_i_62_n_5;
  wire p_i_62_n_7;
  wire p_i_62_n_8;
  wire p_i_63_n_5;
  wire p_i_64_n_5;
  wire p_i_65_n_5;
  wire p_i_73_n_5;
  wire p_i_74_n_5;
  wire p_i_75_n_5;
  wire p_i_76_n_5;
  wire p_i_77_n_5;
  wire p_i_78_n_5;
  wire p_i_79_n_5;
  wire p_i_80_n_5;
  wire p_i_81_n_5;
  wire p_i_82_n_5;
  wire p_i_83_n_5;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_30;
  wire ram_reg_0_31;
  wire ram_reg_0_32;
  wire ram_reg_0_33;
  wire ram_reg_0_34;
  wire ram_reg_0_35;
  wire ram_reg_0_36;
  wire ram_reg_0_37;
  wire ram_reg_0_38;
  wire ram_reg_0_39;
  wire ram_reg_0_4;
  wire [0:0]ram_reg_0_40;
  wire ram_reg_0_41;
  wire ram_reg_0_42;
  wire ram_reg_0_43;
  wire [11:0]ram_reg_0_44;
  wire [9:0]ram_reg_0_45;
  wire ram_reg_0_46;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_1;
  wire [4:1]select_ln14_fu_436_p3;
  wire [4:0]select_ln17_6_fu_382_p3;
  wire [8:1]tmp2_fu_264_p2;
  wire [8:1]tmp2_mid1_fu_422_p2;
  wire [7:0]tmp_fu_258_p2;
  wire [7:0]tmp_mid1_fu_408_p2;
  wire [3:2]zext_ln17_11_fu_400_p1;
  wire \zext_ln17_reg_537[0]_i_1_n_5 ;
  wire \zext_ln17_reg_537[3]_i_1_n_5 ;
  wire [3:0]zext_ln17_reg_537_reg;
  wire NLW_add_ln17_1_reg_623_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln17_1_reg_623_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln17_1_reg_623_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln17_1_reg_623_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln17_1_reg_623_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln17_1_reg_623_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln17_1_reg_623_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln17_1_reg_623_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln17_1_reg_623_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln17_1_reg_623_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln17_1_reg_623_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_add_ln17_1_reg_623_reg_i_12_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln17_1_reg_623_reg_i_13_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln17_1_reg_623_reg_i_13_O_UNCONNECTED;
  wire [3:3]NLW_add_ln17_1_reg_623_reg_i_14_CO_UNCONNECTED;
  wire [0:0]NLW_add_ln17_1_reg_623_reg_i_16_O_UNCONNECTED;
  wire [0:0]NLW_add_ln17_1_reg_623_reg_i_17_O_UNCONNECTED;
  wire [0:0]NLW_add_ln17_1_reg_623_reg_i_18_O_UNCONNECTED;
  wire [0:0]NLW_add_ln17_1_reg_623_reg_i_19_O_UNCONNECTED;
  wire [3:2]NLW_add_ln17_1_reg_623_reg_i_29_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln17_1_reg_623_reg_i_29_O_UNCONNECTED;
  wire [2:2]NLW_add_ln17_1_reg_623_reg_i_32_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln17_1_reg_623_reg_i_32_O_UNCONNECTED;
  wire [2:2]NLW_add_ln17_1_reg_623_reg_i_64_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln17_1_reg_623_reg_i_64_O_UNCONNECTED;
  wire [3:1]\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten31_reg_115_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten31_reg_115_reg[12]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln6_1_reg_559_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_559_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_559_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_559_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_559_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_559_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln6_1_reg_559_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln6_1_reg_559_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln6_1_reg_559_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_mul_ln6_1_reg_559_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln6_1_reg_559_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_p_i_15__7_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_18__8_CO_UNCONNECTED;
  wire [3:1]NLW_p_i_31__6_CO_UNCONNECTED;
  wire [3:2]NLW_p_i_31__6_O_UNCONNECTED;
  wire [2:2]NLW_p_i_62_CO_UNCONNECTED;
  wire [3:3]NLW_p_i_62_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln17_1_reg_623_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln17_1_reg_623_reg_i_2_n_5,add_ln17_1_reg_623_reg_i_3_n_5,add_ln17_1_reg_623_reg_i_4_n_5,add_ln17_1_reg_623_reg_i_5_n_5,add_ln17_1_reg_623_reg_i_6_n_5,add_ln17_1_reg_623_reg_i_7_n_5,add_ln17_1_reg_623_reg_i_8_n_5,add_ln17_1_reg_623_reg_i_9_n_5,add_ln17_1_reg_623_reg_i_10_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln17_1_reg_623_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[4],1'b1,1'b1,grp_up_sampling2d_fix16_fu_550_input_height,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln17_1_reg_623_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln17_6_fu_382_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln17_1_reg_623_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln17_1_reg_623_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_5),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln17_1_reg_6230),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln17_1_reg_623_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln17_1_reg_623_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln17_1_reg_623_reg_P_UNCONNECTED[47:14],output_r_address0[12:10],grp_up_sampling2d_fix16_fu_550_output_r_address0,output_r_address0[9:0]}),
        .PATTERNBDETECT(NLW_add_ln17_1_reg_623_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln17_1_reg_623_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln17_1_reg_623_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln17_1_reg_623_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln17_1_reg_623_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln13_reg_569),
        .O(add_ln17_1_reg_6230));
  LUT3 #(
    .INIT(8'h9A)) 
    add_ln17_1_reg_623_reg_i_10
       (.I0(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I1(p_1_in),
        .I2(out_h_0_reg_148[0]),
        .O(add_ln17_1_reg_623_reg_i_10_n_5));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln17_1_reg_623_reg_i_11
       (.I0(out_w_0_reg_159[0]),
        .I1(p_1_in),
        .I2(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .O(select_ln17_6_fu_382_p3[0]));
  CARRY4 add_ln17_1_reg_623_reg_i_12
       (.CI(add_ln17_1_reg_623_reg_i_16_n_5),
        .CO({NLW_add_ln17_1_reg_623_reg_i_12_CO_UNCONNECTED[3],add_ln17_1_reg_623_reg_i_12_n_6,add_ln17_1_reg_623_reg_i_12_n_7,add_ln17_1_reg_623_reg_i_12_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp2_mid1_fu_422_p2[8:5]),
        .S({add_ln17_1_reg_623_reg_i_20_n_5,add_ln17_1_reg_623_reg_i_21_n_5,add_ln17_1_reg_623_reg_i_22_n_5,add_ln17_1_reg_623_reg_i_23_n_5}));
  CARRY4 add_ln17_1_reg_623_reg_i_13
       (.CI(add_ln17_1_reg_623_reg_i_15_n_5),
        .CO({NLW_add_ln17_1_reg_623_reg_i_13_CO_UNCONNECTED[3:2],add_ln17_1_reg_623_reg_i_13_n_7,add_ln17_1_reg_623_reg_i_13_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln17_1_reg_623_reg_i_24_n_5,add_ln17_1_reg_623_reg_i_25_n_5}),
        .O({NLW_add_ln17_1_reg_623_reg_i_13_O_UNCONNECTED[3],mul_ln17_3_fu_321_p2[8:6]}),
        .S({1'b0,add_ln17_1_reg_623_reg_i_26_n_5,add_ln17_1_reg_623_reg_i_27_n_5,add_ln17_1_reg_623_reg_i_28_n_5}));
  CARRY4 add_ln17_1_reg_623_reg_i_14
       (.CI(add_ln17_1_reg_623_reg_i_17_n_5),
        .CO({NLW_add_ln17_1_reg_623_reg_i_14_CO_UNCONNECTED[3],add_ln17_1_reg_623_reg_i_14_n_6,add_ln17_1_reg_623_reg_i_14_n_7,add_ln17_1_reg_623_reg_i_14_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp2_fu_264_p2[8:5]),
        .S(mul_ln17_1_fu_235_p2[8:5]));
  CARRY4 add_ln17_1_reg_623_reg_i_15
       (.CI(1'b0),
        .CO({add_ln17_1_reg_623_reg_i_15_n_5,add_ln17_1_reg_623_reg_i_15_n_6,add_ln17_1_reg_623_reg_i_15_n_7,add_ln17_1_reg_623_reg_i_15_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln17_1_reg_623_reg_i_31_n_5,add_ln17_1_reg_623_reg_i_32_n_12,add_ln17_1_reg_623_reg_i_18_n_9,1'b0}),
        .O(mul_ln17_3_fu_321_p2[5:2]),
        .S({add_ln17_1_reg_623_reg_i_33_n_5,add_ln17_1_reg_623_reg_i_34_n_5,add_ln17_1_reg_623_reg_i_18_n_9,add_ln17_1_reg_623_reg_i_18_n_10}));
  CARRY4 add_ln17_1_reg_623_reg_i_16
       (.CI(1'b0),
        .CO({add_ln17_1_reg_623_reg_i_16_n_5,add_ln17_1_reg_623_reg_i_16_n_6,add_ln17_1_reg_623_reg_i_16_n_7,add_ln17_1_reg_623_reg_i_16_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln17_1_reg_623_reg_i_35_n_5,add_ln17_1_reg_623_reg_i_36_n_5,add_ln17_1_reg_623_reg_i_37_n_5,add_ln17_1_reg_623_reg_i_38_n_5}),
        .O({tmp2_mid1_fu_422_p2[4:2],NLW_add_ln17_1_reg_623_reg_i_16_O_UNCONNECTED[0]}),
        .S({add_ln17_1_reg_623_reg_i_39_n_5,add_ln17_1_reg_623_reg_i_40_n_5,add_ln17_1_reg_623_reg_i_41_n_5,tmp2_mid1_fu_422_p2[1]}));
  CARRY4 add_ln17_1_reg_623_reg_i_17
       (.CI(1'b0),
        .CO({add_ln17_1_reg_623_reg_i_17_n_5,add_ln17_1_reg_623_reg_i_17_n_6,add_ln17_1_reg_623_reg_i_17_n_7,add_ln17_1_reg_623_reg_i_17_n_8}),
        .CYINIT(1'b0),
        .DI(mul_ln17_1_fu_235_p2[4:1]),
        .O({tmp2_fu_264_p2[4:2],NLW_add_ln17_1_reg_623_reg_i_17_O_UNCONNECTED[0]}),
        .S({add_ln17_1_reg_623_reg_i_43_n_5,add_ln17_1_reg_623_reg_i_44_n_5,add_ln17_1_reg_623_reg_i_45_n_5,tmp2_fu_264_p2[1]}));
  CARRY4 add_ln17_1_reg_623_reg_i_18
       (.CI(1'b0),
        .CO({add_ln17_1_reg_623_reg_i_18_n_5,add_ln17_1_reg_623_reg_i_18_n_6,add_ln17_1_reg_623_reg_i_18_n_7,add_ln17_1_reg_623_reg_i_18_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln17_1_reg_623_reg_i_47_n_5,add_ln17_1_reg_623_reg_i_48_n_5,add_ln17_1_reg_623_reg_i_49_n_5,1'b0}),
        .O({add_ln17_1_reg_623_reg_i_18_n_9,add_ln17_1_reg_623_reg_i_18_n_10,mul_ln17_3_fu_321_p2[1],NLW_add_ln17_1_reg_623_reg_i_18_O_UNCONNECTED[0]}),
        .S({add_ln17_1_reg_623_reg_i_50_n_5,add_ln17_1_reg_623_reg_i_51_n_5,add_ln17_1_reg_623_reg_i_52_n_5,1'b0}));
  CARRY4 add_ln17_1_reg_623_reg_i_19
       (.CI(1'b0),
        .CO({add_ln17_1_reg_623_reg_i_19_n_5,add_ln17_1_reg_623_reg_i_19_n_6,add_ln17_1_reg_623_reg_i_19_n_7,add_ln17_1_reg_623_reg_i_19_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln17_1_reg_623_reg_i_53_n_5,out_d_0_reg_126_reg[0],add_ln17_1_reg_623_reg_i_54_n_5,1'b0}),
        .O({add_ln17_1_reg_623_reg_i_19_n_9,add_ln17_1_reg_623_reg_i_19_n_10,mul_ln17_1_fu_235_p2[1],NLW_add_ln17_1_reg_623_reg_i_19_O_UNCONNECTED[0]}),
        .S({add_ln17_1_reg_623_reg_i_55_n_5,add_ln17_1_reg_623_reg_i_56_n_5,add_ln17_1_reg_623_reg_i_57_n_5,1'b0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln17_1_reg_623_reg_i_2
       (.I0(tmp2_mid1_fu_422_p2[8]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I2(mul_ln17_3_fu_321_p2[8]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[8]),
        .O(add_ln17_1_reg_623_reg_i_2_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln17_1_reg_623_reg_i_20
       (.I0(mul_ln17_3_fu_321_p2[8]),
        .I1(mul_ln17_1_fu_235_p2[8]),
        .I2(p_1_in),
        .O(add_ln17_1_reg_623_reg_i_20_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln17_1_reg_623_reg_i_21
       (.I0(mul_ln17_3_fu_321_p2[7]),
        .I1(mul_ln17_1_fu_235_p2[7]),
        .I2(p_1_in),
        .O(add_ln17_1_reg_623_reg_i_21_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln17_1_reg_623_reg_i_22
       (.I0(mul_ln17_3_fu_321_p2[6]),
        .I1(mul_ln17_1_fu_235_p2[6]),
        .I2(p_1_in),
        .O(add_ln17_1_reg_623_reg_i_22_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln17_1_reg_623_reg_i_23
       (.I0(mul_ln17_3_fu_321_p2[5]),
        .I1(mul_ln17_1_fu_235_p2[5]),
        .I2(p_1_in),
        .O(add_ln17_1_reg_623_reg_i_23_n_5));
  LUT6 #(
    .INIT(64'h7EEEEEEE28888888)) 
    add_ln17_1_reg_623_reg_i_24
       (.I0(out_d_0_reg_126_reg[4]),
        .I1(out_d_0_reg_126_reg[3]),
        .I2(out_d_0_reg_126_reg[1]),
        .I3(out_d_0_reg_126_reg[0]),
        .I4(out_d_0_reg_126_reg[2]),
        .I5(add_ln17_1_reg_623_reg_i_32_n_10),
        .O(add_ln17_1_reg_623_reg_i_24_n_5));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    add_ln17_1_reg_623_reg_i_25
       (.I0(mul_ln17_2_fu_308_p0[4]),
        .I1(zext_ln17_reg_537_reg[0]),
        .I2(add_ln17_1_reg_623_reg_i_32_n_11),
        .I3(mul_ln17_2_fu_308_p0[3]),
        .O(add_ln17_1_reg_623_reg_i_25_n_5));
  LUT4 #(
    .INIT(16'h18C0)) 
    add_ln17_1_reg_623_reg_i_26
       (.I0(mul_ln17_2_fu_308_p0[3]),
        .I1(add_ln17_1_reg_623_reg_i_32_n_5),
        .I2(mul_ln17_2_fu_308_p0[4]),
        .I3(zext_ln17_reg_537_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_26_n_5));
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln17_1_reg_623_reg_i_27
       (.I0(add_ln17_1_reg_623_reg_i_24_n_5),
        .I1(mul_ln17_2_fu_308_p0[4]),
        .I2(add_ln17_1_reg_623_reg_i_32_n_5),
        .I3(zext_ln17_reg_537_reg[3]),
        .I4(mul_ln17_2_fu_308_p0[3]),
        .O(add_ln17_1_reg_623_reg_i_27_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln17_1_reg_623_reg_i_28
       (.I0(add_ln17_1_reg_623_reg_i_25_n_5),
        .I1(mul_ln17_2_fu_308_p0[4]),
        .I2(add_ln17_1_reg_623_reg_i_32_n_10),
        .I3(mul_ln17_2_fu_308_p0[3]),
        .O(add_ln17_1_reg_623_reg_i_28_n_5));
  CARRY4 add_ln17_1_reg_623_reg_i_29
       (.CI(add_ln17_1_reg_623_reg_i_30_n_5),
        .CO({NLW_add_ln17_1_reg_623_reg_i_29_CO_UNCONNECTED[3:2],add_ln17_1_reg_623_reg_i_29_n_7,add_ln17_1_reg_623_reg_i_29_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln17_1_reg_623_reg_i_58_n_5,add_ln17_1_reg_623_reg_i_59_n_5}),
        .O({NLW_add_ln17_1_reg_623_reg_i_29_O_UNCONNECTED[3],mul_ln17_1_fu_235_p2[8:6]}),
        .S({1'b0,add_ln17_1_reg_623_reg_i_60_n_5,add_ln17_1_reg_623_reg_i_61_n_5,add_ln17_1_reg_623_reg_i_62_n_5}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln17_1_reg_623_reg_i_3
       (.I0(tmp2_mid1_fu_422_p2[7]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I2(mul_ln17_3_fu_321_p2[7]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[7]),
        .O(add_ln17_1_reg_623_reg_i_3_n_5));
  CARRY4 add_ln17_1_reg_623_reg_i_30
       (.CI(1'b0),
        .CO({add_ln17_1_reg_623_reg_i_30_n_5,add_ln17_1_reg_623_reg_i_30_n_6,add_ln17_1_reg_623_reg_i_30_n_7,add_ln17_1_reg_623_reg_i_30_n_8}),
        .CYINIT(1'b0),
        .DI({add_ln17_1_reg_623_reg_i_63_n_5,add_ln17_1_reg_623_reg_i_64_n_12,add_ln17_1_reg_623_reg_i_19_n_9,1'b0}),
        .O(mul_ln17_1_fu_235_p2[5:2]),
        .S({add_ln17_1_reg_623_reg_i_65_n_5,add_ln17_1_reg_623_reg_i_66_n_5,add_ln17_1_reg_623_reg_i_19_n_9,add_ln17_1_reg_623_reg_i_19_n_10}));
  LUT4 #(
    .INIT(16'h9666)) 
    add_ln17_1_reg_623_reg_i_31
       (.I0(mul_ln17_2_fu_308_p0[3]),
        .I1(add_ln17_1_reg_623_reg_i_32_n_11),
        .I2(zext_ln17_reg_537_reg[0]),
        .I3(mul_ln17_2_fu_308_p0[4]),
        .O(add_ln17_1_reg_623_reg_i_31_n_5));
  CARRY4 add_ln17_1_reg_623_reg_i_32
       (.CI(add_ln17_1_reg_623_reg_i_18_n_5),
        .CO({add_ln17_1_reg_623_reg_i_32_n_5,NLW_add_ln17_1_reg_623_reg_i_32_CO_UNCONNECTED[2],add_ln17_1_reg_623_reg_i_32_n_7,add_ln17_1_reg_623_reg_i_32_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln17_1_reg_623_reg_i_67_n_5,add_ln17_1_reg_623_reg_i_68_n_5,add_ln17_1_reg_623_reg_i_69_n_5}),
        .O({NLW_add_ln17_1_reg_623_reg_i_32_O_UNCONNECTED[3],add_ln17_1_reg_623_reg_i_32_n_10,add_ln17_1_reg_623_reg_i_32_n_11,add_ln17_1_reg_623_reg_i_32_n_12}),
        .S({1'b1,add_ln17_1_reg_623_reg_i_70_n_5,add_ln17_1_reg_623_reg_i_71_n_5,add_ln17_1_reg_623_reg_i_72_n_5}));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln17_1_reg_623_reg_i_33
       (.I0(mul_ln17_2_fu_308_p0[4]),
        .I1(zext_ln17_reg_537_reg[0]),
        .I2(add_ln17_1_reg_623_reg_i_32_n_11),
        .I3(mul_ln17_2_fu_308_p0[3]),
        .O(add_ln17_1_reg_623_reg_i_33_n_5));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    add_ln17_1_reg_623_reg_i_34
       (.I0(add_ln17_1_reg_623_reg_i_32_n_12),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[0]),
        .I3(out_d_0_reg_126_reg[2]),
        .I4(out_d_0_reg_126_reg[3]),
        .I5(zext_ln17_reg_537_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_34_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln17_1_reg_623_reg_i_35
       (.I0(mul_ln17_3_fu_321_p2[4]),
        .I1(mul_ln17_1_fu_235_p2[4]),
        .I2(p_1_in),
        .O(add_ln17_1_reg_623_reg_i_35_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln17_1_reg_623_reg_i_36
       (.I0(mul_ln17_3_fu_321_p2[3]),
        .I1(mul_ln17_1_fu_235_p2[3]),
        .I2(p_1_in),
        .O(add_ln17_1_reg_623_reg_i_36_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln17_1_reg_623_reg_i_37
       (.I0(mul_ln17_3_fu_321_p2[2]),
        .I1(mul_ln17_1_fu_235_p2[2]),
        .I2(p_1_in),
        .O(add_ln17_1_reg_623_reg_i_37_n_5));
  LUT3 #(
    .INIT(8'hAC)) 
    add_ln17_1_reg_623_reg_i_38
       (.I0(mul_ln17_3_fu_321_p2[1]),
        .I1(mul_ln17_1_fu_235_p2[1]),
        .I2(p_1_in),
        .O(add_ln17_1_reg_623_reg_i_38_n_5));
  LUT4 #(
    .INIT(16'h1BE4)) 
    add_ln17_1_reg_623_reg_i_39
       (.I0(p_1_in),
        .I1(mul_ln17_1_fu_235_p2[4]),
        .I2(mul_ln17_3_fu_321_p2[4]),
        .I3(zext_ln17_11_fu_400_p1[3]),
        .O(add_ln17_1_reg_623_reg_i_39_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln17_1_reg_623_reg_i_4
       (.I0(tmp2_mid1_fu_422_p2[6]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I2(mul_ln17_3_fu_321_p2[6]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[6]),
        .O(add_ln17_1_reg_623_reg_i_4_n_5));
  LUT4 #(
    .INIT(16'h1BE4)) 
    add_ln17_1_reg_623_reg_i_40
       (.I0(p_1_in),
        .I1(mul_ln17_1_fu_235_p2[3]),
        .I2(mul_ln17_3_fu_321_p2[3]),
        .I3(zext_ln17_11_fu_400_p1[2]),
        .O(add_ln17_1_reg_623_reg_i_40_n_5));
  LUT6 #(
    .INIT(64'hCCA5CC5ACC5ACC5A)) 
    add_ln17_1_reg_623_reg_i_41
       (.I0(mul_ln17_1_fu_235_p2[2]),
        .I1(mul_ln17_3_fu_321_p2[2]),
        .I2(out_h_0_reg_148[2]),
        .I3(p_1_in),
        .I4(out_h_0_reg_148[1]),
        .I5(out_h_0_reg_148[0]),
        .O(add_ln17_1_reg_623_reg_i_41_n_5));
  LUT5 #(
    .INIT(32'hCCA5CC5A)) 
    add_ln17_1_reg_623_reg_i_42
       (.I0(mul_ln17_1_fu_235_p2[1]),
        .I1(mul_ln17_3_fu_321_p2[1]),
        .I2(out_h_0_reg_148[1]),
        .I3(p_1_in),
        .I4(out_h_0_reg_148[0]),
        .O(tmp2_mid1_fu_422_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln17_1_reg_623_reg_i_43
       (.I0(mul_ln17_1_fu_235_p2[4]),
        .I1(out_h_0_reg_148[4]),
        .O(add_ln17_1_reg_623_reg_i_43_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln17_1_reg_623_reg_i_44
       (.I0(mul_ln17_1_fu_235_p2[3]),
        .I1(out_h_0_reg_148[3]),
        .O(add_ln17_1_reg_623_reg_i_44_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln17_1_reg_623_reg_i_45
       (.I0(mul_ln17_1_fu_235_p2[2]),
        .I1(out_h_0_reg_148[2]),
        .O(add_ln17_1_reg_623_reg_i_45_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln17_1_reg_623_reg_i_46
       (.I0(mul_ln17_1_fu_235_p2[1]),
        .I1(out_h_0_reg_148[1]),
        .O(tmp2_fu_264_p2[1]));
  LUT4 #(
    .INIT(16'h2787)) 
    add_ln17_1_reg_623_reg_i_47
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(out_d_0_reg_126_reg[1]),
        .I3(out_d_0_reg_126_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_47_n_5));
  LUT3 #(
    .INIT(8'h60)) 
    add_ln17_1_reg_623_reg_i_48
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(zext_ln17_reg_537_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_48_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln17_1_reg_623_reg_i_49
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_49_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln17_1_reg_623_reg_i_5
       (.I0(tmp2_mid1_fu_422_p2[5]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I2(mul_ln17_3_fu_321_p2[5]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[5]),
        .O(add_ln17_1_reg_623_reg_i_5_n_5));
  LUT4 #(
    .INIT(16'h2787)) 
    add_ln17_1_reg_623_reg_i_50
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(out_d_0_reg_126_reg[1]),
        .I3(out_d_0_reg_126_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_50_n_5));
  LUT3 #(
    .INIT(8'h47)) 
    add_ln17_1_reg_623_reg_i_51
       (.I0(out_d_0_reg_126_reg[1]),
        .I1(zext_ln17_reg_537_reg[0]),
        .I2(out_d_0_reg_126_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_51_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln17_1_reg_623_reg_i_52
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_52_n_5));
  LUT4 #(
    .INIT(16'h956A)) 
    add_ln17_1_reg_623_reg_i_53
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(zext_ln17_reg_537_reg[0]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(out_d_0_reg_126_reg[1]),
        .O(add_ln17_1_reg_623_reg_i_53_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln17_1_reg_623_reg_i_54
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_54_n_5));
  LUT4 #(
    .INIT(16'h956A)) 
    add_ln17_1_reg_623_reg_i_55
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(zext_ln17_reg_537_reg[0]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(out_d_0_reg_126_reg[1]),
        .O(add_ln17_1_reg_623_reg_i_55_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    add_ln17_1_reg_623_reg_i_56
       (.I0(out_d_0_reg_126_reg[1]),
        .I1(zext_ln17_reg_537_reg[0]),
        .I2(out_d_0_reg_126_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_56_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln17_1_reg_623_reg_i_57
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_57_n_5));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln17_1_reg_623_reg_i_58
       (.I0(out_d_0_reg_126_reg[4]),
        .I1(add_ln17_1_reg_623_reg_i_64_n_10),
        .I2(out_d_0_reg_126_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_58_n_5));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    add_ln17_1_reg_623_reg_i_59
       (.I0(out_d_0_reg_126_reg[4]),
        .I1(zext_ln17_reg_537_reg[0]),
        .I2(add_ln17_1_reg_623_reg_i_64_n_11),
        .I3(out_d_0_reg_126_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_59_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln17_1_reg_623_reg_i_6
       (.I0(tmp2_mid1_fu_422_p2[4]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I2(mul_ln17_3_fu_321_p2[4]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[4]),
        .O(add_ln17_1_reg_623_reg_i_6_n_5));
  LUT4 #(
    .INIT(16'h18C0)) 
    add_ln17_1_reg_623_reg_i_60
       (.I0(out_d_0_reg_126_reg[3]),
        .I1(add_ln17_1_reg_623_reg_i_64_n_5),
        .I2(out_d_0_reg_126_reg[4]),
        .I3(zext_ln17_reg_537_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_60_n_5));
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln17_1_reg_623_reg_i_61
       (.I0(add_ln17_1_reg_623_reg_i_58_n_5),
        .I1(out_d_0_reg_126_reg[4]),
        .I2(add_ln17_1_reg_623_reg_i_64_n_5),
        .I3(zext_ln17_reg_537_reg[3]),
        .I4(out_d_0_reg_126_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_61_n_5));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln17_1_reg_623_reg_i_62
       (.I0(out_d_0_reg_126_reg[4]),
        .I1(add_ln17_1_reg_623_reg_i_64_n_10),
        .I2(out_d_0_reg_126_reg[3]),
        .I3(add_ln17_1_reg_623_reg_i_59_n_5),
        .O(add_ln17_1_reg_623_reg_i_62_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    add_ln17_1_reg_623_reg_i_63
       (.I0(out_d_0_reg_126_reg[3]),
        .I1(add_ln17_1_reg_623_reg_i_64_n_11),
        .I2(zext_ln17_reg_537_reg[0]),
        .I3(out_d_0_reg_126_reg[4]),
        .O(add_ln17_1_reg_623_reg_i_63_n_5));
  CARRY4 add_ln17_1_reg_623_reg_i_64
       (.CI(add_ln17_1_reg_623_reg_i_19_n_5),
        .CO({add_ln17_1_reg_623_reg_i_64_n_5,NLW_add_ln17_1_reg_623_reg_i_64_CO_UNCONNECTED[2],add_ln17_1_reg_623_reg_i_64_n_7,add_ln17_1_reg_623_reg_i_64_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln17_1_reg_623_reg_i_73_n_5,add_ln17_1_reg_623_reg_i_74_n_5,add_ln17_1_reg_623_reg_i_75_n_5}),
        .O({NLW_add_ln17_1_reg_623_reg_i_64_O_UNCONNECTED[3],add_ln17_1_reg_623_reg_i_64_n_10,add_ln17_1_reg_623_reg_i_64_n_11,add_ln17_1_reg_623_reg_i_64_n_12}),
        .S({1'b1,add_ln17_1_reg_623_reg_i_76_n_5,add_ln17_1_reg_623_reg_i_77_n_5,add_ln17_1_reg_623_reg_i_78_n_5}));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln17_1_reg_623_reg_i_65
       (.I0(out_d_0_reg_126_reg[4]),
        .I1(zext_ln17_reg_537_reg[0]),
        .I2(add_ln17_1_reg_623_reg_i_64_n_11),
        .I3(out_d_0_reg_126_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_65_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    add_ln17_1_reg_623_reg_i_66
       (.I0(add_ln17_1_reg_623_reg_i_64_n_12),
        .I1(out_d_0_reg_126_reg[3]),
        .I2(zext_ln17_reg_537_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_66_n_5));
  LUT4 #(
    .INIT(16'h6000)) 
    add_ln17_1_reg_623_reg_i_67
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(zext_ln17_reg_537_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_67_n_5));
  LUT4 #(
    .INIT(16'h2E28)) 
    add_ln17_1_reg_623_reg_i_68
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[0]),
        .I3(zext_ln17_reg_537_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_68_n_5));
  LUT4 #(
    .INIT(16'h08F8)) 
    add_ln17_1_reg_623_reg_i_69
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(zext_ln17_reg_537_reg[0]),
        .I2(out_d_0_reg_126_reg[1]),
        .I3(out_d_0_reg_126_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_69_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln17_1_reg_623_reg_i_7
       (.I0(tmp2_mid1_fu_422_p2[3]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I2(mul_ln17_3_fu_321_p2[3]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[3]),
        .O(add_ln17_1_reg_623_reg_i_7_n_5));
  LUT4 #(
    .INIT(16'h1800)) 
    add_ln17_1_reg_623_reg_i_70
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(zext_ln17_reg_537_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_70_n_5));
  LUT4 #(
    .INIT(16'h6A18)) 
    add_ln17_1_reg_623_reg_i_71
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(zext_ln17_reg_537_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_71_n_5));
  LUT5 #(
    .INIT(32'h3B3B3BC4)) 
    add_ln17_1_reg_623_reg_i_72
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(out_d_0_reg_126_reg[1]),
        .I3(out_d_0_reg_126_reg[0]),
        .I4(zext_ln17_reg_537_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_72_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    add_ln17_1_reg_623_reg_i_73
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(zext_ln17_reg_537_reg[3]),
        .I2(out_d_0_reg_126_reg[1]),
        .O(add_ln17_1_reg_623_reg_i_73_n_5));
  LUT4 #(
    .INIT(16'hE888)) 
    add_ln17_1_reg_623_reg_i_74
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[0]),
        .I3(zext_ln17_reg_537_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_74_n_5));
  LUT4 #(
    .INIT(16'hF880)) 
    add_ln17_1_reg_623_reg_i_75
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(zext_ln17_reg_537_reg[0]),
        .I2(out_d_0_reg_126_reg[1]),
        .I3(out_d_0_reg_126_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_75_n_5));
  LUT3 #(
    .INIT(8'h40)) 
    add_ln17_1_reg_623_reg_i_76
       (.I0(out_d_0_reg_126_reg[1]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(zext_ln17_reg_537_reg[3]),
        .O(add_ln17_1_reg_623_reg_i_76_n_5));
  LUT4 #(
    .INIT(16'hD04C)) 
    add_ln17_1_reg_623_reg_i_77
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(zext_ln17_reg_537_reg[3]),
        .I3(out_d_0_reg_126_reg[1]),
        .O(add_ln17_1_reg_623_reg_i_77_n_5));
  LUT5 #(
    .INIT(32'h2FD0BCBC)) 
    add_ln17_1_reg_623_reg_i_78
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(zext_ln17_reg_537_reg[3]),
        .I4(out_d_0_reg_126_reg[0]),
        .O(add_ln17_1_reg_623_reg_i_78_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln17_1_reg_623_reg_i_8
       (.I0(tmp2_mid1_fu_422_p2[2]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I2(mul_ln17_3_fu_321_p2[2]),
        .I3(p_1_in),
        .I4(tmp2_fu_264_p2[2]),
        .O(add_ln17_1_reg_623_reg_i_8_n_5));
  LUT6 #(
    .INIT(64'hF088F077F077F088)) 
    add_ln17_1_reg_623_reg_i_9
       (.I0(out_h_0_reg_148[0]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I2(mul_ln17_3_fu_321_p2[1]),
        .I3(p_1_in),
        .I4(mul_ln17_1_fu_235_p2[1]),
        .I5(out_h_0_reg_148[1]),
        .O(add_ln17_1_reg_623_reg_i_9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(grp_up_sampling2d_fix16_fu_550_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_550_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(ap_CS_fsm_state2),
        .I1(grp_up_sampling2d_fix16_fu_550_ap_ready),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_up_sampling2d_fix16_fu_550_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(Q[1]),
        .I1(grp_up_sampling2d_fix16_fu_550_ap_ready),
        .I2(grp_up_sampling2d_fix16_fu_550_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_550_ap_start_reg),
        .I2(grp_up_sampling2d_fix16_fu_550_ap_ready),
        .I3(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFAAFFBFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter0_0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(Q[3]),
        .I1(grp_up_sampling2d_fix16_fu_550_ap_ready),
        .I2(grp_up_sampling2d_fix16_fu_550_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_550_ap_start_reg),
        .I2(grp_up_sampling2d_fix16_fu_550_ap_ready),
        .I3(Q[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h0A080808)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(output_r_ce0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0_0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(indvar_flatten31_reg_115_reg[12]),
        .I1(mul_ln6_1_reg_559_reg_n_98),
        .I2(mul_ln6_1_reg_559_reg_n_96),
        .I3(indvar_flatten31_reg_115_reg[14]),
        .I4(mul_ln6_1_reg_559_reg_n_97),
        .I5(indvar_flatten31_reg_115_reg[13]),
        .O(\ap_CS_fsm[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(indvar_flatten31_reg_115_reg[9]),
        .I1(mul_ln6_1_reg_559_reg_n_101),
        .I2(mul_ln6_1_reg_559_reg_n_99),
        .I3(indvar_flatten31_reg_115_reg[11]),
        .I4(mul_ln6_1_reg_559_reg_n_100),
        .I5(indvar_flatten31_reg_115_reg[10]),
        .O(\ap_CS_fsm[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(indvar_flatten31_reg_115_reg[6]),
        .I1(mul_ln6_1_reg_559_reg_n_104),
        .I2(mul_ln6_1_reg_559_reg_n_102),
        .I3(indvar_flatten31_reg_115_reg[8]),
        .I4(mul_ln6_1_reg_559_reg_n_103),
        .I5(indvar_flatten31_reg_115_reg[7]),
        .O(\ap_CS_fsm[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(indvar_flatten31_reg_115_reg[3]),
        .I1(mul_ln6_1_reg_559_reg_n_107),
        .I2(mul_ln6_1_reg_559_reg_n_105),
        .I3(indvar_flatten31_reg_115_reg[5]),
        .I4(mul_ln6_1_reg_559_reg_n_106),
        .I5(indvar_flatten31_reg_115_reg[4]),
        .O(\ap_CS_fsm[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(indvar_flatten31_reg_115_reg[0]),
        .I1(mul_ln6_1_reg_559_reg_n_110),
        .I2(mul_ln6_1_reg_559_reg_n_108),
        .I3(indvar_flatten31_reg_115_reg[2]),
        .I4(mul_ln6_1_reg_559_reg_n_109),
        .I5(indvar_flatten31_reg_115_reg[1]),
        .O(\ap_CS_fsm[3]_i_8_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(grp_up_sampling2d_fix16_fu_550_ap_ready),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_3_n_5 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED [3:1],ap_condition_pp0_exit_iter0_state3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[3]_i_4_n_5 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_5 ,\ap_CS_fsm_reg[3]_i_3_n_6 ,\ap_CS_fsm_reg[3]_i_3_n_7 ,\ap_CS_fsm_reg[3]_i_3_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_5_n_5 ,\ap_CS_fsm[3]_i_6_n_5 ,\ap_CS_fsm[3]_i_7_n_5 ,\ap_CS_fsm[3]_i_8_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_enable_reg_pp0_iter0_0),
        .I1(ap_CS_fsm_state2),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter0_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_enable_reg_pp0_iter0_0),
        .I1(ap_rst_n),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_up_sampling2d_fix16_fu_550_ap_start_reg_i_1
       (.I0(grp_up_sampling2d_fix16_fu_550_ap_ready),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(grp_up_sampling2d_fix16_fu_550_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln13_reg_569[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln13_reg_569),
        .O(\icmp_ln13_reg_569[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln13_reg_569_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln13_reg_569),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln13_reg_569_pp0_iter1_reg),
        .O(\icmp_ln13_reg_569_pp0_iter1_reg[0]_i_1_n_5 ));
  FDRE \icmp_ln13_reg_569_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln13_reg_569_pp0_iter1_reg[0]_i_1_n_5 ),
        .Q(icmp_ln13_reg_569_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln13_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln13_reg_569[0]_i_1_n_5 ),
        .Q(icmp_ln13_reg_569),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten31_reg_115[0]_i_2 
       (.I0(indvar_flatten31_reg_115_reg[0]),
        .O(\indvar_flatten31_reg_115[0]_i_2_n_5 ));
  FDRE \indvar_flatten31_reg_115_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten31_reg_115_reg[0]),
        .R(indvar_flatten31_reg_115));
  CARRY4 \indvar_flatten31_reg_115_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten31_reg_115_reg[0]_i_1_n_5 ,\indvar_flatten31_reg_115_reg[0]_i_1_n_6 ,\indvar_flatten31_reg_115_reg[0]_i_1_n_7 ,\indvar_flatten31_reg_115_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten31_reg_115_reg[0]_i_1_n_9 ,\indvar_flatten31_reg_115_reg[0]_i_1_n_10 ,\indvar_flatten31_reg_115_reg[0]_i_1_n_11 ,\indvar_flatten31_reg_115_reg[0]_i_1_n_12 }),
        .S({indvar_flatten31_reg_115_reg[3:1],\indvar_flatten31_reg_115[0]_i_2_n_5 }));
  FDRE \indvar_flatten31_reg_115_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten31_reg_115_reg[10]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten31_reg_115_reg[11]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten31_reg_115_reg[12]),
        .R(indvar_flatten31_reg_115));
  CARRY4 \indvar_flatten31_reg_115_reg[12]_i_1 
       (.CI(\indvar_flatten31_reg_115_reg[8]_i_1_n_5 ),
        .CO({\NLW_indvar_flatten31_reg_115_reg[12]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten31_reg_115_reg[12]_i_1_n_7 ,\indvar_flatten31_reg_115_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten31_reg_115_reg[12]_i_1_O_UNCONNECTED [3],\indvar_flatten31_reg_115_reg[12]_i_1_n_10 ,\indvar_flatten31_reg_115_reg[12]_i_1_n_11 ,\indvar_flatten31_reg_115_reg[12]_i_1_n_12 }),
        .S({1'b0,indvar_flatten31_reg_115_reg[14:12]}));
  FDRE \indvar_flatten31_reg_115_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten31_reg_115_reg[13]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten31_reg_115_reg[14]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten31_reg_115_reg[1]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten31_reg_115_reg[2]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten31_reg_115_reg[3]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten31_reg_115_reg[4]),
        .R(indvar_flatten31_reg_115));
  CARRY4 \indvar_flatten31_reg_115_reg[4]_i_1 
       (.CI(\indvar_flatten31_reg_115_reg[0]_i_1_n_5 ),
        .CO({\indvar_flatten31_reg_115_reg[4]_i_1_n_5 ,\indvar_flatten31_reg_115_reg[4]_i_1_n_6 ,\indvar_flatten31_reg_115_reg[4]_i_1_n_7 ,\indvar_flatten31_reg_115_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten31_reg_115_reg[4]_i_1_n_9 ,\indvar_flatten31_reg_115_reg[4]_i_1_n_10 ,\indvar_flatten31_reg_115_reg[4]_i_1_n_11 ,\indvar_flatten31_reg_115_reg[4]_i_1_n_12 }),
        .S(indvar_flatten31_reg_115_reg[7:4]));
  FDRE \indvar_flatten31_reg_115_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten31_reg_115_reg[5]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten31_reg_115_reg[6]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten31_reg_115_reg[7]),
        .R(indvar_flatten31_reg_115));
  FDRE \indvar_flatten31_reg_115_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten31_reg_115_reg[8]),
        .R(indvar_flatten31_reg_115));
  CARRY4 \indvar_flatten31_reg_115_reg[8]_i_1 
       (.CI(\indvar_flatten31_reg_115_reg[4]_i_1_n_5 ),
        .CO({\indvar_flatten31_reg_115_reg[8]_i_1_n_5 ,\indvar_flatten31_reg_115_reg[8]_i_1_n_6 ,\indvar_flatten31_reg_115_reg[8]_i_1_n_7 ,\indvar_flatten31_reg_115_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten31_reg_115_reg[8]_i_1_n_9 ,\indvar_flatten31_reg_115_reg[8]_i_1_n_10 ,\indvar_flatten31_reg_115_reg[8]_i_1_n_11 ,\indvar_flatten31_reg_115_reg[8]_i_1_n_12 }),
        .S(indvar_flatten31_reg_115_reg[11:8]));
  FDRE \indvar_flatten31_reg_115_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(\indvar_flatten31_reg_115_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten31_reg_115_reg[9]),
        .R(indvar_flatten31_reg_115));
  LUT6 #(
    .INIT(64'h22F5222222222222)) 
    \indvar_flatten_reg_137[0]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(p_1_in),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_0),
        .O(\indvar_flatten_reg_137[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_137[1]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .O(add_ln14_1_fu_460_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_137[2]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[2] ),
        .O(add_ln14_1_fu_460_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_137[3]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[2] ),
        .I3(\indvar_flatten_reg_137_reg_n_5_[3] ),
        .O(add_ln14_1_fu_460_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_reg_137[4]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[2] ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_137_reg_n_5_[3] ),
        .I4(\indvar_flatten_reg_137_reg_n_5_[4] ),
        .O(add_ln14_1_fu_460_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_reg_137[5]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[3] ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I3(\indvar_flatten_reg_137_reg_n_5_[2] ),
        .I4(\indvar_flatten_reg_137_reg_n_5_[4] ),
        .I5(\indvar_flatten_reg_137_reg_n_5_[5] ),
        .O(add_ln14_1_fu_460_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_137[6]_i_1 
       (.I0(\indvar_flatten_reg_137[9]_i_5_n_5 ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[6] ),
        .O(add_ln14_1_fu_460_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_137[7]_i_1 
       (.I0(\indvar_flatten_reg_137[9]_i_5_n_5 ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[6] ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[7] ),
        .O(add_ln14_1_fu_460_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_137[8]_i_1 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[6] ),
        .I1(\indvar_flatten_reg_137[9]_i_5_n_5 ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[7] ),
        .I3(\indvar_flatten_reg_137_reg_n_5_[8] ),
        .O(add_ln14_1_fu_460_p2[8]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten_reg_137[9]_i_1 
       (.I0(p_1_in),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0_0),
        .I4(ap_CS_fsm_state2),
        .O(indvar_flatten_reg_137));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten_reg_137[9]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_0),
        .O(indvar_flatten31_reg_1150));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_reg_137[9]_i_3 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[7] ),
        .I1(\indvar_flatten_reg_137[9]_i_5_n_5 ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[6] ),
        .I3(\indvar_flatten_reg_137_reg_n_5_[8] ),
        .I4(\indvar_flatten_reg_137_reg_n_5_[9] ),
        .O(add_ln14_1_fu_460_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_reg_137[9]_i_5 
       (.I0(\indvar_flatten_reg_137_reg_n_5_[5] ),
        .I1(\indvar_flatten_reg_137_reg_n_5_[3] ),
        .I2(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .I4(\indvar_flatten_reg_137_reg_n_5_[2] ),
        .I5(\indvar_flatten_reg_137_reg_n_5_[4] ),
        .O(\indvar_flatten_reg_137[9]_i_5_n_5 ));
  FDRE \indvar_flatten_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvar_flatten_reg_137[0]_i_1_n_5 ),
        .Q(\indvar_flatten_reg_137_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln14_1_fu_460_p2[1]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[1] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln14_1_fu_460_p2[2]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[2] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln14_1_fu_460_p2[3]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[3] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln14_1_fu_460_p2[4]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[4] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln14_1_fu_460_p2[5]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[5] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln14_1_fu_460_p2[6]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[6] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln14_1_fu_460_p2[7]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[7] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln14_1_fu_460_p2[8]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[8] ),
        .R(indvar_flatten_reg_137));
  FDRE \indvar_flatten_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(add_ln14_1_fu_460_p2[9]),
        .Q(\indvar_flatten_reg_137_reg_n_5_[9] ),
        .R(indvar_flatten_reg_137));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln6_1_reg_559_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[4],Q[4],grp_up_sampling2d_fix16_fu_550_input_height,grp_up_sampling2d_fix16_fu_550_input_height,1'b0,Q[4],1'b0,grp_up_sampling2d_fix16_fu_550_input_height,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln6_1_reg_559_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[4],grp_up_sampling2d_fix16_fu_550_input_height,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln6_1_reg_559_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln6_1_reg_559_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln6_1_reg_559_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln6_1_reg_559_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln6_1_reg_559_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln6_1_reg_559_reg_P_UNCONNECTED[47:15],mul_ln6_1_reg_559_reg_n_96,mul_ln6_1_reg_559_reg_n_97,mul_ln6_1_reg_559_reg_n_98,mul_ln6_1_reg_559_reg_n_99,mul_ln6_1_reg_559_reg_n_100,mul_ln6_1_reg_559_reg_n_101,mul_ln6_1_reg_559_reg_n_102,mul_ln6_1_reg_559_reg_n_103,mul_ln6_1_reg_559_reg_n_104,mul_ln6_1_reg_559_reg_n_105,mul_ln6_1_reg_559_reg_n_106,mul_ln6_1_reg_559_reg_n_107,mul_ln6_1_reg_559_reg_n_108,mul_ln6_1_reg_559_reg_n_109,mul_ln6_1_reg_559_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln6_1_reg_559_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln6_1_reg_559_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln6_1_reg_559_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln6_1_reg_559_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln6_1_reg_559_reg_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_550_ap_start_reg),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \mul_ln6_reg_531[7]_i_1 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_550_ap_start_reg),
        .I3(mul_ln6_reg_531[7]),
        .O(\mul_ln6_reg_531[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mul_ln6_reg_531[9]_i_1 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_550_ap_start_reg),
        .I3(mul_ln6_reg_531[9]),
        .O(\mul_ln6_reg_531[9]_i_1_n_5 ));
  FDRE \mul_ln6_reg_531_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln6_reg_531[7]_i_1_n_5 ),
        .Q(mul_ln6_reg_531[7]),
        .R(1'b0));
  FDRE \mul_ln6_reg_531_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln6_reg_531[9]_i_1_n_5 ),
        .Q(mul_ln6_reg_531[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mac_muladd_8ns_5ns_4ns_12_1_1 network_mac_muladd_8ns_5ns_4ns_12_1_1_U93
       (.ADDRARDADDR(ADDRARDADDR),
        .B(grp_up_sampling2d_fix16_fu_550_input_height),
        .C(select_ln17_6_fu_382_p3[4:1]),
        .CO(p_1_in),
        .D(mul_ln17_2_fu_308_p0[4:2]),
        .Q({ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[2] (network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .\indvar_flatten_reg_137_reg[9]_i_4 (\indvar_flatten_reg_137_reg_n_5_[1] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_0 (\indvar_flatten_reg_137_reg_n_5_[2] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_1 (\indvar_flatten_reg_137_reg_n_5_[0] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_2 (\indvar_flatten_reg_137_reg_n_5_[9] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_3 (\indvar_flatten_reg_137_reg_n_5_[5] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_4 (\indvar_flatten_reg_137_reg_n_5_[4] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_5 (\indvar_flatten_reg_137_reg_n_5_[3] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_6 (\indvar_flatten_reg_137_reg_n_5_[6] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_7 (\indvar_flatten_reg_137_reg_n_5_[8] ),
        .\indvar_flatten_reg_137_reg[9]_i_4_8 (\indvar_flatten_reg_137_reg_n_5_[7] ),
        .mul_ln17_2_fu_308_p2(mul_ln17_2_fu_308_p2),
        .mul_ln6_reg_531({mul_ln6_reg_531[9],mul_ln6_reg_531[7]}),
        .\out_d_0_reg_126_reg[4] (out_d_0_reg_126_reg),
        .\out_w_0_reg_159_reg[3] (network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .p(out_w_0_reg_159),
        .p_0(ap_condition_pp0_exit_iter0_state3),
        .ram_reg_0({Q[5:4],Q[2],Q[0]}),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_10(ram_reg_0_9),
        .ram_reg_0_11(ram_reg_0_10),
        .ram_reg_0_12(ram_reg_0_11),
        .ram_reg_0_13(ram_reg_0_12),
        .ram_reg_0_14(ram_reg_0_13),
        .ram_reg_0_15(ram_reg_0_14),
        .ram_reg_0_16(ram_reg_0_15),
        .ram_reg_0_17(ram_reg_0_16),
        .ram_reg_0_18(ram_reg_0_17),
        .ram_reg_0_19(ram_reg_0_18),
        .ram_reg_0_2(ram_reg_0_1),
        .ram_reg_0_20(ram_reg_0_19),
        .ram_reg_0_21(ram_reg_0_20),
        .ram_reg_0_22(ram_reg_0_21),
        .ram_reg_0_23(ram_reg_0_22),
        .ram_reg_0_24(ram_reg_0_23),
        .ram_reg_0_25(ram_reg_0_24),
        .ram_reg_0_26(ram_reg_0_25),
        .ram_reg_0_27(ram_reg_0_26),
        .ram_reg_0_28(ram_reg_0_27),
        .ram_reg_0_29(ram_reg_0_28),
        .ram_reg_0_3(ram_reg_0_2),
        .ram_reg_0_30(ram_reg_0_29),
        .ram_reg_0_31(ram_reg_0_30),
        .ram_reg_0_32(ram_reg_0_31),
        .ram_reg_0_33(ram_reg_0_32),
        .ram_reg_0_34(ram_reg_0_33),
        .ram_reg_0_35(ram_reg_0_34),
        .ram_reg_0_36(ram_reg_0_35),
        .ram_reg_0_37(ram_reg_0_36),
        .ram_reg_0_38(ram_reg_0_37),
        .ram_reg_0_39(ram_reg_0_38),
        .ram_reg_0_4(ram_reg_0_3),
        .ram_reg_0_40(ram_reg_0_39),
        .ram_reg_0_41(ram_reg_0_44),
        .ram_reg_0_42(ram_reg_0_43),
        .ram_reg_0_43(ram_reg_0_45),
        .ram_reg_0_44(ram_reg_0_46),
        .ram_reg_0_5(ram_reg_0_4),
        .ram_reg_0_6(ram_reg_0_5),
        .ram_reg_0_7(ram_reg_0_6),
        .ram_reg_0_8(ram_reg_0_7),
        .ram_reg_0_9(ram_reg_0_8),
        .tmp_fu_258_p2(tmp_fu_258_p2),
        .tmp_mid1_fu_408_p2(tmp_mid1_fu_408_p2),
        .zext_ln17_reg_537_reg({zext_ln17_reg_537_reg[3],zext_ln17_reg_537_reg[0]}));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_0_reg_126[0]_i_1 
       (.I0(out_d_0_reg_126_reg[0]),
        .O(\out_d_0_reg_126[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_0_reg_126[1]_i_1 
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .O(mul_ln17_2_fu_308_p0[1]));
  LUT4 #(
    .INIT(16'h0800)) 
    \out_d_0_reg_126[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(p_1_in),
        .O(out_d_0_reg_126));
  FDRE \out_d_0_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(out_d_0_reg_126),
        .D(\out_d_0_reg_126[0]_i_1_n_5 ),
        .Q(out_d_0_reg_126_reg[0]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_d_0_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(out_d_0_reg_126),
        .D(mul_ln17_2_fu_308_p0[1]),
        .Q(out_d_0_reg_126_reg[1]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_d_0_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(out_d_0_reg_126),
        .D(mul_ln17_2_fu_308_p0[2]),
        .Q(out_d_0_reg_126_reg[2]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_d_0_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(out_d_0_reg_126),
        .D(mul_ln17_2_fu_308_p0[3]),
        .Q(out_d_0_reg_126_reg[3]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_d_0_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(out_d_0_reg_126),
        .D(mul_ln17_2_fu_308_p0[4]),
        .Q(out_d_0_reg_126_reg[4]),
        .R(indvar_flatten31_reg_115));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \out_h_0_reg_148[0]__0_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter0_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(CEC));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \out_h_0_reg_148[1]_i_1 
       (.I0(out_h_0_reg_148[0]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I2(out_h_0_reg_148[1]),
        .I3(p_1_in),
        .O(select_ln14_fu_436_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \out_h_0_reg_148[2]__0_i_1 
       (.I0(out_h_0_reg_148[0]),
        .I1(out_h_0_reg_148[1]),
        .I2(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I3(out_h_0_reg_148[2]),
        .I4(p_1_in),
        .O(select_ln14_fu_436_p3[2]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \out_h_0_reg_148[3]__0_i_1 
       (.I0(out_h_0_reg_148[1]),
        .I1(out_h_0_reg_148[0]),
        .I2(out_h_0_reg_148[2]),
        .I3(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I4(out_h_0_reg_148[3]),
        .I5(p_1_in),
        .O(select_ln14_fu_436_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \out_h_0_reg_148[4]__0_i_1 
       (.I0(zext_ln17_11_fu_400_p1[3]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I2(out_h_0_reg_148[4]),
        .I3(p_1_in),
        .O(select_ln14_fu_436_p3[4]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \out_h_0_reg_148[4]__0_i_2 
       (.I0(out_h_0_reg_148[2]),
        .I1(out_h_0_reg_148[0]),
        .I2(out_h_0_reg_148[1]),
        .I3(out_h_0_reg_148[3]),
        .I4(p_1_in),
        .I5(out_h_0_reg_148[4]),
        .O(zext_ln17_11_fu_400_p1[3]));
  FDRE \out_h_0_reg_148_reg[0]__0 
       (.C(ap_clk),
        .CE(CEC),
        .D(add_ln17_1_reg_623_reg_i_10_n_5),
        .Q(out_h_0_reg_148[0]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_h_0_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(CEC),
        .D(select_ln14_fu_436_p3[1]),
        .Q(out_h_0_reg_148[1]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_h_0_reg_148_reg[2]__0 
       (.C(ap_clk),
        .CE(CEC),
        .D(select_ln14_fu_436_p3[2]),
        .Q(out_h_0_reg_148[2]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_h_0_reg_148_reg[3]__0 
       (.C(ap_clk),
        .CE(CEC),
        .D(select_ln14_fu_436_p3[3]),
        .Q(out_h_0_reg_148[3]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_h_0_reg_148_reg[4]__0 
       (.C(ap_clk),
        .CE(CEC),
        .D(select_ln14_fu_436_p3[4]),
        .Q(out_h_0_reg_148[4]),
        .R(indvar_flatten31_reg_115));
  LUT3 #(
    .INIT(8'hEF)) 
    \out_w_0_reg_159[0]_i_1 
       (.I0(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I1(p_1_in),
        .I2(out_w_0_reg_159[0]),
        .O(out_w_fu_454_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h0102)) 
    \out_w_0_reg_159[1]_i_1 
       (.I0(out_w_0_reg_159[0]),
        .I1(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I2(p_1_in),
        .I3(out_w_0_reg_159[1]),
        .O(out_w_fu_454_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h00070008)) 
    \out_w_0_reg_159[2]_i_1 
       (.I0(out_w_0_reg_159[0]),
        .I1(out_w_0_reg_159[1]),
        .I2(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I3(p_1_in),
        .I4(out_w_0_reg_159[2]),
        .O(out_w_fu_454_p2[2]));
  LUT6 #(
    .INIT(64'h0000007F00000080)) 
    \out_w_0_reg_159[3]_i_1 
       (.I0(out_w_0_reg_159[1]),
        .I1(out_w_0_reg_159[0]),
        .I2(out_w_0_reg_159[2]),
        .I3(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I4(p_1_in),
        .I5(out_w_0_reg_159[3]),
        .O(out_w_fu_454_p2[3]));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \out_w_0_reg_159[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter0_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(indvar_flatten31_reg_115));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \out_w_0_reg_159[4]_i_2 
       (.I0(out_w_0_reg_159[2]),
        .I1(out_w_0_reg_159[0]),
        .I2(out_w_0_reg_159[1]),
        .I3(out_w_0_reg_159[3]),
        .I4(p_0_in0_out),
        .I5(out_w_0_reg_159[4]),
        .O(out_w_fu_454_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_w_0_reg_159[4]_i_3 
       (.I0(network_mac_muladd_8ns_5ns_4ns_12_1_1_U93_n_26),
        .I1(p_1_in),
        .O(p_0_in0_out));
  FDRE \out_w_0_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(out_w_fu_454_p2[0]),
        .Q(out_w_0_reg_159[0]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_w_0_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(out_w_fu_454_p2[1]),
        .Q(out_w_0_reg_159[1]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_w_0_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(out_w_fu_454_p2[2]),
        .Q(out_w_0_reg_159[2]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_w_0_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(out_w_fu_454_p2[3]),
        .Q(out_w_0_reg_159[3]),
        .R(indvar_flatten31_reg_115));
  FDRE \out_w_0_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1150),
        .D(out_w_fu_454_p2[4]),
        .Q(out_w_0_reg_159[4]),
        .R(indvar_flatten31_reg_115));
  CARRY4 p_i_15__7
       (.CI(p_i_20__7_n_5),
        .CO({NLW_p_i_15__7_CO_UNCONNECTED[3],p_i_15__7_n_6,p_i_15__7_n_7,p_i_15__7_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_mid1_fu_408_p2[7:4]),
        .S(A[7:4]));
  CARRY4 p_i_18__8
       (.CI(p_i_21__6_n_5),
        .CO({NLW_p_i_18__8_CO_UNCONNECTED[3],p_i_18__8_n_6,p_i_18__8_n_7,p_i_18__8_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_258_p2[7:4]),
        .S(mul_ln17_fu_230_p2[7:4]));
  CARRY4 p_i_20__7
       (.CI(1'b0),
        .CO({p_i_20__7_n_5,p_i_20__7_n_6,p_i_20__7_n_7,p_i_20__7_n_8}),
        .CYINIT(1'b0),
        .DI(A[3:0]),
        .O(tmp_mid1_fu_408_p2[3:0]),
        .S({p_i_42_n_5,p_i_43__0_n_5,p_i_44__0_n_5,p_i_45__1_n_5}));
  CARRY4 p_i_21__6
       (.CI(1'b0),
        .CO({p_i_21__6_n_5,p_i_21__6_n_6,p_i_21__6_n_7,p_i_21__6_n_8}),
        .CYINIT(1'b0),
        .DI(mul_ln17_fu_230_p2[3:0]),
        .O(tmp_fu_258_p2[3:0]),
        .S({p_i_47_n_5,p_i_48_n_5,p_i_49_n_5,p_i_50_n_5}));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_23__5
       (.I0(mul_ln17_2_fu_308_p2[7]),
        .I1(mul_ln17_fu_230_p2[7]),
        .I2(p_1_in),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_24__6
       (.I0(mul_ln17_2_fu_308_p2[6]),
        .I1(mul_ln17_fu_230_p2[6]),
        .I2(p_1_in),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_25__6
       (.I0(mul_ln17_2_fu_308_p2[5]),
        .I1(mul_ln17_fu_230_p2[5]),
        .I2(p_1_in),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_26__7
       (.I0(mul_ln17_2_fu_308_p2[4]),
        .I1(mul_ln17_fu_230_p2[4]),
        .I2(p_1_in),
        .O(A[4]));
  CARRY4 p_i_31__6
       (.CI(p_i_32__5_n_5),
        .CO({NLW_p_i_31__6_CO_UNCONNECTED[3:1],p_i_31__6_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_i_58_n_5}),
        .O({NLW_p_i_31__6_O_UNCONNECTED[3:2],mul_ln17_fu_230_p2[7:6]}),
        .S({1'b0,1'b0,p_i_59_n_5,p_i_60_n_5}));
  CARRY4 p_i_32__5
       (.CI(1'b0),
        .CO({p_i_32__5_n_5,p_i_32__5_n_6,p_i_32__5_n_7,p_i_32__5_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_61_n_5,p_i_62_n_12,p_i_46__1_n_9,1'b0}),
        .O(mul_ln17_fu_230_p2[5:2]),
        .S({p_i_63_n_5,p_i_64_n_5,p_i_65_n_5,p_i_46__1_n_10}));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_38__2
       (.I0(mul_ln17_2_fu_308_p2[3]),
        .I1(mul_ln17_fu_230_p2[3]),
        .I2(p_1_in),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_39__1
       (.I0(mul_ln17_2_fu_308_p2[2]),
        .I1(mul_ln17_fu_230_p2[2]),
        .I2(p_1_in),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_40__0
       (.I0(mul_ln17_2_fu_308_p2[1]),
        .I1(mul_ln17_fu_230_p2[1]),
        .I2(p_1_in),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_41__1
       (.I0(mul_ln17_2_fu_308_p2[0]),
        .I1(mul_ln17_fu_230_p2[0]),
        .I2(p_1_in),
        .O(A[0]));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_i_42
       (.I0(p_1_in),
        .I1(mul_ln17_fu_230_p2[3]),
        .I2(mul_ln17_2_fu_308_p2[3]),
        .I3(zext_ln17_11_fu_400_p1[3]),
        .O(p_i_42_n_5));
  LUT4 #(
    .INIT(16'h1BE4)) 
    p_i_43__0
       (.I0(p_1_in),
        .I1(mul_ln17_fu_230_p2[2]),
        .I2(mul_ln17_2_fu_308_p2[2]),
        .I3(zext_ln17_11_fu_400_p1[2]),
        .O(p_i_43__0_n_5));
  LUT6 #(
    .INIT(64'hCCA5CC5ACC5ACC5A)) 
    p_i_44__0
       (.I0(mul_ln17_fu_230_p2[1]),
        .I1(mul_ln17_2_fu_308_p2[1]),
        .I2(out_h_0_reg_148[2]),
        .I3(p_1_in),
        .I4(out_h_0_reg_148[1]),
        .I5(out_h_0_reg_148[0]),
        .O(p_i_44__0_n_5));
  LUT5 #(
    .INIT(32'hCCA5CC5A)) 
    p_i_45__1
       (.I0(mul_ln17_fu_230_p2[0]),
        .I1(mul_ln17_2_fu_308_p2[0]),
        .I2(out_h_0_reg_148[1]),
        .I3(p_1_in),
        .I4(out_h_0_reg_148[0]),
        .O(p_i_45__1_n_5));
  CARRY4 p_i_46__1
       (.CI(1'b0),
        .CO({p_i_46__1_n_5,p_i_46__1_n_6,p_i_46__1_n_7,p_i_46__1_n_8}),
        .CYINIT(1'b0),
        .DI({p_i_73_n_5,p_i_74_n_5,out_d_0_reg_126_reg[0],1'b0}),
        .O({p_i_46__1_n_9,p_i_46__1_n_10,mul_ln17_fu_230_p2[1:0]}),
        .S({p_i_75_n_5,p_i_76_n_5,p_i_77_n_5,p_i_78_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_47
       (.I0(mul_ln17_fu_230_p2[3]),
        .I1(out_h_0_reg_148[4]),
        .O(p_i_47_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_48
       (.I0(mul_ln17_fu_230_p2[2]),
        .I1(out_h_0_reg_148[3]),
        .O(p_i_48_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_49
       (.I0(mul_ln17_fu_230_p2[1]),
        .I1(out_h_0_reg_148[2]),
        .O(p_i_49_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_50
       (.I0(mul_ln17_fu_230_p2[0]),
        .I1(out_h_0_reg_148[1]),
        .O(p_i_50_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    p_i_58
       (.I0(p_i_62_n_11),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(zext_ln17_reg_537_reg[3]),
        .O(p_i_58_n_5));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    p_i_59
       (.I0(p_i_62_n_10),
        .I1(out_d_0_reg_126_reg[3]),
        .I2(p_i_62_n_5),
        .I3(out_d_0_reg_126_reg[4]),
        .I4(zext_ln17_reg_537_reg[3]),
        .O(p_i_59_n_5));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    p_i_60
       (.I0(p_i_62_n_11),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(p_i_62_n_10),
        .I3(out_d_0_reg_126_reg[3]),
        .I4(zext_ln17_reg_537_reg[3]),
        .O(p_i_60_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    p_i_61
       (.I0(zext_ln17_reg_537_reg[3]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(p_i_62_n_11),
        .O(p_i_61_n_5));
  CARRY4 p_i_62
       (.CI(p_i_46__1_n_5),
        .CO({p_i_62_n_5,NLW_p_i_62_CO_UNCONNECTED[2],p_i_62_n_7,p_i_62_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,out_d_0_reg_126_reg[4],p_i_79_n_5,p_i_80_n_5}),
        .O({NLW_p_i_62_O_UNCONNECTED[3],p_i_62_n_10,p_i_62_n_11,p_i_62_n_12}),
        .S({1'b1,p_i_81_n_5,p_i_82_n_5,p_i_83_n_5}));
  LUT3 #(
    .INIT(8'h78)) 
    p_i_63
       (.I0(zext_ln17_reg_537_reg[3]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(p_i_62_n_11),
        .O(p_i_63_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    p_i_64
       (.I0(p_i_62_n_12),
        .I1(zext_ln17_reg_537_reg[3]),
        .I2(out_d_0_reg_126_reg[1]),
        .O(p_i_64_n_5));
  LUT3 #(
    .INIT(8'h6A)) 
    p_i_65
       (.I0(p_i_46__1_n_9),
        .I1(zext_ln17_reg_537_reg[3]),
        .I2(out_d_0_reg_126_reg[0]),
        .O(p_i_65_n_5));
  LUT5 #(
    .INIT(32'h007F0080)) 
    p_i_72
       (.I0(out_h_0_reg_148[1]),
        .I1(out_h_0_reg_148[0]),
        .I2(out_h_0_reg_148[2]),
        .I3(p_1_in),
        .I4(out_h_0_reg_148[3]),
        .O(zext_ln17_11_fu_400_p1[2]));
  LUT4 #(
    .INIT(16'h9666)) 
    p_i_73
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[3]),
        .I3(zext_ln17_reg_537_reg[0]),
        .O(p_i_73_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_74
       (.I0(out_d_0_reg_126_reg[1]),
        .I1(out_d_0_reg_126_reg[0]),
        .O(p_i_74_n_5));
  LUT5 #(
    .INIT(32'h6A6A956A)) 
    p_i_75
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(out_d_0_reg_126_reg[3]),
        .I2(zext_ln17_reg_537_reg[0]),
        .I3(out_d_0_reg_126_reg[1]),
        .I4(out_d_0_reg_126_reg[0]),
        .O(p_i_75_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    p_i_76
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(zext_ln17_reg_537_reg[0]),
        .I3(out_d_0_reg_126_reg[2]),
        .O(p_i_76_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    p_i_77
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[1]),
        .I2(out_d_0_reg_126_reg[0]),
        .O(p_i_77_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_78
       (.I0(out_d_0_reg_126_reg[0]),
        .I1(zext_ln17_reg_537_reg[0]),
        .O(p_i_78_n_5));
  LUT4 #(
    .INIT(16'hE888)) 
    p_i_79
       (.I0(out_d_0_reg_126_reg[2]),
        .I1(out_d_0_reg_126_reg[3]),
        .I2(zext_ln17_reg_537_reg[0]),
        .I3(out_d_0_reg_126_reg[4]),
        .O(p_i_79_n_5));
  LUT4 #(
    .INIT(16'hE888)) 
    p_i_80
       (.I0(out_d_0_reg_126_reg[1]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(zext_ln17_reg_537_reg[0]),
        .I3(out_d_0_reg_126_reg[3]),
        .O(p_i_80_n_5));
  LUT2 #(
    .INIT(4'h4)) 
    p_i_81
       (.I0(out_d_0_reg_126_reg[3]),
        .I1(out_d_0_reg_126_reg[4]),
        .O(p_i_81_n_5));
  LUT4 #(
    .INIT(16'hE730)) 
    p_i_82
       (.I0(zext_ln17_reg_537_reg[0]),
        .I1(out_d_0_reg_126_reg[2]),
        .I2(out_d_0_reg_126_reg[3]),
        .I3(out_d_0_reg_126_reg[4]),
        .O(p_i_82_n_5));
  LUT5 #(
    .INIT(32'h2BD49C9C)) 
    p_i_83
       (.I0(out_d_0_reg_126_reg[1]),
        .I1(out_d_0_reg_126_reg[3]),
        .I2(out_d_0_reg_126_reg[2]),
        .I3(out_d_0_reg_126_reg[4]),
        .I4(zext_ln17_reg_537_reg[0]),
        .O(p_i_83_n_5));
  LUT6 #(
    .INIT(64'h0F220000FFFFFFFF)) 
    ram_reg_0_i_18__0
       (.I0(output_r_ce0),
        .I1(icmp_ln13_reg_569_pp0_iter1_reg),
        .I2(ram_reg_5),
        .I3(ram_reg_0_43),
        .I4(ram_reg_5_0),
        .I5(ram_reg_5_1),
        .O(WEA[1]));
  LUT6 #(
    .INIT(64'h0F220000FFFFFFFF)) 
    ram_reg_0_i_19__0
       (.I0(output_r_ce0),
        .I1(icmp_ln13_reg_569_pp0_iter1_reg),
        .I2(ram_reg_5),
        .I3(ram_reg_0_43),
        .I4(ram_reg_5_0),
        .I5(ram_reg_5_1),
        .O(WEA[0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_38
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(grp_up_sampling2d_fix16_fu_550_input_r_ce0));
  LUT6 #(
    .INIT(64'hCC00AA000F00AA00)) 
    ram_reg_0_i_5__0
       (.I0(grp_up_sampling2d_fix16_fu_550_output_r_address0),
        .I1(ram_reg_0_40),
        .I2(ram_reg_0_41),
        .I3(ram_reg_0_42),
        .I4(ram_reg_0_43),
        .I5(Q[0]),
        .O(add_ln17_1_reg_623_reg_0));
  LUT6 #(
    .INIT(64'h0F220000FFFFFFFF)) 
    ram_reg_3_i_3__0
       (.I0(output_r_ce0),
        .I1(icmp_ln13_reg_569_pp0_iter1_reg),
        .I2(ram_reg_5),
        .I3(ram_reg_0_43),
        .I4(ram_reg_5_0),
        .I5(ram_reg_5_1),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  LUT6 #(
    .INIT(64'h0F220000FFFFFFFF)) 
    ram_reg_5_i_3__0
       (.I0(output_r_ce0),
        .I1(icmp_ln13_reg_569_pp0_iter1_reg),
        .I2(ram_reg_5),
        .I3(ram_reg_0_43),
        .I4(ram_reg_5_0),
        .I5(ram_reg_5_1),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \zext_ln17_reg_537[0]_i_1 
       (.I0(Q[4]),
        .I1(ap_CS_fsm_state2),
        .I2(zext_ln17_reg_537_reg[0]),
        .O(\zext_ln17_reg_537[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln17_reg_537[3]_i_1 
       (.I0(Q[4]),
        .I1(ap_CS_fsm_state2),
        .I2(zext_ln17_reg_537_reg[3]),
        .O(\zext_ln17_reg_537[3]_i_1_n_5 ));
  FDRE \zext_ln17_reg_537_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln17_reg_537[0]_i_1_n_5 ),
        .Q(zext_ln17_reg_537_reg[0]),
        .R(1'b0));
  FDRE \zext_ln17_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln17_reg_537[3]_i_1_n_5 ),
        .Q(zext_ln17_reg_537_reg[3]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
