
---------- Begin Simulation Statistics ----------
final_tick                                 5309483500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 661435                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718348                       # Number of bytes of host memory used
host_op_rate                                  1156374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.31                       # Real time elapsed on the host
host_tick_rate                             1601933478                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2192201                       # Number of instructions simulated
sim_ops                                       3832693                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005309                       # Number of seconds simulated
sim_ticks                                  5309483500                       # Number of ticks simulated
system.cpu.Branches                            361113                       # Number of branches fetched
system.cpu.committedInsts                     2192201                       # Number of instructions committed
system.cpu.committedOps                       3832693                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         10618967                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               10618966.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              2261882                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1812913                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       316005                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  86161                       # Number of float alu accesses
system.cpu.num_fp_insts                         86161                       # number of float instructions
system.cpu.num_fp_register_reads               120126                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63955                       # number of times the floating registers were written
system.cpu.num_func_calls                       23109                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               3762954                       # Number of integer alu accesses
system.cpu.num_int_insts                      3762954                       # number of integer instructions
system.cpu.num_int_register_reads             7557115                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3265163                       # number of times the integer registers were written
system.cpu.num_load_insts                      516260                       # Number of load instructions
system.cpu.num_mem_refs                        713590                       # number of memory refs
system.cpu.num_store_insts                     197330                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 25360      0.66%      0.66% # Class of executed instruction
system.cpu.op_class::IntAlu                   3005091     78.40%     79.06% # Class of executed instruction
system.cpu.op_class::IntMult                       34      0.00%     79.06% # Class of executed instruction
system.cpu.op_class::IntDiv                     36414      0.95%     80.01% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5605      0.15%     80.16% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1376      0.04%     80.20% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6764      0.18%     80.37% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.37% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12194      0.32%     80.69% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.69% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13904      0.36%     81.05% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12185      0.32%     81.37% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.37% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.37% # Class of executed instruction
system.cpu.op_class::SimdShift                    483      0.01%     81.38% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.38% # Class of executed instruction
system.cpu.op_class::MemRead                   498939     13.02%     94.40% # Class of executed instruction
system.cpu.op_class::MemWrite                  183645      4.79%     99.19% # Class of executed instruction
system.cpu.op_class::FloatMemRead               17321      0.45%     99.64% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13685      0.36%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    3833000                       # Class of executed instruction
system.cpu.workload.numSyscalls                    72                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        11579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1193                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        34045                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1193                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       694123                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           694123                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       694123                       # number of overall hits
system.cpu.dcache.overall_hits::total          694123                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        19569                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19569                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19569                       # number of overall misses
system.cpu.dcache.overall_misses::total         19569                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1487483500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1487483500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1487483500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1487483500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       713692                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       713692                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       713692                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       713692                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027419                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027419                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027419                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027419                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76012.238745                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76012.238745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76012.238745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76012.238745                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2574                       # number of writebacks
system.cpu.dcache.writebacks::total              2574                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        19569                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19569                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        19569                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19569                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1467914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1467914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1467914500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1467914500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027419                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027419                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027419                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027419                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75012.238745                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75012.238745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75012.238745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75012.238745                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11507                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       499913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          499913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1251237500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1251237500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       516373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       516373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76016.859052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76016.859052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16460                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16460                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1234777500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1234777500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031876                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031876                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75016.859052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75016.859052                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       194210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         194210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    236246000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    236246000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       197319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       197319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75987.777420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75987.777420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    233137000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    233137000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74987.777420                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74987.777420                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          6329.320055                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              713692                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19569                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.470540                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  6329.320055                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.772622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.772622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8062                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         4241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3607                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984131                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1446953                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1446953                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      516581                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      197349                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1363                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           101                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2903448                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2903448                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2903448                       # number of overall hits
system.cpu.icache.overall_hits::total         2903448                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2897                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2897                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2897                       # number of overall misses
system.cpu.icache.overall_misses::total          2897                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    225269500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    225269500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    225269500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    225269500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2906345                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2906345                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2906345                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2906345                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000997                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000997                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000997                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000997                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77759.578875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77759.578875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77759.578875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77759.578875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           72                       # number of writebacks
system.cpu.icache.writebacks::total                72                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2897                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2897                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2897                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2897                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    222372500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    222372500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    222372500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    222372500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000997                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000997                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000997                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000997                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76759.578875                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76759.578875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76759.578875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76759.578875                       # average overall mshr miss latency
system.cpu.icache.replacements                     72                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2903448                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2903448                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2897                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2897                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    225269500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    225269500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2906345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2906345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000997                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000997                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77759.578875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77759.578875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2897                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2897                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    222372500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    222372500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000997                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000997                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76759.578875                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76759.578875                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1290.469867                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2906345                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2897                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1003.225751                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1290.469867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.157528                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.157528                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2825                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2         1089                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3         1205                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.344849                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5815587                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5815587                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2906461                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           395                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5309483500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1650                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1653                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data                1650                       # number of overall hits
system.l2.overall_hits::total                    1653                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2894                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              17919                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20813                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2894                       # number of overall misses
system.l2.overall_misses::.cpu.data             17919                       # number of overall misses
system.l2.overall_misses::total                 20813                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    217995500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1421231000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1639226500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    217995500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1421231000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1639226500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            19569                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                22466                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           19569                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               22466                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998964                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.915683                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.926422                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998964                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.915683                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.926422                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75326.710435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79314.191640                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78759.741508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75326.710435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79314.191640                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78759.741508                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 228                       # number of writebacks
system.l2.writebacks::total                       228                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         17919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        17919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20813                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    189055500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1242041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1431096500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    189055500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1242041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1431096500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.915683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.926422                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.915683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.926422                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65326.710435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69314.191640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68759.741508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65326.710435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69314.191640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68759.741508                       # average overall mshr miss latency
system.l2.replacements                           1771                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2574                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2574                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2574                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2574                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           72                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               72                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           72                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           72                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   189                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2920                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2920                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    226489000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     226489000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.939209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77564.726027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77564.726027                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2920                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2920                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    197289000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    197289000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.939209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67564.726027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67564.726027                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2894                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2894                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    217995500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    217995500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998964                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998964                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75326.710435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75326.710435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2894                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2894                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    189055500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    189055500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998964                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998964                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65326.710435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65326.710435                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1194742000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1194742000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16460                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16460                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.911239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.911239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79654.776985                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79654.776985                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1044752000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1044752000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.911239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.911239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69654.776985                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69654.776985                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10916.593180                       # Cycle average of tags in use
system.l2.tags.total_refs                       33914                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20852                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.626415                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.063360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1194.265008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9721.264812                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.036446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.296669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.333148                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4850                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13571                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582306                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     54897                       # Number of tag accesses
system.l2.tags.data_accesses                    54897                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     17917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004315830500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               43208                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                113                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20813                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        228                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20813                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      228                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    81                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.81                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 20813                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  228                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2915.428571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    403.549281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7052.864521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            6     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.142857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.113940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.069045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     42.86%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     57.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  666016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    125.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5309409500                       # Total gap between requests
system.mem_ctrls.avgGap                     252336.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        92608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       573344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         3840                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 17441997.889248549938                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 107984891.562427863479                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 723234.190293650958                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2894                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        17919                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          228                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     70949000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    509920000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  12637712500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24515.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28456.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  55428563.60                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        92608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       573408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        666016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        92608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        92608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         7296                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         7296                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2894                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        17919                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          20813                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          228                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           228                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     17441998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    107996945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        125438943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     17441998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     17441998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1374145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1374145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1374145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     17441998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    107996945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       126813088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                20811                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 120                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               190662750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             104055000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          580869000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9161.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27911.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               14131                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 93                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.50                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         6697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   199.511423                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   125.017532                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   247.910109                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3512     52.44%     52.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1674     25.00%     77.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          519      7.75%     85.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          270      4.03%     89.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          183      2.73%     91.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           84      1.25%     93.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           62      0.93%     94.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           36      0.54%     94.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          357      5.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         6697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1331904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               7680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              250.853779                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.446468                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        23147880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        12280620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       78661380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        438480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 418569840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2073890280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    292407840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2899396320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   546.078789                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    738722500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    177060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4393701000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        24740100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13134495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       69929160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        187920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 418569840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2110794930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    261330240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2898686685                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   545.945135                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    660241500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    177060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4472182000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17893                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          228                       # Transaction distribution
system.membus.trans_dist::CleanEvict              481                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2920                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2920                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17893                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        42335                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        42335                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  42335                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       673312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       673312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  673312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20813                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            22006500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           69727000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             19357                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           72                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3109                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2897                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16460                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5866                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        50645                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 56511                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        95008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       708576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 803584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1771                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24237                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049222                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.216336                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23044     95.08%     95.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1193      4.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24237                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5309483500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           18345500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2897000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19569000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
