// Seed: 250997360
module module_0 (
    input wand id_0,
    input uwire id_1,
    input wand id_2,
    output wire id_3,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    output wand id_8,
    input tri0 id_9,
    output supply1 id_10,
    input wor id_11,
    input tri0 id_12
);
  if (id_11) begin : LABEL_0
    wire id_14;
  end else wire id_15;
  assign module_1.type_25 = 0;
endmodule
module module_1 (
    input supply0 id_0
    , id_20,
    input tri1 id_1#(1'h0),
    input supply0 id_2,
    input supply0 id_3,
    output wire id_4,
    output supply1 id_5,
    input uwire id_6,
    input wire id_7
    , id_21,
    input wor id_8,
    input wire id_9,
    input tri id_10,
    output supply1 id_11,
    input wand id_12,
    output tri0 id_13,
    output wire id_14,
    input tri1 id_15,
    input tri1 id_16,
    output supply1 id_17,
    input wand id_18
);
  assign id_20 = id_10;
  always begin : LABEL_0
    id_20 = id_10;
  end
  module_0 modCall_1 (
      id_21,
      id_15,
      id_7,
      id_5,
      id_3,
      id_17,
      id_6,
      id_18,
      id_14,
      id_16,
      id_14,
      id_12,
      id_9
  );
endmodule
