#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Nov 27 13:52:15 2017
# Process ID: 9492
# Current directory: C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.runs/synth_1
# Command line: vivado.exe -log testbench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl
# Log file: C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.runs/synth_1/testbench.vds
# Journal file: C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8936 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 379.297 ; gain = 95.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testbench' [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:22]
INFO: [Synth 8-638] synthesizing module 'NesCpu' [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:95]
	Parameter CPU_RESET_ADDRESS bound to: 16'b0000001111111110 
	Parameter SMALL_COUNT bound to: 12 - type: integer 
	Parameter SMALLER_COUNT bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ANDY' [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:520]
WARNING: [Synth 8-87] always_comb on 'stage_Out_reg' did not result in combinational logic [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:543]
WARNING: [Synth 8-87] always_comb on 'accumulatorAC_Out_reg' did not result in combinational logic [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:547]
WARNING: [Synth 8-3848] Net negativeN_Out in module/entity ANDY does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:528]
WARNING: [Synth 8-3848] Net zeroZ_Out in module/entity ANDY does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:529]
INFO: [Synth 8-256] done synthesizing module 'ANDY' (1#1) [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:520]
WARNING: [Synth 8-151] case item 8'b01111000 is unreachable [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:269]
WARNING: [Synth 8-6014] Unused sequential element olderData_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:215]
WARNING: [Synth 8-6014] Unused sequential element negativeN_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:151]
WARNING: [Synth 8-6014] Unused sequential element Xregister_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:246]
WARNING: [Synth 8-6014] Unused sequential element Yregister_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:247]
WARNING: [Synth 8-6014] Unused sequential element stackPointerSP_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:248]
WARNING: [Synth 8-6014] Unused sequential element overflowV_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:151]
WARNING: [Synth 8-6014] Unused sequential element ignored_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:151]
WARNING: [Synth 8-6014] Unused sequential element breakB_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:151]
WARNING: [Synth 8-6014] Unused sequential element decimalD_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:151]
WARNING: [Synth 8-6014] Unused sequential element interruptI_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:151]
WARNING: [Synth 8-6014] Unused sequential element carryC_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:151]
WARNING: [Synth 8-3848] Net dataOut in module/entity NesCpu does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:114]
WARNING: [Synth 8-3848] Net RW in module/entity NesCpu does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:115]
WARNING: [Synth 8-3848] Net OE in module/entity NesCpu does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:116]
WARNING: [Synth 8-3848] Net Out in module/entity NesCpu does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:117]
WARNING: [Synth 8-3848] Net Aux1 in module/entity NesCpu does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:118]
WARNING: [Synth 8-3848] Net Aux2 in module/entity NesCpu does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:119]
INFO: [Synth 8-256] done synthesizing module 'NesCpu' (2#1) [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:95]
INFO: [Synth 8-638] synthesizing module 'NesProgRom' [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:461]
INFO: [Synth 8-3876] $readmem data file '../../../../FAKEROM.hex' is read successfully [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:469]
INFO: [Synth 8-256] done synthesizing module 'NesProgRom' (3#1) [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:461]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:66]
WARNING: [Synth 8-3848] Net irq in module/entity testbench does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:30]
WARNING: [Synth 8-3848] Net nmi in module/entity testbench does not have driver. [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:31]
INFO: [Synth 8-256] done synthesizing module 'testbench' (4#1) [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:22]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[15]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[14]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[13]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[12]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[11]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[10]
WARNING: [Synth 8-3331] design ANDY has unconnected port negativeN_Out
WARNING: [Synth 8-3331] design ANDY has unconnected port zeroZ_Out
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[15]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[14]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[13]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[12]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[11]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[10]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[9]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[8]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[7]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[6]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[5]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[4]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[3]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[2]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[1]
WARNING: [Synth 8-3331] design ANDY has unconnected port address_In[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[7]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[6]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[5]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[4]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[3]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[2]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port RW
WARNING: [Synth 8-3331] design NesCpu has unconnected port OE[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port OE[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Out[2]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Out[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Out[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[7]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[6]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[5]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[4]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[3]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[2]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[7]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[6]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[5]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[4]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[3]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[2]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port irq
WARNING: [Synth 8-3331] design NesCpu has unconnected port nmi
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 420.379 ; gain = 136.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 420.379 ; gain = 136.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 420.379 ; gain = 136.746
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "stage_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stage_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "clkPE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zeroZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addressOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stage" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:183]
WARNING: [Synth 8-6014] Unused sequential element dataOut_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:475]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'stage_Out_reg' [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:543]
WARNING: [Synth 8-327] inferring latch for variable 'accumulatorAC_Out_reg' [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:547]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 431.082 ; gain = 147.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 4     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module testbench 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ANDY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module NesCpu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module NesProgRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "theTestBoi/HeWasNumberOne/stage_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "theTestBoi/addressOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "theTestBoi/stage" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "theTestBoi/zeroZ" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element theMemBoi/dataOut_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:475]
WARNING: [Synth 8-6014] Unused sequential element theTestBoi/count_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:183]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:73]
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/stage_Out_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/stage_Out_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/stage_Out_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/stage_Out_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/stage_Out_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/stage_Out_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/stage_Out_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/stage_Out_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/accumulatorAC_Out_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/accumulatorAC_Out_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/accumulatorAC_Out_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/accumulatorAC_Out_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/accumulatorAC_Out_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/accumulatorAC_Out_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/accumulatorAC_Out_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/HeWasNumberOne/accumulatorAC_Out_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[7]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[6]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[5]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[4]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[3]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[2]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[1]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[0]__0) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (reset_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/clkPE_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/clkNE_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/oldData_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/oldData_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/oldData_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/oldData_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/oldData_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/oldData_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/oldData_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/oldData_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/accumulatorAC_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/accumulatorAC_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/accumulatorAC_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/accumulatorAC_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/accumulatorAC_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/accumulatorAC_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/accumulatorAC_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/accumulatorAC_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/zeroZ_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[15]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[14]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[13]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[12]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[11]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[10]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[0]) is unused and will be removed from module testbench.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 561.031 ; gain = 277.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------+---------------+----------------+
|Module Name | RTL Object            | Depth x Width | Implemented As | 
+------------+-----------------------+---------------+----------------+
|NesProgRom  | dataOut_reg           | 1024x8        | Block RAM      | 
|testbench   | theMemBoi/dataOut_reg | 1024x8        | Block RAM      | 
+------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 561.031 ; gain = 277.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 561.031 ; gain = 277.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 561.031 ; gain = 277.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 561.031 ; gain = 277.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 561.031 ; gain = 277.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 561.031 ; gain = 277.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 561.031 ; gain = 277.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 561.031 ; gain = 277.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 561.031 ; gain = 277.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 221 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 561.031 ; gain = 277.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 561.031 ; gain = 277.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 189 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 641.500 ; gain = 370.965
INFO: [Common 17-1381] The checkpoint 'C:/Users/RyanP/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 641.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 13:52:37 2017...
