// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLB_1(
  input         io_req_valid,	// src/main/scala/rocket/TLB.scala:309:14
  input  [33:0] io_req_bits_vaddr,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_req_bits_v,	// src/main/scala/rocket/TLB.scala:309:14
  output [31:0] io_resp_paddr,	// src/main/scala/rocket/TLB.scala:309:14
  output [33:0] io_resp_gpa,	// src/main/scala/rocket/TLB.scala:309:14
  output        io_resp_pf_ld,	// src/main/scala/rocket/TLB.scala:309:14
                io_resp_pf_inst,	// src/main/scala/rocket/TLB.scala:309:14
                io_resp_ae_ld,	// src/main/scala/rocket/TLB.scala:309:14
                io_resp_ae_inst,	// src/main/scala/rocket/TLB.scala:309:14
                io_resp_ma_ld,	// src/main/scala/rocket/TLB.scala:309:14
                io_resp_cacheable,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_sfence_valid,	// src/main/scala/rocket/TLB.scala:309:14
                io_sfence_bits_rs1,	// src/main/scala/rocket/TLB.scala:309:14
                io_sfence_bits_rs2,	// src/main/scala/rocket/TLB.scala:309:14
  input  [32:0] io_sfence_bits_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_sfence_bits_asid,	// src/main/scala/rocket/TLB.scala:309:14
                io_sfence_bits_hv,	// src/main/scala/rocket/TLB.scala:309:14
                io_sfence_bits_hg,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_req_ready,	// src/main/scala/rocket/TLB.scala:309:14
  output        io_ptw_req_bits_valid,	// src/main/scala/rocket/TLB.scala:309:14
  output [20:0] io_ptw_req_bits_bits_addr,	// src/main/scala/rocket/TLB.scala:309:14
  output        io_ptw_req_bits_bits_need_gpa,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_req_bits_bits_vstage1,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_req_bits_bits_stage2,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_resp_valid,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_ae_ptw,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_ae_final,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pf,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_gf,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_hr,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_hw,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_hx,	// src/main/scala/rocket/TLB.scala:309:14
  input  [9:0]  io_ptw_resp_bits_pte_reserved_for_future,	// src/main/scala/rocket/TLB.scala:309:14
  input  [43:0] io_ptw_resp_bits_pte_ppn,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_resp_bits_pte_reserved_for_software,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_resp_bits_pte_d,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_a,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_g,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_u,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_r,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_v,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_resp_bits_level,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_resp_bits_homogeneous,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_gpa_valid,	// src/main/scala/rocket/TLB.scala:309:14
  input  [32:0] io_ptw_resp_bits_gpa_bits,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_resp_bits_gpa_is_pte,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_debug,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_cease,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_wfi,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_status_isa,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_status_dv,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_v,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_mpv,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_gva,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_status_mpp,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_status_mpie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_mie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_debug,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_cease,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_wfi,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_gstatus_isa,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_gstatus_dprv,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_gstatus_dv,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_gstatus_prv,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_gstatus_v,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_sd,	// src/main/scala/rocket/TLB.scala:309:14
  input  [22:0] io_ptw_gstatus_zero2,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_gstatus_mpv,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_gva,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_mbe,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_sbe,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_gstatus_sxl,	// src/main/scala/rocket/TLB.scala:309:14
  input  [7:0]  io_ptw_gstatus_zero1,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_gstatus_tsr,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_tw,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_tvm,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_mxr,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_sum,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_mprv,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_gstatus_fs,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_mpp,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_vs,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_gstatus_spp,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_mpie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_ube,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_spie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_upie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_mie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_hie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_sie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_uie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_0_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_0_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_0_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_0_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_0_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_0_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_0_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_1_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_1_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_1_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_1_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_1_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_1_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_1_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_2_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_2_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_2_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_2_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_2_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_2_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_2_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_3_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_3_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_3_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_3_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_3_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_3_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_3_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_4_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_4_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_4_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_4_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_4_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_4_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_4_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_5_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_5_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_5_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_5_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_5_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_5_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_5_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_6_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_6_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_6_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_6_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_6_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_6_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_6_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_7_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_7_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_7_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_7_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_7_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_7_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_7_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_customCSRs_csrs_0_ren,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_customCSRs_csrs_0_wen,	// src/main/scala/rocket/TLB.scala:309:14
  input  [63:0] io_ptw_customCSRs_csrs_0_wdata,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_customCSRs_csrs_0_value,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_customCSRs_csrs_1_ren,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_customCSRs_csrs_1_wen,	// src/main/scala/rocket/TLB.scala:309:14
  input  [63:0] io_ptw_customCSRs_csrs_1_wdata,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_customCSRs_csrs_2_ren,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_customCSRs_csrs_2_wen,	// src/main/scala/rocket/TLB.scala:309:14
  input  [63:0] io_ptw_customCSRs_csrs_2_wdata,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_customCSRs_csrs_3_ren,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_customCSRs_csrs_3_wen,	// src/main/scala/rocket/TLB.scala:309:14
  input  [63:0] io_ptw_customCSRs_csrs_3_wdata,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_kill	// src/main/scala/rocket/TLB.scala:309:14
);

  wire        _entries_barrier_5_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_5_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_5_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_5_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_5_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_5_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_5_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_5_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_5_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_5_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_5_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_5_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_4_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_3_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_2_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_1_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire        _entries_barrier_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire        _pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19
  wire        _pmp_io_w;	// src/main/scala/rocket/TLB.scala:405:19
  wire        _pmp_io_x;	// src/main/scala/rocket/TLB.scala:405:19
  wire        io_req_valid_0 = io_req_valid;
  wire [33:0] io_req_bits_vaddr_0 = io_req_bits_vaddr;
  wire        io_req_bits_v_0 = io_req_bits_v;
  wire        io_sfence_valid_0 = io_sfence_valid;
  wire        io_sfence_bits_rs1_0 = io_sfence_bits_rs1;
  wire        io_sfence_bits_rs2_0 = io_sfence_bits_rs2;
  wire [32:0] io_sfence_bits_addr_0 = io_sfence_bits_addr;
  wire        io_sfence_bits_asid_0 = io_sfence_bits_asid;
  wire        io_sfence_bits_hv_0 = io_sfence_bits_hv;
  wire        io_sfence_bits_hg_0 = io_sfence_bits_hg;
  wire        io_ptw_req_ready_0 = io_ptw_req_ready;
  wire        io_ptw_resp_valid_0 = io_ptw_resp_valid;
  wire        io_ptw_resp_bits_ae_ptw_0 = io_ptw_resp_bits_ae_ptw;
  wire        io_ptw_resp_bits_ae_final_0 = io_ptw_resp_bits_ae_final;
  wire        io_ptw_resp_bits_pf_0 = io_ptw_resp_bits_pf;
  wire        io_ptw_resp_bits_gf_0 = io_ptw_resp_bits_gf;
  wire        io_ptw_resp_bits_hr_0 = io_ptw_resp_bits_hr;
  wire        io_ptw_resp_bits_hw_0 = io_ptw_resp_bits_hw;
  wire        io_ptw_resp_bits_hx_0 = io_ptw_resp_bits_hx;
  wire [9:0]  io_ptw_resp_bits_pte_reserved_for_future_0 =
    io_ptw_resp_bits_pte_reserved_for_future;
  wire [43:0] io_ptw_resp_bits_pte_ppn_0 = io_ptw_resp_bits_pte_ppn;
  wire [1:0]  io_ptw_resp_bits_pte_reserved_for_software_0 =
    io_ptw_resp_bits_pte_reserved_for_software;
  wire        io_ptw_resp_bits_pte_d_0 = io_ptw_resp_bits_pte_d;
  wire        io_ptw_resp_bits_pte_a_0 = io_ptw_resp_bits_pte_a;
  wire        io_ptw_resp_bits_pte_g_0 = io_ptw_resp_bits_pte_g;
  wire        io_ptw_resp_bits_pte_u_0 = io_ptw_resp_bits_pte_u;
  wire        io_ptw_resp_bits_pte_x_0 = io_ptw_resp_bits_pte_x;
  wire        io_ptw_resp_bits_pte_w_0 = io_ptw_resp_bits_pte_w;
  wire        io_ptw_resp_bits_pte_r_0 = io_ptw_resp_bits_pte_r;
  wire        io_ptw_resp_bits_pte_v_0 = io_ptw_resp_bits_pte_v;
  wire [1:0]  io_ptw_resp_bits_level_0 = io_ptw_resp_bits_level;
  wire        io_ptw_resp_bits_homogeneous_0 = io_ptw_resp_bits_homogeneous;
  wire        io_ptw_resp_bits_gpa_valid_0 = io_ptw_resp_bits_gpa_valid;
  wire [32:0] io_ptw_resp_bits_gpa_bits_0 = io_ptw_resp_bits_gpa_bits;
  wire        io_ptw_resp_bits_gpa_is_pte_0 = io_ptw_resp_bits_gpa_is_pte;
  wire        io_ptw_status_debug_0 = io_ptw_status_debug;
  wire        io_ptw_status_cease_0 = io_ptw_status_cease;
  wire        io_ptw_status_wfi_0 = io_ptw_status_wfi;
  wire [31:0] io_ptw_status_isa_0 = io_ptw_status_isa;
  wire        io_ptw_status_dv_0 = io_ptw_status_dv;
  wire        io_ptw_status_v_0 = io_ptw_status_v;
  wire        io_ptw_status_mpv_0 = io_ptw_status_mpv;
  wire        io_ptw_status_gva_0 = io_ptw_status_gva;
  wire [1:0]  io_ptw_status_mpp_0 = io_ptw_status_mpp;
  wire        io_ptw_status_mpie_0 = io_ptw_status_mpie;
  wire        io_ptw_status_mie_0 = io_ptw_status_mie;
  wire        io_ptw_gstatus_debug_0 = io_ptw_gstatus_debug;
  wire        io_ptw_gstatus_cease_0 = io_ptw_gstatus_cease;
  wire        io_ptw_gstatus_wfi_0 = io_ptw_gstatus_wfi;
  wire [31:0] io_ptw_gstatus_isa_0 = io_ptw_gstatus_isa;
  wire [1:0]  io_ptw_gstatus_dprv_0 = io_ptw_gstatus_dprv;
  wire        io_ptw_gstatus_dv_0 = io_ptw_gstatus_dv;
  wire [1:0]  io_ptw_gstatus_prv_0 = io_ptw_gstatus_prv;
  wire        io_ptw_gstatus_v_0 = io_ptw_gstatus_v;
  wire        io_ptw_gstatus_sd_0 = io_ptw_gstatus_sd;
  wire [22:0] io_ptw_gstatus_zero2_0 = io_ptw_gstatus_zero2;
  wire        io_ptw_gstatus_mpv_0 = io_ptw_gstatus_mpv;
  wire        io_ptw_gstatus_gva_0 = io_ptw_gstatus_gva;
  wire        io_ptw_gstatus_mbe_0 = io_ptw_gstatus_mbe;
  wire        io_ptw_gstatus_sbe_0 = io_ptw_gstatus_sbe;
  wire [1:0]  io_ptw_gstatus_sxl_0 = io_ptw_gstatus_sxl;
  wire [7:0]  io_ptw_gstatus_zero1_0 = io_ptw_gstatus_zero1;
  wire        io_ptw_gstatus_tsr_0 = io_ptw_gstatus_tsr;
  wire        io_ptw_gstatus_tw_0 = io_ptw_gstatus_tw;
  wire        io_ptw_gstatus_tvm_0 = io_ptw_gstatus_tvm;
  wire        io_ptw_gstatus_mxr_0 = io_ptw_gstatus_mxr;
  wire        io_ptw_gstatus_sum_0 = io_ptw_gstatus_sum;
  wire        io_ptw_gstatus_mprv_0 = io_ptw_gstatus_mprv;
  wire [1:0]  io_ptw_gstatus_fs_0 = io_ptw_gstatus_fs;
  wire [1:0]  io_ptw_gstatus_mpp_0 = io_ptw_gstatus_mpp;
  wire [1:0]  io_ptw_gstatus_vs_0 = io_ptw_gstatus_vs;
  wire        io_ptw_gstatus_spp_0 = io_ptw_gstatus_spp;
  wire        io_ptw_gstatus_mpie_0 = io_ptw_gstatus_mpie;
  wire        io_ptw_gstatus_ube_0 = io_ptw_gstatus_ube;
  wire        io_ptw_gstatus_spie_0 = io_ptw_gstatus_spie;
  wire        io_ptw_gstatus_upie_0 = io_ptw_gstatus_upie;
  wire        io_ptw_gstatus_mie_0 = io_ptw_gstatus_mie;
  wire        io_ptw_gstatus_hie_0 = io_ptw_gstatus_hie;
  wire        io_ptw_gstatus_sie_0 = io_ptw_gstatus_sie;
  wire        io_ptw_gstatus_uie_0 = io_ptw_gstatus_uie;
  wire        io_ptw_pmp_0_cfg_l_0 = io_ptw_pmp_0_cfg_l;
  wire [1:0]  io_ptw_pmp_0_cfg_a_0 = io_ptw_pmp_0_cfg_a;
  wire        io_ptw_pmp_0_cfg_x_0 = io_ptw_pmp_0_cfg_x;
  wire        io_ptw_pmp_0_cfg_w_0 = io_ptw_pmp_0_cfg_w;
  wire        io_ptw_pmp_0_cfg_r_0 = io_ptw_pmp_0_cfg_r;
  wire [29:0] io_ptw_pmp_0_addr_0 = io_ptw_pmp_0_addr;
  wire [31:0] io_ptw_pmp_0_mask_0 = io_ptw_pmp_0_mask;
  wire        io_ptw_pmp_1_cfg_l_0 = io_ptw_pmp_1_cfg_l;
  wire [1:0]  io_ptw_pmp_1_cfg_a_0 = io_ptw_pmp_1_cfg_a;
  wire        io_ptw_pmp_1_cfg_x_0 = io_ptw_pmp_1_cfg_x;
  wire        io_ptw_pmp_1_cfg_w_0 = io_ptw_pmp_1_cfg_w;
  wire        io_ptw_pmp_1_cfg_r_0 = io_ptw_pmp_1_cfg_r;
  wire [29:0] io_ptw_pmp_1_addr_0 = io_ptw_pmp_1_addr;
  wire [31:0] io_ptw_pmp_1_mask_0 = io_ptw_pmp_1_mask;
  wire        io_ptw_pmp_2_cfg_l_0 = io_ptw_pmp_2_cfg_l;
  wire [1:0]  io_ptw_pmp_2_cfg_a_0 = io_ptw_pmp_2_cfg_a;
  wire        io_ptw_pmp_2_cfg_x_0 = io_ptw_pmp_2_cfg_x;
  wire        io_ptw_pmp_2_cfg_w_0 = io_ptw_pmp_2_cfg_w;
  wire        io_ptw_pmp_2_cfg_r_0 = io_ptw_pmp_2_cfg_r;
  wire [29:0] io_ptw_pmp_2_addr_0 = io_ptw_pmp_2_addr;
  wire [31:0] io_ptw_pmp_2_mask_0 = io_ptw_pmp_2_mask;
  wire        io_ptw_pmp_3_cfg_l_0 = io_ptw_pmp_3_cfg_l;
  wire [1:0]  io_ptw_pmp_3_cfg_a_0 = io_ptw_pmp_3_cfg_a;
  wire        io_ptw_pmp_3_cfg_x_0 = io_ptw_pmp_3_cfg_x;
  wire        io_ptw_pmp_3_cfg_w_0 = io_ptw_pmp_3_cfg_w;
  wire        io_ptw_pmp_3_cfg_r_0 = io_ptw_pmp_3_cfg_r;
  wire [29:0] io_ptw_pmp_3_addr_0 = io_ptw_pmp_3_addr;
  wire [31:0] io_ptw_pmp_3_mask_0 = io_ptw_pmp_3_mask;
  wire        io_ptw_pmp_4_cfg_l_0 = io_ptw_pmp_4_cfg_l;
  wire [1:0]  io_ptw_pmp_4_cfg_a_0 = io_ptw_pmp_4_cfg_a;
  wire        io_ptw_pmp_4_cfg_x_0 = io_ptw_pmp_4_cfg_x;
  wire        io_ptw_pmp_4_cfg_w_0 = io_ptw_pmp_4_cfg_w;
  wire        io_ptw_pmp_4_cfg_r_0 = io_ptw_pmp_4_cfg_r;
  wire [29:0] io_ptw_pmp_4_addr_0 = io_ptw_pmp_4_addr;
  wire [31:0] io_ptw_pmp_4_mask_0 = io_ptw_pmp_4_mask;
  wire        io_ptw_pmp_5_cfg_l_0 = io_ptw_pmp_5_cfg_l;
  wire [1:0]  io_ptw_pmp_5_cfg_a_0 = io_ptw_pmp_5_cfg_a;
  wire        io_ptw_pmp_5_cfg_x_0 = io_ptw_pmp_5_cfg_x;
  wire        io_ptw_pmp_5_cfg_w_0 = io_ptw_pmp_5_cfg_w;
  wire        io_ptw_pmp_5_cfg_r_0 = io_ptw_pmp_5_cfg_r;
  wire [29:0] io_ptw_pmp_5_addr_0 = io_ptw_pmp_5_addr;
  wire [31:0] io_ptw_pmp_5_mask_0 = io_ptw_pmp_5_mask;
  wire        io_ptw_pmp_6_cfg_l_0 = io_ptw_pmp_6_cfg_l;
  wire [1:0]  io_ptw_pmp_6_cfg_a_0 = io_ptw_pmp_6_cfg_a;
  wire        io_ptw_pmp_6_cfg_x_0 = io_ptw_pmp_6_cfg_x;
  wire        io_ptw_pmp_6_cfg_w_0 = io_ptw_pmp_6_cfg_w;
  wire        io_ptw_pmp_6_cfg_r_0 = io_ptw_pmp_6_cfg_r;
  wire [29:0] io_ptw_pmp_6_addr_0 = io_ptw_pmp_6_addr;
  wire [31:0] io_ptw_pmp_6_mask_0 = io_ptw_pmp_6_mask;
  wire        io_ptw_pmp_7_cfg_l_0 = io_ptw_pmp_7_cfg_l;
  wire [1:0]  io_ptw_pmp_7_cfg_a_0 = io_ptw_pmp_7_cfg_a;
  wire        io_ptw_pmp_7_cfg_x_0 = io_ptw_pmp_7_cfg_x;
  wire        io_ptw_pmp_7_cfg_w_0 = io_ptw_pmp_7_cfg_w;
  wire        io_ptw_pmp_7_cfg_r_0 = io_ptw_pmp_7_cfg_r;
  wire [29:0] io_ptw_pmp_7_addr_0 = io_ptw_pmp_7_addr;
  wire [31:0] io_ptw_pmp_7_mask_0 = io_ptw_pmp_7_mask;
  wire        io_ptw_customCSRs_csrs_0_ren_0 = io_ptw_customCSRs_csrs_0_ren;
  wire        io_ptw_customCSRs_csrs_0_wen_0 = io_ptw_customCSRs_csrs_0_wen;
  wire [63:0] io_ptw_customCSRs_csrs_0_wdata_0 = io_ptw_customCSRs_csrs_0_wdata;
  wire [63:0] io_ptw_customCSRs_csrs_0_value_0 = io_ptw_customCSRs_csrs_0_value;
  wire        io_ptw_customCSRs_csrs_1_ren_0 = io_ptw_customCSRs_csrs_1_ren;
  wire        io_ptw_customCSRs_csrs_1_wen_0 = io_ptw_customCSRs_csrs_1_wen;
  wire [63:0] io_ptw_customCSRs_csrs_1_wdata_0 = io_ptw_customCSRs_csrs_1_wdata;
  wire        io_ptw_customCSRs_csrs_2_ren_0 = io_ptw_customCSRs_csrs_2_ren;
  wire        io_ptw_customCSRs_csrs_2_wen_0 = io_ptw_customCSRs_csrs_2_wen;
  wire [63:0] io_ptw_customCSRs_csrs_2_wdata_0 = io_ptw_customCSRs_csrs_2_wdata;
  wire        io_ptw_customCSRs_csrs_3_ren_0 = io_ptw_customCSRs_csrs_3_ren;
  wire        io_ptw_customCSRs_csrs_3_wen_0 = io_ptw_customCSRs_csrs_3_wen;
  wire [63:0] io_ptw_customCSRs_csrs_3_wdata_0 = io_ptw_customCSRs_csrs_3_wdata;
  wire        io_kill_0 = io_kill;
  wire [20:0] io_ptw_req_bits_bits_addr_0 = 21'h0;	// src/main/scala/rocket/TLB.scala:328:29
  wire [2:0]  real_hits_lo = 3'h0;	// src/main/scala/util/package.scala:37:27
  wire [2:0]  real_hits_hi = 3'h0;	// src/main/scala/util/package.scala:37:27
  wire [6:0]  hits = 7'h40;	// src/main/scala/rocket/TLB.scala:434:17
  wire [6:0]  hr_array = 7'h7F;	// src/main/scala/rocket/TLB.scala:516:21, :517:21, :518:21
  wire [6:0]  hw_array = 7'h7F;	// src/main/scala/rocket/TLB.scala:516:21, :517:21, :518:21
  wire [6:0]  hx_array = 7'h7F;	// src/main/scala/rocket/TLB.scala:516:21, :517:21, :518:21
  wire [6:0]  ae_st_array = 7'h0;	// src/main/scala/rocket/TLB.scala:582:53
  wire [6:0]  must_alloc_array = 7'h0;	// src/main/scala/rocket/TLB.scala:587:46
  wire [6:0]  pf_st_array = 7'h0;	// src/main/scala/rocket/TLB.scala:590:24
  wire [6:0]  gf_ld_array = 7'h0;	// src/main/scala/rocket/TLB.scala:592:24
  wire [6:0]  gf_st_array = 7'h0;	// src/main/scala/rocket/TLB.scala:593:24
  wire [6:0]  gf_inst_array = 7'h0;	// src/main/scala/rocket/TLB.scala:594:26
  wire [5:0]  stage2_bypass = 6'h3F;	// src/main/scala/rocket/TLB.scala:515:27, :598:82, :599:14
  wire [5:0]  gpa_hits_hit_mask = 6'h3F;	// src/main/scala/rocket/TLB.scala:515:27, :598:82, :599:14
  wire [5:0]  gpa_hits = 6'h3F;	// src/main/scala/rocket/TLB.scala:515:27, :598:82, :599:14
  wire [1:0]  io_req_bits_size = 2'h2;
  wire        io_req_ready = 1'h1;
  wire        priv_s = 1'h1;	// src/main/scala/rocket/TLB.scala:359:20
  wire        cmd_read = 1'h1;	// src/main/scala/rocket/Consts.scala:85:68
  wire [63:0] io_ptw_customCSRs_csrs_3_value = 64'h20181004;	// src/main/scala/rocket/TLB.scala:309:14
  wire [63:0] io_ptw_customCSRs_csrs_0_sdata = 64'h0;
  wire [63:0] io_ptw_customCSRs_csrs_1_sdata = 64'h0;
  wire [63:0] io_ptw_customCSRs_csrs_2_value = 64'h0;
  wire [63:0] io_ptw_customCSRs_csrs_2_sdata = 64'h0;
  wire [63:0] io_ptw_customCSRs_csrs_3_sdata = 64'h0;
  wire [63:0] io_ptw_customCSRs_csrs_1_value = 64'h1;	// src/main/scala/rocket/TLB.scala:309:14
  wire [4:0]  io_req_bits_cmd = 5'h0;
  wire [4:0]  io_ptw_hstatus_zero1 = 5'h0;
  wire [5:0]  io_ptw_hstatus_vgein = 6'h0;
  wire [5:0]  real_hits = 6'h0;	// src/main/scala/util/package.scala:37:27
  wire [5:0]  stage1_bypass = 6'h0;	// src/main/scala/rocket/TLB.scala:509:61
  wire [8:0]  io_ptw_hstatus_zero5 = 9'h0;	// src/main/scala/rocket/TLB.scala:309:14
  wire [29:0] io_ptw_hstatus_zero6 = 30'h0;	// src/main/scala/rocket/TLB.scala:309:14
  wire [1:0]  io_ptw_status_sxl = 2'h0;
  wire [1:0]  io_ptw_status_uxl = 2'h0;
  wire [1:0]  io_ptw_status_xs = 2'h0;
  wire [1:0]  io_ptw_status_fs = 2'h0;
  wire [1:0]  io_ptw_status_vs = 2'h0;
  wire [1:0]  io_ptw_hstatus_vsxl = 2'h0;
  wire [1:0]  io_ptw_hstatus_zero3 = 2'h0;
  wire [1:0]  io_ptw_hstatus_zero2 = 2'h0;
  wire [1:0]  io_ptw_gstatus_uxl = 2'h0;
  wire [1:0]  io_ptw_gstatus_xs = 2'h0;
  wire [1:0]  io_ptw_pmp_0_cfg_res = 2'h0;
  wire [1:0]  io_ptw_pmp_1_cfg_res = 2'h0;
  wire [1:0]  io_ptw_pmp_2_cfg_res = 2'h0;
  wire [1:0]  io_ptw_pmp_3_cfg_res = 2'h0;
  wire [1:0]  io_ptw_pmp_4_cfg_res = 2'h0;
  wire [1:0]  io_ptw_pmp_5_cfg_res = 2'h0;
  wire [1:0]  io_ptw_pmp_6_cfg_res = 2'h0;
  wire [1:0]  io_ptw_pmp_7_cfg_res = 2'h0;
  wire [1:0]  real_hits_lo_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  real_hits_hi_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  waddr = 2'h0;	// src/main/scala/rocket/TLB.scala:469:22
  wire [1:0]  idx = 2'h0;	// src/main/scala/util/package.scala:155:13
  wire [7:0]  io_ptw_status_zero1 = 8'h0;
  wire [22:0] io_ptw_status_zero2 = 23'h0;	// src/main/scala/rocket/TLB.scala:309:14
  wire [43:0] io_ptw_ptbr_ppn = 44'h0;	// src/main/scala/rocket/TLB.scala:309:14, :362:17
  wire [43:0] io_ptw_hgatp_ppn = 44'h0;	// src/main/scala/rocket/TLB.scala:309:14, :362:17
  wire [43:0] io_ptw_vsatp_ppn = 44'h0;	// src/main/scala/rocket/TLB.scala:309:14, :362:17
  wire [43:0] satp_ppn = 44'h0;	// src/main/scala/rocket/TLB.scala:309:14, :362:17
  wire [15:0] io_ptw_ptbr_asid = 16'h0;	// src/main/scala/rocket/TLB.scala:309:14, :362:17
  wire [15:0] io_ptw_hgatp_asid = 16'h0;	// src/main/scala/rocket/TLB.scala:309:14, :362:17
  wire [15:0] io_ptw_vsatp_asid = 16'h0;	// src/main/scala/rocket/TLB.scala:309:14, :362:17
  wire [15:0] satp_asid = 16'h0;	// src/main/scala/rocket/TLB.scala:309:14, :362:17
  wire [3:0]  io_ptw_ptbr_mode = 4'h0;
  wire [3:0]  io_ptw_hgatp_mode = 4'h0;
  wire [3:0]  io_ptw_vsatp_mode = 4'h0;
  wire [3:0]  satp_mode = 4'h0;	// src/main/scala/rocket/TLB.scala:362:17
  wire        io_req_bits_passthrough = 1'h0;
  wire        io_resp_miss = 1'h0;
  wire        io_resp_gpa_is_pte = 1'h0;
  wire        io_resp_pf_st = 1'h0;
  wire        io_resp_gf_ld = 1'h0;
  wire        io_resp_gf_st = 1'h0;
  wire        io_resp_gf_inst = 1'h0;
  wire        io_resp_ae_st = 1'h0;
  wire        io_resp_ma_st = 1'h0;
  wire        io_resp_ma_inst = 1'h0;
  wire        io_resp_must_alloc = 1'h0;
  wire        io_resp_prefetchable = 1'h0;
  wire        io_ptw_req_valid = 1'h0;
  wire        io_ptw_req_bits_bits_need_gpa_0 = 1'h0;
  wire        io_ptw_req_bits_bits_vstage1_0 = 1'h0;
  wire        io_ptw_req_bits_bits_stage2_0 = 1'h0;
  wire        io_ptw_resp_bits_fragmented_superpage = 1'h0;
  wire        io_ptw_status_sd = 1'h0;
  wire        io_ptw_status_mbe = 1'h0;
  wire        io_ptw_status_sbe = 1'h0;
  wire        io_ptw_status_sd_rv32 = 1'h0;
  wire        io_ptw_status_tsr = 1'h0;
  wire        io_ptw_status_tw = 1'h0;
  wire        io_ptw_status_tvm = 1'h0;
  wire        io_ptw_status_mxr = 1'h0;
  wire        io_ptw_status_sum = 1'h0;
  wire        io_ptw_status_mprv = 1'h0;
  wire        io_ptw_status_spp = 1'h0;
  wire        io_ptw_status_ube = 1'h0;
  wire        io_ptw_status_spie = 1'h0;
  wire        io_ptw_status_upie = 1'h0;
  wire        io_ptw_status_hie = 1'h0;
  wire        io_ptw_status_sie = 1'h0;
  wire        io_ptw_status_uie = 1'h0;
  wire        io_ptw_hstatus_vtsr = 1'h0;
  wire        io_ptw_hstatus_vtw = 1'h0;
  wire        io_ptw_hstatus_vtvm = 1'h0;
  wire        io_ptw_hstatus_hu = 1'h0;
  wire        io_ptw_hstatus_spvp = 1'h0;
  wire        io_ptw_hstatus_spv = 1'h0;
  wire        io_ptw_hstatus_gva = 1'h0;
  wire        io_ptw_hstatus_vsbe = 1'h0;
  wire        io_ptw_gstatus_sd_rv32 = 1'h0;
  wire        io_ptw_customCSRs_csrs_0_stall = 1'h0;
  wire        io_ptw_customCSRs_csrs_0_set = 1'h0;
  wire        io_ptw_customCSRs_csrs_1_stall = 1'h0;
  wire        io_ptw_customCSRs_csrs_1_set = 1'h0;
  wire        io_ptw_customCSRs_csrs_2_stall = 1'h0;
  wire        io_ptw_customCSRs_csrs_2_set = 1'h0;
  wire        io_ptw_customCSRs_csrs_3_stall = 1'h0;
  wire        io_ptw_customCSRs_csrs_3_set = 1'h0;
  wire        priv_v = 1'h0;	// src/main/scala/rocket/TLB.scala:358:34
  wire        priv_uses_vm = 1'h0;	// src/main/scala/rocket/TLB.scala:361:27
  wire        stage1_en = 1'h0;	// src/main/scala/rocket/TLB.scala:363:29
  wire        vstage1_en = 1'h0;	// src/main/scala/rocket/TLB.scala:365:48
  wire        stage2_en = 1'h0;	// src/main/scala/rocket/TLB.scala:367:48
  wire        vm_enabled = 1'h0;	// src/main/scala/rocket/TLB.scala:388:61
  wire        vsatp_mode_mismatch = 1'h0;	// src/main/scala/rocket/TLB.scala:392:78
  wire        do_refill = 1'h0;	// src/main/scala/rocket/TLB.scala:397:29
  wire        sector_hits_0 = 1'h0;	// src/main/scala/rocket/TLB.scala:162:55
  wire        superpage_hits_0 = 1'h0;	// src/main/scala/rocket/TLB.scala:178:18
  wire        superpage_hits_1 = 1'h0;	// src/main/scala/rocket/TLB.scala:178:18
  wire        superpage_hits_2 = 1'h0;	// src/main/scala/rocket/TLB.scala:178:18
  wire        superpage_hits_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:178:18
  wire        hitsVec_0 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire        hitsVec_1 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire        hitsVec_2 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire        hitsVec_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire        hitsVec_4 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire        hitsVec_5 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire        refill_v = 1'h0;	// src/main/scala/rocket/TLB.scala:440:33
  wire        newEntry_ae_stage2 = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire        newEntry_fragmented_superpage = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire        sum = 1'h0;	// src/main/scala/rocket/TLB.scala:502:16
  wire        mxr = 1'h0;	// src/main/scala/rocket/TLB.scala:510:31
  wire        cmd_lrsc = 1'h0;	// src/main/scala/rocket/TLB.scala:562:33
  wire        cmd_amo_logical = 1'h0;	// src/main/scala/rocket/TLB.scala:563:40
  wire        cmd_amo_arithmetic = 1'h0;	// src/main/scala/rocket/TLB.scala:564:43
  wire        cmd_put_partial = 1'h0;	// src/main/scala/rocket/TLB.scala:565:41
  wire        cmd_readx = 1'h0;	// src/main/scala/rocket/TLB.scala:567:37
  wire        cmd_write = 1'h0;	// src/main/scala/rocket/Consts.scala:86:76
  wire        cmd_write_perms = 1'h0;	// src/main/scala/rocket/TLB.scala:569:35
  wire        tlb_hit_if_not_gpa_miss = 1'h0;	// src/main/scala/rocket/TLB.scala:602:43
  wire        tlb_hit = 1'h0;	// src/main/scala/rocket/TLB.scala:603:40
  wire        tlb_miss = 1'h0;	// src/main/scala/rocket/TLB.scala:605:64
  wire        state_reg_left_subtree_state = 1'h0;	// src/main/scala/util/package.scala:155:13
  wire        state_reg_right_subtree_state = 1'h0;	// src/main/scala/util/Replacement.scala:198:38
  wire        multipleHits_leftOne = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire        multipleHits_leftOne_1 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire        multipleHits_rightOne = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire        multipleHits_rightOne_1 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire        multipleHits_rightTwo = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire        multipleHits_leftOne_2 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire        multipleHits_leftTwo = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire        multipleHits_leftOne_3 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire        multipleHits_leftOne_4 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire        multipleHits_rightOne_2 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire        multipleHits_rightOne_3 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire        multipleHits_rightTwo_1 = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire        multipleHits_rightOne_4 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire        multipleHits_rightTwo_2 = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire        multipleHits = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire [1:0]  io_req_bits_prv = 2'h3;
  wire [1:0]  io_ptw_status_dprv = 2'h3;
  wire [1:0]  io_ptw_status_prv = 2'h3;
  wire        misaligned;	// src/main/scala/rocket/TLB.scala:542:77
  wire        invalidate_refill = io_sfence_valid_0;	// src/main/scala/rocket/TLB.scala:399:88
  wire        newEntry_ae_ptw = io_ptw_resp_bits_ae_ptw_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire        newEntry_ae_final = io_ptw_resp_bits_ae_final_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire        newEntry_pf = io_ptw_resp_bits_pf_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire        newEntry_gf = io_ptw_resp_bits_gf_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire        newEntry_hr = io_ptw_resp_bits_hr_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire        newEntry_hw = io_ptw_resp_bits_hw_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire        newEntry_hx = io_ptw_resp_bits_hx_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire        newEntry_u = io_ptw_resp_bits_pte_u_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire [20:0] vpn = io_req_bits_vaddr_0[32:12];	// src/main/scala/rocket/TLB.scala:324:30
  wire [19:0] refill_ppn = io_ptw_resp_bits_pte_ppn_0[19:0];	// src/main/scala/rocket/TLB.scala:395:44
  wire [19:0] newEntry_ppn = io_ptw_resp_bits_pte_ppn_0[19:0];	// src/main/scala/rocket/TLB.scala:395:44, :441:24
  wire [21:0] mpu_ppn = io_req_bits_vaddr_0[33:12];	// src/main/scala/rocket/TLB.scala:401:20, :402:146
  wire [11:0] io_resp_gpa_offset = io_req_bits_vaddr_0[11:0];	// src/main/scala/rocket/TLB.scala:403:52, :648:21
  wire [33:0] mpu_physaddr = {mpu_ppn, io_resp_gpa_offset};	// src/main/scala/rocket/TLB.scala:401:20, :403:25, :648:21
  wire [2:0]  mpu_priv = {io_ptw_status_debug_0, 2'h3};	// src/main/scala/rocket/TLB.scala:404:{27,103}
  wire [21:0] _GEN = {mpu_physaddr[33:14], ~(mpu_physaddr[13:12])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [7:0]  _GEN_0 = {mpu_physaddr[33:28], ~(mpu_physaddr[27:26])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [9:0]  _GEN_1 = mpu_physaddr[25:16] ^ 10'h200;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/TLB.scala:403:25
  wire [17:0] _GEN_2 = {mpu_physaddr[33:26], _GEN_1};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [17:0] _GEN_3 = {mpu_physaddr[33:17], ~(mpu_physaddr[16])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [2:0]  _GEN_4 = {mpu_physaddr[33:32], ~(mpu_physaddr[31])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25, :406:15
  wire [5:0]  _GEN_5 = {mpu_physaddr[33:29], ~(mpu_physaddr[28])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [4:0]  _GEN_6 = {mpu_physaddr[33:30], ~(mpu_physaddr[29])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [3:0]  _GEN_7 = {mpu_physaddr[33:31], ~(mpu_physaddr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire        legal_address =
    ~(|_GEN) | ~(|_GEN_0) | ~(|_GEN_2) | ~(|(mpu_physaddr[33:12])) | ~(|_GEN_3)
    | ~(|_GEN_4) | ~(|_GEN_5) | ~(|_GEN_6) | ~(|_GEN_7);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :412:67, src/main/scala/tilelink/Parameters.scala:599:96
  wire        cacheable = legal_address & mpu_physaddr[31];	// src/main/scala/rocket/TLB.scala:403:25, :406:15, :412:67, :415:19, :417:49
  wire        newEntry_c = cacheable;	// src/main/scala/rocket/TLB.scala:417:49, :441:24
  wire        homogeneous =
    ~(|(mpu_physaddr[33:12])) | ~(|_GEN) | ~(|_GEN_3) | ~(|_GEN_2) | ~(|_GEN_0)
    | ~(|_GEN_5) | ~(|_GEN_6) | ~(|_GEN_7) | ~(|_GEN_4);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, src/main/scala/rocket/TLBPermissions.scala:101:65
  wire        deny_access_to_debug = ~(mpu_priv[2]) & ~(|(mpu_physaddr[33:12]));	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :404:27, :420:{39,50}
  wire        prot_r = legal_address & ~deny_access_to_debug & _pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19, :412:67, :420:50, :421:{41,44,66}
  wire        newEntry_pr = prot_r;	// src/main/scala/rocket/TLB.scala:421:66, :441:24
  wire [5:0]  _GEN_8 = {mpu_physaddr[31:27], mpu_physaddr[16]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [4:0]  _GEN_9 = {mpu_physaddr[31:28], ~(mpu_physaddr[27])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [3:0]  _GEN_10 = {mpu_physaddr[31:29], ~(mpu_physaddr[28])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [2:0]  _GEN_11 = {mpu_physaddr[31:30], ~(mpu_physaddr[29])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [1:0]  _GEN_12 = {mpu_physaddr[31], ~(mpu_physaddr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25, :406:15
  wire        prot_w =
    legal_address
    & (~(|_GEN_8) | ~(|_GEN_9) | ~(|_GEN_10) | ~(|_GEN_11) | ~(|_GEN_12)
       | mpu_physaddr[31]) & ~deny_access_to_debug & _pmp_io_w;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :405:19, :406:15, :412:67, :415:19, :420:50, :421:44, :422:{45,70}, src/main/scala/tilelink/Parameters.scala:616:89
  wire        newEntry_pw = prot_w;	// src/main/scala/rocket/TLB.scala:422:70, :441:24
  wire        prot_pp =
    legal_address
    & (~(|_GEN_8) | ~(|_GEN_9) | ~(|_GEN_10) | ~(|_GEN_11) | ~(|_GEN_12)
       | mpu_physaddr[31]);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :406:15, :412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire        newEntry_ppp = prot_pp;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire        prot_al = legal_address & (~(|_GEN_8) | ~(|_GEN_9));	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire        newEntry_pal = prot_al;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire        prot_aa = legal_address & (~(|_GEN_8) | ~(|_GEN_9));	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire        newEntry_paa = prot_aa;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire        prot_x =
    legal_address
    & ({mpu_physaddr[31:27], mpu_physaddr[25]} == 6'h0 | ~(|_GEN_10) | ~(|_GEN_11)
       | ~(|_GEN_12) | mpu_physaddr[31]) & ~deny_access_to_debug & _pmp_io_x;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :405:19, :406:15, :412:67, :415:19, :420:50, :421:44, :426:{40,65}, src/main/scala/tilelink/Parameters.scala:616:89
  wire        newEntry_px = prot_x;	// src/main/scala/rocket/TLB.scala:426:65, :441:24
  wire        prot_eff =
    legal_address
    & ({mpu_physaddr[31:27], mpu_physaddr[25], mpu_physaddr[16], mpu_physaddr[13]} == 8'h0
       | {mpu_physaddr[31:27], _GEN_1[9], mpu_physaddr[16]} == 7'h0 | ~(|_GEN_9)
       | ~(|_GEN_10) | ~(|_GEN_11) | ~(|_GEN_12));	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire        newEntry_eff = prot_eff;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire [1:0]  hitsVec_idx = vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire        newEntry_g = io_ptw_resp_bits_pte_g_0 & io_ptw_resp_bits_pte_v_0;	// src/main/scala/rocket/TLB.scala:441:24, :445:25
  wire        newEntry_sr =
    io_ptw_resp_bits_pte_v_0
    & (io_ptw_resp_bits_pte_r_0 | io_ptw_resp_bits_pte_x_0 & ~io_ptw_resp_bits_pte_w_0)
    & io_ptw_resp_bits_pte_a_0 & io_ptw_resp_bits_pte_r_0;	// src/main/scala/rocket/PTW.scala:141:{32,38,44,47,52}, :149:35, src/main/scala/rocket/TLB.scala:441:24
  wire        newEntry_sw =
    io_ptw_resp_bits_pte_v_0
    & (io_ptw_resp_bits_pte_r_0 | io_ptw_resp_bits_pte_x_0 & ~io_ptw_resp_bits_pte_w_0)
    & io_ptw_resp_bits_pte_a_0 & io_ptw_resp_bits_pte_w_0 & io_ptw_resp_bits_pte_d_0;	// src/main/scala/rocket/PTW.scala:141:{32,38,44,47,52}, :151:{35,40}, src/main/scala/rocket/TLB.scala:441:24
  wire        newEntry_sx =
    io_ptw_resp_bits_pte_v_0
    & (io_ptw_resp_bits_pte_r_0 | io_ptw_resp_bits_pte_x_0 & ~io_ptw_resp_bits_pte_w_0)
    & io_ptw_resp_bits_pte_a_0 & io_ptw_resp_bits_pte_x_0;	// src/main/scala/rocket/PTW.scala:141:{32,38,44,47,52}, :153:35, src/main/scala/rocket/TLB.scala:441:24
  wire [1:0]  _GEN_13 = {newEntry_c, 1'h0};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]  special_entry_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_lo_lo_lo = _GEN_13;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_0_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_lo_lo_lo = _GEN_13;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_1_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_lo_lo_lo = _GEN_13;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_2_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_lo_lo_lo = _GEN_13;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_3_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_lo_lo_lo = _GEN_13;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  sectored_entries_0_0_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_lo_lo_lo = _GEN_13;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  _GEN_14 = {newEntry_pal, newEntry_paa};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]  special_entry_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_lo_lo_hi_hi = _GEN_14;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_0_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_lo_lo_hi_hi = _GEN_14;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_1_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_lo_lo_hi_hi = _GEN_14;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_2_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_lo_lo_hi_hi = _GEN_14;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_3_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_lo_lo_hi_hi = _GEN_14;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  sectored_entries_0_0_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_lo_lo_hi_hi = _GEN_14;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  special_entry_data_0_lo_lo_hi =
    {special_entry_data_0_lo_lo_hi_hi, newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]  special_entry_data_0_lo_lo =
    {special_entry_data_0_lo_lo_hi, special_entry_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  _GEN_15 = {newEntry_px, newEntry_pr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]  special_entry_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_lo_hi_lo_hi = _GEN_15;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_0_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_lo_hi_lo_hi = _GEN_15;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_1_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_lo_hi_lo_hi = _GEN_15;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_2_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_lo_hi_lo_hi = _GEN_15;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_3_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_lo_hi_lo_hi = _GEN_15;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  sectored_entries_0_0_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_lo_hi_lo_hi = _GEN_15;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  special_entry_data_0_lo_hi_lo =
    {special_entry_data_0_lo_hi_lo_hi, newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]  _GEN_16 = {newEntry_hx, newEntry_hr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]  special_entry_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_lo_hi_hi_hi = _GEN_16;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_0_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_lo_hi_hi_hi = _GEN_16;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_1_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_lo_hi_hi_hi = _GEN_16;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_2_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_lo_hi_hi_hi = _GEN_16;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_3_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_lo_hi_hi_hi = _GEN_16;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  sectored_entries_0_0_data_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_lo_hi_hi_hi = _GEN_16;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  special_entry_data_0_lo_hi_hi =
    {special_entry_data_0_lo_hi_hi_hi, newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]  special_entry_data_0_lo_hi =
    {special_entry_data_0_lo_hi_hi, special_entry_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0] special_entry_data_0_lo =
    {special_entry_data_0_lo_hi, special_entry_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  _GEN_17 = {newEntry_sx, newEntry_sr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]  special_entry_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_hi_lo_lo_hi = _GEN_17;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_0_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_hi_lo_lo_hi = _GEN_17;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_1_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_hi_lo_lo_hi = _GEN_17;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_2_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_hi_lo_lo_hi = _GEN_17;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_3_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_hi_lo_lo_hi = _GEN_17;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  sectored_entries_0_0_data_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_hi_lo_lo_hi = _GEN_17;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  special_entry_data_0_hi_lo_lo =
    {special_entry_data_0_hi_lo_lo_hi, newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]  _GEN_18 = {newEntry_pf, newEntry_gf};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]  special_entry_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_hi_lo_hi_hi = _GEN_18;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_0_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_hi_lo_hi_hi = _GEN_18;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_1_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_hi_lo_hi_hi = _GEN_18;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_2_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_hi_lo_hi_hi = _GEN_18;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_3_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_hi_lo_hi_hi = _GEN_18;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  sectored_entries_0_0_data_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_hi_lo_hi_hi = _GEN_18;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  special_entry_data_0_hi_lo_hi =
    {special_entry_data_0_hi_lo_hi_hi, newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]  special_entry_data_0_hi_lo =
    {special_entry_data_0_hi_lo_hi, special_entry_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  _GEN_19 = {newEntry_ae_ptw, newEntry_ae_final};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]  special_entry_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_hi_hi_lo_hi = _GEN_19;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_0_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_hi_hi_lo_hi = _GEN_19;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_1_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_hi_hi_lo_hi = _GEN_19;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_2_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_hi_hi_lo_hi = _GEN_19;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  superpage_entries_3_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_hi_hi_lo_hi = _GEN_19;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]  sectored_entries_0_0_data_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_hi_hi_lo_hi = _GEN_19;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  special_entry_data_0_hi_hi_lo =
    {special_entry_data_0_hi_hi_lo_hi, newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [20:0] _GEN_20 = {newEntry_ppn, newEntry_u};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [20:0] special_entry_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_hi_hi_hi_hi = _GEN_20;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0] superpage_entries_0_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_hi_hi_hi_hi = _GEN_20;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0] superpage_entries_1_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_hi_hi_hi_hi = _GEN_20;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0] superpage_entries_2_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_hi_hi_hi_hi = _GEN_20;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0] superpage_entries_3_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_hi_hi_hi_hi = _GEN_20;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0] sectored_entries_0_0_data_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_hi_hi_hi_hi = _GEN_20;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0] special_entry_data_0_hi_hi_hi =
    {special_entry_data_0_hi_hi_hi_hi, newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0] special_entry_data_0_hi_hi =
    {special_entry_data_0_hi_hi_hi, special_entry_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0] special_entry_data_0_hi =
    {special_entry_data_0_hi_hi, special_entry_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_0_data_0_lo_lo_hi =
    {superpage_entries_0_data_0_lo_lo_hi_hi, newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]  superpage_entries_0_data_0_lo_lo =
    {superpage_entries_0_data_0_lo_lo_hi, superpage_entries_0_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_0_data_0_lo_hi_lo =
    {superpage_entries_0_data_0_lo_hi_lo_hi, newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]  superpage_entries_0_data_0_lo_hi_hi =
    {superpage_entries_0_data_0_lo_hi_hi_hi, newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]  superpage_entries_0_data_0_lo_hi =
    {superpage_entries_0_data_0_lo_hi_hi, superpage_entries_0_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0] superpage_entries_0_data_0_lo =
    {superpage_entries_0_data_0_lo_hi, superpage_entries_0_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_0_data_0_hi_lo_lo =
    {superpage_entries_0_data_0_hi_lo_lo_hi, newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]  superpage_entries_0_data_0_hi_lo_hi =
    {superpage_entries_0_data_0_hi_lo_hi_hi, newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]  superpage_entries_0_data_0_hi_lo =
    {superpage_entries_0_data_0_hi_lo_hi, superpage_entries_0_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_0_data_0_hi_hi_lo =
    {superpage_entries_0_data_0_hi_hi_lo_hi, newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0] superpage_entries_0_data_0_hi_hi_hi =
    {superpage_entries_0_data_0_hi_hi_hi_hi, newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0] superpage_entries_0_data_0_hi_hi =
    {superpage_entries_0_data_0_hi_hi_hi, superpage_entries_0_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0] superpage_entries_0_data_0_hi =
    {superpage_entries_0_data_0_hi_hi, superpage_entries_0_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_1_data_0_lo_lo_hi =
    {superpage_entries_1_data_0_lo_lo_hi_hi, newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]  superpage_entries_1_data_0_lo_lo =
    {superpage_entries_1_data_0_lo_lo_hi, superpage_entries_1_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_1_data_0_lo_hi_lo =
    {superpage_entries_1_data_0_lo_hi_lo_hi, newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]  superpage_entries_1_data_0_lo_hi_hi =
    {superpage_entries_1_data_0_lo_hi_hi_hi, newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]  superpage_entries_1_data_0_lo_hi =
    {superpage_entries_1_data_0_lo_hi_hi, superpage_entries_1_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0] superpage_entries_1_data_0_lo =
    {superpage_entries_1_data_0_lo_hi, superpage_entries_1_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_1_data_0_hi_lo_lo =
    {superpage_entries_1_data_0_hi_lo_lo_hi, newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]  superpage_entries_1_data_0_hi_lo_hi =
    {superpage_entries_1_data_0_hi_lo_hi_hi, newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]  superpage_entries_1_data_0_hi_lo =
    {superpage_entries_1_data_0_hi_lo_hi, superpage_entries_1_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_1_data_0_hi_hi_lo =
    {superpage_entries_1_data_0_hi_hi_lo_hi, newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0] superpage_entries_1_data_0_hi_hi_hi =
    {superpage_entries_1_data_0_hi_hi_hi_hi, newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0] superpage_entries_1_data_0_hi_hi =
    {superpage_entries_1_data_0_hi_hi_hi, superpage_entries_1_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0] superpage_entries_1_data_0_hi =
    {superpage_entries_1_data_0_hi_hi, superpage_entries_1_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_2_data_0_lo_lo_hi =
    {superpage_entries_2_data_0_lo_lo_hi_hi, newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]  superpage_entries_2_data_0_lo_lo =
    {superpage_entries_2_data_0_lo_lo_hi, superpage_entries_2_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_2_data_0_lo_hi_lo =
    {superpage_entries_2_data_0_lo_hi_lo_hi, newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]  superpage_entries_2_data_0_lo_hi_hi =
    {superpage_entries_2_data_0_lo_hi_hi_hi, newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]  superpage_entries_2_data_0_lo_hi =
    {superpage_entries_2_data_0_lo_hi_hi, superpage_entries_2_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0] superpage_entries_2_data_0_lo =
    {superpage_entries_2_data_0_lo_hi, superpage_entries_2_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_2_data_0_hi_lo_lo =
    {superpage_entries_2_data_0_hi_lo_lo_hi, newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]  superpage_entries_2_data_0_hi_lo_hi =
    {superpage_entries_2_data_0_hi_lo_hi_hi, newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]  superpage_entries_2_data_0_hi_lo =
    {superpage_entries_2_data_0_hi_lo_hi, superpage_entries_2_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_2_data_0_hi_hi_lo =
    {superpage_entries_2_data_0_hi_hi_lo_hi, newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0] superpage_entries_2_data_0_hi_hi_hi =
    {superpage_entries_2_data_0_hi_hi_hi_hi, newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0] superpage_entries_2_data_0_hi_hi =
    {superpage_entries_2_data_0_hi_hi_hi, superpage_entries_2_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0] superpage_entries_2_data_0_hi =
    {superpage_entries_2_data_0_hi_hi, superpage_entries_2_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_3_data_0_lo_lo_hi =
    {superpage_entries_3_data_0_lo_lo_hi_hi, newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]  superpage_entries_3_data_0_lo_lo =
    {superpage_entries_3_data_0_lo_lo_hi, superpage_entries_3_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_3_data_0_lo_hi_lo =
    {superpage_entries_3_data_0_lo_hi_lo_hi, newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]  superpage_entries_3_data_0_lo_hi_hi =
    {superpage_entries_3_data_0_lo_hi_hi_hi, newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]  superpage_entries_3_data_0_lo_hi =
    {superpage_entries_3_data_0_lo_hi_hi, superpage_entries_3_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0] superpage_entries_3_data_0_lo =
    {superpage_entries_3_data_0_lo_hi, superpage_entries_3_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_3_data_0_hi_lo_lo =
    {superpage_entries_3_data_0_hi_lo_lo_hi, newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]  superpage_entries_3_data_0_hi_lo_hi =
    {superpage_entries_3_data_0_hi_lo_hi_hi, newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]  superpage_entries_3_data_0_hi_lo =
    {superpage_entries_3_data_0_hi_lo_hi, superpage_entries_3_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  superpage_entries_3_data_0_hi_hi_lo =
    {superpage_entries_3_data_0_hi_hi_lo_hi, newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0] superpage_entries_3_data_0_hi_hi_hi =
    {superpage_entries_3_data_0_hi_hi_hi_hi, newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0] superpage_entries_3_data_0_hi_hi =
    {superpage_entries_3_data_0_hi_hi_hi, superpage_entries_3_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0] superpage_entries_3_data_0_hi =
    {superpage_entries_3_data_0_hi_hi, superpage_entries_3_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  sectored_entries_0_0_data_lo_lo_hi =
    {sectored_entries_0_0_data_lo_lo_hi_hi, newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]  sectored_entries_0_0_data_lo_lo =
    {sectored_entries_0_0_data_lo_lo_hi, sectored_entries_0_0_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  sectored_entries_0_0_data_lo_hi_lo =
    {sectored_entries_0_0_data_lo_hi_lo_hi, newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]  sectored_entries_0_0_data_lo_hi_hi =
    {sectored_entries_0_0_data_lo_hi_hi_hi, newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]  sectored_entries_0_0_data_lo_hi =
    {sectored_entries_0_0_data_lo_hi_hi, sectored_entries_0_0_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0] sectored_entries_0_0_data_lo =
    {sectored_entries_0_0_data_lo_hi, sectored_entries_0_0_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  sectored_entries_0_0_data_hi_lo_lo =
    {sectored_entries_0_0_data_hi_lo_lo_hi, newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]  sectored_entries_0_0_data_hi_lo_hi =
    {sectored_entries_0_0_data_hi_lo_hi_hi, newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]  sectored_entries_0_0_data_hi_lo =
    {sectored_entries_0_0_data_hi_lo_hi, sectored_entries_0_0_data_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]  sectored_entries_0_0_data_hi_hi_lo =
    {sectored_entries_0_0_data_hi_hi_lo_hi, newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0] sectored_entries_0_0_data_hi_hi_hi =
    {sectored_entries_0_0_data_hi_hi_hi_hi, newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0] sectored_entries_0_0_data_hi_hi =
    {sectored_entries_0_0_data_hi_hi_hi, sectored_entries_0_0_data_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0] sectored_entries_0_0_data_hi =
    {sectored_entries_0_0_data_hi_hi, sectored_entries_0_0_data_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [19:0] ppn = vpn[19:0];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:324:30, :494:125
  wire [1:0]  ptw_ae_array_lo_hi =
    {_entries_barrier_2_io_y_ae_ptw, _entries_barrier_1_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  ptw_ae_array_lo = {ptw_ae_array_lo_hi, _entries_barrier_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  ptw_ae_array_hi_hi =
    {_entries_barrier_5_io_y_ae_ptw, _entries_barrier_4_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  ptw_ae_array_hi = {ptw_ae_array_hi_hi, _entries_barrier_3_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  ptw_ae_array = {1'h0, ptw_ae_array_hi, ptw_ae_array_lo};	// src/main/scala/rocket/TLB.scala:498:25, src/main/scala/util/package.scala:37:27
  wire [1:0]  final_ae_array_lo_hi =
    {_entries_barrier_2_io_y_ae_final, _entries_barrier_1_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  final_ae_array_lo = {final_ae_array_lo_hi, _entries_barrier_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  final_ae_array_hi_hi =
    {_entries_barrier_5_io_y_ae_final, _entries_barrier_4_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  final_ae_array_hi =
    {final_ae_array_hi_hi, _entries_barrier_3_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  final_ae_array = {1'h0, final_ae_array_hi, final_ae_array_lo};	// src/main/scala/rocket/TLB.scala:499:27, src/main/scala/util/package.scala:37:27
  wire [1:0]  ptw_pf_array_lo_hi =
    {_entries_barrier_2_io_y_pf, _entries_barrier_1_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  ptw_pf_array_lo = {ptw_pf_array_lo_hi, _entries_barrier_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  ptw_pf_array_hi_hi =
    {_entries_barrier_5_io_y_pf, _entries_barrier_4_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  ptw_pf_array_hi = {ptw_pf_array_hi_hi, _entries_barrier_3_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  ptw_pf_array = {1'h0, ptw_pf_array_hi, ptw_pf_array_lo};	// src/main/scala/rocket/TLB.scala:500:25, src/main/scala/util/package.scala:37:27
  wire [1:0]  ptw_gf_array_lo_hi =
    {_entries_barrier_2_io_y_gf, _entries_barrier_1_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  ptw_gf_array_lo = {ptw_gf_array_lo_hi, _entries_barrier_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  ptw_gf_array_hi_hi =
    {_entries_barrier_5_io_y_gf, _entries_barrier_4_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  ptw_gf_array_hi = {ptw_gf_array_hi_hi, _entries_barrier_3_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  ptw_gf_array = {1'h0, ptw_gf_array_hi, ptw_gf_array_lo};	// src/main/scala/rocket/TLB.scala:501:25, src/main/scala/util/package.scala:37:27
  wire [1:0]  _GEN_21 = {_entries_barrier_2_io_y_u, _entries_barrier_1_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  priv_rw_ok_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign priv_rw_ok_lo_hi = _GEN_21;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  priv_rw_ok_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign priv_rw_ok_lo_hi_1 = _GEN_21;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  priv_x_ok_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign priv_x_ok_lo_hi = _GEN_21;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  priv_x_ok_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign priv_x_ok_lo_hi_1 = _GEN_21;	// src/main/scala/util/package.scala:37:27
  wire [2:0]  priv_rw_ok_lo = {priv_rw_ok_lo_hi, _entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  _GEN_22 = {_entries_barrier_5_io_y_u, _entries_barrier_4_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  priv_rw_ok_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign priv_rw_ok_hi_hi = _GEN_22;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  priv_rw_ok_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign priv_rw_ok_hi_hi_1 = _GEN_22;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  priv_x_ok_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign priv_x_ok_hi_hi = _GEN_22;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  priv_x_ok_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign priv_x_ok_hi_hi_1 = _GEN_22;	// src/main/scala/util/package.scala:37:27
  wire [2:0]  priv_rw_ok_hi = {priv_rw_ok_hi_hi, _entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  priv_rw_ok_lo_1 = {priv_rw_ok_lo_hi_1, _entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  priv_rw_ok_hi_1 = {priv_rw_ok_hi_hi_1, _entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]  priv_rw_ok = ~{priv_rw_ok_hi_1, priv_rw_ok_lo_1};	// src/main/scala/rocket/TLB.scala:505:{70,84}, src/main/scala/util/package.scala:37:27
  wire [2:0]  priv_x_ok_lo = {priv_x_ok_lo_hi, _entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  priv_x_ok_hi = {priv_x_ok_hi_hi, _entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]  priv_x_ok = ~{priv_x_ok_hi, priv_x_ok_lo};	// src/main/scala/rocket/TLB.scala:508:{22,31}, src/main/scala/util/package.scala:37:27
  wire [2:0]  priv_x_ok_lo_1 = {priv_x_ok_lo_hi_1, _entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  priv_x_ok_hi_1 = {priv_x_ok_hi_hi_1, _entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  stage1_bypass_lo_hi =
    {_entries_barrier_2_io_y_ae_stage2, _entries_barrier_1_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  stage1_bypass_lo = {stage1_bypass_lo_hi, _entries_barrier_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  stage1_bypass_hi_hi =
    {_entries_barrier_5_io_y_ae_stage2, _entries_barrier_4_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  stage1_bypass_hi = {stage1_bypass_hi_hi, _entries_barrier_3_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  r_array_lo_hi = {_entries_barrier_2_io_y_sr, _entries_barrier_1_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  r_array_lo = {r_array_lo_hi, _entries_barrier_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  r_array_hi_hi = {_entries_barrier_5_io_y_sr, _entries_barrier_4_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  r_array_hi = {r_array_hi_hi, _entries_barrier_3_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  _GEN_23 = {_entries_barrier_2_io_y_sx, _entries_barrier_1_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  r_array_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign r_array_lo_hi_1 = _GEN_23;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  x_array_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign x_array_lo_hi = _GEN_23;	// src/main/scala/util/package.scala:37:27
  wire [2:0]  r_array_lo_1 = {r_array_lo_hi_1, _entries_barrier_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  _GEN_24 = {_entries_barrier_5_io_y_sx, _entries_barrier_4_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  r_array_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign r_array_hi_hi_1 = _GEN_24;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  x_array_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign x_array_hi_hi = _GEN_24;	// src/main/scala/util/package.scala:37:27
  wire [2:0]  r_array_hi_1 = {r_array_hi_hi_1, _entries_barrier_3_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  r_array = {1'h1, priv_rw_ok & {r_array_hi, r_array_lo}};	// src/main/scala/rocket/TLB.scala:505:70, :512:{20,41}, src/main/scala/util/package.scala:37:27
  wire [1:0]  w_array_lo_hi = {_entries_barrier_2_io_y_sw, _entries_barrier_1_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  w_array_lo = {w_array_lo_hi, _entries_barrier_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  w_array_hi_hi = {_entries_barrier_5_io_y_sw, _entries_barrier_4_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  w_array_hi = {w_array_hi_hi, _entries_barrier_3_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  w_array = {1'h1, priv_rw_ok & {w_array_hi, w_array_lo}};	// src/main/scala/rocket/TLB.scala:505:70, :513:{20,41}, src/main/scala/util/package.scala:37:27
  wire [2:0]  x_array_lo = {x_array_lo_hi, _entries_barrier_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  x_array_hi = {x_array_hi_hi, _entries_barrier_3_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  x_array = {1'h1, priv_x_ok & {x_array_hi, x_array_lo}};	// src/main/scala/rocket/TLB.scala:508:22, :514:{20,40}, src/main/scala/util/package.scala:37:27
  wire [1:0]  hr_array_lo_hi = {_entries_barrier_2_io_y_hr, _entries_barrier_1_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  hr_array_lo = {hr_array_lo_hi, _entries_barrier_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  hr_array_hi_hi = {_entries_barrier_5_io_y_hr, _entries_barrier_4_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  hr_array_hi = {hr_array_hi_hi, _entries_barrier_3_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  _GEN_25 = {_entries_barrier_2_io_y_hx, _entries_barrier_1_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  hr_array_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign hr_array_lo_hi_1 = _GEN_25;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  hx_array_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign hx_array_lo_hi = _GEN_25;	// src/main/scala/util/package.scala:37:27
  wire [2:0]  hr_array_lo_1 = {hr_array_lo_hi_1, _entries_barrier_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  _GEN_26 = {_entries_barrier_5_io_y_hx, _entries_barrier_4_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  hr_array_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign hr_array_hi_hi_1 = _GEN_26;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  hx_array_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign hx_array_hi_hi = _GEN_26;	// src/main/scala/util/package.scala:37:27
  wire [2:0]  hr_array_hi_1 = {hr_array_hi_hi_1, _entries_barrier_3_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  hw_array_lo_hi = {_entries_barrier_2_io_y_hw, _entries_barrier_1_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  hw_array_lo = {hw_array_lo_hi, _entries_barrier_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  hw_array_hi_hi = {_entries_barrier_5_io_y_hw, _entries_barrier_4_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  hw_array_hi = {hw_array_hi_hi, _entries_barrier_3_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  hx_array_lo = {hx_array_lo_hi, _entries_barrier_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  hx_array_hi = {hx_array_hi_hi, _entries_barrier_3_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  pr_array_lo = {_entries_barrier_1_io_y_pr, _entries_barrier_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  pr_array_hi_hi = {_entries_barrier_4_io_y_pr, _entries_barrier_3_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  pr_array_hi = {pr_array_hi_hi, _entries_barrier_2_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  _px_array_T_4 = ptw_ae_array | final_ae_array;	// src/main/scala/rocket/TLB.scala:498:25, :499:27, :521:104
  wire [6:0]  pr_array = {{2{prot_r}}, pr_array_hi, pr_array_lo} & ~_px_array_T_4;	// src/main/scala/rocket/TLB.scala:421:66, :521:{21,26,87,89,104}, src/main/scala/util/package.scala:37:27
  wire [1:0]  pw_array_lo = {_entries_barrier_1_io_y_pw, _entries_barrier_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  pw_array_hi_hi = {_entries_barrier_4_io_y_pw, _entries_barrier_3_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  pw_array_hi = {pw_array_hi_hi, _entries_barrier_2_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  pw_array = {{2{prot_w}}, pw_array_hi, pw_array_lo} & ~_px_array_T_4;	// src/main/scala/rocket/TLB.scala:422:70, :521:104, :523:{21,26,87,89}, src/main/scala/util/package.scala:37:27
  wire [1:0]  px_array_lo = {_entries_barrier_1_io_y_px, _entries_barrier_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  px_array_hi_hi = {_entries_barrier_4_io_y_px, _entries_barrier_3_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  px_array_hi = {px_array_hi_hi, _entries_barrier_2_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  px_array = {{2{prot_x}}, px_array_hi, px_array_lo} & ~_px_array_T_4;	// src/main/scala/rocket/TLB.scala:426:65, :521:104, :525:{21,26,87,89}, src/main/scala/util/package.scala:37:27
  wire [1:0]  eff_array_lo = {_entries_barrier_1_io_y_eff, _entries_barrier_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  eff_array_hi_hi =
    {_entries_barrier_4_io_y_eff, _entries_barrier_3_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  eff_array_hi = {eff_array_hi_hi, _entries_barrier_2_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  eff_array = {{2{prot_eff}}, eff_array_hi, eff_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :527:{22,27}, src/main/scala/util/package.scala:37:27
  wire [1:0]  _GEN_27 = {_entries_barrier_1_io_y_c, _entries_barrier_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  c_array_lo;	// src/main/scala/util/package.scala:37:27
  assign c_array_lo = _GEN_27;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  prefetchable_array_lo;	// src/main/scala/util/package.scala:37:27
  assign prefetchable_array_lo = _GEN_27;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  _GEN_28 = {_entries_barrier_4_io_y_c, _entries_barrier_3_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  c_array_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign c_array_hi_hi = _GEN_28;	// src/main/scala/util/package.scala:37:27
  wire [1:0]  prefetchable_array_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign prefetchable_array_hi_hi = _GEN_28;	// src/main/scala/util/package.scala:37:27
  wire [2:0]  c_array_hi = {c_array_hi_hi, _entries_barrier_2_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  c_array = {{2{cacheable}}, c_array_hi, c_array_lo};	// src/main/scala/rocket/TLB.scala:417:49, :529:{20,25}, src/main/scala/util/package.scala:37:27
  wire [6:0]  lrscAllowed = c_array;	// src/main/scala/rocket/TLB.scala:529:20, :572:24
  wire [1:0]  ppp_array_lo = {_entries_barrier_1_io_y_ppp, _entries_barrier_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  ppp_array_hi_hi =
    {_entries_barrier_4_io_y_ppp, _entries_barrier_3_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  ppp_array_hi = {ppp_array_hi_hi, _entries_barrier_2_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  ppp_array = {{2{prot_pp}}, ppp_array_hi, ppp_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :531:{22,27}, src/main/scala/util/package.scala:37:27
  wire [1:0]  paa_array_lo = {_entries_barrier_1_io_y_paa, _entries_barrier_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  paa_array_hi_hi =
    {_entries_barrier_4_io_y_paa, _entries_barrier_3_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  paa_array_hi = {paa_array_hi_hi, _entries_barrier_2_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  paa_array = {{2{prot_aa}}, paa_array_hi, paa_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :533:{22,27}, src/main/scala/util/package.scala:37:27
  wire [1:0]  pal_array_lo = {_entries_barrier_1_io_y_pal, _entries_barrier_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]  pal_array_hi_hi =
    {_entries_barrier_4_io_y_pal, _entries_barrier_3_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]  pal_array_hi = {pal_array_hi_hi, _entries_barrier_2_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  pal_array = {{2{prot_al}}, pal_array_hi, pal_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :535:{22,27}, src/main/scala/util/package.scala:37:27
  wire [6:0]  ppp_array_if_cached = ppp_array | c_array;	// src/main/scala/rocket/TLB.scala:529:20, :531:22, :536:39
  wire [6:0]  paa_array_if_cached = paa_array | c_array;	// src/main/scala/rocket/TLB.scala:529:20, :533:22, :537:39
  wire [6:0]  pal_array_if_cached = pal_array | c_array;	// src/main/scala/rocket/TLB.scala:529:20, :535:22, :538:39
  wire [2:0]  prefetchable_array_hi =
    {prefetchable_array_hi_hi, _entries_barrier_2_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]  prefetchable_array =
    {cacheable & homogeneous, 1'h0, prefetchable_array_hi, prefetchable_array_lo};	// src/main/scala/rocket/TLB.scala:417:49, :539:{31,43}, src/main/scala/rocket/TLBPermissions.scala:101:65, src/main/scala/util/package.scala:37:27
  assign misaligned = |(io_req_bits_vaddr_0[1:0]);	// src/main/scala/rocket/TLB.scala:542:{39,77}
  wire        io_resp_ma_ld_0 = misaligned;	// src/main/scala/rocket/TLB.scala:542:77
  wire [6:0]  ae_array = misaligned ? eff_array : 7'h0;	// src/main/scala/rocket/TLB.scala:527:22, :542:77, :574:{8,37}
  wire [6:0]  ae_ld_array = ae_array | ~pr_array;	// src/main/scala/rocket/TLB.scala:521:87, :574:37, :578:{24,44,46}
  wire [6:0]  pf_ld_array = (~r_array & ~ptw_ae_array | ptw_pf_array) & ~ptw_gf_array;	// src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :512:20, :589:{24,37,71,73,88,104,106}
  wire [6:0]  pf_inst_array = (~x_array & ~ptw_ae_array | ptw_pf_array) & ~ptw_gf_array;	// src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :514:20, :589:{73,106}, :591:{25,34,51,67}
  wire [1:0]  lo = {superpage_hits_1, superpage_hits_0};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:178:18
  wire [1:0]  lo_1 = lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :31:18
  wire [1:0]  hi = {superpage_hits_3, superpage_hits_2};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:178:18
  wire [1:0]  hi_1 = hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :30:18
  wire [1:0]  state_reg_touch_way_sized = {|hi_1, hi_1[1] | lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:155:13
  wire        state_reg_set_left_older = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire [1:0]  state_reg_hi =
    {state_reg_set_left_older,
     ~state_reg_set_left_older & ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire        io_resp_pf_ld_0 = pf_ld_array[6];	// src/main/scala/rocket/TLB.scala:589:24, :625:57
  wire        io_resp_pf_inst_0 = pf_inst_array[6];	// src/main/scala/rocket/TLB.scala:591:67, :627:47
  wire        io_resp_ae_ld_0 = ae_ld_array[6];	// src/main/scala/rocket/TLB.scala:578:24, :633:33
  wire        io_resp_ae_inst_0 = ~(px_array[6]);	// src/main/scala/rocket/TLB.scala:525:87, :635:23
  wire        io_resp_cacheable_0 = c_array[6];	// src/main/scala/rocket/TLB.scala:529:20, :640:33
  wire [31:0] io_resp_paddr_0 = {ppn, io_resp_gpa_offset};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:644:23, :648:21
  wire [21:0] io_resp_gpa_page = {1'h0, vpn};	// src/main/scala/rocket/TLB.scala:324:30, :647:{19,36}
  wire [33:0] io_resp_gpa_0 = {io_resp_gpa_page, io_resp_gpa_offset};	// src/main/scala/rocket/TLB.scala:647:19, :648:21, :649:8
  wire        io_ptw_req_bits_valid_0 = ~io_kill_0;	// src/main/scala/rocket/TLB.scala:653:28
  OptimizationBarrier mpu_ppn_barrier (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_u                    (/* unused */),
    .io_y_ae_ptw               (/* unused */),
    .io_y_ae_final             (/* unused */),
    .io_y_ae_stage2            (/* unused */),
    .io_y_pf                   (/* unused */),
    .io_y_gf                   (/* unused */),
    .io_y_sw                   (/* unused */),
    .io_y_sx                   (/* unused */),
    .io_y_sr                   (/* unused */),
    .io_y_hw                   (/* unused */),
    .io_y_hx                   (/* unused */),
    .io_y_hr                   (/* unused */),
    .io_y_pw                   (/* unused */),
    .io_y_px                   (/* unused */),
    .io_y_pr                   (/* unused */),
    .io_y_ppp                  (/* unused */),
    .io_y_pal                  (/* unused */),
    .io_y_paa                  (/* unused */),
    .io_y_eff                  (/* unused */),
    .io_y_c                    (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  PMPChecker_2 pmp (	// src/main/scala/rocket/TLB.scala:405:19
    .io_prv         (mpu_priv[1:0]),	// src/main/scala/rocket/TLB.scala:404:27, :409:14
    .io_pmp_0_cfg_l (io_ptw_pmp_0_cfg_l_0),
    .io_pmp_0_cfg_a (io_ptw_pmp_0_cfg_a_0),
    .io_pmp_0_cfg_x (io_ptw_pmp_0_cfg_x_0),
    .io_pmp_0_cfg_w (io_ptw_pmp_0_cfg_w_0),
    .io_pmp_0_cfg_r (io_ptw_pmp_0_cfg_r_0),
    .io_pmp_0_addr  (io_ptw_pmp_0_addr_0),
    .io_pmp_0_mask  (io_ptw_pmp_0_mask_0),
    .io_pmp_1_cfg_l (io_ptw_pmp_1_cfg_l_0),
    .io_pmp_1_cfg_a (io_ptw_pmp_1_cfg_a_0),
    .io_pmp_1_cfg_x (io_ptw_pmp_1_cfg_x_0),
    .io_pmp_1_cfg_w (io_ptw_pmp_1_cfg_w_0),
    .io_pmp_1_cfg_r (io_ptw_pmp_1_cfg_r_0),
    .io_pmp_1_addr  (io_ptw_pmp_1_addr_0),
    .io_pmp_1_mask  (io_ptw_pmp_1_mask_0),
    .io_pmp_2_cfg_l (io_ptw_pmp_2_cfg_l_0),
    .io_pmp_2_cfg_a (io_ptw_pmp_2_cfg_a_0),
    .io_pmp_2_cfg_x (io_ptw_pmp_2_cfg_x_0),
    .io_pmp_2_cfg_w (io_ptw_pmp_2_cfg_w_0),
    .io_pmp_2_cfg_r (io_ptw_pmp_2_cfg_r_0),
    .io_pmp_2_addr  (io_ptw_pmp_2_addr_0),
    .io_pmp_2_mask  (io_ptw_pmp_2_mask_0),
    .io_pmp_3_cfg_l (io_ptw_pmp_3_cfg_l_0),
    .io_pmp_3_cfg_a (io_ptw_pmp_3_cfg_a_0),
    .io_pmp_3_cfg_x (io_ptw_pmp_3_cfg_x_0),
    .io_pmp_3_cfg_w (io_ptw_pmp_3_cfg_w_0),
    .io_pmp_3_cfg_r (io_ptw_pmp_3_cfg_r_0),
    .io_pmp_3_addr  (io_ptw_pmp_3_addr_0),
    .io_pmp_3_mask  (io_ptw_pmp_3_mask_0),
    .io_pmp_4_cfg_l (io_ptw_pmp_4_cfg_l_0),
    .io_pmp_4_cfg_a (io_ptw_pmp_4_cfg_a_0),
    .io_pmp_4_cfg_x (io_ptw_pmp_4_cfg_x_0),
    .io_pmp_4_cfg_w (io_ptw_pmp_4_cfg_w_0),
    .io_pmp_4_cfg_r (io_ptw_pmp_4_cfg_r_0),
    .io_pmp_4_addr  (io_ptw_pmp_4_addr_0),
    .io_pmp_4_mask  (io_ptw_pmp_4_mask_0),
    .io_pmp_5_cfg_l (io_ptw_pmp_5_cfg_l_0),
    .io_pmp_5_cfg_a (io_ptw_pmp_5_cfg_a_0),
    .io_pmp_5_cfg_x (io_ptw_pmp_5_cfg_x_0),
    .io_pmp_5_cfg_w (io_ptw_pmp_5_cfg_w_0),
    .io_pmp_5_cfg_r (io_ptw_pmp_5_cfg_r_0),
    .io_pmp_5_addr  (io_ptw_pmp_5_addr_0),
    .io_pmp_5_mask  (io_ptw_pmp_5_mask_0),
    .io_pmp_6_cfg_l (io_ptw_pmp_6_cfg_l_0),
    .io_pmp_6_cfg_a (io_ptw_pmp_6_cfg_a_0),
    .io_pmp_6_cfg_x (io_ptw_pmp_6_cfg_x_0),
    .io_pmp_6_cfg_w (io_ptw_pmp_6_cfg_w_0),
    .io_pmp_6_cfg_r (io_ptw_pmp_6_cfg_r_0),
    .io_pmp_6_addr  (io_ptw_pmp_6_addr_0),
    .io_pmp_6_mask  (io_ptw_pmp_6_mask_0),
    .io_pmp_7_cfg_l (io_ptw_pmp_7_cfg_l_0),
    .io_pmp_7_cfg_a (io_ptw_pmp_7_cfg_a_0),
    .io_pmp_7_cfg_x (io_ptw_pmp_7_cfg_x_0),
    .io_pmp_7_cfg_w (io_ptw_pmp_7_cfg_w_0),
    .io_pmp_7_cfg_r (io_ptw_pmp_7_cfg_r_0),
    .io_pmp_7_addr  (io_ptw_pmp_7_addr_0),
    .io_pmp_7_mask  (io_ptw_pmp_7_mask_0),
    .io_addr        (mpu_physaddr[31:0]),	// src/main/scala/rocket/TLB.scala:403:25, :406:15
    .io_r           (_pmp_io_r),
    .io_w           (_pmp_io_w),
    .io_x           (_pmp_io_x)
  );	// src/main/scala/rocket/TLB.scala:405:19
  OptimizationBarrier entries_barrier (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_u                    (_entries_barrier_io_y_u),
    .io_y_ae_ptw               (_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final             (_entries_barrier_io_y_ae_final),
    .io_y_ae_stage2            (_entries_barrier_io_y_ae_stage2),
    .io_y_pf                   (_entries_barrier_io_y_pf),
    .io_y_gf                   (_entries_barrier_io_y_gf),
    .io_y_sw                   (_entries_barrier_io_y_sw),
    .io_y_sx                   (_entries_barrier_io_y_sx),
    .io_y_sr                   (_entries_barrier_io_y_sr),
    .io_y_hw                   (_entries_barrier_io_y_hw),
    .io_y_hx                   (_entries_barrier_io_y_hx),
    .io_y_hr                   (_entries_barrier_io_y_hr),
    .io_y_pw                   (_entries_barrier_io_y_pw),
    .io_y_px                   (_entries_barrier_io_y_px),
    .io_y_pr                   (_entries_barrier_io_y_pr),
    .io_y_ppp                  (_entries_barrier_io_y_ppp),
    .io_y_pal                  (_entries_barrier_io_y_pal),
    .io_y_paa                  (_entries_barrier_io_y_paa),
    .io_y_eff                  (_entries_barrier_io_y_eff),
    .io_y_c                    (_entries_barrier_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_1 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_u                    (_entries_barrier_1_io_y_u),
    .io_y_ae_ptw               (_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final             (_entries_barrier_1_io_y_ae_final),
    .io_y_ae_stage2            (_entries_barrier_1_io_y_ae_stage2),
    .io_y_pf                   (_entries_barrier_1_io_y_pf),
    .io_y_gf                   (_entries_barrier_1_io_y_gf),
    .io_y_sw                   (_entries_barrier_1_io_y_sw),
    .io_y_sx                   (_entries_barrier_1_io_y_sx),
    .io_y_sr                   (_entries_barrier_1_io_y_sr),
    .io_y_hw                   (_entries_barrier_1_io_y_hw),
    .io_y_hx                   (_entries_barrier_1_io_y_hx),
    .io_y_hr                   (_entries_barrier_1_io_y_hr),
    .io_y_pw                   (_entries_barrier_1_io_y_pw),
    .io_y_px                   (_entries_barrier_1_io_y_px),
    .io_y_pr                   (_entries_barrier_1_io_y_pr),
    .io_y_ppp                  (_entries_barrier_1_io_y_ppp),
    .io_y_pal                  (_entries_barrier_1_io_y_pal),
    .io_y_paa                  (_entries_barrier_1_io_y_paa),
    .io_y_eff                  (_entries_barrier_1_io_y_eff),
    .io_y_c                    (_entries_barrier_1_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_2 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_u                    (_entries_barrier_2_io_y_u),
    .io_y_ae_ptw               (_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final             (_entries_barrier_2_io_y_ae_final),
    .io_y_ae_stage2            (_entries_barrier_2_io_y_ae_stage2),
    .io_y_pf                   (_entries_barrier_2_io_y_pf),
    .io_y_gf                   (_entries_barrier_2_io_y_gf),
    .io_y_sw                   (_entries_barrier_2_io_y_sw),
    .io_y_sx                   (_entries_barrier_2_io_y_sx),
    .io_y_sr                   (_entries_barrier_2_io_y_sr),
    .io_y_hw                   (_entries_barrier_2_io_y_hw),
    .io_y_hx                   (_entries_barrier_2_io_y_hx),
    .io_y_hr                   (_entries_barrier_2_io_y_hr),
    .io_y_pw                   (_entries_barrier_2_io_y_pw),
    .io_y_px                   (_entries_barrier_2_io_y_px),
    .io_y_pr                   (_entries_barrier_2_io_y_pr),
    .io_y_ppp                  (_entries_barrier_2_io_y_ppp),
    .io_y_pal                  (_entries_barrier_2_io_y_pal),
    .io_y_paa                  (_entries_barrier_2_io_y_paa),
    .io_y_eff                  (_entries_barrier_2_io_y_eff),
    .io_y_c                    (_entries_barrier_2_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_3 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_u                    (_entries_barrier_3_io_y_u),
    .io_y_ae_ptw               (_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final             (_entries_barrier_3_io_y_ae_final),
    .io_y_ae_stage2            (_entries_barrier_3_io_y_ae_stage2),
    .io_y_pf                   (_entries_barrier_3_io_y_pf),
    .io_y_gf                   (_entries_barrier_3_io_y_gf),
    .io_y_sw                   (_entries_barrier_3_io_y_sw),
    .io_y_sx                   (_entries_barrier_3_io_y_sx),
    .io_y_sr                   (_entries_barrier_3_io_y_sr),
    .io_y_hw                   (_entries_barrier_3_io_y_hw),
    .io_y_hx                   (_entries_barrier_3_io_y_hx),
    .io_y_hr                   (_entries_barrier_3_io_y_hr),
    .io_y_pw                   (_entries_barrier_3_io_y_pw),
    .io_y_px                   (_entries_barrier_3_io_y_px),
    .io_y_pr                   (_entries_barrier_3_io_y_pr),
    .io_y_ppp                  (_entries_barrier_3_io_y_ppp),
    .io_y_pal                  (_entries_barrier_3_io_y_pal),
    .io_y_paa                  (_entries_barrier_3_io_y_paa),
    .io_y_eff                  (_entries_barrier_3_io_y_eff),
    .io_y_c                    (_entries_barrier_3_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_4 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_u                    (_entries_barrier_4_io_y_u),
    .io_y_ae_ptw               (_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final             (_entries_barrier_4_io_y_ae_final),
    .io_y_ae_stage2            (_entries_barrier_4_io_y_ae_stage2),
    .io_y_pf                   (_entries_barrier_4_io_y_pf),
    .io_y_gf                   (_entries_barrier_4_io_y_gf),
    .io_y_sw                   (_entries_barrier_4_io_y_sw),
    .io_y_sx                   (_entries_barrier_4_io_y_sx),
    .io_y_sr                   (_entries_barrier_4_io_y_sr),
    .io_y_hw                   (_entries_barrier_4_io_y_hw),
    .io_y_hx                   (_entries_barrier_4_io_y_hx),
    .io_y_hr                   (_entries_barrier_4_io_y_hr),
    .io_y_pw                   (_entries_barrier_4_io_y_pw),
    .io_y_px                   (_entries_barrier_4_io_y_px),
    .io_y_pr                   (_entries_barrier_4_io_y_pr),
    .io_y_ppp                  (_entries_barrier_4_io_y_ppp),
    .io_y_pal                  (_entries_barrier_4_io_y_pal),
    .io_y_paa                  (_entries_barrier_4_io_y_paa),
    .io_y_eff                  (_entries_barrier_4_io_y_eff),
    .io_y_c                    (_entries_barrier_4_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_5 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_u                    (_entries_barrier_5_io_y_u),
    .io_y_ae_ptw               (_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final             (_entries_barrier_5_io_y_ae_final),
    .io_y_ae_stage2            (_entries_barrier_5_io_y_ae_stage2),
    .io_y_pf                   (_entries_barrier_5_io_y_pf),
    .io_y_gf                   (_entries_barrier_5_io_y_gf),
    .io_y_sw                   (_entries_barrier_5_io_y_sw),
    .io_y_sx                   (_entries_barrier_5_io_y_sx),
    .io_y_sr                   (_entries_barrier_5_io_y_sr),
    .io_y_hw                   (_entries_barrier_5_io_y_hw),
    .io_y_hx                   (_entries_barrier_5_io_y_hx),
    .io_y_hr                   (_entries_barrier_5_io_y_hr),
    .io_y_pw                   (/* unused */),
    .io_y_px                   (/* unused */),
    .io_y_pr                   (/* unused */),
    .io_y_ppp                  (/* unused */),
    .io_y_pal                  (/* unused */),
    .io_y_paa                  (/* unused */),
    .io_y_eff                  (/* unused */),
    .io_y_c                    (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  assign io_resp_paddr = io_resp_paddr_0;
  assign io_resp_gpa = io_resp_gpa_0;
  assign io_resp_pf_ld = io_resp_pf_ld_0;
  assign io_resp_pf_inst = io_resp_pf_inst_0;
  assign io_resp_ae_ld = io_resp_ae_ld_0;
  assign io_resp_ae_inst = io_resp_ae_inst_0;
  assign io_resp_ma_ld = io_resp_ma_ld_0;
  assign io_resp_cacheable = io_resp_cacheable_0;
  assign io_ptw_req_bits_valid = io_ptw_req_bits_valid_0;
  assign io_ptw_req_bits_bits_addr = io_ptw_req_bits_bits_addr_0;
  assign io_ptw_req_bits_bits_need_gpa = io_ptw_req_bits_bits_need_gpa_0;
  assign io_ptw_req_bits_bits_vstage1 = io_ptw_req_bits_bits_vstage1_0;
  assign io_ptw_req_bits_bits_stage2 = io_ptw_req_bits_bits_stage2_0;
endmodule

