<!DOCTYPE html>
<html  lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1"><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

      <title>RTLIL text representation</title>
    
          <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
          <link rel="stylesheet" href="../_static/theme.css " type="text/css" />
          <link rel="stylesheet" href="../_static/yosyshq.css" type="text/css" />
          <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
      
      <!-- sphinx script_files -->
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/sphinx_highlight.js"></script>
        <script async="async" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>

      
      <!-- bundled in js (rollup iife) -->
      <!-- <script src="../_static/theme-vendors.js"></script> -->
      <script src="../_static/theme.js" defer></script>
    
      <link rel="shortcut icon" href="../_static/favico.png"/>
  <link rel="index" title="Index" href="../genindex.html" />
  <link rel="search" title="Search" href="../search.html" />
  <link rel="next" title="010: Converting Verilog to BLIF page" href="APPNOTE_010_Verilog_to_BLIF.html" />
  <link rel="prev" title="Auxiliary programs" href="CHAPTER_Auxprogs.html" /> 
  </head>

  <body>
    <div id="app">
    <div class="theme-container" :class="pageClasses"><navbar @toggle-sidebar="toggleSidebar">
  <router-link to="../index.html" class="home-link">
    
      <img class="logo" src="../_static/logo.png" alt="logo"/>
    
  </router-link>

  <div class="links">
    <navlinks class="can-hide">

  
    <div class="nav-item">
      <a href="../index.html#yosys-manual"
         class="nav-link ">
         Manual
      </a>
    </div>
  
    <div class="nav-item">
      <a href="../index.html#yosys-manual"
         class="nav-link  router-link-active">
         Appendix
      </a>
    </div>
  
    <div class="nav-item">
      <a href="../cmd_ref.html#command-line-reference"
         class="nav-link ">
         Command reference
      </a>
    </div>
  



  
    <div class="nav-item">
      <a href="https://yosyshq.readthedocs.io"
        class="nav-link external">
          YosysHQ Docs <outboundlink></outboundlink>
      </a>
    </div>
  
    <div class="nav-item">
      <a href="https://blog.yosyshq.com"
        class="nav-link external">
          Blog <outboundlink></outboundlink>
      </a>
    </div>
  
    <div class="nav-item">
      <a href="https://www.yosyshq.com"
        class="nav-link external">
          Website <outboundlink></outboundlink>
      </a>
    </div>
  

    </navlinks>
  </div>
</navbar>

      
      <div class="sidebar-mask" @click="toggleSidebar(false)">
      </div>
        <sidebar @toggle-sidebar="toggleSidebar">
          
          <navlinks>
            

  
    <div class="nav-item">
      <a href="../index.html#yosys-manual"
         class="nav-link ">
         Manual
      </a>
    </div>
  
    <div class="nav-item">
      <a href="../index.html#yosys-manual"
         class="nav-link  router-link-active">
         Appendix
      </a>
    </div>
  
    <div class="nav-item">
      <a href="../cmd_ref.html#command-line-reference"
         class="nav-link ">
         Command reference
      </a>
    </div>
  



  
    <div class="nav-item">
      <a href="https://yosyshq.readthedocs.io"
        class="nav-link external">
          YosysHQ Docs <outboundlink></outboundlink>
      </a>
    </div>
  
    <div class="nav-item">
      <a href="https://blog.yosyshq.com"
        class="nav-link external">
          Blog <outboundlink></outboundlink>
      </a>
    </div>
  
    <div class="nav-item">
      <a href="https://www.yosyshq.com"
        class="nav-link external">
          Website <outboundlink></outboundlink>
      </a>
    </div>
  

            
          </navlinks><div id="searchbox" class="searchbox" role="search">
  <div class="caption"><span class="caption-text">Quick search</span>
    <div class="searchformwrapper">
      <form class="search" action="../search.html" method="get">
        <input type="text" name="q" />
        <input type="submit" value="Search" />
        <input type="hidden" name="check_keywords" value="yes" />
        <input type="hidden" name="area" value="default" />
      </form>
    </div>
  </div>
</div><div class="sidebar-links" role="navigation" aria-label="main navigation">
  
    <div class="sidebar-group">
      <p class="caption">
        <span class="caption-text"><a href="../index.html#yosys-manual">Manual</a></span>
      </p>
      <ul class="">
        
          <li class="toctree-l1 ">
            
              <a href="../CHAPTER_Intro.html" class="reference internal ">Introduction</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../CHAPTER_Basics.html" class="reference internal ">Basic principles</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../CHAPTER_Approach.html" class="reference internal ">Approach</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../CHAPTER_Overview.html" class="reference internal ">Implementation overview</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../CHAPTER_CellLib.html" class="reference internal ">Internal cell library</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../CHAPTER_Prog.html" class="reference internal ">Programming Yosys extensions</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../CHAPTER_Verilog.html" class="reference internal ">The Verilog and AST frontends</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../CHAPTER_Optimize.html" class="reference internal ">Optimizations</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../CHAPTER_Techmap.html" class="reference internal ">Technology mapping</a>
            

            
          </li>

        
      </ul>
    </div>
  
    <div class="sidebar-group">
      <p class="caption">
        <span class="caption-text"><a href="../index.html#yosys-manual">Appendix</a></span>
      </p>
      <ul class="current">
        
          <li class="toctree-l1 ">
            
              <a href="CHAPTER_Auxlibs.html" class="reference internal ">Auxiliary libraries</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="CHAPTER_Auxprogs.html" class="reference internal ">Auxiliary programs</a>
            

            
          </li>

        
          <li class="toctree-l1 current">
            
              <a href="#" class="reference internal current">RTLIL text representation</a>
            

            
              <ul>
                
                  <li class="toctree-l2"><a href="#lexical-elements" class="reference internal">Lexical elements</a></li>
                
                  <li class="toctree-l2"><a href="#file" class="reference internal">File</a></li>
                
              </ul>
            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="APPNOTE_010_Verilog_to_BLIF.html" class="reference internal ">010: Converting Verilog to BLIF page</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="APPNOTE_011_Design_Investigation.html" class="reference internal ">011: Interactive design investigation page</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="APPNOTE_012_Verilog_to_BTOR.html" class="reference internal ">012: Converting Verilog to BTOR page</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../bib.html" class="reference internal ">Literature references</a>
            

            
          </li>

        
      </ul>
    </div>
  
    <div class="sidebar-group">
      <p class="caption">
        <span class="caption-text"><a href="../cmd_ref.html#command-line-reference">Command reference</a></span>
      </p>
      <ul class="">
        
          <li class="toctree-l1 ">
            
              <a href="../cmd/abc.html" class="reference internal ">abc - use ABC for technology mapping</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/abc9.html" class="reference internal ">abc9 - use ABC9 for technology mapping</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/abc9_exe.html" class="reference internal ">abc9_exe - use ABC9 for technology mapping</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/abc9_ops.html" class="reference internal ">abc9_ops - helper functions for ABC9</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/add.html" class="reference internal ">add - add objects to the design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/aigmap.html" class="reference internal ">aigmap - map logic to and-inverter-graph circuit</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/alumacc.html" class="reference internal ">alumacc - extract ALU and MACC cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/anlogic_eqn.html" class="reference internal ">anlogic_eqn - Anlogic: Calculate equations for luts</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/anlogic_fixcarry.html" class="reference internal ">anlogic_fixcarry - Anlogic: fix carry chain</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/assertpmux.html" class="reference internal ">assertpmux - adds asserts for parallel muxes</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/async2sync.html" class="reference internal ">async2sync - convert async FF inputs to sync circuits</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/attrmap.html" class="reference internal ">attrmap - renaming attributes</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/attrmvcp.html" class="reference internal ">attrmvcp - move or copy attributes from wires to driving cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/autoname.html" class="reference internal ">autoname - automatically assign names to objects</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/blackbox.html" class="reference internal ">blackbox - convert modules into blackbox modules</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/bmuxmap.html" class="reference internal ">bmuxmap - transform $bmux cells to trees of $mux cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/bugpoint.html" class="reference internal ">bugpoint - minimize testcases</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/cd.html" class="reference internal ">cd - a shortcut for ‘select -module <name>’</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/check.html" class="reference internal ">check - check for obvious problems in the design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/chformal.html" class="reference internal ">chformal - change formal constraints of the design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/chparam.html" class="reference internal ">chparam - re-evaluate modules with new parameters</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/chtype.html" class="reference internal ">chtype - change type of cells in the design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/clean.html" class="reference internal ">clean - remove unused cells and wires</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/clean_zerowidth.html" class="reference internal ">clean_zerowidth - clean zero-width connections from the design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/clk2fflogic.html" class="reference internal ">clk2fflogic - convert clocked FFs to generic $ff cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/clkbufmap.html" class="reference internal ">clkbufmap - insert clock buffers on clock networks</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/connect.html" class="reference internal ">connect - create or remove connections</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/connect_rpc.html" class="reference internal ">connect_rpc - connect to RPC frontend</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/connwrappers.html" class="reference internal ">connwrappers - match width of input-output port pairs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/coolrunner2_fixup.html" class="reference internal ">coolrunner2_fixup - insert necessary buffer cells for CoolRunner-II architecture</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/coolrunner2_sop.html" class="reference internal ">coolrunner2_sop - break $sop cells into ANDTERM/ORTERM cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/copy.html" class="reference internal ">copy - copy modules in the design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/cover.html" class="reference internal ">cover - print code coverage counters</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/cutpoint.html" class="reference internal ">cutpoint - adds formal cut points to the design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/debug.html" class="reference internal ">debug - run command with debug log messages enabled</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/delete.html" class="reference internal ">delete - delete objects in the design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/deminout.html" class="reference internal ">deminout - demote inout ports to input or output</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/demuxmap.html" class="reference internal ">demuxmap - transform $demux cells to $eq + $mux cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/design.html" class="reference internal ">design - save, restore and reset current design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/dffinit.html" class="reference internal ">dffinit - set INIT param on FF cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/dfflegalize.html" class="reference internal ">dfflegalize - convert FFs to types supported by the target</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/dfflibmap.html" class="reference internal ">dfflibmap - technology mapping of flip-flops</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/dffunmap.html" class="reference internal ">dffunmap - unmap clock enable and synchronous reset from FFs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/dump.html" class="reference internal ">dump - print parts of the design in RTLIL format</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/echo.html" class="reference internal ">echo - turning echoing back of commands on and off</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/ecp5_gsr.html" class="reference internal ">ecp5_gsr - ECP5: handle GSR</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/edgetypes.html" class="reference internal ">edgetypes - list all types of edges in selection</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/efinix_fixcarry.html" class="reference internal ">efinix_fixcarry - Efinix: fix carry chain</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/equiv_add.html" class="reference internal ">equiv_add - add a $equiv cell</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/equiv_induct.html" class="reference internal ">equiv_induct - proving $equiv cells using temporal induction</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/equiv_make.html" class="reference internal ">equiv_make - prepare a circuit for equivalence checking</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/equiv_mark.html" class="reference internal ">equiv_mark - mark equivalence checking regions</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/equiv_miter.html" class="reference internal ">equiv_miter - extract miter from equiv circuit</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/equiv_opt.html" class="reference internal ">equiv_opt - prove equivalence for optimized circuit</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/equiv_purge.html" class="reference internal ">equiv_purge - purge equivalence checking module</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/equiv_remove.html" class="reference internal ">equiv_remove - remove $equiv cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/equiv_simple.html" class="reference internal ">equiv_simple - try proving simple $equiv instances</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/equiv_status.html" class="reference internal ">equiv_status - print status of equivalent checking module</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/equiv_struct.html" class="reference internal ">equiv_struct - structural equivalence checking</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/eval.html" class="reference internal ">eval - evaluate the circuit given an input</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/exec.html" class="reference internal ">exec - execute commands in the operating system shell</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/expose.html" class="reference internal ">expose - convert internal signals to module ports</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/extract.html" class="reference internal ">extract - find subcircuits and replace them with cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/extract_counter.html" class="reference internal ">extract_counter - Extract GreenPak4 counter cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/extract_fa.html" class="reference internal ">extract_fa - find and extract full/half adders</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/extract_reduce.html" class="reference internal ">extract_reduce - converts gate chains into $reduce_* cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/extractinv.html" class="reference internal ">extractinv - extract explicit inverter cells for invertible cell pins</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/flatten.html" class="reference internal ">flatten - flatten design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/flowmap.html" class="reference internal ">flowmap - pack LUTs with FlowMap</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/fmcombine.html" class="reference internal ">fmcombine - combine two instances of a cell into one</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/fminit.html" class="reference internal ">fminit - set init values/sequences for formal</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/formalff.html" class="reference internal ">formalff - prepare FFs for formal</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/freduce.html" class="reference internal ">freduce - perform functional reduction</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/fsm.html" class="reference internal ">fsm - extract and optimize finite state machines</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/fsm_detect.html" class="reference internal ">fsm_detect - finding FSMs in design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/fsm_expand.html" class="reference internal ">fsm_expand - expand FSM cells by merging logic into it</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/fsm_export.html" class="reference internal ">fsm_export - exporting FSMs to KISS2 files</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/fsm_extract.html" class="reference internal ">fsm_extract - extracting FSMs in design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/fsm_info.html" class="reference internal ">fsm_info - print information on finite state machines</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/fsm_map.html" class="reference internal ">fsm_map - mapping FSMs to basic logic</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/fsm_opt.html" class="reference internal ">fsm_opt - optimize finite state machines</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/fsm_recode.html" class="reference internal ">fsm_recode - recoding finite state machines</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/fst2tb.html" class="reference internal ">fst2tb - generate testbench out of fst file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/gatemate_foldinv.html" class="reference internal ">gatemate_foldinv - fold inverters into Gatemate LUT trees</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/glift.html" class="reference internal ">glift - create GLIFT models and optimization problems</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/greenpak4_dffinv.html" class="reference internal ">greenpak4_dffinv - merge greenpak4 inverters and DFF/latches</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/help.html" class="reference internal ">help - display help messages</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/hierarchy.html" class="reference internal ">hierarchy - check, expand and clean up design hierarchy</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/hilomap.html" class="reference internal ">hilomap - technology mapping of constant hi- and/or lo-drivers</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/history.html" class="reference internal ">history - show last interactive commands</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/ice40_braminit.html" class="reference internal ">ice40_braminit - iCE40: perform SB_RAM40_4K initialization from file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/ice40_dsp.html" class="reference internal ">ice40_dsp - iCE40: map multipliers</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/ice40_opt.html" class="reference internal ">ice40_opt - iCE40: perform simple optimizations</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/ice40_wrapcarry.html" class="reference internal ">ice40_wrapcarry - iCE40: wrap carries</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/insbuf.html" class="reference internal ">insbuf - insert buffer cells for connected wires</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/iopadmap.html" class="reference internal ">iopadmap - technology mapping of i/o pads (or buffers)</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/jny.html" class="reference internal ">jny - write design and metadata</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/json.html" class="reference internal ">json - write design in JSON format</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/log.html" class="reference internal ">log - print text and log files</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/logger.html" class="reference internal ">logger - set logger properties</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/ls.html" class="reference internal ">ls - list modules or objects in modules</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/ltp.html" class="reference internal ">ltp - print longest topological path</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/lut2mux.html" class="reference internal ">lut2mux - convert $lut to $_MUX_</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/maccmap.html" class="reference internal ">maccmap - mapping macc cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/memory.html" class="reference internal ">memory - translate memories to basic cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/memory_bmux2rom.html" class="reference internal ">memory_bmux2rom - convert muxes to ROMs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/memory_bram.html" class="reference internal ">memory_bram - map memories to block rams</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/memory_collect.html" class="reference internal ">memory_collect - creating multi-port memory cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/memory_dff.html" class="reference internal ">memory_dff - merge input/output DFFs into memory read ports</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/memory_libmap.html" class="reference internal ">memory_libmap - map memories to cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/memory_map.html" class="reference internal ">memory_map - translate multiport memories to basic cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/memory_memx.html" class="reference internal ">memory_memx - emulate vlog sim behavior for mem ports</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/memory_narrow.html" class="reference internal ">memory_narrow - split up wide memory ports</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/memory_nordff.html" class="reference internal ">memory_nordff - extract read port FFs from memories</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/memory_share.html" class="reference internal ">memory_share - consolidate memory ports</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/memory_unpack.html" class="reference internal ">memory_unpack - unpack multi-port memory cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/miter.html" class="reference internal ">miter - automatically create a miter circuit</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/mutate.html" class="reference internal ">mutate - generate or apply design mutations</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/muxcover.html" class="reference internal ">muxcover - cover trees of MUX cells with wider MUXes</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/muxpack.html" class="reference internal ">muxpack - $mux/$pmux cascades to $pmux</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/nlutmap.html" class="reference internal ">nlutmap - map to LUTs of different sizes</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/onehot.html" class="reference internal ">onehot - optimize $eq cells for onehot signals</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt.html" class="reference internal ">opt - perform simple optimizations</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_clean.html" class="reference internal ">opt_clean - remove unused cells and wires</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_demorgan.html" class="reference internal ">opt_demorgan - Optimize reductions with DeMorgan equivalents</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_dff.html" class="reference internal ">opt_dff - perform DFF optimizations</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_expr.html" class="reference internal ">opt_expr - perform const folding and simple expression rewriting</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_ffinv.html" class="reference internal ">opt_ffinv - push inverters through FFs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_lut.html" class="reference internal ">opt_lut - optimize LUT cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_lut_ins.html" class="reference internal ">opt_lut_ins - discard unused LUT inputs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_mem.html" class="reference internal ">opt_mem - optimize memories</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_mem_feedback.html" class="reference internal ">opt_mem_feedback - convert memory read-to-write port feedback paths to write enables</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_mem_priority.html" class="reference internal ">opt_mem_priority - remove priority relations between write ports that can never collide</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_mem_widen.html" class="reference internal ">opt_mem_widen - optimize memories where all ports are wide</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_merge.html" class="reference internal ">opt_merge - consolidate identical cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_muxtree.html" class="reference internal ">opt_muxtree - eliminate dead trees in multiplexer trees</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_reduce.html" class="reference internal ">opt_reduce - simplify large MUXes and AND/OR gates</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/opt_share.html" class="reference internal ">opt_share - merge mutually exclusive cells of the same type that share an input signal</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/paramap.html" class="reference internal ">paramap - renaming cell parameters</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/peepopt.html" class="reference internal ">peepopt - collection of peephole optimizers</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/plugin.html" class="reference internal ">plugin - load and list loaded plugins</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/pmux2shiftx.html" class="reference internal ">pmux2shiftx - transform $pmux cells to $shiftx cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/pmuxtree.html" class="reference internal ">pmuxtree - transform $pmux cells to trees of $mux cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/portlist.html" class="reference internal ">portlist - list (top-level) ports</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/prep.html" class="reference internal ">prep - generic synthesis script</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/printattrs.html" class="reference internal ">printattrs - print attributes of selected objects</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/proc.html" class="reference internal ">proc - translate processes to netlists</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/proc_arst.html" class="reference internal ">proc_arst - detect asynchronous resets</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/proc_clean.html" class="reference internal ">proc_clean - remove empty parts of processes</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/proc_dff.html" class="reference internal ">proc_dff - extract flip-flops from processes</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/proc_dlatch.html" class="reference internal ">proc_dlatch - extract latches from processes</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/proc_init.html" class="reference internal ">proc_init - convert initial block to init attributes</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/proc_memwr.html" class="reference internal ">proc_memwr - extract memory writes from processes</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/proc_mux.html" class="reference internal ">proc_mux - convert decision trees to multiplexers</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/proc_prune.html" class="reference internal ">proc_prune - remove redundant assignments</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/proc_rmdead.html" class="reference internal ">proc_rmdead - eliminate dead trees in decision trees</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/proc_rom.html" class="reference internal ">proc_rom - convert switches to ROMs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/qbfsat.html" class="reference internal ">qbfsat - solve a 2QBF-SAT problem in the circuit</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/qwp.html" class="reference internal ">qwp - quadratic wirelength placer</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/read.html" class="reference internal ">read - load HDL designs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/read_aiger.html" class="reference internal ">read_aiger - read AIGER file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/read_blif.html" class="reference internal ">read_blif - read BLIF file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/read_ilang.html" class="reference internal ">read_ilang - (deprecated) alias of read_rtlil</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/read_json.html" class="reference internal ">read_json - read JSON file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/read_liberty.html" class="reference internal ">read_liberty - read cells from liberty file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/read_rtlil.html" class="reference internal ">read_rtlil - read modules from RTLIL file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/read_verilog.html" class="reference internal ">read_verilog - read modules from Verilog file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/rename.html" class="reference internal ">rename - rename object in the design</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/rmports.html" class="reference internal ">rmports - remove module ports with no connections</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/sat.html" class="reference internal ">sat - solve a SAT problem in the circuit</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/scatter.html" class="reference internal ">scatter - add additional intermediate nets</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/scc.html" class="reference internal ">scc - detect strongly connected components (logic loops)</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/scratchpad.html" class="reference internal ">scratchpad - get/set values in the scratchpad</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/script.html" class="reference internal ">script - execute commands from file or wire</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/select.html" class="reference internal ">select - modify and view the list of selected objects</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/setattr.html" class="reference internal ">setattr - set/unset attributes on objects</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/setparam.html" class="reference internal ">setparam - set/unset parameters on objects</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/setundef.html" class="reference internal ">setundef - replace undef values with defined constants</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/share.html" class="reference internal ">share - perform sat-based resource sharing</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/shell.html" class="reference internal ">shell - enter interactive command mode</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/show.html" class="reference internal ">show - generate schematics using graphviz</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/shregmap.html" class="reference internal ">shregmap - map shift registers</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/sim.html" class="reference internal ">sim - simulate the circuit</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/simplemap.html" class="reference internal ">simplemap - mapping simple coarse-grain cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/splice.html" class="reference internal ">splice - create explicit splicing cells</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/splitnets.html" class="reference internal ">splitnets - split up multi-bit nets</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/sta.html" class="reference internal ">sta - perform static timing analysis</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/stat.html" class="reference internal ">stat - print some statistics</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/submod.html" class="reference internal ">submod - moving part of a module to a new submodule</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/supercover.html" class="reference internal ">supercover - add hi/lo cover cells for each wire bit</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth.html" class="reference internal ">synth - generic synthesis script</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_achronix.html" class="reference internal ">synth_achronix - synthesis for Acrhonix Speedster22i FPGAs.</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_anlogic.html" class="reference internal ">synth_anlogic - synthesis for Anlogic FPGAs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_coolrunner2.html" class="reference internal ">synth_coolrunner2 - synthesis for Xilinx Coolrunner-II CPLDs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_easic.html" class="reference internal ">synth_easic - synthesis for eASIC platform</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_ecp5.html" class="reference internal ">synth_ecp5 - synthesis for ECP5 FPGAs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_efinix.html" class="reference internal ">synth_efinix - synthesis for Efinix FPGAs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_gatemate.html" class="reference internal ">synth_gatemate - synthesis for Cologne Chip GateMate FPGAs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_gowin.html" class="reference internal ">synth_gowin - synthesis for Gowin FPGAs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_greenpak4.html" class="reference internal ">synth_greenpak4 - synthesis for GreenPAK4 FPGAs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_ice40.html" class="reference internal ">synth_ice40 - synthesis for iCE40 FPGAs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_intel.html" class="reference internal ">synth_intel - synthesis for Intel (Altera) FPGAs.</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_intel_alm.html" class="reference internal ">synth_intel_alm - synthesis for ALM-based Intel (Altera) FPGAs.</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_machxo2.html" class="reference internal ">synth_machxo2 - synthesis for MachXO2 FPGAs. This work is experimental.</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_nexus.html" class="reference internal ">synth_nexus - synthesis for Lattice Nexus FPGAs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_quicklogic.html" class="reference internal ">synth_quicklogic - Synthesis for QuickLogic FPGAs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_sf2.html" class="reference internal ">synth_sf2 - synthesis for SmartFusion2 and IGLOO2 FPGAs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/synth_xilinx.html" class="reference internal ">synth_xilinx - synthesis for Xilinx FPGAs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/tcl.html" class="reference internal ">tcl - execute a TCL script file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/techmap.html" class="reference internal ">techmap - generic technology mapper</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/tee.html" class="reference internal ">tee - redirect command output to file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/test_abcloop.html" class="reference internal ">test_abcloop - automatically test handling of loops in abc command</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/test_autotb.html" class="reference internal ">test_autotb - generate simple test benches</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/test_cell.html" class="reference internal ">test_cell - automatically test the implementation of a cell type</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/test_pmgen.html" class="reference internal ">test_pmgen - test pass for pmgen</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/torder.html" class="reference internal ">torder - print cells in topological order</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/trace.html" class="reference internal ">trace - redirect command output to file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/tribuf.html" class="reference internal ">tribuf - infer tri-state buffers</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/uniquify.html" class="reference internal ">uniquify - create unique copies of modules</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/verific.html" class="reference internal ">verific - load Verilog and VHDL designs using Verific</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/verilog_defaults.html" class="reference internal ">verilog_defaults - set default options for read_verilog</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/verilog_defines.html" class="reference internal ">verilog_defines - define and undefine verilog defines</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/wbflip.html" class="reference internal ">wbflip - flip the whitebox attribute</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/wreduce.html" class="reference internal ">wreduce - reduce the word size of operations if possible</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_aiger.html" class="reference internal ">write_aiger - write design to AIGER file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_blif.html" class="reference internal ">write_blif - write design to BLIF file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_btor.html" class="reference internal ">write_btor - write design to BTOR file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_cxxrtl.html" class="reference internal ">write_cxxrtl - convert design to C++ RTL simulation</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_edif.html" class="reference internal ">write_edif - write design to EDIF netlist file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_file.html" class="reference internal ">write_file - write a text to a file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_firrtl.html" class="reference internal ">write_firrtl - write design to a FIRRTL file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_ilang.html" class="reference internal ">write_ilang - (deprecated) alias of write_rtlil</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_intersynth.html" class="reference internal ">write_intersynth - write design to InterSynth netlist file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_jny.html" class="reference internal ">write_jny - generate design metadata</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_json.html" class="reference internal ">write_json - write design to a JSON file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_rtlil.html" class="reference internal ">write_rtlil - write design to RTLIL file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_simplec.html" class="reference internal ">write_simplec - convert design to simple C code</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_smt2.html" class="reference internal ">write_smt2 - write design to SMT-LIBv2 file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_smv.html" class="reference internal ">write_smv - write design to SMV file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_spice.html" class="reference internal ">write_spice - write design to SPICE netlist file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_table.html" class="reference internal ">write_table - write design as connectivity table</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_verilog.html" class="reference internal ">write_verilog - write design to Verilog file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/write_xaiger.html" class="reference internal ">write_xaiger - write design to XAIGER file</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/xilinx_dffopt.html" class="reference internal ">xilinx_dffopt - Xilinx: optimize FF control signal usage</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/xilinx_dsp.html" class="reference internal ">xilinx_dsp - Xilinx: pack resources into DSPs</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/xilinx_srl.html" class="reference internal ">xilinx_srl - Xilinx shift register extraction</a>
            

            
          </li>

        
          <li class="toctree-l1 ">
            
              <a href="../cmd/zinit.html" class="reference internal ">zinit - add inverters so all FF are zero-initialized</a>
            

            
          </li>

        
      </ul>
    </div>
  
</div>
        </sidebar>

      <page>
          <div class="body-header" role="navigation" aria-label="navigation">
  
  <ul class="breadcrumbs">
    <li><a href="../index.html">Docs</a> &raquo;</li>
    
    <li>RTLIL text representation</li>
  </ul>
  

  <ul class="page-nav">
  <li class="prev">
    <a href="CHAPTER_Auxprogs.html"
       title="previous chapter">← Auxiliary programs</a>
  </li>
  <li class="next">
    <a href="APPNOTE_010_Verilog_to_BLIF.html"
       title="next chapter">010: Converting Verilog to BLIF page →</a>
  </li>
</ul>
  
</div>
<hr>
          <div class="content" role="main" v-pre>
            
  <section id="rtlil-text-representation">
<span id="chapter-textrtlil"></span><h1>RTLIL text representation<a class="headerlink" href="#rtlil-text-representation" title="Permalink to this heading">¶</a></h1>
<p>This appendix documents the text representation of RTLIL in extended Backus-Naur
form (EBNF).</p>
<p>The grammar is not meant to represent semantic limitations. That is, the grammar
is “permissive”, and later stages of processing perform more rigorous checks.</p>
<p>The grammar is also not meant to represent the exact grammar used in the RTLIL
frontend, since that grammar is specific to processing by lex and yacc, is even
more permissive, and is somewhat less understandable than simple EBNF notation.</p>
<p>Finally, note that all statements (rules ending in <code class="docutils literal notranslate"><span class="pre">-stmt</span></code>) terminate in an
end-of-line. Because of this, a statement cannot be broken into multiple lines.</p>
<section id="lexical-elements">
<h2>Lexical elements<a class="headerlink" href="#lexical-elements" title="Permalink to this heading">¶</a></h2>
<section id="characters">
<h3>Characters<a class="headerlink" href="#characters" title="Permalink to this heading">¶</a></h3>
<p>An RTLIL file is a stream of bytes. Strictly speaking, a “character” in an RTLIL
file is a single byte. The lexer treats multi-byte encoded characters as
consecutive single-byte characters. While other encodings <em>may</em> work, UTF-8 is
known to be safe to use. Byte order marks at the beginning of the file will
cause an error.</p>
<p>ASCII spaces (32) and tabs (9) separate lexer tokens.</p>
<p>A <code class="docutils literal notranslate"><span class="pre">nonws</span></code> character, used in identifiers, is any character whose encoding
consists solely of bytes above ASCII space (32).</p>
<p>An <code class="docutils literal notranslate"><span class="pre">eol</span></code> is one or more consecutive ASCII newlines (10) and carriage returns
(13).</p>
</section>
<section id="identifiers">
<h3>Identifiers<a class="headerlink" href="#identifiers" title="Permalink to this heading">¶</a></h3>
<p>There are two types of identifiers in RTLIL:</p>
<ul class="simple">
<li><p>Publically visible identifiers</p></li>
<li><p>Auto-generated identifiers</p></li>
</ul>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">id</span><span class="p">&gt;</span>            <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">public-id</span><span class="p">&gt;</span> | <span class="p">&lt;</span><span class="nc">autogen-id</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">public-id</span><span class="p">&gt;</span>     <span class="o">::=</span> \ <span class="p">&lt;</span><span class="nc">nonws</span><span class="p">&gt;</span>+
<span class="p">&lt;</span><span class="nc">autogen-id</span><span class="p">&gt;</span>    <span class="o">::=</span> $ <span class="p">&lt;</span><span class="nc">nonws</span><span class="p">&gt;</span>+
</pre></div>
</div>
</section>
<section id="values">
<h3>Values<a class="headerlink" href="#values" title="Permalink to this heading">¶</a></h3>
<p>A <em>value</em> consists of a width in bits and a bit representation, most
significant bit first. Bits may be any of:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">0</span></code>: A logic zero value</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">1</span></code>: A logic one value</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">x</span></code>: An unknown logic value (or don’t care in case patterns)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">z</span></code>: A high-impedance value (or don’t care in case patterns)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">m</span></code>: A marked bit (internal use only)</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">-</span></code>: A don’t care value</p></li>
</ul>
<p>An <em>integer</em> is simply a signed integer value in decimal format. <strong>Warning:</strong>
Integer constants are limited to 32 bits. That is, they may only be in the range
<span class="math notranslate nohighlight">\([-2147483648, 2147483648)\)</span>. Integers outside this range will result in an
error.</p>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">value</span><span class="p">&gt;</span>         <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">decimal-digit</span><span class="p">&gt;</span>+ &#39; <span class="p">&lt;</span><span class="nc">binary-digit</span><span class="p">&gt;</span>*
<span class="p">&lt;</span><span class="nc">decimal-digit</span><span class="p">&gt;</span> <span class="o">::=</span> 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9
<span class="p">&lt;</span><span class="nc">binary-digit</span><span class="p">&gt;</span>  <span class="o">::=</span> 0 | 1 | x | z | m | -
<span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span>       <span class="o">::=</span> -? <span class="p">&lt;</span><span class="nc">decimal-digit</span><span class="p">&gt;</span>+
</pre></div>
</div>
</section>
<section id="strings">
<h3>Strings<a class="headerlink" href="#strings" title="Permalink to this heading">¶</a></h3>
<p>A string is a series of characters delimited by double-quote characters. Within
a string, any character except ASCII NUL (0) may be used. In addition, certain
escapes can be used:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">\n</span></code>: A newline</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">\t</span></code>: A tab</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">\ooo</span></code>: A character specified as a one, two, or three digit octal value</p></li>
</ul>
<p>All other characters may be escaped by a backslash, and become the following
character. Thus:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">\\</span></code>: A backslash</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">\&quot;</span></code>: A double-quote</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">\r</span></code>: An ‘r’ character</p></li>
</ul>
</section>
<section id="comments">
<h3>Comments<a class="headerlink" href="#comments" title="Permalink to this heading">¶</a></h3>
<p>A comment starts with a <code class="docutils literal notranslate"><span class="pre">#</span></code> character and proceeds to the end of the line. All
comments are ignored.</p>
</section>
</section>
<section id="file">
<h2>File<a class="headerlink" href="#file" title="Permalink to this heading">¶</a></h2>
<p>A file consists of an optional autoindex statement followed by zero or more
modules.</p>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">file</span><span class="p">&gt;</span> <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">autoidx-stmt</span><span class="p">&gt;</span>? <span class="p">&lt;</span><span class="nc">module</span><span class="p">&gt;</span>*
</pre></div>
</div>
<section id="autoindex-statements">
<h3>Autoindex statements<a class="headerlink" href="#autoindex-statements" title="Permalink to this heading">¶</a></h3>
<p>The autoindex statement sets the global autoindex value used by Yosys when it
needs to generate a unique name, e.g. <code class="docutils literal notranslate"><span class="pre">flattenN</span></code>. The N part is filled with
the value of the global autoindex value, which is subsequently incremented. This
global has to be dumped into RTLIL, otherwise e.g. dumping and running a pass
would have different properties than just running a pass on a warm design.</p>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">autoidx-stmt</span><span class="p">&gt;</span> <span class="o">::=</span> autoidx <span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
</pre></div>
</div>
</section>
<section id="modules">
<h3>Modules<a class="headerlink" href="#modules" title="Permalink to this heading">¶</a></h3>
<p>Declares a module, with zero or more attributes, consisting of zero or more
wires, memories, cells, processes, and connections.</p>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">module</span><span class="p">&gt;</span>            <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">attr-stmt</span><span class="p">&gt;</span>* <span class="p">&lt;</span><span class="nc">module-stmt</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">module-body</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">module-end-stmt</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">module-stmt</span><span class="p">&gt;</span>       <span class="o">::=</span> module <span class="p">&lt;</span><span class="nc">id</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">module-body</span><span class="p">&gt;</span>       <span class="o">::=</span> (<span class="p">&lt;</span><span class="nc">param-stmt</span><span class="p">&gt;</span>
                     |   <span class="p">&lt;</span><span class="nc">wire</span><span class="p">&gt;</span>
                     |   <span class="p">&lt;</span><span class="nc">memory</span><span class="p">&gt;</span>
                     |   <span class="p">&lt;</span><span class="nc">cell</span><span class="p">&gt;</span>
                     |   <span class="p">&lt;</span><span class="nc">process</span><span class="p">&gt;</span>)*
<span class="p">&lt;</span><span class="nc">param-stmt</span><span class="p">&gt;</span>        <span class="o">::=</span> parameter <span class="p">&lt;</span><span class="nc">id</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">constant</span><span class="p">&gt;</span>? <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">constant</span><span class="p">&gt;</span>          <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">value</span><span class="p">&gt;</span> | <span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span> | <span class="p">&lt;</span><span class="nc">string</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">module-end-stmt</span><span class="p">&gt;</span>   <span class="o">::=</span> end <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
</pre></div>
</div>
</section>
<section id="attribute-statements">
<h3>Attribute statements<a class="headerlink" href="#attribute-statements" title="Permalink to this heading">¶</a></h3>
<p>Declares an attribute with the given identifier and value.</p>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">attr-stmt</span><span class="p">&gt;</span> <span class="o">::=</span> attribute <span class="p">&lt;</span><span class="nc">id</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">constant</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
</pre></div>
</div>
</section>
<section id="signal-specifications">
<h3>Signal specifications<a class="headerlink" href="#signal-specifications" title="Permalink to this heading">¶</a></h3>
<p>A signal is anything that can be applied to a cell port, i.e. a constant value,
all bits or a selection of bits from a wire, or concatenations of those.</p>
<p><strong>Warning:</strong> When an integer constant is a sigspec, it is always 32 bits wide,
2’s complement. For example, a constant of <span class="math notranslate nohighlight">\(-1\)</span> is the same as
<code class="docutils literal notranslate"><span class="pre">32'11111111111111111111111111111111</span></code>, while a constant of <span class="math notranslate nohighlight">\(1\)</span> is the
same as <code class="docutils literal notranslate"><span class="pre">32'1</span></code>.</p>
<p>See <a class="reference internal" href="../CHAPTER_Overview.html#sec-rtlil-sigspec"><span class="std std-numref">Sec. 4.2.4</span></a> for an overview of signal
specifications.</p>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">sigspec</span><span class="p">&gt;</span> <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">constant</span><span class="p">&gt;</span>
           |  <span class="p">&lt;</span><span class="nc">wire-id</span><span class="p">&gt;</span>
           |  <span class="p">&lt;</span><span class="nc">sigspec</span><span class="p">&gt;</span> [ <span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span> (:<span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span>)? ]
           |  { <span class="p">&lt;</span><span class="nc">sigspec</span><span class="p">&gt;</span>* }
</pre></div>
</div>
</section>
<section id="connections">
<h3>Connections<a class="headerlink" href="#connections" title="Permalink to this heading">¶</a></h3>
<p>Declares a connection between the given signals.</p>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">conn-stmt</span><span class="p">&gt;</span> <span class="o">::=</span> connect <span class="p">&lt;</span><span class="nc">sigspec</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">sigspec</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
</pre></div>
</div>
</section>
<section id="wires">
<h3>Wires<a class="headerlink" href="#wires" title="Permalink to this heading">¶</a></h3>
<p>Declares a wire, with zero or more attributes, with the given identifier and
options in the enclosing module.</p>
<p>See <a class="reference internal" href="../CHAPTER_Overview.html#sec-rtlil-cell-wire"><span class="std std-numref">Sec. 4.2.3</span></a> for an overview of wires.</p>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">wire</span><span class="p">&gt;</span>          <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">attr-stmt</span><span class="p">&gt;</span>* <span class="p">&lt;</span><span class="nc">wire-stmt</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">wire-stmt</span><span class="p">&gt;</span>     <span class="o">::=</span> wire <span class="p">&lt;</span><span class="nc">wire-option</span><span class="p">&gt;</span>* <span class="p">&lt;</span><span class="nc">wire-id</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">wire-id</span><span class="p">&gt;</span>       <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">id</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">wire-option</span><span class="p">&gt;</span>   <span class="o">::=</span> width <span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span>
                 |  offset <span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span>
                 |  input <span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span>
                 |  output <span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span>
                 |  inout <span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span>
                 |  upto
                 |  signed
</pre></div>
</div>
</section>
<section id="memories">
<h3>Memories<a class="headerlink" href="#memories" title="Permalink to this heading">¶</a></h3>
<p>Declares a memory, with zero or more attributes, with the given identifier and
options in the enclosing module.</p>
<p>See <a class="reference internal" href="../CHAPTER_Overview.html#sec-rtlil-memory"><span class="std std-numref">Sec. 4.2.6</span></a> for an overview of memory cells, and
<a class="reference internal" href="../CHAPTER_CellLib.html#sec-memcells"><span class="std std-numref">Sec. 5.1.5</span></a> for details about memory cell types.</p>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">memory</span><span class="p">&gt;</span>        <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">attr-stmt</span><span class="p">&gt;</span>* <span class="p">&lt;</span><span class="nc">memory-stmt</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">memory-stmt</span><span class="p">&gt;</span>   <span class="o">::=</span> memory <span class="p">&lt;</span><span class="nc">memory-option</span><span class="p">&gt;</span>* <span class="p">&lt;</span><span class="nc">id</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">memory-option</span><span class="p">&gt;</span> <span class="o">::=</span> width <span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span>
                 |  size <span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span>
                 |  offset <span class="p">&lt;</span><span class="nc">integer</span><span class="p">&gt;</span>
</pre></div>
</div>
</section>
<section id="cells">
<h3>Cells<a class="headerlink" href="#cells" title="Permalink to this heading">¶</a></h3>
<p>Declares a cell, with zero or more attributes, with the given identifier and
type in the enclosing module.</p>
<p>Cells perform functions on input signals. See <a class="reference internal" href="../CHAPTER_CellLib.html#chapter-celllib"><span class="std std-numref">Chap. 5</span></a> for a detailed list of cell types.</p>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">cell</span><span class="p">&gt;</span>              <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">attr-stmt</span><span class="p">&gt;</span>* <span class="p">&lt;</span><span class="nc">cell-stmt</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">cell-body-stmt</span><span class="p">&gt;</span>* <span class="p">&lt;</span><span class="nc">cell-end-stmt</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">cell-stmt</span><span class="p">&gt;</span>         <span class="o">::=</span> cell <span class="p">&lt;</span><span class="nc">cell-type</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">cell-id</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">cell-id</span><span class="p">&gt;</span>           <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">id</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">cell-type</span><span class="p">&gt;</span>         <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">id</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">cell-body-stmt</span><span class="p">&gt;</span>    <span class="o">::=</span> parameter (signed | real)? <span class="p">&lt;</span><span class="nc">id</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">constant</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
                     |  connect <span class="p">&lt;</span><span class="nc">id</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">sigspec</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">cell-end-stmt</span><span class="p">&gt;</span>     <span class="o">::=</span> end <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
</pre></div>
</div>
</section>
<section id="processes">
<h3>Processes<a class="headerlink" href="#processes" title="Permalink to this heading">¶</a></h3>
<p>Declares a process, with zero or more attributes, with the given identifier in
the enclosing module. The body of a process consists of zero or more
assignments, exactly one switch, and zero or more syncs.</p>
<p>See <a class="reference internal" href="../CHAPTER_Overview.html#sec-rtlil-process"><span class="std std-numref">Sec. 4.2.5</span></a> for an overview of processes.</p>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">process</span><span class="p">&gt;</span>       <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">attr-stmt</span><span class="p">&gt;</span>* <span class="p">&lt;</span><span class="nc">proc-stmt</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">process-body</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">proc-end-stmt</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">proc-stmt</span><span class="p">&gt;</span>     <span class="o">::=</span> process <span class="p">&lt;</span><span class="nc">id</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">process-body</span><span class="p">&gt;</span>  <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">assign-stmt</span><span class="p">&gt;</span>* <span class="p">&lt;</span><span class="nc">switch</span><span class="p">&gt;</span>? <span class="p">&lt;</span><span class="nc">assign-stmt</span><span class="p">&gt;</span>* <span class="p">&lt;</span><span class="nc">sync</span><span class="p">&gt;</span>*
<span class="p">&lt;</span><span class="nc">assign-stmt</span><span class="p">&gt;</span>   <span class="o">::=</span> assign <span class="p">&lt;</span><span class="nc">dest-sigspec</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">src-sigspec</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">dest-sigspec</span><span class="p">&gt;</span>  <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">sigspec</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">src-sigspec</span><span class="p">&gt;</span>   <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">sigspec</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">proc-end-stmt</span><span class="p">&gt;</span> <span class="o">::=</span> end <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
</pre></div>
</div>
</section>
<section id="switches">
<h3>Switches<a class="headerlink" href="#switches" title="Permalink to this heading">¶</a></h3>
<p>Switches test a signal for equality against a list of cases. Each case specifies
a comma-separated list of signals to check against. If there are no signals in
the list, then the case is the default case. The body of a case consists of zero
or more switches and assignments. Both switches and cases may have zero or more
attributes.</p>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">switch</span><span class="p">&gt;</span>            <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">switch-stmt</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">case</span><span class="p">&gt;</span>* <span class="p">&lt;</span><span class="nc">switch-end-stmt</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">switch-stmt</span><span class="p">&gt;</span>        := <span class="p">&lt;</span><span class="nc">attr-stmt</span><span class="p">&gt;</span>* switch <span class="p">&lt;</span><span class="nc">sigspec</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">case</span><span class="p">&gt;</span>              <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">attr-stmt</span><span class="p">&gt;</span>* <span class="p">&lt;</span><span class="nc">case-stmt</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">case-body</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">case-stmt</span><span class="p">&gt;</span>         <span class="o">::=</span> case <span class="p">&lt;</span><span class="nc">compare</span><span class="p">&gt;</span>? <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">compare</span><span class="p">&gt;</span>           <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">sigspec</span><span class="p">&gt;</span> (, <span class="p">&lt;</span><span class="nc">sigspec</span><span class="p">&gt;</span>)*
<span class="p">&lt;</span><span class="nc">case-body</span><span class="p">&gt;</span>         <span class="o">::=</span> (<span class="p">&lt;</span><span class="nc">switch</span><span class="p">&gt;</span> | <span class="p">&lt;</span><span class="nc">assign-stmt</span><span class="p">&gt;</span>)*
<span class="p">&lt;</span><span class="nc">switch-end-stmt</span><span class="p">&gt;</span>   <span class="o">::=</span> end <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
</pre></div>
</div>
</section>
<section id="syncs">
<h3>Syncs<a class="headerlink" href="#syncs" title="Permalink to this heading">¶</a></h3>
<p>Syncs update signals with other signals when an event happens. Such an event may
be:</p>
<ul class="simple">
<li><p>An edge or level on a signal</p></li>
<li><p>Global clock ticks</p></li>
<li><p>Initialization</p></li>
<li><p>Always</p></li>
</ul>
<div class="highlight-BNF notranslate"><div class="highlight"><pre><span></span><span class="p">&lt;</span><span class="nc">sync</span><span class="p">&gt;</span>          <span class="o">::=</span> <span class="p">&lt;</span><span class="nc">sync-stmt</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">update-stmt</span><span class="p">&gt;</span>*
<span class="p">&lt;</span><span class="nc">sync-stmt</span><span class="p">&gt;</span>     <span class="o">::=</span> sync <span class="p">&lt;</span><span class="nc">sync-type</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">sigspec</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
                 |  sync global <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
                 |  sync init <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
                 |  sync always <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
<span class="p">&lt;</span><span class="nc">sync-type</span><span class="p">&gt;</span>     <span class="o">::=</span> low | high | posedge | negedge | edge
<span class="p">&lt;</span><span class="nc">update-stmt</span><span class="p">&gt;</span>   <span class="o">::=</span> update <span class="p">&lt;</span><span class="nc">dest-sigspec</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">src-sigspec</span><span class="p">&gt;</span> <span class="p">&lt;</span><span class="nc">eol</span><span class="p">&gt;</span>
</pre></div>
</div>
</section>
</section>
</section>


          </div>
          <div class="page-nav">
            <div class="inner"><ul class="page-nav">
  <li class="prev">
    <a href="CHAPTER_Auxprogs.html"
       title="previous chapter">← Auxiliary programs</a>
  </li>
  <li class="next">
    <a href="APPNOTE_010_Verilog_to_BLIF.html"
       title="next chapter">010: Converting Verilog to BLIF page →</a>
  </li>
</ul><div class="footer" role="contentinfo">
      &#169; Copyright 2022 YosysHQ GmbH.
    <br>
    Created using <a href="http://sphinx-doc.org/">Sphinx</a> 5.3.0 with <a href="https://github.com/schettino72/sphinx_press_theme">Press Theme</a> 0.8.0.
</div>
            </div>
          </div>
      </page>
    </div></div>
    
    
  </body>
</html>