TimeQuest Timing Analyzer report for i2c
Thu Oct 30 15:28:09 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Output Enable Times
 20. Minimum Output Enable Times
 21. Output Disable Times
 22. Minimum Output Disable Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'clock'
 31. Slow 1200mV 0C Model Hold: 'clock'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'clock'
 48. Fast 1200mV 0C Model Hold: 'clock'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Output Enable Times
 55. Minimum Output Enable Times
 56. Output Disable Times
 57. Minimum Output Disable Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Slow Corner Signal Integrity Metrics
 67. Fast Corner Signal Integrity Metrics
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; i2c                                                               ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 189.36 MHz ; 189.36 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -4.281 ; -52.866            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.419 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -47.975                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.281 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.760     ; 2.519      ;
; -4.255 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.451     ; 2.802      ;
; -4.222 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.451     ; 2.769      ;
; -4.198 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.760     ; 2.436      ;
; -4.150 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.760     ; 2.388      ;
; -4.128 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.451     ; 2.675      ;
; -4.111 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.590     ; 3.519      ;
; -4.083 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.451     ; 2.630      ;
; -4.058 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.760     ; 2.296      ;
; -4.030 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.760     ; 2.268      ;
; -4.028 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.590     ; 3.436      ;
; -4.022 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.760     ; 2.260      ;
; -3.981 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.451     ; 2.528      ;
; -3.980 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.590     ; 3.388      ;
; -3.961 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.451     ; 2.508      ;
; -3.888 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.590     ; 3.296      ;
; -3.881 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.760     ; 2.119      ;
; -3.845 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.451     ; 2.392      ;
; -3.845 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.590     ; 3.253      ;
; -3.792 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.760     ; 2.030      ;
; -3.758 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.590     ; 3.166      ;
; -3.711 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.590     ; 3.119      ;
; -3.622 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.590     ; 3.030      ;
; -3.507 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.078     ; 3.427      ;
; -3.483 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.078     ; 3.403      ;
; -3.468 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.078     ; 3.388      ;
; -3.391 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.078     ; 3.311      ;
; -3.380 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.078     ; 3.300      ;
; -3.344 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.078     ; 3.264      ;
; -3.341 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.078     ; 3.261      ;
; -3.252 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.078     ; 3.172      ;
; -3.233 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.078     ; 3.153      ;
; -3.222 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.078     ; 3.142      ;
; -3.194 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.078     ; 3.114      ;
; -3.130 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.078     ; 3.050      ;
; -3.097 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.078     ; 3.017      ;
; -3.058 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.078     ; 2.978      ;
; -2.458 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.375      ;
; -2.458 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.375      ;
; -2.458 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.375      ;
; -2.458 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.375      ;
; -2.458 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.375      ;
; -2.458 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.375      ;
; -2.458 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.375      ;
; -2.458 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.375      ;
; -2.401 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.318      ;
; -2.401 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.318      ;
; -2.401 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.318      ;
; -2.401 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.318      ;
; -2.401 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.318      ;
; -2.401 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.318      ;
; -2.401 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.318      ;
; -2.375 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.292      ;
; -2.375 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.292      ;
; -2.375 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.292      ;
; -2.375 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.292      ;
; -2.375 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.292      ;
; -2.375 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.292      ;
; -2.375 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.292      ;
; -2.375 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.292      ;
; -2.358 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.275      ;
; -2.358 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.275      ;
; -2.358 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.275      ;
; -2.358 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.275      ;
; -2.358 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.275      ;
; -2.358 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.275      ;
; -2.358 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.275      ;
; -2.352 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.476     ; 1.874      ;
; -2.352 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.476     ; 1.874      ;
; -2.351 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.476     ; 1.873      ;
; -2.351 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.476     ; 1.873      ;
; -2.327 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.244      ;
; -2.327 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.244      ;
; -2.327 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.244      ;
; -2.327 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.244      ;
; -2.327 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.244      ;
; -2.327 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.244      ;
; -2.327 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.244      ;
; -2.327 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.244      ;
; -2.274 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.191      ;
; -2.274 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.191      ;
; -2.274 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.191      ;
; -2.274 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.191      ;
; -2.274 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.191      ;
; -2.274 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.191      ;
; -2.274 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.191      ;
; -2.235 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.152      ;
; -2.235 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.152      ;
; -2.235 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.152      ;
; -2.235 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.152      ;
; -2.235 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.152      ;
; -2.235 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.152      ;
; -2.235 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.152      ;
; -2.235 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.152      ;
; -2.219 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.136      ;
; -2.219 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.136      ;
; -2.219 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.136      ;
; -2.219 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.136      ;
; -2.219 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.136      ;
; -2.219 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.136      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.419 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; clock        ; clock       ; 0.000        ; 0.097      ; 0.702      ;
; 0.422 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; clock        ; clock       ; 0.000        ; 0.097      ; 0.705      ;
; 0.422 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; clock        ; clock       ; 0.000        ; 0.097      ; 0.705      ;
; 0.428 ; i2c:maquina|fstate.ROW                                                                         ; i2c:maquina|fstate.ACK_Estado                                                                  ; clock        ; clock       ; 0.000        ; 0.082      ; 0.696      ;
; 0.440 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 0.000        ; 0.043      ; 0.669      ;
; 0.448 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.716      ;
; 0.449 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.717      ;
; 0.450 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.718      ;
; 0.451 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.719      ;
; 0.451 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.719      ;
; 0.551 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 1.284      ; 2.021      ;
; 0.590 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; clock        ; clock       ; 0.000        ; 0.097      ; 0.873      ;
; 0.591 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; clock        ; clock       ; 0.000        ; 0.097      ; 0.874      ;
; 0.592 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; clock        ; clock       ; 0.000        ; 0.097      ; 0.875      ;
; 0.594 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 1.487      ; 2.267      ;
; 0.608 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 0.000        ; 1.487      ; 2.281      ;
; 0.640 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.907      ;
; 0.642 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.913      ;
; 0.654 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.921      ;
; 0.656 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.923      ;
; 0.659 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.926      ;
; 0.662 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.929      ;
; 0.675 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 0.942      ;
; 0.909 ; i2c:maquina|fstate.Oscioso                                                                     ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 0.082      ; 1.177      ;
; 0.958 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.225      ;
; 0.960 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.228      ;
; 0.970 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.237      ;
; 0.972 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.240      ;
; 0.975 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.242      ;
; 0.977 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.244      ;
; 0.978 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.245      ;
; 0.978 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.245      ;
; 0.983 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.250      ;
; 0.986 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.253      ;
; 0.988 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.255      ;
; 0.991 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.258      ;
; 1.079 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.346      ;
; 1.081 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.348      ;
; 1.081 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.348      ;
; 1.082 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.349      ;
; 1.086 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.353      ;
; 1.086 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.353      ;
; 1.087 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.354      ;
; 1.093 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.360      ;
; 1.096 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.363      ;
; 1.098 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.365      ;
; 1.099 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.366      ;
; 1.101 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.368      ;
; 1.104 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.371      ;
; 1.109 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.376      ;
; 1.112 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.379      ;
; 1.114 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.381      ;
; 1.117 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.384      ;
; 1.207 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.474      ;
; 1.208 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.475      ;
; 1.213 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.480      ;
; 1.219 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.486      ;
; 1.222 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.489      ;
; 1.224 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.491      ;
; 1.225 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.492      ;
; 1.227 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.494      ;
; 1.235 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.502      ;
; 1.240 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.507      ;
; 1.334 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.601      ;
; 1.348 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.081      ; 1.615      ;
; 1.769 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.036      ;
; 1.769 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.036      ;
; 1.769 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.036      ;
; 1.769 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.036      ;
; 1.769 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.036      ;
; 1.769 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.036      ;
; 1.805 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.072      ;
; 1.805 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.072      ;
; 1.805 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.072      ;
; 1.805 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.072      ;
; 1.883 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.150      ;
; 1.883 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.150      ;
; 1.883 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.150      ;
; 1.883 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.150      ;
; 1.883 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.150      ;
; 1.883 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.081      ; 2.150      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.187  ; 0.375        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; 0.208  ; 0.396        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.224  ; 0.412        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; 0.225  ; 0.413        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.261  ; 0.449        ; 0.188          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; 0.340  ; 0.560        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.340  ; 0.560        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.340  ; 0.560        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.340  ; 0.560        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.340  ; 0.560        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.340  ; 0.560        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.340  ; 0.560        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.Guardar_Dato|clk                                                                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10|datac                                                                                   ;
; 0.348  ; 0.568        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; 0.348  ; 0.568        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; 0.348  ; 0.568        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; 0.348  ; 0.568        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; 0.348  ; 0.568        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; 0.348  ; 0.568        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; 0.348  ; 0.568        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10|combout                                                                                 ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.Guardar_dir|clk                                                                 ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; 0.366  ; 0.586        ; 0.220          ; High Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 2.599 ; 2.916 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 0.912 ; 0.609 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATO[*]   ; clock      ; 9.152 ; 9.287 ; Rise       ; clock           ;
;  DATO[0]  ; clock      ; 7.579 ; 7.603 ; Rise       ; clock           ;
;  DATO[1]  ; clock      ; 7.879 ; 7.884 ; Rise       ; clock           ;
;  DATO[2]  ; clock      ; 9.152 ; 9.287 ; Rise       ; clock           ;
;  DATO[3]  ; clock      ; 7.895 ; 7.914 ; Rise       ; clock           ;
;  DATO[4]  ; clock      ; 7.578 ; 7.601 ; Rise       ; clock           ;
;  DATO[5]  ; clock      ; 7.558 ; 7.581 ; Rise       ; clock           ;
;  DATO[6]  ; clock      ; 7.587 ; 7.611 ; Rise       ; clock           ;
;  DATO[7]  ; clock      ; 7.839 ; 7.847 ; Rise       ; clock           ;
; Prueba    ; clock      ; 6.593 ; 6.571 ; Rise       ; clock           ;
; SDA       ; clock      ; 6.613 ; 6.591 ; Rise       ; clock           ;
; cout1     ; clock      ; 5.347 ; 5.325 ; Rise       ; clock           ;
; cout2     ; clock      ; 5.466 ; 5.506 ; Rise       ; clock           ;
; cout3     ; clock      ; 8.860 ; 8.989 ; Rise       ; clock           ;
; cout4     ; clock      ; 9.582 ; 9.469 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.236 ; 4.300 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATO[*]   ; clock      ; 7.365 ; 7.388 ; Rise       ; clock           ;
;  DATO[0]  ; clock      ; 7.387 ; 7.409 ; Rise       ; clock           ;
;  DATO[1]  ; clock      ; 7.675 ; 7.679 ; Rise       ; clock           ;
;  DATO[2]  ; clock      ; 8.946 ; 9.080 ; Rise       ; clock           ;
;  DATO[3]  ; clock      ; 7.690 ; 7.708 ; Rise       ; clock           ;
;  DATO[4]  ; clock      ; 7.386 ; 7.408 ; Rise       ; clock           ;
;  DATO[5]  ; clock      ; 7.365 ; 7.388 ; Rise       ; clock           ;
;  DATO[6]  ; clock      ; 7.395 ; 7.417 ; Rise       ; clock           ;
;  DATO[7]  ; clock      ; 7.636 ; 7.643 ; Rise       ; clock           ;
; Prueba    ; clock      ; 6.441 ; 6.419 ; Rise       ; clock           ;
; SDA       ; clock      ; 6.461 ; 6.439 ; Rise       ; clock           ;
; cout1     ; clock      ; 5.245 ; 5.224 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.189 ; 4.253 ; Rise       ; clock           ;
; cout3     ; clock      ; 8.084 ; 8.204 ; Rise       ; clock           ;
; cout4     ; clock      ; 8.265 ; 8.144 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.189 ; 4.253 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 6.751 ; 6.751 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 6.241 ; 6.271 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; clock      ; 6.621     ; 6.739     ; Rise       ; clock           ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; clock      ; 6.229     ; 6.229     ; Rise       ; clock           ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 211.42 MHz ; 211.42 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -3.730 ; -45.551           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.387 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -47.975                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.730 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.480     ; 2.249      ;
; -3.713 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.186     ; 2.526      ;
; -3.660 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.186     ; 2.473      ;
; -3.660 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.480     ; 2.179      ;
; -3.614 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.480     ; 2.133      ;
; -3.601 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.186     ; 2.414      ;
; -3.591 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.456     ; 3.134      ;
; -3.541 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.456     ; 3.084      ;
; -3.537 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.186     ; 2.350      ;
; -3.534 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.480     ; 2.053      ;
; -3.521 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.480     ; 2.040      ;
; -3.513 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.480     ; 2.032      ;
; -3.475 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.456     ; 3.018      ;
; -3.474 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.186     ; 2.287      ;
; -3.432 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.186     ; 2.245      ;
; -3.430 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.456     ; 2.973      ;
; -3.375 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.480     ; 1.894      ;
; -3.356 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.456     ; 2.899      ;
; -3.354 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -2.186     ; 2.167      ;
; -3.314 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.456     ; 2.857      ;
; -3.300 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -2.480     ; 1.819      ;
; -3.236 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.456     ; 2.779      ;
; -3.196 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.456     ; 2.739      ;
; -3.117 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.982     ; 3.134      ;
; -3.077 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.982     ; 3.094      ;
; -3.012 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.982     ; 3.029      ;
; -3.005 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.982     ; 3.022      ;
; -2.965 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.982     ; 2.982      ;
; -2.935 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.982     ; 2.952      ;
; -2.889 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.982     ; 2.906      ;
; -2.878 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.982     ; 2.895      ;
; -2.838 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.982     ; 2.855      ;
; -2.812 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.982     ; 2.829      ;
; -2.784 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.982     ; 2.801      ;
; -2.758 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.982     ; 2.775      ;
; -2.718 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.982     ; 2.735      ;
; -2.709 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.982     ; 2.726      ;
; -2.105 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.031      ;
; -2.105 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.031      ;
; -2.105 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.031      ;
; -2.105 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.031      ;
; -2.105 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.031      ;
; -2.105 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.031      ;
; -2.105 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.031      ;
; -2.105 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.073     ; 3.031      ;
; -2.080 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.074     ; 3.005      ;
; -2.080 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.074     ; 3.005      ;
; -2.080 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.074     ; 3.005      ;
; -2.080 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.074     ; 3.005      ;
; -2.080 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.074     ; 3.005      ;
; -2.080 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.074     ; 3.005      ;
; -2.080 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.074     ; 3.005      ;
; -2.040 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.343     ; 1.696      ;
; -2.040 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.343     ; 1.696      ;
; -2.040 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -1.343     ; 1.696      ;
; -2.040 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -1.343     ; 1.696      ;
; -2.035 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.961      ;
; -2.035 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.961      ;
; -2.035 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.961      ;
; -2.035 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.961      ;
; -2.035 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.961      ;
; -2.035 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.961      ;
; -2.035 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.961      ;
; -2.035 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.961      ;
; -2.019 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.944      ;
; -2.019 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.944      ;
; -2.019 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.944      ;
; -2.019 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.944      ;
; -2.019 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.944      ;
; -2.019 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.944      ;
; -2.019 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.944      ;
; -1.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.915      ;
; -1.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.915      ;
; -1.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.915      ;
; -1.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.915      ;
; -1.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.915      ;
; -1.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.915      ;
; -1.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.915      ;
; -1.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.915      ;
; -1.968 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.893      ;
; -1.968 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.893      ;
; -1.968 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.893      ;
; -1.968 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.893      ;
; -1.968 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.893      ;
; -1.968 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.893      ;
; -1.968 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.893      ;
; -1.909 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.835      ;
; -1.909 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.835      ;
; -1.909 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.835      ;
; -1.909 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.835      ;
; -1.909 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.835      ;
; -1.909 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.835      ;
; -1.909 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.835      ;
; -1.909 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.073     ; 2.835      ;
; -1.896 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.821      ;
; -1.896 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.821      ;
; -1.896 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.821      ;
; -1.896 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.821      ;
; -1.896 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.821      ;
; -1.896 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.074     ; 2.821      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; clock        ; clock       ; 0.000        ; 0.088      ; 0.646      ;
; 0.389 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; clock        ; clock       ; 0.000        ; 0.088      ; 0.648      ;
; 0.390 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; clock        ; clock       ; 0.000        ; 0.088      ; 0.649      ;
; 0.396 ; i2c:maquina|fstate.ROW                                                                         ; i2c:maquina|fstate.ACK_Estado                                                                  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.640      ;
; 0.414 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.661      ;
; 0.506 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 1.125      ; 1.802      ;
; 0.538 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; clock        ; clock       ; 0.000        ; 0.088      ; 0.797      ;
; 0.541 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; clock        ; clock       ; 0.000        ; 0.088      ; 0.800      ;
; 0.541 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; clock        ; clock       ; 0.000        ; 0.088      ; 0.800      ;
; 0.547 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 1.305      ; 2.023      ;
; 0.570 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 0.000        ; 1.305      ; 2.046      ;
; 0.584 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.828      ;
; 0.585 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.074      ; 0.830      ;
; 0.586 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.074      ; 0.832      ;
; 0.588 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.074      ; 0.834      ;
; 0.589 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.835      ;
; 0.595 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.074      ; 0.840      ;
; 0.600 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.074      ; 0.845      ;
; 0.600 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.074      ; 0.845      ;
; 0.605 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.073      ; 0.849      ;
; 0.615 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.074      ; 0.860      ;
; 0.830 ; i2c:maquina|fstate.Oscioso                                                                     ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 0.073      ; 1.074      ;
; 0.872 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.116      ;
; 0.874 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.119      ;
; 0.874 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.120      ;
; 0.877 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.122      ;
; 0.878 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.123      ;
; 0.879 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.123      ;
; 0.881 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.126      ;
; 0.884 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.129      ;
; 0.885 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.129      ;
; 0.887 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.132      ;
; 0.888 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.133      ;
; 0.888 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.133      ;
; 0.890 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.134      ;
; 0.895 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.140      ;
; 0.899 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.144      ;
; 0.971 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.215      ;
; 0.973 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.218      ;
; 0.974 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.218      ;
; 0.975 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.219      ;
; 0.980 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.225      ;
; 0.984 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.229      ;
; 0.984 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.228      ;
; 0.985 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.229      ;
; 0.986 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.230      ;
; 0.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.233      ;
; 0.989 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.233      ;
; 0.991 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.236      ;
; 0.994 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.239      ;
; 0.995 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.239      ;
; 0.998 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.243      ;
; 1.000 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.244      ;
; 1.005 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.250      ;
; 1.009 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.254      ;
; 1.084 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.328      ;
; 1.085 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.329      ;
; 1.090 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.335      ;
; 1.094 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.338      ;
; 1.095 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.339      ;
; 1.099 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.343      ;
; 1.101 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.346      ;
; 1.104 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.349      ;
; 1.105 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.349      ;
; 1.115 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.360      ;
; 1.194 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.438      ;
; 1.204 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.448      ;
; 1.615 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.859      ;
; 1.615 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.859      ;
; 1.615 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.859      ;
; 1.615 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.859      ;
; 1.615 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.859      ;
; 1.615 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.859      ;
; 1.642 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.887      ;
; 1.642 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.887      ;
; 1.642 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.887      ;
; 1.642 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.074      ; 1.887      ;
; 1.723 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.967      ;
; 1.723 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.967      ;
; 1.723 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.967      ;
; 1.723 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.967      ;
; 1.723 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.967      ;
; 1.723 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.073      ; 1.967      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.161  ; 0.347        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; 0.198  ; 0.384        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.214  ; 0.400        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; 0.234  ; 0.420        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.251  ; 0.437        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; 0.307  ; 0.307        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.Guardar_Dato|clk                                                                ;
; 0.310  ; 0.310        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10|datac                                                                                   ;
; 0.321  ; 0.321        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10|combout                                                                                 ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; 0.335  ; 0.553        ; 0.218          ; High Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; 0.343  ; 0.561        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; maquina|fstate.Guardar_dir|clk                                                                 ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst9|datad                                                                                    ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10~clkctrl|inclk[0]                                                                        ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst10~clkctrl|outclk                                                                          ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; 0.360  ; 0.578        ; 0.218          ; High Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 2.238 ; 2.469 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 0.913 ; 0.693 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATO[*]   ; clock      ; 8.689 ; 8.801 ; Rise       ; clock           ;
;  DATO[0]  ; clock      ; 7.139 ; 7.143 ; Rise       ; clock           ;
;  DATO[1]  ; clock      ; 7.417 ; 7.391 ; Rise       ; clock           ;
;  DATO[2]  ; clock      ; 8.689 ; 8.801 ; Rise       ; clock           ;
;  DATO[3]  ; clock      ; 7.434 ; 7.430 ; Rise       ; clock           ;
;  DATO[4]  ; clock      ; 7.138 ; 7.141 ; Rise       ; clock           ;
;  DATO[5]  ; clock      ; 7.118 ; 7.121 ; Rise       ; clock           ;
;  DATO[6]  ; clock      ; 7.148 ; 7.151 ; Rise       ; clock           ;
;  DATO[7]  ; clock      ; 7.383 ; 7.357 ; Rise       ; clock           ;
; Prueba    ; clock      ; 6.249 ; 6.179 ; Rise       ; clock           ;
; SDA       ; clock      ; 6.269 ; 6.199 ; Rise       ; clock           ;
; cout1     ; clock      ; 5.174 ; 5.101 ; Rise       ; clock           ;
; cout2     ; clock      ; 5.263 ; 5.259 ; Rise       ; clock           ;
; cout3     ; clock      ; 8.272 ; 8.419 ; Rise       ; clock           ;
; cout4     ; clock      ; 8.952 ; 8.774 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.136 ; 4.193 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATO[*]   ; clock      ; 6.945 ; 6.948 ; Rise       ; clock           ;
;  DATO[0]  ; clock      ; 6.966 ; 6.969 ; Rise       ; clock           ;
;  DATO[1]  ; clock      ; 7.233 ; 7.207 ; Rise       ; clock           ;
;  DATO[2]  ; clock      ; 8.504 ; 8.615 ; Rise       ; clock           ;
;  DATO[3]  ; clock      ; 7.250 ; 7.245 ; Rise       ; clock           ;
;  DATO[4]  ; clock      ; 6.965 ; 6.968 ; Rise       ; clock           ;
;  DATO[5]  ; clock      ; 6.945 ; 6.948 ; Rise       ; clock           ;
;  DATO[6]  ; clock      ; 6.975 ; 6.977 ; Rise       ; clock           ;
;  DATO[7]  ; clock      ; 7.200 ; 7.174 ; Rise       ; clock           ;
; Prueba    ; clock      ; 6.112 ; 6.044 ; Rise       ; clock           ;
; SDA       ; clock      ; 6.132 ; 6.064 ; Rise       ; clock           ;
; cout1     ; clock      ; 5.081 ; 5.011 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.092 ; 4.149 ; Rise       ; clock           ;
; cout3     ; clock      ; 7.569 ; 7.709 ; Rise       ; clock           ;
; cout4     ; clock      ; 7.773 ; 7.613 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.092 ; 4.149 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 6.111 ; 6.110 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 5.746 ; 5.746 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; clock      ; 6.051     ; 6.051     ; Rise       ; clock           ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; clock      ; 5.688     ; 5.793     ; Rise       ; clock           ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -1.681 ; -15.802           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.075 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -40.712                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.681 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.453     ; 1.215      ;
; -1.667 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.314     ; 1.340      ;
; -1.641 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.314     ; 1.314      ;
; -1.633 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.453     ; 1.167      ;
; -1.614 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.453     ; 1.148      ;
; -1.597 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.314     ; 1.270      ;
; -1.573 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.314     ; 1.246      ;
; -1.563 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.453     ; 1.097      ;
; -1.548 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.453     ; 1.082      ;
; -1.542 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.453     ; 1.076      ;
; -1.534 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.314     ; 1.207      ;
; -1.503 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.766     ; 1.724      ;
; -1.498 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.314     ; 1.171      ;
; -1.473 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.453     ; 1.007      ;
; -1.455 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.766     ; 1.676      ;
; -1.436 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.766     ; 1.657      ;
; -1.431 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 1.000        ; -1.314     ; 1.104      ;
; -1.427 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 1.000        ; -1.453     ; 0.961      ;
; -1.385 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.766     ; 1.606      ;
; -1.363 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.766     ; 1.584      ;
; -1.319 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.766     ; 1.540      ;
; -1.295 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.766     ; 1.516      ;
; -1.249 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.766     ; 1.470      ;
; -1.203 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.520     ; 1.670      ;
; -1.158 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.520     ; 1.625      ;
; -1.156 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.520     ; 1.623      ;
; -1.133 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.520     ; 1.600      ;
; -1.111 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.520     ; 1.578      ;
; -1.090 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.520     ; 1.557      ;
; -1.086 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.520     ; 1.553      ;
; -1.070 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.520     ; 1.537      ;
; -1.043 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.520     ; 1.510      ;
; -1.023 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.520     ; 1.490      ;
; -1.016 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.520     ; 1.483      ;
; -0.969 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.520     ; 1.436      ;
; -0.948 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.520     ; 1.415      ;
; -0.901 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.520     ; 1.368      ;
; -0.669 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.614      ;
; -0.669 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.614      ;
; -0.669 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.614      ;
; -0.669 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.614      ;
; -0.669 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.614      ;
; -0.669 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.614      ;
; -0.669 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.614      ;
; -0.669 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.614      ;
; -0.628 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.572      ;
; -0.628 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.572      ;
; -0.628 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.572      ;
; -0.628 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.572      ;
; -0.628 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.572      ;
; -0.628 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.572      ;
; -0.628 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.572      ;
; -0.621 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.566      ;
; -0.621 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.566      ;
; -0.621 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.566      ;
; -0.621 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.566      ;
; -0.621 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.566      ;
; -0.621 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.566      ;
; -0.621 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.566      ;
; -0.621 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.566      ;
; -0.602 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.546      ;
; -0.602 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.546      ;
; -0.602 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.546      ;
; -0.602 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.546      ;
; -0.602 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.546      ;
; -0.602 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.546      ;
; -0.602 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.546      ;
; -0.602 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.547      ;
; -0.602 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.547      ;
; -0.602 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.547      ;
; -0.602 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.547      ;
; -0.602 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.547      ;
; -0.602 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.547      ;
; -0.602 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.547      ;
; -0.602 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.547      ;
; -0.601 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.708     ; 0.880      ;
; -0.601 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.708     ; 0.880      ;
; -0.600 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 1.000        ; -0.708     ; 0.879      ;
; -0.600 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 1.000        ; -0.708     ; 0.879      ;
; -0.558 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.502      ;
; -0.558 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.502      ;
; -0.558 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.502      ;
; -0.558 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.502      ;
; -0.558 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.502      ;
; -0.558 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.502      ;
; -0.558 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.502      ;
; -0.551 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.496      ;
; -0.551 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.496      ;
; -0.551 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.496      ;
; -0.551 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.496      ;
; -0.551 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.496      ;
; -0.551 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.496      ;
; -0.551 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.496      ;
; -0.551 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.496      ;
; -0.534 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.478      ;
; -0.534 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.478      ;
; -0.534 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.478      ;
; -0.534 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.478      ;
; -0.534 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.478      ;
; -0.534 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.478      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.075 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 0.856      ; 1.015      ;
; 0.075 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 0.749      ; 0.908      ;
; 0.086 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.ROW                                                                         ; clock        ; clock       ; 0.000        ; 0.856      ; 1.026      ;
; 0.185 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; clock        ; clock       ; 0.000        ; 0.049      ; 0.318      ;
; 0.187 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; clock        ; clock       ; 0.000        ; 0.049      ; 0.320      ;
; 0.188 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; clock        ; clock       ; 0.000        ; 0.049      ; 0.321      ;
; 0.188 ; i2c:maquina|fstate.ROW                                                                         ; i2c:maquina|fstate.ACK_Estado                                                                  ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.198 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; i2c:maquina|fstate.Guardar_Dato                                                                ; i2c:maquina|fstate.Guardar_Dato                                                                ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; i2c:maquina|fstate.Guardar_dir                                                                 ; i2c:maquina|fstate.Guardar_dir                                                                 ; clock        ; clock       ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.327      ;
; 0.258 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; clock        ; clock       ; 0.000        ; 0.049      ; 0.391      ;
; 0.259 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; clock        ; clock       ; 0.000        ; 0.049      ; 0.392      ;
; 0.261 ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; clock        ; clock       ; 0.000        ; 0.049      ; 0.394      ;
; 0.291 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.297 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.426      ;
; 0.302 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.428      ;
; 0.307 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.434      ;
; 0.420 ; i2c:maquina|fstate.Oscioso                                                                     ; i2c:maquina|fstate.Oscioso                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.546      ;
; 0.440 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.567      ;
; 0.441 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.568      ;
; 0.446 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.573      ;
; 0.447 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.574      ;
; 0.450 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.577      ;
; 0.451 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.580      ;
; 0.454 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.583      ;
; 0.457 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.584      ;
; 0.459 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.586      ;
; 0.460 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.587      ;
; 0.503 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.630      ;
; 0.504 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.630      ;
; 0.505 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.631      ;
; 0.506 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.633      ;
; 0.508 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.634      ;
; 0.509 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.636      ;
; 0.512 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.639      ;
; 0.517 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.643      ;
; 0.517 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.644      ;
; 0.520 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.646      ;
; 0.520 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.646      ;
; 0.522 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.649      ;
; 0.523 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.650      ;
; 0.525 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.652      ;
; 0.526 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.653      ;
; 0.571 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.697      ;
; 0.574 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.700      ;
; 0.575 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.702      ;
; 0.578 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.705      ;
; 0.583 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.709      ;
; 0.583 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.709      ;
; 0.586 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.712      ;
; 0.588 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.715      ;
; 0.591 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.718      ;
; 0.637 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.763      ;
; 0.649 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.775      ;
; 0.815 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.941      ;
; 0.815 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.941      ;
; 0.815 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.941      ;
; 0.815 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.941      ;
; 0.815 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.941      ;
; 0.815 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.941      ;
; 0.829 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.956      ;
; 0.829 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.956      ;
; 0.829 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.956      ;
; 0.829 ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.956      ;
; 0.865 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.991      ;
; 0.865 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.991      ;
; 0.865 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.991      ;
; 0.865 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.991      ;
; 0.865 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.991      ;
; 0.865 ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ; clock        ; clock       ; 0.000        ; 0.042      ; 0.991      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                              ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clock ; Rise       ; clock                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg1:shift7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[0] ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[1] ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[2] ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[3] ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[4] ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[5] ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[6] ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter1:con8|lpm_counter:LPM_COUNTER_component|cntr_7hj:auto_generated|counter_reg_bit[7] ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_shiftreg0:shift8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[0] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[1] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[2] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[3] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[4] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[5] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; lpm_counter0:con7|lpm_counter:LPM_COUNTER_component|cntr_8hj:auto_generated|counter_reg_bit[6] ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.ACK_Estado                                                                  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.Oscioso                                                                     ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.ROW                                                                         ;
; -0.054 ; 0.130        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.Guardar_dir                                                                 ;
; -0.048 ; 0.136        ; 0.184          ; Low Pulse Width ; clock ; Rise       ; i2c:maquina|fstate.Guardar_Dato                                                                ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift7|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con8|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; shift8|LPM_SHIFTREG_component|dffs[7]|clk                                                      ;
; 0.106  ; 0.106        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.106  ; 0.106        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.106  ; 0.106        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.106  ; 0.106        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.106  ; 0.106        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.106  ; 0.106        ; 0.000          ; Low Pulse Width ; clock ; Rise       ; con7|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 1.326 ; 1.873 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; SDA       ; clock      ; 0.497 ; -0.058 ; Rise       ; clock           ;
+-----------+------------+-------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATO[*]   ; clock      ; 5.035 ; 5.162 ; Rise       ; clock           ;
;  DATO[0]  ; clock      ; 4.010 ; 4.080 ; Rise       ; clock           ;
;  DATO[1]  ; clock      ; 4.150 ; 4.241 ; Rise       ; clock           ;
;  DATO[2]  ; clock      ; 5.035 ; 5.162 ; Rise       ; clock           ;
;  DATO[3]  ; clock      ; 4.175 ; 4.267 ; Rise       ; clock           ;
;  DATO[4]  ; clock      ; 4.009 ; 4.079 ; Rise       ; clock           ;
;  DATO[5]  ; clock      ; 3.989 ; 4.059 ; Rise       ; clock           ;
;  DATO[6]  ; clock      ; 4.019 ; 4.089 ; Rise       ; clock           ;
;  DATO[7]  ; clock      ; 4.131 ; 4.221 ; Rise       ; clock           ;
; Prueba    ; clock      ; 3.517 ; 3.610 ; Rise       ; clock           ;
; SDA       ; clock      ; 3.537 ; 3.630 ; Rise       ; clock           ;
; cout1     ; clock      ; 2.802 ; 2.903 ; Rise       ; clock           ;
; cout2     ; clock      ; 2.848 ; 2.964 ; Rise       ; clock           ;
; cout3     ; clock      ; 4.667 ; 4.663 ; Rise       ; clock           ;
; cout4     ; clock      ; 4.940 ; 5.006 ; Rise       ; clock           ;
; cout2     ; clock      ; 2.261 ; 2.698 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATO[*]   ; clock      ; 3.891 ; 3.960 ; Rise       ; clock           ;
;  DATO[0]  ; clock      ; 3.911 ; 3.981 ; Rise       ; clock           ;
;  DATO[1]  ; clock      ; 4.046 ; 4.135 ; Rise       ; clock           ;
;  DATO[2]  ; clock      ; 4.930 ; 5.055 ; Rise       ; clock           ;
;  DATO[3]  ; clock      ; 4.070 ; 4.160 ; Rise       ; clock           ;
;  DATO[4]  ; clock      ; 3.911 ; 3.980 ; Rise       ; clock           ;
;  DATO[5]  ; clock      ; 3.891 ; 3.960 ; Rise       ; clock           ;
;  DATO[6]  ; clock      ; 3.921 ; 3.989 ; Rise       ; clock           ;
;  DATO[7]  ; clock      ; 4.028 ; 4.116 ; Rise       ; clock           ;
; Prueba    ; clock      ; 3.438 ; 3.529 ; Rise       ; clock           ;
; SDA       ; clock      ; 3.458 ; 3.549 ; Rise       ; clock           ;
; cout1     ; clock      ; 2.753 ; 2.851 ; Rise       ; clock           ;
; cout2     ; clock      ; 2.239 ; 2.675 ; Rise       ; clock           ;
; cout3     ; clock      ; 4.286 ; 4.278 ; Rise       ; clock           ;
; cout4     ; clock      ; 4.300 ; 4.333 ; Rise       ; clock           ;
; cout2     ; clock      ; 2.239 ; 2.675 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 4.355 ; 4.351 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 3.433 ; 3.433 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; clock      ; 4.415     ; 4.415     ; Rise       ; clock           ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; SDA       ; clock      ; 3.490     ; 3.548     ; Rise       ; clock           ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.281  ; 0.075 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -4.281  ; 0.075 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -52.866 ; 0.0   ; 0.0      ; 0.0     ; -47.975             ;
;  clock           ; -52.866 ; 0.000 ; N/A      ; N/A     ; -47.975             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 2.599 ; 2.916 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SDA       ; clock      ; 0.913 ; 0.693 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATO[*]   ; clock      ; 9.152 ; 9.287 ; Rise       ; clock           ;
;  DATO[0]  ; clock      ; 7.579 ; 7.603 ; Rise       ; clock           ;
;  DATO[1]  ; clock      ; 7.879 ; 7.884 ; Rise       ; clock           ;
;  DATO[2]  ; clock      ; 9.152 ; 9.287 ; Rise       ; clock           ;
;  DATO[3]  ; clock      ; 7.895 ; 7.914 ; Rise       ; clock           ;
;  DATO[4]  ; clock      ; 7.578 ; 7.601 ; Rise       ; clock           ;
;  DATO[5]  ; clock      ; 7.558 ; 7.581 ; Rise       ; clock           ;
;  DATO[6]  ; clock      ; 7.587 ; 7.611 ; Rise       ; clock           ;
;  DATO[7]  ; clock      ; 7.839 ; 7.847 ; Rise       ; clock           ;
; Prueba    ; clock      ; 6.593 ; 6.571 ; Rise       ; clock           ;
; SDA       ; clock      ; 6.613 ; 6.591 ; Rise       ; clock           ;
; cout1     ; clock      ; 5.347 ; 5.325 ; Rise       ; clock           ;
; cout2     ; clock      ; 5.466 ; 5.506 ; Rise       ; clock           ;
; cout3     ; clock      ; 8.860 ; 8.989 ; Rise       ; clock           ;
; cout4     ; clock      ; 9.582 ; 9.469 ; Rise       ; clock           ;
; cout2     ; clock      ; 4.236 ; 4.300 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATO[*]   ; clock      ; 3.891 ; 3.960 ; Rise       ; clock           ;
;  DATO[0]  ; clock      ; 3.911 ; 3.981 ; Rise       ; clock           ;
;  DATO[1]  ; clock      ; 4.046 ; 4.135 ; Rise       ; clock           ;
;  DATO[2]  ; clock      ; 4.930 ; 5.055 ; Rise       ; clock           ;
;  DATO[3]  ; clock      ; 4.070 ; 4.160 ; Rise       ; clock           ;
;  DATO[4]  ; clock      ; 3.911 ; 3.980 ; Rise       ; clock           ;
;  DATO[5]  ; clock      ; 3.891 ; 3.960 ; Rise       ; clock           ;
;  DATO[6]  ; clock      ; 3.921 ; 3.989 ; Rise       ; clock           ;
;  DATO[7]  ; clock      ; 4.028 ; 4.116 ; Rise       ; clock           ;
; Prueba    ; clock      ; 3.438 ; 3.529 ; Rise       ; clock           ;
; SDA       ; clock      ; 3.458 ; 3.549 ; Rise       ; clock           ;
; cout1     ; clock      ; 2.753 ; 2.851 ; Rise       ; clock           ;
; cout2     ; clock      ; 2.239 ; 2.675 ; Rise       ; clock           ;
; cout3     ; clock      ; 4.286 ; 4.278 ; Rise       ; clock           ;
; cout4     ; clock      ; 4.300 ; 4.333 ; Rise       ; clock           ;
; cout2     ; clock      ; 2.239 ; 2.675 ; Fall       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Prueba        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cout1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cout2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cout3         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cout4         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Prueba        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; cout1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; cout2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; cout3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.36 V              ; -0.00376 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.36 V             ; -0.00376 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; cout4         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.36 V              ; -0.00376 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.36 V             ; -0.00376 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; DATO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.33 V              ; -0.0027 V           ; 0.131 V                              ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.33 V             ; -0.0027 V          ; 0.131 V                             ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; DATO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-07 V                    ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-10 s                   ; 7.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-07 V                   ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-10 s                  ; 7.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Prueba        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; cout1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; cout2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; cout3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; cout4         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; DATO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; DATO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DATO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 400      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 400      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 27    ; 27   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 30 15:28:06 2025
Info: Command: quartus_sta i2c -c i2c
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'i2c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.281
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.281       -52.866 clock 
Info (332146): Worst-case hold slack is 0.419
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.419         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -47.975 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.730
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.730       -45.551 clock 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.387         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -47.975 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.681       -15.802 clock 
Info (332146): Worst-case hold slack is 0.075
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.075         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -40.712 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 491 megabytes
    Info: Processing ended: Thu Oct 30 15:28:09 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


