// Seed: 917402563
module module_0 #(
    parameter id_12 = 32'd19
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire _id_12;
  inout supply1 id_11;
  inout wire id_10;
  inout supply0 id_9;
  output supply1 id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_15;
  assign id_9 = {1{id_10}};
  wire id_16;
  ;
  assign id_11 = -1;
  assign id_15[id_12] = 1;
  assign id_8 = -1'b0;
  initial begin : LABEL_0
    begin : LABEL_1
      $signed(83);
      ;
    end
  end
endmodule
module module_1 #(
    parameter id_1  = 32'd97,
    parameter id_10 = 32'd92,
    parameter id_11 = 32'd74,
    parameter id_12 = 32'd28,
    parameter id_13 = 32'd81,
    parameter id_19 = 32'd74,
    parameter id_6  = 32'd18
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    _id_11,
    _id_12,
    _id_13,
    id_14
);
  inout wire id_14;
  input wire _id_13;
  inout wire _id_12;
  inout wire _id_11;
  output wire _id_10;
  output wire id_9;
  input logic [7:0] id_8;
  output wire id_7;
  input wire _id_6;
  output logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire _id_1;
  logic [1  -  !  id_10 : id_1] id_15 = 1;
  logic [7:0][id_1 : id_12] id_16;
  wire id_17;
  ;
  wire [id_11 : id_6] id_18;
  parameter [-1 : 1 'b0] id_19 = -1;
  assign id_11 = -id_16;
  tri0 id_20 = ({id_3, id_15 == id_13, -1 | 1, id_20, -1 / ~id_8});
  module_0 modCall_1 (
      id_4,
      id_20,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_14,
      id_17,
      id_14,
      id_19,
      id_15,
      id_17
  );
  wire id_21;
  assign id_16[id_19] = id_19;
endmodule
