<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="latch_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fdiv3.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Fdiv3.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Fdiv3.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Fdiv3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Fdiv3.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Fdiv3.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="control.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="control.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="counter.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="counter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="counter.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="counter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter6.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="counter6.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter6.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="counter6.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="counter6.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fdiv.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="fdiv.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fdiv.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fdiv.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="fdiv.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fdiv.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="latch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="latch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="latch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="latch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="latch.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="latch.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="latch.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="latch.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="latch.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="latch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="latch_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="latch_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latch_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latch_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="latchtop.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="latchtop.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="latchtop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="latchtop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="latchtop.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="latchtop.fdo"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="latchtop.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="latchtop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="latchtop.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="latchtop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="latchtop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="latchtop.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="latchtop.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="latchtop.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="latchtop.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latchtop.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="latchtop.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="latchtop.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="latchtop.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="latchtop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="latchtop.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="latchtop.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="latchtop.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="latchtop.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="latchtop.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="latchtop.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="latchtop.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="latchtop.xst"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="latchtop_drc.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="latchtop_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="latchtop_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="latchtop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="latchtop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="latchtop_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="latchtop_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latchtop_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latchtop_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="latchtop_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="latchtop_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latchtop_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="latchtop_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="latchtop_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="latchtop_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="latchtop_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="latchtop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multi.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="multi.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="multi.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="multi.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="multi.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="multi.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/latchtop_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/latchtop_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sele.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="sele.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sele.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sele.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="sele.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sele.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="test_fdiv.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="test_fdiv3.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="test_latch.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="test_sel.fdo"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1553931663" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1069260986090145024" xil_pn:start_ts="1553931616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1553915252" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1553915252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554006145" xil_pn:in_ck="6287947975320572141" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1554006145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Fdiv3.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="counter.vhd"/>
      <outfile xil_pn:name="counter6.vhd"/>
      <outfile xil_pn:name="fdiv.vhd"/>
      <outfile xil_pn:name="latch.vhd"/>
      <outfile xil_pn:name="mutli.vhd"/>
      <outfile xil_pn:name="sele.vhd"/>
      <outfile xil_pn:name="test_fdiv.vhd"/>
      <outfile xil_pn:name="test_fdiv3.vhd"/>
      <outfile xil_pn:name="test_latch.vhd"/>
      <outfile xil_pn:name="test_sel.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1554006145" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3164414492177048063" xil_pn:start_ts="1554006145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554006147" xil_pn:in_ck="5612638218303967691" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6957432147701304765" xil_pn:start_ts="1554006145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="latchtop.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1553915253" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="378160568416589139" xil_pn:start_ts="1553915253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554006147" xil_pn:in_ck="5281213961136194782" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1554006147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Fdiv3.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="counter.vhd"/>
      <outfile xil_pn:name="counter6.vhd"/>
      <outfile xil_pn:name="fdiv.vhd"/>
      <outfile xil_pn:name="latch.vhd"/>
      <outfile xil_pn:name="latchtop.vhf"/>
      <outfile xil_pn:name="mutli.vhd"/>
      <outfile xil_pn:name="sele.vhd"/>
      <outfile xil_pn:name="test_fdiv.vhd"/>
      <outfile xil_pn:name="test_fdiv3.vhd"/>
      <outfile xil_pn:name="test_latch.vhd"/>
      <outfile xil_pn:name="test_sel.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1554006148" xil_pn:in_ck="5281213961136194782" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-4283535276088114188" xil_pn:start_ts="1554006147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="test_latch.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1553931518" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1553931518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554033734" xil_pn:in_ck="5612638218303967691" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6630818071435554866" xil_pn:start_ts="1554033732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="latchtop.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1553931519" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="378160568416589139" xil_pn:start_ts="1553931519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553931519" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1553931519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553931519" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5274901349871092044" xil_pn:start_ts="1553931519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554006958" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252417716204" xil_pn:start_ts="1554006958">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553931519" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7287011427982377315" xil_pn:start_ts="1553931519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554038103" xil_pn:in_ck="6630226673173390477" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1987248270925270960" xil_pn:start_ts="1554038095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="latch.ngr"/>
      <outfile xil_pn:name="latchtop.jhd"/>
      <outfile xil_pn:name="latchtop.lso"/>
      <outfile xil_pn:name="latchtop.ngc"/>
      <outfile xil_pn:name="latchtop.ngr"/>
      <outfile xil_pn:name="latchtop.prj"/>
      <outfile xil_pn:name="latchtop.stx"/>
      <outfile xil_pn:name="latchtop.syr"/>
      <outfile xil_pn:name="latchtop.xst"/>
      <outfile xil_pn:name="latchtop_vhdl.prj"/>
      <outfile xil_pn:name="latchtop_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1554034170" xil_pn:in_ck="5612638218303969867" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893873495512065" xil_pn:start_ts="1554034170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554038114" xil_pn:in_ck="2979670189316341666" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2480459773264029760" xil_pn:start_ts="1554038109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="latchtop.bld"/>
      <outfile xil_pn:name="latchtop.ngd"/>
      <outfile xil_pn:name="latchtop_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1554038118" xil_pn:in_ck="308538021642358865" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="8974719074496307082" xil_pn:start_ts="1554038114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="latchtop.pcf"/>
      <outfile xil_pn:name="latchtop_map.map"/>
      <outfile xil_pn:name="latchtop_map.mrp"/>
      <outfile xil_pn:name="latchtop_map.ncd"/>
      <outfile xil_pn:name="latchtop_map.ngm"/>
      <outfile xil_pn:name="latchtop_map.xrpt"/>
      <outfile xil_pn:name="latchtop_summary.xml"/>
      <outfile xil_pn:name="latchtop_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1554038128" xil_pn:in_ck="-4846899784716046486" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1554038118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="latchtop.ncd"/>
      <outfile xil_pn:name="latchtop.pad"/>
      <outfile xil_pn:name="latchtop.par"/>
      <outfile xil_pn:name="latchtop.ptwx"/>
      <outfile xil_pn:name="latchtop.unroutes"/>
      <outfile xil_pn:name="latchtop.xpi"/>
      <outfile xil_pn:name="latchtop_pad.csv"/>
      <outfile xil_pn:name="latchtop_pad.txt"/>
      <outfile xil_pn:name="latchtop_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1554038159" xil_pn:in_ck="5612638218303962242" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1554038147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="latchtop.bgn"/>
      <outfile xil_pn:name="latchtop.bit"/>
      <outfile xil_pn:name="latchtop.drc"/>
      <outfile xil_pn:name="latchtop.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1554038164" xil_pn:in_ck="5612638218303949388" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1554038164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554007891" xil_pn:in_ck="5612638218303949388" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1554007888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1554038128" xil_pn:in_ck="1508050932362963405" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1554038125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="latchtop.twr"/>
      <outfile xil_pn:name="latchtop.twx"/>
    </transform>
    <transform xil_pn:end_ts="1554033797" xil_pn:in_ck="-291570755760854313" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-2042301449886221030" xil_pn:start_ts="1554033795">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/latchtop_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/latchtop_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
