Total Cycles:                             3328704 (33287 msec)
Execution Cycles:                         3280321 ( 98.55%)
Stall Cycles:                               48383 (  1.45%)
Nops:                                         172 (  0.01%)
Executed operations:                      6183040

Executed branches:                          57832 (  0.94% ops)( 1.76% insts)
Not taken branches:                         27164 (  0.44% ops)( 0.83% insts)(46.97% br)
Taken branches:                             30668 (  0.50% ops)( 0.93% insts)(53.03% br)
  Taken uncond branches:                    27192 (  0.44% ops)( 0.83% insts)(47.02% br)
  Taken cond branches:                       3476 (  0.06% ops)( 0.11% insts)( 6.01% br)
Size of Loaded Code:                         9728 Bytes

Instruction Memory Operations:
  Accesses:                               3687475
    Hits (Hit Rate):                      3687363 (100.00%)
    Misses (Miss Rate):                       112 (  0.00%)
Instruction Memory Stall Cycles
  Total (in cycles):                         1859 (100.00%)
    Due to Misses:                           1680 ( 90.37%)
    Due to Bus Conflicts:                     179 (  9.63%)

Data Memory Operations:                     Cache          
  Accesses:                                337583 (100.00%)
    Hits (Hit Rate):                       336580 ( 99.70%)
    Misses (Miss Rate):                      1003 (  0.30%)
  Write Backs (% of Misses):                  604 ( 60.22%)
Data Memory Stall Cycles
  Total (in cycles):                        15856 (100.00%)
    Due to Misses:                          14042 ( 88.56%)
    Due to Bus Conflicts:                    1814 ( 11.44%)

Prefetches:                                 Cache          
  Accesses:                                 50589 (100.00%)
    Misses:                                    78 (  0.15%)
      Target Used too early:                    0 (  0.00%)
  Write Backs (% of Pft Misses):                7 (  8.97%)

Percentage Bus Bandwidth Consumed:           0.71%


Avg. IPC (no stalls):   1.88
Avg. IPC (with stalls): 1.86

  cycle counter =      3280321
  total ops     =      6183040
   width[ 0] =           14
   width[ 1] =       377364
   width[ 2] =      2902679
   width[ 3] =           50
   width[ 4] =           42

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
     3325648    99.91      3279392    99.97        13552     0.41          360     0.01 __vex_main
         453     0.01          144     0.00           56     0.00          210     0.01 __sfvwrite
         234     0.01           52     0.00           28     0.00          120     0.00 __smakebuf
         228     0.01           54     0.00           14     0.00          150     0.00 _bcopy
         227     0.01          121     0.00            0     0.00           90     0.00 fflush
         203     0.01           64     0.00           28     0.00          105     0.00 _malloc_r
         200     0.01           45     0.00           98     0.00           30     0.00 std
         195     0.01           54     0.00           42     0.00           75     0.00 __swsetup
         149     0.00           49     0.00           14     0.00           75     0.00 _morecore_r
         137     0.00           70     0.00           28     0.00           30     0.00 __wrap_strlen
         134     0.00           21     0.00           14     0.00           60     0.00 __sinit
         129     0.00           27     0.00           28     0.00           60     0.00 exit
         126     0.00           54     0.00           14     0.00           45     0.00 _fwalk
         119     0.00           18     0.00           42     0.00           45     0.00 _fstat_r
         113     0.00           25     0.00           42     0.00           30     0.00 _puts_r
         104     0.00           48     0.00           14     0.00           30     0.00 _sbrk_r
          79     0.00            9     0.00           28     0.00           30     0.00 puts
          71     0.00           22     0.00            0     0.00           45     0.00 __swrite
          69     0.00           20     0.00            0     0.00           45     0.00 _write_r
          58     0.00           22     0.00            0     0.00           30     0.00 __wrap_memmove
          24     0.00            7     0.00            0     0.00           15     0.00 _cleanup_r
           4     0.00            3     0.00            0     0.00           -0    -0.00 NOP
          -0             0             0  (others not profiled)

Simulation time  =     0.0595 s
Simulation speed =   103.9796 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


