// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config8_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);


output   ap_ready;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
input  [15:0] data_8_val;
input  [15:0] data_9_val;
input  [15:0] data_10_val;
input  [15:0] data_11_val;
input  [15:0] data_12_val;
input  [15:0] data_13_val;
input  [15:0] data_14_val;
input  [15:0] data_15_val;
output  [14:0] ap_return_0;
output  [14:0] ap_return_1;
output  [14:0] ap_return_2;
output  [14:0] ap_return_3;
output  [14:0] ap_return_4;
output  [14:0] ap_return_5;
output  [14:0] ap_return_6;
output  [14:0] ap_return_7;
output  [14:0] ap_return_8;
output  [14:0] ap_return_9;
output  [14:0] ap_return_10;
output  [14:0] ap_return_11;
output  [14:0] ap_return_12;
output  [14:0] ap_return_13;
output  [14:0] ap_return_14;
output  [14:0] ap_return_15;

wire   [9:0] trunc_ln46_fu_164_p1;
wire   [5:0] tmp_fu_176_p4;
wire   [0:0] icmp_ln46_fu_186_p2;
wire   [14:0] shl_ln_fu_168_p3;
wire   [0:0] icmp_ln45_fu_158_p2;
wire   [14:0] select_ln46_fu_192_p3;
wire   [9:0] trunc_ln46_1_fu_214_p1;
wire   [5:0] tmp_s_fu_226_p4;
wire   [0:0] icmp_ln46_1_fu_236_p2;
wire   [14:0] shl_ln46_1_fu_218_p3;
wire   [0:0] icmp_ln45_1_fu_208_p2;
wire   [14:0] select_ln46_1_fu_242_p3;
wire   [9:0] trunc_ln46_2_fu_264_p1;
wire   [5:0] tmp_1_fu_276_p4;
wire   [0:0] icmp_ln46_2_fu_286_p2;
wire   [14:0] shl_ln46_2_fu_268_p3;
wire   [0:0] icmp_ln45_2_fu_258_p2;
wire   [14:0] select_ln46_2_fu_292_p3;
wire   [9:0] trunc_ln46_3_fu_314_p1;
wire   [5:0] tmp_2_fu_326_p4;
wire   [0:0] icmp_ln46_3_fu_336_p2;
wire   [14:0] shl_ln46_3_fu_318_p3;
wire   [0:0] icmp_ln45_3_fu_308_p2;
wire   [14:0] select_ln46_3_fu_342_p3;
wire   [9:0] trunc_ln46_4_fu_364_p1;
wire   [5:0] tmp_3_fu_376_p4;
wire   [0:0] icmp_ln46_4_fu_386_p2;
wire   [14:0] shl_ln46_4_fu_368_p3;
wire   [0:0] icmp_ln45_4_fu_358_p2;
wire   [14:0] select_ln46_4_fu_392_p3;
wire   [9:0] trunc_ln46_5_fu_414_p1;
wire   [5:0] tmp_4_fu_426_p4;
wire   [0:0] icmp_ln46_5_fu_436_p2;
wire   [14:0] shl_ln46_5_fu_418_p3;
wire   [0:0] icmp_ln45_5_fu_408_p2;
wire   [14:0] select_ln46_5_fu_442_p3;
wire   [9:0] trunc_ln46_6_fu_464_p1;
wire   [5:0] tmp_5_fu_476_p4;
wire   [0:0] icmp_ln46_6_fu_486_p2;
wire   [14:0] shl_ln46_6_fu_468_p3;
wire   [0:0] icmp_ln45_6_fu_458_p2;
wire   [14:0] select_ln46_6_fu_492_p3;
wire   [9:0] trunc_ln46_7_fu_514_p1;
wire   [5:0] tmp_6_fu_526_p4;
wire   [0:0] icmp_ln46_7_fu_536_p2;
wire   [14:0] shl_ln46_7_fu_518_p3;
wire   [0:0] icmp_ln45_7_fu_508_p2;
wire   [14:0] select_ln46_7_fu_542_p3;
wire   [9:0] trunc_ln46_8_fu_564_p1;
wire   [5:0] tmp_7_fu_576_p4;
wire   [0:0] icmp_ln46_8_fu_586_p2;
wire   [14:0] shl_ln46_8_fu_568_p3;
wire   [0:0] icmp_ln45_8_fu_558_p2;
wire   [14:0] select_ln46_8_fu_592_p3;
wire   [9:0] trunc_ln46_9_fu_614_p1;
wire   [5:0] tmp_8_fu_626_p4;
wire   [0:0] icmp_ln46_9_fu_636_p2;
wire   [14:0] shl_ln46_9_fu_618_p3;
wire   [0:0] icmp_ln45_9_fu_608_p2;
wire   [14:0] select_ln46_9_fu_642_p3;
wire   [9:0] trunc_ln46_10_fu_664_p1;
wire   [5:0] tmp_9_fu_676_p4;
wire   [0:0] icmp_ln46_10_fu_686_p2;
wire   [14:0] shl_ln46_s_fu_668_p3;
wire   [0:0] icmp_ln45_10_fu_658_p2;
wire   [14:0] select_ln46_10_fu_692_p3;
wire   [9:0] trunc_ln46_11_fu_714_p1;
wire   [5:0] tmp_10_fu_726_p4;
wire   [0:0] icmp_ln46_11_fu_736_p2;
wire   [14:0] shl_ln46_10_fu_718_p3;
wire   [0:0] icmp_ln45_11_fu_708_p2;
wire   [14:0] select_ln46_11_fu_742_p3;
wire   [9:0] trunc_ln46_12_fu_764_p1;
wire   [5:0] tmp_11_fu_776_p4;
wire   [0:0] icmp_ln46_12_fu_786_p2;
wire   [14:0] shl_ln46_11_fu_768_p3;
wire   [0:0] icmp_ln45_12_fu_758_p2;
wire   [14:0] select_ln46_12_fu_792_p3;
wire   [9:0] trunc_ln46_13_fu_814_p1;
wire   [5:0] tmp_12_fu_826_p4;
wire   [0:0] icmp_ln46_13_fu_836_p2;
wire   [14:0] shl_ln46_12_fu_818_p3;
wire   [0:0] icmp_ln45_13_fu_808_p2;
wire   [14:0] select_ln46_13_fu_842_p3;
wire   [9:0] trunc_ln46_14_fu_864_p1;
wire   [5:0] tmp_13_fu_876_p4;
wire   [0:0] icmp_ln46_14_fu_886_p2;
wire   [14:0] shl_ln46_13_fu_868_p3;
wire   [0:0] icmp_ln45_14_fu_858_p2;
wire   [14:0] select_ln46_14_fu_892_p3;
wire   [9:0] trunc_ln46_15_fu_914_p1;
wire   [5:0] tmp_14_fu_926_p4;
wire   [0:0] icmp_ln46_15_fu_936_p2;
wire   [14:0] shl_ln46_14_fu_918_p3;
wire   [0:0] icmp_ln45_15_fu_908_p2;
wire   [14:0] select_ln46_15_fu_942_p3;
wire   [14:0] select_ln45_fu_200_p3;
wire   [14:0] select_ln45_1_fu_250_p3;
wire   [14:0] select_ln45_2_fu_300_p3;
wire   [14:0] select_ln45_3_fu_350_p3;
wire   [14:0] select_ln45_4_fu_400_p3;
wire   [14:0] select_ln45_5_fu_450_p3;
wire   [14:0] select_ln45_6_fu_500_p3;
wire   [14:0] select_ln45_7_fu_550_p3;
wire   [14:0] select_ln45_8_fu_600_p3;
wire   [14:0] select_ln45_9_fu_650_p3;
wire   [14:0] select_ln45_10_fu_700_p3;
wire   [14:0] select_ln45_11_fu_750_p3;
wire   [14:0] select_ln45_12_fu_800_p3;
wire   [14:0] select_ln45_13_fu_850_p3;
wire   [14:0] select_ln45_14_fu_900_p3;
wire   [14:0] select_ln45_15_fu_950_p3;
wire    ap_ce_reg;

assign ap_ready = 1'b1;

assign icmp_ln46_10_fu_686_p2 = ((tmp_9_fu_676_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_11_fu_736_p2 = ((tmp_10_fu_726_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_12_fu_786_p2 = ((tmp_11_fu_776_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_13_fu_836_p2 = ((tmp_12_fu_826_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_14_fu_886_p2 = ((tmp_13_fu_876_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_15_fu_936_p2 = ((tmp_14_fu_926_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_236_p2 = ((tmp_s_fu_226_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_2_fu_286_p2 = ((tmp_1_fu_276_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_3_fu_336_p2 = ((tmp_2_fu_326_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_4_fu_386_p2 = ((tmp_3_fu_376_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_5_fu_436_p2 = ((tmp_4_fu_426_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_6_fu_486_p2 = ((tmp_5_fu_476_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_7_fu_536_p2 = ((tmp_6_fu_526_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_8_fu_586_p2 = ((tmp_7_fu_576_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_9_fu_636_p2 = ((tmp_8_fu_626_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_186_p2 = ((tmp_fu_176_p4 != 6'd0) ? 1'b1 : 1'b0);

assign select_ln45_10_fu_700_p3 = ((icmp_ln45_10_fu_658_p2[0:0] == 1'b1) ? select_ln46_10_fu_692_p3 : 15'd0);

assign select_ln45_11_fu_750_p3 = ((icmp_ln45_11_fu_708_p2[0:0] == 1'b1) ? select_ln46_11_fu_742_p3 : 15'd0);

assign select_ln45_12_fu_800_p3 = ((icmp_ln45_12_fu_758_p2[0:0] == 1'b1) ? select_ln46_12_fu_792_p3 : 15'd0);

assign select_ln45_13_fu_850_p3 = ((icmp_ln45_13_fu_808_p2[0:0] == 1'b1) ? select_ln46_13_fu_842_p3 : 15'd0);

assign select_ln45_14_fu_900_p3 = ((icmp_ln45_14_fu_858_p2[0:0] == 1'b1) ? select_ln46_14_fu_892_p3 : 15'd0);

assign select_ln45_15_fu_950_p3 = ((icmp_ln45_15_fu_908_p2[0:0] == 1'b1) ? select_ln46_15_fu_942_p3 : 15'd0);

assign select_ln45_1_fu_250_p3 = ((icmp_ln45_1_fu_208_p2[0:0] == 1'b1) ? select_ln46_1_fu_242_p3 : 15'd0);

assign select_ln45_2_fu_300_p3 = ((icmp_ln45_2_fu_258_p2[0:0] == 1'b1) ? select_ln46_2_fu_292_p3 : 15'd0);

assign select_ln45_3_fu_350_p3 = ((icmp_ln45_3_fu_308_p2[0:0] == 1'b1) ? select_ln46_3_fu_342_p3 : 15'd0);

assign select_ln45_4_fu_400_p3 = ((icmp_ln45_4_fu_358_p2[0:0] == 1'b1) ? select_ln46_4_fu_392_p3 : 15'd0);

assign select_ln45_5_fu_450_p3 = ((icmp_ln45_5_fu_408_p2[0:0] == 1'b1) ? select_ln46_5_fu_442_p3 : 15'd0);

assign select_ln45_6_fu_500_p3 = ((icmp_ln45_6_fu_458_p2[0:0] == 1'b1) ? select_ln46_6_fu_492_p3 : 15'd0);

assign select_ln45_7_fu_550_p3 = ((icmp_ln45_7_fu_508_p2[0:0] == 1'b1) ? select_ln46_7_fu_542_p3 : 15'd0);

assign select_ln45_8_fu_600_p3 = ((icmp_ln45_8_fu_558_p2[0:0] == 1'b1) ? select_ln46_8_fu_592_p3 : 15'd0);

assign select_ln45_9_fu_650_p3 = ((icmp_ln45_9_fu_608_p2[0:0] == 1'b1) ? select_ln46_9_fu_642_p3 : 15'd0);

assign select_ln45_fu_200_p3 = ((icmp_ln45_fu_158_p2[0:0] == 1'b1) ? select_ln46_fu_192_p3 : 15'd0);

assign select_ln46_10_fu_692_p3 = ((icmp_ln46_10_fu_686_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_s_fu_668_p3);

assign select_ln46_11_fu_742_p3 = ((icmp_ln46_11_fu_736_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_10_fu_718_p3);

assign select_ln46_12_fu_792_p3 = ((icmp_ln46_12_fu_786_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_11_fu_768_p3);

assign select_ln46_13_fu_842_p3 = ((icmp_ln46_13_fu_836_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_12_fu_818_p3);

assign select_ln46_14_fu_892_p3 = ((icmp_ln46_14_fu_886_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_13_fu_868_p3);

assign select_ln46_15_fu_942_p3 = ((icmp_ln46_15_fu_936_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_14_fu_918_p3);

assign select_ln46_1_fu_242_p3 = ((icmp_ln46_1_fu_236_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_1_fu_218_p3);

assign select_ln46_2_fu_292_p3 = ((icmp_ln46_2_fu_286_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_2_fu_268_p3);

assign select_ln46_3_fu_342_p3 = ((icmp_ln46_3_fu_336_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_3_fu_318_p3);

assign select_ln46_4_fu_392_p3 = ((icmp_ln46_4_fu_386_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_4_fu_368_p3);

assign select_ln46_5_fu_442_p3 = ((icmp_ln46_5_fu_436_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_5_fu_418_p3);

assign select_ln46_6_fu_492_p3 = ((icmp_ln46_6_fu_486_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_6_fu_468_p3);

assign select_ln46_7_fu_542_p3 = ((icmp_ln46_7_fu_536_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_7_fu_518_p3);

assign select_ln46_8_fu_592_p3 = ((icmp_ln46_8_fu_586_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_8_fu_568_p3);

assign select_ln46_9_fu_642_p3 = ((icmp_ln46_9_fu_636_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln46_9_fu_618_p3);

assign select_ln46_fu_192_p3 = ((icmp_ln46_fu_186_p2[0:0] == 1'b1) ? 15'd32767 : shl_ln_fu_168_p3);

assign shl_ln46_10_fu_718_p3 = {{trunc_ln46_11_fu_714_p1}, {5'd0}};

assign shl_ln46_11_fu_768_p3 = {{trunc_ln46_12_fu_764_p1}, {5'd0}};

assign shl_ln46_12_fu_818_p3 = {{trunc_ln46_13_fu_814_p1}, {5'd0}};

assign shl_ln46_13_fu_868_p3 = {{trunc_ln46_14_fu_864_p1}, {5'd0}};

assign shl_ln46_14_fu_918_p3 = {{trunc_ln46_15_fu_914_p1}, {5'd0}};

assign shl_ln46_1_fu_218_p3 = {{trunc_ln46_1_fu_214_p1}, {5'd0}};

assign shl_ln46_2_fu_268_p3 = {{trunc_ln46_2_fu_264_p1}, {5'd0}};

assign shl_ln46_3_fu_318_p3 = {{trunc_ln46_3_fu_314_p1}, {5'd0}};

assign shl_ln46_4_fu_368_p3 = {{trunc_ln46_4_fu_364_p1}, {5'd0}};

assign shl_ln46_5_fu_418_p3 = {{trunc_ln46_5_fu_414_p1}, {5'd0}};

assign shl_ln46_6_fu_468_p3 = {{trunc_ln46_6_fu_464_p1}, {5'd0}};

assign shl_ln46_7_fu_518_p3 = {{trunc_ln46_7_fu_514_p1}, {5'd0}};

assign shl_ln46_8_fu_568_p3 = {{trunc_ln46_8_fu_564_p1}, {5'd0}};

assign shl_ln46_9_fu_618_p3 = {{trunc_ln46_9_fu_614_p1}, {5'd0}};

assign shl_ln46_s_fu_668_p3 = {{trunc_ln46_10_fu_664_p1}, {5'd0}};

assign shl_ln_fu_168_p3 = {{trunc_ln46_fu_164_p1}, {5'd0}};

assign tmp_10_fu_726_p4 = {{data_11_val[15:10]}};

assign tmp_11_fu_776_p4 = {{data_12_val[15:10]}};

assign tmp_12_fu_826_p4 = {{data_13_val[15:10]}};

assign tmp_13_fu_876_p4 = {{data_14_val[15:10]}};

assign tmp_14_fu_926_p4 = {{data_15_val[15:10]}};

assign tmp_1_fu_276_p4 = {{data_2_val[15:10]}};

assign tmp_2_fu_326_p4 = {{data_3_val[15:10]}};

assign tmp_3_fu_376_p4 = {{data_4_val[15:10]}};

assign tmp_4_fu_426_p4 = {{data_5_val[15:10]}};

assign tmp_5_fu_476_p4 = {{data_6_val[15:10]}};

assign tmp_6_fu_526_p4 = {{data_7_val[15:10]}};

assign tmp_7_fu_576_p4 = {{data_8_val[15:10]}};

assign tmp_8_fu_626_p4 = {{data_9_val[15:10]}};

assign tmp_9_fu_676_p4 = {{data_10_val[15:10]}};

assign tmp_fu_176_p4 = {{data_0_val[15:10]}};

assign tmp_s_fu_226_p4 = {{data_1_val[15:10]}};

assign trunc_ln46_10_fu_664_p1 = data_10_val[9:0];

assign trunc_ln46_11_fu_714_p1 = data_11_val[9:0];

assign trunc_ln46_12_fu_764_p1 = data_12_val[9:0];

assign trunc_ln46_13_fu_814_p1 = data_13_val[9:0];

assign trunc_ln46_14_fu_864_p1 = data_14_val[9:0];

assign trunc_ln46_15_fu_914_p1 = data_15_val[9:0];

assign trunc_ln46_1_fu_214_p1 = data_1_val[9:0];

assign trunc_ln46_2_fu_264_p1 = data_2_val[9:0];

assign trunc_ln46_3_fu_314_p1 = data_3_val[9:0];

assign trunc_ln46_4_fu_364_p1 = data_4_val[9:0];

assign trunc_ln46_5_fu_414_p1 = data_5_val[9:0];

assign trunc_ln46_6_fu_464_p1 = data_6_val[9:0];

assign trunc_ln46_7_fu_514_p1 = data_7_val[9:0];

assign trunc_ln46_8_fu_564_p1 = data_8_val[9:0];

assign trunc_ln46_9_fu_614_p1 = data_9_val[9:0];

assign trunc_ln46_fu_164_p1 = data_0_val[9:0];

assign ap_return_0 = select_ln45_fu_200_p3;

assign ap_return_1 = select_ln45_1_fu_250_p3;

assign ap_return_10 = select_ln45_10_fu_700_p3;

assign ap_return_11 = select_ln45_11_fu_750_p3;

assign ap_return_12 = select_ln45_12_fu_800_p3;

assign ap_return_13 = select_ln45_13_fu_850_p3;

assign ap_return_14 = select_ln45_14_fu_900_p3;

assign ap_return_15 = select_ln45_15_fu_950_p3;

assign ap_return_2 = select_ln45_2_fu_300_p3;

assign ap_return_3 = select_ln45_3_fu_350_p3;

assign ap_return_4 = select_ln45_4_fu_400_p3;

assign ap_return_5 = select_ln45_5_fu_450_p3;

assign ap_return_6 = select_ln45_6_fu_500_p3;

assign ap_return_7 = select_ln45_7_fu_550_p3;

assign ap_return_8 = select_ln45_8_fu_600_p3;

assign ap_return_9 = select_ln45_9_fu_650_p3;

assign icmp_ln45_10_fu_658_p2 = (($signed(data_10_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_11_fu_708_p2 = (($signed(data_11_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_12_fu_758_p2 = (($signed(data_12_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_13_fu_808_p2 = (($signed(data_13_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_14_fu_858_p2 = (($signed(data_14_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_15_fu_908_p2 = (($signed(data_15_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_1_fu_208_p2 = (($signed(data_1_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_2_fu_258_p2 = (($signed(data_2_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_3_fu_308_p2 = (($signed(data_3_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_4_fu_358_p2 = (($signed(data_4_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_5_fu_408_p2 = (($signed(data_5_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_6_fu_458_p2 = (($signed(data_6_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_7_fu_508_p2 = (($signed(data_7_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_8_fu_558_p2 = (($signed(data_8_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_9_fu_608_p2 = (($signed(data_9_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_158_p2 = (($signed(data_0_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

endmodule //myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config8_s
