<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>LPCOpen Platform for LPC18XX/43XX microcontrollers: C:/w/lpcopen_docs/software/lpc_core/lpc_chip/chip_18xx_43xx/chip_clocks.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform for LPC18XX/43XX microcontrollers
   &#160;<span id="projectnumber">18XX43XX</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for the NXP LPC18XX/43XX family of Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c8fa76d8dc1b9e06ff8aeb3121608b1b.html">software</a></li><li class="navelem"><a class="el" href="dir_b7e4ec23273c3b0265e149bb747aff2e.html">lpc_core</a></li><li class="navelem"><a class="el" href="dir_0f78f479efa608396702193aa86db64e.html">lpc_chip</a></li><li class="navelem"><a class="el" href="dir_0ba4adbddf984ac37382d63131b3e908.html">chip_18xx_43xx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">chip_clocks.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="chip__clocks_8h_source.html">Go to the source code of this file.</a></p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a75ba43c0355124bbcb513d55cf8ae541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_CGU_IDIV_MASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(&quot;\x03\x0F\x0F\x0F\xFF&quot;[x])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="chip__clocks_8h_source.html#l00140">140</a> of file <a class="el" href="chip__clocks_8h_source.html">chip_clocks.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="chip__clocks_8h.html#a9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clocks Peripheral clocks are individual clocks routed to peripherals. Although multiple peripherals may share a same base clock, each peripheral's clock can be enabled or disabled individually. Some peripheral clocks also have additional dividers associated with them. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6afa1093f49b9638a1603fa0e7a6b79365"></a>CLK_APB3_BUS</em>&nbsp;</td><td class="fielddoc">
<p>APB3 bus clock from base clock CLK_BASE_APB3 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a48709d8af966f32b0a6ccc363736db40"></a>CLK_APB3_I2C1</em>&nbsp;</td><td class="fielddoc">
<p>I2C1 register/perigheral clock from base clock CLK_BASE_APB3 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a9cac19c126562aedd15fddc816727896"></a>CLK_APB3_DAC</em>&nbsp;</td><td class="fielddoc">
<p>DAC peripheral clock from base clock CLK_BASE_APB3 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6aacd2e015e313725e5b338f2a17328713"></a>CLK_APB3_ADC0</em>&nbsp;</td><td class="fielddoc">
<p>ADC0 register/perigheral clock from base clock CLK_BASE_APB3 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a71d0675b9e8c280328e6be3abf39eefd"></a>CLK_APB3_ADC1</em>&nbsp;</td><td class="fielddoc">
<p>ADC1 register/perigheral clock from base clock CLK_BASE_APB3 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a9eb7a172a6ce7988b724d2a8db36500e"></a>CLK_APB3_CAN0</em>&nbsp;</td><td class="fielddoc">
<p>CAN0 register/perigheral clock from base clock CLK_BASE_APB3 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a9d42ae524ee6b0132c0dcdbeb713c98f"></a>CLK_APB1_BUS</em>&nbsp;</td><td class="fielddoc">
<p>APB1 bus clock clock from base clock CLK_BASE_APB1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6abccabfffc1cf1c3c0b89178abcd29b88"></a>CLK_APB1_MOTOCON</em>&nbsp;</td><td class="fielddoc">
<p>Motor controller register/perigheral clock from base clock CLK_BASE_APB1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a1d12e8aa44ed85b7165fef725c4adf41"></a>CLK_APB1_I2C0</em>&nbsp;</td><td class="fielddoc">
<p>I2C0 register/perigheral clock from base clock CLK_BASE_APB1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6af91b4f10c84ba3d5583e8a3d095722df"></a>CLK_APB1_I2S</em>&nbsp;</td><td class="fielddoc">
<p>I2S register/perigheral clock from base clock CLK_BASE_APB1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a3a1f8e0cd3791ecfb46f77d7ca533ed1"></a>CLK_APB1_CAN1</em>&nbsp;</td><td class="fielddoc">
<p>CAN1 register/perigheral clock from base clock CLK_BASE_APB1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a7b621985b17426f6a4da7ed064eb50ba"></a>CLK_SPIFI</em>&nbsp;</td><td class="fielddoc">
<p>SPIFI SCKI input clock from base clock CLK_BASE_SPIFI </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a46682e1d98a650f89320ad20c52c4f2f"></a>CLK_MX_BUS</em>&nbsp;</td><td class="fielddoc">
<p>M3/M4 BUS core clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a1ba5de1a0494b81b2efbdbe21fba0ef0"></a>CLK_MX_SPIFI</em>&nbsp;</td><td class="fielddoc">
<p>SPIFI register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6acb3d163f47013a8b971ed2c47b77aa53"></a>CLK_MX_GPIO</em>&nbsp;</td><td class="fielddoc">
<p>GPIO register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a70b9c0646029474094ee59aec4161286"></a>CLK_MX_LCD</em>&nbsp;</td><td class="fielddoc">
<p>LCD register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6aa6f1aa21ca7af8b784d0d22fb550cd5a"></a>CLK_MX_ETHERNET</em>&nbsp;</td><td class="fielddoc">
<p>ETHERNET register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6aa0d4f54f6fcee4cb2b9f690d357469e7"></a>CLK_MX_USB0</em>&nbsp;</td><td class="fielddoc">
<p>USB0 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a4ea21b81d42724d31c281d94ba5b4de1"></a>CLK_MX_EMC</em>&nbsp;</td><td class="fielddoc">
<p>EMC clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a983c023ffddb87fad8471515852ee9b1"></a>CLK_MX_SDIO</em>&nbsp;</td><td class="fielddoc">
<p>SDIO register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a74e0fed5745feac0fe7d00def82d08dc"></a>CLK_MX_DMA</em>&nbsp;</td><td class="fielddoc">
<p>DMA register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a948d41fa161897793b7225cadd50fa1f"></a>CLK_MX_MXCORE</em>&nbsp;</td><td class="fielddoc">
<p>M3/M4 CPU core clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a4369f760ba9ccd4106b004ad9041f961"></a>RESERVED_ALIGN</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6aa40d010cf809f1fe563bf0ef412e8dbe"></a>CLK_MX_SCT</em>&nbsp;</td><td class="fielddoc">
<p>SCT register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a85831ec0e2cda77796639177e14466a6"></a>CLK_MX_USB1</em>&nbsp;</td><td class="fielddoc">
<p>USB1 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6aba1744c9c45c02578868f576a9aecb09"></a>CLK_MX_EMC_DIV</em>&nbsp;</td><td class="fielddoc">
<p>ENC divider clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a2bd0506c9e4972275e4883b992c8ed53"></a>CLK_MX_FLASHA</em>&nbsp;</td><td class="fielddoc">
<p>FLASHA bank clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6ad3ce764792589794a4a85b774fa55965"></a>CLK_MX_FLASHB</em>&nbsp;</td><td class="fielddoc">
<p>FLASHB bank clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6abb0255d5f3db1138022dfc10e43db24f"></a>CLK_RESERVED1</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6afa5f554b7f17e93d4f67ada446a2ba5c"></a>CLK_RESERVED2</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6ac06f92ca3f84559a567c7347fe87da47"></a>CLK_MX_EEPROM</em>&nbsp;</td><td class="fielddoc">
<p>EEPROM clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a0a5deb5d41bc5f1c87b8810d61eefccf"></a>CLK_MX_WWDT</em>&nbsp;</td><td class="fielddoc">
<p>WWDT register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6aa7a9b00b1c5b2cb9a122afc40a4c891e"></a>CLK_MX_UART0</em>&nbsp;</td><td class="fielddoc">
<p>UART0 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a2102193b62c715fa26cd0c4e3c076c78"></a>CLK_MX_UART1</em>&nbsp;</td><td class="fielddoc">
<p>UART1 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a0d650678b84fd8ec590d6e951138be79"></a>CLK_MX_SSP0</em>&nbsp;</td><td class="fielddoc">
<p>SSP0 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6aeed6b095e36f608d240eb1de374516c5"></a>CLK_MX_TIMER0</em>&nbsp;</td><td class="fielddoc">
<p>TIMER0 register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6ac931c3417b1116c4a76b0fefaf020486"></a>CLK_MX_TIMER1</em>&nbsp;</td><td class="fielddoc">
<p>TIMER1 register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6ac15c32009fa619a3d9eae4e410304646"></a>CLK_MX_SCU</em>&nbsp;</td><td class="fielddoc">
<p>SCU register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6af2bf63a37d942d3f2cfd89e510bcf8ac"></a>CLK_MX_CREG</em>&nbsp;</td><td class="fielddoc">
<p>CREG clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a68aca1688f51e4dbce310962be20f36f"></a>CLK_MX_RITIMER</em>&nbsp;</td><td class="fielddoc">
<p>RITIMER register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6abf23fe7476b130fd3ac1d2a0cb9c3d60"></a>CLK_MX_UART2</em>&nbsp;</td><td class="fielddoc">
<p>UART3 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6ab1f2bfcaf8d4e8c6e45281aee1654719"></a>CLK_MX_UART3</em>&nbsp;</td><td class="fielddoc">
<p>UART4 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a0ef8da5a1d29a96ee3c7d75af63d9847"></a>CLK_MX_TIMER2</em>&nbsp;</td><td class="fielddoc">
<p>TIMER2 register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a5f6d518f1aaf8b68e906ab9cb211878f"></a>CLK_MX_TIMER3</em>&nbsp;</td><td class="fielddoc">
<p>TIMER3 register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a10001896a2cafe92c48cd225005fc26b"></a>CLK_MX_SSP1</em>&nbsp;</td><td class="fielddoc">
<p>SSP1 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a12b22612c7b75885bc1bef94f332c182"></a>CLK_MX_QEI</em>&nbsp;</td><td class="fielddoc">
<p>QEI register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a43b8bcf89ae4d57288ea7e004b93ac33"></a>CLK_RESERVED3</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6ad0fd3b233201cb18a0da8caaf18a3348"></a>CLK_RESERVED3A</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a9db313d66eab4433ac3d3a1d20ae5750"></a>CLK_RESERVED4</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a1da8a183fbe3a9e8d51fd3330eda887e"></a>CLK_RESERVED5</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6ad8bed8eee81f0efb1af851096dbb2c16"></a>CLK_USB0</em>&nbsp;</td><td class="fielddoc">
<p>USB0 clock from base clock CLK_BASE_USB0 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a5ac607fa3b142e088ca0018ae1d78957"></a>CLK_USB1</em>&nbsp;</td><td class="fielddoc">
<p>USB1 clock from base clock CLK_BASE_USB1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a4f298ed203c014a01dc16b794220fc1f"></a>CLK_RESERVED7</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a1f945c1acee03070a11308282c2ee8be"></a>CLK_RESERVED8</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6af43f3366ad619d1ac63ac44a6efc0343"></a>CLK_CCU1_LAST</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a72817a3a3a526e432f0979ea96f46979"></a>CLK_CCU2_START</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6ab3b12665ba082046bd2bb6f287f4df09"></a>CLK_APLL</em>&nbsp;</td><td class="fielddoc">
<p>Audio PLL clock from base clock CLK_BASE_APLL </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6ad8517e31d3b110fedf83ff6c03700a80"></a>RESERVED_ALIGNB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a0611aab749ba3361b1a01a420b7e290c"></a>CLK_APB2_UART3</em>&nbsp;</td><td class="fielddoc">
<p>UART3 clock from base clock CLK_BASE_UART3 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6ab3d1c67e88e0143c4ff510af99602de2"></a>RESERVED_ALIGNC</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a97b83ea92538553a18d0370f3443403f"></a>CLK_APB2_UART2</em>&nbsp;</td><td class="fielddoc">
<p>UART2 clock from base clock CLK_BASE_UART2 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6aacf7c07d1ff9878d5b6e5add620aeaec"></a>RESERVED_ALIGND</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a74540a404292159c5b49bc0f444b61db"></a>CLK_APB0_UART1</em>&nbsp;</td><td class="fielddoc">
<p>UART1 clock from base clock CLK_BASE_UART1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a2cbc45e78273a575767c245e099fc9f6"></a>RESERVED_ALIGNE</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a6cd0919db943e3424030df132ab07a46"></a>CLK_APB0_UART0</em>&nbsp;</td><td class="fielddoc">
<p>UART0 clock from base clock CLK_BASE_UART0 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a0cd9068c2005675e0a0f86f784eaa105"></a>RESERVED_ALIGNF</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a01cfa3da7c46d565fd9d5af4ca3b058a"></a>CLK_APB2_SSP1</em>&nbsp;</td><td class="fielddoc">
<p>SSP1 clock from base clock CLK_BASE_SSP1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a64ecbc58b42b1cf156d38e0007e09576"></a>RESERVED_ALIGNG</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6ab35f8580a8d20ed012b7d4c4d532748a"></a>CLK_APB0_SSP0</em>&nbsp;</td><td class="fielddoc">
<p>SSP0 clock from base clock CLK_BASE_SSP0 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a1650906cce99c6334c03a4bc7eac5483"></a>RESERVED_ALIGNH</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6aecaf1e31c621abcdf766ae948147df36"></a>CLK_APB2_SDIO</em>&nbsp;</td><td class="fielddoc">
<p>SDIO clock from base clock CLK_BASE_SDIO </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9cf9ddd5d1d7212c3ab1872e761be5a6a5623cc59964cc18fc2717e74b819071a"></a>CLK_CCU2_LAST</em>&nbsp;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="chip__clocks_8h_source.html#l00149">149</a> of file <a class="el" href="chip__clocks_8h_source.html">chip_clocks.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CGU base clocks CGU base clocks are clocks that are associated with a single input clock and are routed out to 1 or more peripherals. For example, the CLK_BASE_PERIPH clock can be configured to use the CLKIN_MAINPLL input clock, which will in turn route that clock to the CLK_PERIPH_BUS, CLK_PERIPH_CORE, and CLK_PERIPH_SGPIO periphral clocks. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea766fdf8a6222d3e98bed1209b3c3b96a"></a>CLK_BASE_SAFE</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for WDT oscillator, IRC input only </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7eaa20c8737f6538c0bd564d395db4057da"></a>CLK_BASE_USB0</em>&nbsp;</td><td class="fielddoc">
<p>Base USB clock for USB0, USB PLL input only </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7eae5c51bb5d3237a16f4e03467d3851b34"></a>CLK_BASE_RESERVED1</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea78a1bb9487ad822f972be2ed62e80abb"></a>CLK_BASE_USB1</em>&nbsp;</td><td class="fielddoc">
<p>Base USB clock for USB1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea9bb3ba8123680624ba12b248bee63f75"></a>CLK_BASE_MX</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for CPU core </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7eaf53372706d0552838022756725d420dc"></a>CLK_BASE_SPIFI</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for SPIFI </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea5bd3c528026b389412351f51ea489fd1"></a>CLK_BASE_RESERVED2</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7eaa9bab25d1a445d02a4c2a95098bd8cec"></a>CLK_BASE_PHY_RX</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for PHY RX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7eafee74a8d47da87f3f828db15b0e9a850"></a>CLK_BASE_PHY_TX</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for PHY TX </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea2279e5c45baf49341425d8a474a0415e"></a>CLK_BASE_APB1</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for APB1 group </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7eadea299e99dca3c2fe173f3a71527d439"></a>CLK_BASE_APB3</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for APB3 group </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea237391a170ba60f25b1e5c832a636a07"></a>CLK_BASE_LCD</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for LCD pixel clock </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea886e091475b858dace655e65c7d3b9e5"></a>CLK_BASE_RESERVED3</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea82cb270bbdd9fb7d7344b7518770a655"></a>CLK_BASE_SDIO</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for SDIO </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea17d0496c0bbf1525f4d61f6d85bd7116"></a>CLK_BASE_SSP0</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for SSP0 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea01db17912c97361edf417209ed1ff90c"></a>CLK_BASE_SSP1</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for SSP1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea567e018c31f0a81d9df30e1901392e11"></a>CLK_BASE_UART0</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for UART0 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea0ac9c1e79b322c5d8002d183e468a9dc"></a>CLK_BASE_UART1</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for UART1 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea766fe80a33ccd3ff787dbf1d289d810f"></a>CLK_BASE_UART2</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for UART2 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7eaa99d450659f2881cc9ba6b6124b90b6d"></a>CLK_BASE_UART3</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for UART3 </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7eabbac0493c44be9cc47f79994766eaf49"></a>CLK_BASE_OUT</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for CLKOUT pin </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7eaab3dbb34f449964cf5ca5f1089930fea"></a>CLK_BASE_RESERVED4</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7eadce9945567b6e909db563e0a52b8633c"></a>CLK_BASE_RESERVED5</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea304eaf2e272b2e02ddd1582736737286"></a>CLK_BASE_RESERVED6</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7eac3d8e969b2e6af6b274adbc29b2edc70"></a>CLK_BASE_RESERVED7</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea4e0a711f4bc5d3096e16f8d041adcd5b"></a>CLK_BASE_APLL</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for audio PLL </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea5e2662509a698f6e5d69769469fa7c08"></a>CLK_BASE_CGU_OUT0</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for CGUOUT0 pin </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea5a3df78ceab8d7a5d2a5909c75a04a16"></a>CLK_BASE_CGU_OUT1</em>&nbsp;</td><td class="fielddoc">
<p>Base clock for CGUOUT1 pin </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea4174a4a8b5df9269c2548c2fd1299c2d"></a>CLK_BASE_LAST</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a0cae826b3fb8347ce27e41ccba241c7ea23998db789e9b873e48dd3c7d3ff0ba6"></a>CLK_BASE_NONE</em>&nbsp;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="chip__clocks_8h_source.html#l00078">78</a> of file <a class="el" href="chip__clocks_8h_source.html">chip_clocks.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6cab86c12359ef94c7cd60912db0bb70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="chip__clocks_8h.html#a6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CGU dividers CGU dividers provide an extra clock state where a specific clock can be divided before being routed to a peripheral group. A divider accepts an input clock and then divides it. To use the divided clock for a base clock group, use the divider as the input clock for the base clock (for example, use CLKIN_IDIVB, where CLKIN_MAINPLL might be the input into the divider). </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a6cab86c12359ef94c7cd60912db0bb70a399938402157c4564f6f3123d2e22b1d"></a>CLK_IDIV_A</em>&nbsp;</td><td class="fielddoc">
<p>CGU clock divider A </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a6cab86c12359ef94c7cd60912db0bb70a3ab238dfb0af125f32e9a0bd8be981e8"></a>CLK_IDIV_B</em>&nbsp;</td><td class="fielddoc">
<p>CGU clock divider B </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a6cab86c12359ef94c7cd60912db0bb70ab135b127c9404c763fe322dcb5f56580"></a>CLK_IDIV_C</em>&nbsp;</td><td class="fielddoc">
<p>CGU clock divider A </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a6cab86c12359ef94c7cd60912db0bb70a4b88585de7bc0034e810c8112ae6f014"></a>CLK_IDIV_D</em>&nbsp;</td><td class="fielddoc">
<p>CGU clock divider D </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a6cab86c12359ef94c7cd60912db0bb70a7fa39b4cae773bf669bff2b3809509b5"></a>CLK_IDIV_E</em>&nbsp;</td><td class="fielddoc">
<p>CGU clock divider E </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a6cab86c12359ef94c7cd60912db0bb70a6bf0e8a9dd6907d1b78038d44421b881"></a>CLK_IDIV_LAST</em>&nbsp;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="chip__clocks_8h_source.html#l00131">131</a> of file <a class="el" href="chip__clocks_8h_source.html">chip_clocks.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 09:23:22 for LPCOpen Platform for LPC18XX/43XX microcontrollers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
