[{"commit":{"message":"Update several assertions in MacroAssembler::lightweight_lock\/unlock"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"8d61dc68594fda66e28d6f830c79dfa037085663"},{"commit":{"message":"Update some assertions for calls to MacroAssembler::lightweight_lock\/unlock"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"ca4402f896aacdf6b09192cad4fb890109419a23"},{"commit":{"message":"8320280: RISC-V: Avoid passing t0 as temp register to MacroAssembler::lightweight_lock\/unlock"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"}],"sha":"eccb82c9713fd6322abbcf1c8bb3168a1edaa8f2"}]