#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dcfcafae30 .scope module, "or_by_nor_tb" "or_by_nor_tb" 2 1;
 .timescale 0 0;
v000001dcfcb12b40_0 .var "t_a", 0 0;
v000001dcfcb12be0_0 .var "t_b", 0 0;
v000001dcfcb12c80_0 .net "t_x", 0 0, L_000001dcfcb131e0;  1 drivers
v000001dcfcb12d20_0 .net "t_y", 0 0, L_000001dcfcb45f30;  1 drivers
S_000001dcfcb469b0 .scope module, "gate1" "nor_gate" 2 4, 3 1 0, S_000001dcfcafae30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_000001dcfcb45f30 .functor NOR 1, v000001dcfcb12b40_0, v000001dcfcb12be0_0, C4<0>, C4<0>;
v000001dcfcb48780_0 .net "i1", 0 0, v000001dcfcb12b40_0;  1 drivers
v000001dcfcafa970_0 .net "i2", 0 0, v000001dcfcb12be0_0;  1 drivers
v000001dcfcb46b40_0 .net "o1", 0 0, L_000001dcfcb45f30;  alias, 1 drivers
S_000001dcfcb46be0 .scope module, "gate2" "nor_gate" 2 5, 3 1 0, S_000001dcfcafae30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_000001dcfcb131e0 .functor NOR 1, L_000001dcfcb45f30, L_000001dcfcb45f30, C4<0>, C4<0>;
v000001dcfcb46d70_0 .net "i1", 0 0, L_000001dcfcb45f30;  alias, 1 drivers
v000001dcfcb12a00_0 .net "i2", 0 0, L_000001dcfcb45f30;  alias, 1 drivers
v000001dcfcb12aa0_0 .net "o1", 0 0, L_000001dcfcb131e0;  alias, 1 drivers
S_000001dcfcb485f0 .scope module, "or_gate" "or_gate" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
o000001dcfcb49188 .functor BUFZ 1, C4<z>; HiZ drive
o000001dcfcb491b8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001dcfcb13340 .functor OR 1, o000001dcfcb49188, o000001dcfcb491b8, C4<0>, C4<0>;
v000001dcfcb12dc0_0 .net "i1", 0 0, o000001dcfcb49188;  0 drivers
v000001dcfcb44820_0 .net "i2", 0 0, o000001dcfcb491b8;  0 drivers
v000001dcfcb448c0_0 .net "o1", 0 0, L_000001dcfcb13340;  1 drivers
    .scope S_000001dcfcafae30;
T_0 ;
    %vpi_call 2 8 "$display", "OR gate implementation using NOR gate" {0 0 0};
    %vpi_call 2 9 "$display", "Input | output" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcfcb12b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcfcb12be0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 12 "$display", "%d %d\011 %d", v000001dcfcb12b40_0, v000001dcfcb12be0_0, v000001dcfcb12c80_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcfcb12b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcfcb12be0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 15 "$display", "%d %d\011 %d", v000001dcfcb12b40_0, v000001dcfcb12be0_0, v000001dcfcb12c80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcfcb12b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dcfcb12be0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 18 "$display", "%d %d\011 %d", v000001dcfcb12b40_0, v000001dcfcb12be0_0, v000001dcfcb12c80_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcfcb12b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dcfcb12be0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 21 "$display", "%d %d\011 %d", v000001dcfcb12b40_0, v000001dcfcb12be0_0, v000001dcfcb12c80_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "norasor_tb.v";
    "nor.v";
    "or.v";
