#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1290f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x125f320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1266a90 .functor NOT 1, L_0x12bcca0, C4<0>, C4<0>, C4<0>;
L_0x12bca80 .functor XOR 2, L_0x12bc920, L_0x12bc9e0, C4<00>, C4<00>;
L_0x12bcb90 .functor XOR 2, L_0x12bca80, L_0x12bcaf0, C4<00>, C4<00>;
v0x12b9380_0 .net *"_ivl_10", 1 0, L_0x12bcaf0;  1 drivers
v0x12b9480_0 .net *"_ivl_12", 1 0, L_0x12bcb90;  1 drivers
v0x12b9560_0 .net *"_ivl_2", 1 0, L_0x12bc860;  1 drivers
v0x12b9620_0 .net *"_ivl_4", 1 0, L_0x12bc920;  1 drivers
v0x12b9700_0 .net *"_ivl_6", 1 0, L_0x12bc9e0;  1 drivers
v0x12b9830_0 .net *"_ivl_8", 1 0, L_0x12bca80;  1 drivers
v0x12b9910_0 .net "a", 0 0, v0x12b72c0_0;  1 drivers
v0x12b99b0_0 .net "b", 0 0, v0x12b7360_0;  1 drivers
v0x12b9a50_0 .net "c", 0 0, v0x12b7400_0;  1 drivers
v0x12b9af0_0 .var "clk", 0 0;
v0x12b9b90_0 .net "d", 0 0, v0x12b7540_0;  1 drivers
v0x12b9c30_0 .net "out_pos_dut", 0 0, L_0x12bc6d0;  1 drivers
v0x12b9cd0_0 .net "out_pos_ref", 0 0, L_0x12bb310;  1 drivers
v0x12b9d70_0 .net "out_sop_dut", 0 0, L_0x12bbb80;  1 drivers
v0x12b9e10_0 .net "out_sop_ref", 0 0, L_0x1292430;  1 drivers
v0x12b9eb0_0 .var/2u "stats1", 223 0;
v0x12b9f50_0 .var/2u "strobe", 0 0;
v0x12ba100_0 .net "tb_match", 0 0, L_0x12bcca0;  1 drivers
v0x12ba1d0_0 .net "tb_mismatch", 0 0, L_0x1266a90;  1 drivers
v0x12ba270_0 .net "wavedrom_enable", 0 0, v0x12b7810_0;  1 drivers
v0x12ba340_0 .net "wavedrom_title", 511 0, v0x12b78b0_0;  1 drivers
L_0x12bc860 .concat [ 1 1 0 0], L_0x12bb310, L_0x1292430;
L_0x12bc920 .concat [ 1 1 0 0], L_0x12bb310, L_0x1292430;
L_0x12bc9e0 .concat [ 1 1 0 0], L_0x12bc6d0, L_0x12bbb80;
L_0x12bcaf0 .concat [ 1 1 0 0], L_0x12bb310, L_0x1292430;
L_0x12bcca0 .cmp/eeq 2, L_0x12bc860, L_0x12bcb90;
S_0x12637c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x125f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1266e70 .functor AND 1, v0x12b7400_0, v0x12b7540_0, C4<1>, C4<1>;
L_0x1267250 .functor NOT 1, v0x12b72c0_0, C4<0>, C4<0>, C4<0>;
L_0x1267630 .functor NOT 1, v0x12b7360_0, C4<0>, C4<0>, C4<0>;
L_0x12678b0 .functor AND 1, L_0x1267250, L_0x1267630, C4<1>, C4<1>;
L_0x127ea10 .functor AND 1, L_0x12678b0, v0x12b7400_0, C4<1>, C4<1>;
L_0x1292430 .functor OR 1, L_0x1266e70, L_0x127ea10, C4<0>, C4<0>;
L_0x12ba790 .functor NOT 1, v0x12b7360_0, C4<0>, C4<0>, C4<0>;
L_0x12ba800 .functor OR 1, L_0x12ba790, v0x12b7540_0, C4<0>, C4<0>;
L_0x12ba910 .functor AND 1, v0x12b7400_0, L_0x12ba800, C4<1>, C4<1>;
L_0x12ba9d0 .functor NOT 1, v0x12b72c0_0, C4<0>, C4<0>, C4<0>;
L_0x12baaa0 .functor OR 1, L_0x12ba9d0, v0x12b7360_0, C4<0>, C4<0>;
L_0x12bab10 .functor AND 1, L_0x12ba910, L_0x12baaa0, C4<1>, C4<1>;
L_0x12bac90 .functor NOT 1, v0x12b7360_0, C4<0>, C4<0>, C4<0>;
L_0x12bad00 .functor OR 1, L_0x12bac90, v0x12b7540_0, C4<0>, C4<0>;
L_0x12bac20 .functor AND 1, v0x12b7400_0, L_0x12bad00, C4<1>, C4<1>;
L_0x12bae90 .functor NOT 1, v0x12b72c0_0, C4<0>, C4<0>, C4<0>;
L_0x12baf90 .functor OR 1, L_0x12bae90, v0x12b7540_0, C4<0>, C4<0>;
L_0x12bb050 .functor AND 1, L_0x12bac20, L_0x12baf90, C4<1>, C4<1>;
L_0x12bb200 .functor XNOR 1, L_0x12bab10, L_0x12bb050, C4<0>, C4<0>;
v0x12663c0_0 .net *"_ivl_0", 0 0, L_0x1266e70;  1 drivers
v0x12667c0_0 .net *"_ivl_12", 0 0, L_0x12ba790;  1 drivers
v0x1266ba0_0 .net *"_ivl_14", 0 0, L_0x12ba800;  1 drivers
v0x1266f80_0 .net *"_ivl_16", 0 0, L_0x12ba910;  1 drivers
v0x1267360_0 .net *"_ivl_18", 0 0, L_0x12ba9d0;  1 drivers
v0x1267740_0 .net *"_ivl_2", 0 0, L_0x1267250;  1 drivers
v0x12679c0_0 .net *"_ivl_20", 0 0, L_0x12baaa0;  1 drivers
v0x12b5830_0 .net *"_ivl_24", 0 0, L_0x12bac90;  1 drivers
v0x12b5910_0 .net *"_ivl_26", 0 0, L_0x12bad00;  1 drivers
v0x12b59f0_0 .net *"_ivl_28", 0 0, L_0x12bac20;  1 drivers
v0x12b5ad0_0 .net *"_ivl_30", 0 0, L_0x12bae90;  1 drivers
v0x12b5bb0_0 .net *"_ivl_32", 0 0, L_0x12baf90;  1 drivers
v0x12b5c90_0 .net *"_ivl_36", 0 0, L_0x12bb200;  1 drivers
L_0x7f4d2582e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12b5d50_0 .net *"_ivl_38", 0 0, L_0x7f4d2582e018;  1 drivers
v0x12b5e30_0 .net *"_ivl_4", 0 0, L_0x1267630;  1 drivers
v0x12b5f10_0 .net *"_ivl_6", 0 0, L_0x12678b0;  1 drivers
v0x12b5ff0_0 .net *"_ivl_8", 0 0, L_0x127ea10;  1 drivers
v0x12b60d0_0 .net "a", 0 0, v0x12b72c0_0;  alias, 1 drivers
v0x12b6190_0 .net "b", 0 0, v0x12b7360_0;  alias, 1 drivers
v0x12b6250_0 .net "c", 0 0, v0x12b7400_0;  alias, 1 drivers
v0x12b6310_0 .net "d", 0 0, v0x12b7540_0;  alias, 1 drivers
v0x12b63d0_0 .net "out_pos", 0 0, L_0x12bb310;  alias, 1 drivers
v0x12b6490_0 .net "out_sop", 0 0, L_0x1292430;  alias, 1 drivers
v0x12b6550_0 .net "pos0", 0 0, L_0x12bab10;  1 drivers
v0x12b6610_0 .net "pos1", 0 0, L_0x12bb050;  1 drivers
L_0x12bb310 .functor MUXZ 1, L_0x7f4d2582e018, L_0x12bab10, L_0x12bb200, C4<>;
S_0x12b6790 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x125f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x12b72c0_0 .var "a", 0 0;
v0x12b7360_0 .var "b", 0 0;
v0x12b7400_0 .var "c", 0 0;
v0x12b74a0_0 .net "clk", 0 0, v0x12b9af0_0;  1 drivers
v0x12b7540_0 .var "d", 0 0;
v0x12b7630_0 .var/2u "fail", 0 0;
v0x12b76d0_0 .var/2u "fail1", 0 0;
v0x12b7770_0 .net "tb_match", 0 0, L_0x12bcca0;  alias, 1 drivers
v0x12b7810_0 .var "wavedrom_enable", 0 0;
v0x12b78b0_0 .var "wavedrom_title", 511 0;
E_0x12723c0/0 .event negedge, v0x12b74a0_0;
E_0x12723c0/1 .event posedge, v0x12b74a0_0;
E_0x12723c0 .event/or E_0x12723c0/0, E_0x12723c0/1;
S_0x12b6ac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x12b6790;
 .timescale -12 -12;
v0x12b6d00_0 .var/2s "i", 31 0;
E_0x1272260 .event posedge, v0x12b74a0_0;
S_0x12b6e00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x12b6790;
 .timescale -12 -12;
v0x12b7000_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12b70e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x12b6790;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12b7a90 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x125f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12bb4c0 .functor AND 1, v0x12b7400_0, v0x12b7540_0, C4<1>, C4<1>;
L_0x12bb770 .functor NOT 1, v0x12b72c0_0, C4<0>, C4<0>, C4<0>;
L_0x12bb800 .functor NOT 1, v0x12b7360_0, C4<0>, C4<0>, C4<0>;
L_0x12bb980 .functor AND 1, L_0x12bb770, L_0x12bb800, C4<1>, C4<1>;
L_0x12bbac0 .functor AND 1, L_0x12bb980, v0x12b7400_0, C4<1>, C4<1>;
L_0x12bbb80 .functor OR 1, L_0x12bb4c0, L_0x12bbac0, C4<0>, C4<0>;
L_0x12bbd20 .functor NOT 1, v0x12b7360_0, C4<0>, C4<0>, C4<0>;
L_0x12bbd90 .functor OR 1, L_0x12bbd20, v0x12b7540_0, C4<0>, C4<0>;
L_0x12bbea0 .functor AND 1, v0x12b7400_0, L_0x12bbd90, C4<1>, C4<1>;
L_0x12bbf60 .functor NOT 1, v0x12b72c0_0, C4<0>, C4<0>, C4<0>;
L_0x12bc140 .functor OR 1, L_0x12bbf60, v0x12b7360_0, C4<0>, C4<0>;
L_0x12bc1b0 .functor AND 1, L_0x12bbea0, L_0x12bc140, C4<1>, C4<1>;
L_0x12bc330 .functor NOT 1, v0x12b72c0_0, C4<0>, C4<0>, C4<0>;
L_0x12bc3a0 .functor OR 1, L_0x12bc330, v0x12b7540_0, C4<0>, C4<0>;
L_0x12bc2c0 .functor AND 1, v0x12b7400_0, L_0x12bc3a0, C4<1>, C4<1>;
L_0x12bc530 .functor XNOR 1, L_0x12bc1b0, L_0x12bc2c0, C4<0>, C4<0>;
v0x12b7c50_0 .net *"_ivl_12", 0 0, L_0x12bbd20;  1 drivers
v0x12b7d30_0 .net *"_ivl_14", 0 0, L_0x12bbd90;  1 drivers
v0x12b7e10_0 .net *"_ivl_16", 0 0, L_0x12bbea0;  1 drivers
v0x12b7f00_0 .net *"_ivl_18", 0 0, L_0x12bbf60;  1 drivers
v0x12b7fe0_0 .net *"_ivl_2", 0 0, L_0x12bb770;  1 drivers
v0x12b8110_0 .net *"_ivl_20", 0 0, L_0x12bc140;  1 drivers
v0x12b81f0_0 .net *"_ivl_24", 0 0, L_0x12bc330;  1 drivers
v0x12b82d0_0 .net *"_ivl_26", 0 0, L_0x12bc3a0;  1 drivers
v0x12b83b0_0 .net *"_ivl_30", 0 0, L_0x12bc530;  1 drivers
L_0x7f4d2582e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12b8500_0 .net *"_ivl_32", 0 0, L_0x7f4d2582e060;  1 drivers
v0x12b85e0_0 .net *"_ivl_4", 0 0, L_0x12bb800;  1 drivers
v0x12b86c0_0 .net *"_ivl_6", 0 0, L_0x12bb980;  1 drivers
v0x12b87a0_0 .net "a", 0 0, v0x12b72c0_0;  alias, 1 drivers
v0x12b8840_0 .net "b", 0 0, v0x12b7360_0;  alias, 1 drivers
v0x12b8930_0 .net "c", 0 0, v0x12b7400_0;  alias, 1 drivers
v0x12b8a20_0 .net "d", 0 0, v0x12b7540_0;  alias, 1 drivers
v0x12b8b10_0 .net "out_pos", 0 0, L_0x12bc6d0;  alias, 1 drivers
v0x12b8ce0_0 .net "out_sop", 0 0, L_0x12bbb80;  alias, 1 drivers
v0x12b8da0_0 .net "pos0", 0 0, L_0x12bc1b0;  1 drivers
v0x12b8e60_0 .net "pos1", 0 0, L_0x12bc2c0;  1 drivers
v0x12b8f20_0 .net "sop_term1", 0 0, L_0x12bb4c0;  1 drivers
v0x12b8fe0_0 .net "sop_term2", 0 0, L_0x12bbac0;  1 drivers
L_0x12bc6d0 .functor MUXZ 1, L_0x7f4d2582e060, L_0x12bc1b0, L_0x12bc530, C4<>;
S_0x12b9160 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x125f320;
 .timescale -12 -12;
E_0x125b9f0 .event anyedge, v0x12b9f50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12b9f50_0;
    %nor/r;
    %assign/vec4 v0x12b9f50_0, 0;
    %wait E_0x125b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12b6790;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b7630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b76d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12b6790;
T_4 ;
    %wait E_0x12723c0;
    %load/vec4 v0x12b7770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b7630_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12b6790;
T_5 ;
    %wait E_0x1272260;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %wait E_0x1272260;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %wait E_0x1272260;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %wait E_0x1272260;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %wait E_0x1272260;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %wait E_0x1272260;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %wait E_0x1272260;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %wait E_0x1272260;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %wait E_0x1272260;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %wait E_0x1272260;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %wait E_0x1272260;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %wait E_0x1272260;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %wait E_0x1272260;
    %load/vec4 v0x12b7630_0;
    %store/vec4 v0x12b76d0_0, 0, 1;
    %fork t_1, S_0x12b6ac0;
    %jmp t_0;
    .scope S_0x12b6ac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b6d00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x12b6d00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1272260;
    %load/vec4 v0x12b6d00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b6d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12b6d00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x12b6790;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12723c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12b7540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12b7360_0, 0;
    %assign/vec4 v0x12b72c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x12b7630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x12b76d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x125f320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b9af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b9f50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x125f320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x12b9af0_0;
    %inv;
    %store/vec4 v0x12b9af0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x125f320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12b74a0_0, v0x12ba1d0_0, v0x12b9910_0, v0x12b99b0_0, v0x12b9a50_0, v0x12b9b90_0, v0x12b9e10_0, v0x12b9d70_0, v0x12b9cd0_0, v0x12b9c30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x125f320;
T_9 ;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x125f320;
T_10 ;
    %wait E_0x12723c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b9eb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b9eb0_0, 4, 32;
    %load/vec4 v0x12ba100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b9eb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b9eb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b9eb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x12b9e10_0;
    %load/vec4 v0x12b9e10_0;
    %load/vec4 v0x12b9d70_0;
    %xor;
    %load/vec4 v0x12b9e10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b9eb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b9eb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x12b9cd0_0;
    %load/vec4 v0x12b9cd0_0;
    %load/vec4 v0x12b9c30_0;
    %xor;
    %load/vec4 v0x12b9cd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b9eb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x12b9eb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b9eb0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/machine/ece241_2013_q2/iter0/response4/top_module.sv";
