m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
valu
Z0 !s110 1623730301
!i10b 1
!s100 P8amDg^?3LZ`C73l22>><3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IaB0=zY7gA]`OZUHOH0fNc3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches
Z4 w1623726281
8C:/OtherActivities/FPGA/Processor_design/Processor/alu.v
FC:/OtherActivities/FPGA/Processor_design/Processor/alu.v
!i122 0
L0 6 39
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1623730300.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/alu.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vcounter
!s110 1623730387
!i10b 1
!s100 _P:bfj?lFPR[MCWXLG]9m2
R1
IJkNOf?RGPPAN9UzfMNQ6g2
R2
R3
w1623730384
8C:/OtherActivities/FPGA/Processor_design/Processor/counter.v
FC:/OtherActivities/FPGA/Processor_design/Processor/counter.v
!i122 13
L0 1 264
R5
r1
!s85 0
31
!s108 1623730387.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/counter.v|
!i113 1
R6
R7
vdata_registor
R0
!i10b 1
!s100 :fAzKL;QT0E1=^X0LoXE>3
R1
ImFCk`gJz6bek:z]Yi=Xk21
R2
R3
w1623590725
8C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v
!i122 1
L0 1 18
R5
r1
!s85 0
31
!s108 1623730301.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v|
!i113 1
R6
R7
vins_registor
!s110 1623737482
!i10b 1
!s100 PHUB2:5HRnmm34`3QQJ?o1
R1
IooQgd=3F:ZzVM5KGe06XR2
R2
R3
w1623737452
8C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v
!i122 20
L0 1 15
R5
r1
!s85 0
31
!s108 1623737482.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v|
!i113 1
R6
R7
vmux
!s110 1623730481
!i10b 1
!s100 <Q:JcdmzKVznhA><>_kHE2
R1
IBbXSmTe@F`IjAXm0KN_>V0
R2
R3
w1623730479
8C:/OtherActivities/FPGA/Processor_design/Processor/mux.v
FC:/OtherActivities/FPGA/Processor_design/Processor/mux.v
!i122 14
L0 1 29
R5
r1
!s85 0
31
!s108 1623730481.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/mux.v|
!i113 1
R6
R7
vregistor_no_inc
Z8 !s110 1623730302
!i10b 1
!s100 gYaDBo?R=4aTm??JBajk01
R1
I@51_6AGB^1^HiHXzXHBZ<1
R2
R3
w1623488856
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v
!i122 3
L0 1 14
R5
r1
!s85 0
31
Z9 !s108 1623730302.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v|
!i113 1
R6
R7
vregistor_unit
!s110 1623743530
!i10b 1
!s100 z^IlzkXC=U_CP[S8_916A1
R1
IaTWK7fT1P8:e`dA;Jc[2g0
R2
R3
w1623743523
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v
!i122 30
L0 1 58
R5
r1
!s85 0
31
!s108 1623743530.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v|
!i113 1
R6
R7
vregistor_with_inc
R8
!i10b 1
!s100 7<Plf0;iCd0CL3iONc9n<3
R1
I@zblHjTc210l?OAADDnLj2
R2
R3
w1623488864
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v
!i122 5
L0 1 21
R5
r1
!s85 0
31
R9
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v|
!i113 1
R6
R7
vstate_machine
!s110 1623742224
!i10b 1
!s100 =W3Qhm]zn1``zP:74j3Um1
R1
Ig:OlUG1;IYJ=KL`^Gn`iF1
R2
R3
w1623741859
8C:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v
FC:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v
!i122 28
L0 2 816
R5
r1
!s85 0
31
!s108 1623742224.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v|
!i113 1
R6
R7
vtest_bench_alu
Z10 !s110 1623730303
!i10b 1
!s100 CMVOlU3J8IQQkU`1JPXNW0
R1
IjznMKVkgIfl1?7SV[>giX2
R2
R3
w1623602008
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_alu.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_alu.v
!i122 8
L0 3 79
R5
r1
!s85 0
31
Z11 !s108 1623730303.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_alu.v|
!i113 1
R6
R7
vtest_bench_counter
R10
!i10b 1
!s100 F2eTQaE_:NZfgXQOa43_O0
R1
IEa<GGkfZ=4MbbVS4?ZWJR3
R2
R3
w1623487127
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_counter.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_counter.v
!i122 9
L0 3 72
R5
r1
!s85 0
31
R11
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_counter.v|
!i113 1
R6
R7
vtest_bench_registors
R10
!i10b 1
!s100 0iMl3XSgeao_YCa2O_z<^3
R1
IM[2gIbjPkRkFi@AfIVf>b2
R2
R3
w1623573260
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_registers.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_registers.v
!i122 10
L0 3 99
R5
r1
!s85 0
31
R11
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_registers.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_registers.v|
!i113 1
R6
R7
vtest_bench_SM
!s110 1623738166
!i10b 1
!s100 Q<Vd<]4zG<l7bI?TzHLF=3
R1
Iz4f;2EG2XCNNlcm@dZGeT1
R2
R3
w1623738160
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v
!i122 24
L0 3 36
R5
r1
!s85 0
31
!s108 1623738166.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v|
!i113 1
R6
R7
ntest_bench_@s@m
vtest_bench_top_module
R10
!i10b 1
!s100 K7dYWD>K9[?Ez<;B21UAk3
R1
I3T6`D56RzM7fHn8i`o<6f1
R2
R3
R4
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_top_module.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_top_module.v
!i122 12
L0 3 42
R5
r1
!s85 0
31
R11
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_top_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_top_module.v|
!i113 1
R6
R7
vtop_module
!s110 1623743594
!i10b 1
!s100 M[YD]19>YCW[co?m>]Mlc2
R1
I1bC^7C=MR:BcNVJZ;Ud:?2
R2
R3
w1623743557
8C:/OtherActivities/FPGA/Processor_design/Processor/top_module.v
FC:/OtherActivities/FPGA/Processor_design/Processor/top_module.v
!i122 31
L0 1 42
R5
r1
!s85 0
31
!s108 1623743594.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/top_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/top_module.v|
!i113 1
R6
R7
