Source Block: hdl/projects/ad9671_fmc/zc706/system_top.v@235:245@HdlIdDef
  wire            adc_dwr_3;
  wire   [255:0]  gt_rx_data;
  wire    [63:0]  gt_rx_data_0;
  wire    [63:0]  gt_rx_data_1;
  wire    [63:0]  gt_rx_data_2;
  wire    [63:0]  gt_rx_data_3;

  // spi assignments

  assign spi_fout_enb_clk     = spi_csn[10:10];
  assign spi_fout_enb_mlo     = spi_csn[ 9: 9];

Diff Content:
- 240   wire    [63:0]  gt_rx_data_3;

Clone Blocks:
Clone Blocks 1:
hdl/projects/usdrx1/zc706/system_top.v@234:244
  wire            adc_dwr_2;
  wire            adc_dwr_3;
  wire   [255:0]  gt_rx_data;
  wire    [63:0]  gt_rx_data_0;
  wire    [63:0]  gt_rx_data_1;
  wire    [63:0]  gt_rx_data_2;
  wire    [63:0]  gt_rx_data_3;

  // spi assignments

  assign spi_fout_enb_clk     = spi_csn[10:10];

Clone Blocks 2:
hdl/projects/ad9671_fmc/zc706/system_top.v@234:244
  wire            adc_dwr_2;
  wire            adc_dwr_3;
  wire   [255:0]  gt_rx_data;
  wire    [63:0]  gt_rx_data_0;
  wire    [63:0]  gt_rx_data_1;
  wire    [63:0]  gt_rx_data_2;
  wire    [63:0]  gt_rx_data_3;

  // spi assignments

  assign spi_fout_enb_clk     = spi_csn[10:10];

Clone Blocks 3:
hdl/projects/usdrx1/zc706/system_top.v@235:245
  wire            adc_dwr_3;
  wire   [255:0]  gt_rx_data;
  wire    [63:0]  gt_rx_data_0;
  wire    [63:0]  gt_rx_data_1;
  wire    [63:0]  gt_rx_data_2;
  wire    [63:0]  gt_rx_data_3;

  // spi assignments

  assign spi_fout_enb_clk     = spi_csn[10:10];
  assign spi_fout_enb_mlo     = spi_csn[ 9: 9];

