module Datapath(
	 input logic clk, reset,
    input logic regWrite,alucontrol,immSelMux,LoadMux,MemRead,MemWrite,pcBranch,
	 input logic[31:0] pc1
    //output logic [31:0] result,
	 
);
logic [1:0] sel_sig;
logic [31:0]pc;
logic[31:0]Inst;
logic [31:0]reg1_val,reg2_val,result,result_Aftrl,A_bus,B_bus,immOut,aluOut,dmemOut,pcIn,pcplusImm;
logic [6:0] aluControl_signal;

logic isZero, pcBranch1;


adder_32 adder1(
	.a(pc1),
	.b(32'b100),
	.y(pcNext)
);

adder_32 adder2(
	.a(pc1),
	.b(immOut),
	.y(pcplusImm)
);



Mux2input muxBranch(
	.a(pcNext),
	.b(pcplusImm),
	.select(pcBranch1),
	.out(pcIn)
);

BranchSel bs(
	.zero(isZero),
	.branch(sel_sig),
	.rdlast_bit(aluOut[0]),
	.branch_type(aluControl_signal),
	.pcMux(pcBranch1)
);

//pc counter
pc pcreg(
	.clk(clk),
	.reset(reset),
	.pc_in(pcIn),
	.pc_out(pc)
);


//instruction mem
InstructionMemory Imem(
	.address(pc),
	.instruction(Inst)
);

//registers

RegFiles regF(
	.clk(clk),
	.rst(rst),
	.RegWrite(regWrite),
	.rg_wrt_dest(Inst[11:7]),
	.rs1(Inst[19:15]),
	.rs2(Inst[24:20]),
	.rg_wrt_data(result_Aftrl),
	.read_reg1(reg1_val),
	.read_reg2(reg2_val)

);
//sign_extender
imm_Gen immGen(
	.inst_code(Inst),
	.Imm_out(immOut)
);


Mux2input muxImmSel(
	.a(reg2_val),
	.b(immOut),
	.select(immSelMux),
	.out(B_bus)
);

assign A_bus = reg1_val;


ControlUnit CU(
	.isALUreg(alucontrol),
	.Opcode(Inst[6:0]),
	.Funct3(Inst[14:12]),
	.Funct7(Inst[31:25]),
	.Control_signal(aluControl_signal),
	.Selection_signal(sel_sig),

);


ALUnitHW alu(
	.rs1(A_bus),
	.rs2(B_bus),
	.rd(aluOut),
	.aluControl(aluControl_signal),
	.zero(isZero)
);


Mux2input muxLoadSel(
	.a(aluOut),
	.b(dmemOut),
	.select(LoadMux),
	.out(result)
);



Datamemory Dm(
	.clk(clk),
	.MemRead(MemRead),
	.MemWrite(MemWrite),
	.a(aluOut),
	.wd(reg2_val),
	.rd(dmemOut)

);

Decoder3by3 dc(
	.result(result),
	.Inst(Inst),
	.out(result_Aftrl)
);
endmodule