#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13e66e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13e6870 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x13f4d30 .functor NOT 1, L_0x1422010, C4<0>, C4<0>, C4<0>;
L_0x1421d70 .functor XOR 1, L_0x1421c10, L_0x1421cd0, C4<0>, C4<0>;
L_0x1421f00 .functor XOR 1, L_0x1421d70, L_0x1421e30, C4<0>, C4<0>;
v0x141c790_0 .net *"_ivl_10", 0 0, L_0x1421e30;  1 drivers
v0x141c890_0 .net *"_ivl_12", 0 0, L_0x1421f00;  1 drivers
v0x141c970_0 .net *"_ivl_2", 0 0, L_0x141f350;  1 drivers
v0x141ca30_0 .net *"_ivl_4", 0 0, L_0x1421c10;  1 drivers
v0x141cb10_0 .net *"_ivl_6", 0 0, L_0x1421cd0;  1 drivers
v0x141cc40_0 .net *"_ivl_8", 0 0, L_0x1421d70;  1 drivers
v0x141cd20_0 .var "clk", 0 0;
v0x141cdc0_0 .net "f_dut", 0 0, L_0x1421940;  1 drivers
v0x141ce60_0 .net "f_ref", 0 0, L_0x141de30;  1 drivers
v0x141cf00_0 .var/2u "stats1", 159 0;
v0x141cfa0_0 .var/2u "strobe", 0 0;
v0x141d040_0 .net "tb_match", 0 0, L_0x1422010;  1 drivers
v0x141d100_0 .net "tb_mismatch", 0 0, L_0x13f4d30;  1 drivers
v0x141d1c0_0 .net "wavedrom_enable", 0 0, v0x14191e0_0;  1 drivers
v0x141d260_0 .net "wavedrom_title", 511 0, v0x14192a0_0;  1 drivers
v0x141d330_0 .net "x1", 0 0, v0x1419360_0;  1 drivers
v0x141d3d0_0 .net "x2", 0 0, v0x1419400_0;  1 drivers
v0x141d470_0 .net "x3", 0 0, v0x14194f0_0;  1 drivers
L_0x141f350 .concat [ 1 0 0 0], L_0x141de30;
L_0x1421c10 .concat [ 1 0 0 0], L_0x141de30;
L_0x1421cd0 .concat [ 1 0 0 0], L_0x1421940;
L_0x1421e30 .concat [ 1 0 0 0], L_0x141de30;
L_0x1422010 .cmp/eeq 1, L_0x141f350, L_0x1421f00;
S_0x13e6a00 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x13e6870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x13d1e70 .functor NOT 1, v0x14194f0_0, C4<0>, C4<0>, C4<0>;
L_0x13e7120 .functor AND 1, L_0x13d1e70, v0x1419400_0, C4<1>, C4<1>;
L_0x13f4da0 .functor NOT 1, v0x1419360_0, C4<0>, C4<0>, C4<0>;
L_0x141d710 .functor AND 1, L_0x13e7120, L_0x13f4da0, C4<1>, C4<1>;
L_0x141d7e0 .functor NOT 1, v0x14194f0_0, C4<0>, C4<0>, C4<0>;
L_0x141d850 .functor AND 1, L_0x141d7e0, v0x1419400_0, C4<1>, C4<1>;
L_0x141d900 .functor AND 1, L_0x141d850, v0x1419360_0, C4<1>, C4<1>;
L_0x141d9c0 .functor OR 1, L_0x141d710, L_0x141d900, C4<0>, C4<0>;
L_0x141db20 .functor NOT 1, v0x1419400_0, C4<0>, C4<0>, C4<0>;
L_0x141db90 .functor AND 1, v0x14194f0_0, L_0x141db20, C4<1>, C4<1>;
L_0x141dcb0 .functor AND 1, L_0x141db90, v0x1419360_0, C4<1>, C4<1>;
L_0x141dd20 .functor OR 1, L_0x141d9c0, L_0x141dcb0, C4<0>, C4<0>;
L_0x141dea0 .functor AND 1, v0x14194f0_0, v0x1419400_0, C4<1>, C4<1>;
L_0x141df10 .functor AND 1, L_0x141dea0, v0x1419360_0, C4<1>, C4<1>;
L_0x141de30 .functor OR 1, L_0x141dd20, L_0x141df10, C4<0>, C4<0>;
v0x13f4fa0_0 .net *"_ivl_0", 0 0, L_0x13d1e70;  1 drivers
v0x13f5040_0 .net *"_ivl_10", 0 0, L_0x141d850;  1 drivers
v0x13d1ee0_0 .net *"_ivl_12", 0 0, L_0x141d900;  1 drivers
v0x1417b40_0 .net *"_ivl_14", 0 0, L_0x141d9c0;  1 drivers
v0x1417c20_0 .net *"_ivl_16", 0 0, L_0x141db20;  1 drivers
v0x1417d50_0 .net *"_ivl_18", 0 0, L_0x141db90;  1 drivers
v0x1417e30_0 .net *"_ivl_2", 0 0, L_0x13e7120;  1 drivers
v0x1417f10_0 .net *"_ivl_20", 0 0, L_0x141dcb0;  1 drivers
v0x1417ff0_0 .net *"_ivl_22", 0 0, L_0x141dd20;  1 drivers
v0x1418160_0 .net *"_ivl_24", 0 0, L_0x141dea0;  1 drivers
v0x1418240_0 .net *"_ivl_26", 0 0, L_0x141df10;  1 drivers
v0x1418320_0 .net *"_ivl_4", 0 0, L_0x13f4da0;  1 drivers
v0x1418400_0 .net *"_ivl_6", 0 0, L_0x141d710;  1 drivers
v0x14184e0_0 .net *"_ivl_8", 0 0, L_0x141d7e0;  1 drivers
v0x14185c0_0 .net "f", 0 0, L_0x141de30;  alias, 1 drivers
v0x1418680_0 .net "x1", 0 0, v0x1419360_0;  alias, 1 drivers
v0x1418740_0 .net "x2", 0 0, v0x1419400_0;  alias, 1 drivers
v0x1418800_0 .net "x3", 0 0, v0x14194f0_0;  alias, 1 drivers
S_0x1418940 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x13e6870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1419120_0 .net "clk", 0 0, v0x141cd20_0;  1 drivers
v0x14191e0_0 .var "wavedrom_enable", 0 0;
v0x14192a0_0 .var "wavedrom_title", 511 0;
v0x1419360_0 .var "x1", 0 0;
v0x1419400_0 .var "x2", 0 0;
v0x14194f0_0 .var "x3", 0 0;
E_0x13e15c0/0 .event negedge, v0x1419120_0;
E_0x13e15c0/1 .event posedge, v0x1419120_0;
E_0x13e15c0 .event/or E_0x13e15c0/0, E_0x13e15c0/1;
E_0x13e1350 .event negedge, v0x1419120_0;
E_0x13cb9f0 .event posedge, v0x1419120_0;
S_0x1418c20 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1418940;
 .timescale -12 -12;
v0x1418e20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1418f20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1418940;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14195f0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x13e6870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x141e140 .functor NOT 1, v0x1419400_0, C4<0>, C4<0>, C4<0>;
L_0x141e2c0 .functor AND 1, v0x14194f0_0, L_0x141e140, C4<1>, C4<1>;
L_0x141e4b0 .functor NOT 1, v0x1419360_0, C4<0>, C4<0>, C4<0>;
L_0x141e630 .functor AND 1, L_0x141e2c0, L_0x141e4b0, C4<1>, C4<1>;
L_0x141e770 .functor NOT 1, L_0x141e630, C4<0>, C4<0>, C4<0>;
L_0x141e830 .functor NOT 1, v0x1419400_0, C4<0>, C4<0>, C4<0>;
L_0x141e8e0 .functor AND 1, v0x14194f0_0, L_0x141e830, C4<1>, C4<1>;
L_0x141e9a0 .functor AND 1, L_0x141e8e0, v0x1419360_0, C4<1>, C4<1>;
L_0x141eab0 .functor NOT 1, L_0x141e9a0, C4<0>, C4<0>, C4<0>;
L_0x141eb70 .functor AND 1, L_0x141e770, L_0x141eab0, C4<1>, C4<1>;
L_0x141ece0 .functor AND 1, v0x14194f0_0, v0x1419400_0, C4<1>, C4<1>;
L_0x141ed50 .functor NOT 1, v0x1419360_0, C4<0>, C4<0>, C4<0>;
L_0x141ee30 .functor AND 1, L_0x141ece0, L_0x141ed50, C4<1>, C4<1>;
L_0x141eef0 .functor AND 1, L_0x141eb70, L_0x141ee30, C4<1>, C4<1>;
L_0x141edc0 .functor AND 1, v0x14194f0_0, v0x1419400_0, C4<1>, C4<1>;
L_0x141f080 .functor AND 1, L_0x141edc0, v0x1419360_0, C4<1>, C4<1>;
L_0x141f1d0 .functor AND 1, L_0x141eef0, L_0x141f080, C4<1>, C4<1>;
L_0x141f2e0 .functor NOT 1, v0x14194f0_0, C4<0>, C4<0>, C4<0>;
L_0x141f3f0 .functor NOT 1, v0x1419400_0, C4<0>, C4<0>, C4<0>;
L_0x141f460 .functor AND 1, L_0x141f2e0, L_0x141f3f0, C4<1>, C4<1>;
L_0x141f620 .functor NOT 1, v0x1419360_0, C4<0>, C4<0>, C4<0>;
L_0x141f690 .functor AND 1, L_0x141f460, L_0x141f620, C4<1>, C4<1>;
L_0x141f860 .functor NOT 1, L_0x141f690, C4<0>, C4<0>, C4<0>;
L_0x141f920 .functor AND 1, L_0x141f1d0, L_0x141f860, C4<1>, C4<1>;
L_0x141fb00 .functor NOT 1, v0x1419400_0, C4<0>, C4<0>, C4<0>;
L_0x141fb70 .functor AND 1, v0x14194f0_0, L_0x141fb00, C4<1>, C4<1>;
L_0x141fd10 .functor NOT 1, v0x1419360_0, C4<0>, C4<0>, C4<0>;
L_0x141fd80 .functor AND 1, L_0x141fb70, L_0x141fd10, C4<1>, C4<1>;
L_0x141ff80 .functor NOT 1, L_0x141fd80, C4<0>, C4<0>, C4<0>;
L_0x1420040 .functor AND 1, L_0x141f920, L_0x141ff80, C4<1>, C4<1>;
L_0x1420250 .functor NOT 1, v0x14194f0_0, C4<0>, C4<0>, C4<0>;
L_0x14202c0 .functor NOT 1, v0x1419400_0, C4<0>, C4<0>, C4<0>;
L_0x1420440 .functor AND 1, L_0x1420250, L_0x14202c0, C4<1>, C4<1>;
L_0x1420550 .functor AND 1, L_0x1420440, v0x1419360_0, C4<1>, C4<1>;
L_0x1420730 .functor OR 1, L_0x1420040, L_0x1420550, C4<0>, C4<0>;
L_0x1420840 .functor NOT 1, v0x14194f0_0, C4<0>, C4<0>, C4<0>;
L_0x14209e0 .functor AND 1, L_0x1420840, v0x1419400_0, C4<1>, C4<1>;
L_0x1420aa0 .functor NOT 1, v0x1419360_0, C4<0>, C4<0>, C4<0>;
L_0x1420c50 .functor AND 1, L_0x14209e0, L_0x1420aa0, C4<1>, C4<1>;
L_0x1420d60 .functor OR 1, L_0x1420730, L_0x1420c50, C4<0>, C4<0>;
L_0x1420fc0 .functor NOT 1, v0x14194f0_0, C4<0>, C4<0>, C4<0>;
L_0x1421240 .functor AND 1, L_0x1420fc0, v0x1419400_0, C4<1>, C4<1>;
L_0x1421670 .functor AND 1, L_0x1421240, v0x1419360_0, C4<1>, C4<1>;
L_0x1421940 .functor OR 1, L_0x1420d60, L_0x1421670, C4<0>, C4<0>;
v0x1419800_0 .net *"_ivl_0", 0 0, L_0x141e140;  1 drivers
v0x14198e0_0 .net *"_ivl_10", 0 0, L_0x141e830;  1 drivers
v0x14199c0_0 .net *"_ivl_12", 0 0, L_0x141e8e0;  1 drivers
v0x1419ab0_0 .net *"_ivl_14", 0 0, L_0x141e9a0;  1 drivers
v0x1419b90_0 .net *"_ivl_16", 0 0, L_0x141eab0;  1 drivers
v0x1419cc0_0 .net *"_ivl_18", 0 0, L_0x141eb70;  1 drivers
v0x1419da0_0 .net *"_ivl_2", 0 0, L_0x141e2c0;  1 drivers
v0x1419e80_0 .net *"_ivl_20", 0 0, L_0x141ece0;  1 drivers
v0x1419f60_0 .net *"_ivl_22", 0 0, L_0x141ed50;  1 drivers
v0x141a0d0_0 .net *"_ivl_24", 0 0, L_0x141ee30;  1 drivers
v0x141a1b0_0 .net *"_ivl_26", 0 0, L_0x141eef0;  1 drivers
v0x141a290_0 .net *"_ivl_28", 0 0, L_0x141edc0;  1 drivers
v0x141a370_0 .net *"_ivl_30", 0 0, L_0x141f080;  1 drivers
v0x141a450_0 .net *"_ivl_32", 0 0, L_0x141f1d0;  1 drivers
v0x141a530_0 .net *"_ivl_34", 0 0, L_0x141f2e0;  1 drivers
v0x141a610_0 .net *"_ivl_36", 0 0, L_0x141f3f0;  1 drivers
v0x141a6f0_0 .net *"_ivl_38", 0 0, L_0x141f460;  1 drivers
v0x141a8e0_0 .net *"_ivl_4", 0 0, L_0x141e4b0;  1 drivers
v0x141a9c0_0 .net *"_ivl_40", 0 0, L_0x141f620;  1 drivers
v0x141aaa0_0 .net *"_ivl_42", 0 0, L_0x141f690;  1 drivers
v0x141ab80_0 .net *"_ivl_44", 0 0, L_0x141f860;  1 drivers
v0x141ac60_0 .net *"_ivl_46", 0 0, L_0x141f920;  1 drivers
v0x141ad40_0 .net *"_ivl_48", 0 0, L_0x141fb00;  1 drivers
v0x141ae20_0 .net *"_ivl_50", 0 0, L_0x141fb70;  1 drivers
v0x141af00_0 .net *"_ivl_52", 0 0, L_0x141fd10;  1 drivers
v0x141afe0_0 .net *"_ivl_54", 0 0, L_0x141fd80;  1 drivers
v0x141b0c0_0 .net *"_ivl_56", 0 0, L_0x141ff80;  1 drivers
v0x141b1a0_0 .net *"_ivl_58", 0 0, L_0x1420040;  1 drivers
v0x141b280_0 .net *"_ivl_6", 0 0, L_0x141e630;  1 drivers
v0x141b360_0 .net *"_ivl_60", 0 0, L_0x1420250;  1 drivers
v0x141b440_0 .net *"_ivl_62", 0 0, L_0x14202c0;  1 drivers
v0x141b520_0 .net *"_ivl_64", 0 0, L_0x1420440;  1 drivers
v0x141b600_0 .net *"_ivl_66", 0 0, L_0x1420550;  1 drivers
v0x141b8f0_0 .net *"_ivl_68", 0 0, L_0x1420730;  1 drivers
v0x141b9d0_0 .net *"_ivl_70", 0 0, L_0x1420840;  1 drivers
v0x141bab0_0 .net *"_ivl_72", 0 0, L_0x14209e0;  1 drivers
v0x141bb90_0 .net *"_ivl_74", 0 0, L_0x1420aa0;  1 drivers
v0x141bc70_0 .net *"_ivl_76", 0 0, L_0x1420c50;  1 drivers
v0x141bd50_0 .net *"_ivl_78", 0 0, L_0x1420d60;  1 drivers
v0x141be30_0 .net *"_ivl_8", 0 0, L_0x141e770;  1 drivers
v0x141bf10_0 .net *"_ivl_80", 0 0, L_0x1420fc0;  1 drivers
v0x141bff0_0 .net *"_ivl_82", 0 0, L_0x1421240;  1 drivers
v0x141c0d0_0 .net *"_ivl_84", 0 0, L_0x1421670;  1 drivers
v0x141c1b0_0 .net "f", 0 0, L_0x1421940;  alias, 1 drivers
v0x141c270_0 .net "x1", 0 0, v0x1419360_0;  alias, 1 drivers
v0x141c310_0 .net "x2", 0 0, v0x1419400_0;  alias, 1 drivers
v0x141c400_0 .net "x3", 0 0, v0x14194f0_0;  alias, 1 drivers
S_0x141c570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x13e6870;
 .timescale -12 -12;
E_0x13e1810 .event anyedge, v0x141cfa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x141cfa0_0;
    %nor/r;
    %assign/vec4 v0x141cfa0_0, 0;
    %wait E_0x13e1810;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1418940;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1419360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1419400_0, 0;
    %assign/vec4 v0x14194f0_0, 0;
    %wait E_0x13e1350;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13cb9f0;
    %load/vec4 v0x14194f0_0;
    %load/vec4 v0x1419400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1419360_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1419360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1419400_0, 0;
    %assign/vec4 v0x14194f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x13e1350;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1418f20;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13e15c0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1419360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1419400_0, 0;
    %assign/vec4 v0x14194f0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13e6870;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141cfa0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x13e6870;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x141cd20_0;
    %inv;
    %store/vec4 v0x141cd20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x13e6870;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1419120_0, v0x141d100_0, v0x141d470_0, v0x141d3d0_0, v0x141d330_0, v0x141ce60_0, v0x141cdc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13e6870;
T_7 ;
    %load/vec4 v0x141cf00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x141cf00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x141cf00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x141cf00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x141cf00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x141cf00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x141cf00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x13e6870;
T_8 ;
    %wait E_0x13e15c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x141cf00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x141cf00_0, 4, 32;
    %load/vec4 v0x141d040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x141cf00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x141cf00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x141cf00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x141cf00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x141ce60_0;
    %load/vec4 v0x141ce60_0;
    %load/vec4 v0x141cdc0_0;
    %xor;
    %load/vec4 v0x141ce60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x141cf00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x141cf00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x141cf00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x141cf00_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/truthtable1/iter0/response18/top_module.sv";
