// Seed: 1303996263
module module_0;
  wire id_1;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0();
  assign id_1 = 1;
endmodule
module module_2 (
    output supply1 id_0,
    output tri0 id_1,
    input uwire id_2,
    input wire id_3,
    input supply1 id_4,
    output wire id_5,
    input tri id_6,
    input wand id_7,
    output wor id_8,
    input wire id_9,
    output wor id_10,
    input tri id_11,
    output supply0 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri id_16,
    input tri1 id_17,
    input wire id_18,
    input wor id_19,
    output supply0 id_20,
    output supply0 id_21
);
  wire id_23;
  supply0 id_24;
  assign id_24 = id_6;
  wire id_25;
  assign #1 id_10 = 1;
  module_0();
endmodule
