ine DPM_TABLE_21__SamuLevelCount__SHIFT 0x10
#define DPM_TABLE_21__AcpLevelCount_MASK 0xff000000
#define DPM_TABLE_21__AcpLevelCount__SHIFT 0x18
#define DPM_TABLE_22__GraphicsLevel_0_MinVddNb_MASK 0xffffffff
#define DPM_TABLE_22__GraphicsLevel_0_MinVddNb__SHIFT 0x0
#define DPM_TABLE_23__GraphicsLevel_0_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_23__GraphicsLevel_0_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_24__GraphicsLevel_0_ActivityLevel_MASK 0xffff
#define DPM_TABLE_24__GraphicsLevel_0_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_24__GraphicsLevel_0_VidOffset_MASK 0xff0000
#define DPM_TABLE_24__GraphicsLevel_0_VidOffset__SHIFT 0x10
#define DPM_TABLE_24__GraphicsLevel_0_Vid_MASK 0xff000000
#define DPM_TABLE_24__GraphicsLevel_0_Vid__SHIFT 0x18
#define DPM_TABLE_25__GraphicsLevel_0_SclkDid_MASK 0xff
#define DPM_TABLE_25__GraphicsLevel_0_SclkDid__SHIFT 0x0
#define DPM_TABLE_25__GraphicsLevel_0_ForceNbPs1_MASK 0xff00
#define DPM_TABLE_25__GraphicsLevel_0_ForceNbPs1__SHIFT 0x8
#define DPM_TABLE_25__GraphicsLevel_0_GnbSlow_MASK 0xff0000
#define DPM_TABLE_25__GraphicsLevel_0_GnbSlow__SHIFT 0x10
#define DPM_TABLE_25__GraphicsLevel_0_PowerThrottle_MASK 0xff000000
#define DPM_TABLE_25__GraphicsLevel_0_PowerThrottle__SHIFT 0x18
#define DPM_TABLE_26__GraphicsLevel_0_UpHyst_MASK 0xff
#define DPM_TABLE_26__GraphicsLevel_0_UpHyst__SHIFT 0x0
#define DPM_TABLE_26__GraphicsLevel_0_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_26__GraphicsLevel_0_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_26__GraphicsLevel_0_EnabledForActivity_MASK 0xff0000
#define DPM_TABLE_26__GraphicsLevel_0_EnabledForActivity__SHIFT 0x10
#define DPM_TABLE_26__GraphicsLevel_0_DisplayWatermark_MASK 0xff000000
#define DPM_TABLE_26__GraphicsLevel_0_DisplayWatermark__SHIFT 0x18
#define DPM_TABLE_27__GraphicsLevel_0_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_27__GraphicsLevel_0_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_27__GraphicsLevel_0_DeepSleepDivId_MASK 0xff00
#define DPM_TABLE_27__GraphicsLevel_0_DeepSleepDivId__SHIFT 0x8
#define DPM_TABLE_27__GraphicsLevel_0_VoltageDownHyst_MASK 0xff0000
#define DPM_TABLE_27__GraphicsLevel_0_VoltageDownHyst__SHIFT 0x10
#define DPM_TABLE_27__GraphicsLevel_0_DownHyst_MASK 0xff000000
#define DPM_TABLE_27__GraphicsLevel_0_DownHyst__SHIFT 0x18
#define DPM_TABLE_28__GraphicsLevel_0_reserved_MASK 0xffffffff
#define DPM_TABLE_28__GraphicsLevel_0_reserved__SHIFT 0x0
#define DPM_TABLE_29__GraphicsLevel_1_MinVddNb_MASK 0xffffffff
#define DPM_TABLE_29__GraphicsLevel_1_MinVddNb__SHIFT 0x0
#define DPM_TABLE_30__GraphicsLevel_1_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_30__GraphicsLevel_1_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_31__GraphicsLevel_1_ActivityLevel_MASK 0xffff
#define DPM_TABLE_31__GraphicsLevel_1_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_31__GraphicsLevel_1_VidOffset_MASK 0xff0000
#define DPM_TABLE_31__GraphicsLevel_1_VidOffset__SHIFT 0x10
#define DPM_TABLE_31__GraphicsLevel_1_Vid_MASK 0xff000000
#define DPM_TABLE_31__GraphicsLevel_1_Vid__SHIFT 0x18
#define DPM_TABLE_32__GraphicsLevel_1_SclkDid_MASK 0xff
#define DPM_TABLE_32__GraphicsLevel_1_SclkDid__SHIFT 0x0
#define DPM_TABLE_32__GraphicsLevel_1_ForceNbPs1_MASK 0xff00
#define DPM_TABLE_32__GraphicsLevel_1_ForceNbPs1__SHIFT 0x8
#define DPM_TABLE_32__GraphicsLevel_1_GnbSlow_MASK 0xff0000
#define DPM_TABLE_32__GraphicsLevel_1_GnbSlow__SHIFT 0x10
#define DPM_TABLE_32__GraphicsLevel_1_PowerThrottle_MASK 0xff000000
#define DPM_TABLE_32__GraphicsLevel_1_PowerThrottle__SHIFT 0x18
#define DPM_TABLE_33__GraphicsLevel_1_UpHyst_MASK 0xff
#define DPM_TABLE_33__GraphicsLevel_1_UpHyst__SHIFT 0x0
#define DPM_TABLE_33__GraphicsLevel_1_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_33__GraphicsLevel_1_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_33__GraphicsLevel_1_EnabledForActivity_MASK 0xff0000
#define DPM_TABLE_33__GraphicsLevel_1_EnabledForActivity__SHIFT 0x10
#define DPM_TABLE_33__GraphicsLevel_1_DisplayWatermark_MASK 0xff000000
#define DPM_TABLE_33__GraphicsLevel_1_DisplayWatermark__SHIFT 0x18
#define DPM_TABLE_34__GraphicsLevel_1_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_34__GraphicsLevel_1_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_34__GraphicsLevel_1_DeepSleepDivId_MASK 0xff00
#define DPM_TABLE_34__GraphicsLevel_1_DeepSleepDivId__SHIFT 0x8
#define DPM_TABLE_34__GraphicsLevel_1_VoltageDownHyst_MASK 0xff0000
#define DPM_TABLE_34__GraphicsLevel_1_VoltageDownHyst__SHIFT 0x10
#define DPM_TABLE_34__GraphicsLevel_1_DownHyst_MASK 0xff000000
#define DPM_TABLE_34__GraphicsLevel_1_DownHyst__SHIFT 0x18
#define DPM_TABLE_35__GraphicsLevel_1_reserved_MASK 0xffffffff
#define DPM_TABLE_35__GraphicsLevel_1_reserved__SHIFT 0x0
#define DPM_TABLE_36__GraphicsLevel_2_MinVddNb_MASK 0xffffffff
#define DPM_TABLE_36__GraphicsLevel_2_MinVddNb__SHIFT 0x0
#define DPM_TABLE_37__GraphicsLevel_2_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_37__GraphicsLevel_2_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_38__GraphicsLevel_2_ActivityLevel_MASK 0xffff
#define DPM_TABLE_38__GraphicsLevel_2_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_38__GraphicsLevel_2_VidOffset_MASK 0xff0000
#define DPM_TABLE_38__GraphicsLevel_2_VidOffset__SHIFT 0x10
#define DPM_TABLE_38__GraphicsLevel_2_Vid_MASK 0xff000000
#define DPM_TABLE_38__GraphicsLevel_2_Vid__SHIFT 0x18
#define DPM_TABLE_39__GraphicsLevel_2_SclkDid_MASK 0xff
#define DPM_TABLE_39__GraphicsLevel_2_SclkDid__SHIFT 0x0
#define DPM_TABLE_39__GraphicsLevel_2_ForceNbPs1_MASK 0xff00
#define DPM_TABLE_39__GraphicsLevel_2_ForceNbPs1__SHIFT 0x8
#define DPM_TABLE_39__GraphicsLevel_2_GnbSlow_MASK 0xff0000
#define DPM_TABLE_39__GraphicsLevel_2_GnbSlow__SHIFT 0x10
#define DPM_TABLE_39__GraphicsLevel_2_PowerThrottle_MASK 0xff000000
#define DPM_TABLE_39__GraphicsLevel_2_PowerThrottle__SHIFT 0x18
#define DPM_TABLE_40__GraphicsLevel_2_UpHyst_MASK 0xff
#define DPM_TABLE_40__GraphicsLevel_2_UpHyst__SHIFT 0x0
#define DPM_TABLE_40__GraphicsLevel_2_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_40__GraphicsLevel_2_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_40__GraphicsLevel_2_EnabledForActivity_MASK 0xff0000
#define DPM_TABLE_40__GraphicsLevel_2_EnabledForActivity__SHIFT 0x10
#define DPM_TABLE_40__GraphicsLevel_2_DisplayWatermark_MASK 0xff000000
#define DPM_TABLE_40__GraphicsLevel_2_DisplayWatermark__SHIFT 0x18
#define DPM_TABLE_41__GraphicsLevel_2_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_41__GraphicsLevel_2_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_41__GraphicsLevel_2_DeepSleepDivId_MASK 0xff00
#define DPM_TABLE_41__GraphicsLevel_2_DeepSleepDivId__SHIFT 0x8
#define DPM_TABLE_41__GraphicsLevel_2_VoltageDownHyst_MASK 0xff0000
#define DPM_TABLE_41__GraphicsLevel_2_VoltageDownHyst__SHIFT 0x10
#define DPM_TABLE_41__GraphicsLevel_2_DownHyst_MASK 0xff000000
#define DPM_TABLE_41__GraphicsLevel_2_DownHyst__SHIFT 0x18
#define DPM_TABLE_42__GraphicsLevel_2_reserved_MASK 0xffffffff
#define DPM_TABLE_42__GraphicsLevel_2_reserved__SHIFT 0x0
#define DPM_TABLE_43__GraphicsLevel_3_MinVddNb_MASK 0xffffffff
#define DPM_TABLE_43__GraphicsLevel_3_MinVddNb__SHIFT 0x0
#define DPM_TABLE_44__GraphicsLevel_3_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_44__GraphicsLevel_3_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_45__GraphicsLevel_3_ActivityLevel_MASK 0xffff
#define DPM_TABLE_45__GraphicsLevel_3_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_45__GraphicsLevel_3_VidOffset_MASK 0xff0000
#define DPM_TABLE_45__GraphicsLevel_3_VidOffset__SHIFT 0x10
#define DPM_TABLE_45__GraphicsLevel_3_Vid_MASK 0xff000000
#define DPM_TABLE_45__GraphicsLevel_3_Vid__SHIFT 0x18
#define DPM_TABLE_46__GraphicsLevel_3_SclkDid_MASK 0xff
#define DPM_TABLE_46__GraphicsLevel_3_SclkDid__SHIFT 0x0
#define DPM_TABLE_46__GraphicsLevel_3_ForceNbPs1_MASK 0xff00
#define DPM_TABLE_46__GraphicsLevel_3_ForceNbPs1__SHIFT 0x8
#define DPM_TABLE_46__GraphicsLevel_3_GnbSlow_MASK 0xff0000
#define DPM_TABLE_46__GraphicsLevel_3_GnbSlow__SHIFT 0x10
#define DPM_TABLE_46__GraphicsLevel_3_PowerThrottle_MASK 0xff000000
#define DPM_TABLE_46__GraphicsLevel_3_PowerThrottle__SHIFT 0x18
#define DPM_TABLE_47__GraphicsLevel_3_UpHyst_MASK 0xff
#define DPM_TABLE_47__GraphicsLevel_3_UpHyst__SHIFT 0x0
#define DPM_TABLE_47__GraphicsLevel_3_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_47__GraphicsLevel_3_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_47__GraphicsLevel_3_EnabledForActivity_MASK 0xff0000
#define DPM_TABLE_47__GraphicsLevel_3_EnabledForActivity__SHIFT 0x10
#define DPM_TABLE_47__GraphicsLevel_3_DisplayWatermark_MASK 0xff000000
#define DPM_TABLE_47__GraphicsLevel_3_DisplayWatermark__SHIFT 0x18
#define DPM_TABLE_48__GraphicsLevel_3_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_48__GraphicsLevel_3_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_48__GraphicsLevel_3_DeepSleepDivId_MASK 0xff00
#define DPM_TABLE_48__GraphicsLevel_3_DeepSleepDivId__SHIFT 0x8
#define DPM_TABLE_48__GraphicsLevel_3_VoltageDownHyst_MASK 0xff0000
#define DPM_TABLE_48__GraphicsLevel_3_VoltageDownHyst__SHIFT 0x10
#define DPM_TABLE_48__GraphicsLevel_3_DownHyst_MASK 0xff000000
#define DPM_TABLE_48__GraphicsLevel_3_DownHyst__SHIFT 0x18
#define DPM_TABLE_49__GraphicsLevel_3_reserved_MASK 0xffffffff
#define DPM_TABLE_49__GraphicsLevel_3_reserved__SHIFT 0x0
#define DPM_TABLE_50__GraphicsLevel_4_MinVddNb_MASK 0xffffffff
#define DPM_TABLE_50__GraphicsLevel_4_MinVddNb__SHIFT 0x0
#define DPM_TABLE_51__GraphicsLevel_4_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_51__GraphicsLevel_4_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_52__GraphicsLevel_4_ActivityLevel_MASK 0xffff
#define DPM_TABLE_52__GraphicsLevel_4_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_52__GraphicsLevel_4_VidOffset_MASK 0xff0000
#define DPM_TABLE_52__GraphicsLevel_4_VidOffset__SHIFT 0x10
#define DPM_TABLE_52__GraphicsLevel_4_Vid_MASK 0xff000000
#define DPM_TABLE_52__GraphicsLevel_4_Vid__SHIFT 0x18
#define DPM_TABLE_53__GraphicsLevel_4_SclkDid_MASK 0xff
#define DPM_TABLE_53__GraphicsLevel_4_SclkDid__SHIFT 0x0
#define DPM_TABLE_53__GraphicsLevel_4_ForceNbPs1_MASK 0xff00
#define DPM_TABLE_53__GraphicsLevel_4_ForceNbPs1__SHIFT 0x8
#define DPM_TABLE_53__GraphicsLevel_4_GnbSlow_MASK 0xff0000
#define DPM_TABLE_53__GraphicsLevel_4_GnbSlow__SHIFT 0x10
#define DPM_TABLE_53__GraphicsLevel_4_PowerThrottle_MASK 0xff000000
#define DPM_TABLE_53__GraphicsLevel_4_PowerThrottle__SHIFT 0x18
#define DPM_TABLE_54__GraphicsLevel_4_UpHyst_MASK 0xff
#define DPM_TABLE_54__GraphicsLevel_4_UpHyst__SHIFT 0x0
#define DPM_TABLE_54__GraphicsLevel_4_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_54__GraphicsLevel_4_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_54__GraphicsLevel_4_EnabledForActivity_MASK 0xff0000
#define DPM_TABLE_54__GraphicsLevel_4_EnabledForActivity__SHIFT 0x10
#define DPM_TABLE_54__GraphicsLevel_4_DisplayWatermark_MASK 0xff000000
#define DPM_TABLE_54__GraphicsLevel_4_DisplayWatermark__SHIFT 0x18
#define DPM_TABLE_55__GraphicsLevel_4_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_55__GraphicsLevel_4_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_55__GraphicsLevel_4_DeepSleepDivId_MASK 0xff00
#define DPM_TABLE_55__GraphicsLevel_4_DeepSleepDivId__SHIFT 0x8
#define DPM_TABLE_55__GraphicsLevel_4_VoltageDownHyst_MASK 0xff0000
#define DPM_TABLE_55__GraphicsLevel_4_VoltageDownHyst__SHIFT 0x10
#define DPM_TABLE_55__GraphicsLevel_4_DownHyst_MASK 0xff000000
#define DPM_TABLE_55__GraphicsLevel_4_DownHyst__SHIFT 0x18
#define DPM_TABLE_56__GraphicsLevel_4_reserved_MASK 0xffffffff
#define DPM_TABLE_56__GraphicsLevel_4_reserved__SHIFT 0x0
#define DPM_TABLE_57__GraphicsLevel_5_MinVddNb_MASK 0xffffffff
#define DPM_TABLE_57__GraphicsLevel_5_MinVddNb__SHIFT 0x0
#define DPM_TABLE_58__GraphicsLevel_5_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_58__GraphicsLevel_5_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_59__GraphicsLevel_5_ActivityLevel_MASK 0xffff
#define DPM_TABLE_59__GraphicsLevel_5_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_59__GraphicsLevel_5_VidOffset_MASK 0xff0000
#define DPM_TABLE_59__GraphicsLevel_5_VidOffset__SHIFT 0x10
#define DPM_TABLE_59__GraphicsLevel_5_Vid_MASK 0xff000000
#define DPM_TABLE_59__GraphicsLevel_5_Vid__SHIFT 0x18
#define DPM_TABLE_60__GraphicsLevel_5_SclkDid_MASK 0xff
#define DPM_TABLE_60__GraphicsLevel_5_SclkDid__SHIFT 0x0
#define DPM_TABLE_60__GraphicsLevel_5_ForceNbPs1_MASK 0xff00
#define DPM_TABLE_60__GraphicsLevel_5_ForceNbPs1__SHIFT 0x8
#define DPM_TABLE_60__GraphicsLevel_5_GnbSlow_MASK 0xff0000
#define DPM_TABLE_60__GraphicsLevel_5_GnbSlow__SHIFT 0x10
#define DPM_TABLE_60__GraphicsLevel_5_PowerThrottle_MASK 0xff000000
#define DPM_TABLE_60__GraphicsLevel_5_PowerThrottle__SHIFT 0x18
#define DPM_TABLE_61__GraphicsLevel_5_UpHyst_MASK 0xff
#define DPM_TABLE_61__GraphicsLevel_5_UpHyst__SHIFT 0x0
#define DPM_TABLE_61__GraphicsLevel_5_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_61__GraphicsLevel_5_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_61__GraphicsLevel_5_EnabledForActivity_MASK 0xff0000
#define DPM_TABLE_61__GraphicsLevel_5_EnabledForActivity__SHIFT 0x10
#define DPM_TABLE_61__GraphicsLevel_5_DisplayWatermark_MASK 0xff000000
#define DPM_TABLE_61__GraphicsLevel_5_DisplayWatermark__SHIFT 0x18
#define DPM_TABLE_62__GraphicsLevel_5_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_62__GraphicsLevel_5_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_62__GraphicsLevel_5_DeepSleepDivId_MASK 0xff00
#define DPM_TABLE_62__GraphicsLevel_5_DeepSleepDivId__SHIFT 0x8
#define DPM_TABLE_62__GraphicsLevel_5_VoltageDownHyst_MASK 0xff0000
#define DPM_TABLE_62__GraphicsLevel_5_VoltageDownHyst__SHIFT 0x10
#define DPM_TABLE_62__GraphicsLevel_5_DownHyst_MASK 0xff000000
#define DPM_TABLE_62__GraphicsLevel_5_DownHyst__SHIFT 0x18
#define DPM_TABLE_63__GraphicsLevel_5_reserved_MASK 0xffffffff
#define DPM_TABLE_63__GraphicsLevel_5_reserved__SHIFT 0x0
#define DPM_TABLE_64__GraphicsLevel_6_MinVddNb_MASK 0xffffffff
#define DPM_TABLE_64__GraphicsLevel_6_MinVddNb__SHIFT 0x0
#define DPM_TABLE_65__GraphicsLevel_6_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_65__GraphicsLevel_6_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_66__GraphicsLevel_6_ActivityLevel_MASK 0xffff
#define DPM_TABLE_66__GraphicsLevel_6_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_66__GraphicsLevel_6_VidOffset_MASK 0xff0000
#define DPM_TABLE_66__GraphicsLevel_6_VidOffset__SHIFT 0x10
#define DPM_TABLE_66__GraphicsLevel_6_Vid_MASK 0xff000000
#define DPM_TABLE_66__GraphicsLevel_6_Vid__SHIFT 0x18
#define DPM_TABLE_67__GraphicsLevel_6_SclkDid_MASK 0xff
#define DPM_TABLE_67__GraphicsLevel_6_SclkDid__SHIFT 0x0
#define DPM_TABLE_67__GraphicsLevel_6_ForceNbPs1_MASK 0xff00
#define DPM_TABLE_67__GraphicsLevel_6_ForceNbPs1__SHIFT 0x8
#define DPM_TABLE_67__GraphicsLevel_6_GnbSlow_MASK 0xff0000
#define DPM_TABLE_67__GraphicsLevel_6_GnbSlow__SHIFT 0x10
#define DPM_TABLE_67__GraphicsLevel_6_PowerThrottle_MASK 0xff000000
#define DPM_TABLE_67__GraphicsLevel_6_PowerThrottle__SHIFT 0x18
#define DPM_TABLE_68__GraphicsLevel_6_UpHyst_MASK 0xff
#define DPM_TABLE_68__GraphicsLevel_6_UpHyst__SHIFT 0x0
#define DPM_TABLE_68__GraphicsLevel_6_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_68__GraphicsLevel_6_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_68__GraphicsLevel_6_EnabledForActivity_MASK 0xff0000
#define DPM_TABLE_68__GraphicsLevel_6_EnabledForActivity__SHIFT 0x10
#define DPM_TABLE_68__GraphicsLevel_6_DisplayWatermark_MASK 0xff000000
#define DPM_TABLE_68__GraphicsLevel_6_DisplayWatermark__SHIFT 0x18
#define DPM_TABLE_69__GraphicsLevel_6_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_69__GraphicsLevel_6_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_69__GraphicsLevel_6_DeepSleepDivId_MASK 0xff00
#define DPM_TABLE_69__GraphicsLevel_6_DeepSleepDivId__SHIFT 0x8
#define DPM_TABLE_69__GraphicsLevel_6_VoltageDownHyst_MASK 0xff0000
#define DPM_TABLE_69__GraphicsLevel_6_VoltageDownHyst__SHIFT 0x10
#define DPM_TABLE_69__GraphicsLevel_6_DownHyst_MASK 0xff000000
#define DPM_TABLE_69__GraphicsLevel_6_DownHyst__SHIFT 0x18
#define DPM_TABLE_70__GraphicsLevel_6_reserved_MASK 0xffffffff
#define DPM_TABLE_70__GraphicsLevel_6_reserved__SHIFT 0x0
#define DPM_TABLE_71__GraphicsLevel_7_MinVddNb_MASK 0xffffffff
#define DPM_TABLE_71__GraphicsLevel_7_MinVddNb__SHIFT 0x0
#define DPM_TABLE_72__GraphicsLevel_7_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_72__GraphicsLevel_7_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_73__GraphicsLevel_7_ActivityLevel_MASK 0xffff
#define DPM_TABLE_73__GraphicsLevel_7_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_73__GraphicsLevel_7_VidOffset_MASK 0xff0000
#define DPM_TABLE_73__GraphicsLevel_7_VidOffset__SHIFT 0x10
#define DPM_TABLE_73__GraphicsLevel_7_Vid_MASK 0xff000000
#define DPM_TABLE_73__GraphicsLevel_7_Vid__SHIFT 0x18
#define DPM_TABLE_74__GraphicsLevel_7_SclkDid_MASK 0xff
#define DPM_TABLE_74__GraphicsLevel_7_SclkDid__SHIFT 0x0
#define DPM_TABLE_74__GraphicsLevel_7_ForceNbPs1_MASK 0xff00
#define DPM_TABLE_74__GraphicsLevel_7_ForceNbPs1__SHIFT 0x8
#define DPM_TABLE_74__GraphicsLevel_7_GnbSlow_MASK 0xff0000
#define DPM_TABLE_74__GraphicsLevel_7_GnbSlow__SHIFT 0x10
#define DPM_TABLE_74__GraphicsLevel_7_PowerThrottle_MASK 0xff000000
#define DPM_TABLE_74__GraphicsLevel_7_PowerThrottle__SHIFT 0x18
#define DPM_TABLE_75__GraphicsLevel_7_UpHyst_MASK 0xff
#define DPM_TABLE_75__GraphicsLevel_7_UpHyst__SHIFT 0x0
#define DPM_TABLE_75__GraphicsLevel_7_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_75__GraphicsLevel_7_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_75__GraphicsLevel_7_EnabledForActivity_MASK 0xff0000
#define DPM_TABLE_75__GraphicsLevel_7_EnabledForActivity__SHIFT 0x10
#define DPM_TABLE_75__GraphicsLevel_7_DisplayWatermark_MASK 0xff000000
#define DPM_TABLE_75__GraphicsLevel_7_DisplayWatermark__SHIFT 0x18
#define DPM_TABLE_76__GraphicsLevel_7_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_76__GraphicsLevel_7_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_76__GraphicsLevel_7_DeepSleepDivId_MASK 0xff00
#define DPM_TABLE_76__GraphicsLevel_7_DeepSleepDivId__SHIFT 0x8
#define DPM_TABLE_76__GraphicsLevel_7_VoltageDownHyst_MASK 0xff0000
#define DPM_TABLE_76__GraphicsLevel_7_VoltageDownHyst__SHIFT 0x10
#define DPM_TABLE_76__GraphicsLevel_7_DownHyst_MASK 0xff000000
#define DPM_TABLE_76__GraphicsLevel_7_DownHyst__SHIFT 0x18
#define DPM_TABLE_77__GraphicsLevel_7_reserved_MASK 0xffffffff
#define DPM_TABLE_77__GraphicsLevel_7_reserved__SHIFT 0x0
#define DPM_TABLE_78__ACPILevel_Flags_MASK 0xffffffff
#define DPM_TABLE_78__ACPILevel_Flags__SHIFT 0x0
#define DPM_TABLE_79__ACPILevel_MinVddNb_MASK 0xffffffff
#define DPM_TABLE_79__ACPILevel_MinVddNb__SHIFT 0x0
#define DPM_TABLE_80__ACPILevel_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_80__ACPILevel_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_81__ACPILevel_DisplayWatermark_MASK 0xff
#define DPM_TABLE_81__ACPILevel_DisplayWatermark__SHIFT 0x0
#define DPM_TABLE_81__ACPILevel_ForceNbPs1_MASK 0xff00
#define DPM_TABLE_81__ACPILevel_ForceNbPs1__SHIFT 0x8
#define DPM_TABLE_81__ACPILevel_GnbSlow_MASK 0xff0000
#define DPM_TABLE_81__ACPILevel_GnbSlow__SHIFT 0x10
#define DPM_TABLE_81__ACPILevel_SclkDid_MASK 0xff000000
#define DPM_TABLE_81__ACPILevel_SclkDid__SHIFT 0x18
#define DPM_TABLE_82__ACPILevel_padding_2_MASK 0xff
#define DPM_TABLE_82__ACPILevel_padding_2__SHIFT 0x0
#define DPM_TABLE_82__ACPILevel_padding_1_MASK 0xff00
#define DPM_TABLE_82__ACPILevel_padding_1__SHIFT 0x8
#define DPM_TABLE_82__ACPILevel_padding_0_MASK 0xff0000
#define DPM_TABLE_82__ACPILevel_padding_0__SHIFT 0x10
#define DPM_TABLE_82__ACPILevel_DeepSleepDivId_MASK 0xff000000
#define DPM_TABLE_82__ACPILevel_DeepSleepDivId__SHIFT 0x18
#define DPM_TABLE_83__UvdLevel_0_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_83__UvdLevel_0_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_84__UvdLevel_0_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_84__UvdLevel_0_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_85__UvdLevel_0_DclkDivider_MASK 0xff
#define DPM_TABLE_85__UvdLevel_0_DclkDivider__SHIFT 0x0
#define DPM_TABLE_85__UvdLevel_0_VclkDivider_MASK 0xff00
#define DPM_TABLE_85__UvdLevel_0_VclkDivider__SHIFT 0x8
#define DPM_TABLE_85__UvdLevel_0_MinVddNb_MASK 0xffff0000
#define DPM_TABLE_85__UvdLevel_0_MinVddNb__SHIFT 0x10
#define DPM_TABLE_86__UvdLevel_0_padding_1_MASK 0xff
#define DPM_TABLE_86__UvdLevel_0_padding_1__SHIFT 0x0
#define DPM_TABLE_86__UvdLevel_0_padding_0_MASK 0xff00
#define DPM_TABLE_86__UvdLevel_0_padding_0__SHIFT 0x8
#define DPM_TABLE_86__UvdLevel_0_DClkBypassCntl_MASK 0xff0000
#define DPM_TABLE_86__UvdLevel_0_DClkBypassCntl__SHIFT 0x10
#define DPM_TABLE_86__UvdLevel_0_VClkBypassCntl_MASK 0xff000000
#define DPM_TABLE_86__UvdLevel_0_VClkBypassCntl__SHIFT 0x18
#define DPM_TABLE_87__UvdLevel_1_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_87__UvdLevel_1_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_88__UvdLevel_1_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_88__UvdLevel_1_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_89__UvdLevel_1_DclkDivider_MASK 0xff
#define DPM_TABLE_89__UvdLevel_1_DclkDivider__SHIFT 0x0
#define DPM_TABLE_89__UvdLevel_1_VclkDivider_MASK 0xff00
#define DPM_TABLE_89__UvdLevel_1_VclkDivider__SHIFT 0x8
#define DPM_TABLE_89__UvdLevel_1_MinVddNb_MASK 0xffff0000
#define DPM_TABLE_89__UvdLevel_1_MinVddNb__SHIFT 0x10
#define DPM_TABLE_90__UvdLevel_1_padding_1_MASK 0xff
#define DPM_TABLE_90__UvdLevel_1_padding_1__SHIFT 0x0
#define DPM_TABLE_90__UvdLevel_1_padding_0_MASK 0xff00
#define DPM_TABLE_90__UvdLevel_1_padding_0__SHIFT 0x8
#define DPM_TABLE_90__UvdLevel_1_DClkBypassCntl_MASK 0xff0000
#define DPM_TABLE_90__UvdLevel_1_DClkBypassCntl__SHIFT 0x10
#define DPM_TABLE_90__UvdLevel_1_VClkBypassCntl_MASK 0xff000000
#define DPM_TABLE_90__UvdLevel_1_VClkBypassCntl__SHIFT 0x18
#define DPM_TABLE_91__UvdLevel_2_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_91__UvdLevel_2_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_92__UvdLevel_2_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_92__UvdLevel_2_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_93__UvdLevel_2_DclkDivider_MASK 0xff
#define DPM_TABLE_93__UvdLevel_2_DclkDivider__SHIFT 0x0
#define DPM_TABLE_93__UvdLevel_2_VclkDivider_MASK 0xff00
#define DPM_TABLE_93__UvdLevel_2_VclkDivider__SHIFT 0x8
#define DPM_TABLE_93__UvdLevel_2_MinVddNb_MASK 0xffff0000
#define DPM_TABLE_93__UvdLevel_2_MinVddNb__SHIFT 0x10
#define DPM_TABLE_94__UvdLevel_2_padding_1_MASK 0xff
#define DPM_TABLE_94__UvdLevel_2_padding_1__SHIFT 0x0
#define DPM_TABLE_94__UvdLevel_2_padding_0_MASK 0xff00
#define DPM_TABLE_94__UvdLevel_2_padding_0__SHIFT 0x8
#define DPM_TABLE_94__UvdLevel_2_DClkBypassCntl_MASK 0xff0000
#define DPM_TABLE_94__UvdLevel_2_DClkBypassCn