// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.514000,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=1295,HLS_SYN_LUT=4033,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 67'd1;
parameter    ap_ST_fsm_state2 = 67'd2;
parameter    ap_ST_fsm_state3 = 67'd4;
parameter    ap_ST_fsm_state4 = 67'd8;
parameter    ap_ST_fsm_state5 = 67'd16;
parameter    ap_ST_fsm_state6 = 67'd32;
parameter    ap_ST_fsm_state7 = 67'd64;
parameter    ap_ST_fsm_state8 = 67'd128;
parameter    ap_ST_fsm_state9 = 67'd256;
parameter    ap_ST_fsm_state10 = 67'd512;
parameter    ap_ST_fsm_state11 = 67'd1024;
parameter    ap_ST_fsm_state12 = 67'd2048;
parameter    ap_ST_fsm_state13 = 67'd4096;
parameter    ap_ST_fsm_state14 = 67'd8192;
parameter    ap_ST_fsm_state15 = 67'd16384;
parameter    ap_ST_fsm_state16 = 67'd32768;
parameter    ap_ST_fsm_state17 = 67'd65536;
parameter    ap_ST_fsm_state18 = 67'd131072;
parameter    ap_ST_fsm_state19 = 67'd262144;
parameter    ap_ST_fsm_state20 = 67'd524288;
parameter    ap_ST_fsm_state21 = 67'd1048576;
parameter    ap_ST_fsm_state22 = 67'd2097152;
parameter    ap_ST_fsm_state23 = 67'd4194304;
parameter    ap_ST_fsm_state24 = 67'd8388608;
parameter    ap_ST_fsm_state25 = 67'd16777216;
parameter    ap_ST_fsm_state26 = 67'd33554432;
parameter    ap_ST_fsm_state27 = 67'd67108864;
parameter    ap_ST_fsm_state28 = 67'd134217728;
parameter    ap_ST_fsm_state29 = 67'd268435456;
parameter    ap_ST_fsm_state30 = 67'd536870912;
parameter    ap_ST_fsm_state31 = 67'd1073741824;
parameter    ap_ST_fsm_state32 = 67'd2147483648;
parameter    ap_ST_fsm_state33 = 67'd4294967296;
parameter    ap_ST_fsm_state34 = 67'd8589934592;
parameter    ap_ST_fsm_state35 = 67'd17179869184;
parameter    ap_ST_fsm_state36 = 67'd34359738368;
parameter    ap_ST_fsm_state37 = 67'd68719476736;
parameter    ap_ST_fsm_state38 = 67'd137438953472;
parameter    ap_ST_fsm_state39 = 67'd274877906944;
parameter    ap_ST_fsm_state40 = 67'd549755813888;
parameter    ap_ST_fsm_state41 = 67'd1099511627776;
parameter    ap_ST_fsm_state42 = 67'd2199023255552;
parameter    ap_ST_fsm_state43 = 67'd4398046511104;
parameter    ap_ST_fsm_state44 = 67'd8796093022208;
parameter    ap_ST_fsm_state45 = 67'd17592186044416;
parameter    ap_ST_fsm_state46 = 67'd35184372088832;
parameter    ap_ST_fsm_state47 = 67'd70368744177664;
parameter    ap_ST_fsm_state48 = 67'd140737488355328;
parameter    ap_ST_fsm_state49 = 67'd281474976710656;
parameter    ap_ST_fsm_state50 = 67'd562949953421312;
parameter    ap_ST_fsm_state51 = 67'd1125899906842624;
parameter    ap_ST_fsm_state52 = 67'd2251799813685248;
parameter    ap_ST_fsm_state53 = 67'd4503599627370496;
parameter    ap_ST_fsm_state54 = 67'd9007199254740992;
parameter    ap_ST_fsm_state55 = 67'd18014398509481984;
parameter    ap_ST_fsm_state56 = 67'd36028797018963968;
parameter    ap_ST_fsm_state57 = 67'd72057594037927936;
parameter    ap_ST_fsm_state58 = 67'd144115188075855872;
parameter    ap_ST_fsm_state59 = 67'd288230376151711744;
parameter    ap_ST_fsm_state60 = 67'd576460752303423488;
parameter    ap_ST_fsm_state61 = 67'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 67'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 67'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 67'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 67'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 67'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 67'd73786976294838206464;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] p_pc;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [0:0] p_error;
reg   [1:0] reg_963;
(* fsm_encoding = "none" *) reg   [66:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire   [6:0] o_pcode_fu_995_p1;
wire   [2:0] funct3_fu_999_p4;
reg   [31:0] reg_967;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state28;
reg   [2:0] funct3_reg_2655;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state33;
reg   [31:0] reg_972;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state54;
reg   [31:0] p_pc_load_reg_2638;
wire    ap_CS_fsm_state1;
reg   [6:0] o_pcode_reg_2651;
wire   [6:0] funct7_fu_1009_p4;
reg   [6:0] funct7_reg_2659;
wire  signed [11:0] funct12_fu_1019_p4;
reg  signed [11:0] funct12_reg_2663;
wire  signed [31:0] sext_ln37_fu_1029_p1;
reg  signed [31:0] sext_ln37_reg_2668;
wire  signed [18:0] sext_ln37_1_fu_1033_p1;
reg  signed [18:0] sext_ln37_1_reg_2679;
wire   [4:0] rs1_fu_1037_p4;
reg   [4:0] rs1_reg_2688;
wire   [4:0] rs2_fu_1047_p4;
reg   [4:0] rs2_reg_2693;
wire   [4:0] rd_fu_1057_p4;
reg   [4:0] rd_reg_2703;
wire  signed [31:0] sext_ln41_fu_1117_p1;
reg  signed [31:0] sext_ln41_reg_2735;
wire  signed [31:0] sext_ln45_fu_1163_p1;
reg  signed [31:0] sext_ln45_reg_2740;
wire  signed [31:0] imm_S_fu_1167_p5;
reg  signed [31:0] imm_S_reg_2745;
reg   [1:0] imm_S_cast_reg_2756;
wire   [31:0] imm_U_fu_1199_p3;
reg   [31:0] imm_U_reg_2762;
wire   [0:0] icmp_ln209_fu_1207_p2;
reg   [0:0] icmp_ln209_reg_2768;
wire   [31:0] or_ln310_fu_1560_p2;
reg   [31:0] or_ln310_reg_3020;
wire    ap_CS_fsm_state3;
wire   [4:0] trunc_ln300_fu_1570_p1;
reg   [4:0] trunc_ln300_reg_3025;
wire   [31:0] ashr_ln300_fu_1577_p2;
reg   [31:0] ashr_ln300_reg_3030;
wire    ap_CS_fsm_state6;
wire   [4:0] trunc_ln297_fu_1591_p1;
reg   [4:0] trunc_ln297_reg_3035;
wire   [31:0] lshr_ln297_fu_1598_p2;
reg   [31:0] lshr_ln297_reg_3040;
wire    ap_CS_fsm_state9;
wire   [31:0] xor_ln288_fu_1604_p2;
reg   [31:0] xor_ln288_reg_3045;
wire    ap_CS_fsm_state10;
wire   [0:0] grp_fu_929_p2;
reg   [0:0] icmp_ln276_reg_3050;
wire    ap_CS_fsm_state12;
wire   [0:0] grp_fu_935_p2;
reg   [0:0] icmp_ln264_reg_3055;
wire    ap_CS_fsm_state14;
wire   [4:0] trunc_ln256_fu_1630_p1;
reg   [4:0] trunc_ln256_reg_3060;
wire   [31:0] shl_ln256_fu_1637_p2;
reg   [31:0] shl_ln256_reg_3065;
wire    ap_CS_fsm_state17;
wire   [31:0] sub_ln246_fu_1647_p2;
reg   [31:0] sub_ln246_reg_3070;
wire    ap_CS_fsm_state19;
wire   [31:0] add_ln242_fu_1661_p2;
reg   [31:0] add_ln242_reg_3075;
wire    ap_CS_fsm_state21;
wire   [31:0] and_ln318_fu_1667_p2;
reg   [31:0] and_ln318_reg_3080;
wire    ap_CS_fsm_state22;
wire   [31:0] shl_ln210_fu_1680_p2;
reg   [31:0] shl_ln210_reg_3085;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln193_fu_1690_p2;
reg   [0:0] icmp_ln193_reg_3090;
wire   [0:0] icmp_ln186_fu_1695_p2;
reg   [0:0] icmp_ln186_reg_3095;
wire   [31:0] ashr_ln222_fu_1759_p2;
reg   [31:0] ashr_ln222_reg_3100;
wire    ap_CS_fsm_state31;
wire   [31:0] lshr_ln219_fu_1776_p2;
reg   [31:0] lshr_ln219_reg_3105;
wire    ap_CS_fsm_state34;
wire   [18:0] add_ln172_1_fu_1802_p2;
reg   [18:0] add_ln172_1_reg_3110;
wire    ap_CS_fsm_state36;
reg   [0:0] tmp_12_reg_3115;
reg   [16:0] trunc_ln172_4_reg_3120;
wire    ap_CS_fsm_state37;
wire   [16:0] select_ln172_fu_1851_p3;
reg   [16:0] select_ln172_reg_3130;
wire   [1:0] add_ln164_2_fu_1879_p2;
reg   [1:0] add_ln164_2_reg_3135;
wire    ap_CS_fsm_state39;
wire   [1:0] trunc_ln164_5_fu_1890_p1;
reg   [1:0] trunc_ln164_5_reg_3140;
wire   [18:0] add_ln164_1_fu_1894_p2;
reg   [18:0] add_ln164_1_reg_3145;
reg   [0:0] tmp_10_reg_3150;
reg   [16:0] trunc_ln164_2_reg_3156;
wire   [1:0] add_ln156_2_fu_1936_p2;
reg   [1:0] add_ln156_2_reg_3161;
wire   [1:0] trunc_ln156_5_fu_1947_p1;
reg   [1:0] trunc_ln156_5_reg_3166;
wire   [18:0] add_ln156_1_fu_1951_p2;
reg   [18:0] add_ln156_1_reg_3171;
reg   [0:0] tmp_9_reg_3176;
reg   [16:0] trunc_ln156_2_reg_3182;
wire   [16:0] pos_5_fu_1996_p3;
reg   [16:0] pos_5_reg_3187;
wire    ap_CS_fsm_state40;
wire   [2:0] select_ln165_fu_2028_p3;
reg   [2:0] select_ln165_reg_3192;
wire   [16:0] pos_4_fu_2060_p3;
reg   [16:0] pos_4_reg_3202;
wire   [2:0] select_ln157_fu_2092_p3;
reg   [2:0] select_ln157_reg_3207;
reg   [16:0] memory_addr_7_reg_3217;
wire    ap_CS_fsm_state41;
wire   [15:0] trunc_ln168_fu_2107_p1;
reg   [15:0] trunc_ln168_reg_3222;
reg   [16:0] memory_addr_6_reg_3227;
wire   [7:0] trunc_ln160_fu_2115_p1;
reg   [7:0] trunc_ln160_reg_3232;
wire   [31:0] or_ln167_fu_2165_p2;
reg   [31:0] or_ln167_reg_3237;
wire    ap_CS_fsm_state42;
wire   [31:0] or_ln159_fu_2217_p2;
reg   [31:0] or_ln159_reg_3242;
wire   [1:0] add_ln141_1_fu_2279_p2;
reg   [1:0] add_ln141_1_reg_3247;
wire    ap_CS_fsm_state44;
reg   [16:0] lshr_ln4_reg_3252;
wire   [1:0] add_ln134_1_fu_2308_p2;
reg   [1:0] add_ln134_1_reg_3257;
reg   [16:0] lshr_ln3_reg_3262;
wire    ap_CS_fsm_state45;
wire   [15:0] result_3_fu_2349_p1;
reg   [15:0] result_3_reg_3277;
wire    ap_CS_fsm_state47;
wire   [7:0] result_2_fu_2370_p1;
reg   [7:0] result_2_reg_3282;
wire   [18:0] add_ln131_1_fu_2391_p2;
reg   [18:0] add_ln131_1_reg_3287;
wire    ap_CS_fsm_state48;
reg   [0:0] tmp_7_reg_3292;
reg   [16:0] trunc_ln131_3_reg_3297;
wire   [16:0] select_ln131_fu_2435_p3;
reg   [16:0] select_ln131_reg_3302;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire   [1:0] add_ln124_1_fu_2462_p2;
reg   [1:0] add_ln124_1_reg_3312;
wire    ap_CS_fsm_state52;
reg   [16:0] lshr_ln2_reg_3317;
wire   [1:0] add_ln117_1_fu_2491_p2;
reg   [1:0] add_ln117_1_reg_3322;
reg   [16:0] lshr_ln1_reg_3327;
wire    ap_CS_fsm_state53;
wire   [15:0] result_1_fu_2532_p1;
reg   [15:0] result_1_reg_3342;
wire    ap_CS_fsm_state55;
wire   [7:0] result_fu_2553_p1;
reg   [7:0] result_reg_3347;
reg   [0:0] icmp_ln103_reg_3352;
wire    ap_CS_fsm_state56;
reg   [0:0] icmp_ln97_reg_3356;
reg   [0:0] icmp_ln91_reg_3360;
reg   [0:0] icmp_ln85_reg_3364;
wire   [0:0] grp_fu_953_p2;
reg   [0:0] icmp_ln79_reg_3368;
reg   [0:0] icmp_ln73_reg_3372;
wire    ap_CS_fsm_state64;
wire   [31:0] add_ln67_fu_2601_p2;
reg   [31:0] add_ln67_reg_3381;
wire    ap_CS_fsm_state65;
wire   [63:0] zext_ln32_fu_990_p1;
wire   [63:0] zext_ln310_fu_1237_p1;
wire   [63:0] zext_ln310_1_fu_1242_p1;
wire   [63:0] zext_ln300_fu_1247_p1;
wire   [63:0] zext_ln300_1_fu_1252_p1;
wire   [63:0] zext_ln297_1_fu_1262_p1;
wire   [63:0] zext_ln297_fu_1257_p1;
wire   [63:0] zext_ln288_fu_1279_p1;
wire   [63:0] zext_ln288_1_fu_1284_p1;
wire   [63:0] zext_ln276_fu_1295_p1;
wire   [63:0] zext_ln276_1_fu_1300_p1;
wire   [63:0] zext_ln264_fu_1311_p1;
wire   [63:0] zext_ln264_1_fu_1316_p1;
wire   [63:0] zext_ln256_1_fu_1332_p1;
wire   [63:0] zext_ln256_fu_1327_p1;
wire   [63:0] zext_ln246_fu_1337_p1;
wire   [63:0] zext_ln246_1_fu_1342_p1;
wire   [63:0] zext_ln242_fu_1347_p1;
wire   [63:0] zext_ln242_1_fu_1352_p1;
wire   [63:0] zext_ln318_fu_1369_p1;
wire   [63:0] zext_ln318_1_fu_1374_p1;
wire   [63:0] zext_ln210_fu_1385_p1;
wire   [63:0] zext_ln206_fu_1390_p1;
wire   [63:0] zext_ln203_fu_1395_p1;
wire   [63:0] zext_ln200_fu_1400_p1;
wire   [63:0] zext_ln193_fu_1405_p1;
wire   [63:0] zext_ln186_fu_1410_p1;
wire   [63:0] zext_ln183_fu_1415_p1;
wire   [63:0] zext_ln222_fu_1420_p1;
wire   [63:0] zext_ln219_fu_1425_p1;
wire   [63:0] zext_ln172_1_fu_1436_p1;
wire   [63:0] zext_ln164_fu_1441_p1;
wire   [63:0] zext_ln156_fu_1446_p1;
wire   [63:0] zext_ln141_fu_1457_p1;
wire   [63:0] zext_ln134_fu_1462_p1;
wire   [63:0] zext_ln131_fu_1467_p1;
wire   [63:0] zext_ln124_fu_1472_p1;
wire   [63:0] zext_ln117_fu_1477_p1;
wire   [63:0] zext_ln103_fu_1488_p1;
wire   [63:0] zext_ln103_1_fu_1493_p1;
wire   [63:0] zext_ln97_fu_1498_p1;
wire   [63:0] zext_ln97_1_fu_1503_p1;
wire   [63:0] zext_ln91_fu_1508_p1;
wire   [63:0] zext_ln91_1_fu_1513_p1;
wire   [63:0] zext_ln85_fu_1518_p1;
wire   [63:0] zext_ln85_1_fu_1523_p1;
wire   [63:0] zext_ln79_fu_1528_p1;
wire   [63:0] zext_ln79_1_fu_1533_p1;
wire   [63:0] zext_ln73_fu_1538_p1;
wire   [63:0] zext_ln73_1_fu_1543_p1;
wire   [63:0] zext_ln310_2_fu_1566_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln300_2_fu_1583_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln297_2_fu_1587_p1;
wire   [63:0] zext_ln288_2_fu_1610_p1;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln277_fu_1614_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln265_fu_1622_p1;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln256_2_fu_1643_p1;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln246_2_fu_1653_p1;
wire    ap_CS_fsm_state20;
wire   [63:0] zext_ln242_2_fu_1657_p1;
wire   [63:0] zext_ln318_2_fu_1673_p1;
wire    ap_CS_fsm_state23;
wire   [63:0] zext_ln210_2_fu_1686_p1;
wire    ap_CS_fsm_state27;
wire   [63:0] zext_ln206_1_fu_1706_p1;
wire    ap_CS_fsm_state29;
wire   [63:0] zext_ln203_1_fu_1716_p1;
wire   [63:0] zext_ln200_1_fu_1726_p1;
wire   [63:0] zext_ln194_fu_1730_p1;
wire   [63:0] zext_ln187_fu_1738_p1;
wire   [63:0] zext_ln183_1_fu_1752_p1;
wire   [63:0] zext_ln222_2_fu_1765_p1;
wire    ap_CS_fsm_state32;
wire   [63:0] zext_ln219_2_fu_1769_p1;
wire   [63:0] zext_ln172_fu_1826_p1;
wire   [63:0] zext_ln172_3_fu_1857_p1;
wire    ap_CS_fsm_state38;
wire   [63:0] zext_ln168_fu_2035_p1;
wire   [63:0] zext_ln160_fu_2099_p1;
wire   [63:0] zext_ln167_fu_2103_p1;
wire   [63:0] zext_ln159_fu_2111_p1;
wire   [63:0] zext_ln144_1_fu_2227_p1;
wire    ap_CS_fsm_state43;
wire   [63:0] zext_ln137_1_fu_2235_p1;
wire   [63:0] zext_ln127_fu_2243_p1;
wire   [63:0] zext_ln120_fu_2251_p1;
wire   [63:0] zext_ln142_fu_2324_p1;
wire   [63:0] zext_ln135_fu_2328_p1;
wire   [63:0] zext_ln131_3_fu_2441_p1;
wire   [63:0] zext_ln131_2_fu_2445_p1;
wire    ap_CS_fsm_state51;
wire   [63:0] zext_ln125_fu_2507_p1;
wire   [63:0] zext_ln118_fu_2511_p1;
wire   [63:0] zext_ln66_fu_2593_p1;
wire    ap_CS_fsm_state63;
wire   [63:0] zext_ln67_fu_2597_p1;
wire   [63:0] zext_ln61_fu_2611_p1;
wire    ap_CS_fsm_state67;
wire   [63:0] zext_ln58_fu_2630_p1;
wire   [63:0] zext_ln55_fu_2634_p1;
wire   [31:0] add_ln62_fu_2615_p2;
wire   [31:0] grp_fu_959_p2;
wire   [31:0] grp_fu_946_p2;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state57;
wire   [0:0] icmp_ln335_fu_1213_p2;
wire   [31:0] zext_ln276_2_fu_1618_p1;
wire   [31:0] zext_ln264_2_fu_1626_p1;
wire   [31:0] and_ln206_fu_1700_p2;
wire   [31:0] or_ln203_fu_1710_p2;
wire   [31:0] xor_ln200_fu_1720_p2;
wire   [31:0] zext_ln193_1_fu_1734_p1;
wire   [31:0] zext_ln186_1_fu_1742_p1;
wire   [31:0] add_ln183_fu_1746_p2;
wire   [31:0] zext_ln144_fu_2223_p1;
wire   [31:0] zext_ln137_fu_2231_p1;
wire  signed [31:0] sext_ln127_fu_2239_p1;
wire  signed [31:0] sext_ln120_fu_2247_p1;
wire   [31:0] add_ln58_fu_2625_p2;
wire   [16:0] lshr_ln_fu_980_p4;
wire   [0:0] tmp_3_fu_1095_p3;
wire   [0:0] tmp_2_fu_1087_p3;
wire   [5:0] tmp_1_fu_1077_p4;
wire   [3:0] tmp_fu_1067_p4;
wire   [12:0] imm_B_fu_1103_p6;
wire   [7:0] tmp_6_fu_1139_p4;
wire   [0:0] tmp_5_fu_1131_p3;
wire   [9:0] tmp_4_fu_1121_p4;
wire   [20:0] imm_J_fu_1149_p6;
wire   [19:0] tmp_8_fu_1189_p4;
wire   [31:0] zext_ln300_3_fu_1574_p1;
wire   [31:0] zext_ln297_3_fu_1595_p1;
wire   [31:0] zext_ln256_3_fu_1634_p1;
wire   [31:0] zext_ln210_1_fu_1677_p1;
wire   [31:0] zext_ln222_1_fu_1756_p1;
wire   [31:0] zext_ln219_1_fu_1773_p1;
wire   [33:0] zext_ln172_2_fu_1782_p1;
wire  signed [33:0] sext_ln172_fu_1786_p1;
wire   [18:0] trunc_ln172_1_fu_1792_p1;
wire   [18:0] trunc_ln172_fu_1789_p1;
wire   [33:0] add_ln172_fu_1796_p2;
wire   [18:0] sub_ln172_fu_1830_p2;
wire   [16:0] trunc_ln172_3_fu_1835_p4;
wire   [16:0] sub_ln172_1_fu_1845_p2;
wire   [1:0] trunc_ln164_fu_1861_p1;
wire   [33:0] zext_ln164_1_fu_1865_p1;
wire  signed [33:0] sext_ln164_fu_1869_p1;
wire   [31:0] grp_fu_941_p2;
wire   [18:0] trunc_ln164_4_fu_1875_p1;
wire   [18:0] trunc_ln164_3_fu_1872_p1;
wire   [33:0] add_ln164_fu_1884_p2;
wire   [1:0] trunc_ln156_fu_1918_p1;
wire   [33:0] zext_ln156_1_fu_1922_p1;
wire  signed [33:0] sext_ln156_fu_1926_p1;
wire   [18:0] trunc_ln156_4_fu_1932_p1;
wire   [18:0] trunc_ln156_3_fu_1929_p1;
wire   [33:0] add_ln156_fu_1941_p2;
wire   [18:0] sub_ln164_fu_1975_p2;
wire   [16:0] trunc_ln164_1_fu_1980_p4;
wire   [16:0] sub_ln164_1_fu_1990_p2;
wire   [1:0] sub_ln165_fu_2002_p2;
wire   [2:0] p_and_t3_fu_2007_p3;
wire   [2:0] sub_ln165_1_fu_2015_p2;
wire   [2:0] tmp_11_fu_2021_p3;
wire   [18:0] sub_ln156_fu_2039_p2;
wire   [16:0] trunc_ln156_1_fu_2044_p4;
wire   [16:0] sub_ln156_1_fu_2054_p2;
wire   [1:0] sub_ln157_fu_2066_p2;
wire   [2:0] p_and_t_fu_2071_p3;
wire   [2:0] sub_ln157_1_fu_2079_p2;
wire   [2:0] tmp_s_fu_2085_p3;
wire   [5:0] offset_1_fu_2119_p3;
wire  signed [31:0] sext_ln165_fu_2126_p1;
wire   [31:0] mask_1_fu_2130_p2;
wire   [31:0] xor_ln167_fu_2136_p2;
wire   [32:0] zext_ln168_1_fu_2148_p1;
wire   [32:0] zext_ln168_2_fu_2151_p1;
wire   [32:0] shl_ln168_fu_2155_p2;
wire   [31:0] trunc_ln168_1_fu_2161_p1;
wire   [31:0] and_ln167_fu_2142_p2;
wire   [5:0] offset_fu_2171_p3;
wire  signed [31:0] sext_ln157_fu_2178_p1;
wire   [31:0] mask_fu_2182_p2;
wire   [31:0] xor_ln159_fu_2188_p2;
wire   [32:0] zext_ln160_1_fu_2200_p1;
wire   [32:0] zext_ln160_2_fu_2203_p1;
wire   [32:0] shl_ln160_fu_2207_p2;
wire   [31:0] trunc_ln160_1_fu_2213_p1;
wire   [31:0] and_ln159_fu_2194_p2;
wire   [18:0] trunc_ln141_fu_2266_p1;
wire   [1:0] trunc_ln141_2_fu_2270_p1;
wire   [18:0] pos_3_fu_2274_p2;
wire   [18:0] trunc_ln134_fu_2295_p1;
wire   [1:0] trunc_ln134_2_fu_2299_p1;
wire   [18:0] pos_2_fu_2303_p2;
wire   [4:0] shl_ln3_fu_2332_p3;
wire   [31:0] zext_ln143_fu_2339_p1;
wire   [31:0] lshr_ln143_fu_2343_p2;
wire   [4:0] shl_ln2_fu_2353_p3;
wire   [31:0] zext_ln136_fu_2360_p1;
wire   [31:0] lshr_ln136_fu_2364_p2;
wire   [33:0] zext_ln131_1_fu_2374_p1;
wire  signed [33:0] sext_ln131_fu_2378_p1;
wire   [18:0] trunc_ln131_fu_2381_p1;
wire   [33:0] add_ln131_fu_2385_p2;
wire   [18:0] sub_ln131_fu_2414_p2;
wire   [16:0] trunc_ln131_2_fu_2419_p4;
wire   [16:0] sub_ln131_1_fu_2429_p2;
wire   [18:0] trunc_ln124_fu_2449_p1;
wire   [1:0] trunc_ln124_2_fu_2453_p1;
wire   [18:0] pos_1_fu_2457_p2;
wire   [18:0] trunc_ln117_fu_2478_p1;
wire   [1:0] trunc_ln117_2_fu_2482_p1;
wire   [18:0] pos_fu_2486_p2;
wire   [4:0] shl_ln1_fu_2515_p3;
wire   [31:0] zext_ln126_fu_2522_p1;
wire   [31:0] lshr_ln126_fu_2526_p2;
wire   [4:0] shl_ln_fu_2536_p3;
wire   [31:0] zext_ln119_fu_2543_p1;
wire   [31:0] lshr_ln119_fu_2547_p2;
reg   [66:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 67'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state43) & ((((((((((icmp_ln97_reg_3356 == 1'd0) & (o_pcode_reg_2651 == 7'd99) & (funct3_reg_2655 == 3'd6)) | ((icmp_ln103_reg_3352 == 1'd1) & (o_pcode_reg_2651 == 7'd99) & (funct3_reg_2655 == 3'd7))) | ((icmp_ln91_reg_3360 == 1'd1) & (o_pcode_reg_2651 == 7'd99) & (funct3_reg_2655 == 3'd5))) | ((icmp_ln85_reg_3364 == 1'd0) & (o_pcode_reg_2651 == 7'd99) & (funct3_reg_2655 == 3'd4))) | ((o_pcode_reg_2651 == 7'd99) & (funct3_reg_2655 == 3'd3))) | ((o_pcode_reg_2651 == 7'd99) & (funct3_reg_2655 == 3'd2))) | (~(funct3_reg_2655 == 3'd1) & ~(funct3_reg_2655 == 3'd5) & ~(funct3_reg_2655 == 3'd4) & ~(funct3_reg_2655 == 3'd6) & ~(funct3_reg_2655 == 3'd7) & (icmp_ln73_reg_3372 == 1'd0) & (o_pcode_reg_2651 == 7'd99))) | ((icmp_ln79_reg_3368 == 1'd1) & (o_pcode_reg_2651 == 7'd99) & (funct3_reg_2655 == 3'd1))) | (~(o_pcode_reg_2651 == 7'd111) & ~(o_pcode_reg_2651 == 7'd103) & ~(o_pcode_reg_2651 == 7'd99))))) begin
            p_pc <= grp_fu_946_p2;
        end else if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state62))) begin
            p_pc <= grp_fu_959_p2;
        end else if ((1'b1 == ap_CS_fsm_state66)) begin
            p_pc <= add_ln67_reg_3381;
        end else if (((o_pcode_reg_2651 == 7'd111) & (1'b1 == ap_CS_fsm_state67))) begin
            p_pc <= add_ln62_fu_2615_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2655 == 3'd0)) | ((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2655 == 3'd4)) | ((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2655 == 3'd6)) | ((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2655 == 3'd7)))) begin
        reg_967 <= xreg_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_967 <= xreg_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (funct3_reg_2655 == 3'd0))) begin
        add_ln117_1_reg_3322 <= add_ln117_1_fu_2491_p2;
        lshr_ln1_reg_3327 <= {{pos_fu_2486_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (funct3_reg_2655 == 3'd1))) begin
        add_ln124_1_reg_3312 <= add_ln124_1_fu_2462_p2;
        lshr_ln2_reg_3317 <= {{pos_1_fu_2457_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        add_ln131_1_reg_3287 <= add_ln131_1_fu_2391_p2;
        tmp_7_reg_3292 <= add_ln131_fu_2385_p2[32'd33];
        trunc_ln131_3_reg_3297 <= {{add_ln131_1_fu_2391_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (funct3_reg_2655 == 3'd4))) begin
        add_ln134_1_reg_3257 <= add_ln134_1_fu_2308_p2;
        lshr_ln3_reg_3262 <= {{pos_2_fu_2303_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (funct3_reg_2655 == 3'd5))) begin
        add_ln141_1_reg_3247 <= add_ln141_1_fu_2279_p2;
        lshr_ln4_reg_3252 <= {{pos_3_fu_2274_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (funct3_reg_2655 == 3'd0))) begin
        add_ln156_1_reg_3171 <= add_ln156_1_fu_1951_p2;
        add_ln156_2_reg_3161 <= add_ln156_2_fu_1936_p2;
        tmp_9_reg_3176 <= add_ln156_fu_1941_p2[32'd33];
        trunc_ln156_2_reg_3182 <= {{add_ln156_1_fu_1951_p2[18:2]}};
        trunc_ln156_5_reg_3166 <= trunc_ln156_5_fu_1947_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (funct3_reg_2655 == 3'd1))) begin
        add_ln164_1_reg_3145 <= add_ln164_1_fu_1894_p2;
        add_ln164_2_reg_3135 <= add_ln164_2_fu_1879_p2;
        tmp_10_reg_3150 <= add_ln164_fu_1884_p2[32'd33];
        trunc_ln164_2_reg_3156 <= {{add_ln164_1_fu_1894_p2[18:2]}};
        trunc_ln164_5_reg_3140 <= trunc_ln164_5_fu_1890_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        add_ln172_1_reg_3110 <= add_ln172_1_fu_1802_p2;
        tmp_12_reg_3115 <= add_ln172_fu_1796_p2[32'd33];
        trunc_ln172_4_reg_3120 <= {{add_ln172_1_fu_1802_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln242_reg_3075 <= add_ln242_fu_1661_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        add_ln67_reg_3381 <= add_ln67_fu_2601_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        and_ln318_reg_3080 <= and_ln318_fu_1667_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        ashr_ln222_reg_3100 <= ashr_ln222_fu_1759_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ashr_ln300_reg_3030 <= ashr_ln300_fu_1577_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct12_reg_2663 <= {{memory_q0[31:20]}};
        funct3_reg_2655 <= {{memory_q0[14:12]}};
        funct7_reg_2659 <= {{memory_q0[31:25]}};
        icmp_ln209_reg_2768 <= icmp_ln209_fu_1207_p2;
        imm_S_cast_reg_2756 <= {{memory_q0[8:7]}};
        imm_S_reg_2745 <= imm_S_fu_1167_p5;
        imm_U_reg_2762[31 : 12] <= imm_U_fu_1199_p3[31 : 12];
        o_pcode_reg_2651 <= o_pcode_fu_995_p1;
        rd_reg_2703 <= {{memory_q0[11:7]}};
        rs1_reg_2688 <= {{memory_q0[19:15]}};
        rs2_reg_2693 <= {{memory_q0[24:20]}};
        sext_ln37_1_reg_2679 <= sext_ln37_1_fu_1033_p1;
        sext_ln37_reg_2668 <= sext_ln37_fu_1029_p1;
        sext_ln41_reg_2735[31 : 1] <= sext_ln41_fu_1117_p1[31 : 1];
        sext_ln45_reg_2740[31 : 1] <= sext_ln45_fu_1163_p1[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (funct3_reg_2655 == 3'd7))) begin
        icmp_ln103_reg_3352 <= grp_fu_929_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2655 == 3'd2))) begin
        icmp_ln186_reg_3095 <= icmp_ln186_fu_1695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2655 == 3'd3))) begin
        icmp_ln193_reg_3090 <= icmp_ln193_fu_1690_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        icmp_ln264_reg_3055 <= grp_fu_935_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        icmp_ln276_reg_3050 <= grp_fu_929_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (funct3_reg_2655 == 3'd0))) begin
        icmp_ln73_reg_3372 <= grp_fu_953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (funct3_reg_2655 == 3'd1))) begin
        icmp_ln79_reg_3368 <= grp_fu_953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (funct3_reg_2655 == 3'd4))) begin
        icmp_ln85_reg_3364 <= grp_fu_935_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (funct3_reg_2655 == 3'd5))) begin
        icmp_ln91_reg_3360 <= grp_fu_935_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (funct3_reg_2655 == 3'd6))) begin
        icmp_ln97_reg_3356 <= grp_fu_929_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        lshr_ln219_reg_3105 <= lshr_ln219_fu_1776_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        lshr_ln297_reg_3040 <= lshr_ln297_fu_1598_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (funct3_reg_2655 == 3'd0))) begin
        memory_addr_6_reg_3227 <= zext_ln159_fu_2111_p1;
        trunc_ln160_reg_3232 <= trunc_ln160_fu_2115_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (funct3_reg_2655 == 3'd1))) begin
        memory_addr_7_reg_3217 <= zext_ln167_fu_2103_p1;
        trunc_ln168_reg_3222 <= trunc_ln168_fu_2107_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (funct3_reg_2655 == 3'd0))) begin
        or_ln159_reg_3242 <= or_ln159_fu_2217_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (funct3_reg_2655 == 3'd1))) begin
        or_ln167_reg_3237 <= or_ln167_fu_2165_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        or_ln310_reg_3020 <= or_ln310_fu_1560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~(o_pcode_fu_995_p1 == 7'd99) & ~(o_pcode_fu_995_p1 == 7'd35) & ~(o_pcode_fu_995_p1 == 7'd19) & ~(o_pcode_fu_995_p1 == 7'd51) & ~(o_pcode_fu_995_p1 == 7'd103) & ~(o_pcode_fu_995_p1 == 7'd111) & ~(o_pcode_fu_995_p1 == 7'd23) & ~(o_pcode_fu_995_p1 == 7'd55) & ~(o_pcode_fu_995_p1 == 7'd3) & ~(o_pcode_fu_995_p1 == 7'd15) & ~(o_pcode_fu_995_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) | (~(funct3_fu_999_p4 == 3'd2) & ~(funct3_fu_999_p4 == 3'd0) & ~(funct3_fu_999_p4 == 3'd1) & ~(funct3_fu_999_p4 == 3'd4) & ~(funct3_fu_999_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_995_p1 == 7'd3)) | (~(funct3_fu_999_p4 == 3'd2) & ~(funct3_fu_999_p4 == 3'd0) & ~(funct3_fu_999_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_995_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd99)) | ((funct3_fu_999_p4 == 3'd3) & (o_pcode_fu_995_p1 == 7'd99)))) | ((1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_995_p1 == 7'd15)) | ((1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_995_p1 == 7'd115) 
    & (icmp_ln335_fu_1213_p2 == 1'd0)) | (~(funct7_fu_1009_p4 == 7'd0) & ~(funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd51)) | (~(funct7_fu_1009_p4 == 7'd0) & ~(funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd19)) | (~(funct7_fu_1009_p4 == 7'd0) & ~(funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd3) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 
    1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd19)) | ((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd51)))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_pc_load_reg_2638 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (funct3_reg_2655 == 3'd0))) begin
        pos_4_reg_3202 <= pos_4_fu_2060_p3;
        select_ln157_reg_3207 <= select_ln157_fu_2092_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (funct3_reg_2655 == 3'd1))) begin
        pos_5_reg_3187 <= pos_5_fu_1996_p3;
        select_ln165_reg_3192 <= select_ln165_fu_2028_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd3)))) begin
        reg_963 <= {{memory_q0[21:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (funct3_reg_2655 == 3'd1)) | ((1'b1 == ap_CS_fsm_state54) & (funct3_reg_2655 == 3'd0)) | ((1'b1 == ap_CS_fsm_state46) & (funct3_reg_2655 == 3'd5)) | ((1'b1 == ap_CS_fsm_state46) & (funct3_reg_2655 == 3'd4)))) begin
        reg_972 <= memory_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & (funct3_reg_2655 == 3'd1))) begin
        result_1_reg_3342 <= result_1_fu_2532_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (funct3_reg_2655 == 3'd4))) begin
        result_2_reg_3282 <= result_2_fu_2370_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (funct3_reg_2655 == 3'd5))) begin
        result_3_reg_3277 <= result_3_fu_2349_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & (funct3_reg_2655 == 3'd0))) begin
        result_reg_3347 <= result_fu_2553_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        select_ln131_reg_3302 <= select_ln131_fu_2435_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        select_ln172_reg_3130 <= select_ln172_fu_1851_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        shl_ln210_reg_3085 <= shl_ln210_fu_1680_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        shl_ln256_reg_3065 <= shl_ln256_fu_1637_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        sub_ln246_reg_3070 <= sub_ln246_fu_1647_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        trunc_ln256_reg_3060 <= trunc_ln256_fu_1630_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln297_reg_3035 <= trunc_ln297_fu_1591_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        trunc_ln300_reg_3025 <= trunc_ln300_fu_1570_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xor_ln288_reg_3045 <= xor_ln288_fu_1604_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) & (funct3_reg_2655 == 3'd0))) begin
        memory_address0 = zext_ln118_fu_2511_p1;
    end else if (((1'b1 == ap_CS_fsm_state53) & (funct3_reg_2655 == 3'd1))) begin
        memory_address0 = zext_ln125_fu_2507_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        memory_address0 = zext_ln131_3_fu_2441_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2655 == 3'd4))) begin
        memory_address0 = zext_ln135_fu_2328_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2655 == 3'd5))) begin
        memory_address0 = zext_ln142_fu_2324_p1;
    end else if (((o_pcode_reg_2651 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd0))) begin
        memory_address0 = memory_addr_6_reg_3227;
    end else if (((o_pcode_reg_2651 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd1))) begin
        memory_address0 = memory_addr_7_reg_3217;
    end else if (((1'b1 == ap_CS_fsm_state41) & (funct3_reg_2655 == 3'd0))) begin
        memory_address0 = zext_ln159_fu_2111_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) & (funct3_reg_2655 == 3'd1))) begin
        memory_address0 = zext_ln167_fu_2103_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        memory_address0 = zext_ln172_3_fu_1857_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln32_fu_990_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state1) | ((1'b1 == ap_CS_fsm_state53) & (funct3_reg_2655 == 3'd1)) | ((1'b1 == ap_CS_fsm_state53) & (funct3_reg_2655 == 3'd0)) | ((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2655 == 3'd5)) | ((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2655 == 3'd4)) | ((1'b1 == ap_CS_fsm_state41) & (funct3_reg_2655 == 3'd1)) | ((1'b1 == ap_CS_fsm_state41) & (funct3_reg_2655 == 3'd0)) | ((o_pcode_reg_2651 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd1)) | ((o_pcode_reg_2651 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd0)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((o_pcode_reg_2651 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd0))) begin
        memory_d0 = or_ln159_reg_3242;
    end else if (((o_pcode_reg_2651 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd1))) begin
        memory_d0 = or_ln167_reg_3237;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        memory_d0 = xreg_q0;
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | ((o_pcode_reg_2651 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd1)) | ((o_pcode_reg_2651 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd0)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        xreg_address0 = zext_ln67_fu_2597_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        xreg_address0 = zext_ln66_fu_2593_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        xreg_address0 = zext_ln131_2_fu_2445_p1;
    end else if (((1'b1 == ap_CS_fsm_state40) & (funct3_reg_2655 == 3'd0))) begin
        xreg_address0 = zext_ln160_fu_2099_p1;
    end else if (((1'b1 == ap_CS_fsm_state40) & (funct3_reg_2655 == 3'd1))) begin
        xreg_address0 = zext_ln168_fu_2035_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        xreg_address0 = zext_ln172_fu_1826_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd99))) begin
        xreg_address0 = zext_ln73_1_fu_1543_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd99))) begin
        xreg_address0 = zext_ln79_1_fu_1533_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd99))) begin
        xreg_address0 = zext_ln85_1_fu_1523_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd99))) begin
        xreg_address0 = zext_ln91_1_fu_1513_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd99))) begin
        xreg_address0 = zext_ln97_1_fu_1503_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 == 7'd99))) begin
        xreg_address0 = zext_ln103_1_fu_1493_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd3))) begin
        xreg_address0 = zext_ln117_fu_1477_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd3))) begin
        xreg_address0 = zext_ln124_fu_1472_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd3))) begin
        xreg_address0 = zext_ln131_fu_1467_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd3))) begin
        xreg_address0 = zext_ln134_fu_1462_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd3))) begin
        xreg_address0 = zext_ln141_fu_1457_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd35))) begin
        xreg_address0 = zext_ln156_fu_1446_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd35))) begin
        xreg_address0 = zext_ln164_fu_1441_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd35))) begin
        xreg_address0 = zext_ln172_1_fu_1436_p1;
    end else if (((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd19))) begin
        xreg_address0 = zext_ln219_fu_1425_p1;
    end else if (((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd19))) begin
        xreg_address0 = zext_ln222_fu_1420_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd19))) begin
        xreg_address0 = zext_ln183_fu_1415_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd19))) begin
        xreg_address0 = zext_ln186_fu_1410_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd3) & (o_pcode_fu_995_p1 == 7'd19))) begin
        xreg_address0 = zext_ln193_fu_1405_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd19))) begin
        xreg_address0 = zext_ln200_fu_1400_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd19))) begin
        xreg_address0 = zext_ln203_fu_1395_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 == 7'd19))) begin
        xreg_address0 = zext_ln206_fu_1390_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd19))) begin
        xreg_address0 = zext_ln210_fu_1385_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address0 = zext_ln318_1_fu_1374_p1;
    end else if (((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address0 = zext_ln242_1_fu_1352_p1;
    end else if (((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address0 = zext_ln246_1_fu_1342_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address0 = zext_ln256_fu_1327_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address0 = zext_ln264_1_fu_1316_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd3) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address0 = zext_ln276_1_fu_1300_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address0 = zext_ln288_1_fu_1284_p1;
    end else if (((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address0 = zext_ln297_fu_1257_p1;
    end else if (((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address0 = zext_ln300_1_fu_1252_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address0 = zext_ln310_1_fu_1242_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((o_pcode_reg_2651 == 7'd55) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_address1 = zext_ln55_fu_2634_p1;
    end else if (((o_pcode_reg_2651 == 7'd23) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_address1 = zext_ln58_fu_2630_p1;
    end else if (((o_pcode_reg_2651 == 7'd111) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_address1 = zext_ln61_fu_2611_p1;
    end else if (((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd0))) begin
        xreg_address1 = zext_ln120_fu_2251_p1;
    end else if (((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd1))) begin
        xreg_address1 = zext_ln127_fu_2243_p1;
    end else if (((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd4))) begin
        xreg_address1 = zext_ln137_1_fu_2235_p1;
    end else if (((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd5))) begin
        xreg_address1 = zext_ln144_1_fu_2227_p1;
    end else if (((funct7_reg_2659 == 7'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        xreg_address1 = zext_ln219_2_fu_1769_p1;
    end else if (((funct7_reg_2659 == 7'd32) & (1'b1 == ap_CS_fsm_state32))) begin
        xreg_address1 = zext_ln222_2_fu_1765_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd0))) begin
        xreg_address1 = zext_ln183_1_fu_1752_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd2))) begin
        xreg_address1 = zext_ln187_fu_1738_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd3))) begin
        xreg_address1 = zext_ln194_fu_1730_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd4))) begin
        xreg_address1 = zext_ln200_1_fu_1726_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd6))) begin
        xreg_address1 = zext_ln203_1_fu_1716_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd7))) begin
        xreg_address1 = zext_ln206_1_fu_1706_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        xreg_address1 = zext_ln210_2_fu_1686_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_address1 = zext_ln318_2_fu_1673_p1;
    end else if (((funct7_reg_2659 == 7'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        xreg_address1 = zext_ln242_2_fu_1657_p1;
    end else if (((funct7_reg_2659 == 7'd32) & (1'b1 == ap_CS_fsm_state20))) begin
        xreg_address1 = zext_ln246_2_fu_1653_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        xreg_address1 = zext_ln256_2_fu_1643_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xreg_address1 = zext_ln265_fu_1622_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_address1 = zext_ln277_fu_1614_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_address1 = zext_ln288_2_fu_1610_p1;
    end else if (((funct7_reg_2659 == 7'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        xreg_address1 = zext_ln297_2_fu_1587_p1;
    end else if (((funct7_reg_2659 == 7'd32) & (1'b1 == ap_CS_fsm_state7))) begin
        xreg_address1 = zext_ln300_2_fu_1583_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_address1 = zext_ln310_2_fu_1566_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd99))) begin
        xreg_address1 = zext_ln73_fu_1538_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd99))) begin
        xreg_address1 = zext_ln79_fu_1528_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd99))) begin
        xreg_address1 = zext_ln85_fu_1518_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd99))) begin
        xreg_address1 = zext_ln91_fu_1508_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd99))) begin
        xreg_address1 = zext_ln97_fu_1498_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 == 7'd99))) begin
        xreg_address1 = zext_ln103_fu_1488_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address1 = zext_ln318_fu_1369_p1;
    end else if (((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address1 = zext_ln242_fu_1347_p1;
    end else if (((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address1 = zext_ln246_fu_1337_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address1 = zext_ln256_1_fu_1332_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address1 = zext_ln264_fu_1311_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd3) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address1 = zext_ln276_fu_1295_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address1 = zext_ln288_fu_1279_p1;
    end else if (((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address1 = zext_ln297_1_fu_1262_p1;
    end else if (((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address1 = zext_ln300_fu_1247_p1;
    end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd51))) begin
        xreg_address1 = zext_ln310_fu_1237_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state1) | ((1'b1 == ap_CS_fsm_state40) & (funct3_reg_2655 == 3'd1)) | ((1'b1 == ap_CS_fsm_state40) & (funct3_reg_2655 == 3'd0)) | ((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd51)) | ((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd19)) | ((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd51)) | ((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd51)) | ((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd19)) | ((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 
    1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd3) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd19)) | ((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 == 7'd19)) 
    | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd3) & (o_pcode_fu_995_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd3)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state4) | ((o_pcode_reg_2651 == 7'd55) & (1'b1 == ap_CS_fsm_state67)) | ((o_pcode_reg_2651 == 7'd23) & (1'b1 == ap_CS_fsm_state67)) | ((o_pcode_reg_2651 == 7'd111) & (1'b1 == ap_CS_fsm_state67)) | ((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd1)) | ((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd5)) | ((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd0)) | ((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd4)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd2)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd3)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd0)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd4)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 
    == 3'd6)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd7)) | ((funct7_reg_2659 == 7'd0) & (1'b1 == ap_CS_fsm_state32)) | ((funct7_reg_2659 == 7'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct7_reg_2659 == 7'd0) & (1'b1 == ap_CS_fsm_state7)) | ((funct7_reg_2659 == 7'd32) & (1'b1 == ap_CS_fsm_state32)) | ((funct7_reg_2659 == 7'd32) & (1'b1 == ap_CS_fsm_state20)) | ((funct7_reg_2659 == 7'd32) & (1'b1 == ap_CS_fsm_state7)) | ((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd51)) | ((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd51)) | ((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd51)) | ((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 
    == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd3) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd51)) | ((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd99)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        xreg_d0 = grp_fu_946_p2;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        xreg_d0 = memory_q0;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((o_pcode_reg_2651 == 7'd55) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_d1 = imm_U_reg_2762;
    end else if (((o_pcode_reg_2651 == 7'd23) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_d1 = add_ln58_fu_2625_p2;
    end else if (((o_pcode_reg_2651 == 7'd111) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_d1 = grp_fu_946_p2;
    end else if (((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd0))) begin
        xreg_d1 = sext_ln120_fu_2247_p1;
    end else if (((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd1))) begin
        xreg_d1 = sext_ln127_fu_2239_p1;
    end else if (((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd4))) begin
        xreg_d1 = zext_ln137_fu_2231_p1;
    end else if (((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd5))) begin
        xreg_d1 = zext_ln144_fu_2223_p1;
    end else if (((funct7_reg_2659 == 7'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        xreg_d1 = lshr_ln219_reg_3105;
    end else if (((funct7_reg_2659 == 7'd32) & (1'b1 == ap_CS_fsm_state32))) begin
        xreg_d1 = ashr_ln222_reg_3100;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd0))) begin
        xreg_d1 = add_ln183_fu_1746_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd2))) begin
        xreg_d1 = zext_ln186_1_fu_1742_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd3))) begin
        xreg_d1 = zext_ln193_1_fu_1734_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd4))) begin
        xreg_d1 = xor_ln200_fu_1720_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd6))) begin
        xreg_d1 = or_ln203_fu_1710_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd7))) begin
        xreg_d1 = and_ln206_fu_1700_p2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        xreg_d1 = shl_ln210_reg_3085;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_d1 = and_ln318_reg_3080;
    end else if (((funct7_reg_2659 == 7'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        xreg_d1 = add_ln242_reg_3075;
    end else if (((funct7_reg_2659 == 7'd32) & (1'b1 == ap_CS_fsm_state20))) begin
        xreg_d1 = sub_ln246_reg_3070;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        xreg_d1 = shl_ln256_reg_3065;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xreg_d1 = zext_ln264_2_fu_1626_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_d1 = zext_ln276_2_fu_1618_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_d1 = xor_ln288_reg_3045;
    end else if (((funct7_reg_2659 == 7'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        xreg_d1 = lshr_ln297_reg_3040;
    end else if (((funct7_reg_2659 == 7'd32) & (1'b1 == ap_CS_fsm_state7))) begin
        xreg_d1 = ashr_ln300_reg_3030;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_d1 = or_ln310_reg_3020;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state1))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((o_pcode_reg_2651 == 7'd55) & (1'b1 == ap_CS_fsm_state67)) | ((o_pcode_reg_2651 == 7'd23) & (1'b1 == ap_CS_fsm_state67)) | ((o_pcode_reg_2651 == 7'd111) & (1'b1 == ap_CS_fsm_state67)) | ((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd1)) | ((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd5)) | ((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd0)) | ((o_pcode_reg_2651 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2655 == 3'd4)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd2)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd3)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd0)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd4)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd6)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2655 == 3'd7)) | ((funct7_reg_2659 == 7'd0) & (1'b1 == ap_CS_fsm_state32)) | ((funct7_reg_2659 == 7'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct7_reg_2659 
    == 7'd0) & (1'b1 == ap_CS_fsm_state7)) | ((funct7_reg_2659 == 7'd32) & (1'b1 == ap_CS_fsm_state32)) | ((funct7_reg_2659 == 7'd32) & (1'b1 == ap_CS_fsm_state20)) | ((funct7_reg_2659 == 7'd32) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln209_reg_2768 == 1'd1) & (1'b1 == ap_CS_fsm_state27)) | ((icmp_ln209_reg_2768 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln209_reg_2768 == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((icmp_ln209_reg_2768 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln209_reg_2768 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln209_reg_2768 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_ln209_reg_2768 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_999_p4 == 3'd2) & ~(funct3_fu_999_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_995_p1 == 7'd99))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd3)) | ((funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd3))))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd3))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd3)) | ((funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd3))))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd35)) | ((funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd35))))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else if ((~(funct7_fu_1009_p4 == 7'd0) & ~(funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if (((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if ((~(funct3_fu_999_p4 == 3'd1) & ~(funct3_fu_999_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_995_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd7) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if ((~(funct7_fu_1009_p4 == 7'd0) & ~(funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd0) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd1) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd3) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd3) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd4) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~(funct7_fu_1009_p4 == 7'd0) & ~(funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((funct7_fu_1009_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((funct7_fu_1009_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd5) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln209_fu_1207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_999_p4 == 3'd6) & (o_pcode_fu_995_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((((~(o_pcode_fu_995_p1 == 7'd99) & ~(o_pcode_fu_995_p1 == 7'd35) & ~(o_pcode_fu_995_p1 == 7'd19) & ~(o_pcode_fu_995_p1 == 7'd51) & ~(o_pcode_fu_995_p1 == 7'd103) & ~(o_pcode_fu_995_p1 == 7'd111) & ~(o_pcode_fu_995_p1 == 7'd23) & ~(o_pcode_fu_995_p1 == 7'd55) & ~(o_pcode_fu_995_p1 == 7'd3)) | (~(o_pcode_fu_995_p1 == 7'd99) & ~(funct3_fu_999_p4 == 3'd2) & ~(funct3_fu_999_p4 == 3'd0) & ~(funct3_fu_999_p4 == 3'd1) & ~(o_pcode_fu_995_p1 == 7'd103) & ~(o_pcode_fu_995_p1 == 7'd111) & ~(o_pcode_fu_995_p1 == 7'd23) & ~(o_pcode_fu_995_p1 == 7'd55) & ~(o_pcode_fu_995_p1 == 7'd3) & (o_pcode_fu_995_p1 == 7'd35))) | (~(o_pcode_fu_995_p1 == 7'd99) & ~(funct3_fu_999_p4 == 3'd2) & ~(funct3_fu_999_p4 == 3'd0) & ~(funct3_fu_999_p4 == 3'd1) & ~(funct3_fu_999_p4 == 3'd4) & ~(o_pcode_fu_995_p1 == 7'd103) & ~(o_pcode_fu_995_p1 == 7'd111) & ~(funct3_fu_999_p4 == 3'd5) & ~(o_pcode_fu_995_p1 == 7'd23) & ~(o_pcode_fu_995_p1 == 7'd55) & (o_pcode_fu_995_p1 == 7'd3))) | (~(o_pcode_fu_995_p1 == 7'd103) & ~(o_pcode_fu_995_p1 
    == 7'd111) & ~(o_pcode_fu_995_p1 == 7'd23) & ~(o_pcode_fu_995_p1 == 7'd55) & (funct3_fu_999_p4 == 3'd3) & (o_pcode_fu_995_p1 == 7'd99))) | (~(o_pcode_fu_995_p1 == 7'd103) & ~(o_pcode_fu_995_p1 == 7'd111) & ~(o_pcode_fu_995_p1 == 7'd23) & ~(o_pcode_fu_995_p1 == 7'd55) & (funct3_fu_999_p4 == 3'd2) & (o_pcode_fu_995_p1 == 7'd99))))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((o_pcode_fu_995_p1 == 7'd55) | ((o_pcode_fu_995_p1 == 7'd23) | (o_pcode_fu_995_p1 == 7'd111))))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state56 : begin
            if (((grp_fu_953_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56) & (funct3_reg_2655 == 3'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else if (((grp_fu_953_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56) & (funct3_reg_2655 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else if (((grp_fu_935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56) & (funct3_reg_2655 == 3'd4))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else if (((grp_fu_935_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56) & (funct3_reg_2655 == 3'd5))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else if (((grp_fu_929_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56) & (funct3_reg_2655 == 3'd6))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else if (((grp_fu_929_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56) & (funct3_reg_2655 == 3'd7))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln117_1_fu_2491_p2 = (trunc_ln117_2_fu_2482_p1 + reg_963);

assign add_ln124_1_fu_2462_p2 = (trunc_ln124_2_fu_2453_p1 + reg_963);

assign add_ln131_1_fu_2391_p2 = ($signed(trunc_ln131_fu_2381_p1) + $signed(sext_ln37_1_reg_2679));

assign add_ln131_fu_2385_p2 = ($signed(zext_ln131_1_fu_2374_p1) + $signed(sext_ln131_fu_2378_p1));

assign add_ln134_1_fu_2308_p2 = (trunc_ln134_2_fu_2299_p1 + reg_963);

assign add_ln141_1_fu_2279_p2 = (trunc_ln141_2_fu_2270_p1 + reg_963);

assign add_ln156_1_fu_1951_p2 = (trunc_ln156_4_fu_1932_p1 + trunc_ln156_3_fu_1929_p1);

assign add_ln156_2_fu_1936_p2 = (trunc_ln156_fu_1918_p1 + imm_S_cast_reg_2756);

assign add_ln156_fu_1941_p2 = ($signed(zext_ln156_1_fu_1922_p1) + $signed(sext_ln156_fu_1926_p1));

assign add_ln164_1_fu_1894_p2 = (trunc_ln164_4_fu_1875_p1 + trunc_ln164_3_fu_1872_p1);

assign add_ln164_2_fu_1879_p2 = (trunc_ln164_fu_1861_p1 + imm_S_cast_reg_2756);

assign add_ln164_fu_1884_p2 = ($signed(zext_ln164_1_fu_1865_p1) + $signed(sext_ln164_fu_1869_p1));

assign add_ln172_1_fu_1802_p2 = (trunc_ln172_1_fu_1792_p1 + trunc_ln172_fu_1789_p1);

assign add_ln172_fu_1796_p2 = ($signed(zext_ln172_2_fu_1782_p1) + $signed(sext_ln172_fu_1786_p1));

assign add_ln183_fu_1746_p2 = ($signed(reg_967) + $signed(sext_ln37_reg_2668));

assign add_ln242_fu_1661_p2 = (xreg_q0 + xreg_q1);

assign add_ln58_fu_2625_p2 = (p_pc_load_reg_2638 + imm_U_reg_2762);

assign add_ln62_fu_2615_p2 = ($signed(p_pc_load_reg_2638) + $signed(sext_ln45_reg_2740));

assign add_ln67_fu_2601_p2 = ($signed(xreg_q0) + $signed(sext_ln37_reg_2668));

assign and_ln159_fu_2194_p2 = (xor_ln159_fu_2188_p2 & memory_q0);

assign and_ln167_fu_2142_p2 = (xor_ln167_fu_2136_p2 & memory_q0);

assign and_ln206_fu_1700_p2 = (sext_ln37_reg_2668 & reg_967);

assign and_ln318_fu_1667_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ashr_ln222_fu_1759_p2 = $signed(reg_967) >>> zext_ln222_1_fu_1756_p1;

assign ashr_ln300_fu_1577_p2 = $signed(reg_967) >>> zext_ln300_3_fu_1574_p1;

assign error = p_error;

assign funct12_fu_1019_p4 = {{memory_q0[31:20]}};

assign funct3_fu_999_p4 = {{memory_q0[14:12]}};

assign funct7_fu_1009_p4 = {{memory_q0[31:25]}};

assign grp_fu_929_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_935_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_941_p2 = ($signed(xreg_q0) + $signed(imm_S_reg_2745));

assign grp_fu_946_p2 = (p_pc_load_reg_2638 + 32'd4);

assign grp_fu_953_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_959_p2 = ($signed(p_pc_load_reg_2638) + $signed(sext_ln41_reg_2735));

assign icmp_ln186_fu_1695_p2 = (($signed(xreg_q0) < $signed(sext_ln37_reg_2668)) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_1690_p2 = ((xreg_q0 < sext_ln37_reg_2668) ? 1'b1 : 1'b0);

assign icmp_ln209_fu_1207_p2 = ((funct7_fu_1009_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln335_fu_1213_p2 = ((funct12_fu_1019_p4 == 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1103_p6 = {{{{{tmp_3_fu_1095_p3}, {tmp_2_fu_1087_p3}}, {tmp_1_fu_1077_p4}}, {tmp_fu_1067_p4}}, {1'd0}};

assign imm_J_fu_1149_p6 = {{{{{tmp_3_fu_1095_p3}, {tmp_6_fu_1139_p4}}, {tmp_5_fu_1131_p3}}, {tmp_4_fu_1121_p4}}, {1'd0}};

assign imm_S_fu_1167_p5 = {{sext_ln37_fu_1029_p1[31:5]}, {rd_fu_1057_p4}};

assign imm_U_fu_1199_p3 = {{tmp_8_fu_1189_p4}, {12'd0}};

assign lshr_ln119_fu_2547_p2 = reg_972 >> zext_ln119_fu_2543_p1;

assign lshr_ln126_fu_2526_p2 = reg_972 >> zext_ln126_fu_2522_p1;

assign lshr_ln136_fu_2364_p2 = reg_972 >> zext_ln136_fu_2360_p1;

assign lshr_ln143_fu_2343_p2 = reg_972 >> zext_ln143_fu_2339_p1;

assign lshr_ln219_fu_1776_p2 = reg_967 >> zext_ln219_1_fu_1773_p1;

assign lshr_ln297_fu_1598_p2 = reg_967 >> zext_ln297_3_fu_1595_p1;

assign lshr_ln_fu_980_p4 = {{p_pc[18:2]}};

assign mask_1_fu_2130_p2 = 32'd65535 << sext_ln165_fu_2126_p1;

assign mask_fu_2182_p2 = 32'd255 << sext_ln157_fu_2178_p1;

assign o_pcode_fu_995_p1 = memory_q0[6:0];

assign offset_1_fu_2119_p3 = {{select_ln165_reg_3192}, {3'd0}};

assign offset_fu_2171_p3 = {{select_ln157_reg_3207}, {3'd0}};

assign or_ln159_fu_2217_p2 = (trunc_ln160_1_fu_2213_p1 | and_ln159_fu_2194_p2);

assign or_ln167_fu_2165_p2 = (trunc_ln168_1_fu_2161_p1 | and_ln167_fu_2142_p2);

assign or_ln203_fu_1710_p2 = (sext_ln37_reg_2668 | reg_967);

assign or_ln310_fu_1560_p2 = (xreg_q1 | xreg_q0);

assign p_and_t3_fu_2007_p3 = {{1'd0}, {sub_ln165_fu_2002_p2}};

assign p_and_t_fu_2071_p3 = {{1'd0}, {sub_ln157_fu_2066_p2}};

assign pos_1_fu_2457_p2 = ($signed(trunc_ln124_fu_2449_p1) + $signed(sext_ln37_1_reg_2679));

assign pos_2_fu_2303_p2 = ($signed(trunc_ln134_fu_2295_p1) + $signed(sext_ln37_1_reg_2679));

assign pos_3_fu_2274_p2 = ($signed(trunc_ln141_fu_2266_p1) + $signed(sext_ln37_1_reg_2679));

assign pos_4_fu_2060_p3 = ((tmp_9_reg_3176[0:0] == 1'b1) ? sub_ln156_1_fu_2054_p2 : trunc_ln156_2_reg_3182);

assign pos_5_fu_1996_p3 = ((tmp_10_reg_3150[0:0] == 1'b1) ? sub_ln164_1_fu_1990_p2 : trunc_ln164_2_reg_3156);

assign pos_fu_2486_p2 = ($signed(trunc_ln117_fu_2478_p1) + $signed(sext_ln37_1_reg_2679));

assign rd_fu_1057_p4 = {{memory_q0[11:7]}};

assign result_1_fu_2532_p1 = lshr_ln126_fu_2526_p2[15:0];

assign result_2_fu_2370_p1 = lshr_ln136_fu_2364_p2[7:0];

assign result_3_fu_2349_p1 = lshr_ln143_fu_2343_p2[15:0];

assign result_fu_2553_p1 = lshr_ln119_fu_2547_p2[7:0];

assign rs1_fu_1037_p4 = {{memory_q0[19:15]}};

assign rs2_fu_1047_p4 = {{memory_q0[24:20]}};

assign select_ln131_fu_2435_p3 = ((tmp_7_reg_3292[0:0] == 1'b1) ? sub_ln131_1_fu_2429_p2 : trunc_ln131_3_reg_3297);

assign select_ln157_fu_2092_p3 = ((tmp_9_reg_3176[0:0] == 1'b1) ? sub_ln157_1_fu_2079_p2 : tmp_s_fu_2085_p3);

assign select_ln165_fu_2028_p3 = ((tmp_10_reg_3150[0:0] == 1'b1) ? sub_ln165_1_fu_2015_p2 : tmp_11_fu_2021_p3);

assign select_ln172_fu_1851_p3 = ((tmp_12_reg_3115[0:0] == 1'b1) ? sub_ln172_1_fu_1845_p2 : trunc_ln172_4_reg_3120);

assign sext_ln120_fu_2247_p1 = $signed(result_reg_3347);

assign sext_ln127_fu_2239_p1 = $signed(result_1_reg_3342);

assign sext_ln131_fu_2378_p1 = funct12_reg_2663;

assign sext_ln156_fu_1926_p1 = imm_S_reg_2745;

assign sext_ln157_fu_2178_p1 = $signed(offset_fu_2171_p3);

assign sext_ln164_fu_1869_p1 = imm_S_reg_2745;

assign sext_ln165_fu_2126_p1 = $signed(offset_1_fu_2119_p3);

assign sext_ln172_fu_1786_p1 = imm_S_reg_2745;

assign sext_ln37_1_fu_1033_p1 = funct12_fu_1019_p4;

assign sext_ln37_fu_1029_p1 = funct12_fu_1019_p4;

assign sext_ln41_fu_1117_p1 = $signed(imm_B_fu_1103_p6);

assign sext_ln45_fu_1163_p1 = $signed(imm_J_fu_1149_p6);

assign shl_ln160_fu_2207_p2 = zext_ln160_1_fu_2200_p1 << zext_ln160_2_fu_2203_p1;

assign shl_ln168_fu_2155_p2 = zext_ln168_1_fu_2148_p1 << zext_ln168_2_fu_2151_p1;

assign shl_ln1_fu_2515_p3 = {{add_ln124_1_reg_3312}, {3'd0}};

assign shl_ln210_fu_1680_p2 = reg_967 << zext_ln210_1_fu_1677_p1;

assign shl_ln256_fu_1637_p2 = reg_967 << zext_ln256_3_fu_1634_p1;

assign shl_ln2_fu_2353_p3 = {{add_ln134_1_reg_3257}, {3'd0}};

assign shl_ln3_fu_2332_p3 = {{add_ln141_1_reg_3247}, {3'd0}};

assign shl_ln_fu_2536_p3 = {{add_ln117_1_reg_3322}, {3'd0}};

assign sub_ln131_1_fu_2429_p2 = (17'd0 - trunc_ln131_2_fu_2419_p4);

assign sub_ln131_fu_2414_p2 = (19'd0 - add_ln131_1_reg_3287);

assign sub_ln156_1_fu_2054_p2 = (17'd0 - trunc_ln156_1_fu_2044_p4);

assign sub_ln156_fu_2039_p2 = (19'd0 - add_ln156_1_reg_3171);

assign sub_ln157_1_fu_2079_p2 = (3'd0 - p_and_t_fu_2071_p3);

assign sub_ln157_fu_2066_p2 = (2'd0 - trunc_ln156_5_reg_3166);

assign sub_ln164_1_fu_1990_p2 = (17'd0 - trunc_ln164_1_fu_1980_p4);

assign sub_ln164_fu_1975_p2 = (19'd0 - add_ln164_1_reg_3145);

assign sub_ln165_1_fu_2015_p2 = (3'd0 - p_and_t3_fu_2007_p3);

assign sub_ln165_fu_2002_p2 = (2'd0 - trunc_ln164_5_reg_3140);

assign sub_ln172_1_fu_1845_p2 = (17'd0 - trunc_ln172_3_fu_1835_p4);

assign sub_ln172_fu_1830_p2 = (19'd0 - add_ln172_1_reg_3110);

assign sub_ln246_fu_1647_p2 = (xreg_q1 - xreg_q0);

assign tmp_11_fu_2021_p3 = {{1'd0}, {add_ln164_2_reg_3135}};

assign tmp_1_fu_1077_p4 = {{memory_q0[30:25]}};

assign tmp_2_fu_1087_p3 = memory_q0[32'd7];

assign tmp_3_fu_1095_p3 = memory_q0[32'd31];

assign tmp_4_fu_1121_p4 = {{memory_q0[30:21]}};

assign tmp_5_fu_1131_p3 = memory_q0[32'd20];

assign tmp_6_fu_1139_p4 = {{memory_q0[19:12]}};

assign tmp_8_fu_1189_p4 = {{memory_q0[31:12]}};

assign tmp_fu_1067_p4 = {{memory_q0[11:8]}};

assign tmp_s_fu_2085_p3 = {{1'd0}, {add_ln156_2_reg_3161}};

assign trunc_ln117_2_fu_2482_p1 = xreg_q0[1:0];

assign trunc_ln117_fu_2478_p1 = xreg_q0[18:0];

assign trunc_ln124_2_fu_2453_p1 = xreg_q0[1:0];

assign trunc_ln124_fu_2449_p1 = xreg_q0[18:0];

assign trunc_ln131_2_fu_2419_p4 = {{sub_ln131_fu_2414_p2[18:2]}};

assign trunc_ln131_fu_2381_p1 = xreg_q0[18:0];

assign trunc_ln134_2_fu_2299_p1 = xreg_q0[1:0];

assign trunc_ln134_fu_2295_p1 = xreg_q0[18:0];

assign trunc_ln141_2_fu_2270_p1 = xreg_q0[1:0];

assign trunc_ln141_fu_2266_p1 = xreg_q0[18:0];

assign trunc_ln156_1_fu_2044_p4 = {{sub_ln156_fu_2039_p2[18:2]}};

assign trunc_ln156_3_fu_1929_p1 = imm_S_reg_2745[18:0];

assign trunc_ln156_4_fu_1932_p1 = xreg_q0[18:0];

assign trunc_ln156_5_fu_1947_p1 = grp_fu_941_p2[1:0];

assign trunc_ln156_fu_1918_p1 = xreg_q0[1:0];

assign trunc_ln160_1_fu_2213_p1 = shl_ln160_fu_2207_p2[31:0];

assign trunc_ln160_fu_2115_p1 = xreg_q0[7:0];

assign trunc_ln164_1_fu_1980_p4 = {{sub_ln164_fu_1975_p2[18:2]}};

assign trunc_ln164_3_fu_1872_p1 = imm_S_reg_2745[18:0];

assign trunc_ln164_4_fu_1875_p1 = xreg_q0[18:0];

assign trunc_ln164_5_fu_1890_p1 = grp_fu_941_p2[1:0];

assign trunc_ln164_fu_1861_p1 = xreg_q0[1:0];

assign trunc_ln168_1_fu_2161_p1 = shl_ln168_fu_2155_p2[31:0];

assign trunc_ln168_fu_2107_p1 = xreg_q0[15:0];

assign trunc_ln172_1_fu_1792_p1 = xreg_q0[18:0];

assign trunc_ln172_3_fu_1835_p4 = {{sub_ln172_fu_1830_p2[18:2]}};

assign trunc_ln172_fu_1789_p1 = imm_S_reg_2745[18:0];

assign trunc_ln256_fu_1630_p1 = xreg_q1[4:0];

assign trunc_ln297_fu_1591_p1 = xreg_q1[4:0];

assign trunc_ln300_fu_1570_p1 = xreg_q0[4:0];

assign xor_ln159_fu_2188_p2 = (mask_fu_2182_p2 ^ 32'd4294967295);

assign xor_ln167_fu_2136_p2 = (mask_1_fu_2130_p2 ^ 32'd4294967295);

assign xor_ln200_fu_1720_p2 = (sext_ln37_reg_2668 ^ reg_967);

assign xor_ln288_fu_1604_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln103_1_fu_1493_p1 = rs2_fu_1047_p4;

assign zext_ln103_fu_1488_p1 = rs1_fu_1037_p4;

assign zext_ln117_fu_1477_p1 = rs1_fu_1037_p4;

assign zext_ln118_fu_2511_p1 = lshr_ln1_reg_3327;

assign zext_ln119_fu_2543_p1 = shl_ln_fu_2536_p3;

assign zext_ln120_fu_2251_p1 = rd_reg_2703;

assign zext_ln124_fu_1472_p1 = rs1_fu_1037_p4;

assign zext_ln125_fu_2507_p1 = lshr_ln2_reg_3317;

assign zext_ln126_fu_2522_p1 = shl_ln1_fu_2515_p3;

assign zext_ln127_fu_2243_p1 = rd_reg_2703;

assign zext_ln131_1_fu_2374_p1 = xreg_q0;

assign zext_ln131_2_fu_2445_p1 = rd_reg_2703;

assign zext_ln131_3_fu_2441_p1 = select_ln131_reg_3302;

assign zext_ln131_fu_1467_p1 = rs1_fu_1037_p4;

assign zext_ln134_fu_1462_p1 = rs1_fu_1037_p4;

assign zext_ln135_fu_2328_p1 = lshr_ln3_reg_3262;

assign zext_ln136_fu_2360_p1 = shl_ln2_fu_2353_p3;

assign zext_ln137_1_fu_2235_p1 = rd_reg_2703;

assign zext_ln137_fu_2231_p1 = result_2_reg_3282;

assign zext_ln141_fu_1457_p1 = rs1_fu_1037_p4;

assign zext_ln142_fu_2324_p1 = lshr_ln4_reg_3252;

assign zext_ln143_fu_2339_p1 = shl_ln3_fu_2332_p3;

assign zext_ln144_1_fu_2227_p1 = rd_reg_2703;

assign zext_ln144_fu_2223_p1 = result_3_reg_3277;

assign zext_ln156_1_fu_1922_p1 = xreg_q0;

assign zext_ln156_fu_1446_p1 = rs1_fu_1037_p4;

assign zext_ln159_fu_2111_p1 = pos_4_reg_3202;

assign zext_ln160_1_fu_2200_p1 = trunc_ln160_reg_3232;

assign zext_ln160_2_fu_2203_p1 = $unsigned(sext_ln157_fu_2178_p1);

assign zext_ln160_fu_2099_p1 = rs2_reg_2693;

assign zext_ln164_1_fu_1865_p1 = xreg_q0;

assign zext_ln164_fu_1441_p1 = rs1_fu_1037_p4;

assign zext_ln167_fu_2103_p1 = pos_5_reg_3187;

assign zext_ln168_1_fu_2148_p1 = trunc_ln168_reg_3222;

assign zext_ln168_2_fu_2151_p1 = $unsigned(sext_ln165_fu_2126_p1);

assign zext_ln168_fu_2035_p1 = rs2_reg_2693;

assign zext_ln172_1_fu_1436_p1 = rs1_fu_1037_p4;

assign zext_ln172_2_fu_1782_p1 = xreg_q0;

assign zext_ln172_3_fu_1857_p1 = select_ln172_reg_3130;

assign zext_ln172_fu_1826_p1 = rs2_reg_2693;

assign zext_ln183_1_fu_1752_p1 = rd_reg_2703;

assign zext_ln183_fu_1415_p1 = rs1_fu_1037_p4;

assign zext_ln186_1_fu_1742_p1 = icmp_ln186_reg_3095;

assign zext_ln186_fu_1410_p1 = rs1_fu_1037_p4;

assign zext_ln187_fu_1738_p1 = rd_reg_2703;

assign zext_ln193_1_fu_1734_p1 = icmp_ln193_reg_3090;

assign zext_ln193_fu_1405_p1 = rs1_fu_1037_p4;

assign zext_ln194_fu_1730_p1 = rd_reg_2703;

assign zext_ln200_1_fu_1726_p1 = rd_reg_2703;

assign zext_ln200_fu_1400_p1 = rs1_fu_1037_p4;

assign zext_ln203_1_fu_1716_p1 = rd_reg_2703;

assign zext_ln203_fu_1395_p1 = rs1_fu_1037_p4;

assign zext_ln206_1_fu_1706_p1 = rd_reg_2703;

assign zext_ln206_fu_1390_p1 = rs1_fu_1037_p4;

assign zext_ln210_1_fu_1677_p1 = rs2_reg_2693;

assign zext_ln210_2_fu_1686_p1 = rd_reg_2703;

assign zext_ln210_fu_1385_p1 = rs1_fu_1037_p4;

assign zext_ln219_1_fu_1773_p1 = rs2_reg_2693;

assign zext_ln219_2_fu_1769_p1 = rd_reg_2703;

assign zext_ln219_fu_1425_p1 = rs1_fu_1037_p4;

assign zext_ln222_1_fu_1756_p1 = rs2_reg_2693;

assign zext_ln222_2_fu_1765_p1 = rd_reg_2703;

assign zext_ln222_fu_1420_p1 = rs1_fu_1037_p4;

assign zext_ln242_1_fu_1352_p1 = rs2_fu_1047_p4;

assign zext_ln242_2_fu_1657_p1 = rd_reg_2703;

assign zext_ln242_fu_1347_p1 = rs1_fu_1037_p4;

assign zext_ln246_1_fu_1342_p1 = rs2_fu_1047_p4;

assign zext_ln246_2_fu_1653_p1 = rd_reg_2703;

assign zext_ln246_fu_1337_p1 = rs1_fu_1037_p4;

assign zext_ln256_1_fu_1332_p1 = rs2_fu_1047_p4;

assign zext_ln256_2_fu_1643_p1 = rd_reg_2703;

assign zext_ln256_3_fu_1634_p1 = trunc_ln256_reg_3060;

assign zext_ln256_fu_1327_p1 = rs1_fu_1037_p4;

assign zext_ln264_1_fu_1316_p1 = rs2_fu_1047_p4;

assign zext_ln264_2_fu_1626_p1 = icmp_ln264_reg_3055;

assign zext_ln264_fu_1311_p1 = rs1_fu_1037_p4;

assign zext_ln265_fu_1622_p1 = rd_reg_2703;

assign zext_ln276_1_fu_1300_p1 = rs2_fu_1047_p4;

assign zext_ln276_2_fu_1618_p1 = icmp_ln276_reg_3050;

assign zext_ln276_fu_1295_p1 = rs1_fu_1037_p4;

assign zext_ln277_fu_1614_p1 = rd_reg_2703;

assign zext_ln288_1_fu_1284_p1 = rs2_fu_1047_p4;

assign zext_ln288_2_fu_1610_p1 = rd_reg_2703;

assign zext_ln288_fu_1279_p1 = rs1_fu_1037_p4;

assign zext_ln297_1_fu_1262_p1 = rs2_fu_1047_p4;

assign zext_ln297_2_fu_1587_p1 = rd_reg_2703;

assign zext_ln297_3_fu_1595_p1 = trunc_ln297_reg_3035;

assign zext_ln297_fu_1257_p1 = rs1_fu_1037_p4;

assign zext_ln300_1_fu_1252_p1 = rs2_fu_1047_p4;

assign zext_ln300_2_fu_1583_p1 = rd_reg_2703;

assign zext_ln300_3_fu_1574_p1 = trunc_ln300_reg_3025;

assign zext_ln300_fu_1247_p1 = rs1_fu_1037_p4;

assign zext_ln310_1_fu_1242_p1 = rs2_fu_1047_p4;

assign zext_ln310_2_fu_1566_p1 = rd_reg_2703;

assign zext_ln310_fu_1237_p1 = rs1_fu_1037_p4;

assign zext_ln318_1_fu_1374_p1 = rs2_fu_1047_p4;

assign zext_ln318_2_fu_1673_p1 = rd_reg_2703;

assign zext_ln318_fu_1369_p1 = rs1_fu_1037_p4;

assign zext_ln32_fu_990_p1 = lshr_ln_fu_980_p4;

assign zext_ln55_fu_2634_p1 = rd_reg_2703;

assign zext_ln58_fu_2630_p1 = rd_reg_2703;

assign zext_ln61_fu_2611_p1 = rd_reg_2703;

assign zext_ln66_fu_2593_p1 = rd_reg_2703;

assign zext_ln67_fu_2597_p1 = rs1_reg_2688;

assign zext_ln73_1_fu_1543_p1 = rs2_fu_1047_p4;

assign zext_ln73_fu_1538_p1 = rs1_fu_1037_p4;

assign zext_ln79_1_fu_1533_p1 = rs2_fu_1047_p4;

assign zext_ln79_fu_1528_p1 = rs1_fu_1037_p4;

assign zext_ln85_1_fu_1523_p1 = rs2_fu_1047_p4;

assign zext_ln85_fu_1518_p1 = rs1_fu_1037_p4;

assign zext_ln91_1_fu_1513_p1 = rs2_fu_1047_p4;

assign zext_ln91_fu_1508_p1 = rs1_fu_1037_p4;

assign zext_ln97_1_fu_1503_p1 = rs2_fu_1047_p4;

assign zext_ln97_fu_1498_p1 = rs1_fu_1037_p4;

always @ (posedge ap_clk) begin
    sext_ln41_reg_2735[0] <= 1'b0;
    sext_ln45_reg_2740[0] <= 1'b0;
    imm_U_reg_2762[11:0] <= 12'b000000000000;
end

endmodule //processor
