/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [2:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z[2] ? in_data[13] : celloutsig_0_0z[6];
  assign celloutsig_1_4z = celloutsig_1_3z[7] ? celloutsig_1_3z[3] : celloutsig_1_3z[6];
  assign celloutsig_1_14z = celloutsig_1_2z[3:0] & { celloutsig_1_0z[6], celloutsig_1_8z };
  assign celloutsig_1_10z = { celloutsig_1_0z[3:2], celloutsig_1_4z, celloutsig_1_9z } / { 1'h1, celloutsig_1_2z[4:3], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_3z[6:1], celloutsig_1_12z, celloutsig_1_2z } <= { celloutsig_1_0z[7:2], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_1_2z = celloutsig_1_0z[8:3] % { 1'h1, in_data[109:106], celloutsig_1_1z };
  assign celloutsig_0_2z = celloutsig_0_0z[11:5] % { 1'h1, celloutsig_0_0z[6:1] };
  assign celloutsig_1_0z = in_data[189:180] * in_data[123:114];
  assign celloutsig_1_3z = { celloutsig_1_0z[5:4], celloutsig_1_2z } * celloutsig_1_0z[8:1];
  assign celloutsig_1_6z = { in_data[124], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } * { celloutsig_1_2z[3:2], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_0z[5:1] * celloutsig_1_2z[5:1];
  assign celloutsig_1_7z = { celloutsig_1_3z[5:4], celloutsig_1_2z } !== celloutsig_1_6z[7:0];
  assign celloutsig_1_19z = { in_data[113:105], celloutsig_1_15z } !== { celloutsig_1_17z[3:1], celloutsig_1_14z, celloutsig_1_5z };
  assign celloutsig_1_15z = celloutsig_1_11z[0] & celloutsig_1_13z[3];
  assign celloutsig_1_1z = | in_data[134:132];
  assign celloutsig_1_9z = ^ celloutsig_1_5z;
  assign celloutsig_1_12z = ^ celloutsig_1_10z[3:1];
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_10z } >>> { celloutsig_1_3z[1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_17z = celloutsig_1_11z[3:0] >>> { celloutsig_1_3z[2:0], celloutsig_1_7z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z } - celloutsig_1_3z[2:0];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_0z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[67:56];
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_5z = { in_data[124:123], celloutsig_1_4z };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
