輸入:
ADDI F1, F2, 1
SUB F1, F3, F4
DIV F1, F2, F3
MUL F2, F3, F4
ADD F2, F4, F2
ADDI F4, F1, 2
MUL F5, F5, F5
ADD F1, F4, F4

輸出:
cycle: 1

    __RF__
F1 |    0 |
F2 |    2 |
F3 |    4 |
F4 |    6 |
F5 |    8 |
   -------

   __RAT__
F1 |  RS1 |
F2 |      |
F3 |      |
F4 |      |
F5 |      |
   -------


    ___RS_______
RS1 |+ |  2 |  1 |
RS2 |  |    |    |
RS3 |  |    |    |
    -------------
buffer:empty


    ___RS_______
RS4 |  |    |   |
RS5 |  |    |   |
    -------------
buffer:empty
-----------------------------------------------------------------------------------
cycle: 2

    __RF__
F1 |    0 |
F2 |    2 |
F3 |    4 |
F4 |    6 |
F5 |    8 |
   -------

   __RAT__
F1 |  RS2 |
F2 |      |
F3 |      |
F4 |      |
F5 |      |
   -------


    ___RS_______
RS1 |+ |  2 |  1 |
RS2 |- |  4 |  6 |
RS3 |  |    |    |
    -------------
buffer:(R1) 2 + 1


    ___RS_______
RS4 |  |    |   |
RS5 |  |    |   |
    -------------
buffer:empty
-----------------------------------------------------------------------------------
cycle: 3

    __RF__
F1 |    0 |
F2 |    2 |
F3 |    4 |
F4 |    6 |
F5 |    8 |
   -------

   __RAT__
F1 |  RS4 |
F2 |      |
F3 |      |
F4 |      |
F5 |      |
   -------


    ___RS_______
RS1 |+ |  2 |  1 |
RS2 |- |  4 |  6 |
RS3 |  |    |    |
    -------------
buffer:(R1) 2 + 1


    ___RS_______
RS4 |/ |  2 | 4 |
RS5 |  |    |   |
    -------------
buffer:empty
-----------------------------------------------------------------------------------
cycle: 4

    __RF__
F1 |    3 |
F2 |    2 |
F3 |    4 |
F4 |    6 |
F5 |    8 |
   -------

   __RAT__
F1 |  RS4 |
F2 |  RS5 |
F3 |      |
F4 |      |
F5 |      |
   -------


    ___RS_______
RS1 |  |    |    |
RS2 |- |  4 |  6 |
RS3 |  |    |    |
    -------------
buffer:(R2) 4 - 6


    ___RS_______
RS4 |/ |  2 | 4 |
RS5 |* |  4 | 6 |
    -------------
buffer:(R4) 2 / 4
-----------------------------------------------------------------------------------
cycle: 5

    __RF__
F1 |    3 |
F2 |    2 |
F3 |    4 |
F4 |    6 |
F5 |    8 |
   -------

   __RAT__
F1 |  RS4 |
F2 |  RS1 |
F3 |      |
F4 |      |
F5 |      |
   -------


    ___RS_______
RS1 |+ |  6 | RS5|
RS2 |- |  4 |  6 |
RS3 |  |    |    |
    -------------
buffer:(R2) 4 - 6


    ___RS_______
RS4 |/ |  2 | 4 |
RS5 |* |  4 | 6 |
    -------------
buffer:(R4) 2 / 4
-----------------------------------------------------------------------------------
cycle: 6

    __RF__
F1 |   -2 |
F2 |    2 |
F3 |    4 |
F4 |    6 |
F5 |    8 |
   -------

   __RAT__
F1 |  RS4 |
F2 |  RS1 |
F3 |      |
F4 |  RS2 |
F5 |      |
   -------


    ___RS_______
RS1 |+ |  6 | RS5|
RS2 |+ | RS4 | 2 |
RS3 |  |    |    |
    -------------
buffer:empty


    ___RS_______
RS4 |/ |  2 | 4 |
RS5 |* |  4 | 6 |
    -------------
buffer:(R4) 2 / 4
-----------------------------------------------------------------------------------
cycle: 44

    __RF__
F1 |    0 |
F2 |    2 |
F3 |    4 |
F4 |    6 |
F5 |    8 |
   -------

   __RAT__
F1 |      |
F2 |  RS1 |
F3 |      |
F4 |  RS2 |
F5 |  RS4 |
   -------


    ___RS_______
RS1 |+ |  6 | RS5|
RS2 |+ |  0 |  2 |
RS3 |  |    |    |
    -------------
buffer:(R2) 0 + 2


    ___RS_______
RS4 |* |  8 | 8 |
RS5 |* |  4 | 6 |
    -------------
buffer:(R5) 4 * 6
-----------------------------------------------------------------------------------
cycle: 45

    __RF__
F1 |    0 |
F2 |    2 |
F3 |    4 |
F4 |    6 |
F5 |    8 |
   -------

   __RAT__
F1 |  RS3 |
F2 |  RS1 |
F3 |      |
F4 |  RS2 |
F5 |  RS4 |
   -------


    ___RS_______
RS1 |+ |  6 | RS5|
RS2 |+ |  0 |  2 |
RS3 |+ | RS2 |RS2|
    -------------
buffer:(R2) 0 + 2


    ___RS_______
RS4 |* |  8 | 8 |
RS5 |* |  4 | 6 |
    -------------
buffer:(R5) 4 * 6
-----------------------------------------------------------------------------------
cycle: 46

    __RF__
F1 |    0 |
F2 |    2 |
F3 |    4 |
F4 |    2 |
F5 |    8 |
   -------

   __RAT__
F1 |  RS3 |
F2 |  RS1 |
F3 |      |
F4 |      |
F5 |  RS4 |
   -------


    ___RS_______
RS1 |+ |  6 | RS5|
RS2 |  |    |    |
RS3 |+ |  2 |  2 |
    -------------
buffer:(R3) 2 + 2


    ___RS_______
RS4 |* |  8 | 8 |
RS5 |* |  4 | 6 |
    -------------
buffer:(R5) 4 * 6
-----------------------------------------------------------------------------------
cycle: 48

    __RF__
F1 |    4 |
F2 |    2 |
F3 |    4 |
F4 |    2 |
F5 |    8 |
   -------

   __RAT__
F1 |      |
F2 |  RS1 |
F3 |      |
F4 |      |
F5 |  RS4 |
   -------


    ___RS_______
RS1 |+ |  6 | RS5|
RS2 |  |    |    |
RS3 |  |    |    |
    -------------
buffer:empty


    ___RS_______
RS4 |* |  8 | 8 |
RS5 |* |  4 | 6 |
    -------------
buffer:(R5) 4 * 6
-----------------------------------------------------------------------------------
cycle: 54

    __RF__
F1 |    4 |
F2 |   24 |
F3 |    4 |
F4 |    2 |
F5 |    8 |
   -------

   __RAT__
F1 |      |
F2 |  RS1 |
F3 |      |
F4 |      |
F5 |  RS4 |
   -------


    ___RS_______
RS1 |+ |  6 | 24 |
RS2 |  |    |    |
RS3 |  |    |    |
    -------------
buffer:(R1) 6 + 24


    ___RS_______
RS4 |* |  8 | 8 |
RS5 |  |    |   |
    -------------
buffer:(R4) 8 * 8
-----------------------------------------------------------------------------------
cycle: 56

    __RF__
F1 |    4 |
F2 |   30 |
F3 |    4 |
F4 |    2 |
F5 |    8 |
   -------

   __RAT__
F1 |      |
F2 |      |
F3 |      |
F4 |      |
F5 |  RS4 |
   -------


    ___RS_______
RS1 |  |    |    |
RS2 |  |    |    |
RS3 |  |    |    |
    -------------
buffer:empty


    ___RS_______
RS4 |* |  8 | 8 |
RS5 |  |    |   |
    -------------
buffer:(R4) 8 * 8
-----------------------------------------------------------------------------------
cycle: 64

    __RF__
F1 |    4 |
F2 |   30 |
F3 |    4 |
F4 |    2 |
F5 |   64 |
   -------

   __RAT__
F1 |      |
F2 |      |
F3 |      |
F4 |      |
F5 |      |
   -------


    ___RS_______
RS1 |  |    |    |
RS2 |  |    |    |
RS3 |  |    |    |
    -------------
buffer:empty


    ___RS_______
RS4 |  |    |   |
RS5 |  |    |   |
    -------------
buffer:empty
-----------------------------------------------------------------------------------