# UART Protocol (Verilog HDL)
## 9600 Baud â€¢ 8 Data Bits â€¢ No Parity (8N1) â€¢ Fully Synthesizable

------------------------------------------------------------
Project: UART TX + RX + Baud Rate Generator  
Author : Rohan N D  
Language: Verilog HDL  
Tool   : Xilinx Vivado  
------------------------------------------------------------

# ğŸ“˜ Project Overview
This project implements a complete UART communication system that includes:
- UART Transmitter (TX)
- UART Receiver (RX)
- Baud Rate Generator
- Top-level Integration Module
- Full Loopback Testbench

The UART follows the **8N1 Frame Format**:
- 8 Data bits
- No Parity
- 1 Stop bit

Baud Rate: **9600**  
Clock: **100 MHz**

------------------------------------------------------------

# ğŸ§± Block Diagram (Insert Image Here)

TODO: Insert your schematic/block diagram  
Example:
![Block Diagram](images/uart_block_diagram.png)

------------------------------------------------------------

# ğŸ“‚ Module Descriptions

------------------------------------------------------------
## 1. baud_rate_generator.v
Generates:
- tx_clk_en (baud pulse for transmitter)
- rx_clk_en (16Ã— oversampling pulse for receiver)

Key Parameters:
- clk_freq = 100_000_000
- baud_rate = 9600

------------------------------------------------------------
## 2. sender.v (UART Transmitter)
Transmitter FSM:
- STATE_IDLE
- STATE_START
- STATE_DATA (8-bit shift)
- STATE_STOP

Frame Format:
Start(0) â†’ d0 â†’ d1 â†’ d2 â†’ d3 â†’ d4 â†’ d5 â†’ d6 â†’ d7 â†’ Stop(1)

Parity: NOT INCLUDED (8N1)

------------------------------------------------------------
## 3. rx.v (UART Receiver)
Receiver uses **16Ã— oversampling**.

Receiver FSM:
- RX_STATE_START
- RX_STATE_DATA
- RX_STATE_STOP

Outputs:
- data_out : received byte
- rdy      : data valid flag

Parity Check: NOT INCLUDED

------------------------------------------------------------
## 4. top.v (Integration Module)
Connects:
- Baud rate generator
- TX module
- RX module

Acts as complete UART system for FPGA implementation.

------------------------------------------------------------
## 5. uart_tb.v (Testbench)
Includes:
- send_byte() task
- clear_ready() task
- Displays received data on console
- Full loopback (TX â†’ RX)

Testbench sends:
- 0x41 ('A')
- 0x55 (01010101 pattern)

------------------------------------------------------------

# ğŸ“ˆ Simulation Waveform (Insert Image Here)

TODO: Insert your simulation waveform  
Example:
![Waveform](images/uart_waveform.png)

------------------------------------------------------------

# â–¶ï¸ Running Simulation (Vivado)

1. Open Vivado â†’ New Project  
2. Add all `.v` files  
3. Set **uart_top_tb** as simulation top  
4. Run Behavioral Simulation  
5. Observe:
   - TX waveform
   - RX reception
   - rdy = 1 after each byte

------------------------------------------------------------

# â–¶ï¸ FPGA Implementation Guide

Pin Mapping Example (Basys 3):

| Signal | Pin | Description      |
|--------|-----|------------------|
| clk    | W5  | 100 MHz clock    |
| rst    | BTN0| Reset input      |
| tx     | JA1 | UART TX output   |
| rx     | JA2 | UART RX input    |

------------------------------------------------------------

# ğŸ§ª Test Results
Simulation Output:
received data is 41  
received data is 55  

------------------------------------------------------------

# ğŸ”® Future Improvements
- Add parity (even/odd)
- Parity error detection
- Framing error detection
- Configurable baud rate
- FIFO for TX/RX

------------------------------------------------------------

# ğŸ‘¤ Author
**Rohan N D**  
Electronics and VLSI Engineering  

------------------------------------------------------------
# ğŸ“ Repository Structure

UART/
â”‚â”€â”€ src/
â”‚   â”œâ”€â”€ baud_rate_generator.v
â”‚   â”œâ”€â”€ sender.v
â”‚   â”œâ”€â”€ rx.v
â”‚   â”œâ”€â”€ top.v
â”‚â”€â”€ tb/
â”‚   â”œâ”€â”€ uart_tb.v
â”‚â”€â”€ images/
â”‚   â”œâ”€â”€ uart_waveform.png
â”‚   â”œâ”€â”€ uart_block_diagram.png
â”‚â”€â”€ README.md

------------------------------------------------------------
