#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\FPGA\PANGOMICRO\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: FLY-TT-G14LAPTOP
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun Aug  6 19:40:39 2023
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : create_clock -name ref_clk [get_ports ref_clk] -period 20.0 -waveform {0 10.0}
Executing : create_clock -name ref_clk [get_ports ref_clk] -period 20.0 -waveform {0 10.0} successfully.
Executing : get_ports eth_rgmii_rxc_0
Executing : get_ports eth_rgmii_rxc_0 successfully.
Executing : create_clock -name eth_rgmii_rxc_0 [get_ports eth_rgmii_rxc_0] -period 8.0
Executing : create_clock -name eth_rgmii_rxc_0 [get_ports eth_rgmii_rxc_0] -period 8.0 successfully.
Executing : get_ports eth_rgmii_txc_0
Executing : get_ports eth_rgmii_txc_0 successfully.
Executing : create_clock -name eth_rgmii_txc_0 [get_ports eth_rgmii_txc_0] -period 8.0
Executing : create_clock -name eth_rgmii_txc_0 [get_ports eth_rgmii_txc_0] -period 8.0 successfully.
Executing : get_ports pix_clk_in
Executing : get_ports pix_clk_in successfully.
Executing : create_clock -name pix_clk_in [get_ports pix_clk_in] -period 6.734 -waveform {0.000 3.367}
Executing : create_clock -name pix_clk_in [get_ports pix_clk_in] -period 6.734 -waveform {0.000 3.367} successfully.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_pins I_ipsxb_ddr_top.I_GTP_CLKDIV/CLKDIVOUT
Executing : get_pins I_ipsxb_ddr_top.I_GTP_CLKDIV/CLKDIVOUT successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_0/CLKOUT
Executing : get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_0/CLKOUT successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ioclk0 -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk0 -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_1/CLKOUT
Executing : get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_1/CLKOUT successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ioclk1 -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk1 -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_2/CLKOUT
Executing : get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_2/CLKOUT successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ioclk2 -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk2 -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_pins I_ipsxb_ddr_top.u_clkbufg_gate/CLKOUT
Executing : get_pins I_ipsxb_ddr_top.u_clkbufg_gate/CLKOUT successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_pins user_pll_video_out.clkout0
Executing : get_pins user_pll_video_out.clkout0 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name pix_clk_out -source [get_ports ref_clk] [get_pins user_pll_video_out.clkout0] -master_clock [get_clocks ref_clk]
Executing : create_generated_clock -name pix_clk_out -source [get_ports ref_clk] [get_pins user_pll_video_out.clkout0] -master_clock [get_clocks ref_clk] successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk]
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk] successfully.
Executing : get_clocks ioclk0
Executing : get_clocks ioclk0 successfully.
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0]
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0] successfully.
Executing : get_clocks ioclk1
Executing : get_clocks ioclk1 successfully.
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1]
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1] successfully.
Executing : get_clocks ioclk2
Executing : get_clocks ioclk2 successfully.
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2]
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2] successfully.
Executing : get_clocks ioclk_gate_clk
Executing : get_clocks ioclk_gate_clk successfully.
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk]
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold successfully.
W: ConstraintEditor-4026: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 947)] PAP_IO_DIRECTION is already defined in p:ref_clk, new value INPUT will overwrite the current value.
W: ConstraintEditor-4026: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 948)] PAP_IO_LOC is already defined in p:ref_clk, new value P20 will overwrite the current value.
W: ConstraintEditor-4026: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 949)] PAP_IO_VCCIO is already defined in p:ref_clk, new value 3.3 will overwrite the current value.
W: ConstraintEditor-4026: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 950)] PAP_IO_STANDARD is already defined in p:ref_clk, new value LVCMOS33 will overwrite the current value.
W: ConstraintEditor-4026: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 951)] PAP_IO_NONE is already defined in p:ref_clk, new value TRUE will overwrite the current value.
Executing : get_clocks pix_clk_out
Executing : get_clocks pix_clk_out successfully.
Executing : set_clock_groups -name pix_clk_out -asynchronous -group [get_clocks pix_clk_out]
Executing : set_clock_groups -name pix_clk_out -asynchronous -group [get_clocks pix_clk_out] successfully.
Executing : get_clocks pix_clk_in
Executing : get_clocks pix_clk_in successfully.
Executing : set_clock_groups -name pix_clk_in -asynchronous -group [get_clocks pix_clk_in]
Executing : set_clock_groups -name pix_clk_in -asynchronous -group [get_clocks pix_clk_in] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin]
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin] successfully.
Executing : get_ports cmos1_pclk
Executing : get_ports cmos1_pclk successfully.
Executing : create_clock -name cmos1_pclk [get_ports cmos1_pclk] -period 11.900 -waveform {0.000 5.950}
Executing : create_clock -name cmos1_pclk [get_ports cmos1_pclk] -period 11.900 -waveform {0.000 5.950} successfully.
Executing : get_ports cmos2_pclk
Executing : get_ports cmos2_pclk successfully.
Executing : create_clock -name cmos2_pclk [get_ports cmos2_pclk] -period 11.900 -waveform {0.000 5.950}
Executing : create_clock -name cmos2_pclk [get_ports cmos2_pclk] -period 11.900 -waveform {0.000 5.950} successfully.
Executing : get_ports cmos1_pclk
Executing : get_ports cmos1_pclk successfully.
Executing : get_pins cmos1_8_16bit/pixel_clk
Executing : get_pins cmos1_8_16bit/pixel_clk successfully.
Executing : get_clocks cmos1_pclk
Executing : get_clocks cmos1_pclk successfully.
Executing : create_generated_clock -name cmos1_pclk_16bit -source [get_ports cmos1_pclk] [get_pins cmos1_8_16bit/pixel_clk] -master_clock [get_clocks cmos1_pclk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name cmos1_pclk_16bit -source [get_ports cmos1_pclk] [get_pins cmos1_8_16bit/pixel_clk] -master_clock [get_clocks cmos1_pclk] -multiply_by 1 -divide_by 2 successfully.
Executing : get_ports cmos2_pclk
Executing : get_ports cmos2_pclk successfully.
Executing : get_pins cmos2_8_16bit/pixel_clk
Executing : get_pins cmos2_8_16bit/pixel_clk successfully.
Executing : get_clocks cmos2_pclk
Executing : get_clocks cmos2_pclk successfully.
Executing : create_generated_clock -name cmos2_pclk_16bit -source [get_ports cmos2_pclk] [get_pins cmos2_8_16bit/pixel_clk] -master_clock [get_clocks cmos2_pclk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name cmos2_pclk_16bit -source [get_ports cmos2_pclk] [get_pins cmos2_8_16bit/pixel_clk] -master_clock [get_clocks cmos2_pclk] -multiply_by 1 -divide_by 2 successfully.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_nets user_pll_cfg.clkout1
Executing : get_nets user_pll_cfg.clkout1 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name clk_25M -source [get_ports ref_clk] [get_nets user_pll_cfg.clkout1] -master_clock [get_clocks ref_clk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name clk_25M -source [get_ports ref_clk] [get_nets user_pll_cfg.clkout1] -master_clock [get_clocks ref_clk] -multiply_by 1 -divide_by 2 successfully.
Executing : get_clocks clk_25M
Executing : get_clocks clk_25M successfully.
Executing : set_clock_groups -name clk_25M -asynchronous -group [get_clocks clk_25M]
Executing : set_clock_groups -name clk_25M -asynchronous -group [get_clocks clk_25M] successfully.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 304)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 325)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 339)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 561)] | Port rst_board has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 596)] | Port r_b_out[5] has been placed at location R22, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 603)] | Port r_b_out[4] has been placed at location R20, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 617)] | Port r_b_out[2] has been placed at location T21, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 638)] | Port r_g_out[7] has been placed at location L17, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 645)] | Port r_g_out[6] has been placed at location K20, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 652)] | Port r_g_out[5] has been placed at location L19, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 687)] | Port r_g_out[0] has been placed at location M21, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 694)] | Port r_r_out[7] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 701)] | Port r_r_out[6] has been placed at location H22, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 708)] | Port r_r_out[5] has been placed at location H21, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 743)] | Port r_r_out[0] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 800)] | Port g_in[5] has been placed at location AB18, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 805)] | Port g_in[4] has been placed at location AA18, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 810)] | Port g_in[3] has been placed at location AB19, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 815)] | Port g_in[2] has been placed at location W18, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 820)] | Port g_in[1] has been placed at location V17, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 870)] | Port iic_sda has been placed at location V20, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 898)] | Port iic_scl has been placed at location V19, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 912)] | Port pix_clk_out has been placed at location M22, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 943)] | Port pix_clk_in has been placed at location AA12, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 1023)] | Port cmos1_data[7] has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 1110)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 1160)] | Port cmos2_href has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 1170)] | Port cmos2_vsync has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 1194)] | Port pcie_perst_n has been placed at location A19, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 1283)] | Port eth_rst_n_0 has been placed at location F19, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 1316)] | Port eth_rgmii_rxd_0[3] has been placed at location F18, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 1322)] | Port eth_rgmii_tx_ctl_0 has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 1343)] | Port eth_rgmii_txd_0[1] has been placed at location E20, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 1350)] | Port eth_rgmii_txd_0[2] has been placed at location E22, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA/PANGOMICRO/ETH1_TEST/9_big_boss_v3_zynq_960_PC_ETH1/ddr_test.fdc(line number: 1357)] | Port eth_rgmii_txd_0[3] has been placed at location F21, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:user_pll_cfg/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_pins user_pll_cfg/u_pll_e3:CLKOUT0
Executing : get_pins user_pll_cfg/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred -source [get_ports ref_clk] [get_pins user_pll_cfg/u_pll_e3:CLKOUT0] -master_clock ref_clk -edges {1 2 3} -edge_shift {0.000000 40.000000 80.000000} -add
Executing : create_generated_clock -name ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred -source [get_ports ref_clk] [get_pins user_pll_cfg/u_pll_e3:CLKOUT0] -master_clock ref_clk -edges {1 2 3} -edge_shift {0.000000 40.000000 80.000000} -add successfully.
C: SDC-2025: Clock source 'n:coms2_reg_config/N1197' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:coms2_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:coms1_reg_config/clock_20k' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Constant propagation done on I_ipsxb_ddr_top/u_ddrphy_top/u_dll_freeze_sync/N0 (bmsWIDEINV).
