INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 05:36:46 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 tehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb1/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.764ns (16.602%)  route 3.838ns (83.398%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 7.153 - 6.000 ) 
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=625, unset)          1.284     1.284    tehb1/clk
    SLICE_X19Y103        FDCE                                         r  tehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y103        FDCE (Prop_fdce_C_Q)         0.223     1.507 r  tehb1/data_reg_reg[0]/Q
                         net (fo=7, routed)           0.470     1.977    tehb1/Q[0]
    SLICE_X19Y102        LUT3 (Prop_lut3_I0_O)        0.043     2.020 r  tehb1/q2_reg_i_7/O
                         net (fo=5, routed)           0.227     2.247    tehb1/A[0]
    SLICE_X18Y102        LUT6 (Prop_lut6_I0_O)        0.043     2.290 r  tehb1/data_reg[3]_i_2/O
                         net (fo=6, routed)           0.322     2.612    tehb1/data_reg_reg[1]_0
    SLICE_X17Y102        LUT6 (Prop_lut6_I5_O)        0.043     2.655 r  tehb1/dataOutArray[0]0_carry_i_1__0/O
                         net (fo=1, routed)           0.298     2.953    cmpi3/DI[2]
    SLICE_X17Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     3.150 f  cmpi3/dataOutArray[0]0_carry/CO[3]
                         net (fo=22, routed)          0.566     3.716    tehb1/O133[0]
    SLICE_X8Y103         LUT5 (Prop_lut5_I0_O)        0.043     3.759 f  tehb1/data_reg[0]_i_2__1/O
                         net (fo=9, routed)           0.364     4.123    control_merge8/fork_C1/generateBlocks[1].regblock/reg_value_i_3__3
    SLICE_X8Y103         LUT6 (Prop_lut6_I1_O)        0.043     4.166 r  control_merge8/fork_C1/generateBlocks[1].regblock/full_reg_i_3__6/O
                         net (fo=4, routed)           0.473     4.639    control_merge8/oehb1/full_reg_reg_8
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.043     4.682 r  control_merge8/oehb1/reg_value_i_6/O
                         net (fo=2, routed)           0.493     5.175    control_merge8/oehb1/reg_value_i_6_n_0
    SLICE_X12Y104        LUT6 (Prop_lut6_I3_O)        0.043     5.218 r  control_merge8/oehb1/full_reg_i_2__0/O
                         net (fo=5, routed)           0.339     5.556    fork5/generateBlocks[0].regblock/data_reg_reg[5]_1
    SLICE_X17Y104        LUT6 (Prop_lut6_I5_O)        0.043     5.599 r  fork5/generateBlocks[0].regblock/data_reg[5]_i_1/O
                         net (fo=6, routed)           0.286     5.886    tehb1/data_reg_reg[5]_1[0]
    SLICE_X19Y102        FDCE                                         r  tehb1/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=625, unset)          1.153     7.153    tehb1/clk
    SLICE_X19Y102        FDCE                                         r  tehb1/data_reg_reg[1]/C
                         clock pessimism              0.106     7.259    
                         clock uncertainty           -0.035     7.224    
    SLICE_X19Y102        FDCE (Setup_fdce_C_CE)      -0.201     7.023    tehb1/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.023    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  1.137    




