#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 14 02:53:03 2021
# Process ID: 160576
# Current directory: D:/Minisys_1A_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent156004 D:\Minisys_1A_CPU\Minisys_1A_CPU.xpr
# Log file: D:/Minisys_1A_CPU/vivado.log
# Journal file: D:/Minisys_1A_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Minisys_1A_CPU/Minisys_1A_CPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/MIPSfpga/Minisys_1A_CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_instruction_memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 830.422 ; gain = 141.137
update_compile_order -fileset sources_1
set_property top Minisys_1A_CPU_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 879.277 ; gain = 4.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Direct_read_addr_1_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:97]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port HI_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:98]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port LO_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:99]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port Imme_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port RD_address_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:101]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port Syscall_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:104]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port Slt_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:105]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port Mem_read_type_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:106]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 2 for port Mem_write_type_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port Sel_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:110]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port Read_data_2_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:111]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port LO_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port Shamt_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:113]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port Mtc0_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:116]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Syscall_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:117]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALU_op_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:118]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 2 for port HILO_write_en_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port Mem_read_type_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:122]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port PC_5_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:123]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port ALU_result_LO_5_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port I_format_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:129]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port HI_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:131]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port LO_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:132]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 32 for port ALU_result_LO_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:133]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port RD_address_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:136]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port RT_address_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:139]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Read_data_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:141]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port ALU_result_LO_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:142]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port Less_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:143]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port Jal_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:144]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Bltzal_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:145]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 879.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 898.215 ; gain = 18.938
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:01:21 . Memory (MB): peak = 898.215 ; gain = 22.938
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 924.906 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 924.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Direct_read_addr_1_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:97]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port HI_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:98]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port LO_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:99]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port Imme_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port RD_address_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:101]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port Syscall_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:104]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port Slt_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:105]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port Mem_read_type_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:106]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 2 for port Mem_write_type_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port Sel_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:110]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port Read_data_2_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:111]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port LO_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port Shamt_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:113]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port Mtc0_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:116]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Syscall_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:117]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALU_op_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:118]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 2 for port HILO_write_en_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port Mem_read_type_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:122]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port PC_5_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:123]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port ALU_result_LO_5_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port I_format_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:129]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port HI_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:131]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port LO_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:132]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 32 for port ALU_result_LO_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:133]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port RD_address_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:136]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port RT_address_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:139]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Read_data_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:141]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port ALU_result_LO_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:142]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port Less_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:143]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port Jal_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:144]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Bltzal_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:145]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 924.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 926.195 ; gain = 1.289
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 926.195 ; gain = 1.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 927.711 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 927.711 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Direct_read_addr_1_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:97]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port HI_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:98]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port LO_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:99]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 16 for port Imme_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port RD_address_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:101]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port Syscall_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:104]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port Slt_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:105]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port Mem_read_type_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:106]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 2 for port Mem_write_type_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:107]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port Sel_3_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:110]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port Read_data_2_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:111]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port LO_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port Shamt_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:113]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port Mtc0_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:116]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Syscall_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:117]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALU_op_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:118]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 2 for port HILO_write_en_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port Mem_read_type_4_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:122]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port PC_5_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:123]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port ALU_result_LO_5_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port I_format_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:129]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port HI_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:131]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port LO_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:132]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 32 for port ALU_result_LO_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:133]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port RD_address_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:136]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port RT_address_6_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:139]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Read_data_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:141]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port ALU_result_LO_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:142]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port Less_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:143]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port Jal_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:144]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Bltzal_8_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:145]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 927.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 933.605 ; gain = 5.895
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:56 . Memory (MB): peak = 933.605 ; gain = 5.895
set_property top execute_instruction_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_instruction_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj execute_instruction_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 936.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot execute_instruction_sim_behav xil_defaultlib.execute_instruction_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Direct_read_addr_1 [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Direct_read_addr_2 [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Write_reg_en1 [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:74]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port Direct_write_addr1 [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:77]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Direct_write_data1 [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:78]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port Direct_write_addr2 [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:81]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Direct_write_data2 [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:82]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port PC_plus_4_in [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:83]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Extend_imme_in [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Read_data_1 [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Jr_in [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:89]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port Beq_in [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:92]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Bne_in [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:93]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port Bgtz_in [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:95]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port Bltz_in [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Bgezal_in [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:102]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Bltzal_in [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:104]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port I_format_in [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:106]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port Shamt_in [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port Imme_in [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:108]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.execute_instruction_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_instruction_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/xsim.dir/execute_instruction_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 936.605 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 936.605 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 936.605 ; gain = 0.000
set_property top decode_instruction_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Minisys_1A_CPU_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 936.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 936.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 964.969 ; gain = 28.363
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 964.969 ; gain = 28.363
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 965.715 ; gain = 0.000
set_property  ip_repo_paths  d:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0'.
set_property  ip_repo_paths  {d:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0 D:/Minisys_1A_CPU/xilinx.com_user_instruction_memory_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_instruction_memory_1.0'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/execute_instruction_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_ip -name instruction_memory -vendor xilinx.com -library user -version 1.0 -module_name instruction_memory_1 -dir d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1/instruction_memory_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction_memory_1'...
generate_target all [get_files  d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1/instruction_memory_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction_memory_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction_memory_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'instruction_memory_1'...
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Coe File(Coe_File)' with value '../ram/ram1.coe' for IP 'instruction_memory_1/ram1'. Invalid COE File- Invalid Hex Value detected in the COE File: //00
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to customize subcore IP 'ram1'. Failed to apply user parameter values.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1/instruction_memory_1.xci] -no_script -reset -force -quiet
remove_files  d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1/instruction_memory_1.xci
create_ip -name instruction_memory -vendor xilinx.com -library user -version 1.0 -module_name instruction_memory_1 -dir d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_1/instruction_memory_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction_memory_1'...
generate_target all [get_files  d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_1/instruction_memory_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction_memory_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction_memory_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'instruction_memory_1'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Invalid Hex Value detected in the COE File: //00
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/vivado2017/Vivado/2017.4/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'instruction_memory_1/ram1'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'instruction_memory_1/ram1'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_1/instruction_memory_1.xci] -no_script -reset -force -quiet
remove_files  d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_1/instruction_memory_1.xci
set_property  ip_repo_paths  d:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0'.
set_property  ip_repo_paths  {d:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0 D:/Minisys_1A_CPU/xilinx.com_user_instruction_memory_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_instruction_memory_1.0'.
create_ip -name instruction_memory -vendor xilinx.com -library user -version 1.0 -module_name instruction_memory_1 -dir d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_2/instruction_memory_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction_memory_1'...
generate_target all [get_files  d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_2/instruction_memory_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction_memory_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction_memory_1'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'instruction_memory_1'...
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Coe File(Coe_File)' with value '../ram/ram1.coe' for IP 'instruction_memory_1/ram1'. Invalid COE File- Invalid Hex Value detected in the COE File: //00
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to customize subcore IP 'ram1'. Failed to apply user parameter values.
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_instruction_memory_1.0'.
report_ip_status -name ip_status
upgrade_ip -srcset instruction_memory_0 [get_ips  {instruction_memory_0 instruction_memory_1}] -log ip_upgrade.log
Upgrading 'instruction_memory_0'
INFO: [Project 1-386] Moving file 'D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci' from fileset 'instruction_memory_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded instruction_memory_0 from instruction_memory_v1_0 1.0 to instruction_memory_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction_memory_0'...
Upgrading 'instruction_memory_1'
INFO: [IP_Flow 19-1972] Upgraded instruction_memory_1 from instruction_memory_v1_0 1.0 to instruction_memory_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction_memory_1'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Minisys_1A_CPU/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {instruction_memory_0 instruction_memory_1}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction_memory_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction_memory_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'instruction_memory_0'...
generate_target: Time (s): cpu = 00:01:18 ; elapsed = 00:01:37 . Memory (MB): peak = 1213.699 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci] -directory D:/Minisys_1A_CPU/Minisys_1A_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Minisys_1A_CPU/Minisys_1A_CPU.ip_user_files -ipstatic_source_dir D:/Minisys_1A_CPU/Minisys_1A_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Minisys_1A_CPU/Minisys_1A_CPU.cache/compile_simlib/modelsim} {questa=D:/Minisys_1A_CPU/Minisys_1A_CPU.cache/compile_simlib/questa} {riviera=D:/Minisys_1A_CPU/Minisys_1A_CPU.cache/compile_simlib/riviera} {activehdl=D:/Minisys_1A_CPU/Minisys_1A_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset instruction_memory_0
set_property top instruction_memory_0 [get_fileset instruction_memory_0]
move_files -fileset [get_fileset instruction_memory_0] [get_files -of_objects [get_fileset sources_1] D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci]
launch_run instruction_memory_0_synth_1
[Thu Jan 14 12:05:40 2021] Launched instruction_memory_0_synth_1...
Run output will be captured here: D:/Minisys_1A_CPU/Minisys_1A_CPU.runs/instruction_memory_0_synth_1/runme.log
wait_on_run instruction_memory_0_synth_1

[Thu Jan 14 12:05:40 2021] Waiting for instruction_memory_0_synth_1 to finish...
[Thu Jan 14 12:05:45 2021] Waiting for instruction_memory_0_synth_1 to finish...
[Thu Jan 14 12:05:50 2021] Waiting for instruction_memory_0_synth_1 to finish...
[Thu Jan 14 12:05:55 2021] Waiting for instruction_memory_0_synth_1 to finish...
[Thu Jan 14 12:06:05 2021] Waiting for instruction_memory_0_synth_1 to finish...
[Thu Jan 14 12:06:15 2021] Waiting for instruction_memory_0_synth_1 to finish...
[Thu Jan 14 12:06:25 2021] Waiting for instruction_memory_0_synth_1 to finish...
[Thu Jan 14 12:06:35 2021] Waiting for instruction_memory_0_synth_1 to finish...
[Thu Jan 14 12:06:56 2021] Waiting for instruction_memory_0_synth_1 to finish...
[Thu Jan 14 12:07:16 2021] Waiting for instruction_memory_0_synth_1 to finish...
[Thu Jan 14 12:07:36 2021] Waiting for instruction_memory_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Thu Jan 14 12:07:46 2021] Interrupt received

*** Running vivado
    with args -log instruction_memory_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source instruction_memory_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source instruction_memory_0.tcl -notrace
Command: synth_design -top instruction_memory_0 -part xc7a100tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 165632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 404.348 ; gain = 101.227
---------------------------------------------------------------------------------
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1213.699 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
report_ip_status -name ip_status 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1213.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1213.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.930 ; gain = 34.230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 1247.930 ; gain = 34.230
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1251.727 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 14 12:33:20 2021...
