{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644532021730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "IP Generation Tool Quartus Prime " "Running Quartus Prime IP Generation Tool" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition " "Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644532021732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 10 16:27:01 2022 " "Processing started: Thu Feb 10 16:27:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644532021732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "IP Generation Tool" 0 -1 1644532021732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_ipgenerate Lab3assignment -c Lab3assignment --run_default_mode_op " "Command: quartus_ipgenerate Lab3assignment -c Lab3assignment --run_default_mode_op" {  } {  } 0 0 "Command: %1!s!" 0 0 "IP Generation Tool" 0 -1 1644532021733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "IP Generation Tool 0 s 0 s Quartus Prime " "Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644532022464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 10 16:27:02 2022 " "Processing ended: Thu Feb 10 16:27:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644532022464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644532022464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "IP Generation Tool" 0 -1 1644532022464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "IP Generation Tool" 0 -1 1644532024788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Synthesis Quartus Prime " "Running Quartus Prime Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition " "Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644532024789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 10 16:27:04 2022 " "Processing started: Thu Feb 10 16:27:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644532024789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Synthesis" 0 -1 1644532024789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_syn --read_settings_files=on --write_settings_files=off Lab3assignment -c Lab3assignment " "Command: quartus_syn --read_settings_files=on --write_settings_files=off Lab3assignment -c Lab3assignment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Synthesis" 0 -1 1644532024789 ""}
{ "Info" "0" "" "qis_default_flow_script.tcl version: #1" {  } {  } 0 0 "qis_default_flow_script.tcl version: #1" 0 0 "Synthesis" 0 0 1644532024956 ""}
{ "Info" "0" "" "Initializing Synthesis..." {  } {  } 0 0 "Initializing Synthesis..." 0 0 "Synthesis" 0 0 1644532024956 ""}
{ "Info" "0" "" "Project = \"Lab3assignment\"" {  } {  } 0 0 "Project = \"Lab3assignment\"" 0 0 "Synthesis" 0 0 1644532024957 ""}
{ "Info" "0" "" "Revision = \"Lab3assignment\"" {  } {  } 0 0 "Revision = \"Lab3assignment\"" 0 0 "Synthesis" 0 0 1644532024957 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "Synthesis" 0 0 1644532025020 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"Lab3assignment\"" {  } {  } 0 0 "Elaborating from top-level entity \"Lab3assignment\"" 0 0 "Synthesis" 0 0 1644532025348 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "Lab3assignment.bdf" "" { Schematic "/home/gvi2/ece120/lab3/Lab3assignment.bdf" { { 304 320 368 336 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Synthesis" 0 -1 1644532025395 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "Lab3assignment.bdf" "" { Schematic "/home/gvi2/ece120/lab3/Lab3assignment.bdf" { { 464 320 368 496 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Synthesis" 0 -1 1644532025396 ""}
{ "Info" "0" "" "Found 1 design entities" {  } {  } 0 0 "Found 1 design entities" 0 0 "Synthesis" 0 0 1644532025406 ""}
{ "Info" "0" "" "There are 1 partitions after elaboration." {  } {  } 0 0 "There are 1 partitions after elaboration." 0 0 "Synthesis" 0 0 1644532025406 ""}
{ "Info" "0" "" "Creating instance-specific data models and dissolving soft partitions" {  } {  } 0 0 "Creating instance-specific data models and dissolving soft partitions" 0 0 "Synthesis" 0 0 1644532025406 ""}
{ "Info" "IQIS_ENTITY_WILDCARD_EXPANSION_START" "" "Expanding entity and wildcard assignments." {  } {  } 0 18299 "Expanding entity and wildcard assignments." 0 0 "Synthesis" 0 -1 1644532025447 ""}
{ "Info" "IQIS_ENTITY_WILDCARD_EXPANSION_END" "00:00:00 " "Expanded entity and wildcard assignments. Elapsed time: 00:00:00" {  } {  } 0 18300 "Expanded entity and wildcard assignments. Elapsed time: %1!s!" 0 0 "Synthesis" 0 -1 1644532025448 ""}
{ "Info" "0" "" "found pre-synthesis snapshots for 1 partition(s)" {  } {  } 0 0 "found pre-synthesis snapshots for 1 partition(s)" 0 0 "Synthesis" 0 0 1644532025457 ""}
{ "Info" "0" "" "Synthesizing partition \"root_partition\"" {  } {  } 0 0 "Synthesizing partition \"root_partition\"" 0 0 "Synthesis" 0 0 1644532025544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Synthesis" 0 -1 1644532025715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644532026141 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644532026141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644532026141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Synthesis" 0 -1 1644532026141 ""}
{ "Info" "0" "" "Successfully synthesized partition" {  } {  } 0 0 "Successfully synthesized partition" 0 0 "Synthesis" 0 0 1644532026145 ""}
{ "Info" "0" "" "Saving post-synthesis snapshots for 1 partition(s)" {  } {  } 0 0 "Saving post-synthesis snapshots for 1 partition(s)" 0 0 "Synthesis" 0 0 1644532026179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1313 " "Peak virtual memory: 1313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644532026385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 10 16:27:06 2022 " "Processing ended: Thu Feb 10 16:27:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644532026385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644532026385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Synthesis" 0 -1 1644532026385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Synthesis" 0 -1 1644532028762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition " "Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644532028763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 10 16:27:08 2022 " "Processing started: Thu Feb 10 16:27:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644532028763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1644532028763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off Lab3assignment -c Lab3assignment " "Command: quartus_fit --read_settings_files=on --write_settings_files=off Lab3assignment -c Lab3assignment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1644532028763 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1644532028923 ""}
{ "Info" "0" "" "Project  = Lab3assignment" {  } {  } 0 0 "Project  = Lab3assignment" 0 0 "Fitter" 0 0 1644532028924 ""}
{ "Info" "0" "" "Revision = Lab3assignment" {  } {  } 0 0 "Revision = Lab3assignment" 0 0 "Fitter" 0 0 1644532028924 ""}
{ "Info" "IQHD_LOADING_DATABASE" "synthesized " "Loading synthesized database" {  } {  } 0 16677 "Loading %1!s! database" 0 0 "Fitter" 0 -1 1644532029270 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "synthesized root_partition " "Loading \"synthesized\" snapshot for partition \"root_partition\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "Fitter" 0 -1 1644532030261 ""}
{ "Info" "IQHD_LOADED_DATABASE" "synthesized 00:00:01 " "Successfully loaded synthesized database: elapsed time is 00:00:01" {  } {  } 0 16678 "Successfully loaded %1!s! database: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1644532031185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1644532031210 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab3assignment 10CX220YF780I5G " "Selected device 10CX220YF780I5G for design \"Lab3assignment\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1644532031279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644532031281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644532031281 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1644532031307 ""}
{ "Info" "IPCC_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 12262 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1644532033278 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_START_INFO" "" "Loading the periphery placement data." {  } {  } 0 12290 "Loading the periphery placement data." 0 0 "Fitter" 0 -1 1644532033278 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_END_INFO" "00:00:04 " "Periphery placement data loaded: elapsed time is 00:00:04" {  } {  } 0 12291 "Periphery placement data loaded: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644532037563 ""}
{ "Info" "ICIO_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AE10 " "Pin ~ALTERA_DATA0~ is reserved at location AE10" {  } { { "" "" { Generic "/home/gvi2/ece120/lab3/" { { 0 { 0 ""} 0 44 27938 31236 0 0 "" 0 "" "" }  }  } }  } 0 12627 "Pin %1!s! is reserved at location %2!s!" 0 0 "Fitter" 0 -1 1644532037574 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1644532037593 ""}
{ "Critical Warning" "WCIO_PINS_MISSING_LOCATION_ASSIGNMENT" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" {  } {  } 1 12677 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" 0 0 "Fitter" 0 -1 1644532037595 ""}
{ "Info" "IPCC_PDP_CONSTRAINT_PROP_SUCCESS" "" "Plan updated with currently enabled project assignments." {  } {  } 0 16210 "Plan updated with currently enabled project assignments." 0 0 "Fitter" 0 -1 1644532037757 ""}
{ "Info" "IPCC_PERIPHERY_PLACE_ALL_END_INFO" "00:00:00 " "Periphery placement of all unplaced cells complete: elapsed time is 00:00:00" {  } {  } 0 12295 "Periphery placement of all unplaced cells complete: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644532037767 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED" "12 " "There are 12 unused RX channels in the design." { { "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED_SUB_MSG1" "" "Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future." {  } {  } 0 19540 "Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future." 0 0 "Design Software" 0 -1 1644532037786 ""} { "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED_SUB_MSG2" "" "The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel." {  } {  } 0 19541 "The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel." 0 0 "Design Software" 0 -1 1644532037786 ""}  } {  } 1 17951 "There are %1!d! unused RX channels in the design." 0 0 "Fitter" 0 -1 1644532037786 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_TX_CLOCK_WORKAROUND_NOT_ENABLED" "12 " "There are 12 unused TX channels in the design." { { "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED_SUB_MSG1" "" "Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future." {  } {  } 0 19540 "Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future." 0 0 "Design Software" 0 -1 1644532037786 ""} { "Info" "IHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED_SUB_MSG2" "" "The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel." {  } {  } 0 19541 "The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel." 0 0 "Design Software" 0 -1 1644532037786 ""}  } {  } 1 18655 "There are %1!d! unused TX channels in the design." 0 0 "Fitter" 0 -1 1644532037786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1644532039624 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644532039624 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644532039624 ""}
{ "Info" "ISTA_ELAPSED_HDL_EMBEDDED_READ_SDC_TIME" "00:00:00 " "Reading the HDL-embedded SDC files elapsed 00:00:00." {  } {  } 0 19539 "Reading the HDL-embedded SDC files elapsed %1!s!." 0 0 "Fitter" 0 -1 1644532041221 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3assignment.sdc " "Synopsys Design Constraints File file not found: 'Lab3assignment.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1644532041222 ""}
{ "Info" "ISTA_ELAPSED_READ_SDC_TIME" "00:00:00 " "Reading SDC files elapsed 00:00:00." {  } {  } 0 19449 "Reading SDC files elapsed %1!s!." 0 0 "Fitter" 0 -1 1644532041222 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design. They will be automatically derived." {  } {  } 0 332144 "No user constrained %1!s! found in the design. They will be automatically derived." 0 0 "Fitter" 0 -1 1644532041227 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1644532041227 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1644532041228 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1644532041228 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1644532041240 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1644532041240 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1644532043413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1644532043414 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1644532043414 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1644532043414 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1644532043414 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1644532043414 ""}
{ "Info" "IFDRGN_INTERMEDIATE_FIT_SNAPSHOT" "not be committed ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled " "Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation." {  } {  } 0 20273 "Intermediate fitter snapshots will %1!s! because %2!s! during compilation." 0 0 "Fitter" 0 -1 1644532043533 ""}
{ "Info" "IFIT2_PERIPHERY_PLACEMENT_END_INFO" "00:00:16 " "Periphery placement operations ending: elapsed time is 00:00:16" {  } {  } 0 12517 "Periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644532044261 ""}
{ "Info" "IFDRGN_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11165 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644532044951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1644532050089 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1644532051855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644532052863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1644532053266 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1644532054682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644532054683 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Placement 1.69 " "Total time spent on timing analysis during Placement is 1.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1644532057542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1644532058075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1644532062943 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1644532062943 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1644532062943 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Routing 0.01 " "Total time spent on timing analysis during Routing is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1644532064581 ""}
{ "Info" "IFDRGN_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 16607 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644532064616 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Post-Routing 0.00 " "Total time spent on timing analysis during Post-Routing is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1644532067937 ""}
{ "Info" "IFDRGN_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 16557 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644532068583 ""}
{ "Info" "IQHD_COMMIT_DESIGN" "final " "Successfully committed final database." {  } {  } 0 20274 "Successfully committed %1!s! database." 0 0 "Fitter" 0 -1 1644532069034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3914 " "Peak virtual memory: 3914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644532069371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 10 16:27:49 2022 " "Processing ended: Thu Feb 10 16:27:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644532069371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644532069371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644532069371 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Fast Forward FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD " "Skipped module Fast Forward due to the assignment FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Fitter" 0 -1 1644532070801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1644532072007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition " "Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644532072009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 10 16:27:51 2022 " "Processing started: Thu Feb 10 16:27:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644532072009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1644532072009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3assignment -c Lab3assignment --mode=finalize " "Command: quartus_sta Lab3assignment -c Lab3assignment --mode=finalize" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1644532072009 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1644532072197 ""}
{ "Info" "IQHD_LOADING_DATABASE" "final " "Loading final database" {  } {  } 0 16677 "Loading %1!s! database" 0 0 "Timing Analyzer" 0 -1 1644532072235 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "final root_partition " "Loading \"final\" snapshot for partition \"root_partition\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "Timing Analyzer" 0 -1 1644532073303 ""}
{ "Info" "IQHD_LOADED_DATABASE" "final 00:00:02 " "Successfully loaded final database: elapsed time is 00:00:02" {  } {  } 0 16678 "Successfully loaded %1!s! database: elapsed time is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644532074265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1644532074267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644532074270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644532074270 ""}
{ "Info" "ISTA_ELAPSED_HDL_EMBEDDED_READ_SDC_TIME" "00:00:00 " "Reading the HDL-embedded SDC files elapsed 00:00:00." {  } {  } 0 19539 "Reading the HDL-embedded SDC files elapsed %1!s!." 0 0 "Timing Analyzer" 0 -1 1644532076808 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3assignment.sdc " "Synopsys Design Constraints File file not found: 'Lab3assignment.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1644532076809 ""}
{ "Info" "ISTA_ELAPSED_READ_SDC_TIME" "00:00:00 " "Reading SDC files elapsed 00:00:00." {  } {  } 0 19449 "Reading SDC files elapsed %1!s!." 0 0 "Timing Analyzer" 0 -1 1644532076809 ""}
{ "Critical Warning" "WSTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 1 19317 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1644532076810 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1644532076811 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1644532076814 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1644532076815 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1644532076849 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1644532076858 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1644532076863 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1644532076914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532076916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077192 ""}
{ "Info" "0" "" "Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1644532077390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077569 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 100C Model" {  } {  } 0 0 "Analyzing Fast 900mV 100C Model" 0 0 "Timing Analyzer" 0 0 1644532077718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532077863 ""}
{ "Info" "0" "" "Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "Timing Analyzer" 0 0 1644532078007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532078034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532078060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532078089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532078120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1644532078150 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644532078898 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644532078899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2604 " "Peak virtual memory: 2604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644532079298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 10 16:27:59 2022 " "Processing ended: Thu Feb 10 16:27:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644532079298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644532079298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1644532079298 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Timing Analyzer" 0 -1 1644532080531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1644532081859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition " "Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644532081861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 10 16:28:01 2022 " "Processing started: Thu Feb 10 16:28:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644532081861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1644532081861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=on --write_settings_files=off Lab3assignment -c Lab3assignment " "Command: quartus_asm --read_settings_files=on --write_settings_files=off Lab3assignment -c Lab3assignment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1644532081862 ""}
{ "Info" "IQHD_LOADING_DATABASE" "final " "Loading final database" {  } {  } 0 16677 "Loading %1!s! database" 0 0 "Assembler" 0 -1 1644532082150 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "final root_partition " "Loading \"final\" snapshot for partition \"root_partition\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "Assembler" 0 -1 1644532083242 ""}
{ "Info" "IQHD_LOADED_DATABASE" "final 00:00:02 " "Successfully loaded final database: elapsed time is 00:00:02" {  } {  } 0 16678 "Successfully loaded %1!s! database: elapsed time is %2!s!" 0 0 "Assembler" 0 -1 1644532084261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2667 " "Peak virtual memory: 2667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644532093995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 10 16:28:13 2022 " "Processing ended: Thu Feb 10 16:28:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644532093995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644532093995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1644532093995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1644532096226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition " "Version 18.1.1 Build 263 12/14/2018 SJ Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644532096227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 10 16:28:16 2022 " "Processing started: Thu Feb 10 16:28:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644532096227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1644532096227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=on --write_settings_files=off Lab3assignment -c Lab3assignment " "Command: quartus_eda --read_settings_files=on --write_settings_files=off Lab3assignment -c Lab3assignment" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1644532096227 ""}
{ "Info" "IQHD_LOADING_DATABASE" "final " "Loading final database" {  } {  } 0 16677 "Loading %1!s! database" 0 0 "EDA Netlist Writer" 0 -1 1644532096433 ""}
{ "Info" "IQHD_LOADED_PARTITION_FROM_SNAPSHOT" "final root_partition " "Loading \"final\" snapshot for partition \"root_partition\"." {  } {  } 0 16734 "Loading \"%1!s!\" snapshot for partition \"%2!s!\"." 0 0 "EDA Netlist Writer" 0 -1 1644532097501 ""}
{ "Info" "IQHD_LOADED_DATABASE" "final 00:00:02 " "Successfully loaded final database: elapsed time is 00:00:02" {  } {  } 0 16678 "Successfully loaded %1!s! database: elapsed time is %2!s!" 0 0 "EDA Netlist Writer" 0 -1 1644532098506 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3assignment.vho /home/gvi2/ece120/lab3/simulation/modelsim/ simulation " "Generated file Lab3assignment.vho in folder \"/home/gvi2/ece120/lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1644532098737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1500 " "Peak virtual memory: 1500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644532098989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 10 16:28:18 2022 " "Processing ended: Thu Feb 10 16:28:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644532098989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644532098989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1644532098989 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus Prime Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1644532100086 ""}
