[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Thu Oct  5 01:15:01 2023
[*]
[dumpfile] "/home/alph4/Juan/UNiversidad/Digital_2/code/rv32i/rtl/bench.vcd"
[dumpfile_mtime] "Thu Oct  5 01:04:44 2023"
[dumpfile_size] 222675624
[savefile] "/home/alph4/Juan/UNiversidad/Digital_2/code/rv32i/rtl/test_uart.gtkw"
[timestart] 52426390
[size] 1920 1012
[pos] -1 -1
*-12.618584 52448520 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] bench.
[treeopen] bench.uut.
[treeopen] bench.uut.CPU.
[treeopen] bench.uut.per_conv.
[treeopen] bench.uut.per_div.
[treeopen] bench.uut.per_mult.
[treeopen] bench.uut.per_uart.
[sst_width] 211
[signals_width] 258
[sst_expanded] 1
[sst_vpaned_height] 394
@22
bench.uut.CPU.PC[23:0]
bench.uut.mem_addr[31:0]
@28
bench.uut.mem_rstrb
@c00022
bench.uut.mem_rdata[31:0]
@28
(0)bench.uut.mem_rdata[31:0]
(1)bench.uut.mem_rdata[31:0]
(2)bench.uut.mem_rdata[31:0]
(3)bench.uut.mem_rdata[31:0]
(4)bench.uut.mem_rdata[31:0]
(5)bench.uut.mem_rdata[31:0]
(6)bench.uut.mem_rdata[31:0]
(7)bench.uut.mem_rdata[31:0]
(8)bench.uut.mem_rdata[31:0]
(9)bench.uut.mem_rdata[31:0]
(10)bench.uut.mem_rdata[31:0]
(11)bench.uut.mem_rdata[31:0]
(12)bench.uut.mem_rdata[31:0]
(13)bench.uut.mem_rdata[31:0]
(14)bench.uut.mem_rdata[31:0]
(15)bench.uut.mem_rdata[31:0]
(16)bench.uut.mem_rdata[31:0]
(17)bench.uut.mem_rdata[31:0]
(18)bench.uut.mem_rdata[31:0]
(19)bench.uut.mem_rdata[31:0]
(20)bench.uut.mem_rdata[31:0]
(21)bench.uut.mem_rdata[31:0]
(22)bench.uut.mem_rdata[31:0]
(23)bench.uut.mem_rdata[31:0]
(24)bench.uut.mem_rdata[31:0]
(25)bench.uut.mem_rdata[31:0]
(26)bench.uut.mem_rdata[31:0]
(27)bench.uut.mem_rdata[31:0]
(28)bench.uut.mem_rdata[31:0]
(29)bench.uut.mem_rdata[31:0]
(30)bench.uut.mem_rdata[31:0]
(31)bench.uut.mem_rdata[31:0]
@1401200
-group_end
@22
bench.uut.RAM.mem_wdata[31:0]
bench.uut.RAM.mem_wmask[3:0]
@c00022
[color] 3
bench.uut.CPU.rs1[31:0]
@28
(0)bench.uut.CPU.rs1[31:0]
(1)bench.uut.CPU.rs1[31:0]
(2)bench.uut.CPU.rs1[31:0]
(3)bench.uut.CPU.rs1[31:0]
(4)bench.uut.CPU.rs1[31:0]
(5)bench.uut.CPU.rs1[31:0]
(6)bench.uut.CPU.rs1[31:0]
(7)bench.uut.CPU.rs1[31:0]
(8)bench.uut.CPU.rs1[31:0]
(9)bench.uut.CPU.rs1[31:0]
(10)bench.uut.CPU.rs1[31:0]
(11)bench.uut.CPU.rs1[31:0]
(12)bench.uut.CPU.rs1[31:0]
(13)bench.uut.CPU.rs1[31:0]
(14)bench.uut.CPU.rs1[31:0]
(15)bench.uut.CPU.rs1[31:0]
(16)bench.uut.CPU.rs1[31:0]
(17)bench.uut.CPU.rs1[31:0]
(18)bench.uut.CPU.rs1[31:0]
(19)bench.uut.CPU.rs1[31:0]
(20)bench.uut.CPU.rs1[31:0]
(21)bench.uut.CPU.rs1[31:0]
(22)bench.uut.CPU.rs1[31:0]
(23)bench.uut.CPU.rs1[31:0]
(24)bench.uut.CPU.rs1[31:0]
(25)bench.uut.CPU.rs1[31:0]
(26)bench.uut.CPU.rs1[31:0]
(27)bench.uut.CPU.rs1[31:0]
(28)bench.uut.CPU.rs1[31:0]
(29)bench.uut.CPU.rs1[31:0]
(30)bench.uut.CPU.rs1[31:0]
(31)bench.uut.CPU.rs1[31:0]
@1401200
-group_end
@22
[color] 3
bench.uut.CPU.rs2[31:0]
@c00022
[color] 3
bench.uut.CPU.rdId[4:0]
@28
[color] 2
(0)bench.uut.CPU.rdId[4:0]
[color] 2
(1)bench.uut.CPU.rdId[4:0]
[color] 2
(2)bench.uut.CPU.rdId[4:0]
[color] 2
(3)bench.uut.CPU.rdId[4:0]
[color] 2
(4)bench.uut.CPU.rdId[4:0]
@1401200
-group_end
@28
bench.uut.CPU.writeBack
@22
[color] 3
bench.uut.CPU.writeBackData[31:0]
bench.uut.CPU.cycles[31:0]
@28
bench.uut.per_uart.uart0.rx_busy
bench.uut.per_uart.uart0.rx_avail
@22
bench.uut.per_uart.uart0.rx_data[7:0]
@820
bench.uut.per_uart.uart0.tx_data[7:0]
@28
bench.uut.per_uart.uart0.rx_ack
bench.uut.per_uart.uart0.uart_txd
bench.uut.per_uart.uart0.uart_rxd
bench.uut.per_uart.uart0.tx_busy
bench.uut.per_uart.uart0.tx_wr
@22
bench.uut.per_uart.d_out[31:0]
@28
[color] 7
bench.uut.per_div.cs
@22
[color] 7
bench.uut.per_div.s[4:0]
@28
[color] 7
bench.uut.per_div.div0.init
@22
[color] 7
bench.uut.per_div.div0.DV[31:0]
[color] 7
bench.uut.per_div.div0.DR[31:0]
[color] 7
bench.uut.per_div.div0.A[31:0]
[color] 7
bench.uut.per_div.div0.count[5:0]
@28
[color] 7
bench.uut.per_div.div0.state[1:0]
[color] 7
bench.uut.per_div.div0.nextState[1:0]
[color] 7
bench.uut.per_div.div0.ready
@22
[color] 7
bench.uut.per_div.div0.result[31:0]
@28
[color] 3
bench.uut.per_conv.cs
@24
[color] 3
bench.uut.per_conv.s[4:0]
@29
[color] 3
bench.uut.per_conv.conv0.init
@22
[color] 3
bench.uut.per_conv.conv0.bin[31:0]
@24
[color] 3
bench.uut.per_conv.conv0.count[4:0]
[color] 3
bench.uut.per_conv.conv0.state[1:0]
[color] 3
bench.uut.per_conv.conv0.nextState[1:0]
@28
[color] 3
bench.uut.per_conv.ready
@22
[color] 3
bench.uut.per_conv.result_dn[31:0]
[color] 3
bench.uut.per_conv.result_up[31:0]
[pattern_trace] 1
[pattern_trace] 0
