<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\nano4k_hdmi_tx.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\nano4k_hdmi_tx.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\nano4k_hdmi_tx.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug 07 13:41:35 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>535</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>305</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>21</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>crystalCLK </td>
</tr>
<tr>
<td>tmdsFreq</td>
<td>Generated</td>
<td>3.704</td>
<td>270.000
<td>0.000</td>
<td>1.852</td>
<td>crystalCLK </td>
<td>crystal_oscillator</td>
<td>video_transmitter/tmds_buff[0] video_transmitter/tmds_buff_0[1] video_transmitter/tmds_buff_1[2] </td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK </td>
<td>crystal_oscillator</td>
<td>video_transmitter/blue_tmds/serializer/FCLK </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>crystal_oscillator</td>
<td>27.000(MHz)</td>
<td>93.722(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>135.000(MHz)</td>
<td style="color: #FF0000;">75.775(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tmdsFreq!</h4>
<h4>No timing paths to get frequency of pll_10xclock!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmdsFreq</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmdsFreq</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-76.553</td>
<td>16</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-5.789</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.797</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-5.675</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.683</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-5.626</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.634</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-5.605</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.612</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.455</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.463</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-5.409</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.416</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-5.409</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_2_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.416</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-5.409</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.416</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-5.409</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.416</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-5.373</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.381</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.367</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.374</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-5.367</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.374</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-5.367</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.374</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-4.885</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>11.892</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.471</td>
<td>video_transmitter/hPosCounter_4_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1/D</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.795</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.260</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.268</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.146</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.154</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.081</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.762</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.081</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.762</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.081</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.762</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.076</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.757</td>
</tr>
<tr>
<td>22</td>
<td>0.292</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/red_tmds/idleCounter_1_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.389</td>
</tr>
<tr>
<td>23</td>
<td>0.292</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.389</td>
</tr>
<tr>
<td>24</td>
<td>0.323</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.684</td>
</tr>
<tr>
<td>25</td>
<td>0.348</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.660</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/Q</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/Q</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>boxVpos_10_s0/Q</td>
<td>boxVpos_10_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>boxHpos_7_s0/Q</td>
<td>boxHpos_7_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1/Q</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1/Q</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0/Q</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.711</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/Q</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>10</td>
<td>0.711</td>
<td>video_transmitter/vPosCounter_0_s0/Q</td>
<td>video_transmitter/vPosCounter_0_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>11</td>
<td>0.714</td>
<td>movingRight_s5/Q</td>
<td>movingRight_s5/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>12</td>
<td>0.714</td>
<td>boxVpos_6_s0/Q</td>
<td>boxVpos_6_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>13</td>
<td>0.714</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/Q</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>14</td>
<td>0.727</td>
<td>video_transmitter/red_tmds/encoderStage2_8_s6/Q</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_8_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.937</td>
</tr>
<tr>
<td>15</td>
<td>0.727</td>
<td>video_transmitter/green_tmds/encoderStage2_8_s6/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.937</td>
</tr>
<tr>
<td>16</td>
<td>0.727</td>
<td>video_transmitter/green_tmds/encoderStage2_9_s6/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.937</td>
</tr>
<tr>
<td>17</td>
<td>0.727</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_3_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.937</td>
</tr>
<tr>
<td>18</td>
<td>0.727</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_5_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.937</td>
</tr>
<tr>
<td>19</td>
<td>0.727</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_6_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.937</td>
</tr>
<tr>
<td>20</td>
<td>0.727</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_7_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.937</td>
</tr>
<tr>
<td>21</td>
<td>0.731</td>
<td>video_transmitter/vPosCounter_6_s0/Q</td>
<td>video_transmitter/vPosCounter_6_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>22</td>
<td>0.731</td>
<td>video_transmitter/hPosCounter_2_s0/Q</td>
<td>video_transmitter/hPosCounter_2_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>23</td>
<td>0.733</td>
<td>video_transmitter/vPosCounter_2_s0/Q</td>
<td>video_transmitter/vPosCounter_2_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>24</td>
<td>0.733</td>
<td>video_transmitter/vPosCounter_8_s0/Q</td>
<td>video_transmitter/vPosCounter_8_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>25</td>
<td>0.733</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/hPosCounter_6_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/green_tmds/encoderStage2_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/encoderStage2_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s6</td>
</tr>
<tr>
<td>6</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td>7</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td>8</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/encoderStage2_8_s6</td>
</tr>
<tr>
<td>9</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/stage2Ready_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.777</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.205</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>11.027</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>12.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>12.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>12.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>12.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>video_transmitter/blue_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>12.969</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n158_1_s/SUM</td>
</tr>
<tr>
<td>13.388</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>video_transmitter/blue_tmds/n172_s0/I1</td>
</tr>
<tr>
<td>14.487</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n172_s0/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.144, 63.640%; route: 4.195, 32.778%; tC2Q: 0.458, 3.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.777</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.205</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>11.027</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>12.855</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/SUM</td>
</tr>
<tr>
<td>13.274</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>video_transmitter/blue_tmds/n174_s0/I1</td>
</tr>
<tr>
<td>14.373</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n174_s0/F</td>
</tr>
<tr>
<td>14.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.030, 63.314%; route: 4.195, 33.073%; tC2Q: 0.458, 3.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.777</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.205</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>11.027</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>12.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>12.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>12.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>12.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>video_transmitter/blue_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>12.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>12.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>video_transmitter/blue_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>12.555</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n157_1_s/COUT</td>
</tr>
<tr>
<td>12.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][B]</td>
<td>video_transmitter/blue_tmds/n156_1_s/CIN</td>
</tr>
<tr>
<td>13.083</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n156_1_s/SUM</td>
</tr>
<tr>
<td>13.502</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>video_transmitter/blue_tmds/n170_s0/I1</td>
</tr>
<tr>
<td>14.324</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s0/F</td>
</tr>
<tr>
<td>14.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.981, 63.171%; route: 4.195, 33.201%; tC2Q: 0.458, 3.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>9.830</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>10.862</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>11.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.271</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>video_transmitter/blue_tmds/n252_s0/I2</td>
</tr>
<tr>
<td>14.303</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n252_s0/F</td>
</tr>
<tr>
<td>14.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.764, 69.487%; route: 3.390, 26.879%; tC2Q: 0.458, 3.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.777</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.205</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>11.027</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>12.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>12.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>12.912</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/SUM</td>
</tr>
<tr>
<td>13.331</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>video_transmitter/blue_tmds/n173_s0/I1</td>
</tr>
<tr>
<td>14.153</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n173_s0/F</td>
</tr>
<tr>
<td>14.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.810, 62.666%; route: 4.195, 33.656%; tC2Q: 0.458, 3.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>9.830</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>10.862</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>11.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.284</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>video_transmitter/blue_tmds/n257_s0/I1</td>
</tr>
<tr>
<td>14.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n257_s0/F</td>
</tr>
<tr>
<td>14.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.554, 68.894%; route: 3.404, 27.414%; tC2Q: 0.458, 3.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>9.830</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>10.862</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>11.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.284</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>video_transmitter/blue_tmds/n256_s0/I2</td>
</tr>
<tr>
<td>14.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n256_s0/F</td>
</tr>
<tr>
<td>14.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_2_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.554, 68.894%; route: 3.404, 27.414%; tC2Q: 0.458, 3.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>9.830</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>10.862</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>11.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.284</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>video_transmitter/blue_tmds/n254_s0/I2</td>
</tr>
<tr>
<td>14.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n254_s0/F</td>
</tr>
<tr>
<td>14.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.554, 68.894%; route: 3.404, 27.414%; tC2Q: 0.458, 3.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>9.830</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>10.862</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>11.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>13.284</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>video_transmitter/blue_tmds/n251_s0/I1</td>
</tr>
<tr>
<td>14.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n251_s0/F</td>
</tr>
<tr>
<td>14.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.554, 68.894%; route: 3.404, 27.414%; tC2Q: 0.458, 3.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.777</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>10.205</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>11.027</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>12.384</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>12.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>12.441</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>12.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[1][B]</td>
<td>video_transmitter/blue_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>12.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>12.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C22[2][A]</td>
<td>video_transmitter/blue_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>13.026</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n157_1_s/SUM</td>
</tr>
<tr>
<td>13.445</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>video_transmitter/blue_tmds/n171_s0/I1</td>
</tr>
<tr>
<td>14.071</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n171_s0/F</td>
</tr>
<tr>
<td>14.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.728, 62.419%; route: 4.195, 33.879%; tC2Q: 0.458, 3.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>9.830</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>10.862</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>11.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.965</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>video_transmitter/blue_tmds/n258_s0/I1</td>
</tr>
<tr>
<td>14.064</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n258_s0/F</td>
</tr>
<tr>
<td>14.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.831, 71.366%; route: 3.085, 24.930%; tC2Q: 0.458, 3.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>9.830</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>10.862</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>11.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.965</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/n253_s0/I1</td>
</tr>
<tr>
<td>14.064</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n253_s0/F</td>
</tr>
<tr>
<td>14.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.831, 71.366%; route: 3.085, 24.930%; tC2Q: 0.458, 3.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>9.830</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>10.862</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>11.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.965</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>video_transmitter/blue_tmds/n249_s0/I0</td>
</tr>
<tr>
<td>14.064</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s0/F</td>
</tr>
<tr>
<td>14.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.831, 71.366%; route: 3.085, 24.930%; tC2Q: 0.458, 3.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_7_s0/Q</td>
</tr>
<tr>
<td>2.506</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I0</td>
</tr>
<tr>
<td>3.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>4.240</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>4.663</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I3</td>
</tr>
<tr>
<td>5.288</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C22[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>6.752</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.147</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s3/I3</td>
</tr>
<tr>
<td>8.969</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s3/F</td>
</tr>
<tr>
<td>8.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>video_transmitter/blue_tmds/n170_s1/I2</td>
</tr>
<tr>
<td>9.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s1/F</td>
</tr>
<tr>
<td>9.830</td>
<td>0.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s0/I2</td>
</tr>
<tr>
<td>10.862</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C23[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s0/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I0</td>
</tr>
<tr>
<td>11.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.956</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>video_transmitter/blue_tmds/n255_s0/I1</td>
</tr>
<tr>
<td>13.582</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n255_s0/F</td>
</tr>
<tr>
<td>13.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.358, 70.282%; route: 3.076, 25.864%; tC2Q: 0.458, 3.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>video_transmitter/hPosCounter_4_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_4_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>video_transmitter/blue_tmds/n249_s6/I1</td>
</tr>
<tr>
<td>4.261</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s6/F</td>
</tr>
<tr>
<td>4.266</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>video_transmitter/blue_tmds/n249_s4/I0</td>
</tr>
<tr>
<td>5.298</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s4/F</td>
</tr>
<tr>
<td>6.102</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>video_transmitter/blue_tmds/n249_s3/I0</td>
</tr>
<tr>
<td>6.728</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s3/F</td>
</tr>
<tr>
<td>8.039</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>video_transmitter/blue_tmds/n250_s0/I0</td>
</tr>
<tr>
<td>9.138</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n250_s0/F</td>
</tr>
<tr>
<td>9.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1</td>
</tr>
<tr>
<td>8.668</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 55.760%; route: 2.548, 37.495%; tC2Q: 0.458, 6.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I3</td>
</tr>
<tr>
<td>3.778</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.598</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.224</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.524</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>6.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>6.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>6.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>6.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][B]</td>
<td>video_transmitter/green_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>6.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>6.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[2][A]</td>
<td>video_transmitter/green_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>6.752</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n157_1_s/COUT</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[2][B]</td>
<td>video_transmitter/green_tmds/n156_1_s/CIN</td>
</tr>
<tr>
<td>7.315</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n156_1_s/SUM</td>
</tr>
<tr>
<td>8.136</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>video_transmitter/green_tmds/n170_s2/I1</td>
</tr>
<tr>
<td>8.958</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s2/F</td>
</tr>
<tr>
<td>8.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.061, 42.117%; route: 3.748, 51.577%; tC2Q: 0.458, 6.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I3</td>
</tr>
<tr>
<td>3.778</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.598</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.224</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.524</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>6.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>6.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>6.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>6.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][B]</td>
<td>video_transmitter/green_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>7.201</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n158_1_s/SUM</td>
</tr>
<tr>
<td>8.022</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>video_transmitter/green_tmds/n172_s1/I1</td>
</tr>
<tr>
<td>8.844</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n172_s1/F</td>
</tr>
<tr>
<td>8.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.947, 41.195%; route: 3.748, 52.398%; tC2Q: 0.458, 6.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R8C20[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>5.443</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>video_transmitter/green_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>6.542</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n336_s2/F</td>
</tr>
<tr>
<td>6.553</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>video_transmitter/green_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>7.579</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n184_s3/F</td>
</tr>
<tr>
<td>9.105</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 31.427%; route: 4.178, 61.795%; tC2Q: 0.458, 6.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R8C20[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>5.443</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>video_transmitter/green_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>6.542</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n336_s2/F</td>
</tr>
<tr>
<td>6.553</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>video_transmitter/green_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>7.579</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n184_s3/F</td>
</tr>
<tr>
<td>9.105</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 31.427%; route: 4.178, 61.795%; tC2Q: 0.458, 6.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R8C20[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>5.443</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>video_transmitter/green_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>6.542</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n336_s2/F</td>
</tr>
<tr>
<td>6.553</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[3][B]</td>
<td>video_transmitter/green_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>7.579</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C28[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n184_s3/F</td>
</tr>
<tr>
<td>9.105</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 31.427%; route: 4.178, 61.795%; tC2Q: 0.458, 6.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R8C20[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>5.439</td>
<td>2.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>video_transmitter/red_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>6.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n336_s2/F</td>
</tr>
<tr>
<td>7.368</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>video_transmitter/red_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>8.394</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n184_s3/F</td>
</tr>
<tr>
<td>9.100</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 31.449%; route: 4.174, 61.768%; tC2Q: 0.458, 6.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R8C20[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>5.439</td>
<td>2.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>video_transmitter/red_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>6.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n336_s2/F</td>
</tr>
<tr>
<td>7.368</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>video_transmitter/red_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>8.394</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n184_s3/F</td>
</tr>
<tr>
<td>8.733</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>video_transmitter/red_tmds/idleCounter_1_s0/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/red_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[0][B]</td>
<td>video_transmitter/red_tmds/idleCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 33.258%; route: 3.806, 59.568%; tC2Q: 0.458, 7.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R8C20[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>5.439</td>
<td>2.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>video_transmitter/red_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>6.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n336_s2/F</td>
</tr>
<tr>
<td>7.368</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>video_transmitter/red_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>8.394</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n184_s3/F</td>
</tr>
<tr>
<td>8.733</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 33.258%; route: 3.806, 59.568%; tC2Q: 0.458, 7.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I3</td>
</tr>
<tr>
<td>3.778</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.598</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.224</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.524</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>6.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>6.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>6.638</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>6.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][B]</td>
<td>video_transmitter/green_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>6.695</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>6.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[2][A]</td>
<td>video_transmitter/green_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>7.258</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n157_1_s/SUM</td>
</tr>
<tr>
<td>7.748</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/n171_s1/I1</td>
</tr>
<tr>
<td>8.374</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n171_s1/F</td>
</tr>
<tr>
<td>8.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.808, 42.011%; route: 3.418, 51.132%; tC2Q: 0.458, 6.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I3</td>
</tr>
<tr>
<td>3.778</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.598</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.224</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.524</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>6.581</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>6.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>7.109</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/SUM</td>
</tr>
<tr>
<td>7.528</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>video_transmitter/green_tmds/n173_s1/I1</td>
</tr>
<tr>
<td>8.350</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n173_s1/F</td>
</tr>
<tr>
<td>8.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.855, 42.869%; route: 3.347, 50.249%; tC2Q: 0.458, 6.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/n176_s0/I2</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n176_s0/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>video_transmitter/red_tmds/n176_s0/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n176_s0/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>video_transmitter/blue_tmds/n178_s3/I0</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n178_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>boxVpos_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>boxVpos_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>boxVpos_10_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">boxVpos_10_s0/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>n321_s1/I1</td>
</tr>
<tr>
<td>2.521</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">n321_s1/F</td>
</tr>
<tr>
<td>2.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">boxVpos_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>boxVpos_10_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>boxVpos_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>boxHpos_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>boxHpos_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>boxHpos_7_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">boxHpos_7_s0/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>n220_s1/I1</td>
</tr>
<tr>
<td>2.521</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">n220_s1/F</td>
</tr>
<tr>
<td>2.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">boxHpos_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>boxHpos_7_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>boxHpos_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage1_8_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>video_transmitter/green_tmds/n278_s5/I3</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n278_s5/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage1_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/stage2Ready_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>video_transmitter/blue_tmds/stage2Ready_s6/I3</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/stage2Ready_s6/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/stage2Ready_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>video_transmitter/blue_tmds/stage2Ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_1_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>video_transmitter/blue_tmds/n177_s0/I1</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n177_s0/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/stage1Ready_s13/Q</td>
</tr>
<tr>
<td>1.970</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/n543_s3/I2</td>
</tr>
<tr>
<td>2.342</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n543_s3/F</td>
</tr>
<tr>
<td>2.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/stage1Ready_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>video_transmitter/vPosCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_0_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>video_transmitter/n48_s2/I0</td>
</tr>
<tr>
<td>2.522</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n48_s2/F</td>
</tr>
<tr>
<td>2.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>video_transmitter/vPosCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>video_transmitter/vPosCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>movingRight_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>movingRight_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>movingRight_s5/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">movingRight_s5/Q</td>
</tr>
<tr>
<td>2.152</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>n240_s4/I0</td>
</tr>
<tr>
<td>2.524</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">n240_s4/F</td>
</tr>
<tr>
<td>2.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">movingRight_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>movingRight_s5/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>movingRight_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>boxVpos_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>boxVpos_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>boxVpos_6_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">boxVpos_6_s0/Q</td>
</tr>
<tr>
<td>2.152</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>n325_s1/I1</td>
</tr>
<tr>
<td>2.524</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">n325_s1/F</td>
</tr>
<tr>
<td>2.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">boxVpos_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>boxVpos_6_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>boxVpos_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/stage1Ready_s13/Q</td>
</tr>
<tr>
<td>1.972</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>video_transmitter/red_tmds/n543_s2/I2</td>
</tr>
<tr>
<td>2.344</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n543_s2/F</td>
</tr>
<tr>
<td>2.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/stage1Ready_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[0][A]</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage2_8_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>video_transmitter/red_tmds/encoderStage2_8_s6/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage2_8_s6/Q</td>
</tr>
<tr>
<td>39.604</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/tmdsCharacterOut_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_8_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_8_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>video_transmitter/red_tmds/tmdsCharacterOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage2_8_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage2_8_s6/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage2_8_s6/Q</td>
</tr>
<tr>
<td>39.604</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage2_9_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][B]</td>
<td>video_transmitter/green_tmds/encoderStage2_9_s6/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C29[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage2_9_s6/Q</td>
</tr>
<tr>
<td>39.604</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C23[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_3_s1/Q</td>
</tr>
<tr>
<td>39.604</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_3_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_3_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_5_s1/Q</td>
</tr>
<tr>
<td>39.604</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_5_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_5_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[2][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_6_s1/Q</td>
</tr>
<tr>
<td>39.604</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_6_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_6_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_7_s1/Q</td>
</tr>
<tr>
<td>39.604</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_7_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_7_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>video_transmitter/vPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td>video_transmitter/n42_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n42_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>video_transmitter/vPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>video_transmitter/vPosCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/hPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/n67_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n67_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/hPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/hPosCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>video_transmitter/vPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td>video_transmitter/n46_s/I1</td>
</tr>
<tr>
<td>2.544</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n46_s/SUM</td>
</tr>
<tr>
<td>2.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>video_transmitter/vPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>video_transmitter/vPosCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>video_transmitter/vPosCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_8_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C19[1][A]</td>
<td>video_transmitter/n40_s/I1</td>
</tr>
<tr>
<td>2.544</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n40_s/SUM</td>
</tr>
<tr>
<td>2.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>video_transmitter/vPosCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>video_transmitter/vPosCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>video_transmitter/n63_s/I1</td>
</tr>
<tr>
<td>2.544</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n63_s/SUM</td>
</tr>
<tr>
<td>2.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/encoderStage2_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/encoderStage2_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/encoderStage2_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/encoderStage2_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/encoderStage2_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/encoderStage2_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/idleCounter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/idleCounter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/idleCounter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/encoderStage2_4_s6/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/encoderStage2_8_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/encoderStage2_8_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/encoderStage2_8_s6/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/stage2Ready_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/stage2Ready_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/stage2Ready_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>76</td>
<td>crystalCLK_d</td>
<td>-1.889</td>
<td>1.727</td>
</tr>
<tr>
<td>59</td>
<td>multiplierClkOut</td>
<td>-5.789</td>
<td>0.262</td>
</tr>
<tr>
<td>55</td>
<td>displayEnable</td>
<td>-0.081</td>
<td>2.799</td>
</tr>
<tr>
<td>24</td>
<td>n136_4</td>
<td>28.548</td>
<td>2.617</td>
</tr>
<tr>
<td>21</td>
<td>n32_3</td>
<td>29.855</td>
<td>1.318</td>
</tr>
<tr>
<td>21</td>
<td>encoderStage1_0[6]</td>
<td>-5.754</td>
<td>1.491</td>
</tr>
<tr>
<td>16</td>
<td>boxVpos[6]</td>
<td>28.924</td>
<td>1.348</td>
</tr>
<tr>
<td>15</td>
<td>movingRight</td>
<td>30.140</td>
<td>1.344</td>
</tr>
<tr>
<td>14</td>
<td>encoderStage1[8]</td>
<td>0.606</td>
<td>1.323</td>
</tr>
<tr>
<td>13</td>
<td>boxVpos[5]</td>
<td>29.087</td>
<td>0.861</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C10</td>
<td>45.83%</td>
</tr>
<tr>
<td>R8C10</td>
<td>44.44%</td>
</tr>
<tr>
<td>R8C18</td>
<td>41.67%</td>
</tr>
<tr>
<td>R9C14</td>
<td>41.67%</td>
</tr>
<tr>
<td>R9C15</td>
<td>41.67%</td>
</tr>
<tr>
<td>R9C19</td>
<td>41.67%</td>
</tr>
<tr>
<td>R8C15</td>
<td>40.28%</td>
</tr>
<tr>
<td>R9C20</td>
<td>40.28%</td>
</tr>
<tr>
<td>R9C9</td>
<td>37.50%</td>
</tr>
<tr>
<td>R9C22</td>
<td>36.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name crystal_oscillator -period 37.037 -waveform {0 18.518} [get_ports {crystalCLK}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name tmdsFreq -source [get_ports {crystalCLK}] -master_clock crystal_oscillator -multiply_by 10 [get_nets {video_transmitter/tmds_buff[0] video_transmitter/tmds_buff_0[1] video_transmitter/tmds_buff_1[2]}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name pll_10xclock -source [get_ports {crystalCLK}] -master_clock crystal_oscillator -multiply_by 5 [get_pins {video_transmitter/blue_tmds/serializer/FCLK}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
