m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/simulation/modelsim
Eadd16_tb
Z1 w1635715647
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 2
R0
Z6 8C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/add16_tb.vhd
Z7 FC:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/add16_tb.vhd
l0
L6 1
VL_2[kCjA2[JSz>SBU7LD]1
!s100 zCCnA1Xb96o9fMc=N0X[d3
Z8 OV;C;2020.1;71
31
Z9 !s110 1635876230
!i10b 1
Z10 !s108 1635876230.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/add16_tb.vhd|
!s107 C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/add16_tb.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Aarc_add16_tb
R2
R3
R4
R5
DEx4 work 8 add16_tb 0 22 L_2[kCjA2[JSz>SBU7LD]1
!i122 2
l29
L10 45
VM:Db^<X`NSQFS0Tj3I?al0
!s100 ^J49HGbLE78V2@:Nbja;=0
R8
31
R9
!i10b 1
R10
R11
Z14 !s107 C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/add16_tb.vhd|
!i113 1
R12
R13
Ecsa
Z15 w1635088877
R2
R3
R4
R5
!i122 0
R0
Z16 8C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA.vhd
Z17 FC:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA.vhd
l0
L7 1
V1lCd958LM7OT:9WO4^U:j1
!s100 ;KCEn@K<j<kO7UHR`i7==1
R8
31
Z18 !s110 1635876229
!i10b 1
Z19 !s108 1635876229.000000
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA.vhd|
Z21 !s107 C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA.vhd|
!i113 1
R12
R13
Aarc_rca
R2
R3
R4
R5
DEx4 work 3 csa 0 22 1lCd958LM7OT:9WO4^U:j1
!i122 0
l20
L18 10
V:g8lVB7HkTISS1@FfjTRW3
!s100 L]Em?i7ZEia5a1eRgYi4e3
R8
31
R18
!i10b 1
R19
R20
R21
!i113 1
R12
R13
Ecsa_adder
Z22 w1635708431
R2
R3
R4
R5
!i122 1
R0
Z23 8C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd
Z24 FC:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd
l0
L6 1
V1@?zh8Re_PIVb7Y_mZePN2
!s100 I<9@a9z48GF=IXl21MNne1
R8
31
R9
!i10b 1
R19
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd|
Z26 !s107 C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd|
!i113 1
R12
R13
Aarc_rca
R2
R3
R4
R5
DEx4 work 9 csa_adder 0 22 1@?zh8Re_PIVb7Y_mZePN2
!i122 1
l59
L17 72
V1Fhh?N@z@G5zE_5Zjf2NC2
!s100 m?gznES3^L`4_EVVe5J>;1
R8
31
R9
!i10b 1
R19
R25
R26
!i113 1
R12
R13
