#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x281c100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x281c290 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x280bc10 .functor NOT 1, L_0x284f180, C4<0>, C4<0>, C4<0>;
L_0x2817010 .functor XOR 4, L_0x284ed80, L_0x284eeb0, C4<0000>, C4<0000>;
L_0x284f070 .functor XOR 4, L_0x2817010, L_0x284efa0, C4<0000>, C4<0000>;
v0x284cc60_0 .net *"_ivl_10", 3 0, L_0x284efa0;  1 drivers
v0x284cd60_0 .net *"_ivl_12", 3 0, L_0x284f070;  1 drivers
v0x284ce40_0 .net *"_ivl_2", 3 0, L_0x284ece0;  1 drivers
v0x284cf00_0 .net *"_ivl_4", 3 0, L_0x284ed80;  1 drivers
v0x284cfe0_0 .net *"_ivl_6", 3 0, L_0x284eeb0;  1 drivers
v0x284d110_0 .net *"_ivl_8", 3 0, L_0x2817010;  1 drivers
v0x284d1f0_0 .net "c", 0 0, v0x284af30_0;  1 drivers
v0x284d290_0 .var "clk", 0 0;
v0x284d330_0 .net "d", 0 0, v0x284b070_0;  1 drivers
v0x284d3d0_0 .net "mux_in_dut", 3 0, L_0x284e7d0;  1 drivers
v0x284d470_0 .net "mux_in_ref", 3 0, L_0x284dc60;  1 drivers
v0x284d510_0 .var/2u "stats1", 159 0;
v0x284d5d0_0 .var/2u "strobe", 0 0;
v0x284d690_0 .net "tb_match", 0 0, L_0x284f180;  1 drivers
v0x284d750_0 .net "tb_mismatch", 0 0, L_0x280bc10;  1 drivers
v0x284d810_0 .net "wavedrom_enable", 0 0, v0x284b110_0;  1 drivers
v0x284d8e0_0 .net "wavedrom_title", 511 0, v0x284b1b0_0;  1 drivers
L_0x284ece0 .concat [ 4 0 0 0], L_0x284dc60;
L_0x284ed80 .concat [ 4 0 0 0], L_0x284dc60;
L_0x284eeb0 .concat [ 4 0 0 0], L_0x284e7d0;
L_0x284efa0 .concat [ 4 0 0 0], L_0x284dc60;
L_0x284f180 .cmp/eeq 4, L_0x284ece0, L_0x284f070;
S_0x2820780 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x281c290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x280bf10 .functor OR 1, v0x284af30_0, v0x284b070_0, C4<0>, C4<0>;
L_0x280c250 .functor NOT 1, v0x284b070_0, C4<0>, C4<0>, C4<0>;
L_0x2821210 .functor AND 1, v0x284af30_0, v0x284b070_0, C4<1>, C4<1>;
v0x2817210_0 .net *"_ivl_10", 0 0, L_0x280c250;  1 drivers
v0x28172b0_0 .net *"_ivl_15", 0 0, L_0x2821210;  1 drivers
v0x280b9d0_0 .net *"_ivl_2", 0 0, L_0x280bf10;  1 drivers
L_0x7fe249379018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x280bce0_0 .net/2s *"_ivl_6", 0 0, L_0x7fe249379018;  1 drivers
v0x280c020_0 .net "c", 0 0, v0x284af30_0;  alias, 1 drivers
v0x280c360_0 .net "d", 0 0, v0x284b070_0;  alias, 1 drivers
v0x284a5e0_0 .net "mux_in", 3 0, L_0x284dc60;  alias, 1 drivers
L_0x284dc60 .concat8 [ 1 1 1 1], L_0x280bf10, L_0x7fe249379018, L_0x280c250, L_0x2821210;
S_0x284a740 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x281c290;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x284af30_0 .var "c", 0 0;
v0x284afd0_0 .net "clk", 0 0, v0x284d290_0;  1 drivers
v0x284b070_0 .var "d", 0 0;
v0x284b110_0 .var "wavedrom_enable", 0 0;
v0x284b1b0_0 .var "wavedrom_title", 511 0;
E_0x281abf0/0 .event negedge, v0x284afd0_0;
E_0x281abf0/1 .event posedge, v0x284afd0_0;
E_0x281abf0 .event/or E_0x281abf0/0, E_0x281abf0/1;
E_0x281ae60 .event negedge, v0x284afd0_0;
E_0x281b270 .event posedge, v0x284afd0_0;
S_0x284aa30 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x284a740;
 .timescale -12 -12;
v0x284ac30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x284ad30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x284a740;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x284b360 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x281c290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x7fe2493790f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x284b540_0 .net/2u *"_ivl_10", 0 0, L_0x7fe2493790f0;  1 drivers
v0x284b640_0 .net *"_ivl_12", 0 0, L_0x284dfd0;  1 drivers
L_0x7fe249379138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x284b720_0 .net/2u *"_ivl_16", 1 0, L_0x7fe249379138;  1 drivers
v0x284b7e0_0 .net *"_ivl_18", 0 0, L_0x284e1e0;  1 drivers
L_0x7fe249379180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x284b8a0_0 .net/2u *"_ivl_20", 0 0, L_0x7fe249379180;  1 drivers
L_0x7fe2493791c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x284b9d0_0 .net/2u *"_ivl_22", 0 0, L_0x7fe2493791c8;  1 drivers
v0x284bab0_0 .net *"_ivl_24", 0 0, L_0x284e300;  1 drivers
L_0x7fe249379210 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x284bb90_0 .net/2u *"_ivl_28", 1 0, L_0x7fe249379210;  1 drivers
v0x284bc70_0 .net *"_ivl_30", 0 0, L_0x284e490;  1 drivers
L_0x7fe249379258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x284bd30_0 .net/2u *"_ivl_32", 0 0, L_0x7fe249379258;  1 drivers
L_0x7fe2493792a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x284be10_0 .net/2u *"_ivl_34", 0 0, L_0x7fe2493792a0;  1 drivers
v0x284bef0_0 .net *"_ivl_36", 0 0, L_0x284e690;  1 drivers
L_0x7fe249379060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x284bfd0_0 .net/2u *"_ivl_4", 1 0, L_0x7fe249379060;  1 drivers
L_0x7fe2493792e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x284c0b0_0 .net/2u *"_ivl_41", 1 0, L_0x7fe2493792e8;  1 drivers
v0x284c190_0 .net *"_ivl_43", 0 0, L_0x284ea00;  1 drivers
L_0x7fe249379330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x284c250_0 .net/2u *"_ivl_45", 0 0, L_0x7fe249379330;  1 drivers
L_0x7fe249379378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x284c330_0 .net/2u *"_ivl_47", 0 0, L_0x7fe249379378;  1 drivers
v0x284c410_0 .net *"_ivl_49", 0 0, L_0x284eaf0;  1 drivers
v0x284c4f0_0 .net *"_ivl_6", 0 0, L_0x284de90;  1 drivers
L_0x7fe2493790a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x284c5b0_0 .net/2u *"_ivl_8", 0 0, L_0x7fe2493790a8;  1 drivers
v0x284c690_0 .net "c", 0 0, v0x284af30_0;  alias, 1 drivers
v0x284c730_0 .net "cd", 1 0, L_0x284ddd0;  1 drivers
v0x284c810_0 .net "d", 0 0, v0x284b070_0;  alias, 1 drivers
v0x284c900_0 .net "mux_in", 3 0, L_0x284e7d0;  alias, 1 drivers
L_0x284ddd0 .concat [ 1 1 0 0], v0x284b070_0, v0x284af30_0;
L_0x284de90 .cmp/eq 2, L_0x284ddd0, L_0x7fe249379060;
L_0x284dfd0 .functor MUXZ 1, L_0x7fe2493790f0, L_0x7fe2493790a8, L_0x284de90, C4<>;
L_0x284e1e0 .cmp/eq 2, L_0x284ddd0, L_0x7fe249379138;
L_0x284e300 .functor MUXZ 1, L_0x7fe2493791c8, L_0x7fe249379180, L_0x284e1e0, C4<>;
L_0x284e490 .cmp/eq 2, L_0x284ddd0, L_0x7fe249379210;
L_0x284e690 .functor MUXZ 1, L_0x7fe2493792a0, L_0x7fe249379258, L_0x284e490, C4<>;
L_0x284e7d0 .concat8 [ 1 1 1 1], L_0x284dfd0, L_0x284e300, L_0x284e690, L_0x284eaf0;
L_0x284ea00 .cmp/eq 2, L_0x284ddd0, L_0x7fe2493792e8;
L_0x284eaf0 .functor MUXZ 1, L_0x7fe249379378, L_0x7fe249379330, L_0x284ea00, C4<>;
S_0x284ca60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x281c290;
 .timescale -12 -12;
E_0x28059f0 .event anyedge, v0x284d5d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x284d5d0_0;
    %nor/r;
    %assign/vec4 v0x284d5d0_0, 0;
    %wait E_0x28059f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x284a740;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x284b070_0, 0;
    %assign/vec4 v0x284af30_0, 0;
    %wait E_0x281ae60;
    %wait E_0x281b270;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x284b070_0, 0;
    %assign/vec4 v0x284af30_0, 0;
    %wait E_0x281b270;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x284b070_0, 0;
    %assign/vec4 v0x284af30_0, 0;
    %wait E_0x281b270;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x284b070_0, 0;
    %assign/vec4 v0x284af30_0, 0;
    %wait E_0x281b270;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x284b070_0, 0;
    %assign/vec4 v0x284af30_0, 0;
    %wait E_0x281ae60;
    %fork TD_tb.stim1.wavedrom_stop, S_0x284ad30;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x281abf0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x284b070_0, 0;
    %assign/vec4 v0x284af30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x281c290;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x284d290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x284d5d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x281c290;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x284d290_0;
    %inv;
    %store/vec4 v0x284d290_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x281c290;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x284afd0_0, v0x284d750_0, v0x284d1f0_0, v0x284d330_0, v0x284d470_0, v0x284d3d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x281c290;
T_7 ;
    %load/vec4 v0x284d510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x284d510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x284d510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x284d510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x284d510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x284d510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x284d510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x281c290;
T_8 ;
    %wait E_0x281abf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x284d510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284d510_0, 4, 32;
    %load/vec4 v0x284d690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x284d510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284d510_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x284d510_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284d510_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x284d470_0;
    %load/vec4 v0x284d470_0;
    %load/vec4 v0x284d3d0_0;
    %xor;
    %load/vec4 v0x284d470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x284d510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284d510_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x284d510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284d510_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2014_q3/iter2/response1/top_module.sv";
