set_family {PolarFire}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v}
read_verilog -mode verilog_2k -lib COREAHBTOAPB3_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v}
read_verilog -mode verilog_2k -lib COREAHBTOAPB3_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v}
read_verilog -mode verilog_2k -lib COREAHBTOAPB3_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v}
read_verilog -mode verilog_2k -lib COREAHBTOAPB3_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v}
read_verilog -mode verilog_2k -lib COREAPB3_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v}
read_verilog -mode verilog_2k -lib COREAPB3_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v}
read_verilog -mode verilog_2k -lib COREAPB3_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v}
read_verilog -mode verilog_2k -lib COREJTAGDEBUG_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v}
read_verilog -mode verilog_2k -lib COREJTAGDEBUG_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\AHBtoAPB\AHBtoAPB.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\AHB_MEM\AHB_MEM.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\AHB_MMIO\AHB_MMIO.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\APB_PERIPHERALS\APB_PERIPHERALS.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\CCC_100MHz\CCC_100MHz.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\CCC_100MHz\CCC_100MHz_0\CCC_100MHz_CCC_100MHz_0_PF_CCC.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\CLOCKS_RESETS\CLOCKS_RESETS.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\CoreSPI_0\CoreSPI_0.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\GPIO\GPIO.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Init_Monitor\Init_Monitor.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\IO\IO.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\JTAG_DEBUG\JTAG_DEBUG.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\LSRAM_64kBytes\LSRAM_64kBytes.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\LSRAM_64kBytes\PF_TPSRAM_AHB_AXI_0\LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\MEMORY\MEMORY.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_alu.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_amoalu.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_arbiter.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_arbiter_1.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_queue_source.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_capture_chain.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext_ecc_g5.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_dcache_data_array_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_ibuf.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_identity_module.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_int_xbar.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_int_xing.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_jtag_state_machine.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_level_gateway.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_mul_div.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_plusarg_reader.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue_1.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue_10.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue_11.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue_13.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue_14.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue_15.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue_16.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue_18.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue_19.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue_4.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue_5.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_queue_6.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_ram_128x20_ecc_g5.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_ram_128x21_ecc_g5.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_ram_init.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_ram_init_mux.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_repeater.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_repeater_2.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_rvcexpander.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_shift_queue.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tag_array_0_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tag_array_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tag_array_ext_ecc.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlb.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlb_1.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlerror_error.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlfilter.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\Mi_V_Processor\Mi_V_Processor_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\PROCESSOR\PROCESSOR.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\RCOSC\RCOSC.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\TOP\TOP.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\UART\UART.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\UART\UART_0\rtl\vlog\core\Clock_gen.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v}
read_verilog -mode verilog_2k {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\hdl\reset_synchronizer.v}
set_top_level {TOP}
map_netlist
read_sdc {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\constraint\TOP_derived_constraints.sdc}
check_constraints {C:\Users\crudel\Documents\Projects\PF_MPF300-EK\UART_2_SPI_Bridge\constraint\synthesis_sdc_check.log}
