/***************************************************************************
 *   Copyright (C) 2009 by Simon Qian <SimonQian@SimonQian.com>            *
 *                                                                         *
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License for more details.                          *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   along with this program; if not, write to the                         *
 *   Free Software Foundation, Inc.,                                       *
 *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
 ***************************************************************************/
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif

#include <stdio.h>
#include <string.h>
#include <stdlib.h>

#include "port.h"
#include "app_cfg.h"
#include "app_type.h"
#include "app_err.h"
#include "app_log.h"
#include "prog_interface.h"

#include "timer.h"

#include "memlist.h"
#include "pgbar.h"

#include "vsprog.h"
#include "programmer.h"
#include "target.h"

#include "cm3.h"
#include "cm3_at91sam3.h"
#include "at91sam3.h"

#include "cm3_internal.h"
#include "at91sam3_internal.h"

#include "adi_v5p1.h"
#include "cm3_common.h"

#include "timer.h"

RESULT at91sam3swj_enter_program_mode(struct program_context_t *context);
RESULT at91sam3swj_leave_program_mode(struct program_context_t *context, 
									uint8_t success);
RESULT at91sam3swj_erase_target(struct program_context_t *context, char area, 
								uint32_t addr, uint32_t size);
RESULT at91sam3swj_write_target(struct program_context_t *context, char area, 
								uint32_t addr, uint8_t *buff, uint32_t size);
RESULT at91sam3swj_read_target(struct program_context_t *context, char area, 
								uint32_t addr, uint8_t *buff, uint32_t size);
const struct program_functions_t at91sam3swj_program_functions = 
{
	NULL, 
	at91sam3swj_enter_program_mode, 
	at91sam3swj_leave_program_mode, 
	at91sam3swj_erase_target, 
	at91sam3swj_write_target, 
	at91sam3swj_read_target
};

#define AT91SAM3_IAP_BASE				AT91SAM3_SRAM_ADDR
#define AT91SAM3_IAP_PARAM_OFFSET		128
#define AT91SAM3_IAP_COMMAND_ADDR		(AT91SAM3_IAP_BASE + 144)
#define AT91SAM3_IAP_SYNC_ADDR			(AT91SAM3_IAP_BASE + 176)
#define AT91SAM3_IAP_DATA_ADDR			(AT91SAM3_IAP_BASE + 180)
#define AT91SAM3_IAP_TYPE				0
static uint8_t iap_code[] = {
							// wait_start:
	0x2B, 0x48,				// ldr		r0, [PC, #XX]		// load sync
	0x00, 0x28,				// cmp		r0, #0
	0xFC, 0xD1,				// bne 		wait_start
	0x00, 0x00,
	// 8 bytes above
							// init:
	0x24, 0x48,				// ldr		r0, [PC, #XX]		// load number of data
	0x00, 0x28,				// cmp		r0, #0
	0x0D, 0xD0,				// beq		run_command
	0x00, 0x00,
	// 16 bytes above
	0x23, 0x49,				// ldr		r1, [PC, #XX]		// load target addr to write data
	0x24, 0x4A,				// ldr		r2, [PC, #XX]		// load address of data
							// copy_data:
	0x13, 0x68,				// ldr		r3, [r2]
	0x0B, 0x60,				// str		r3, [r1]
	0x02, 0xF1, 0x04, 0x02,	// add		r2, r2, #4
	0x01, 0xF1, 0x04, 0x01,	// add		r1, r1, #4
	0xA0, 0xF1, 0x01, 0x00,	// sub		r0, r0, #1
	0x00, 0x28,				// cmp		r0, #0
	0xF5, 0xD1,				// bne		copy_data
	0x00, 0x00,
	// 42 bytes above
							// run_command:
	0x19, 0x4F,				// ldr		r7, [PC, #XX]		// load eefc_base
	0x19, 0x48,				// ldr		r0, [PC, #XX]		// load command
	0x78, 0x60,				// str		r0, [r7, #4]		// write command to eefc_fcr
							// wait_eefc_ready:
	0xB8, 0x68,				// ldr		r0, [r7, #8]		// read eefc_fsr
	0x00, 0xF0, 0x01, 0x01,	// and		r1, r0, #1			// get frdy in eefc_fsr
	0x00, 0x29,				// cmp		r1, #0
	0xFA, 0xD0,				// beq		wait_eefc_ready
	0x00, 0x00,
	// 60 bytes above
	0x10, 0x49,				// ldr		r1, [PC, #XX]		// load address of sync
	0x16, 0x4A,				// ldr		r2, [PC, #XX]		// load number of result
	0x00, 0x2A,				// cmp		r2, #0
	0x0D, 0xD0,				// beq		exit
	0x00, 0x00,
	// 70 bytes above
	0x4F, 0xF0, 0x00, 0x03,	// mov		r3, #0
	0x16, 0x4C,				// ldr		r4, [PC, #XX]		// load address of data
							// read_result:
	0xFD, 0x68,				// ldr		r5, [r7, #0x0C]		// read eefc_frr
	0x4F, 0xEA, 0x83, 0x06,	// lsl		r6, r3, #2
	0x26, 0x44,				// add		r6, r6, r4
	0x35, 0x60,				// str		r5, [r6]
	0x03, 0xF1, 0x01, 0x03,	// add		r3, r3, #1
	0x93, 0x42,				// cmp		r3, r2
	0xF6, 0xD1,				// bne		read_result
	0x00, 0x00,
	// 96 bytes above
							// exit:
	0x08, 0x60,				// str		r0, [r1]			// write iap_result to sync
	
	0xCD, 0xE7,				// b		wait_start
	0xFE, 0xE7,				// b		$
	// 102 bytes above
	0, 0, 0, 0,				// fill 26 bytes
	0, 0, 0, 0,
	0, 0, 0, 0,
	0, 0, 0, 0,
	0, 0, 0, 0,
	0, 0, 0, 0,
	0, 0, 
	// 128 bytes above
							// parameter
	0, 0, 0, 0,				// address of sync
	0, 0, 0, 0,				// reserved0
	0, 0, 0, 0,				// reserved1
	0, 0, 0, 0,				// reserved2
	// 144 bytes above
							// iap_command parameter:
	0, 0, 0, 0,				// eefc base
	0, 0, 0, 0,				// command
	0, 0, 0, 0,				// number of result
	0, 0, 0, 0,				// number of data
	0, 0, 0, 0,				// target addr to write data
	0, 0, 0, 0,				// address of data
	0, 0, 0, 0,				// reserved0
	0, 0, 0, 0,				// reserved1
	// 176 bytes above
							// iap_reply
	1, 0, 6, 7,				// result status(sync)
	0, 3, 1, 2,				// data from here
};

struct at91sam3swj_iap_command_t
{
	uint32_t eefc_base;
	uint32_t iap_command;
	uint32_t result_num;
	uint32_t data_num;
	uint32_t target_addr;
	uint32_t address_of_data;
};
struct at91sam3swj_iap_reply_t
{
	uint32_t *data;
	uint32_t data_num;
};

#if 0
static RESULT at91sam3swj_debug_info(void)
{
	uint32_t reg;
	uint8_t i;
	uint8_t *buffer;
	RESULT ret = ERROR_OK;
	
	buffer = (uint8_t *)malloc(sizeof(iap_code) + 256);
	if (NULL == buffer)
	{
		LOG_ERROR(_GETTEXT(ERRMSG_NOT_ENOUGH_MEMORY));
		ret = ERRCODE_NOT_ENOUGH_MEMORY;
		goto end;
	}
	
	LOG_INFO(_GETTEXT("report to author on this message.\n"));
	
	if (ERROR_OK != cm3_dp_halt())
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "halt at91sam3");
		ret = ERRCODE_FAILURE_OPERATION;
		goto end;
	}
	
	for (i = 0; i < 13; i++)
	{
		reg = 0;
		if (ERROR_OK != cm3_read_core_register(i, &reg))
		{
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "read register");
			ret = ERRCODE_FAILURE_OPERATION;
			goto end;
		}
		LOG_INFO("r%d: %08X\n", i, reg);
	}
	reg = 0;
	if (ERROR_OK != cm3_read_core_register(CM3_COREREG_SP, &reg))
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "read sp");
		ret = ERRCODE_FAILURE_OPERATION;
		goto end;
	}
	LOG_INFO("sp: %08X\n", reg);
	reg = 0;
	if (ERROR_OK != cm3_read_core_register(CM3_COREREG_LR, &reg))
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "read lr");
		ret = ERRCODE_FAILURE_OPERATION;
		goto end;
	}
	LOG_INFO("lr: %08X\n", reg);
	reg = 0;
	if (ERROR_OK != cm3_read_core_register(CM3_COREREG_PC, &reg))
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "read pc");
		ret = ERRCODE_FAILURE_OPERATION;
		goto end;
	}
	LOG_INFO("pc: %08X\n", reg);
	
	LOG_INFO("SRAM dump at 0x%08X:\n", AT91SAM3_IAP_BASE);
	if (ERROR_OK != adi_memap_read_buf(AT91SAM3_IAP_BASE, buffer, 
													sizeof(iap_code) + 256))
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "read sram");
		ret = ERRCODE_FAILURE_OPERATION;
		goto end;
	}
	LOG_BYTE_BUF(buffer, sizeof(iap_code) + 256, LOG_INFO, "%02X", 16);
	
end:
	if (buffer != NULL)
	{
		free(buffer);
		buffer = NULL;
	}
	
	return ret;
}

static RESULT at91sam3swj_iap_run(struct at91sam3swj_iap_command_t *cmd)
{
	uint32_t buff_tmp[9];
	
	memset(buff_tmp, 0, sizeof(buff_tmp));
	buff_tmp[0] = cmd->eefc_base;
	buff_tmp[1] = cmd->iap_command | AT91SAM3_EEFC_FKEY;
	buff_tmp[2] = cmd->result_num;
	buff_tmp[3] = cmd->data_num;
	buff_tmp[4] = cmd->target_addr;
	buff_tmp[5] = cmd->address_of_data;
	buff_tmp[6] = 0;				// reserved0
	buff_tmp[7] = 0;				// reserved1
	buff_tmp[8] = 0;				// sync
	
	// write iap command with sync to target SRAM
	// sync is 4-byte AFTER command in sram
	if (ERROR_OK != adi_memap_write_buf(AT91SAM3_IAP_COMMAND_ADDR, 
										(uint8_t*)buff_tmp, sizeof(buff_tmp)))
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "load iap cmd to SRAM");
		return ERRCODE_FAILURE_OPERATION;
	}
	
	return ERROR_OK;
}

static RESULT at91sam3swj_iap_poll_result(struct at91sam3swj_iap_reply_t *reply, 
											uint8_t *fail)
{
	uint32_t buff_tmp[256 + 4];
	uint32_t data_size;
	
	if (NULL == fail)
	{
		LOG_BUG(_GETTEXT(ERRMSG_INVALID_PARAMETER), __FUNCTION__);
		return ERRCODE_INVALID_PARAMETER;
	}
	
	if ((reply != NULL) && (reply->data_num > (dimof(buff_tmp) - 1)))
	{
		LOG_BUG(_GETTEXT("buff size is not enough for this call.\n"));
		return ERROR_FAIL;
	}
	
	*fail = 0;
	data_size = 4;
	if (reply != NULL)
	{
		data_size = (1 + reply->data_num) * sizeof(uint32_t);
	}
	
	// read result and sync
	// sync is 4-byte BEFORE result
	if (ERROR_OK != adi_memap_read_buf(AT91SAM3_IAP_SYNC_ADDR, 
										(uint8_t *)buff_tmp, data_size))
	{
		*fail = 1;
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "read iap sync");
		return ERRCODE_FAILURE_OPERATION;
	}
	// buff_tmp[0] is sync, which is eefc_frr
	if (buff_tmp[0] != 0)
	{
		if (buff_tmp[0] != 1)
		{
			*fail = 1;
			at91sam3swj_debug_info();
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION_ERRCODE), 
					  "call iap", buff_tmp[1]);
			return ERRCODE_FAILURE_OPERATION;
		}
		
		if ((reply != NULL) && (reply->data != NULL))
		{
			memcpy(reply->data, &buff_tmp[1], 
					reply->data_num * sizeof(uint32_t));
		}
		return ERROR_OK;
	}
	
	return ERROR_FAIL;
}

static RESULT at91sam3swj_iap_wait_ready(struct at91sam3swj_iap_reply_t *reply)
{
	uint8_t fail = 0;
	uint32_t start, end;
	
	start = get_time_in_ms();
	while (1)
	{
		if (ERROR_OK != at91sam3swj_iap_poll_result(reply, &fail))
		{
			if (fail)
			{
				LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), 
							"poll iap result");
				return ERROR_FAIL;
			}
			else
			{
				end = get_time_in_ms();
				// wait 1s at most
				if ((end - start) > 1000)
				{
					at91sam3swj_debug_info();
					LOG_ERROR(_GETTEXT("Time out when wait for iap ready\n"));
					return ERRCODE_FAILURE_OPERATION;
				}
			}
		}
		else
		{
			break;
		}
	}
	
	return ERROR_OK;
}

static RESULT at91sam3swj_iap_call(struct at91sam3swj_iap_command_t *cmd, 
							struct at91sam3swj_iap_reply_t *reply)
{	
	if ((ERROR_OK != at91sam3swj_iap_run(cmd)) 
		|| (ERROR_OK != at91sam3swj_iap_wait_ready(reply)))
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "run iap command");
		return ERROR_FAIL;
	}
	
	return ERROR_OK;
}
#else
static RESULT at91sam3swj_iap_call(struct at91sam3swj_iap_command_t *cmd, 
							struct at91sam3swj_iap_reply_t *reply)
{
	uint32_t reg;
	uint32_t start;
	uint32_t i;
	
	reg = cmd->iap_command | AT91SAM3_EEFC_FKEY;
	if (ERROR_OK != adi_memap_write_reg(
							cmd->eefc_base + AT91SAM3_EEFC_FCR_OFFSET, &reg, 1))
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "write fcr");
		return ERRCODE_FAILURE_OPERATION;
	}
	
	start = get_time_in_ms();
	do
	{
		reg = 0;
		if (ERROR_OK != adi_memap_read_reg(
							cmd->eefc_base + AT91SAM3_EEFC_FSR_OFFSET, &reg, 1))
		{
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "read fsr");
			return ERRCODE_FAILURE_OPERATION;
		}
	} while (!(reg & 1) && ((get_time_in_ms() - start) < 500));
	
	if (!(reg & 1) || (reg & 0x60))
	{
		return ERROR_FAIL;
	}
	
	if ((reply != NULL) && (reply->data != NULL) && (reply->data_num > 0))
	{
		for (i = 0; i < reply->data_num; i++)
		{
			if (ERROR_OK != adi_memap_read_reg(
				cmd->eefc_base + AT91SAM3_EEFC_FRR_OFFSET, &reply->data[i], 1))
			{
				LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "read frr");
				return ERRCODE_FAILURE_OPERATION;
			}
		}
	}
	
	return ERROR_OK;
}
#endif

RESULT at91sam3swj_enter_program_mode(struct program_context_t *context)
{
	struct chip_param_t *param = context->param;
	uint32_t i;
	struct at91sam3swj_iap_command_t command;
	uint32_t *para_ptr = (uint32_t*)&iap_code[AT91SAM3_IAP_PARAM_OFFSET];
	uint32_t reg;
	
	if (ERROR_OK != cm3_dp_halt())
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "halt	at91sam3");
		return ERRCODE_FAILURE_OPERATION;
	}
	
	para_ptr[0] = AT91SAM3_IAP_SYNC_ADDR;
	
	// write sp
	reg = AT91SAM3_SRAM_ADDR + 1024;
	if (ERROR_OK != cm3_write_core_register(CM3_COREREG_SP, &reg))
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "write SP");
		return ERRCODE_FAILURE_OPERATION;
	}
	
	// write iap_code to target SRAM
	if (ERROR_OK != adi_memap_write_buf(AT91SAM3_IAP_BASE, (uint8_t*)iap_code, 
											sizeof(iap_code)))
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "load iap_code to SRAM");
		return ERRCODE_FAILURE_OPERATION;
	}
	
	// write pc
	reg = AT91SAM3_IAP_BASE + 1;
	if (ERROR_OK != cm3_write_core_register(CM3_COREREG_PC, &reg))
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "write PC");
		return ERRCODE_FAILURE_OPERATION;
	}
	
	if (ERROR_OK != cm3_dp_run())
	{
		LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "run iap");
		return ERRCODE_FAILURE_OPERATION;
	}
	
	for (i = 0; i < param->param[AT91SAM3_PARAM_PLANE_NUMBER]; i++)
	{
		memset(&command, 0, sizeof(command));
		command.eefc_base = param->param[i + 1];
		
		LOG_PUSH();
		LOG_MUTE();
		reg = 0;
		if (ERROR_OK != adi_memap_read_reg(
						command.eefc_base + AT91SAM3_EEFC_FSR_OFFSET, &reg, 1))
		{
			LOG_POP();
			reg = 0;
		}
		LOG_POP();
		if (!(reg & 1))
		{
			// issue stop command
			command.iap_command = AT91SAM3_EEFC_CMD_SPUI;
			if (ERROR_OK != at91sam3swj_iap_call(&command, NULL))
			{
				LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "stop eefc");
				return ERRCODE_FAILURE_OPERATION;
			}
			
			// try again
			reg = 0;
			if (ERROR_OK != adi_memap_read_reg(
						command.eefc_base + AT91SAM3_EEFC_FSR_OFFSET, &reg, 1))
			{
				LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "read fsr");
				return ERRCODE_FAILURE_OPERATION;
			}
			if (!(reg & 1))
			{
				LOG_ERROR(_GETTEXT("eefc is busy"));
				return ERROR_FAIL;
			}
		}
	}
	
	return ERROR_OK;
}

RESULT at91sam3swj_leave_program_mode(struct program_context_t *context, 
									uint8_t success)
{
	uint32_t reg;
	
	if (cm3_execute_flag && success 
		&& (context->op->write_operations & APPLICATION))
	{
		if (ERROR_OK != cm3_dp_halt())
		{
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "halt at91sam3");
			return ERRCODE_FAILURE_OPERATION;
		}
		if (ERROR_OK != 
				cm3_write_core_register(CM3_COREREG_PC, &cm3_execute_addr))
		{
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "write PC");
			return ERRCODE_FAILURE_OPERATION;
		}
		reg = 0;
		if ((ERROR_OK != cm3_read_core_register(CM3_COREREG_PC, &reg)) 
			|| (reg != cm3_execute_addr))
		{
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "verify written PC");
			return ERRCODE_FAILURE_OPERATION;
		}
		if (ERROR_OK != cm3_dp_run())
		{
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "run code");
			return ERRCODE_FAILURE_OPERATION;
		}
	}
	return ERROR_OK;
}

RESULT at91sam3swj_erase_target(struct program_context_t *context, char area, 
								uint32_t addr, uint32_t size)
{
	struct chip_param_t *param = context->param;
	struct operation_t *op = context->op;
	RESULT ret = ERROR_OK;
	struct at91sam3swj_iap_command_t command;
	uint32_t i;
	
	REFERENCE_PARAMETER(size);
	REFERENCE_PARAMETER(addr);
	
	switch (area)
	{
	case APPLICATION_CHAR:
		if (0 == (op->write_operations & APPLICATION))
		{
			for (i = 0; i < param->param[AT91SAM3_PARAM_PLANE_NUMBER]; i++)
			{
				command.eefc_base = param->param[i + 1];
				command.iap_command = AT91SAM3_EEFC_CMD_EA;
				command.result_num = 0;
				command.data_num = 0;
				command.target_addr = 0;
				command.address_of_data = AT91SAM3_IAP_DATA_ADDR;
				if (ERROR_OK != at91sam3swj_iap_call(&command, NULL))
				{
					LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "erase chip");
					return ERRCODE_FAILURE_OPERATION;
				}
			}
		}
		else
		{
			// auto-erase
		}
		break;
	default:
		ret = ERROR_FAIL;
		break;
	}
	return ret;
}

RESULT at91sam3swj_write_target(struct program_context_t *context, char area, 
								uint32_t addr, uint8_t *buff, uint32_t size)
{
	struct at91sam3swj_iap_command_t command;
	uint16_t page_num;
	uint32_t eefc_base;
//	struct chip_param_t *param = context->param;
//	uint16_t page_size = (uint16_t)param->chip_areas[APPLICATION_IDX].page_size;
//	uint8_t pingpong = 0;
	
	switch (area)
	{
	case APPLICATION_CHAR:
#if 1
		if (size != 256)
		{
			LOG_ERROR(_GETTEXT("invalid flash page size: %d.\n"), size);
			return ERROR_FAIL;
		}
		if ((addr & 0xFF) 
			|| (ERROR_OK != at91sam3_get_flash_page_info(context, addr, 
													&eefc_base, &page_num)))
		{
			LOG_ERROR(_GETTEXT("invalid flash address: 0x%08X.\n"), addr);
			return ERROR_FAIL;
		}
		
		if (ERROR_OK != adi_memap_write_buf(addr, buff, size))
		{
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "write flash buffer");
			return ERRCODE_FAILURE_OPERATION;
		}
		
		command.eefc_base = eefc_base;
		command.iap_command = AT91SAM3_EEFC_CMD_EWP 
							| AT91SAM3_EEFC_FARG(page_num);
		command.result_num = 0;
		command.data_num = 0;
		command.target_addr = addr;
		command.address_of_data = AT91SAM3_IAP_DATA_ADDR;
		if (ERROR_OK != at91sam3swj_iap_call(&command, NULL))
		{
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "run iap");
			return ERRCODE_FAILURE_OPERATION;
		}
#else
		// check
		if ((page_size != 256) || (addr % page_size) || (size % page_size))
		{
			LOG_BUG("invalid parameter for lpc1000 flash write operation\n");
			return ERROR_FAIL;
		}
		
		// write first buff to target SRAM
		if (ERROR_OK != adi_memap_write_buf(AT91SAM3_IAP_DATA_ADDR, buff, 
												page_size))
		{
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "load data to SRAM");
			return ERRCODE_FAILURE_OPERATION;
		}
		
		if (ERROR_OK != at91sam3_get_flash_page_info(context, addr, 
														&eefc_base, &page_num))
		{
			LOG_ERROR(_GETTEXT("invalid flash address: 0x%08X.\n"), addr);
			return ERROR_FAIL;
		}
		
		memset(&command, 0, sizeof(command));
		command.eefc_base = eefc_base;
		command.iap_command = AT91SAM3_EEFC_CMD_EWP 
							| AT91SAM3_EEFC_FARG(page_num);
		command.result_num = 0;
		command.data_num = page_size;
		command.target_addr = addr;
		command.address_of_data = AT91SAM3_IAP_DATA_ADDR;
		if (ERROR_OK != at91sam3swj_iap_run(&command))
		{
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "run iap");
			return ERRCODE_FAILURE_OPERATION;
		}
		size -= page_size;
		
		while (size)
		{
			buff += page_size;
			addr += page_size;
			pingpong++;
			
			// write buff to target SRAM
			if (pingpong & 1)
			{
				if (ERROR_OK != adi_memap_write_buf(AT91SAM3_IAP_DATA_ADDR + page_size, 
														buff, page_size))
				{
					LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), 
								"load data to SRAM");
					return ERRCODE_FAILURE_OPERATION;
				}
			}
			else
			{
				if (ERROR_OK != adi_memap_write_buf(AT91SAM3_IAP_DATA_ADDR, 
														buff, page_size))
				{
					LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), 
								"load data to SRAM");
					return ERRCODE_FAILURE_OPERATION;
				}
			}
			
			// wait ready
			if (ERROR_OK != at91sam3swj_iap_wait_ready(NULL))
			{
				LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "run iap");
				return ERRCODE_FAILURE_OPERATION;
			}
			
			if (ERROR_OK != at91sam3_get_flash_page_info(context, addr, 
														&eefc_base, &page_num))
			{
				LOG_ERROR(_GETTEXT("invalid flash address: 0x%08X.\n"), addr);
				return ERROR_FAIL;
			}
			
			memset(&command, 0, sizeof(command));
			command.eefc_base = eefc_base;
			command.iap_command = AT91SAM3_EEFC_CMD_EWP 
								| AT91SAM3_EEFC_FARG(page_num);
			command.result_num = 0;
			command.data_num = page_size;
			command.target_addr = addr;
			if (pingpong & 1)
			{
				command.address_of_data = AT91SAM3_IAP_DATA_ADDR + page_size;
			}
			else
			{
				command.address_of_data = AT91SAM3_IAP_DATA_ADDR;
			}
			if (ERROR_OK != at91sam3swj_iap_run(&command))
			{
				LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "run iap");
				return ERRCODE_FAILURE_OPERATION;
			}
			
			size -= page_size;
			pgbar_update(page_size);
		}
		// wait ready
		if (ERROR_OK != at91sam3swj_iap_wait_ready(NULL))
		{
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "run iap");
			return ERRCODE_FAILURE_OPERATION;
		}
		pgbar_update(page_size);
#endif
		break;
	default:
		return ERROR_FAIL;
	}
	
	return ERROR_OK;
}

RESULT at91sam3swj_read_target(struct program_context_t *context, char area, 
								uint32_t addr, uint8_t *buff, uint32_t size)
{
	RESULT ret = ERROR_OK;
	uint32_t cur_block_size;
	
	REFERENCE_PARAMETER(context);
	
	switch (area)
	{
	case CHIPID_CHAR:
		if (ERROR_OK != adi_memap_read_reg(AT91SAM3_CHIPID_CIDR, (uint32_t*)buff, 1))
		{
			LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION), "address of iap_entry");
			return ERRCODE_FAILURE_OPERATION;
		}
		break;
	case APPLICATION_CHAR:
		while (size)
		{
			// cm3_get_max_block_size return size in dword(4-byte)
			cur_block_size = cm3_get_max_block_size(addr);
			if (cur_block_size > (size >> 2))
			{
				cur_block_size = size;
			}
			else
			{
				cur_block_size <<= 2;
			}
			if (ERROR_OK != adi_memap_read_buf(addr, buff, 
												   cur_block_size))
			{
				LOG_ERROR(_GETTEXT(ERRMSG_FAILURE_OPERATION_ADDR), 
						  "write flash block", addr);
				ret = ERRCODE_FAILURE_OPERATION_ADDR;
				break;
			}
			
			size -= cur_block_size;
			addr += cur_block_size;
			buff += cur_block_size;
			pgbar_update(cur_block_size);
		}
		break;
	default:
		ret = ERROR_OK;
		break;
	}
	return ret;
}

