Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep  6 15:03:12 2020
| Host         : MMK-PC-X360 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file karatsuba_top_timing_summary_routed.rpt -pb karatsuba_top_timing_summary_routed.pb -rpx karatsuba_top_timing_summary_routed.rpx -warn_on_violation
| Design       : karatsuba_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.103        0.000                      0                 9930        0.056        0.000                      0                 9930        1.646        0.000                       0                  9295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.103        0.000                      0                 9930        0.056        0.000                      0                 9930        1.646        0.000                       0                  9295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 4.347ns (89.498%)  route 0.510ns (10.502%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 8.856 - 5.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.407     4.325    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.348     4.673 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.502     5.176    u_kara_mult_66bit_cm/mult_cm_out[1]
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.239     5.415 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.415    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.872 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.872    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.970 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.970    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.068 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.068    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.166 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.166    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.264 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.264    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.362 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.362    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.460 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.460    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.558 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.852 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.950 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.048 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.146 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.244 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.342 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.440 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.538 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.538    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.636 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.734 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.734    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.832 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.930 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.938    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.232 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.330 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.330    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.428 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.526 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.526    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.624 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.624    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.722 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.722    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.820 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.820    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.918 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.918    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.183 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.183    sum_cm_ch01_out[129]
    SLICE_X33Y35         FDRE                                         r  sum_cm_ch_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.247     8.856    clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  sum_cm_ch_reg[129]/C
                         clock pessimism              0.406     9.261    
                         clock uncertainty           -0.035     9.226    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.059     9.285    sum_cm_ch_reg[129]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 4.342ns (89.487%)  route 0.510ns (10.513%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 8.856 - 5.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.407     4.325    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.348     4.673 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.502     5.176    u_kara_mult_66bit_cm/mult_cm_out[1]
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.239     5.415 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.415    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.872 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.872    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.970 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.970    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.068 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.068    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.166 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.166    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.264 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.264    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.362 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.362    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.460 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.460    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.558 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.852 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.950 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.048 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.146 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.244 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.342 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.440 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.538 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.538    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.636 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.734 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.734    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.832 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.930 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.938    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.232 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.330 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.330    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.428 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.526 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.526    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.624 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.624    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.722 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.722    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.820 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.820    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.918 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.918    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.178 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.178    sum_cm_ch01_out[131]
    SLICE_X33Y35         FDRE                                         r  sum_cm_ch_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.247     8.856    clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  sum_cm_ch_reg[131]/C
                         clock pessimism              0.406     9.261    
                         clock uncertainty           -0.035     9.226    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.059     9.285    sum_cm_ch_reg[131]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 4.375ns (89.985%)  route 0.487ns (10.015%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 8.857 - 5.000 ) 
    Source Clock Delay      (SCD):    4.326ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.408     4.326    clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.348     4.674 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.479     5.153    mult_ch_out_1r[0]
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.242     5.395 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.395    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.818 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.818    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.918 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.918    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.018    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.218    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.318 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.418 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.418    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.518 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.618 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.618    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.718 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.718    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.818 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.918 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.018 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.118 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.218 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.318 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.418 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.518 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.618 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.718 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.818 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.826    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.926 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.926    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.026 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.126 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.226 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.326 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.326    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.426 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.526 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.526    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.626 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.626    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.726 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.726    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.826 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.826    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.926 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.188 r  sum_cm_ch_cl_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.188    sum_cm_ch_cl00_out[131]
    SLICE_X34Y36         FDRE                                         r  sum_cm_ch_cl_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.248     8.857    clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  sum_cm_ch_cl_reg[131]/C
                         clock pessimism              0.406     9.262    
                         clock uncertainty           -0.035     9.227    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.101     9.328    sum_cm_ch_cl_reg[131]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 4.370ns (89.974%)  route 0.487ns (10.026%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 8.857 - 5.000 ) 
    Source Clock Delay      (SCD):    4.326ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.408     4.326    clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.348     4.674 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.479     5.153    mult_ch_out_1r[0]
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.242     5.395 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.395    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.818 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.818    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.918 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.918    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.018    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.218    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.318 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.418 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.418    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.518 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.618 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.618    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.718 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.718    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.818 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.918 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.018 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.118 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.218 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.318 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.418 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.518 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.618 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.718 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.818 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.826    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.926 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.926    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.026 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.126 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.226 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.326 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.326    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.426 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.526 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.526    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.626 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.626    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.726 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.726    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.826 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.826    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.926 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.183 r  sum_cm_ch_cl_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.183    sum_cm_ch_cl00_out[129]
    SLICE_X34Y36         FDRE                                         r  sum_cm_ch_cl_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.248     8.857    clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  sum_cm_ch_cl_reg[129]/C
                         clock pessimism              0.406     9.262    
                         clock uncertainty           -0.035     9.227    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.101     9.328    sum_cm_ch_cl_reg[129]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 4.282ns (89.356%)  route 0.510ns (10.645%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 8.856 - 5.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.407     4.325    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.348     4.673 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.502     5.176    u_kara_mult_66bit_cm/mult_cm_out[1]
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.239     5.415 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.415    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.872 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.872    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.970 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.970    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.068 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.068    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.166 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.166    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.264 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.264    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.362 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.362    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.460 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.460    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.558 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.852 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.950 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.048 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.146 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.244 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.342 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.440 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.538 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.538    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.636 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.734 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.734    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.832 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.930 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.938    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.232 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.330 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.330    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.428 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.526 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.526    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.624 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.624    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.722 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.722    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.820 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.820    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.918 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.918    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.118 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.118    sum_cm_ch01_out[130]
    SLICE_X33Y35         FDRE                                         r  sum_cm_ch_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.247     8.856    clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  sum_cm_ch_reg[130]/C
                         clock pessimism              0.406     9.261    
                         clock uncertainty           -0.035     9.226    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.059     9.285    sum_cm_ch_reg[130]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 4.263ns (89.313%)  route 0.510ns (10.687%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 8.856 - 5.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.407     4.325    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.348     4.673 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.502     5.176    u_kara_mult_66bit_cm/mult_cm_out[1]
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.239     5.415 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.415    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.872 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.872    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.970 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.970    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.068 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.068    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.166 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.166    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.264 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.264    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.362 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.362    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.460 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.460    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.558 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.852 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.950 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.048 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.146 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.244 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.342 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.440 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.538 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.538    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.636 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.734 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.734    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.832 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.930 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.938    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.232 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.330 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.330    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.428 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.526 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.526    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.624 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.624    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.722 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.722    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.820 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.820    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.918 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.918    u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.099 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[131]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.099    sum_cm_ch01_out[128]
    SLICE_X33Y35         FDRE                                         r  sum_cm_ch_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.247     8.856    clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  sum_cm_ch_reg[128]/C
                         clock pessimism              0.406     9.261    
                         clock uncertainty           -0.035     9.226    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.059     9.285    sum_cm_ch_reg[128]
  -------------------------------------------------------------------
                         required time                          9.285    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 4.249ns (89.282%)  route 0.510ns (10.718%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 8.855 - 5.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.407     4.325    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.348     4.673 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.502     5.176    u_kara_mult_66bit_cm/mult_cm_out[1]
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.239     5.415 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.415    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.872 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.872    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.970 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.970    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.068 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.068    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.166 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.166    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.264 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.264    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.362 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.362    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.460 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.460    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.558 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.852 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.950 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.048 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.146 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.244 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.342 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.440 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.538 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.538    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.636 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.734 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.734    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.832 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.930 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.938    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.232 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.330 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.330    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.428 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.526 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.526    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.624 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.624    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.722 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.722    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.820 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.820    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.085 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.085    sum_cm_ch01_out[125]
    SLICE_X33Y34         FDRE                                         r  sum_cm_ch_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.246     8.855    clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  sum_cm_ch_reg[125]/C
                         clock pessimism              0.406     9.260    
                         clock uncertainty           -0.035     9.225    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.059     9.284    sum_cm_ch_reg[125]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 4.312ns (89.853%)  route 0.487ns (10.147%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 8.857 - 5.000 ) 
    Source Clock Delay      (SCD):    4.326ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.408     4.326    clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.348     4.674 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.479     5.153    mult_ch_out_1r[0]
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.242     5.395 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.395    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.818 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.818    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.918 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.918    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.018    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.218    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.318 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.418 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.418    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.518 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.618 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.618    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.718 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.718    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.818 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.918 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.018 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.118 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.218 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.318 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.418 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.518 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.618 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.718 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.818 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.826    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.926 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.926    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.026 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.126 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.226 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.326 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.326    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.426 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.526 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.526    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.626 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.626    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.726 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.726    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.826 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.826    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.926 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.125 r  sum_cm_ch_cl_reg[131]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.125    sum_cm_ch_cl00_out[130]
    SLICE_X34Y36         FDRE                                         r  sum_cm_ch_cl_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.248     8.857    clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  sum_cm_ch_cl_reg[130]/C
                         clock pessimism              0.406     9.262    
                         clock uncertainty           -0.035     9.227    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.101     9.328    sum_cm_ch_cl_reg[130]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cm/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 4.244ns (89.271%)  route 0.510ns (10.730%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 8.855 - 5.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.407     4.325    u_kara_mult_66bit_cm/clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  u_kara_mult_66bit_cm/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.348     4.673 r  u_kara_mult_66bit_cm/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.502     5.176    u_kara_mult_66bit_cm/mult_cm_out[1]
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.239     5.415 r  u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.415    u_kara_mult_66bit_cm/sum_cm_ch[3]_i_4_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.872 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.872    u_kara_mult_66bit_cm/sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.970 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.970    u_kara_mult_66bit_cm/sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.068 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.068    u_kara_mult_66bit_cm/sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.166 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.166    u_kara_mult_66bit_cm/sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.264 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.264    u_kara_mult_66bit_cm/sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.362 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.362    u_kara_mult_66bit_cm/sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.460 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.460    u_kara_mult_66bit_cm/sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.558 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.558    u_kara_mult_66bit_cm/sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.656 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.656    u_kara_mult_66bit_cm/sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.754 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    u_kara_mult_66bit_cm/sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.852 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.852    u_kara_mult_66bit_cm/sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.950 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.950    u_kara_mult_66bit_cm/sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.048 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    u_kara_mult_66bit_cm/sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.146 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    u_kara_mult_66bit_cm/sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.244 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.244    u_kara_mult_66bit_cm/sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.342 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    u_kara_mult_66bit_cm/sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.440 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    u_kara_mult_66bit_cm/sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.538 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.538    u_kara_mult_66bit_cm/sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.636 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.636    u_kara_mult_66bit_cm/sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.734 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.734    u_kara_mult_66bit_cm/sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.832 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.832    u_kara_mult_66bit_cm/sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.930 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.938    u_kara_mult_66bit_cm/sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.036 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.036    u_kara_mult_66bit_cm/sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.134 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.134    u_kara_mult_66bit_cm/sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.232 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.232    u_kara_mult_66bit_cm/sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.330 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.330    u_kara_mult_66bit_cm/sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.428 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.428    u_kara_mult_66bit_cm/sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.526 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.526    u_kara_mult_66bit_cm/sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.624 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.624    u_kara_mult_66bit_cm/sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.722 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.722    u_kara_mult_66bit_cm/sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.820 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.820    u_kara_mult_66bit_cm/sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.080 r  u_kara_mult_66bit_cm/sum_cm_ch_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.080    sum_cm_ch01_out[127]
    SLICE_X33Y34         FDRE                                         r  sum_cm_ch_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.246     8.855    clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  sum_cm_ch_reg[127]/C
                         clock pessimism              0.406     9.260    
                         clock uncertainty           -0.035     9.225    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.059     9.284    sum_cm_ch_reg[127]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 mult_ch_out_1r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 4.291ns (89.809%)  route 0.487ns (10.191%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 8.857 - 5.000 ) 
    Source Clock Delay      (SCD):    4.326ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.408     4.326    clk_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  mult_ch_out_1r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.348     4.674 r  mult_ch_out_1r_reg[0]/Q
                         net (fo=2, routed)           0.479     5.153    mult_ch_out_1r[0]
    SLICE_X34Y4          LUT2 (Prop_lut2_I1_O)        0.242     5.395 r  sum_cm_ch_cl[3]_i_5/O
                         net (fo=1, routed)           0.000     5.395    sum_cm_ch_cl[3]_i_5_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.818 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.818    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.918 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.918    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.018    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.218    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.318 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.418 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.418    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.518 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.518    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.618 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.618    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.718 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.718    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.818 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.818    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.918 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.018 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.118 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.218 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.318 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.418 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.418    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.518 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.618 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.618    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.718 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.718    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.818 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.826    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.926 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.926    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.026 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.026    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.126 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.126    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.226 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.226    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.326 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.326    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.426 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.526 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.526    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.626 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.626    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.726 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.726    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.826 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.826    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.926 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.926    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.104 r  sum_cm_ch_cl_reg[131]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.104    sum_cm_ch_cl00_out[128]
    SLICE_X34Y36         FDRE                                         r  sum_cm_ch_cl_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        1.248     8.857    clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  sum_cm_ch_cl_reg[128]/C
                         clock pessimism              0.406     9.262    
                         clock uncertainty           -0.035     9.227    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.101     9.328    sum_cm_ch_cl_reg[128]
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  0.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cl/mult_ch_out_2r_reg[40]_srl2___mult_cl_out_2r_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.504%)  route 0.113ns (44.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.587     1.562    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[40]/Q
                         net (fo=2, routed)           0.113     1.816    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch_n_76
    SLICE_X30Y10         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[40]_srl2___mult_cl_out_2r_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.854     2.078    u_kara_mult_66bit_cl/clk_IBUF_BUFG
    SLICE_X30Y10         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[40]_srl2___mult_cl_out_2r_reg_r/CLK
                         clock pessimism             -0.501     1.577    
    SLICE_X30Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.760    u_kara_mult_66bit_cl/mult_ch_out_2r_reg[40]_srl2___mult_cl_out_2r_reg_r
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/sum_0_tmp_reg[7]_mult_cl_out_3r_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/sum_0_tmp_1r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.250ns (58.062%)  route 0.181ns (41.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.553     1.528    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  u_kara_mult_66bit_ch/sum_0_tmp_reg[7]_mult_cl_out_3r_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.148     1.676 r  u_kara_mult_66bit_ch/sum_0_tmp_reg[7]_mult_cl_out_3r_reg_r/Q
                         net (fo=1, routed)           0.181     1.857    u_kara_mult_66bit_ch/sum_0_tmp_reg[7]_mult_cl_out_3r_reg_r_n_0
    SLICE_X49Y11         LUT2 (Prop_lut2_I0_O)        0.102     1.959 r  u_kara_mult_66bit_ch/sum_0_tmp_reg_gate__24/O
                         net (fo=1, routed)           0.000     1.959    u_kara_mult_66bit_ch/sum_0_tmp_reg_gate__24_n_0
    SLICE_X49Y11         FDRE                                         r  u_kara_mult_66bit_ch/sum_0_tmp_1r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.825     2.049    u_kara_mult_66bit_ch/clk_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  u_kara_mult_66bit_ch/sum_0_tmp_1r_reg[7]/C
                         clock pessimism             -0.254     1.795    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.107     1.902    u_kara_mult_66bit_ch/sum_0_tmp_1r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_cl_out_3r_reg[31]_srl3___mult_cl_out_3r_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.111%)  route 0.115ns (44.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.559     1.534    u_kara_mult_66bit_cl/clk_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  u_kara_mult_66bit_cl/mult_out_reg[31]/Q
                         net (fo=2, routed)           0.115     1.790    mult_cl_out[31]
    SLICE_X42Y9          SRL16E                                       r  mult_cl_out_3r_reg[31]_srl3___mult_cl_out_3r_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.826     2.050    clk_IBUF_BUFG
    SLICE_X42Y9          SRL16E                                       r  mult_cl_out_3r_reg[31]_srl3___mult_cl_out_3r_reg_r/CLK
                         clock pessimism             -0.500     1.550    
    SLICE_X42Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.733    mult_cl_out_3r_reg[31]_srl3___mult_cl_out_3r_reg_r
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cl/mult_ch_out_2r_reg[64]_srl2___mult_cl_out_2r_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.375%)  route 0.114ns (44.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.583     1.558    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[64]/Q
                         net (fo=2, routed)           0.114     1.813    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch_n_52
    SLICE_X30Y16         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[64]_srl2___mult_cl_out_2r_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.849     2.073    u_kara_mult_66bit_cl/clk_IBUF_BUFG
    SLICE_X30Y16         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[64]_srl2___mult_cl_out_2r_reg_r/CLK
                         clock pessimism             -0.501     1.572    
    SLICE_X30Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.755    u_kara_mult_66bit_cl/mult_ch_out_2r_reg[64]_srl2___mult_cl_out_2r_reg_r
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sum_1_tmp_1r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_out_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.349%)  route 0.224ns (63.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.560     1.535    clk_IBUF_BUFG
    SLICE_X47Y6          FDRE                                         r  sum_1_tmp_1r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  sum_1_tmp_1r_reg[8]/Q
                         net (fo=1, routed)           0.224     1.887    sum_1_tmp_1r[8]
    SLICE_X50Y5          FDRE                                         r  mult_out_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.823     2.047    clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  mult_out_reg[72]/C
                         clock pessimism             -0.254     1.793    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.010     1.803    mult_out_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cl/mult_cl_out_1r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.957%)  route 0.236ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.556     1.531    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X50Y3          FDRE                                         r  u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDRE (Prop_fdre_C_Q)         0.164     1.695 r  u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_out_reg[17]/Q
                         net (fo=1, routed)           0.236     1.932    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl_n_83
    SLICE_X44Y4          FDRE                                         r  u_kara_mult_66bit_cl/mult_cl_out_1r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.827     2.051    u_kara_mult_66bit_cl/clk_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  u_kara_mult_66bit_cl/mult_cl_out_1r_reg[17]/C
                         clock pessimism             -0.254     1.797    
    SLICE_X44Y4          FDRE (Hold_fdre_C_D)         0.046     1.843    u_kara_mult_66bit_cl/mult_cl_out_1r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_1r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[7]_srl2___mult_cl_out_2r_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.389%)  route 0.131ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.594     1.569    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X21Y1          FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_1r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDRE (Prop_fdre_C_Q)         0.128     1.697 r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_1r_reg[7]/Q
                         net (fo=2, routed)           0.131     1.828    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_1r_reg_n_0_[7]
    SLICE_X22Y0          SRL16E                                       r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[7]_srl2___mult_cl_out_2r_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.862     2.086    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/clk_IBUF_BUFG
    SLICE_X22Y0          SRL16E                                       r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[7]_srl2___mult_cl_out_2r_reg_r/CLK
                         clock pessimism             -0.482     1.604    
    SLICE_X22Y0          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.734    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[7]_srl2___mult_cl_out_2r_reg_r
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_cl_out_1r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[15]_srl2___mult_cl_out_2r_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.582%)  route 0.168ns (54.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.547     1.522    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_cl_out_1r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_cl_out_1r_reg[15]/Q
                         net (fo=2, routed)           0.168     1.831    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_cl_out_1r_reg_n_0_[15]
    SLICE_X42Y23         SRL16E                                       r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[15]_srl2___mult_cl_out_2r_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.812     2.036    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/clk_IBUF_BUFG
    SLICE_X42Y23         SRL16E                                       r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[15]_srl2___mult_cl_out_2r_reg_r/CLK
                         clock pessimism             -0.482     1.554    
    SLICE_X42Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.737    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[15]_srl2___mult_cl_out_2r_reg_r
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sum_1_tmp_1r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_out_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.357%)  route 0.224ns (63.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.560     1.535    clk_IBUF_BUFG
    SLICE_X47Y6          FDRE                                         r  sum_1_tmp_1r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  sum_1_tmp_1r_reg[11]/Q
                         net (fo=1, routed)           0.224     1.887    sum_1_tmp_1r[11]
    SLICE_X50Y5          FDRE                                         r  mult_out_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.823     2.047    clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  mult_out_reg[75]/C
                         clock pessimism             -0.254     1.793    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)        -0.001     1.792    mult_out_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cl/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_2r_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.423%)  route 0.169ns (54.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.586     1.561    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/clk_IBUF_BUFG
    SLICE_X27Y12         FDRE                                         r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[48]/Q
                         net (fo=2, routed)           0.169     1.871    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch_n_68
    SLICE_X30Y13         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_2r_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9294, routed)        0.851     2.075    u_kara_mult_66bit_cl/clk_IBUF_BUFG
    SLICE_X30Y13         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_2r_reg_r/CLK
                         clock pessimism             -0.482     1.593    
    SLICE_X30Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.776    u_kara_mult_66bit_cl/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_2r_reg_r
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y15   u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X3Y6    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y8    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y3    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y2    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y1    u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y10   u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y1    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y8    u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X3Y7    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y32  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[57]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y32  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[58]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y32  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[59]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y32  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[60]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y32  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[61]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y32  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[62]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y32  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[63]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y32  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[64]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X42Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[0]_srl2___mult_cl_out_2r_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X42Y21  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[1]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y14  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[49]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y14  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[50]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y14  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[51]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y14  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[52]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y14  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[53]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y14  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[54]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y14  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[55]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y14  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[56]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X26Y4   u_kara_mult_66bit_cm/mult_cl_out_3r_reg[0]_srl2___mult_cl_out_2r_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X26Y4   u_kara_mult_66bit_cm/mult_cl_out_3r_reg[1]_srl2___mult_cl_out_2r_reg_r/CLK



