#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014504e0bd20 .scope module, "Register_file" "Register_file" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "WrData";
    .port_info 1 /INPUT 4 "Address";
    .port_info 2 /INPUT 1 "WrEn";
    .port_info 3 /INPUT 1 "RdEn";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 8 "RdData";
    .port_info 7 /OUTPUT 1 "RdData_valid";
    .port_info 8 /OUTPUT 8 "REG0";
    .port_info 9 /OUTPUT 8 "REG1";
    .port_info 10 /OUTPUT 8 "REG2";
    .port_info 11 /OUTPUT 8 "REG3";
P_0000014504c93290 .param/l "Address_width" 0 2 2, +C4<00000000000000000000000000000100>;
P_0000014504c932c8 .param/l "DATA_width" 0 2 2, +C4<00000000000000000000000000001000>;
v0000014504cc3770_0 .array/port v0000014504cc3770, 0;
L_0000014504cb7db0 .functor BUFZ 8, v0000014504cc3770_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000014504cc3770_1 .array/port v0000014504cc3770, 1;
L_0000014504cb81a0 .functor BUFZ 8, v0000014504cc3770_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0000014504cc3770_2 .array/port v0000014504cc3770, 2;
L_0000014504cb8360 .functor BUFZ 8, v0000014504cc3770_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0000014504cc3770_3 .array/port v0000014504cc3770, 3;
L_0000014504cb8440 .functor BUFZ 8, v0000014504cc3770_3, C4<00000000>, C4<00000000>, C4<00000000>;
o0000014504ccafb8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000014504c93120_0 .net "Address", 3 0, o0000014504ccafb8;  0 drivers
o0000014504ccafe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000014504e0beb0_0 .net "CLK", 0 0, o0000014504ccafe8;  0 drivers
v0000014504c92c00_0 .net "REG0", 7 0, L_0000014504cb7db0;  1 drivers
v0000014504c92ca0_0 .net "REG1", 7 0, L_0000014504cb81a0;  1 drivers
v0000014504c92d40_0 .net "REG2", 7 0, L_0000014504cb8360;  1 drivers
v0000014504c92de0_0 .net "REG3", 7 0, L_0000014504cb8440;  1 drivers
o0000014504ccb0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000014504c92e80_0 .net "RST", 0 0, o0000014504ccb0d8;  0 drivers
v0000014504c92f20_0 .var "RdData", 7 0;
v0000014504cc3630_0 .var "RdData_valid", 0 0;
o0000014504ccb168 .functor BUFZ 1, C4<z>; HiZ drive
v0000014504cc36d0_0 .net "RdEn", 0 0, o0000014504ccb168;  0 drivers
v0000014504cc3770 .array "Regfile", 0 15, 7 0;
o0000014504ccb498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000014504cc3810_0 .net "WrData", 7 0, o0000014504ccb498;  0 drivers
o0000014504ccb4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000014504cc38b0_0 .net "WrEn", 0 0, o0000014504ccb4c8;  0 drivers
v0000014504cc3950_0 .var/i "i", 31 0;
E_0000014504e0a890/0 .event negedge, v0000014504c92e80_0;
E_0000014504e0a890/1 .event posedge, v0000014504e0beb0_0;
E_0000014504e0a890 .event/or E_0000014504e0a890/0, E_0000014504e0a890/1;
    .scope S_0000014504e0bd20;
T_0 ;
    %wait E_0000014504e0a890;
    %load/vec4 v0000014504c92e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014504c92f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014504cc3630_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014504cc3950_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000014504cc3950_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0000014504cc3950_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 129, 0, 8;
    %ix/getv/s 3, v0000014504cc3950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014504cc3770, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000014504cc3950_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 3, v0000014504cc3950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014504cc3770, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000014504cc3950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014504cc3770, 0, 4;
T_0.7 ;
T_0.5 ;
    %load/vec4 v0000014504cc3950_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014504cc3950_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014504cc38b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0000014504cc3810_0;
    %load/vec4 v0000014504c93120_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014504cc3770, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014504cc3630_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000014504cc36d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.12, 9;
    %load/vec4 v0000014504cc38b0_0;
    %nor/r;
    %and;
T_0.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0000014504c93120_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000014504cc3770, 4;
    %assign/vec4 v0000014504c92f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014504cc3630_0, 0;
T_0.10 ;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Register_file.v";
