<div id="pf85" class="pf w0 h0" data-page-no="85"><div class="pc pc85 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg85.png"/><div class="t m0 x9 h1b ya5a ff1 fsc fc0 sc0 ls0 ws0">6.2.3.6<span class="_ _b"> </span>Chip Reset</div><div class="t m0 x9 hf ya5b ff3 fs5 fc0 sc0 ls0 ws0">Chip Reset asserts on all reset sources and only negates after flash initialization has</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">completed and the RESET pin has also negated. It resets the remaining modules (the</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">modules not reset by other reset types).</div><div class="t m0 x9 he ya5c ff1 fs1 fc0 sc0 ls0 ws0">6.2.4<span class="_ _b"> </span>Reset Pin</div><div class="t m0 x9 hf ya5d ff3 fs5 fc0 sc0 ls0 ws0">For all reset sources except a VLLS Wakeup that does not occur via the RESET pin, the</div><div class="t m0 x9 hf ya5e ff3 fs5 fc0 sc0 ls0 ws0">RESET pin is driven low by the MCU for at least 128 bus clock cycles and until flash</div><div class="t m0 x9 hf ya5f ff3 fs5 fc0 sc0 ls0 ws0">initialization has completed.</div><div class="t m0 x9 hf ya60 ff3 fs5 fc0 sc0 ls0 ws0">After flash initialization has completed, the <span class="v0">RESET pin is released, and the internal Chip</span></div><div class="t m0 x9 hf ya61 ff3 fs5 fc0 sc0 ls0 ws0">Reset negates after the RESET pin is pulled high. Keeping the RESET pin asserted</div><div class="t m0 x9 hf ya62 ff3 fs5 fc0 sc0 ls0 ws0">externally delays the negation of the internal Chip Reset.</div><div class="t m0 x9 hf ya63 ff3 fs5 fc0 sc0 ls0 ws0">The RESET pin can be disabled by programming RESET_PIN_CFG option bit to 0.</div><div class="t m0 x9 hf ya64 ff3 fs5 fc0 sc0 ls0 ws0">When this option is selected, there could be a short period of contention during a POR</div><div class="t m0 x9 hf ya65 ff3 fs5 fc0 sc0 ls0 ws0">ramp where the device drives the pin out low prior to establishing the setting of this</div><div class="t m0 x9 hf ya66 ff3 fs5 fc0 sc0 ls0 ws0">option and releasing the RESET function on the pin.</div><div class="t m0 x9 he ya67 ff1 fs1 fc0 sc0 ls0 ws0">6.2.5<span class="_ _b"> </span>Debug resets</div><div class="t m0 x9 hf ya68 ff3 fs5 fc0 sc0 ls0 ws0">The following sections detail the debug resets available on the device.</div><div class="t m0 x9 h1b ya69 ff1 fsc fc0 sc0 ls0 ws0">6.2.5.1<span class="_ _b"> </span>Resetting the Debug subsystem</div><div class="t m0 x9 hf ya6a ff3 fs5 fc0 sc0 ls0 ws0">Use the CDBGRSTREQ bit within the DP CTRL/STAT register to reset the debug</div><div class="t m0 x9 hf ya6b ff3 fs5 fc0 sc0 ls0 ws0">modules. However, as explained below, using the CDBGRSTREQ bit does not reset all</div><div class="t m0 x9 hf ya6c ff3 fs5 fc0 sc0 ls0 ws0">debug-related registers.</div><div class="t m0 x9 hf ya6d ff3 fs5 fc0 sc0 ls0 ws0">CDBGRSTREQ resets the debug-related registers within the following modules:</div><div class="t m0 x33 hf ya6e ff3 fs5 fc0 sc0 ls0 ws197">• SW-DP</div><div class="t m0 x33 hf ya6f ff3 fs5 fc0 sc0 ls0 ws197">• AHB-AP</div><div class="t m0 x33 hf ya70 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>MDM-AP (MDM control and status registers)</div><div class="t m0 x9 hf ya71 ff3 fs5 fc0 sc0 ls0 ws0">CDBGRSTREQ does not reset the debug-related registers within the following modules:</div><div class="t m0 x33 hf ya72 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>CM0+ core (core debug registers: DHCSR, DCRSR, DCRDR, DEMCR)</div><div class="t m0 x33 hf ya73 ff3 fs5 fc0 sc0 ls0 ws197">• BPU</div><div class="t m0 x103 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 6 Reset and Boot</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>133</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
