void V_CMP_F_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x00, sdst, src0, src1); }
void V_CMP_LT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x01, sdst, src0, src1); }
void V_CMP_EQ_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x02, sdst, src0, src1); }
void V_CMP_LE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x03, sdst, src0, src1); }
void V_CMP_GT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x04, sdst, src0, src1); }
void V_CMP_LG_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x05, sdst, src0, src1); }
void V_CMP_GE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x06, sdst, src0, src1); }
void V_CMP_O_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x07, sdst, src0, src1); }
void V_CMP_U_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x08, sdst, src0, src1); }
void V_CMP_NGE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x09, sdst, src0, src1); }
void V_CMP_NLG_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x0A, sdst, src0, src1); }
void V_CMP_NGT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x0B, sdst, src0, src1); }
void V_CMP_NLE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x0C, sdst, src0, src1); }
void V_CMP_NEQ_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x0D, sdst, src0, src1); }
void V_CMP_NLT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x0E, sdst, src0, src1); }
void V_CMP_T_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x0F, sdst, src0, src1); }
void V_CMPX_F_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x10, sdst, src0, src1); }
void V_CMPX_LT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x11, sdst, src0, src1); }
void V_CMPX_EQ_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x12, sdst, src0, src1); }
void V_CMPX_LE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x13, sdst, src0, src1); }
void V_CMPX_GT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x14, sdst, src0, src1); }
void V_CMPX_LG_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x15, sdst, src0, src1); }
void V_CMPX_GE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x16, sdst, src0, src1); }
void V_CMPX_O_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x17, sdst, src0, src1); }
void V_CMPX_U_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x18, sdst, src0, src1); }
void V_CMPX_NGE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x19, sdst, src0, src1); }
void V_CMPX_NLG_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x1A, sdst, src0, src1); }
void V_CMPX_NGT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x1B, sdst, src0, src1); }
void V_CMPX_NLE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x1C, sdst, src0, src1); }
void V_CMPX_NEQ_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x1D, sdst, src0, src1); }
void V_CMPX_NLT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x1E, sdst, src0, src1); }
void V_CMPX_T_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x1F, sdst, src0, src1); }
void V_CMP_F_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x20, sdst, src0, src1); }
void V_CMP_LT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x21, sdst, src0, src1); }
void V_CMP_EQ_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x22, sdst, src0, src1); }
void V_CMP_LE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x23, sdst, src0, src1); }
void V_CMP_GT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x24, sdst, src0, src1); }
void V_CMP_LG_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x25, sdst, src0, src1); }
void V_CMP_GE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x26, sdst, src0, src1); }
void V_CMP_O_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x27, sdst, src0, src1); }
void V_CMP_U_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x28, sdst, src0, src1); }
void V_CMP_NGE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x29, sdst, src0, src1); }
void V_CMP_NLG_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x2A, sdst, src0, src1); }
void V_CMP_NGT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x2B, sdst, src0, src1); }
void V_CMP_NLE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x2C, sdst, src0, src1); }
void V_CMP_NEQ_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x2D, sdst, src0, src1); }
void V_CMP_NLT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x2E, sdst, src0, src1); }
void V_CMP_T_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x2F, sdst, src0, src1); }
void V_CMPX_F_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x30, sdst, src0, src1); }
void V_CMPX_LT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x31, sdst, src0, src1); }
void V_CMPX_EQ_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x32, sdst, src0, src1); }
void V_CMPX_LE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x33, sdst, src0, src1); }
void V_CMPX_GT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x34, sdst, src0, src1); }
void V_CMPX_LG_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x35, sdst, src0, src1); }
void V_CMPX_GE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x36, sdst, src0, src1); }
void V_CMPX_O_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x37, sdst, src0, src1); }
void V_CMPX_U_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x38, sdst, src0, src1); }
void V_CMPX_NGE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x39, sdst, src0, src1); }
void V_CMPX_NLG_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x3A, sdst, src0, src1); }
void V_CMPX_NGT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x3B, sdst, src0, src1); }
void V_CMPX_NLE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x3C, sdst, src0, src1); }
void V_CMPX_NEQ_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x3D, sdst, src0, src1); }
void V_CMPX_NLT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x3E, sdst, src0, src1); }
void V_CMPX_T_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x3F, sdst, src0, src1); }
void V_CMPS_F_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x40, sdst, src0, src1); }
void V_CMPS_LT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x41, sdst, src0, src1); }
void V_CMPS_EQ_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x42, sdst, src0, src1); }
void V_CMPS_LE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x43, sdst, src0, src1); }
void V_CMPS_GT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x44, sdst, src0, src1); }
void V_CMPS_LG_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x45, sdst, src0, src1); }
void V_CMPS_GE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x46, sdst, src0, src1); }
void V_CMPS_O_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x47, sdst, src0, src1); }
void V_CMPS_U_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x48, sdst, src0, src1); }
void V_CMPS_NGE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x49, sdst, src0, src1); }
void V_CMPS_NLG_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x4A, sdst, src0, src1); }
void V_CMPS_NGT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x4B, sdst, src0, src1); }
void V_CMPS_NLE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x4C, sdst, src0, src1); }
void V_CMPS_NEQ_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x4D, sdst, src0, src1); }
void V_CMPS_NLT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x4E, sdst, src0, src1); }
void V_CMPS_T_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x4F, sdst, src0, src1); }
void V_CMPSX_F_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x50, sdst, src0, src1); }
void V_CMPSX_LT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x51, sdst, src0, src1); }
void V_CMPSX_EQ_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x52, sdst, src0, src1); }
void V_CMPSX_LE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x53, sdst, src0, src1); }
void V_CMPSX_GT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x54, sdst, src0, src1); }
void V_CMPSX_LG_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x55, sdst, src0, src1); }
void V_CMPSX_GE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x56, sdst, src0, src1); }
void V_CMPSX_O_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x57, sdst, src0, src1); }
void V_CMPSX_U_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x58, sdst, src0, src1); }
void V_CMPSX_NGE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x59, sdst, src0, src1); }
void V_CMPSX_NLG_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x5A, sdst, src0, src1); }
void V_CMPSX_NGT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x5B, sdst, src0, src1); }
void V_CMPSX_NLE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x5C, sdst, src0, src1); }
void V_CMPSX_NEQ_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x5D, sdst, src0, src1); }
void V_CMPSX_NLT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x5E, sdst, src0, src1); }
void V_CMPSX_T_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x5F, sdst, src0, src1); }
void V_CMPS_F_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x60, sdst, src0, src1); }
void V_CMPS_LT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x61, sdst, src0, src1); }
void V_CMPS_EQ_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x62, sdst, src0, src1); }
void V_CMPS_LE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x63, sdst, src0, src1); }
void V_CMPS_GT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x64, sdst, src0, src1); }
void V_CMPS_LG_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x65, sdst, src0, src1); }
void V_CMPS_GE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x66, sdst, src0, src1); }
void V_CMPS_O_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x67, sdst, src0, src1); }
void V_CMPS_U_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x68, sdst, src0, src1); }
void V_CMPS_NGE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x69, sdst, src0, src1); }
void V_CMPS_NLG_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x6A, sdst, src0, src1); }
void V_CMPS_NGT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x6B, sdst, src0, src1); }
void V_CMPS_NLE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x6C, sdst, src0, src1); }
void V_CMPS_NEQ_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x6D, sdst, src0, src1); }
void V_CMPS_NLT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x6E, sdst, src0, src1); }
void V_CMPS_T_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x6F, sdst, src0, src1); }
void V_CMPSX_F_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x70, sdst, src0, src1); }
void V_CMPSX_LT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x71, sdst, src0, src1); }
void V_CMPSX_EQ_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x72, sdst, src0, src1); }
void V_CMPSX_LE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x73, sdst, src0, src1); }
void V_CMPSX_GT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x74, sdst, src0, src1); }
void V_CMPSX_LG_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x75, sdst, src0, src1); }
void V_CMPSX_GE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x76, sdst, src0, src1); }
void V_CMPSX_O_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x77, sdst, src0, src1); }
void V_CMPSX_U_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x78, sdst, src0, src1); }
void V_CMPSX_NGE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x79, sdst, src0, src1); }
void V_CMPSX_NLG_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x7A, sdst, src0, src1); }
void V_CMPSX_NGT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x7B, sdst, src0, src1); }
void V_CMPSX_NLE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x7C, sdst, src0, src1); }
void V_CMPSX_NEQ_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x7D, sdst, src0, src1); }
void V_CMPSX_NLT_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x7E, sdst, src0, src1); }
void V_CMPSX_T_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x7F, sdst, src0, src1); }
void V_CMP_F_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x80, sdst, src0, src1); }
void V_CMP_LT_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x81, sdst, src0, src1); }
void V_CMP_EQ_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x82, sdst, src0, src1); }
void V_CMP_LE_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x83, sdst, src0, src1); }
void V_CMP_GT_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x84, sdst, src0, src1); }
void V_CMP_LG_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x85, sdst, src0, src1); }
void V_CMP_GE_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x86, sdst, src0, src1); }
void V_CMP_T_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x87, sdst, src0, src1); }
void V_CMPX_F_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x90, sdst, src0, src1); }
void V_CMPX_LT_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x91, sdst, src0, src1); }
void V_CMPX_EQ_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x92, sdst, src0, src1); }
void V_CMPX_LE_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x93, sdst, src0, src1); }
void V_CMPX_GT_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x94, sdst, src0, src1); }
void V_CMPX_LG_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x95, sdst, src0, src1); }
void V_CMPX_GE_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x96, sdst, src0, src1); }
void V_CMPX_T_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x97, sdst, src0, src1); }
void V_CMP_F_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xA0, sdst, src0, src1); }
void V_CMP_LT_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xA1, sdst, src0, src1); }
void V_CMP_EQ_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xA2, sdst, src0, src1); }
void V_CMP_LE_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xA3, sdst, src0, src1); }
void V_CMP_GT_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xA4, sdst, src0, src1); }
void V_CMP_LG_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xA5, sdst, src0, src1); }
void V_CMP_GE_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xA6, sdst, src0, src1); }
void V_CMP_T_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xA7, sdst, src0, src1); }
void V_CMPX_F_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xB0, sdst, src0, src1); }
void V_CMPX_LT_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xB1, sdst, src0, src1); }
void V_CMPX_EQ_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xB2, sdst, src0, src1); }
void V_CMPX_LE_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xB3, sdst, src0, src1); }
void V_CMPX_GT_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xB4, sdst, src0, src1); }
void V_CMPX_LG_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xB5, sdst, src0, src1); }
void V_CMPX_GE_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xB6, sdst, src0, src1); }
void V_CMPX_T_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xB7, sdst, src0, src1); }
void V_CMP_F_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xC0, sdst, src0, src1); }
void V_CMP_LT_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xC1, sdst, src0, src1); }
void V_CMP_EQ_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xC2, sdst, src0, src1); }
void V_CMP_LE_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xC3, sdst, src0, src1); }
void V_CMP_GT_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xC4, sdst, src0, src1); }
void V_CMP_LG_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xC5, sdst, src0, src1); }
void V_CMP_GE_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xC6, sdst, src0, src1); }
void V_CMP_T_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xC7, sdst, src0, src1); }
void V_CMPX_F_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xD0, sdst, src0, src1); }
void V_CMPX_LT_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xD1, sdst, src0, src1); }
void V_CMPX_EQ_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xD2, sdst, src0, src1); }
void V_CMPX_LE_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xD3, sdst, src0, src1); }
void V_CMPX_GT_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xD4, sdst, src0, src1); }
void V_CMPX_LG_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xD5, sdst, src0, src1); }
void V_CMPX_GE_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xD6, sdst, src0, src1); }
void V_CMPX_T_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xD7, sdst, src0, src1); }
void V_CMP_F_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xE0, sdst, src0, src1); }
void V_CMP_LT_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xE1, sdst, src0, src1); }
void V_CMP_EQ_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xE2, sdst, src0, src1); }
void V_CMP_LE_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xE3, sdst, src0, src1); }
void V_CMP_GT_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xE4, sdst, src0, src1); }
void V_CMP_LG_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xE5, sdst, src0, src1); }
void V_CMP_GE_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xE6, sdst, src0, src1); }
void V_CMP_T_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xE7, sdst, src0, src1); }
void V_CMPX_F_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xF0, sdst, src0, src1); }
void V_CMPX_LT_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xF1, sdst, src0, src1); }
void V_CMPX_EQ_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xF2, sdst, src0, src1); }
void V_CMPX_LE_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xF3, sdst, src0, src1); }
void V_CMPX_GT_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xF4, sdst, src0, src1); }
void V_CMPX_LG_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xF5, sdst, src0, src1); }
void V_CMPX_GE_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xF6, sdst, src0, src1); }
void V_CMPX_T_U64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xF7, sdst, src0, src1); }
void V_CMP_CLASS_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x88, sdst, src0, src1); }
void V_CMPX_CLASS_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x98, sdst, src0, src1); }
void V_CMP_CLASS_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xA8, sdst, src0, src1); }
void V_CMPX_CLASS_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0xB8, sdst, src0, src1); }
void V_NOP(VGPR vdst, unsigned src0) { VOP1_OP(384+0x00, vdst, src0); }
void V_NOP(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x00, vdst, src0, src1, src2); }
void V_MOV_B32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x01, vdst, src0); }
void V_MOV_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x01, vdst, src0, src1, src2); }
void V_READFIRSTLANE_B32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x02, vdst, src0); }
void V_READFIRSTLANE_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x02, vdst, src0, src1, src2); }
void V_CVT_I32_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x03, vdst, src0); }
void V_CVT_I32_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x03, vdst, src0, src1, src2); }
void V_CVT_F64_I32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x04, vdst, src0); }
void V_CVT_F64_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x04, vdst, src0, src1, src2); }
void V_CVT_F32_I32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x05, vdst, src0); }
void V_CVT_F32_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x05, vdst, src0, src1, src2); }
void V_CVT_F32_U32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x06, vdst, src0); }
void V_CVT_F32_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x06, vdst, src0, src1, src2); }
void V_CVT_U32_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x07, vdst, src0); }
void V_CVT_U32_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x07, vdst, src0, src1, src2); }
void V_CVT_I32_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x08, vdst, src0); }
void V_CVT_I32_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x08, vdst, src0, src1, src2); }
void V_MOV_FED_B32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x09, vdst, src0); }
void V_MOV_FED_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x09, vdst, src0, src1, src2); }
void V_CVT_F16_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x0A, vdst, src0); }
void V_CVT_F16_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x0A, vdst, src0, src1, src2); }
void V_CVT_F32_F16(VGPR vdst, unsigned src0) { VOP1_OP(384+0x0B, vdst, src0); }
void V_CVT_F32_F16(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x0B, vdst, src0, src1, src2); }
void V_CVT_RPI_I32_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x0C, vdst, src0); }
void V_CVT_RPI_I32_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x0C, vdst, src0, src1, src2); }
void V_CVT_FLR_I32_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x0D, vdst, src0); }
void V_CVT_FLR_I32_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x0D, vdst, src0, src1, src2); }
void V_CVT_OFF_F32_I4(VGPR vdst, unsigned src0) { VOP1_OP(384+0x0E, vdst, src0); }
void V_CVT_OFF_F32_I4(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x0E, vdst, src0, src1, src2); }
void V_CVT_F32_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x0F, vdst, src0); }
void V_CVT_F32_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x0F, vdst, src0, src1, src2); }
void V_CVT_F64_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x10, vdst, src0); }
void V_CVT_F64_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x10, vdst, src0, src1, src2); }
void V_CVT_F32_UBYTE0(VGPR vdst, unsigned src0) { VOP1_OP(384+0x11, vdst, src0); }
void V_CVT_F32_UBYTE0(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x11, vdst, src0, src1, src2); }
void V_CVT_F32_UBYTE1(VGPR vdst, unsigned src0) { VOP1_OP(384+0x12, vdst, src0); }
void V_CVT_F32_UBYTE1(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x12, vdst, src0, src1, src2); }
void V_CVT_F32_UBYTE2(VGPR vdst, unsigned src0) { VOP1_OP(384+0x13, vdst, src0); }
void V_CVT_F32_UBYTE2(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x13, vdst, src0, src1, src2); }
void V_CVT_F32_UBYTE3(VGPR vdst, unsigned src0) { VOP1_OP(384+0x14, vdst, src0); }
void V_CVT_F32_UBYTE3(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x14, vdst, src0, src1, src2); }
void V_CVT_U32_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x15, vdst, src0); }
void V_CVT_U32_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x15, vdst, src0, src1, src2); }
void V_CVT_F64_U32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x16, vdst, src0); }
void V_CVT_F64_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x16, vdst, src0, src1, src2); }
void V_TRUNC_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x17, vdst, src0); }
void V_TRUNC_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x17, vdst, src0, src1, src2); }
void V_CEIL_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x18, vdst, src0); }
void V_CEIL_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x18, vdst, src0, src1, src2); }
void V_RNDNE_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x19, vdst, src0); }
void V_RNDNE_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x19, vdst, src0, src1, src2); }
void V_FLOOR_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x1A, vdst, src0); }
void V_FLOOR_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x1A, vdst, src0, src1, src2); }
void V_FRACT_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x20, vdst, src0); }
void V_FRACT_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x20, vdst, src0, src1, src2); }
void V_TRUNC_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x21, vdst, src0); }
void V_TRUNC_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x21, vdst, src0, src1, src2); }
void V_CEIL_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x22, vdst, src0); }
void V_CEIL_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x22, vdst, src0, src1, src2); }
void V_RNDNE_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x23, vdst, src0); }
void V_RNDNE_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x23, vdst, src0, src1, src2); }
void V_FLOOR_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x24, vdst, src0); }
void V_FLOOR_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x24, vdst, src0, src1, src2); }
void V_EXP_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x25, vdst, src0); }
void V_EXP_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x25, vdst, src0, src1, src2); }
void V_LOG_CLAMP_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x26, vdst, src0); }
void V_LOG_CLAMP_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x26, vdst, src0, src1, src2); }
void V_LOG_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x27, vdst, src0); }
void V_LOG_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x27, vdst, src0, src1, src2); }
void V_RCP_CLAMP_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x28, vdst, src0); }
void V_RCP_CLAMP_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x28, vdst, src0, src1, src2); }
void V_RCP_LEGACY_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x29, vdst, src0); }
void V_RCP_LEGACY_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x29, vdst, src0, src1, src2); }
void V_RCP_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x2A, vdst, src0); }
void V_RCP_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x2A, vdst, src0, src1, src2); }
void V_RCP_IFLAG_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x2B, vdst, src0); }
void V_RCP_IFLAG_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x2B, vdst, src0, src1, src2); }
void V_RSQ_CLAMP_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x2C, vdst, src0); }
void V_RSQ_CLAMP_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x2C, vdst, src0, src1, src2); }
void V_RSQ_LEGACY_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x2D, vdst, src0); }
void V_RSQ_LEGACY_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x2D, vdst, src0, src1, src2); }
void V_RSQ_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x2E, vdst, src0); }
void V_RSQ_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x2E, vdst, src0, src1, src2); }
void V_RCP_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x2F, vdst, src0); }
void V_RCP_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x2F, vdst, src0, src1, src2); }
void V_RCP_CLAMP_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x30, vdst, src0); }
void V_RCP_CLAMP_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x30, vdst, src0, src1, src2); }
void V_RSQ_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x31, vdst, src0); }
void V_RSQ_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x31, vdst, src0, src1, src2); }
void V_RSQ_CLAMP_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x32, vdst, src0); }
void V_RSQ_CLAMP_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x32, vdst, src0, src1, src2); }
void V_SQRT_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x33, vdst, src0); }
void V_SQRT_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x33, vdst, src0, src1, src2); }
void V_SQRT_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x34, vdst, src0); }
void V_SQRT_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x34, vdst, src0, src1, src2); }
void V_SIN_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x35, vdst, src0); }
void V_SIN_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x35, vdst, src0, src1, src2); }
void V_COS_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x36, vdst, src0); }
void V_COS_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x36, vdst, src0, src1, src2); }
void V_NOT_B32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x37, vdst, src0); }
void V_NOT_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x37, vdst, src0, src1, src2); }
void V_BFREV_B32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x38, vdst, src0); }
void V_BFREV_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x38, vdst, src0, src1, src2); }
void V_FFBH_U32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x39, vdst, src0); }
void V_FFBH_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x39, vdst, src0, src1, src2); }
void V_FFBL_B32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x3A, vdst, src0); }
void V_FFBL_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x3A, vdst, src0, src1, src2); }
void V_FFBH_I32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x3B, vdst, src0); }
void V_FFBH_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x3B, vdst, src0, src1, src2); }
void V_FREXP_EXP_I32_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x3C, vdst, src0); }
void V_FREXP_EXP_I32_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x3C, vdst, src0, src1, src2); }
void V_FREXP_MANT_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x3D, vdst, src0); }
void V_FREXP_MANT_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x3D, vdst, src0, src1, src2); }
void V_FRACT_F64(VGPR vdst, unsigned src0) { VOP1_OP(384+0x3E, vdst, src0); }
void V_FRACT_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x3E, vdst, src0, src1, src2); }
void V_FREXP_EXP_I32_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x3F, vdst, src0); }
void V_FREXP_EXP_I32_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x3F, vdst, src0, src1, src2); }
void V_FREXP_MANT_F32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x40, vdst, src0); }
void V_FREXP_MANT_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x40, vdst, src0, src1, src2); }
void V_CLREXCP(VGPR vdst, unsigned src0) { VOP1_OP(384+0x41, vdst, src0); }
void V_CLREXCP(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x41, vdst, src0, src1, src2); }
void V_MOVRELD_B32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x42, vdst, src0); }
void V_MOVRELD_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x42, vdst, src0, src1, src2); }
void V_MOVRELS_B32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x43, vdst, src0); }
void V_MOVRELS_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x43, vdst, src0, src1, src2); }
void V_MOVRELSD_B32(VGPR vdst, unsigned src0) { VOP1_OP(384+0x44, vdst, src0); }
void V_MOVRELSD_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(384+0x44, vdst, src0, src1, src2); }
void V_CNDMASK_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x00, vdst, src0, vsrc1); }
void V_CNDMASK_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x00, vdst, src0, src1, src2); }
void V_READLANE_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x01, vdst, src0, vsrc1); }
void V_READLANE_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x01, vdst, src0, src1, src2); }
void V_WRITELANE_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x02, vdst, src0, vsrc1); }
void V_WRITELANE_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x02, vdst, src0, src1, src2); }
void V_ADD_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x03, vdst, src0, vsrc1); }
void V_ADD_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x03, vdst, src0, src1, src2); }
void V_SUB_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x04, vdst, src0, vsrc1); }
void V_SUB_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x04, vdst, src0, src1, src2); }
void V_SUBREV_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x05, vdst, src0, vsrc1); }
void V_SUBREV_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x05, vdst, src0, src1, src2); }
void V_MAC_LEGACY_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x06, vdst, src0, vsrc1); }
void V_MAC_LEGACY_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x06, vdst, src0, src1, src2); }
void V_MUL_LEGACY_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x07, vdst, src0, vsrc1); }
void V_MUL_LEGACY_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x07, vdst, src0, src1, src2); }
void V_MUL_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x08, vdst, src0, vsrc1); }
void V_MUL_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x08, vdst, src0, src1, src2); }
void V_MUL_I32_I24(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x09, vdst, src0, vsrc1); }
void V_MUL_I32_I24(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x09, vdst, src0, src1, src2); }
void V_MUL_HI_I32_I24(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x0A, vdst, src0, vsrc1); }
void V_MUL_HI_I32_I24(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x0A, vdst, src0, src1, src2); }
void V_MUL_U32_U24(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x0B, vdst, src0, vsrc1); }
void V_MUL_U32_U24(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x0B, vdst, src0, src1, src2); }
void V_MUL_HI_U32_U24(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x0C, vdst, src0, vsrc1); }
void V_MUL_HI_U32_U24(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x0C, vdst, src0, src1, src2); }
void V_MIN_LEGACY_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x0D, vdst, src0, vsrc1); }
void V_MIN_LEGACY_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x0D, vdst, src0, src1, src2); }
void V_MAX_LEGACY_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x0E, vdst, src0, vsrc1); }
void V_MAX_LEGACY_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x0E, vdst, src0, src1, src2); }
void V_MIN_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x0F, vdst, src0, vsrc1); }
void V_MIN_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x0F, vdst, src0, src1, src2); }
void V_MAX_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x10, vdst, src0, vsrc1); }
void V_MAX_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x10, vdst, src0, src1, src2); }
void V_MIN_I32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x11, vdst, src0, vsrc1); }
void V_MIN_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x11, vdst, src0, src1, src2); }
void V_MAX_I32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x12, vdst, src0, vsrc1); }
void V_MAX_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x12, vdst, src0, src1, src2); }
void V_MIN_U32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x13, vdst, src0, vsrc1); }
void V_MIN_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x13, vdst, src0, src1, src2); }
void V_MAX_U32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x14, vdst, src0, vsrc1); }
void V_MAX_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x14, vdst, src0, src1, src2); }
void V_LSHR_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x15, vdst, src0, vsrc1); }
void V_LSHR_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x15, vdst, src0, src1, src2); }
void V_LSHRREV_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x16, vdst, src0, vsrc1); }
void V_LSHRREV_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x16, vdst, src0, src1, src2); }
void V_ASHR_I32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x17, vdst, src0, vsrc1); }
void V_ASHR_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x17, vdst, src0, src1, src2); }
void V_ASHRREV_I32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x18, vdst, src0, vsrc1); }
void V_ASHRREV_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x18, vdst, src0, src1, src2); }
void V_LSHL_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x19, vdst, src0, vsrc1); }
void V_LSHL_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x19, vdst, src0, src1, src2); }
void V_LSHLREV_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x1A, vdst, src0, vsrc1); }
void V_LSHLREV_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x1A, vdst, src0, src1, src2); }
void V_AND_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x1B, vdst, src0, vsrc1); }
void V_AND_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x1B, vdst, src0, src1, src2); }
void V_OR_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x1C, vdst, src0, vsrc1); }
void V_OR_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x1C, vdst, src0, src1, src2); }
void V_XOR_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x1D, vdst, src0, vsrc1); }
void V_XOR_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x1D, vdst, src0, src1, src2); }
void V_BFM_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x1E, vdst, src0, vsrc1); }
void V_BFM_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x1E, vdst, src0, src1, src2); }
void V_MAC_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x1F, vdst, src0, vsrc1); }
void V_MAC_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x1F, vdst, src0, src1, src2); }
void V_MADMK_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x20, vdst, src0, vsrc1); }
void V_MADMK_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x20, vdst, src0, src1, src2); }
void V_MADAK_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x21, vdst, src0, vsrc1); }
void V_MADAK_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x21, vdst, src0, src1, src2); }
void V_BCNT_U32_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x22, vdst, src0, vsrc1); }
void V_BCNT_U32_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x22, vdst, src0, src1, src2); }
void V_MBCNT_LO_U32_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x23, vdst, src0, vsrc1); }
void V_MBCNT_LO_U32_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x23, vdst, src0, src1, src2); }
void V_MBCNT_HI_U32_B32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x24, vdst, src0, vsrc1); }
void V_MBCNT_HI_U32_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x24, vdst, src0, src1, src2); }
void V_ADD_I32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x25, vdst, src0, vsrc1); }
void V_ADD_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x25, vdst, src0, src1, src2); }
void V_SUB_I32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x26, vdst, src0, vsrc1); }
void V_SUB_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x26, vdst, src0, src1, src2); }
void V_SUBREV_I32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x27, vdst, src0, vsrc1); }
void V_SUBREV_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x27, vdst, src0, src1, src2); }
void V_ADDC_U32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x28, vdst, src0, vsrc1); }
void V_ADDC_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x28, vdst, src0, src1, src2); }
void V_SUBB_U32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x29, vdst, src0, vsrc1); }
void V_SUBB_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x29, vdst, src0, src1, src2); }
void V_SUBBREV_U32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x2A, vdst, src0, vsrc1); }
void V_SUBBREV_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x2A, vdst, src0, src1, src2); }
void V_LDEXP_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x2B, vdst, src0, vsrc1); }
void V_LDEXP_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x2B, vdst, src0, src1, src2); }
void V_CVT_PKACCUM_U8_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x2C, vdst, src0, vsrc1); }
void V_CVT_PKACCUM_U8_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x2C, vdst, src0, src1, src2); }
void V_CVT_PKNORM_I16_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x2D, vdst, src0, vsrc1); }
void V_CVT_PKNORM_I16_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x2D, vdst, src0, src1, src2); }
void V_CVT_PKNORM_U16_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x2E, vdst, src0, vsrc1); }
void V_CVT_PKNORM_U16_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x2E, vdst, src0, src1, src2); }
void V_CVT_PKRTZ_F16_F32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x2F, vdst, src0, vsrc1); }
void V_CVT_PKRTZ_F16_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x2F, vdst, src0, src1, src2); }
void V_CVT_PK_U16_U32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x30, vdst, src0, vsrc1); }
void V_CVT_PK_U16_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x30, vdst, src0, src1, src2); }
void V_CVT_PK_I16_I32(VGPR vdst, unsigned src0, VGPR vsrc1) { VOP2_OP(0x31, vdst, src0, vsrc1); }
void V_CVT_PK_I16_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(256+0x31, vdst, src0, src1, src2); }
void V_MAD_LEGACY_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x140, vdst, src0, src1, src2); }
void V_MAD_LEGACY_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x140, vdst, sdst, src0, src1, src2); }
void V_MAD_LEGACY_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x140, sdst, src0, src1); }
void V_MAD_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x141, vdst, src0, src1, src2); }
void V_MAD_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x141, vdst, sdst, src0, src1, src2); }
void V_MAD_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x141, sdst, src0, src1); }
void V_MAD_I32_I24(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x142, vdst, src0, src1, src2); }
void V_MAD_I32_I24(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x142, vdst, sdst, src0, src1, src2); }
void V_MAD_I32_I24(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x142, sdst, src0, src1); }
void V_MAD_U32_U24(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x143, vdst, src0, src1, src2); }
void V_MAD_U32_U24(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x143, vdst, sdst, src0, src1, src2); }
void V_MAD_U32_U24(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x143, sdst, src0, src1); }
void V_CUBEID_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x144, vdst, src0, src1, src2); }
void V_CUBEID_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x144, vdst, sdst, src0, src1, src2); }
void V_CUBEID_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x144, sdst, src0, src1); }
void V_CUBESC_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x145, vdst, src0, src1, src2); }
void V_CUBESC_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x145, vdst, sdst, src0, src1, src2); }
void V_CUBESC_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x145, sdst, src0, src1); }
void V_CUBETC_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x146, vdst, src0, src1, src2); }
void V_CUBETC_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x146, vdst, sdst, src0, src1, src2); }
void V_CUBETC_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x146, sdst, src0, src1); }
void V_CUBEMA_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x147, vdst, src0, src1, src2); }
void V_CUBEMA_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x147, vdst, sdst, src0, src1, src2); }
void V_CUBEMA_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x147, sdst, src0, src1); }
void V_BFE_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x148, vdst, src0, src1, src2); }
void V_BFE_U32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x148, vdst, sdst, src0, src1, src2); }
void V_BFE_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x148, sdst, src0, src1); }
void V_BFE_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x149, vdst, src0, src1, src2); }
void V_BFE_I32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x149, vdst, sdst, src0, src1, src2); }
void V_BFE_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x149, sdst, src0, src1); }
void V_BFI_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x14A, vdst, src0, src1, src2); }
void V_BFI_B32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x14A, vdst, sdst, src0, src1, src2); }
void V_BFI_B32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x14A, sdst, src0, src1); }
void V_FMA_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x14B, vdst, src0, src1, src2); }
void V_FMA_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x14B, vdst, sdst, src0, src1, src2); }
void V_FMA_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x14B, sdst, src0, src1); }
void V_FMA_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x14C, vdst, src0, src1, src2); }
void V_FMA_F64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x14C, vdst, sdst, src0, src1, src2); }
void V_FMA_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x14C, sdst, src0, src1); }
void V_LERP_U8(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x14D, vdst, src0, src1, src2); }
void V_LERP_U8(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x14D, vdst, sdst, src0, src1, src2); }
void V_LERP_U8(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x14D, sdst, src0, src1); }
void V_ALIGNBIT_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x14E, vdst, src0, src1, src2); }
void V_ALIGNBIT_B32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x14E, vdst, sdst, src0, src1, src2); }
void V_ALIGNBIT_B32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x14E, sdst, src0, src1); }
void V_ALIGNBYTE_B32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x14F, vdst, src0, src1, src2); }
void V_ALIGNBYTE_B32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x14F, vdst, sdst, src0, src1, src2); }
void V_ALIGNBYTE_B32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x14F, sdst, src0, src1); }
void V_MULLIT_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x150, vdst, src0, src1, src2); }
void V_MULLIT_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x150, vdst, sdst, src0, src1, src2); }
void V_MULLIT_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x150, sdst, src0, src1); }
void V_MIN3_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x151, vdst, src0, src1, src2); }
void V_MIN3_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x151, vdst, sdst, src0, src1, src2); }
void V_MIN3_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x151, sdst, src0, src1); }
void V_MIN3_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x152, vdst, src0, src1, src2); }
void V_MIN3_I32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x152, vdst, sdst, src0, src1, src2); }
void V_MIN3_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x152, sdst, src0, src1); }
void V_MIN3_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x153, vdst, src0, src1, src2); }
void V_MIN3_U32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x153, vdst, sdst, src0, src1, src2); }
void V_MIN3_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x153, sdst, src0, src1); }
void V_MAX3_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x154, vdst, src0, src1, src2); }
void V_MAX3_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x154, vdst, sdst, src0, src1, src2); }
void V_MAX3_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x154, sdst, src0, src1); }
void V_MAX3_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x155, vdst, src0, src1, src2); }
void V_MAX3_I32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x155, vdst, sdst, src0, src1, src2); }
void V_MAX3_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x155, sdst, src0, src1); }
void V_MAX3_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x156, vdst, src0, src1, src2); }
void V_MAX3_U32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x156, vdst, sdst, src0, src1, src2); }
void V_MAX3_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x156, sdst, src0, src1); }
void V_MED3_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x157, vdst, src0, src1, src2); }
void V_MED3_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x157, vdst, sdst, src0, src1, src2); }
void V_MED3_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x157, sdst, src0, src1); }
void V_MED3_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x158, vdst, src0, src1, src2); }
void V_MED3_I32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x158, vdst, sdst, src0, src1, src2); }
void V_MED3_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x158, sdst, src0, src1); }
void V_MED3_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x159, vdst, src0, src1, src2); }
void V_MED3_U32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x159, vdst, sdst, src0, src1, src2); }
void V_MED3_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x159, sdst, src0, src1); }
void V_SAD_U8(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x15A, vdst, src0, src1, src2); }
void V_SAD_U8(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x15A, vdst, sdst, src0, src1, src2); }
void V_SAD_U8(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x15A, sdst, src0, src1); }
void V_SAD_HI_U8(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x15B, vdst, src0, src1, src2); }
void V_SAD_HI_U8(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x15B, vdst, sdst, src0, src1, src2); }
void V_SAD_HI_U8(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x15B, sdst, src0, src1); }
void V_SAD_U16(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x15C, vdst, src0, src1, src2); }
void V_SAD_U16(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x15C, vdst, sdst, src0, src1, src2); }
void V_SAD_U16(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x15C, sdst, src0, src1); }
void V_SAD_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x15D, vdst, src0, src1, src2); }
void V_SAD_U32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x15D, vdst, sdst, src0, src1, src2); }
void V_SAD_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x15D, sdst, src0, src1); }
void V_CVT_PK_U8_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x15E, vdst, src0, src1, src2); }
void V_CVT_PK_U8_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x15E, vdst, sdst, src0, src1, src2); }
void V_CVT_PK_U8_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x15E, sdst, src0, src1); }
void V_DIV_FIXUP_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x15F, vdst, src0, src1, src2); }
void V_DIV_FIXUP_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x15F, vdst, sdst, src0, src1, src2); }
void V_DIV_FIXUP_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x15F, sdst, src0, src1); }
void V_DIV_FIXUP_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x160, vdst, src0, src1, src2); }
void V_DIV_FIXUP_F64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x160, vdst, sdst, src0, src1, src2); }
void V_DIV_FIXUP_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x160, sdst, src0, src1); }
void V_LSHL_B64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x161, vdst, src0, src1, src2); }
void V_LSHL_B64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x161, vdst, sdst, src0, src1, src2); }
void V_LSHL_B64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x161, sdst, src0, src1); }
void V_LSHR_B64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x162, vdst, src0, src1, src2); }
void V_LSHR_B64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x162, vdst, sdst, src0, src1, src2); }
void V_LSHR_B64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x162, sdst, src0, src1); }
void V_ASHR_I64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x163, vdst, src0, src1, src2); }
void V_ASHR_I64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x163, vdst, sdst, src0, src1, src2); }
void V_ASHR_I64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x163, sdst, src0, src1); }
void V_ADD_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x164, vdst, src0, src1, src2); }
void V_ADD_F64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x164, vdst, sdst, src0, src1, src2); }
void V_ADD_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x164, sdst, src0, src1); }
void V_MUL_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x165, vdst, src0, src1, src2); }
void V_MUL_F64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x165, vdst, sdst, src0, src1, src2); }
void V_MUL_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x165, sdst, src0, src1); }
void V_MIN_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x166, vdst, src0, src1, src2); }
void V_MIN_F64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x166, vdst, sdst, src0, src1, src2); }
void V_MIN_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x166, sdst, src0, src1); }
void V_MAX_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x167, vdst, src0, src1, src2); }
void V_MAX_F64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x167, vdst, sdst, src0, src1, src2); }
void V_MAX_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x167, sdst, src0, src1); }
void V_LDEXP_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x168, vdst, src0, src1, src2); }
void V_LDEXP_F64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x168, vdst, sdst, src0, src1, src2); }
void V_LDEXP_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x168, sdst, src0, src1); }
void V_MUL_LO_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x169, vdst, src0, src1, src2); }
void V_MUL_LO_U32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x169, vdst, sdst, src0, src1, src2); }
void V_MUL_LO_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x169, sdst, src0, src1); }
void V_MUL_HI_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x16A, vdst, src0, src1, src2); }
void V_MUL_HI_U32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x16A, vdst, sdst, src0, src1, src2); }
void V_MUL_HI_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x16A, sdst, src0, src1); }
void V_MUL_LO_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x16B, vdst, src0, src1, src2); }
void V_MUL_LO_I32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x16B, vdst, sdst, src0, src1, src2); }
void V_MUL_LO_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x16B, sdst, src0, src1); }
void V_MUL_HI_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x16C, vdst, src0, src1, src2); }
void V_MUL_HI_I32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x16C, vdst, sdst, src0, src1, src2); }
void V_MUL_HI_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x16C, sdst, src0, src1); }
void V_DIV_FMAS_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x16F, vdst, src0, src1, src2); }
void V_DIV_FMAS_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x16F, vdst, sdst, src0, src1, src2); }
void V_DIV_FMAS_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x16F, sdst, src0, src1); }
void V_DIV_FMAS_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x170, vdst, src0, src1, src2); }
void V_DIV_FMAS_F64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x170, vdst, sdst, src0, src1, src2); }
void V_DIV_FMAS_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x170, sdst, src0, src1); }
void V_MSAD_U8(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x171, vdst, src0, src1, src2); }
void V_MSAD_U8(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x171, vdst, sdst, src0, src1, src2); }
void V_MSAD_U8(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x171, sdst, src0, src1); }
void V_QSAD_PK_U16_U8(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x172, vdst, src0, src1, src2); }
void V_QSAD_PK_U16_U8(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x172, vdst, sdst, src0, src1, src2); }
void V_QSAD_PK_U16_U8(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x172, sdst, src0, src1); }
void V_MQSAD_PK_U16_U8(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x173, vdst, src0, src1, src2); }
void V_MQSAD_PK_U16_U8(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x173, vdst, sdst, src0, src1, src2); }
void V_MQSAD_PK_U16_U8(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x173, sdst, src0, src1); }
void V_TRIG_PREOP_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x174, vdst, src0, src1, src2); }
void V_TRIG_PREOP_F64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x174, vdst, sdst, src0, src1, src2); }
void V_TRIG_PREOP_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x174, sdst, src0, src1); }
void V_MQSAD_U32_U8(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x175, vdst, src0, src1, src2); }
void V_MQSAD_U32_U8(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x175, vdst, sdst, src0, src1, src2); }
void V_MQSAD_U32_U8(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x175, sdst, src0, src1); }
void V_MAD_U64_U32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x176, vdst, src0, src1, src2); }
void V_MAD_U64_U32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x176, vdst, sdst, src0, src1, src2); }
void V_MAD_U64_U32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x176, sdst, src0, src1); }
void V_MAD_I64_I32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x177, vdst, src0, src1, src2); }
void V_MAD_I64_I32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x177, vdst, sdst, src0, src1, src2); }
void V_MAD_I64_I32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x177, sdst, src0, src1); }
void V_DIV_SCALE_F32(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x16D, vdst, src0, src1, src2); }
void V_DIV_SCALE_F32(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x16D, vdst, sdst, src0, src1, src2); }
void V_DIV_SCALE_F32(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x16D, sdst, src0, src1); }
void V_DIV_SCALE_F64(VGPR vdst, unsigned src0, unsigned src1, unsigned src2) { VOP3A_OP(0x16E, vdst, src0, src1, src2); }
void V_DIV_SCALE_F64(VGPR vdst, unsigned sdst, unsigned src0, unsigned src1, unsigned src2) { VOP3B_OP(0x16E, vdst, sdst, src0, src1, src2); }
void V_DIV_SCALE_F64(unsigned sdst, unsigned src0, unsigned src1) { VOP3C_OP(0x16E, sdst, src0, src1); }
void S_LOAD_DWORD(SGPR_Indexed src0, SGPR_Indexed src1, unsigned imm_offset) { SMRD_OP(0x00, src0, src1, imm_offset); }
void S_LOAD_DWORDX2(SGPR_Indexed src0, SGPR_Indexed src1, unsigned imm_offset) { SMRD_OP(0x01, src0, src1, imm_offset); }
void S_LOAD_DWORDX4(SGPR_Indexed src0, SGPR_Indexed src1, unsigned imm_offset) { SMRD_OP(0x02, src0, src1, imm_offset); }
void S_LOAD_DWORDX8(SGPR_Indexed src0, SGPR_Indexed src1, unsigned imm_offset) { SMRD_OP(0x03, src0, src1, imm_offset); }
void S_LOAD_DWORDX16(SGPR_Indexed src0, SGPR_Indexed src1, unsigned imm_offset) { SMRD_OP(0x04, src0, src1, imm_offset); }
void S_BUFFER_LOAD_DWORD(SGPR_Indexed src0, SGPR_Indexed src1, unsigned imm_offset) { SMRD_OP(0x08, src0, src1, imm_offset); }
void S_BUFFER_LOAD_DWORDX2(SGPR_Indexed src0, SGPR_Indexed src1, unsigned imm_offset) { SMRD_OP(0x09, src0, src1, imm_offset); }
void S_BUFFER_LOAD_DWORDX4(SGPR_Indexed src0, SGPR_Indexed src1, unsigned imm_offset) { SMRD_OP(0x0A, src0, src1, imm_offset); }
void S_BUFFER_LOAD_DWORDX8(SGPR_Indexed src0, SGPR_Indexed src1, unsigned imm_offset) { SMRD_OP(0x0B, src0, src1, imm_offset); }
void S_BUFFER_LOAD_DWORDX16(SGPR_Indexed src0, SGPR_Indexed src1, unsigned imm_offset) { SMRD_OP(0x0C, src0, src1, imm_offset); }
void S_MEMTIME(SGPR_Indexed src0, SGPR_Indexed src1, unsigned imm_offset) { SMRD_OP(0x1E, src0, src1, imm_offset); }
void S_DCACHE_INV() { SMRD_OP(0x1F, {}, {}, 0); }
void V_INTERP_P1_F32(VGPR vdst, VGPR vsrc, AttributeElement a) { VINTRP_OP(0, vdst, vsrc, a); }
void V_INTERP_P2_F32(VGPR vdst, VGPR vsrc, AttributeElement a) { VINTRP_OP(1, vdst, vsrc, a); }
void V_INTERP_MOV_F32(VGPR vdst, VGPR vsrc, AttributeElement a) { VINTRP_OP(2, vdst, vsrc, a); }
void BUFFER_LOAD_FORMAT_X(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x00, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_FORMAT_X(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x00, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_FORMAT_XY(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x01, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_FORMAT_XY(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x01, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_FORMAT_XYZ(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x02, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_FORMAT_XYZ(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x02, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_FORMAT_XYZW(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x03, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_FORMAT_XYZW(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x03, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_FORMAT_X(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x04, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_FORMAT_X(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x04, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_FORMAT_XY(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x05, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_FORMAT_XY(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x05, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_FORMAT_XYZ(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x06, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_FORMAT_XYZ(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x06, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_FORMAT_XYZW(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x07, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_FORMAT_XYZW(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x07, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_UBYTE(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x08, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_UBYTE(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x08, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_SBYTE(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x09, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_SBYTE(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x09, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_USHORT(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x0A, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_USHORT(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x0A, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_SSHORT(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x0B, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_SSHORT(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x0B, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_DWORD(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x0C, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_DWORD(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x0C, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_DWORDX2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x0D, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_DWORDX2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x0D, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_DWORDX4(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x0E, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_DWORDX4(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x0E, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_DWORDX3(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x0F, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_LOAD_DWORDX3(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x0F, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_BYTE(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x18, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_BYTE(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x18, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_SHORT(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x1A, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_SHORT(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x1A, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_DWORD(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x1C, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_DWORD(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x1C, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_DWORDX2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x1D, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_DWORDX2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x1D, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_DWORDX4(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x1E, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_DWORDX4(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x1E, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_DWORDX3(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x1F, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_STORE_DWORDX3(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x1F, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SWAP(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x30, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SWAP(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x30, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_CMPSWAP(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x31, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_CMPSWAP(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x31, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_ADD(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x32, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_ADD(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x32, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SUB(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x33, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SUB(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x33, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SMIN(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x35, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SMIN(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x35, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_UMIN(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x36, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_UMIN(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x36, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SMAX(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x37, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SMAX(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x37, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_UMAX(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x38, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_UMAX(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x38, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_AND(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x39, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_AND(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x39, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_OR(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x3a, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_OR(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x3a, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_XOR(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x3b, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_XOR(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x3b, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_INC(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x3c, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_INC(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x3c, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_DEC(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x3d, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_DEC(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x3d, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_FCMPSWAP(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x3e, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_FCMPSWAP(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x3e, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_FMIN(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x3f, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_FMIN(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x3f, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_FMAX(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x40, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_FMAX(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x40, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SWAP_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x50, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SWAP_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x50, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_CMPSWAP_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x51, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_CMPSWAP_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x51, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_ADD_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x52, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_ADD_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x52, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SUB_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x53, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SUB_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x53, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SMIN_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x55, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SMIN_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x55, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_UMIN_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x56, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_UMIN_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x56, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SMAX_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x57, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_SMAX_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x57, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_UMAX_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x58, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_UMAX_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x58, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_AND_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x59, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_AND_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x59, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_OR_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x5a, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_OR_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x5a, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_XOR_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x5b, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_XOR_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x5b, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_INC_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x5c, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_INC_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x5c, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_DEC_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x5d, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_DEC_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x5d, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_FCMPSWAP_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x5e, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_FCMPSWAP_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x5e, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_FMIN_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x5f, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_FMIN_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x5f, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_FMAX_X2(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x60, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_ATOMIC_FMAX_X2(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x60, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_WBINVL1(VGPR vdata, VGPR vaddr, unsigned svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x71, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
void BUFFER_WBINVL1(VGPR_Indexed vdata, VGPR vaddr, SGPR_Indexed svsharp, unsigned imm_offset, int32_t soffset, BufFlags flags) { MUBUF_OP(0x71, vdata, vaddr, svsharp, imm_offset, soffset, flags); }
