C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/zynq_ultra_ps_e_vip_v1_0_13
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap zynq_ultra_ps_e_vip_v1_0_13 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/zynq_ultra_ps_e_vip_v1_0_13
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L axi_vip_v1_1_13 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -svinputport=relaxed -work zynq_ultra_ps_e_vip_v1_0_13 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/zynq_ultra_ps_e_vip_v1_0_13/.cxl.systemverilog.zynq_ultra_ps_e_vip_v1_0_13.zynq_ultra_ps_e_vip_v1_0_13.nt64.cmf
