# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# source "/home/mozerpol/Downloads/Vunit/UART/vunit_out/test_output/tb_lib.tb_example.test_send_one_byte_9d4f4eaff37d4672b1c1de729cff21ae734fdc3e/modelsim/gui.do"
# vsim -modelsimini /home/mozerpol/Downloads/Vunit/UART/vunit_out/modelsim/modelsim.ini -wlf /home/mozerpol/Downloads/Vunit/UART/vunit_out/test_output/tb_lib.tb_example.test_send_one_byte_9d4f4eaff37d4672b1c1de729cff21ae734fdc3e/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.tb_example(tb) -coverage -voptargs="+acc" -L vunit_lib -L osvvm -L tb_lib -g/tb_example/runner_cfg="active python runner : true,enabled_test_cases : test_send_one_byte,output path : /home/mozerpol/Downloads/Vunit/UART/vunit_out/test_output/tb_lib.tb_example.test_send_one_byte_9d4f4eaff37d4672b1c1de729cff21ae734fdc3e/,tb path : /home/mozerpol/Downloads/Vunit/UART/,use_color : false" 
# Start time: 10:21:51 on Feb 14,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Fatal: (vsim-3350) Generic "C_BAUD_TB" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /tb_example File: /home/mozerpol/Downloads/Vunit/UART/test.vhdl Line: 11
# FATAL ERROR while loading design
# Error loading design
# End time: 10:21:51 on Feb 14,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Sourcing file /home/mozerpol/Downloads/Vunit/UART/waveforms.do from modelsim.init_file.gui
# List of VUnit commands:
# vunit_help
#   - Prints this help
# vunit_load [vsim_extra_args]
#   - Load design with correct generics for the test
#   - Optional first argument are passed as extra flags to vsim
# vunit_user_init
#   - Re-runs the user defined init file
# vunit_run
#   - Run test, must do vunit_load first
# vunit_compile
#   - Recompiles the source files
# vunit_restart
#   - Recompiles the source files
#   - and re-runs the simulation if the compile was successful
