;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 271, 60
	CMP -7, <-420
	SLT -700, -10
	SLT -700, -10
	SUB 0, 120
	SLT @13, 0
	SUB @1, @42
	SUB #1, 0
	ADD 210, 31
	SUB 31, 211
	SUB 31, 211
	SUB #16, 87
	SUB #16, 87
	SUB @121, 103
	ADD 270, 60
	ADD 271, 60
	CMP 3, @221
	CMP -7, <-420
	ADD 270, 60
	DJN 160, 871
	SUB 0, 712
	SLT <0, -5
	CMP #1, 0
	SLT <0, -5
	SLT @113, 0
	CMP @13, 0
	CMP @13, 0
	SLT @13, 0
	CMP @13, 0
	SLT <0, -5
	SLT <0, -5
	SPL 0, <2
	ADD 271, 60
	SPL 1, <42
	CMP #561, 0
	SLT <0, -5
	SLT @113, 0
	SUB @-121, 403
	SUB 12, @10
	ADD 300, 90
	SUB 3, @221
	SUB 3, @221
	SPL 0, <-22
	DJN -1, @-20
	SUB 300, 90
	DJN -1, @-20
	CMP -7, <-420
	DJN -1, @-20
