
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003823                       # Number of seconds simulated
sim_ticks                                  3822890451                       # Number of ticks simulated
final_tick                               533394234705                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141747                       # Simulator instruction rate (inst/s)
host_op_rate                                   183572                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 136815                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927080                       # Number of bytes of host memory used
host_seconds                                 27942.05                       # Real time elapsed on the host
sim_insts                                  3960695765                       # Number of instructions simulated
sim_ops                                    5129372381                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       404224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       280576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       422400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       173696                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1303424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       260608                       # Number of bytes written to this memory
system.physmem.bytes_written::total            260608                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3158                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2192                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3300                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1357                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10183                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2036                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2036                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1506713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    105737793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1439748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     73393680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1439748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    110492311                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1506713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     45435778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               340952485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1506713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1439748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1439748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1506713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5892923                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          68170408                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               68170408                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          68170408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1506713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    105737793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1439748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     73393680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1439748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    110492311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1506713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     45435778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              409122893                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085432                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533476                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206502                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258203                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195414                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299432                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16790984                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085432                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494846                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039095                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        966380                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632558                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92213                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8712399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5114747     58.71%     58.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354839      4.07%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337591      3.87%     66.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316121      3.63%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260960      3.00%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188173      2.16%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134217      1.54%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208744      2.40%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797007     20.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8712399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.336558                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.831556                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474296                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       932407                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437521                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42594                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825578                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496745                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19964705                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10439                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825578                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657291                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         538351                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       110211                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290196                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290769                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19364928                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          119                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        158663                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26848476                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90202269                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90202269                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10053306                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3603                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1874                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           709362                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1013997                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23943                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413957                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18051124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604410                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23656                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17486993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          233                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8712399                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.676279                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.835948                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3228584     37.06%     37.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1715750     19.69%     56.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1357097     15.58%     72.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815721      9.36%     81.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834427      9.58%     91.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381292      4.38%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242889      2.79%     98.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67311      0.77%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69328      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8712399                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63493     58.64%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20479     18.91%     77.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24305     22.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011415     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200604      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542963     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847834      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604410                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.593045                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108277                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007414                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38053149                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23772932                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235376                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712687                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45679                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668283                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232026                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825578                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         448070                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18054612                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900645                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1013997                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1865                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9937                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1434                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238615                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365521                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465779                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238886                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300411                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019017                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834632                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.566988                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245853                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235376                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203604                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24902313                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.552791                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369588                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816208                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205637                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7886821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.551854                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.101316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3297042     41.80%     41.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049469     25.99%     67.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849470     10.77%     78.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431897      5.48%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449118      5.69%     89.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226135      2.87%     92.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155862      1.98%     94.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89852      1.14%     95.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337976      4.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7886821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337976                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25604088                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36936923                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 455205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.916760                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.916760                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.090798                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.090798                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64935264                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19477221                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18727991                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3121811                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2720117                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204735                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1575010                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1512336                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          219933                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6301                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3809061                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17322597                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3121811                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1732269                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3673995                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         950110                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        424623                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1873198                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        98495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8651783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.310374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.289373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4977788     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          656678      7.59%     65.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          324893      3.76%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          241382      2.79%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          199810      2.31%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          172153      1.99%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59592      0.69%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          215212      2.49%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1804275     20.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8651783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.340526                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.889545                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3944538                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       398147                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3550234                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17856                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        741004                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345192                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3113                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19388877                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4697                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        741004                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4109412                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         195017                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46291                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3401709                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       158346                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18779605                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78441                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        66103                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24898153                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85531520                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85531520                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16393096                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8505028                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2361                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1254                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           402487                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2861283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       653819                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8104                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       199530                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17676008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2369                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15083578                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19612                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5055969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13801212                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8651783                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743407                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858745                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3106121     35.90%     35.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1845642     21.33%     57.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       926202     10.71%     67.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1088433     12.58%     80.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       818808      9.46%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       524323      6.06%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       224110      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66426      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51718      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8651783                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64012     72.95%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13693     15.61%     88.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10039     11.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11849570     78.56%     78.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120681      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1101      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2568531     17.03%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       543695      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15083578                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.645313                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87744                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38926293                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22734460                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14567759                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15171322                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24196                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       793867                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169650                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        741004                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         125328                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7999                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17678377                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68875                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2861283                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       653819                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1249                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104023                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224299                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14759669                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2458327                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       323907                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2987686                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2211653                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            529359                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.609981                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14594554                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14567759                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8777308                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21672583                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.589048                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404996                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10984755                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12498028                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5180474                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202815                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7910779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.579873                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.293512                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3697563     46.74%     46.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1686642     21.32%     68.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       915615     11.57%     79.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       334179      4.22%     83.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       287648      3.64%     87.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       127131      1.61%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       310836      3.93%     93.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82964      1.05%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       468201      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7910779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10984755                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12498028                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2551585                       # Number of memory references committed
system.switch_cpus1.commit.loads              2067416                       # Number of loads committed
system.switch_cpus1.commit.membars               1118                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1954466                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10915674                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170255                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       468201                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25120976                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36098978                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 515821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10984755                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12498028                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10984755                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834575                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834575                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.198214                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.198214                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68318032                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19134755                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19973867                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2244                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3075961                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2496620                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       209557                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1267566                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1208619                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          327173                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9038                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3221104                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16961731                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3075961                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1535792                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3581601                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1103617                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        768619                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1584444                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95372                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8460555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.472281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.310081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4878954     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          225612      2.67%     60.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          255331      3.02%     63.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          466007      5.51%     68.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          207834      2.46%     71.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          320994      3.79%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          176239      2.08%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          147837      1.75%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1781747     21.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8460555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.335525                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.850181                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3400304                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       721144                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3416988                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34947                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        887169                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       522242                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2776                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20189500                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4739                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        887169                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3585638                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         154572                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       310108                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3262406                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       260655                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19403219                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         4640                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        139824                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        76106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1128                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27175988                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90388656                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90388656                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16709156                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10466814                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4091                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2465                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           669703                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1813035                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       925166                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13253                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       350210                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18231480                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4103                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14670339                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29113                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6159462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18466978                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          802                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8460555                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.733969                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914372                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3080524     36.41%     36.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1740796     20.58%     56.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1224938     14.48%     71.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       831868      9.83%     81.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       681691      8.06%     89.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       375769      4.44%     93.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       368560      4.36%     98.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        84178      0.99%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        72231      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8460555                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106171     76.96%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15215     11.03%     87.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16562     12.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12234858     83.40%     83.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       207679      1.42%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1616      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1462506      9.97%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       763680      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14670339                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.600237                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             137950                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009403                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37968295                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24395204                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14248404                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14808289                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28918                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       710807                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       234439                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        887169                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          61056                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8605                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18235586                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63119                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1813035                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       925166                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2458                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6199                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120930                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       244247                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14396059                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1364243                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       274279                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2100498                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2038782                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            736255                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.570319                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14259556                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14248404                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9329546                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26177125                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.554212                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356401                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9793677                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12028626                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6207024                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212262                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7573386                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.588276                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.148152                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3109693     41.06%     41.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2006670     26.50%     67.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       821951     10.85%     78.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       411017      5.43%     83.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       422020      5.57%     89.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166931      2.20%     91.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       182589      2.41%     94.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93386      1.23%     95.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       359129      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7573386                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9793677                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12028626                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1792952                       # Number of memory references committed
system.switch_cpus2.commit.loads              1102225                       # Number of loads committed
system.switch_cpus2.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1729362                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10836812                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       244745                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       359129                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25449738                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37359333                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 707049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9793677                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12028626                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9793677                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.936074                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.936074                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.068292                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.068292                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64715628                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19701041                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18678714                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3292                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3333826                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2715457                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       220504                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1353178                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1293310                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          355717                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9808                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3429140                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18209686                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3333826                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1649027                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3812955                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1190155                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        617569                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1682174                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        94836                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8826211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.556162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.366250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5013256     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          265607      3.01%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          275331      3.12%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          437505      4.96%     67.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          206185      2.34%     70.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          293195      3.32%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          196884      2.23%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          145562      1.65%     77.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1992686     22.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8826211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363653                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.986308                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3612741                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       569781                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3647519                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        30620                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        965549                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       565764                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          996                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21754246                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         3803                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        965549                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3795115                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         110305                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       222821                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3493554                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       238859                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20968514                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           63                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        137941                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        70796                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     29353334                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     97758720                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     97758720                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17903597                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11449681                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3598                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1833                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           628348                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1954006                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1008340                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10756                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       364459                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19656446                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15601420                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28110                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6780609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20951333                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8826211                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.767624                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.926883                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3121109     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1884474     21.35%     56.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1251903     14.18%     70.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       833336      9.44%     80.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       758692      8.60%     88.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       428580      4.86%     93.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       382489      4.33%     98.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        84494      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        81134      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8826211                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         117579     77.72%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17363     11.48%     89.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16334     10.80%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13023907     83.48%     83.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       207627      1.33%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1761      0.01%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1546203      9.91%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       821922      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15601420                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.701799                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             151276                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009696                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     40208435                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26440796                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15157254                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15752696                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        22335                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       782123                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       266459                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        965549                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          65342                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13386                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19660065                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        48245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1954006                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1008340                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1830                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11118                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131824                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       125364                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       257188                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15321031                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1444308                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       280387                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2237516                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2177907                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            793208                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.671214                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15168727                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15157254                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9951465                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28295002                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.653350                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351704                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10433217                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12846173                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6813915                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3585                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       222554                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7860662                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634236                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.168076                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3067432     39.02%     39.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2198462     27.97%     66.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       873477     11.11%     78.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       437963      5.57%     83.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       405098      5.15%     88.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       184895      2.35%     91.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       200952      2.56%     93.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       102775      1.31%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       389608      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7860662                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10433217                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12846173                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1913754                       # Number of memory references committed
system.switch_cpus3.commit.loads              1171876                       # Number of loads committed
system.switch_cpus3.commit.membars               1786                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1854889                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11572624                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       264902                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       389608                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            27130973                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           40286813                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4044                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 341393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10433217                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12846173                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10433217                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.878694                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.878694                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.138053                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.138053                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68786540                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21018529                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       20025620                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3572                       # number of misc regfile writes
system.l20.replacements                          3203                       # number of replacements
system.l20.tagsinuse                      2047.134506                       # Cycle average of tags in use
system.l20.total_refs                          311714                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5251                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.362788                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.385831                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    20.697815                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1109.265019                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           909.785842                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003606                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.010106                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.541633                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.444231                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999577                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7224                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7225                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1172                       # number of Writeback hits
system.l20.Writeback_hits::total                 1172                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         7272                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7273                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         7272                       # number of overall hits
system.l20.overall_hits::total                   7273                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3158                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3203                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3158                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3203                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3158                       # number of overall misses
system.l20.overall_misses::total                 3203                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13025738                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    519784961                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      532810699                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13025738                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    519784961                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       532810699                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13025738                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    519784961                       # number of overall miss cycles
system.l20.overall_miss_latency::total      532810699                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10382                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10428                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1172                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1172                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10430                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10476                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10430                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10476                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.304180                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.307154                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.302780                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.305746                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.302780                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.305746                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 164593.084547                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166347.392757                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 164593.084547                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166347.392757                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 164593.084547                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166347.392757                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 594                       # number of writebacks
system.l20.writebacks::total                      594                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3158                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3203                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3158                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3203                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3158                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3203                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     12512101                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    483848700                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    496360801                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     12512101                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    483848700                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    496360801                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     12512101                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    483848700                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    496360801                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.304180                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.307154                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.302780                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.305746                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.302780                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.305746                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 278046.688889                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 153213.647878                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154967.468311                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 278046.688889                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 153213.647878                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154967.468311                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 278046.688889                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 153213.647878                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154967.468311                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2235                       # number of replacements
system.l21.tagsinuse                      2047.555430                       # Cycle average of tags in use
system.l21.total_refs                           93623                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4283                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.859211                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           34.305872                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    28.242751                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1028.887627                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           956.119179                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016751                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.013790                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.502387                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.466855                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999783                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3566                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3569                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             853                       # number of Writeback hits
system.l21.Writeback_hits::total                  853                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3590                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3593                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3590                       # number of overall hits
system.l21.overall_hits::total                   3593                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2192                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2235                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2192                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2235                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2192                       # number of overall misses
system.l21.overall_misses::total                 2235                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     11905626                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    306056586                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      317962212                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     11905626                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    306056586                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       317962212                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     11905626                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    306056586                       # number of overall miss cycles
system.l21.overall_miss_latency::total      317962212                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5758                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5804                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          853                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              853                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5782                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5828                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5782                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5828                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.380688                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.385079                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.379108                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.383493                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.934783                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.379108                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.383493                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 276875.023256                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 139624.354927                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 142264.971812                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 276875.023256                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 139624.354927                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 142264.971812                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 276875.023256                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 139624.354927                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 142264.971812                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 331                       # number of writebacks
system.l21.writebacks::total                      331                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2192                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2235                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2192                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2235                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2192                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2235                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     11404350                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    280012924                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    291417274                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     11404350                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    280012924                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    291417274                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     11404350                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    280012924                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    291417274                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.380688                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.385079                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.379108                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.383493                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.934783                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.379108                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.383493                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 265217.441860                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127743.122263                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 130388.042058                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 265217.441860                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 127743.122263                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 130388.042058                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 265217.441860                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 127743.122263                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 130388.042058                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3343                       # number of replacements
system.l22.tagsinuse                      2046.592869                       # Cycle average of tags in use
system.l22.total_refs                          130279                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5386                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.188452                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           11.120416                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    28.917653                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   912.243710                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1094.311091                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.005430                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.014120                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.445431                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.534332                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999313                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4077                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4081                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l22.Writeback_hits::total                  953                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           61                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   61                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4138                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4142                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4138                       # number of overall hits
system.l22.overall_hits::total                   4142                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3300                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3343                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3300                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3343                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3300                       # number of overall misses
system.l22.overall_misses::total                 3343                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     13671308                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    566606232                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      580277540                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     13671308                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    566606232                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       580277540                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     13671308                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    566606232                       # number of overall miss cycles
system.l22.overall_miss_latency::total      580277540                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           47                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7377                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7424                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           61                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               61                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7438                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7485                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7438                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7485                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.447336                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.450296                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.443668                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.446627                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.443668                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.446627                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 317937.395349                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 171698.858182                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 173579.880347                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 317937.395349                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 171698.858182                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 173579.880347                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 317937.395349                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 171698.858182                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 173579.880347                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 501                       # number of writebacks
system.l22.writebacks::total                      501                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3300                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3343                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3300                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3343                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3300                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3343                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     13182202                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    529025156                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    542207358                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     13182202                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    529025156                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    542207358                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     13182202                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    529025156                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    542207358                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.447336                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.450296                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.443668                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.446627                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.443668                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.446627                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 306562.837209                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 160310.653333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 162191.851032                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 306562.837209                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 160310.653333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 162191.851032                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 306562.837209                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 160310.653333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 162191.851032                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1405                       # number of replacements
system.l23.tagsinuse                      2046.377565                       # Cycle average of tags in use
system.l23.total_refs                          189358                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3453                       # Sample count of references to valid blocks.
system.l23.avg_refs                         54.838691                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           28.527297                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    36.046489                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   652.389707                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1329.414071                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013929                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.017601                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.318550                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.649128                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999208                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3281                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3283                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1045                       # number of Writeback hits
system.l23.Writeback_hits::total                 1045                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3333                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3335                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3333                       # number of overall hits
system.l23.overall_hits::total                   3335                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1358                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1403                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1358                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1403                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1358                       # number of overall misses
system.l23.overall_misses::total                 1403                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     10928164                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    214098824                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      225026988                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     10928164                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    214098824                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       225026988                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     10928164                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    214098824                       # number of overall miss cycles
system.l23.overall_miss_latency::total      225026988                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           47                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4639                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4686                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1045                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1045                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           47                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4691                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4738                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           47                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4691                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4738                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.957447                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.292736                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.299402                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.957447                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.289491                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.296117                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.957447                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.289491                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.296117                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 242848.088889                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 157657.455081                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 160389.870278                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 242848.088889                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 157657.455081                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 160389.870278                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 242848.088889                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 157657.455081                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 160389.870278                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 610                       # number of writebacks
system.l23.writebacks::total                      610                       # number of writebacks
system.l23.ReadReq_mshr_hits::switch_cpus3.data            1                       # number of ReadReq MSHR hits
system.l23.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l23.demand_mshr_hits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l23.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l23.overall_mshr_hits::switch_cpus3.data            1                       # number of overall MSHR hits
system.l23.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1357                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1402                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1357                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1402                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1357                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1402                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     10411322                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    198395715                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    208807037                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     10411322                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    198395715                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    208807037                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     10411322                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    198395715                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    208807037                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.292520                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.299189                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.957447                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.289277                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.295905                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.957447                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.289277                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.295905                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 231362.711111                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146201.705969                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 148935.119116                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 231362.711111                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 146201.705969                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 148935.119116                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 231362.711111                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 146201.705969                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 148935.119116                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               578.659494                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641178                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706373.386712                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.881066                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.778428                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067117                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860222                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927339                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632484                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632484                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632484                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632484                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632484                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632484                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     19667057                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19667057                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     19667057                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19667057                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     19667057                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19667057                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632558                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632558                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632558                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632558                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632558                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 265771.040541                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 265771.040541                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 265771.040541                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 265771.040541                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 265771.040541                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 265771.040541                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           28                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13133908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13133908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13133908                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 285519.739130                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10430                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374015                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10686                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16317.987554                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.375680                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.624320                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899905                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100095                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129251                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1753                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1753                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907732                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907732                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907732                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907732                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37253                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37417                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37417                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37417                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37417                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2423977422                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2423977422                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4834528                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4834528                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2428811950                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2428811950                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2428811950                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2428811950                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166504                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166504                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945149                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945149                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945149                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945149                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031936                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031936                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019236                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019236                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019236                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019236                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65067.979008                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65067.979008                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29478.829268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29478.829268                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64911.990539                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64911.990539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64911.990539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64911.990539                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1172                       # number of writebacks
system.cpu0.dcache.writebacks::total             1172                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26871                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26871                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26987                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26987                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10382                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10382                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10430                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    584198772                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    584198772                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       866655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       866655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    585065427                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    585065427                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    585065427                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    585065427                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005362                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005362                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005362                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005362                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56270.349836                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56270.349836                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18055.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18055.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56094.480058                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56094.480058                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56094.480058                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56094.480058                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               558.046864                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913314449                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1619351.859929                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.593534                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.453330                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068259                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.826047                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894306                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1873140                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1873140                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1873140                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1873140                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1873140                       # number of overall hits
system.cpu1.icache.overall_hits::total        1873140                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     14430000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14430000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     14430000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14430000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     14430000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14430000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1873198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1873198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1873198                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1873198                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1873198                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1873198                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 248793.103448                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 248793.103448                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 248793.103448                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 248793.103448                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 248793.103448                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 248793.103448                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     12090696                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12090696                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     12090696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12090696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     12090696                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12090696                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 262841.217391                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 262841.217391                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 262841.217391                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 262841.217391                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 262841.217391                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 262841.217391                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5782                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206929402                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6038                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34271.182842                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.559000                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.441000                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.799059                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.200941                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2236807                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2236807                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       481786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        481786                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1221                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1221                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1122                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1122                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2718593                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2718593                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2718593                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2718593                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19224                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19224                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19296                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19296                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19296                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19296                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1825063636                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1825063636                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2268455                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2268455                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1827332091                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1827332091                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1827332091                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1827332091                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2256031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2256031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       481858                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       481858                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1122                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2737889                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2737889                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2737889                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2737889                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008521                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008521                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000149                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000149                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007048                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007048                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007048                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007048                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 94936.726800                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94936.726800                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31506.319444                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31506.319444                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 94700.046175                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94700.046175                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 94700.046175                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94700.046175                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          853                       # number of writebacks
system.cpu1.dcache.writebacks::total              853                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13466                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13466                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13514                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13514                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13514                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13514                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5758                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5758                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5782                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5782                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5782                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5782                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    335519410                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    335519410                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       496448                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       496448                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    336015858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    336015858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    336015858                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    336015858                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002112                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002112                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002112                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002112                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58270.130254                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58270.130254                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20685.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20685.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 58114.122795                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 58114.122795                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 58114.122795                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 58114.122795                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               513.677902                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006628629                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1939554.198459                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.677902                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066792                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.823202                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1584383                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1584383                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1584383                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1584383                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1584383                       # number of overall hits
system.cpu2.icache.overall_hits::total        1584383                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           61                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           61                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           61                       # number of overall misses
system.cpu2.icache.overall_misses::total           61                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     21767950                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     21767950                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     21767950                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     21767950                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     21767950                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     21767950                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1584444                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1584444                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1584444                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1584444                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1584444                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1584444                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 356851.639344                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 356851.639344                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 356851.639344                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 356851.639344                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 356851.639344                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 356851.639344                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     13944968                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     13944968                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     13944968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     13944968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     13944968                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     13944968                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 296701.446809                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 296701.446809                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 296701.446809                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 296701.446809                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 296701.446809                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 296701.446809                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7438                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165309457                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7694                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21485.502599                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.894668                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.105332                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886307                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113693                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1062769                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1062769                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       687131                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        687131                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2393                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2393                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1646                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1646                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1749900                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1749900                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1749900                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1749900                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14980                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14980                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          230                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15210                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15210                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15210                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15210                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1363801403                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1363801403                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8939048                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8939048                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1372740451                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1372740451                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1372740451                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1372740451                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1077749                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1077749                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       687361                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       687361                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1646                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1646                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1765110                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1765110                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1765110                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1765110                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013899                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013899                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000335                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000335                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008617                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008617                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008617                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008617                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 91041.482176                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91041.482176                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 38865.426087                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 38865.426087                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 90252.495135                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90252.495135                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 90252.495135                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90252.495135                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu2.dcache.writebacks::total              953                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7603                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7603                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          169                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7772                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7772                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7772                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7772                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7377                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7377                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7438                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7438                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7438                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7438                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    603374821                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    603374821                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1564921                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1564921                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    604939742                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    604939742                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    604939742                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    604939742                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006845                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006845                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004214                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004214                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004214                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004214                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 81791.354345                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 81791.354345                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 25654.442623                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25654.442623                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 81330.968271                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 81330.968271                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 81330.968271                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 81330.968271                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               503.443270                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004730673                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1973930.595285                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.443270                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          462                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.066415                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.740385                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.806800                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1682110                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1682110                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1682110                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1682110                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1682110                       # number of overall hits
system.cpu3.icache.overall_hits::total        1682110                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           64                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           64                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           64                       # number of overall misses
system.cpu3.icache.overall_misses::total           64                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     13815577                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     13815577                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     13815577                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     13815577                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     13815577                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     13815577                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1682174                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1682174                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1682174                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1682174                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1682174                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1682174                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 215868.390625                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 215868.390625                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 215868.390625                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 215868.390625                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 215868.390625                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 215868.390625                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           17                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           47                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           47                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           47                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     11141927                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11141927                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     11141927                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11141927                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     11141927                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11141927                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 237062.276596                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 237062.276596                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 237062.276596                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 237062.276596                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 237062.276596                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 237062.276596                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4691                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153878566                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4947                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31105.430766                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.991050                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.008950                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.886684                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.113316                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1130478                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1130478                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       738121                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        738121                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1787                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1787                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1786                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1786                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1868599                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1868599                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1868599                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1868599                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11582                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11582                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          167                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        11749                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11749                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        11749                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11749                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    896389912                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    896389912                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5355617                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5355617                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    901745529                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    901745529                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    901745529                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    901745529                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1142060                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1142060                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       738288                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       738288                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1786                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1880348                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1880348                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1880348                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1880348                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010141                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010141                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000226                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000226                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006248                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006248                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006248                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006248                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 77395.088240                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 77395.088240                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 32069.562874                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32069.562874                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 76750.832326                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 76750.832326                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 76750.832326                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 76750.832326                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1045                       # number of writebacks
system.cpu3.dcache.writebacks::total             1045                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6943                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6943                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          115                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7058                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7058                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7058                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7058                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4639                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4639                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4691                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4691                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4691                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4691                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    241829852                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    241829852                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1143012                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1143012                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    242972864                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    242972864                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    242972864                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    242972864                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002495                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002495                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002495                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002495                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 52129.737443                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 52129.737443                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        21981                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        21981                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 51795.536986                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 51795.536986                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 51795.536986                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 51795.536986                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
