Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 14:07:04 2024
| Host         : LAPTOP-O0D571VU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[10]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[11]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[13]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[3]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[4]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[5]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[6]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[7]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[8]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: yoshi_unit/sel/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: yoshi_unit/sel/DOBDO[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 176 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.505        0.000                      0                 2140        0.138        0.000                      0                 2140        4.500        0.000                       0                   738  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.505        0.000                      0                 1637        0.138        0.000                      0                 1637        4.500        0.000                       0                   738  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.744        0.000                      0                  503        0.762        0.000                      0                  503  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 eggs_unit/egg_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/score_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 2.812ns (29.817%)  route 6.619ns (70.183%))
  Logic Levels:           11  (CARRY4=1 LUT2=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.552     5.073    eggs_unit/clk_IBUF_BUFG
    SLICE_X31Y29         FDCE                                         r  eggs_unit/egg_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  eggs_unit/egg_x_reg_reg[0]/Q
                         net (fo=27, routed)          0.988     6.517    eggs_unit/p_1_out_rep_0
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  eggs_unit/FSM_sequential_state_reg_i_153/O
                         net (fo=1, routed)           0.536     7.178    eggs_unit/FSM_sequential_state_reg_i_153_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.302 r  eggs_unit/FSM_sequential_state_reg_i_102/O
                         net (fo=6, routed)           0.540     7.842    eggs_unit/FSM_sequential_state_reg_i_102_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I1_O)        0.150     7.992 r  eggs_unit/FSM_sequential_state_reg_i_62/O
                         net (fo=2, routed)           0.509     8.501    yoshi_unit/egg_x_reg_reg[9]_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.348     8.849 r  yoshi_unit/FSM_sequential_state_reg_i_15/O
                         net (fo=1, routed)           0.471     9.320    yoshi_unit/FSM_sequential_state_reg_i_15_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.785 r  yoshi_unit/FSM_sequential_state_reg_reg_i_5/CO[1]
                         net (fo=2, routed)           0.671    10.455    yoshi_unit/eggs_unit/state_next55_in
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.329    10.784 f  yoshi_unit/FSM_sequential_state_reg_i_3/O
                         net (fo=1, routed)           0.161    10.945    yoshi_unit/FSM_sequential_state_reg_i_3_n_0
    SLICE_X34Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.069 f  yoshi_unit/FSM_sequential_state_reg_i_2/O
                         net (fo=2, routed)           0.600    11.669    eggs_unit/dir_reg_reg
    SLICE_X39Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.793 r  eggs_unit/score_reg[13]_i_3/O
                         net (fo=16, routed)          0.727    12.520    eggs_unit/new_score_next
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.118    12.638 f  eggs_unit/score_reg[13]_i_8/O
                         net (fo=16, routed)          0.556    13.194    eggs_unit/score_reg_reg[13]_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.326    13.520 f  eggs_unit/score_reg[1]_i_3/O
                         net (fo=1, routed)           0.860    14.380    eggs_unit/score_reg[1]_i_3_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.504 r  eggs_unit/score_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.504    eggs_unit/score_reg[1]_i_1_n_0
    SLICE_X50Y27         FDCE                                         r  eggs_unit/score_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.438    14.779    eggs_unit/clk_IBUF_BUFG
    SLICE_X50Y27         FDCE                                         r  eggs_unit/score_reg_reg[1]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X50Y27         FDCE (Setup_fdce_C_D)        0.077    15.009    eggs_unit/score_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 2.698ns (30.081%)  route 6.271ns (69.919%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.545     5.066    yoshi_unit/clk
    SLICE_X39Y24         FDCE                                         r  yoshi_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  yoshi_unit/s_y_reg_reg[0]/Q
                         net (fo=88, routed)          1.136     6.658    yoshi_unit/s_y_reg_reg[0]_0[0]
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.959     7.741    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.118     7.859 r  yoshi_unit/collision_time_reg[27]_i_99/O
                         net (fo=12, routed)          0.666     8.525    ghost_bottom_unit/collide4__0[3]
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326     8.851 r  ghost_bottom_unit/collision_time_reg[27]_i_372/O
                         net (fo=1, routed)           0.000     8.851    ghost_bottom_unit/collision_time_reg[27]_i_372_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.308 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_271/CO[1]
                         net (fo=2, routed)           0.651     9.959    yoshi_unit/s_y_reg_reg[9]_6[0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.329    10.288 r  yoshi_unit/collision_time_reg[27]_i_178/O
                         net (fo=1, routed)           0.640    10.928    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.052 r  yoshi_unit/collision_time_reg[27]_i_68/O
                         net (fo=1, routed)           0.283    11.335    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.459 r  yoshi_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.435    11.894    yoshi_unit/collision_time_reg[27]_i_26_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.018 r  yoshi_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    12.018    yoshi_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    12.235 r  yoshi_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=35, routed)          0.537    12.771    game_FSM/collision
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.299    13.070 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.965    14.036    game_FSM/timeout_next
    SLICE_X55Y41         FDPE                                         r  game_FSM/timeout_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.451    14.792    game_FSM/clk_IBUF_BUFG
    SLICE_X55Y41         FDPE                                         r  game_FSM/timeout_reg_reg[10]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y41         FDPE (Setup_fdpe_C_CE)      -0.205    14.812    game_FSM/timeout_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.036    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 2.698ns (30.081%)  route 6.271ns (69.919%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.545     5.066    yoshi_unit/clk
    SLICE_X39Y24         FDCE                                         r  yoshi_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  yoshi_unit/s_y_reg_reg[0]/Q
                         net (fo=88, routed)          1.136     6.658    yoshi_unit/s_y_reg_reg[0]_0[0]
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.959     7.741    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.118     7.859 r  yoshi_unit/collision_time_reg[27]_i_99/O
                         net (fo=12, routed)          0.666     8.525    ghost_bottom_unit/collide4__0[3]
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326     8.851 r  ghost_bottom_unit/collision_time_reg[27]_i_372/O
                         net (fo=1, routed)           0.000     8.851    ghost_bottom_unit/collision_time_reg[27]_i_372_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.308 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_271/CO[1]
                         net (fo=2, routed)           0.651     9.959    yoshi_unit/s_y_reg_reg[9]_6[0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.329    10.288 r  yoshi_unit/collision_time_reg[27]_i_178/O
                         net (fo=1, routed)           0.640    10.928    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.052 r  yoshi_unit/collision_time_reg[27]_i_68/O
                         net (fo=1, routed)           0.283    11.335    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.459 r  yoshi_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.435    11.894    yoshi_unit/collision_time_reg[27]_i_26_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.018 r  yoshi_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    12.018    yoshi_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    12.235 r  yoshi_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=35, routed)          0.537    12.771    game_FSM/collision
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.299    13.070 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.965    14.036    game_FSM/timeout_next
    SLICE_X55Y41         FDPE                                         r  game_FSM/timeout_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.451    14.792    game_FSM/clk_IBUF_BUFG
    SLICE_X55Y41         FDPE                                         r  game_FSM/timeout_reg_reg[11]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y41         FDPE (Setup_fdpe_C_CE)      -0.205    14.812    game_FSM/timeout_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.036    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 2.698ns (30.081%)  route 6.271ns (69.919%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.545     5.066    yoshi_unit/clk
    SLICE_X39Y24         FDCE                                         r  yoshi_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  yoshi_unit/s_y_reg_reg[0]/Q
                         net (fo=88, routed)          1.136     6.658    yoshi_unit/s_y_reg_reg[0]_0[0]
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.959     7.741    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.118     7.859 r  yoshi_unit/collision_time_reg[27]_i_99/O
                         net (fo=12, routed)          0.666     8.525    ghost_bottom_unit/collide4__0[3]
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326     8.851 r  ghost_bottom_unit/collision_time_reg[27]_i_372/O
                         net (fo=1, routed)           0.000     8.851    ghost_bottom_unit/collision_time_reg[27]_i_372_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.308 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_271/CO[1]
                         net (fo=2, routed)           0.651     9.959    yoshi_unit/s_y_reg_reg[9]_6[0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.329    10.288 r  yoshi_unit/collision_time_reg[27]_i_178/O
                         net (fo=1, routed)           0.640    10.928    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.052 r  yoshi_unit/collision_time_reg[27]_i_68/O
                         net (fo=1, routed)           0.283    11.335    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.459 r  yoshi_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.435    11.894    yoshi_unit/collision_time_reg[27]_i_26_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.018 r  yoshi_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    12.018    yoshi_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    12.235 r  yoshi_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=35, routed)          0.537    12.771    game_FSM/collision
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.299    13.070 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.965    14.036    game_FSM/timeout_next
    SLICE_X55Y41         FDCE                                         r  game_FSM/timeout_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.451    14.792    game_FSM/clk_IBUF_BUFG
    SLICE_X55Y41         FDCE                                         r  game_FSM/timeout_reg_reg[9]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.812    game_FSM/timeout_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.036    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.952ns  (logic 2.698ns (30.139%)  route 6.254ns (69.861%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.545     5.066    yoshi_unit/clk
    SLICE_X39Y24         FDCE                                         r  yoshi_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  yoshi_unit/s_y_reg_reg[0]/Q
                         net (fo=88, routed)          1.136     6.658    yoshi_unit/s_y_reg_reg[0]_0[0]
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.959     7.741    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.118     7.859 r  yoshi_unit/collision_time_reg[27]_i_99/O
                         net (fo=12, routed)          0.666     8.525    ghost_bottom_unit/collide4__0[3]
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326     8.851 r  ghost_bottom_unit/collision_time_reg[27]_i_372/O
                         net (fo=1, routed)           0.000     8.851    ghost_bottom_unit/collision_time_reg[27]_i_372_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.308 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_271/CO[1]
                         net (fo=2, routed)           0.651     9.959    yoshi_unit/s_y_reg_reg[9]_6[0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.329    10.288 r  yoshi_unit/collision_time_reg[27]_i_178/O
                         net (fo=1, routed)           0.640    10.928    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.052 r  yoshi_unit/collision_time_reg[27]_i_68/O
                         net (fo=1, routed)           0.283    11.335    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.459 r  yoshi_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.435    11.894    yoshi_unit/collision_time_reg[27]_i_26_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.018 r  yoshi_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    12.018    yoshi_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    12.235 r  yoshi_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=35, routed)          0.537    12.771    game_FSM/collision
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.299    13.070 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.948    14.018    game_FSM/timeout_next
    SLICE_X55Y43         FDCE                                         r  game_FSM/timeout_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.452    14.793    game_FSM/clk_IBUF_BUFG
    SLICE_X55Y43         FDCE                                         r  game_FSM/timeout_reg_reg[17]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y43         FDCE (Setup_fdce_C_CE)      -0.205    14.813    game_FSM/timeout_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[20]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.952ns  (logic 2.698ns (30.139%)  route 6.254ns (69.861%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.545     5.066    yoshi_unit/clk
    SLICE_X39Y24         FDCE                                         r  yoshi_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  yoshi_unit/s_y_reg_reg[0]/Q
                         net (fo=88, routed)          1.136     6.658    yoshi_unit/s_y_reg_reg[0]_0[0]
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.959     7.741    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.118     7.859 r  yoshi_unit/collision_time_reg[27]_i_99/O
                         net (fo=12, routed)          0.666     8.525    ghost_bottom_unit/collide4__0[3]
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326     8.851 r  ghost_bottom_unit/collision_time_reg[27]_i_372/O
                         net (fo=1, routed)           0.000     8.851    ghost_bottom_unit/collision_time_reg[27]_i_372_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.308 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_271/CO[1]
                         net (fo=2, routed)           0.651     9.959    yoshi_unit/s_y_reg_reg[9]_6[0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.329    10.288 r  yoshi_unit/collision_time_reg[27]_i_178/O
                         net (fo=1, routed)           0.640    10.928    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.052 r  yoshi_unit/collision_time_reg[27]_i_68/O
                         net (fo=1, routed)           0.283    11.335    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.459 r  yoshi_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.435    11.894    yoshi_unit/collision_time_reg[27]_i_26_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.018 r  yoshi_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    12.018    yoshi_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    12.235 r  yoshi_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=35, routed)          0.537    12.771    game_FSM/collision
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.299    13.070 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.948    14.018    game_FSM/timeout_next
    SLICE_X55Y43         FDPE                                         r  game_FSM/timeout_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.452    14.793    game_FSM/clk_IBUF_BUFG
    SLICE_X55Y43         FDPE                                         r  game_FSM/timeout_reg_reg[20]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y43         FDPE (Setup_fdpe_C_CE)      -0.205    14.813    game_FSM/timeout_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 2.698ns (30.158%)  route 6.248ns (69.842%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.545     5.066    yoshi_unit/clk
    SLICE_X39Y24         FDCE                                         r  yoshi_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  yoshi_unit/s_y_reg_reg[0]/Q
                         net (fo=88, routed)          1.136     6.658    yoshi_unit/s_y_reg_reg[0]_0[0]
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.959     7.741    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.118     7.859 r  yoshi_unit/collision_time_reg[27]_i_99/O
                         net (fo=12, routed)          0.666     8.525    ghost_bottom_unit/collide4__0[3]
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326     8.851 r  ghost_bottom_unit/collision_time_reg[27]_i_372/O
                         net (fo=1, routed)           0.000     8.851    ghost_bottom_unit/collision_time_reg[27]_i_372_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.308 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_271/CO[1]
                         net (fo=2, routed)           0.651     9.959    yoshi_unit/s_y_reg_reg[9]_6[0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.329    10.288 r  yoshi_unit/collision_time_reg[27]_i_178/O
                         net (fo=1, routed)           0.640    10.928    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.052 r  yoshi_unit/collision_time_reg[27]_i_68/O
                         net (fo=1, routed)           0.283    11.335    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.459 r  yoshi_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.435    11.894    yoshi_unit/collision_time_reg[27]_i_26_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.018 r  yoshi_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    12.018    yoshi_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    12.235 r  yoshi_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=35, routed)          0.537    12.771    game_FSM/collision
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.299    13.070 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.942    14.013    game_FSM/timeout_next
    SLICE_X55Y42         FDCE                                         r  game_FSM/timeout_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.451    14.792    game_FSM/clk_IBUF_BUFG
    SLICE_X55Y42         FDCE                                         r  game_FSM/timeout_reg_reg[12]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y42         FDCE (Setup_fdce_C_CE)      -0.205    14.812    game_FSM/timeout_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 2.698ns (30.158%)  route 6.248ns (69.842%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.545     5.066    yoshi_unit/clk
    SLICE_X39Y24         FDCE                                         r  yoshi_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  yoshi_unit/s_y_reg_reg[0]/Q
                         net (fo=88, routed)          1.136     6.658    yoshi_unit/s_y_reg_reg[0]_0[0]
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.959     7.741    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.118     7.859 r  yoshi_unit/collision_time_reg[27]_i_99/O
                         net (fo=12, routed)          0.666     8.525    ghost_bottom_unit/collide4__0[3]
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326     8.851 r  ghost_bottom_unit/collision_time_reg[27]_i_372/O
                         net (fo=1, routed)           0.000     8.851    ghost_bottom_unit/collision_time_reg[27]_i_372_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.308 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_271/CO[1]
                         net (fo=2, routed)           0.651     9.959    yoshi_unit/s_y_reg_reg[9]_6[0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.329    10.288 r  yoshi_unit/collision_time_reg[27]_i_178/O
                         net (fo=1, routed)           0.640    10.928    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.052 r  yoshi_unit/collision_time_reg[27]_i_68/O
                         net (fo=1, routed)           0.283    11.335    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.459 r  yoshi_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.435    11.894    yoshi_unit/collision_time_reg[27]_i_26_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.018 r  yoshi_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    12.018    yoshi_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    12.235 r  yoshi_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=35, routed)          0.537    12.771    game_FSM/collision
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.299    13.070 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.942    14.013    game_FSM/timeout_next
    SLICE_X55Y42         FDPE                                         r  game_FSM/timeout_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.451    14.792    game_FSM/clk_IBUF_BUFG
    SLICE_X55Y42         FDPE                                         r  game_FSM/timeout_reg_reg[13]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y42         FDPE (Setup_fdpe_C_CE)      -0.205    14.812    game_FSM/timeout_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 2.698ns (30.158%)  route 6.248ns (69.842%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.545     5.066    yoshi_unit/clk
    SLICE_X39Y24         FDCE                                         r  yoshi_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  yoshi_unit/s_y_reg_reg[0]/Q
                         net (fo=88, routed)          1.136     6.658    yoshi_unit/s_y_reg_reg[0]_0[0]
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.959     7.741    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.118     7.859 r  yoshi_unit/collision_time_reg[27]_i_99/O
                         net (fo=12, routed)          0.666     8.525    ghost_bottom_unit/collide4__0[3]
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326     8.851 r  ghost_bottom_unit/collision_time_reg[27]_i_372/O
                         net (fo=1, routed)           0.000     8.851    ghost_bottom_unit/collision_time_reg[27]_i_372_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.308 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_271/CO[1]
                         net (fo=2, routed)           0.651     9.959    yoshi_unit/s_y_reg_reg[9]_6[0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.329    10.288 r  yoshi_unit/collision_time_reg[27]_i_178/O
                         net (fo=1, routed)           0.640    10.928    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.052 r  yoshi_unit/collision_time_reg[27]_i_68/O
                         net (fo=1, routed)           0.283    11.335    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.459 r  yoshi_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.435    11.894    yoshi_unit/collision_time_reg[27]_i_26_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.018 r  yoshi_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    12.018    yoshi_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    12.235 r  yoshi_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=35, routed)          0.537    12.771    game_FSM/collision
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.299    13.070 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.942    14.013    game_FSM/timeout_next
    SLICE_X55Y42         FDCE                                         r  game_FSM/timeout_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.451    14.792    game_FSM/clk_IBUF_BUFG
    SLICE_X55Y42         FDCE                                         r  game_FSM/timeout_reg_reg[14]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y42         FDCE (Setup_fdce_C_CE)      -0.205    14.812    game_FSM/timeout_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 2.698ns (30.158%)  route 6.248ns (69.842%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.545     5.066    yoshi_unit/clk
    SLICE_X39Y24         FDCE                                         r  yoshi_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.456     5.522 r  yoshi_unit/s_y_reg_reg[0]/Q
                         net (fo=88, routed)          1.136     6.658    yoshi_unit/s_y_reg_reg[0]_0[0]
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  yoshi_unit/collision_time_reg[27]_i_97/O
                         net (fo=15, routed)          0.959     7.741    yoshi_unit/collision_time_reg[27]_i_97_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.118     7.859 r  yoshi_unit/collision_time_reg[27]_i_99/O
                         net (fo=12, routed)          0.666     8.525    ghost_bottom_unit/collide4__0[3]
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.326     8.851 r  ghost_bottom_unit/collision_time_reg[27]_i_372/O
                         net (fo=1, routed)           0.000     8.851    ghost_bottom_unit/collision_time_reg[27]_i_372_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.308 r  ghost_bottom_unit/collision_time_reg_reg[27]_i_271/CO[1]
                         net (fo=2, routed)           0.651     9.959    yoshi_unit/s_y_reg_reg[9]_6[0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.329    10.288 r  yoshi_unit/collision_time_reg[27]_i_178/O
                         net (fo=1, routed)           0.640    10.928    yoshi_unit/enemy_collision_unit/collide2
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.052 r  yoshi_unit/collision_time_reg[27]_i_68/O
                         net (fo=1, routed)           0.283    11.335    yoshi_unit/enemy_collision_unit/collide12_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.459 r  yoshi_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.435    11.894    yoshi_unit/collision_time_reg[27]_i_26_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.018 r  yoshi_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    12.018    yoshi_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    12.235 r  yoshi_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=35, routed)          0.537    12.771    game_FSM/collision
    SLICE_X47Y39         LUT6 (Prop_lut6_I2_O)        0.299    13.070 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.942    14.013    game_FSM/timeout_next
    SLICE_X55Y42         FDCE                                         r  game_FSM/timeout_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.451    14.792    game_FSM/clk_IBUF_BUFG
    SLICE_X55Y42         FDCE                                         r  game_FSM/timeout_reg_reg[19]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y42         FDCE (Setup_fdce_C_CE)      -0.205    14.812    game_FSM/timeout_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                  0.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel_0_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.349%)  route 0.258ns (64.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.560     1.443    vsync_unit/clk
    SLICE_X53Y32         FDCE                                         r  vsync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vsync_unit/h_count_reg_reg[3]/Q
                         net (fo=46, routed)          0.258     1.842    x[3]
    RAMB36_X1Y6          RAMB36E1                                     r  sel_0_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.871     1.999    clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  sel_0_1/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.704    sel_0_1
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ghost_crazy_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/ghost_crazy_unit/row_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.369%)  route 0.325ns (63.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.559     1.442    ghost_crazy_unit/clk
    SLICE_X33Y36         FDRE                                         r  ghost_crazy_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  ghost_crazy_unit/s_y_reg_reg[3]/Q
                         net (fo=29, routed)          0.325     1.909    vsync_unit/s_y_reg_reg[9]_1[3]
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.954 r  vsync_unit/row_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.954    ghost_crazy_unit/ghost_crazy_unit/D[1]
    SLICE_X39Y40         FDRE                                         r  ghost_crazy_unit/ghost_crazy_unit/row_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.831     1.958    ghost_crazy_unit/ghost_crazy_unit/clk
    SLICE_X39Y40         FDRE                                         r  ghost_crazy_unit/ghost_crazy_unit/row_reg_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.092     1.801    ghost_crazy_unit/ghost_crazy_unit/row_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 eggs_unit/A_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/A_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.361%)  route 0.103ns (35.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.558     1.441    eggs_unit/clk_IBUF_BUFG
    SLICE_X29Y33         FDPE                                         r  eggs_unit/A_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.582 r  eggs_unit/A_reg_reg[4]/Q
                         net (fo=5, routed)           0.103     1.685    eggs_unit/A_reg_reg__0[4]
    SLICE_X28Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.730 r  eggs_unit/A_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.730    eggs_unit/p_0_in[5]
    SLICE_X28Y33         FDCE                                         r  eggs_unit/A_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.826     1.953    eggs_unit/clk_IBUF_BUFG
    SLICE_X28Y33         FDCE                                         r  eggs_unit/A_reg_reg[5]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X28Y33         FDCE (Hold_fdce_C_D)         0.092     1.546    eggs_unit/A_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 eggs_unit/E_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.554     1.437    eggs_unit/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  eggs_unit/E_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  eggs_unit/E_reg_reg[4]/Q
                         net (fo=4, routed)           0.108     1.686    eggs_unit/E_reg_reg__0[4]
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.731 r  eggs_unit/egg_x_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.731    eggs_unit/egg_x_reg[4]_i_1_n_0
    SLICE_X33Y29         FDCE                                         r  eggs_unit/egg_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.821     1.948    eggs_unit/clk_IBUF_BUFG
    SLICE_X33Y29         FDCE                                         r  eggs_unit/egg_x_reg_reg[4]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X33Y29         FDCE (Hold_fdce_C_D)         0.091     1.541    eggs_unit/egg_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 eggs_unit/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_y_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.294%)  route 0.276ns (62.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.552     1.435    eggs_unit/clk_IBUF_BUFG
    SLICE_X34Y27         FDCE                                         r  eggs_unit/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  eggs_unit/FSM_sequential_state_reg_reg/Q
                         net (fo=23, routed)          0.276     1.875    eggs_unit/FSM_sequential_state_reg_reg__0
    SLICE_X38Y26         FDCE                                         r  eggs_unit/egg_y_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.817     1.944    eggs_unit/clk_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  eggs_unit/egg_y_reg_reg[1]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y26         FDCE (Hold_fdce_C_CE)       -0.016     1.679    eggs_unit/egg_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 eggs_unit/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_y_reg_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.294%)  route 0.276ns (62.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.552     1.435    eggs_unit/clk_IBUF_BUFG
    SLICE_X34Y27         FDCE                                         r  eggs_unit/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  eggs_unit/FSM_sequential_state_reg_reg/Q
                         net (fo=23, routed)          0.276     1.875    eggs_unit/FSM_sequential_state_reg_reg__0
    SLICE_X38Y26         FDPE                                         r  eggs_unit/egg_y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.817     1.944    eggs_unit/clk_IBUF_BUFG
    SLICE_X38Y26         FDPE                                         r  eggs_unit/egg_y_reg_reg[5]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y26         FDPE (Hold_fdpe_C_CE)       -0.016     1.679    eggs_unit/egg_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 eggs_unit/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_y_reg_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.294%)  route 0.276ns (62.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.552     1.435    eggs_unit/clk_IBUF_BUFG
    SLICE_X34Y27         FDCE                                         r  eggs_unit/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  eggs_unit/FSM_sequential_state_reg_reg/Q
                         net (fo=23, routed)          0.276     1.875    eggs_unit/FSM_sequential_state_reg_reg__0
    SLICE_X38Y26         FDPE                                         r  eggs_unit/egg_y_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.817     1.944    eggs_unit/clk_IBUF_BUFG
    SLICE_X38Y26         FDPE                                         r  eggs_unit/egg_y_reg_reg[6]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y26         FDPE (Hold_fdpe_C_CE)       -0.016     1.679    eggs_unit/egg_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 eggs_unit/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/egg_y_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.294%)  route 0.276ns (62.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.552     1.435    eggs_unit/clk_IBUF_BUFG
    SLICE_X34Y27         FDCE                                         r  eggs_unit/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  eggs_unit/FSM_sequential_state_reg_reg/Q
                         net (fo=23, routed)          0.276     1.875    eggs_unit/FSM_sequential_state_reg_reg__0
    SLICE_X38Y26         FDCE                                         r  eggs_unit/egg_y_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.817     1.944    eggs_unit/clk_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  eggs_unit/egg_y_reg_reg[7]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y26         FDCE (Hold_fdce_C_CE)       -0.016     1.679    eggs_unit/egg_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 yoshi_unit/btnU_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/btnU_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.562     1.445    yoshi_unit/clk
    SLICE_X36Y42         FDCE                                         r  yoshi_unit/btnU_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  yoshi_unit/btnU_reg_reg[4]/Q
                         net (fo=2, routed)           0.132     1.718    yoshi_unit/btnU_reg[4]
    SLICE_X36Y42         FDCE                                         r  yoshi_unit/btnU_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.831     1.958    yoshi_unit/clk
    SLICE_X36Y42         FDCE                                         r  yoshi_unit/btnU_reg_reg[5]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.075     1.520    yoshi_unit/btnU_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 score_display_unit/bcd_unit/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.261%)  route 0.118ns (38.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.581     1.464    score_display_unit/bcd_unit/clk
    SLICE_X58Y25         FDCE                                         r  score_display_unit/bcd_unit/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  score_display_unit/bcd_unit/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.118     1.723    score_display_unit/bcd_unit/count_reg_reg__0[0]
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  score_display_unit/bcd_unit/state_reg_i_1/O
                         net (fo=1, routed)           0.000     1.768    score_display_unit/bcd_unit/state_reg_i_1_n_0
    SLICE_X59Y25         FDCE                                         r  score_display_unit/bcd_unit/state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.848     1.975    score_display_unit/bcd_unit/clk
    SLICE_X59Y25         FDCE                                         r  score_display_unit/bcd_unit/state_reg_reg/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.091     1.568    score_display_unit/bcd_unit/state_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   sel_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   sel_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  sel_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   sel_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   sel_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  sel_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   sel_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   sel_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   sel_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   sel_1_10/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y35  ghost_top_unit/face_t_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y35  ghost_top_unit/face_t_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y35  ghost_top_unit/face_t_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y36  ghost_top_unit/face_t_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y36  ghost_top_unit/face_t_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y36  ghost_top_unit/face_t_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y36  ghost_top_unit/face_t_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  ghost_bottom_unit/face_t_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38  ghost_bottom_unit/face_t_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38  ghost_bottom_unit/face_t_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33  eggs_unit/A_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y33  eggs_unit/A_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33  eggs_unit/A_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y39  ghost_top_unit/face_t_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y39  ghost_top_unit/face_t_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y39  ghost_top_unit/face_t_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y40  ghost_top_unit/face_t_reg_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y40  ghost_top_unit/face_t_reg_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y40  ghost_top_unit/face_t_reg_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y40  ghost_top_unit/face_t_reg_reg[23]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/jump_t_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 0.580ns (10.046%)  route 5.194ns (89.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.569     5.090    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.319     6.865    game_FSM/start_reg
    SLICE_X51Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.989 f  game_FSM/x_start_reg[19]_i_3/O
                         net (fo=106, routed)         3.875    10.864    yoshi_unit/FSM_sequential_game_state_reg_reg[0][0]
    SLICE_X40Y46         FDCE                                         f  yoshi_unit/jump_t_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.447    14.788    yoshi_unit/clk
    SLICE_X40Y46         FDCE                                         r  yoshi_unit/jump_t_reg_reg[10]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    yoshi_unit/jump_t_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/jump_t_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 0.580ns (10.046%)  route 5.194ns (89.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.569     5.090    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.319     6.865    game_FSM/start_reg
    SLICE_X51Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.989 f  game_FSM/x_start_reg[19]_i_3/O
                         net (fo=106, routed)         3.875    10.864    yoshi_unit/FSM_sequential_game_state_reg_reg[0][0]
    SLICE_X40Y46         FDCE                                         f  yoshi_unit/jump_t_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.447    14.788    yoshi_unit/clk
    SLICE_X40Y46         FDCE                                         r  yoshi_unit/jump_t_reg_reg[9]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    yoshi_unit/jump_t_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/walk_t_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.580ns (10.560%)  route 4.912ns (89.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.569     5.090    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.319     6.865    game_FSM/start_reg
    SLICE_X51Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.989 f  game_FSM/x_start_reg[19]_i_3/O
                         net (fo=106, routed)         3.593    10.582    yoshi_unit/FSM_sequential_game_state_reg_reg[0][0]
    SLICE_X40Y43         FDCE                                         f  yoshi_unit/walk_t_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.447    14.788    yoshi_unit/clk
    SLICE_X40Y43         FDCE                                         r  yoshi_unit/walk_t_reg_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    yoshi_unit/walk_t_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/s_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.580ns (10.584%)  route 4.900ns (89.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.569     5.090    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.817     7.363    game_FSM/start_reg
    SLICE_X46Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.487 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=106, routed)         3.083    10.570    yoshi_unit/AR[1]
    SLICE_X41Y29         FDCE                                         f  yoshi_unit/s_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.436    14.777    yoshi_unit/clk
    SLICE_X41Y29         FDCE                                         r  yoshi_unit/s_x_reg_reg[9]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X41Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.597    yoshi_unit/s_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/s_x_reg_reg[8]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.580ns (10.584%)  route 4.900ns (89.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.569     5.090    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.817     7.363    game_FSM/start_reg
    SLICE_X46Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.487 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=106, routed)         3.083    10.570    yoshi_unit/AR[1]
    SLICE_X41Y29         FDPE                                         f  yoshi_unit/s_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.436    14.777    yoshi_unit/clk
    SLICE_X41Y29         FDPE                                         r  yoshi_unit/s_x_reg_reg[8]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X41Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    14.643    yoshi_unit/s_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/s_x_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.580ns (10.858%)  route 4.762ns (89.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.569     5.090    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.817     7.363    game_FSM/start_reg
    SLICE_X46Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.487 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=106, routed)         2.945    10.432    yoshi_unit/AR[1]
    SLICE_X41Y28         FDCE                                         f  yoshi_unit/s_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.435    14.776    yoshi_unit/clk
    SLICE_X41Y28         FDCE                                         r  yoshi_unit/s_x_reg_reg[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X41Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    yoshi_unit/s_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/s_x_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.580ns (10.858%)  route 4.762ns (89.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.569     5.090    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.817     7.363    game_FSM/start_reg
    SLICE_X46Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.487 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=106, routed)         2.945    10.432    yoshi_unit/AR[1]
    SLICE_X41Y28         FDCE                                         f  yoshi_unit/s_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.435    14.776    yoshi_unit/clk
    SLICE_X41Y28         FDCE                                         r  yoshi_unit/s_x_reg_reg[5]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X41Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    yoshi_unit/s_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/s_x_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.580ns (10.858%)  route 4.762ns (89.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.569     5.090    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.817     7.363    game_FSM/start_reg
    SLICE_X46Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.487 f  game_FSM/FSM_sequential_x_state_reg[1]_i_2/O
                         net (fo=106, routed)         2.945    10.432    yoshi_unit/AR[1]
    SLICE_X41Y28         FDCE                                         f  yoshi_unit/s_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.435    14.776    yoshi_unit/clk
    SLICE_X41Y28         FDCE                                         r  yoshi_unit/s_x_reg_reg[7]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X41Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.596    yoshi_unit/s_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/jump_t_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.580ns (10.915%)  route 4.734ns (89.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.569     5.090    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.319     6.865    game_FSM/start_reg
    SLICE_X51Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.989 f  game_FSM/x_start_reg[19]_i_3/O
                         net (fo=106, routed)         3.415    10.404    yoshi_unit/FSM_sequential_game_state_reg_reg[0][0]
    SLICE_X39Y44         FDCE                                         f  yoshi_unit/jump_t_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.445    14.786    yoshi_unit/clk
    SLICE_X39Y44         FDCE                                         r  yoshi_unit/jump_t_reg_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X39Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    yoshi_unit/jump_t_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/jump_t_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.580ns (10.915%)  route 4.734ns (89.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.569     5.090    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           1.319     6.865    game_FSM/start_reg
    SLICE_X51Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.989 f  game_FSM/x_start_reg[19]_i_3/O
                         net (fo=106, routed)         3.415    10.404    yoshi_unit/FSM_sequential_game_state_reg_reg[0][0]
    SLICE_X39Y44         FDCE                                         f  yoshi_unit/jump_t_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         1.445    14.786    yoshi_unit/clk
    SLICE_X39Y44         FDCE                                         r  yoshi_unit/jump_t_reg_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X39Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    yoshi_unit/jump_t_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  4.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.371%)  route 0.519ns (73.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.566     1.449    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.324     1.914    game_FSM/start_reg
    SLICE_X55Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.959 f  game_FSM/collision_time_reg[27]_i_2/O
                         net (fo=29, routed)          0.195     2.154    yoshi_unit/FSM_sequential_game_state_reg_reg[0]_0[0]
    SLICE_X53Y39         FDCE                                         f  yoshi_unit/collision_time_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.835     1.962    yoshi_unit/clk
    SLICE_X53Y39         FDCE                                         r  yoshi_unit/collision_time_reg_reg[4]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X53Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    yoshi_unit/collision_time_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.371%)  route 0.519ns (73.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.566     1.449    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.324     1.914    game_FSM/start_reg
    SLICE_X55Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.959 f  game_FSM/collision_time_reg[27]_i_2/O
                         net (fo=29, routed)          0.195     2.154    yoshi_unit/FSM_sequential_game_state_reg_reg[0]_0[0]
    SLICE_X53Y39         FDCE                                         f  yoshi_unit/collision_time_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.835     1.962    yoshi_unit/clk
    SLICE_X53Y39         FDCE                                         r  yoshi_unit/collision_time_reg_reg[6]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X53Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    yoshi_unit/collision_time_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.371%)  route 0.519ns (73.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.566     1.449    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.324     1.914    game_FSM/start_reg
    SLICE_X55Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.959 f  game_FSM/collision_time_reg[27]_i_2/O
                         net (fo=29, routed)          0.195     2.154    yoshi_unit/FSM_sequential_game_state_reg_reg[0]_0[0]
    SLICE_X53Y39         FDCE                                         f  yoshi_unit/collision_time_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.835     1.962    yoshi_unit/clk
    SLICE_X53Y39         FDCE                                         r  yoshi_unit/collision_time_reg_reg[7]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X53Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    yoshi_unit/collision_time_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.371%)  route 0.519ns (73.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.566     1.449    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.324     1.914    game_FSM/start_reg
    SLICE_X55Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.959 f  game_FSM/collision_time_reg[27]_i_2/O
                         net (fo=29, routed)          0.195     2.154    yoshi_unit/FSM_sequential_game_state_reg_reg[0]_0[0]
    SLICE_X53Y39         FDCE                                         f  yoshi_unit/collision_time_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.835     1.962    yoshi_unit/clk
    SLICE_X53Y39         FDCE                                         r  yoshi_unit/collision_time_reg_reg[8]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X53Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    yoshi_unit/collision_time_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.027%)  route 0.529ns (73.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.566     1.449    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.324     1.914    game_FSM/start_reg
    SLICE_X55Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.959 f  game_FSM/collision_time_reg[27]_i_2/O
                         net (fo=29, routed)          0.205     2.164    yoshi_unit/FSM_sequential_game_state_reg_reg[0]_0[0]
    SLICE_X53Y40         FDCE                                         f  yoshi_unit/collision_time_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.836     1.963    yoshi_unit/clk
    SLICE_X53Y40         FDCE                                         r  yoshi_unit/collision_time_reg_reg[10]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X53Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.393    yoshi_unit/collision_time_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/collision_time_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.027%)  route 0.529ns (73.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.566     1.449    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.324     1.914    game_FSM/start_reg
    SLICE_X55Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.959 f  game_FSM/collision_time_reg[27]_i_2/O
                         net (fo=29, routed)          0.205     2.164    yoshi_unit/FSM_sequential_game_state_reg_reg[0]_0[0]
    SLICE_X53Y40         FDCE                                         f  yoshi_unit/collision_time_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.836     1.963    yoshi_unit/clk
    SLICE_X53Y40         FDCE                                         r  yoshi_unit/collision_time_reg_reg[9]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X53Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.393    yoshi_unit/collision_time_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/face_t_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.199%)  route 0.616ns (76.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.566     1.449    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.415     2.005    game_FSM/start_reg
    SLICE_X51Y37         LUT5 (Prop_lut5_I4_O)        0.045     2.050 f  game_FSM/x_time_reg[19]_i_3/O
                         net (fo=106, routed)         0.201     2.251    ghost_top_unit/FSM_sequential_game_state_reg_reg[0]
    SLICE_X50Y35         FDCE                                         f  ghost_top_unit/face_t_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.832     1.959    ghost_top_unit/clk
    SLICE_X50Y35         FDCE                                         r  ghost_top_unit/face_t_reg_reg[0]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X50Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    ghost_top_unit/face_t_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/face_t_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.199%)  route 0.616ns (76.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.566     1.449    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.415     2.005    game_FSM/start_reg
    SLICE_X51Y37         LUT5 (Prop_lut5_I4_O)        0.045     2.050 f  game_FSM/x_time_reg[19]_i_3/O
                         net (fo=106, routed)         0.201     2.251    ghost_top_unit/FSM_sequential_game_state_reg_reg[0]
    SLICE_X50Y35         FDCE                                         f  ghost_top_unit/face_t_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.832     1.959    ghost_top_unit/clk
    SLICE_X50Y35         FDCE                                         r  ghost_top_unit/face_t_reg_reg[1]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X50Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    ghost_top_unit/face_t_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/face_t_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.199%)  route 0.616ns (76.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.566     1.449    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.415     2.005    game_FSM/start_reg
    SLICE_X51Y37         LUT5 (Prop_lut5_I4_O)        0.045     2.050 f  game_FSM/x_time_reg[19]_i_3/O
                         net (fo=106, routed)         0.201     2.251    ghost_top_unit/FSM_sequential_game_state_reg_reg[0]
    SLICE_X50Y35         FDCE                                         f  ghost_top_unit/face_t_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.832     1.959    ghost_top_unit/clk
    SLICE_X50Y35         FDCE                                         r  ghost_top_unit/face_t_reg_reg[2]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X50Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    ghost_top_unit/face_t_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_top_unit/face_t_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.199%)  route 0.616ns (76.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.566     1.449    game_FSM/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  game_FSM/start_reg_reg/Q
                         net (fo=9, routed)           0.415     2.005    game_FSM/start_reg
    SLICE_X51Y37         LUT5 (Prop_lut5_I4_O)        0.045     2.050 f  game_FSM/x_time_reg[19]_i_3/O
                         net (fo=106, routed)         0.201     2.251    ghost_top_unit/FSM_sequential_game_state_reg_reg[0]
    SLICE_X50Y35         FDCE                                         f  ghost_top_unit/face_t_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=737, routed)         0.832     1.959    ghost_top_unit/clk
    SLICE_X50Y35         FDCE                                         r  ghost_top_unit/face_t_reg_reg[3]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X50Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    ghost_top_unit/face_t_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.837    





