#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jul  1 23:33:36 2025
# Process ID         : 28816
# Current directory  : C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.runs/synth_1
# Command line       : vivado.exe -log if_stage.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source if_stage.tcl
# Log file           : C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.runs/synth_1/if_stage.vds
# Journal file       : C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.runs/synth_1\vivado.jou
# Running On         : OmenK
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 34049 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39149 MB
# Available Virtual  : 21386 MB
#-----------------------------------------------------------
source if_stage.tcl -notrace
Command: synth_design -top if_stage -part xc7s25csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27564
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.809 ; gain = 464.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'if_stage' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/if_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'register32' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/register32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register32' (0#1) [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/register32.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'd' does not match port width (32) of module 'register32' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/if_stage.v:47]
WARNING: [Synth 8-689] width (10) of port connection 'q' does not match port width (32) of module 'register32' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/if_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'i_mem' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/i_mem.v:24]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../../programs/program.mem'; please make sure the file is added to project and has read permission, ignoring [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/i_mem.v:39]
INFO: [Synth 8-6155] done synthesizing module 'i_mem' (0#1) [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/i_mem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (0#1) [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/if_stage.v:23]
WARNING: [Synth 8-3848] Net rom in module/entity i_mem does not have driver. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/i_mem.v:35]
WARNING: [Synth 8-7129] Port addr[9] in module i_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module i_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module i_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module i_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module i_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module i_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module i_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module i_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module i_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module i_mem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1123.680 ; gain = 570.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1123.680 ; gain = 570.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1123.680 ; gain = 570.188
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1123.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/if_stage_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/if_stage_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1205.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1205.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1205.141 ; gain = 651.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1205.141 ; gain = 651.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1205.141 ; gain = 651.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1205.141 ; gain = 651.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1205.141 ; gain = 651.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1321.371 ; gain = 767.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1321.371 ; gain = 767.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1330.953 ; gain = 777.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.406 ; gain = 993.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.406 ; gain = 993.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.406 ; gain = 993.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.406 ; gain = 993.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.406 ; gain = 993.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.406 ; gain = 993.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |    12|
|5     |LUT4 |     1|
|6     |LUT5 |     1|
|7     |LUT6 |     2|
|8     |FDCE |    10|
|9     |IBUF |    14|
|10    |OBUF |    42|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.406 ; gain = 993.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1547.406 ; gain = 912.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.406 ; gain = 993.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1547.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c8153b4e
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 24 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.406 ; gain = 1159.074
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1547.406 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.runs/synth_1/if_stage.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file if_stage_utilization_synth.rpt -pb if_stage_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul  1 23:34:02 2025...
