#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 15 21:37:40 2024
# Process ID: 9720
# Current directory: D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado
# Command line: vivado.exe -mode gui -source script/create_prj.tcl
# Log file: D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado/vivado.log
# Journal file: D:/A_my_project/FPGA/Digital_IC_class/mat_scan/rtl/syn/syn_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
source script/create_prj.tcl
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
