// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/13/2018 16:43:51"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpuDatapath (
	clk,
	reset,
	q_b,
	data_b,
	addr_b,
	out0,
	out1,
	out2,
	out3);
input 	clk;
input 	reset;
output 	[15:0] q_b;
input 	[15:0] data_b;
input 	[15:0] addr_b;
output 	[6:0] out0;
output 	[6:0] out1;
output 	[6:0] out2;
output 	[6:0] out3;

// Design Ports Information
// q_b[0]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[2]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[3]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[4]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[5]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[6]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[8]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[9]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[10]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[11]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[12]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[13]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[14]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[15]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[15]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[0]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[0]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[2]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[4]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[6]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[7]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[8]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[9]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[10]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[11]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[12]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[13]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[14]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[2]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[4]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[6]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[7]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[8]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[9]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[10]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[12]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[13]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[14]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[15]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \addr_b[15]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ;
wire \programcounter|Add0~1_sumout ;
wire \reset~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ;
wire \alu|ShiftRight0~11_combout ;
wire \reg_bank|Inst8|r[7]~feeder_combout ;
wire \mainFsm|state~29_combout ;
wire \mainFsm|state.load1~q ;
wire \mainFsm|Selector3~0_combout ;
wire \mainFsm|state.load2~q ;
wire \mainFsm|WideOr7~combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ;
wire \alu|Add6~54 ;
wire \alu|Add6~57_sumout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ;
wire \reg_bank|Inst8|r[10]~feeder_combout ;
wire \reg_bank|Inst9|r[10]~feeder_combout ;
wire \mainFsm|Decoder1~7_combout ;
wire \reg_bank|Inst9|r[12]~0_combout ;
wire \mainFsm|Decoder1~15_combout ;
wire \reg_bank|Inst11|r[0]~0_combout ;
wire \mainFsm|Decoder1~11_combout ;
wire \reg_bank|Inst10|r[12]~0_combout ;
wire \mainFsm|Decoder1~5_combout ;
wire \reg_bank|Inst1|r[5]~0_combout ;
wire \mainFsm|Decoder1~9_combout ;
wire \alu|Add6~2 ;
wire \alu|Add6~5_sumout ;
wire \mainFsm|Decoder1~12_combout ;
wire \reg_bank|Inst14|r[15]~0_combout ;
wire \reg_bank|Inst2|r[13]~feeder_combout ;
wire \mainFsm|Decoder1~10_combout ;
wire \reg_bank|Inst6|r[5]~0_combout ;
wire \muxB|Mux2~2_combout ;
wire \mainFsm|Decoder1~6_combout ;
wire \reg_bank|Inst5|r[8]~0_combout ;
wire \reg_bank|Inst13|r[13]~feeder_combout ;
wire \mainFsm|Decoder1~8_combout ;
wire \reg_bank|Inst13|r[4]~0_combout ;
wire \muxB|Mux2~1_combout ;
wire \reg_bank|Inst15|r[13]~feeder_combout ;
wire \mainFsm|Decoder1~0_combout ;
wire \reg_bank|Inst15|r[1]~0_combout ;
wire \mainFsm|Decoder1~13_combout ;
wire \reg_bank|Inst3|r[5]~0_combout ;
wire \mainFsm|Decoder1~14_combout ;
wire \reg_bank|Inst7|r[15]~0_combout ;
wire \muxB|Mux2~3_combout ;
wire \mainFsm|Decoder1~4_combout ;
wire \reg_bank|Inst12|r[2]~0_combout ;
wire \mainFsm|Decoder1~1_combout ;
wire \mainFsm|Decoder0~0_combout ;
wire \reg_bank|Inst0|r[13]~0_combout ;
wire \muxB|Mux2~0_combout ;
wire \muxB|Mux2~4_combout ;
wire \alu|Add6~6 ;
wire \alu|Add6~9_sumout ;
wire \alu|Add3~2 ;
wire \alu|Add3~6 ;
wire \alu|Add3~9_sumout ;
wire \alu|Add5~2 ;
wire \alu|Add5~3 ;
wire \alu|Add5~6 ;
wire \alu|Add5~7 ;
wire \alu|Add5~9_sumout ;
wire \alu|Add0~2 ;
wire \alu|Add0~6 ;
wire \alu|Add0~9_sumout ;
wire \ld_mux|out[1]~10_combout ;
wire \ld_mux|out[2]~21_combout ;
wire \ld_mux|out[1]~9_combout ;
wire \ld_mux|out[1]~4_combout ;
wire \ld_mux|out[1]~3_combout ;
wire \ld_mux|out[2]~19_combout ;
wire \alu|ShiftLeft0~3_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ;
wire \muxA|Mux12~1_combout ;
wire \reg_bank|Inst2|r[3]~feeder_combout ;
wire \muxA|Mux12~2_combout ;
wire \reg_bank|Inst3|r[3]~feeder_combout ;
wire \muxA|Mux12~3_combout ;
wire \mainFsm|Decoder1~2_combout ;
wire \reg_bank|Inst4|r[3]~0_combout ;
wire \muxA|Mux12~0_combout ;
wire \muxA|Mux12~4_combout ;
wire \pc_mux|out[3]~3_combout ;
wire \ld_mux|out[4]~42_combout ;
wire \ld_mux|out[4]~41_combout ;
wire \muxB|Mux11~1_combout ;
wire \muxB|Mux11~0_combout ;
wire \reg_bank|Inst11|r[4]~feeder_combout ;
wire \muxB|Mux11~2_combout ;
wire \muxB|Mux11~3_combout ;
wire \muxB|Mux11~4_combout ;
wire \reg_bank|Inst12|r[5]~feeder_combout ;
wire \muxA|Mux10~0_combout ;
wire \reg_bank|Inst9|r[5]~feeder_combout ;
wire \reg_bank|Inst13|r[5]~feeder_combout ;
wire \muxA|Mux10~1_combout ;
wire \reg_bank|Inst3|r[5]~feeder_combout ;
wire \reg_bank|Inst15|r[5]~feeder_combout ;
wire \muxA|Mux10~3_combout ;
wire \reg_bank|Inst2|r[5]~feeder_combout ;
wire \muxA|Mux10~2_combout ;
wire \muxA|Mux10~4_combout ;
wire \pc_mux|out[5]~5_combout ;
wire \muxA|Mux6~0_combout ;
wire \reg_bank|Inst9|r[9]~feeder_combout ;
wire \muxA|Mux6~1_combout ;
wire \muxA|Mux6~2_combout ;
wire \muxA|Mux6~3_combout ;
wire \muxA|Mux6~4_combout ;
wire \alu|ShiftRight0~9_combout ;
wire \alu|ShiftRight0~8_combout ;
wire \alu|ShiftRight0~10_combout ;
wire \reg_bank|Inst4|r[15]~feeder_combout ;
wire \muxB|Mux0~0_combout ;
wire \reg_bank|Inst1|r[15]~feeder_combout ;
wire \muxB|Mux0~1_combout ;
wire \reg_bank|Inst10|r[15]~feeder_combout ;
wire \muxB|Mux0~2_combout ;
wire \muxB|Mux0~3_combout ;
wire \muxB|Mux0~4_combout ;
wire \alu|Selector15~2_combout ;
wire \alu|Selector15~6_combout ;
wire \muxB|Mux9~3_combout ;
wire \reg_bank|Inst6|r[6]~feeder_combout ;
wire \muxB|Mux9~1_combout ;
wire \muxB|Mux9~2_combout ;
wire \muxB|Mux9~0_combout ;
wire \muxB|Mux9~4_combout ;
wire \alu|Selector15~5_combout ;
wire \alu|Selector15~11_combout ;
wire \ld_mux|out[6]~55_combout ;
wire \alu|ShiftLeft0~7_combout ;
wire \ld_mux|out[4]~31_combout ;
wire \alu|Selector7~0_combout ;
wire \ld_mux|out[4]~32_combout ;
wire \ld_mux|out[6]~56_combout ;
wire \alu|Add6~10 ;
wire \alu|Add6~14 ;
wire \alu|Add6~18 ;
wire \alu|Add6~22 ;
wire \alu|Add6~25_sumout ;
wire \ld_mux|out[4]~43_combout ;
wire \alu|Add3~10 ;
wire \alu|Add3~14 ;
wire \alu|Add3~18 ;
wire \alu|Add3~22 ;
wire \alu|Add3~25_sumout ;
wire \ld_mux|out[6]~60_combout ;
wire \pc_mux|out[7]~7_combout ;
wire \pc_mux|out[8]~8_combout ;
wire \pc_mux|out[9]~9_combout ;
wire \pc_mux|out[10]~10_combout ;
wire \pc_mux|out[11]~11_combout ;
wire \pc_mux|out[12]~12_combout ;
wire \data_b[6]~input_o ;
wire \addr_b[0]~input_o ;
wire \addr_b[1]~input_o ;
wire \addr_b[2]~input_o ;
wire \addr_b[3]~input_o ;
wire \addr_b[4]~input_o ;
wire \addr_b[5]~input_o ;
wire \addr_b[6]~input_o ;
wire \addr_b[7]~input_o ;
wire \addr_b[8]~input_o ;
wire \addr_b[9]~input_o ;
wire \addr_b[10]~input_o ;
wire \addr_b[11]~input_o ;
wire \addr_b[12]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ;
wire \data_b[2]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ;
wire \data_b[0]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ;
wire \alu|Add8~2 ;
wire \alu|Add8~3 ;
wire \alu|Add8~6 ;
wire \alu|Add8~7 ;
wire \alu|Add8~10 ;
wire \alu|Add8~11 ;
wire \alu|Add8~14 ;
wire \alu|Add8~15 ;
wire \alu|Add8~18 ;
wire \alu|Add8~19 ;
wire \alu|Add8~22 ;
wire \alu|Add8~23 ;
wire \alu|Add8~25_sumout ;
wire \ld_mux|out[6]~61_combout ;
wire \ld_mux|out[9]~38_combout ;
wire \alu|Add5~10 ;
wire \alu|Add5~11 ;
wire \alu|Add5~14 ;
wire \alu|Add5~15 ;
wire \alu|Add5~18 ;
wire \alu|Add5~19 ;
wire \alu|Add5~22 ;
wire \alu|Add5~23 ;
wire \alu|Add5~25_sumout ;
wire \alu|Add0~10 ;
wire \alu|Add0~14 ;
wire \alu|Add0~18 ;
wire \alu|Add0~22 ;
wire \alu|Add0~25_sumout ;
wire \ld_mux|out[6]~58_combout ;
wire \ld_mux|out[6]~57_combout ;
wire \ld_mux|out[6]~59_combout ;
wire \ld_mux|out[6]~62_combout ;
wire \reg_bank|Inst15|r[6]~feeder_combout ;
wire \muxA|Mux9~3_combout ;
wire \muxA|Mux9~2_combout ;
wire \muxA|Mux9~0_combout ;
wire \muxA|Mux9~1_combout ;
wire \muxA|Mux9~4_combout ;
wire \pc_mux|out[6]~6_combout ;
wire \data_b[4]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ;
wire \alu|Add8~17_sumout ;
wire \alu|Add3~17_sumout ;
wire \ld_mux|out[4]~44_combout ;
wire \alu|Add6~17_sumout ;
wire \ld_mux|out[4]~45_combout ;
wire \alu|Add5~17_sumout ;
wire \alu|Add0~17_sumout ;
wire \ld_mux|out[4]~37_combout ;
wire \ld_mux|out[4]~35_combout ;
wire \ld_mux|out[4]~39_combout ;
wire \alu|ShiftLeft0~5_combout ;
wire \alu|ShiftRight0~1_combout ;
wire \alu|ShiftRight0~3_combout ;
wire \alu|ShiftRight0~2_combout ;
wire \ld_mux|out[4]~33_combout ;
wire \alu|ShiftLeft0~0_combout ;
wire \ld_mux|out[4]~34_combout ;
wire \ld_mux|out[4]~46_combout ;
wire \muxA|Mux11~0_combout ;
wire \muxA|Mux11~1_combout ;
wire \muxA|Mux11~3_combout ;
wire \muxA|Mux11~2_combout ;
wire \muxA|Mux11~4_combout ;
wire \pc_mux|out[4]~4_combout ;
wire \data_b[3]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ;
wire \alu|Add3~13_sumout ;
wire \alu|Add6~13_sumout ;
wire \ld_mux|out[1]~8_combout ;
wire \ld_mux|out[3]~26_combout ;
wire \alu|ShiftLeft0~4_combout ;
wire \alu|Selector15~8_combout ;
wire \ld_mux|out[3]~24_combout ;
wire \alu|ShiftRight0~13_combout ;
wire \ld_mux|out[3]~25_combout ;
wire \ld_mux|out[3]~27_combout ;
wire \alu|Add8~13_sumout ;
wire \alu|Add5~13_sumout ;
wire \alu|Add0~13_sumout ;
wire \ld_mux|out[3]~28_combout ;
wire \ld_mux|out[3]~29_combout ;
wire \ld_mux|out[3]~30_combout ;
wire \reg_bank|Inst9|r[3]~feeder_combout ;
wire \muxB|Mux12~1_combout ;
wire \muxB|Mux12~0_combout ;
wire \muxB|Mux12~2_combout ;
wire \muxB|Mux12~3_combout ;
wire \muxB|Mux12~4_combout ;
wire \alu|ShiftLeft0~1_combout ;
wire \alu|Selector15~7_combout ;
wire \ld_mux|out[2]~17_combout ;
wire \ld_mux|out[2]~18_combout ;
wire \ld_mux|out[2]~20_combout ;
wire \alu|Add8~9_sumout ;
wire \ld_mux|out[2]~22_combout ;
wire \ld_mux|out[2]~23_combout ;
wire \muxA|Mux13~3_combout ;
wire \reg_bank|Inst6|r[2]~feeder_combout ;
wire \muxA|Mux13~1_combout ;
wire \reg_bank|Inst3|r[2]~feeder_combout ;
wire \muxA|Mux13~0_combout ;
wire \reg_bank|Inst9|r[2]~feeder_combout ;
wire \muxA|Mux13~2_combout ;
wire \muxA|Mux13~4_combout ;
wire \pc_mux|out[2]~2_combout ;
wire \data_b[13]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ;
wire \ld_mux|out[1]~15_combout ;
wire \alu|Add3~5_sumout ;
wire \alu|Add8~5_sumout ;
wire \alu|Add0~5_sumout ;
wire \alu|Add5~5_sumout ;
wire \ld_mux|out[1]~12_combout ;
wire \alu|ShiftLeft0~2_combout ;
wire \ld_mux|out[1]~5_combout ;
wire \ld_mux|out[1]~1_combout ;
wire \alu|ShiftRight0~5_combout ;
wire \alu|ShiftRight0~6_combout ;
wire \alu|ShiftRight0~7_combout ;
wire \ld_mux|out[1]~2_combout ;
wire \ld_mux|out[1]~6_combout ;
wire \ld_mux|out[1]~13_combout ;
wire \ld_mux|out[1]~16_combout ;
wire \muxA|Mux14~3_combout ;
wire \muxA|Mux14~0_combout ;
wire \muxA|Mux14~2_combout ;
wire \reg_bank|Inst13|r[1]~feeder_combout ;
wire \muxA|Mux14~1_combout ;
wire \muxA|Mux14~4_combout ;
wire \pc_mux|out[1]~1_combout ;
wire \data_b[9]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ;
wire \mainFsm|Selector25~0_combout ;
wire \reg_bank|Inst2|r[13]~0_combout ;
wire \muxA|Mux7~0_combout ;
wire \reg_bank|Inst7|r[8]~feeder_combout ;
wire \muxA|Mux7~1_combout ;
wire \muxA|Mux7~3_combout ;
wire \reg_bank|Inst8|r[8]~feeder_combout ;
wire \muxA|Mux7~2_combout ;
wire \muxA|Mux7~4_combout ;
wire \data_b[7]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ;
wire \alu|Add8~26 ;
wire \alu|Add8~27 ;
wire \alu|Add8~30 ;
wire \alu|Add8~31 ;
wire \alu|Add8~33_sumout ;
wire \alu|Add3~26 ;
wire \alu|Add3~30 ;
wire \alu|Add3~33_sumout ;
wire \alu|Selector7~7_combout ;
wire \alu|Selector15~4_combout ;
wire \alu|ShiftLeft0~9_combout ;
wire \alu|Selector7~5_combout ;
wire \alu|Selector7~4_combout ;
wire \alu|Selector15~12_combout ;
wire \alu|Selector7~6_combout ;
wire \alu|Add6~26 ;
wire \alu|Add6~30 ;
wire \alu|Add6~33_sumout ;
wire \alu|Add0~26 ;
wire \alu|Add0~30 ;
wire \alu|Add0~33_sumout ;
wire \alu|Add5~26 ;
wire \alu|Add5~27 ;
wire \alu|Add5~30 ;
wire \alu|Add5~31 ;
wire \alu|Add5~33_sumout ;
wire \alu|Selector7~2_combout ;
wire \alu|Selector7~1_combout ;
wire \alu|Selector7~12_combout ;
wire \alu|Selector7~3_combout ;
wire \alu|Selector7~8_combout ;
wire \ld_mux|out[8]~71_combout ;
wire \muxB|Mux7~2_combout ;
wire \muxB|Mux7~1_combout ;
wire \muxB|Mux7~3_combout ;
wire \muxB|Mux7~0_combout ;
wire \muxB|Mux7~4_combout ;
wire \data_b[8]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ;
wire \mainFsm|Selector26~0_combout ;
wire \mainFsm|Selector26~1_combout ;
wire \muxA|Mux5~2_combout ;
wire \muxA|Mux5~1_combout ;
wire \muxA|Mux5~0_combout ;
wire \muxA|Mux5~3_combout ;
wire \muxA|Mux5~4_combout ;
wire \alu|Add6~34 ;
wire \alu|Add6~38 ;
wire \alu|Add6~42 ;
wire \alu|Add6~46 ;
wire \alu|Add6~49_sumout ;
wire \alu|Add3~49_sumout ;
wire \alu|Add5~34 ;
wire \alu|Add5~35 ;
wire \alu|Add5~38 ;
wire \alu|Add5~39 ;
wire \alu|Add5~42 ;
wire \alu|Add5~43 ;
wire \alu|Add5~46 ;
wire \alu|Add5~47 ;
wire \alu|Add5~49_sumout ;
wire \ld_mux|out[12]~105_combout ;
wire \ld_mux|out[12]~103_combout ;
wire \ld_mux|out[12]~104_combout ;
wire \ld_mux|out[1]~98_combout ;
wire \ld_mux|out[12]~99_combout ;
wire \ld_mux|out[12]~100_combout ;
wire \ld_mux|out[12]~101_combout ;
wire \ld_mux|out[12]~102_combout ;
wire \alu|Add8~34 ;
wire \alu|Add8~35 ;
wire \alu|Add8~38 ;
wire \alu|Add8~39 ;
wire \alu|Add8~42 ;
wire \alu|Add8~43 ;
wire \alu|Add8~46 ;
wire \alu|Add8~47 ;
wire \alu|Add8~49_sumout ;
wire \alu|Add0~34 ;
wire \alu|Add0~38 ;
wire \alu|Add0~42 ;
wire \alu|Add0~46 ;
wire \alu|Add0~49_sumout ;
wire \ld_mux|out[12]~136_combout ;
wire \ld_mux|out[12]~106_combout ;
wire \ld_mux|out[12]~107_combout ;
wire \muxB|Mux3~2_combout ;
wire \reg_bank|Inst3|r[12]~feeder_combout ;
wire \muxB|Mux3~0_combout ;
wire \reg_bank|Inst6|r[12]~feeder_combout ;
wire \muxB|Mux3~1_combout ;
wire \muxB|Mux3~3_combout ;
wire \muxB|Mux3~4_combout ;
wire \data_b[12]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ;
wire \ld_mux|out[1]~14_combout ;
wire \alu|Add3~57_sumout ;
wire \alu|Add8~50 ;
wire \alu|Add8~51 ;
wire \alu|Add8~54 ;
wire \alu|Add8~55 ;
wire \alu|Add8~57_sumout ;
wire \ld_mux|out[14]~124_combout ;
wire \ld_mux|out[14]~121_combout ;
wire \ld_mux|out[14]~122_combout ;
wire \alu|ShiftLeft0~11_combout ;
wire \ld_mux|out[14]~118_combout ;
wire \ld_mux|out[14]~119_combout ;
wire \ld_mux|out[14]~120_combout ;
wire \alu|Add5~50 ;
wire \alu|Add5~51 ;
wire \alu|Add5~54 ;
wire \alu|Add5~55 ;
wire \alu|Add5~57_sumout ;
wire \ld_mux|out[13]~113_combout ;
wire \alu|Add0~50 ;
wire \alu|Add0~54 ;
wire \alu|Add0~57_sumout ;
wire \ld_mux|out[14]~123_combout ;
wire \ld_mux|out[14]~125_combout ;
wire \ld_mux|out[14]~126_combout ;
wire \reg_bank|Inst10|r[14]~feeder_combout ;
wire \reg_bank|Inst8|r[14]~feeder_combout ;
wire \muxB|Mux1~2_combout ;
wire \reg_bank|Inst6|r[14]~feeder_combout ;
wire \muxB|Mux1~1_combout ;
wire \reg_bank|Inst3|r[14]~feeder_combout ;
wire \reg_bank|Inst2|r[14]~feeder_combout ;
wire \muxB|Mux1~0_combout ;
wire \muxB|Mux1~3_combout ;
wire \muxB|Mux1~4_combout ;
wire \data_b[14]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ;
wire \ld_mux|out[4]~40_combout ;
wire \ld_mux|out[5]~47_combout ;
wire \alu|ShiftLeft0~6_combout ;
wire \ld_mux|out[5]~48_combout ;
wire \alu|Add6~21_sumout ;
wire \alu|Add8~21_sumout ;
wire \alu|Add3~21_sumout ;
wire \ld_mux|out[5]~52_combout ;
wire \ld_mux|out[5]~53_combout ;
wire \ld_mux|out[5]~49_combout ;
wire \alu|Add0~21_sumout ;
wire \alu|Add5~21_sumout ;
wire \ld_mux|out[5]~50_combout ;
wire \ld_mux|out[5]~51_combout ;
wire \ld_mux|out[5]~54_combout ;
wire \reg_bank|Inst8|r[5]~feeder_combout ;
wire \muxB|Mux10~0_combout ;
wire \muxB|Mux10~2_combout ;
wire \muxB|Mux10~1_combout ;
wire \muxB|Mux10~3_combout ;
wire \muxB|Mux10~4_combout ;
wire \data_b[5]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ;
wire \ld_mux|out[1]~11_combout ;
wire \ld_mux|out[12]~77_combout ;
wire \ld_mux|out[9]~78_combout ;
wire \ld_mux|out[9]~79_combout ;
wire \alu|ShiftLeft0~10_combout ;
wire \ld_mux|out[9]~74_combout ;
wire \ld_mux|out[11]~72_combout ;
wire \ld_mux|out[11]~73_combout ;
wire \ld_mux|out[9]~75_combout ;
wire \alu|Add8~37_sumout ;
wire \alu|Add6~37_sumout ;
wire \alu|Add3~34 ;
wire \alu|Add3~37_sumout ;
wire \ld_mux|out[9]~80_combout ;
wire \ld_mux|out[9]~81_combout ;
wire \alu|Add5~37_sumout ;
wire \alu|Add0~37_sumout ;
wire \ld_mux|out[9]~76_combout ;
wire \ld_mux|out[9]~82_combout ;
wire \muxB|Mux6~1_combout ;
wire \muxB|Mux6~3_combout ;
wire \muxB|Mux6~0_combout ;
wire \muxB|Mux6~2_combout ;
wire \muxB|Mux6~4_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ;
wire \mainFsm|Decoder1~3_combout ;
wire \reg_bank|Inst8|r[12]~0_combout ;
wire \muxA|Mux8~0_combout ;
wire \reg_bank|Inst15|r[7]~feeder_combout ;
wire \reg_bank|Inst3|r[7]~feeder_combout ;
wire \muxA|Mux8~3_combout ;
wire \reg_bank|Inst2|r[7]~feeder_combout ;
wire \muxA|Mux8~2_combout ;
wire \reg_bank|Inst5|r[7]~feeder_combout ;
wire \reg_bank|Inst9|r[7]~feeder_combout ;
wire \reg_bank|Inst13|r[7]~feeder_combout ;
wire \muxA|Mux8~1_combout ;
wire \muxA|Mux8~4_combout ;
wire \alu|ShiftRight0~12_combout ;
wire \ld_mux|out[7]~63_combout ;
wire \alu|ShiftLeft0~8_combout ;
wire \ld_mux|out[7]~64_combout ;
wire \alu|Add8~29_sumout ;
wire \alu|Add6~29_sumout ;
wire \alu|Add3~29_sumout ;
wire \ld_mux|out[7]~68_combout ;
wire \ld_mux|out[7]~69_combout ;
wire \ld_mux|out[7]~65_combout ;
wire \alu|Add5~29_sumout ;
wire \alu|Add0~29_sumout ;
wire \ld_mux|out[7]~66_combout ;
wire \ld_mux|out[7]~67_combout ;
wire \ld_mux|out[7]~70_combout ;
wire \muxB|Mux8~0_combout ;
wire \muxB|Mux8~2_combout ;
wire \muxB|Mux8~3_combout ;
wire \muxB|Mux8~1_combout ;
wire \muxB|Mux8~4_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ;
wire \ld_mux|out[1]~7_combout ;
wire \ld_mux|out[4]~36_combout ;
wire \ld_mux|out[10]~86_combout ;
wire \ld_mux|out[10]~87_combout ;
wire \alu|Add0~41_sumout ;
wire \alu|Add5~41_sumout ;
wire \ld_mux|out[10]~85_combout ;
wire \alu|Add8~41_sumout ;
wire \alu|Add6~41_sumout ;
wire \alu|Add3~38 ;
wire \alu|Add3~41_sumout ;
wire \ld_mux|out[10]~88_combout ;
wire \ld_mux|out[10]~89_combout ;
wire \ld_mux|out[10]~83_combout ;
wire \ld_mux|out[10]~84_combout ;
wire \ld_mux|out[10]~90_combout ;
wire \reg_bank|Inst12|r[10]~feeder_combout ;
wire \muxB|Mux5~3_combout ;
wire \muxB|Mux5~2_combout ;
wire \muxB|Mux5~0_combout ;
wire \muxB|Mux5~1_combout ;
wire \muxB|Mux5~4_combout ;
wire \data_b[10]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ;
wire \mainFsm|Selector28~0_combout ;
wire \reg_bank|Inst3|r[0]~feeder_combout ;
wire \muxB|Mux15~0_combout ;
wire \reg_bank|Inst6|r[0]~feeder_combout ;
wire \muxB|Mux15~1_combout ;
wire \muxB|Mux15~3_combout ;
wire \reg_bank|Inst8|r[0]~feeder_combout ;
wire \reg_bank|Inst9|r[0]~feeder_combout ;
wire \muxB|Mux15~2_combout ;
wire \muxB|Mux15~4_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ;
wire \alu|Add3~1_sumout ;
wire \alu|Add8~1_sumout ;
wire \alu|Selector15~10_combout ;
wire \alu|ShiftRight0~0_combout ;
wire \alu|ShiftRight0~4_combout ;
wire \alu|Selector15~9_combout ;
wire \alu|Add6~1_sumout ;
wire \alu|Add0~1_sumout ;
wire \alu|Add5~1_sumout ;
wire \alu|Selector15~1_combout ;
wire \alu|Selector15~0_combout ;
wire \alu|Selector15~17_combout ;
wire \alu|Selector15~3_combout ;
wire \alu|Selector15~13_combout ;
wire \ld_mux|out[0]~0_combout ;
wire \reg_bank|Inst7|r[0]~feeder_combout ;
wire \muxA|Mux15~1_combout ;
wire \muxA|Mux15~3_combout ;
wire \muxA|Mux15~0_combout ;
wire \muxA|Mux15~2_combout ;
wire \muxA|Mux15~4_combout ;
wire \pc_mux|out[0]~0_combout ;
wire \data_b[11]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ;
wire \mainFsm|Selector27~0_combout ;
wire \muxB|Mux13~1_combout ;
wire \muxB|Mux13~3_combout ;
wire \muxB|Mux13~0_combout ;
wire \muxB|Mux13~2_combout ;
wire \muxB|Mux13~4_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ;
wire \mainFsm|Selector24~0_combout ;
wire \alu|Add6~45_sumout ;
wire \alu|Add8~45_sumout ;
wire \ld_mux|out[11]~95_combout ;
wire \alu|Add3~42 ;
wire \alu|Add3~45_sumout ;
wire \ld_mux|out[11]~96_combout ;
wire \alu|Add0~45_sumout ;
wire \alu|Add5~45_sumout ;
wire \ld_mux|out[11]~91_combout ;
wire \ld_mux|out[11]~93_combout ;
wire \ld_mux|out[11]~94_combout ;
wire \alu|ShiftLeft0~12_combout ;
wire \ld_mux|out[11]~92_combout ;
wire \ld_mux|out[11]~140_combout ;
wire \ld_mux|out[11]~97_combout ;
wire \muxA|Mux4~1_combout ;
wire \muxA|Mux4~2_combout ;
wire \reg_bank|Inst7|r[11]~feeder_combout ;
wire \muxA|Mux4~3_combout ;
wire \reg_bank|Inst8|r[11]~feeder_combout ;
wire \muxA|Mux4~0_combout ;
wire \muxA|Mux4~4_combout ;
wire \alu|Add3~46 ;
wire \alu|Add3~50 ;
wire \alu|Add3~54 ;
wire \alu|Add3~58 ;
wire \alu|Add3~61_sumout ;
wire \alu|Add6~58 ;
wire \alu|Add6~61_sumout ;
wire \ld_mux|out[15]~130_combout ;
wire \ld_mux|out[15]~131_combout ;
wire \ld_mux|out[15]~127_combout ;
wire \ld_mux|out[15]~128_combout ;
wire \ld_mux|out[15]~129_combout ;
wire \alu|Add8~58 ;
wire \alu|Add8~59 ;
wire \alu|Add8~61_sumout ;
wire \ld_mux|out[15]~133_combout ;
wire \alu|Add5~58 ;
wire \alu|Add5~59 ;
wire \alu|Add5~61_sumout ;
wire \alu|Add0~58 ;
wire \alu|Add0~61_sumout ;
wire \ld_mux|out[15]~132_combout ;
wire \ld_mux|out[15]~134_combout ;
wire \ld_mux|out[15]~135_combout ;
wire \muxA|Mux0~0_combout ;
wire \muxA|Mux0~1_combout ;
wire \muxA|Mux0~2_combout ;
wire \muxA|Mux0~3_combout ;
wire \muxA|Mux0~4_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ;
wire \mainFsm|Selector30~0_combout ;
wire \muxB|Mux14~0_combout ;
wire \muxB|Mux14~3_combout ;
wire \muxB|Mux14~2_combout ;
wire \muxB|Mux14~1_combout ;
wire \muxB|Mux14~4_combout ;
wire \data_b[1]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ;
wire \mainFsm|Selector29~0_combout ;
wire \muxB|Mux4~0_combout ;
wire \muxB|Mux4~1_combout ;
wire \muxB|Mux4~2_combout ;
wire \muxB|Mux4~3_combout ;
wire \muxB|Mux4~4_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ;
wire \mainFsm|Selector23~0_combout ;
wire \mainFsm|Selector23~1_combout ;
wire \muxA|Mux3~1_combout ;
wire \muxA|Mux3~2_combout ;
wire \muxA|Mux3~0_combout ;
wire \muxA|Mux3~3_combout ;
wire \muxA|Mux3~4_combout ;
wire \alu|Add6~50 ;
wire \alu|Add6~53_sumout ;
wire \alu|Add3~53_sumout ;
wire \ld_mux|out[13]~111_combout ;
wire \ld_mux|out[13]~112_combout ;
wire \ld_mux|out[13]~108_combout ;
wire \ld_mux|out[13]~109_combout ;
wire \ld_mux|out[13]~110_combout ;
wire \alu|Add0~53_sumout ;
wire \alu|Add5~53_sumout ;
wire \ld_mux|out[13]~114_combout ;
wire \alu|Add8~53_sumout ;
wire \ld_mux|out[13]~115_combout ;
wire \ld_mux|out[13]~116_combout ;
wire \ld_mux|out[13]~117_combout ;
wire \muxA|Mux2~0_combout ;
wire \muxA|Mux2~3_combout ;
wire \muxA|Mux2~1_combout ;
wire \muxA|Mux2~2_combout ;
wire \muxA|Mux2~4_combout ;
wire \pc_mux|out[13]~14_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ;
wire \mainFsm|state~27_combout ;
wire \mainFsm|state.store1~q ;
wire \mainFsm|PC_mux~0_combout ;
wire \pc_mux|out[14]~15_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ;
wire \mainFsm|Equal2~0_combout ;
wire \mainFsm|Selector4~0_combout ;
wire \mainFsm|state.jump2~q ;
wire \mainFsm|Selector2~0_combout ;
wire \mainFsm|state.store2~q ;
wire \mainFsm|Selector6~0_combout ;
wire \mainFsm|state.reset1~q ;
wire \mainFsm|Selector0~0_combout ;
wire \mainFsm|state.first~q ;
wire \mainFsm|state~30_combout ;
wire \mainFsm|state.r1~q ;
wire \mainFsm|Selector1~0_combout ;
wire \mainFsm|state.r2~q ;
wire \mainFsm|WideOr6~combout ;
wire \programcounter|PC_out[9]~0_combout ;
wire \programcounter|Add0~2 ;
wire \programcounter|Add0~5_sumout ;
wire \programcounter|Add0~6 ;
wire \programcounter|Add0~9_sumout ;
wire \programcounter|Add0~10 ;
wire \programcounter|Add0~13_sumout ;
wire \programcounter|Add0~14 ;
wire \programcounter|Add0~17_sumout ;
wire \programcounter|Add0~18 ;
wire \programcounter|Add0~21_sumout ;
wire \programcounter|Add0~22 ;
wire \programcounter|Add0~25_sumout ;
wire \programcounter|Add0~26 ;
wire \programcounter|Add0~29_sumout ;
wire \programcounter|Add0~30 ;
wire \programcounter|Add0~33_sumout ;
wire \programcounter|Add0~34 ;
wire \programcounter|Add0~37_sumout ;
wire \programcounter|Add0~38 ;
wire \programcounter|Add0~41_sumout ;
wire \programcounter|Add0~42 ;
wire \programcounter|Add0~45_sumout ;
wire \programcounter|Add0~46 ;
wire \programcounter|Add0~49_sumout ;
wire \programcounter|Add0~50 ;
wire \programcounter|Add0~57_sumout ;
wire \programcounter|Add0~58 ;
wire \programcounter|Add0~61_sumout ;
wire \programcounter|Add0~62 ;
wire \programcounter|Add0~53_sumout ;
wire \pc_mux|out[15]~13_combout ;
wire \data_b[15]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ;
wire \mainFsm|Equal0~0_combout ;
wire \mainFsm|state~28_combout ;
wire \mainFsm|state.jump1~q ;
wire \mainFsm|Selector25~1_combout ;
wire \muxA|Mux1~1_combout ;
wire \muxA|Mux1~3_combout ;
wire \muxA|Mux1~0_combout ;
wire \muxA|Mux1~2_combout ;
wire \muxA|Mux1~4_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \addr_b[13]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \addr_b[14]~input_o ;
wire \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ;
wire \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0_combout ;
wire \first0|WideOr6~0_combout ;
wire \first0|WideOr5~0_combout ;
wire \first0|WideOr4~0_combout ;
wire \first0|WideOr3~0_combout ;
wire \first0|WideOr2~0_combout ;
wire \first0|WideOr1~0_combout ;
wire \first0|WideOr0~0_combout ;
wire \second0|WideOr6~0_combout ;
wire \second0|WideOr5~0_combout ;
wire \second0|WideOr4~0_combout ;
wire \second0|WideOr3~0_combout ;
wire \second0|WideOr2~0_combout ;
wire \second0|WideOr1~0_combout ;
wire \second0|WideOr0~0_combout ;
wire \third0|WideOr6~0_combout ;
wire \third0|WideOr5~0_combout ;
wire \third0|WideOr4~0_combout ;
wire \third0|WideOr3~0_combout ;
wire \third0|WideOr2~0_combout ;
wire \third0|WideOr1~0_combout ;
wire \third0|WideOr0~0_combout ;
wire \fourth0|WideOr6~0_combout ;
wire \fourth0|WideOr5~0_combout ;
wire \fourth0|WideOr4~0_combout ;
wire \fourth0|WideOr3~0_combout ;
wire \fourth0|WideOr2~0_combout ;
wire \fourth0|WideOr1~0_combout ;
wire \fourth0|WideOr0~0_combout ;
wire [15:0] \reg_bank|Inst15|r ;
wire [15:0] \reg_bank|Inst13|r ;
wire [15:0] \reg_bank|Inst5|r ;
wire [15:0] \reg_bank|Inst0|r ;
wire [15:0] \reg_bank|Inst12|r ;
wire [15:0] \reg_bank|Inst4|r ;
wire [15:0] \reg_bank|Inst8|r ;
wire [15:0] \reg_bank|Inst9|r ;
wire [15:0] \reg_bank|Inst1|r ;
wire [15:0] \reg_bank|Inst2|r ;
wire [15:0] \reg_bank|Inst6|r ;
wire [15:0] \reg_bank|Inst10|r ;
wire [15:0] \reg_bank|Inst14|r ;
wire [15:0] \reg_bank|Inst3|r ;
wire [15:0] \reg_bank|Inst7|r ;
wire [15:0] \reg_bank|Inst11|r ;
wire [15:0] \programcounter|PC_out ;
wire [2:0] \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b ;
wire [2:0] \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a ;
wire [3:0] \mainFsm|DOUT1 ;

wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0  = \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \q_b[0]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[0]),
	.obar());
// synopsys translate_off
defparam \q_b[0]~output .bus_hold = "false";
defparam \q_b[0]~output .open_drain_output = "false";
defparam \q_b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \q_b[1]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[1]),
	.obar());
// synopsys translate_off
defparam \q_b[1]~output .bus_hold = "false";
defparam \q_b[1]~output .open_drain_output = "false";
defparam \q_b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \q_b[2]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[2]),
	.obar());
// synopsys translate_off
defparam \q_b[2]~output .bus_hold = "false";
defparam \q_b[2]~output .open_drain_output = "false";
defparam \q_b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \q_b[3]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[3]),
	.obar());
// synopsys translate_off
defparam \q_b[3]~output .bus_hold = "false";
defparam \q_b[3]~output .open_drain_output = "false";
defparam \q_b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \q_b[4]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[4]),
	.obar());
// synopsys translate_off
defparam \q_b[4]~output .bus_hold = "false";
defparam \q_b[4]~output .open_drain_output = "false";
defparam \q_b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \q_b[5]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[5]),
	.obar());
// synopsys translate_off
defparam \q_b[5]~output .bus_hold = "false";
defparam \q_b[5]~output .open_drain_output = "false";
defparam \q_b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \q_b[6]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[6]),
	.obar());
// synopsys translate_off
defparam \q_b[6]~output .bus_hold = "false";
defparam \q_b[6]~output .open_drain_output = "false";
defparam \q_b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \q_b[7]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[7]),
	.obar());
// synopsys translate_off
defparam \q_b[7]~output .bus_hold = "false";
defparam \q_b[7]~output .open_drain_output = "false";
defparam \q_b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \q_b[8]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[8]),
	.obar());
// synopsys translate_off
defparam \q_b[8]~output .bus_hold = "false";
defparam \q_b[8]~output .open_drain_output = "false";
defparam \q_b[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \q_b[9]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[9]),
	.obar());
// synopsys translate_off
defparam \q_b[9]~output .bus_hold = "false";
defparam \q_b[9]~output .open_drain_output = "false";
defparam \q_b[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \q_b[10]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[10]),
	.obar());
// synopsys translate_off
defparam \q_b[10]~output .bus_hold = "false";
defparam \q_b[10]~output .open_drain_output = "false";
defparam \q_b[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \q_b[11]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[11]),
	.obar());
// synopsys translate_off
defparam \q_b[11]~output .bus_hold = "false";
defparam \q_b[11]~output .open_drain_output = "false";
defparam \q_b[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \q_b[12]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[12]),
	.obar());
// synopsys translate_off
defparam \q_b[12]~output .bus_hold = "false";
defparam \q_b[12]~output .open_drain_output = "false";
defparam \q_b[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \q_b[13]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[13]),
	.obar());
// synopsys translate_off
defparam \q_b[13]~output .bus_hold = "false";
defparam \q_b[13]~output .open_drain_output = "false";
defparam \q_b[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \q_b[14]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[14]),
	.obar());
// synopsys translate_off
defparam \q_b[14]~output .bus_hold = "false";
defparam \q_b[14]~output .open_drain_output = "false";
defparam \q_b[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \q_b[15]~output (
	.i(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[15]),
	.obar());
// synopsys translate_off
defparam \q_b[15]~output .bus_hold = "false";
defparam \q_b[15]~output .open_drain_output = "false";
defparam \q_b[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \out0[0]~output (
	.i(\first0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out0[0]),
	.obar());
// synopsys translate_off
defparam \out0[0]~output .bus_hold = "false";
defparam \out0[0]~output .open_drain_output = "false";
defparam \out0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \out0[1]~output (
	.i(\first0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out0[1]),
	.obar());
// synopsys translate_off
defparam \out0[1]~output .bus_hold = "false";
defparam \out0[1]~output .open_drain_output = "false";
defparam \out0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \out0[2]~output (
	.i(\first0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out0[2]),
	.obar());
// synopsys translate_off
defparam \out0[2]~output .bus_hold = "false";
defparam \out0[2]~output .open_drain_output = "false";
defparam \out0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \out0[3]~output (
	.i(\first0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out0[3]),
	.obar());
// synopsys translate_off
defparam \out0[3]~output .bus_hold = "false";
defparam \out0[3]~output .open_drain_output = "false";
defparam \out0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \out0[4]~output (
	.i(\first0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out0[4]),
	.obar());
// synopsys translate_off
defparam \out0[4]~output .bus_hold = "false";
defparam \out0[4]~output .open_drain_output = "false";
defparam \out0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \out0[5]~output (
	.i(\first0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out0[5]),
	.obar());
// synopsys translate_off
defparam \out0[5]~output .bus_hold = "false";
defparam \out0[5]~output .open_drain_output = "false";
defparam \out0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \out0[6]~output (
	.i(!\first0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out0[6]),
	.obar());
// synopsys translate_off
defparam \out0[6]~output .bus_hold = "false";
defparam \out0[6]~output .open_drain_output = "false";
defparam \out0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \out1[0]~output (
	.i(\second0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[0]),
	.obar());
// synopsys translate_off
defparam \out1[0]~output .bus_hold = "false";
defparam \out1[0]~output .open_drain_output = "false";
defparam \out1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \out1[1]~output (
	.i(\second0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[1]),
	.obar());
// synopsys translate_off
defparam \out1[1]~output .bus_hold = "false";
defparam \out1[1]~output .open_drain_output = "false";
defparam \out1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \out1[2]~output (
	.i(\second0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[2]),
	.obar());
// synopsys translate_off
defparam \out1[2]~output .bus_hold = "false";
defparam \out1[2]~output .open_drain_output = "false";
defparam \out1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \out1[3]~output (
	.i(\second0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[3]),
	.obar());
// synopsys translate_off
defparam \out1[3]~output .bus_hold = "false";
defparam \out1[3]~output .open_drain_output = "false";
defparam \out1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \out1[4]~output (
	.i(\second0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[4]),
	.obar());
// synopsys translate_off
defparam \out1[4]~output .bus_hold = "false";
defparam \out1[4]~output .open_drain_output = "false";
defparam \out1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \out1[5]~output (
	.i(\second0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[5]),
	.obar());
// synopsys translate_off
defparam \out1[5]~output .bus_hold = "false";
defparam \out1[5]~output .open_drain_output = "false";
defparam \out1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \out1[6]~output (
	.i(!\second0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[6]),
	.obar());
// synopsys translate_off
defparam \out1[6]~output .bus_hold = "false";
defparam \out1[6]~output .open_drain_output = "false";
defparam \out1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \out2[0]~output (
	.i(\third0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[0]),
	.obar());
// synopsys translate_off
defparam \out2[0]~output .bus_hold = "false";
defparam \out2[0]~output .open_drain_output = "false";
defparam \out2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \out2[1]~output (
	.i(\third0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[1]),
	.obar());
// synopsys translate_off
defparam \out2[1]~output .bus_hold = "false";
defparam \out2[1]~output .open_drain_output = "false";
defparam \out2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \out2[2]~output (
	.i(\third0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[2]),
	.obar());
// synopsys translate_off
defparam \out2[2]~output .bus_hold = "false";
defparam \out2[2]~output .open_drain_output = "false";
defparam \out2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \out2[3]~output (
	.i(\third0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[3]),
	.obar());
// synopsys translate_off
defparam \out2[3]~output .bus_hold = "false";
defparam \out2[3]~output .open_drain_output = "false";
defparam \out2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \out2[4]~output (
	.i(\third0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[4]),
	.obar());
// synopsys translate_off
defparam \out2[4]~output .bus_hold = "false";
defparam \out2[4]~output .open_drain_output = "false";
defparam \out2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \out2[5]~output (
	.i(\third0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[5]),
	.obar());
// synopsys translate_off
defparam \out2[5]~output .bus_hold = "false";
defparam \out2[5]~output .open_drain_output = "false";
defparam \out2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \out2[6]~output (
	.i(!\third0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[6]),
	.obar());
// synopsys translate_off
defparam \out2[6]~output .bus_hold = "false";
defparam \out2[6]~output .open_drain_output = "false";
defparam \out2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \out3[0]~output (
	.i(\fourth0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[0]),
	.obar());
// synopsys translate_off
defparam \out3[0]~output .bus_hold = "false";
defparam \out3[0]~output .open_drain_output = "false";
defparam \out3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \out3[1]~output (
	.i(\fourth0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[1]),
	.obar());
// synopsys translate_off
defparam \out3[1]~output .bus_hold = "false";
defparam \out3[1]~output .open_drain_output = "false";
defparam \out3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \out3[2]~output (
	.i(\fourth0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[2]),
	.obar());
// synopsys translate_off
defparam \out3[2]~output .bus_hold = "false";
defparam \out3[2]~output .open_drain_output = "false";
defparam \out3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \out3[3]~output (
	.i(\fourth0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[3]),
	.obar());
// synopsys translate_off
defparam \out3[3]~output .bus_hold = "false";
defparam \out3[3]~output .open_drain_output = "false";
defparam \out3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \out3[4]~output (
	.i(\fourth0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[4]),
	.obar());
// synopsys translate_off
defparam \out3[4]~output .bus_hold = "false";
defparam \out3[4]~output .open_drain_output = "false";
defparam \out3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \out3[5]~output (
	.i(\fourth0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[5]),
	.obar());
// synopsys translate_off
defparam \out3[5]~output .bus_hold = "false";
defparam \out3[5]~output .open_drain_output = "false";
defparam \out3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \out3[6]~output (
	.i(!\fourth0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[6]),
	.obar());
// synopsys translate_off
defparam \out3[6]~output .bus_hold = "false";
defparam \out3[6]~output .open_drain_output = "false";
defparam \out3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \addr_b[15]~input (
	.i(addr_b[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[15]~input_o ));
// synopsys translate_off
defparam \addr_b[15]~input .bus_hold = "false";
defparam \addr_b[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N0
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout  = ( \addr_b[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_b[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[2]~feeder .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y16_N2
dffeas \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N0
cyclonev_lcell_comb \programcounter|Add0~1 (
// Equation(s):
// \programcounter|Add0~1_sumout  = SUM(( \programcounter|PC_out [0] ) + ( VCC ) + ( !VCC ))
// \programcounter|Add0~2  = CARRY(( \programcounter|PC_out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\programcounter|PC_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~1_sumout ),
	.cout(\programcounter|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~1 .extended_lut = "off";
defparam \programcounter|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \programcounter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N9
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout  = ( !\muxA|Mux0~4_combout  & ( (\muxA|Mux1~4_combout  & (\muxA|Mux2~4_combout  & \mainFsm|state.store1~q )) ) )

	.dataa(!\muxA|Mux1~4_combout ),
	.datab(!\muxA|Mux2~4_combout ),
	.datac(!\mainFsm|state.store1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxA|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0 .lut_mask = 64'h0101010100000000;
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N30
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout  = ( \muxA|Mux0~4_combout  & ( (!\muxA|Mux2~4_combout  & (!\muxA|Mux1~4_combout  & \mainFsm|state.store1~q )) ) )

	.dataa(!\muxA|Mux2~4_combout ),
	.datab(!\muxA|Mux1~4_combout ),
	.datac(!\mainFsm|state.store1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxA|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0 .lut_mask = 64'h0000000008080808;
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N3
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout  = (!\muxA|Mux0~4_combout  & (\muxA|Mux2~4_combout  & (\mainFsm|state.store1~q  & !\muxA|Mux1~4_combout )))

	.dataa(!\muxA|Mux0~4_combout ),
	.datab(!\muxA|Mux2~4_combout ),
	.datac(!\mainFsm|state.store1~q ),
	.datad(!\muxA|Mux1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0 .lut_mask = 64'h0200020002000200;
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \alu|ShiftRight0~11 (
// Equation(s):
// \alu|ShiftRight0~11_combout  = ( \muxB|Mux15~4_combout  & ( \muxA|Mux3~4_combout  & ( (!\muxB|Mux14~4_combout ) # (\muxA|Mux1~4_combout ) ) ) ) # ( !\muxB|Mux15~4_combout  & ( \muxA|Mux3~4_combout  & ( (!\muxB|Mux14~4_combout  & ((\muxA|Mux4~4_combout ))) 
// # (\muxB|Mux14~4_combout  & (\muxA|Mux2~4_combout )) ) ) ) # ( \muxB|Mux15~4_combout  & ( !\muxA|Mux3~4_combout  & ( (\muxA|Mux1~4_combout  & \muxB|Mux14~4_combout ) ) ) ) # ( !\muxB|Mux15~4_combout  & ( !\muxA|Mux3~4_combout  & ( (!\muxB|Mux14~4_combout  
// & ((\muxA|Mux4~4_combout ))) # (\muxB|Mux14~4_combout  & (\muxA|Mux2~4_combout )) ) ) )

	.dataa(!\muxA|Mux2~4_combout ),
	.datab(!\muxA|Mux1~4_combout ),
	.datac(!\muxA|Mux4~4_combout ),
	.datad(!\muxB|Mux14~4_combout ),
	.datae(!\muxB|Mux15~4_combout ),
	.dataf(!\muxA|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~11 .extended_lut = "off";
defparam \alu|ShiftRight0~11 .lut_mask = 64'h0F5500330F55FF33;
defparam \alu|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N9
cyclonev_lcell_comb \reg_bank|Inst8|r[7]~feeder (
// Equation(s):
// \reg_bank|Inst8|r[7]~feeder_combout  = ( \ld_mux|out[7]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[7]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst8|r[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst8|r[7]~feeder .extended_lut = "off";
defparam \reg_bank|Inst8|r[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst8|r[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N15
cyclonev_lcell_comb \mainFsm|state~29 (
// Equation(s):
// \mainFsm|state~29_combout  = ( \mainFsm|Equal0~0_combout  & ( \mainFsm|Equal2~0_combout  & ( (!\reset~input_o  & (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & (!\mainFsm|state.first~q  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datac(!\mainFsm|state.first~q ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\mainFsm|Equal0~0_combout ),
	.dataf(!\mainFsm|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|state~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|state~29 .extended_lut = "off";
defparam \mainFsm|state~29 .lut_mask = 64'h0000000000008000;
defparam \mainFsm|state~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N50
dffeas \mainFsm|state.load1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mainFsm|state~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mainFsm|state.load1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mainFsm|state.load1 .is_wysiwyg = "true";
defparam \mainFsm|state.load1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N45
cyclonev_lcell_comb \mainFsm|Selector3~0 (
// Equation(s):
// \mainFsm|Selector3~0_combout  = ( !\reset~input_o  & ( \mainFsm|state.load1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainFsm|state.load1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector3~0 .extended_lut = "off";
defparam \mainFsm|Selector3~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mainFsm|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N47
dffeas \mainFsm|state.load2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mainFsm|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mainFsm|state.load2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mainFsm|state.load2 .is_wysiwyg = "true";
defparam \mainFsm|state.load2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \mainFsm|WideOr7 (
// Equation(s):
// \mainFsm|WideOr7~combout  = ( !\mainFsm|state.load1~q  & ( (!\mainFsm|state.jump1~q  & !\mainFsm|state.load2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainFsm|state.jump1~q ),
	.datad(!\mainFsm|state.load2~q ),
	.datae(gnd),
	.dataf(!\mainFsm|state.load1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|WideOr7 .extended_lut = "off";
defparam \mainFsm|WideOr7 .lut_mask = 64'hF000F00000000000;
defparam \mainFsm|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N54
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout  = ( !\muxA|Mux1~4_combout  & ( (\muxA|Mux2~4_combout  & (\muxA|Mux0~4_combout  & \mainFsm|state.store1~q )) ) )

	.dataa(gnd),
	.datab(!\muxA|Mux2~4_combout ),
	.datac(!\muxA|Mux0~4_combout ),
	.datad(!\mainFsm|state.store1~q ),
	.datae(!\muxA|Mux1~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0 .lut_mask = 64'h0003000000030000;
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N39
cyclonev_lcell_comb \alu|Add6~53 (
// Equation(s):
// \alu|Add6~53_sumout  = SUM(( \muxA|Mux2~4_combout  ) + ( GND ) + ( \alu|Add6~50  ))
// \alu|Add6~54  = CARRY(( \muxA|Mux2~4_combout  ) + ( GND ) + ( \alu|Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxA|Mux2~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~53_sumout ),
	.cout(\alu|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~53 .extended_lut = "off";
defparam \alu|Add6~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \alu|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N42
cyclonev_lcell_comb \alu|Add6~57 (
// Equation(s):
// \alu|Add6~57_sumout  = SUM(( \muxA|Mux1~4_combout  ) + ( GND ) + ( \alu|Add6~54  ))
// \alu|Add6~58  = CARRY(( \muxA|Mux1~4_combout  ) + ( GND ) + ( \alu|Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~57_sumout ),
	.cout(\alu|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~57 .extended_lut = "off";
defparam \alu|Add6~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \alu|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N6
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout  = (!\muxA|Mux1~4_combout  & (!\muxA|Mux2~4_combout  & (!\muxA|Mux0~4_combout  & \mainFsm|state.store1~q )))

	.dataa(!\muxA|Mux1~4_combout ),
	.datab(!\muxA|Mux2~4_combout ),
	.datac(!\muxA|Mux0~4_combout ),
	.datad(!\mainFsm|state.store1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0 .lut_mask = 64'h0080008000800080;
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N27
cyclonev_lcell_comb \reg_bank|Inst8|r[10]~feeder (
// Equation(s):
// \reg_bank|Inst8|r[10]~feeder_combout  = ( \ld_mux|out[10]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[10]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst8|r[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst8|r[10]~feeder .extended_lut = "off";
defparam \reg_bank|Inst8|r[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst8|r[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N29
dffeas \reg_bank|Inst8|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst8|r[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N48
cyclonev_lcell_comb \reg_bank|Inst9|r[10]~feeder (
// Equation(s):
// \reg_bank|Inst9|r[10]~feeder_combout  = ( \ld_mux|out[10]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[10]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst9|r[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst9|r[10]~feeder .extended_lut = "off";
defparam \reg_bank|Inst9|r[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst9|r[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N54
cyclonev_lcell_comb \mainFsm|DOUT1[3] (
// Equation(s):
// \mainFsm|DOUT1 [3] = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( (\mainFsm|state.load1~q ) # (\mainFsm|DOUT1 [3]) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( (\mainFsm|DOUT1 
// [3] & !\mainFsm|state.load1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainFsm|DOUT1 [3]),
	.datad(!\mainFsm|state.load1~q ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|DOUT1 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|DOUT1[3] .extended_lut = "off";
defparam \mainFsm|DOUT1[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \mainFsm|DOUT1[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N15
cyclonev_lcell_comb \mainFsm|DOUT1[0] (
// Equation(s):
// \mainFsm|DOUT1 [0] = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( (\mainFsm|state.load1~q ) # (\mainFsm|DOUT1 [0]) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( (\mainFsm|DOUT1 
// [0] & !\mainFsm|state.load1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainFsm|DOUT1 [0]),
	.datad(!\mainFsm|state.load1~q ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|DOUT1 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|DOUT1[0] .extended_lut = "off";
defparam \mainFsm|DOUT1[0] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \mainFsm|DOUT1[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \mainFsm|DOUT1[2] (
// Equation(s):
// \mainFsm|DOUT1 [2] = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\mainFsm|state.load1~q ) # (\mainFsm|DOUT1 [2]) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\mainFsm|DOUT1 
// [2] & !\mainFsm|state.load1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainFsm|DOUT1 [2]),
	.datad(!\mainFsm|state.load1~q ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|DOUT1 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|DOUT1[2] .extended_lut = "off";
defparam \mainFsm|DOUT1[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \mainFsm|DOUT1[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N18
cyclonev_lcell_comb \mainFsm|DOUT1[1] (
// Equation(s):
// \mainFsm|DOUT1 [1] = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (\mainFsm|state.load1~q ) # (\mainFsm|DOUT1 [1]) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (\mainFsm|DOUT1 
// [1] & !\mainFsm|state.load1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainFsm|DOUT1 [1]),
	.datad(!\mainFsm|state.load1~q ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|DOUT1 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|DOUT1[1] .extended_lut = "off";
defparam \mainFsm|DOUT1[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \mainFsm|DOUT1[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N57
cyclonev_lcell_comb \mainFsm|Decoder1~7 (
// Equation(s):
// \mainFsm|Decoder1~7_combout  = ( !\mainFsm|DOUT1 [1] & ( (\mainFsm|DOUT1 [3] & (\mainFsm|DOUT1 [0] & (!\mainFsm|DOUT1 [2] & \mainFsm|state.load2~q ))) ) )

	.dataa(!\mainFsm|DOUT1 [3]),
	.datab(!\mainFsm|DOUT1 [0]),
	.datac(!\mainFsm|DOUT1 [2]),
	.datad(!\mainFsm|state.load2~q ),
	.datae(!\mainFsm|DOUT1 [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~7 .extended_lut = "off";
defparam \mainFsm|Decoder1~7 .lut_mask = 64'h0010000000100000;
defparam \mainFsm|Decoder1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \reg_bank|Inst9|r[12]~0 (
// Equation(s):
// \reg_bank|Inst9|r[12]~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( \mainFsm|Decoder1~7_combout  ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( 
// \mainFsm|Decoder1~7_combout  ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( !\mainFsm|Decoder1~7_combout  & ( \reset~input_o  ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( 
// !\mainFsm|Decoder1~7_combout  & ( ((\mainFsm|Selector23~0_combout  & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ))) # (\reset~input_o ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\mainFsm|Selector23~0_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.dataf(!\mainFsm|Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst9|r[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst9|r[12]~0 .extended_lut = "off";
defparam \reg_bank|Inst9|r[12]~0 .lut_mask = 64'h57555555FFFFFFFF;
defparam \reg_bank|Inst9|r[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N50
dffeas \reg_bank|Inst9|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst9|r[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N3
cyclonev_lcell_comb \mainFsm|Decoder1~15 (
// Equation(s):
// \mainFsm|Decoder1~15_combout  = ( \mainFsm|DOUT1 [1] & ( (!\mainFsm|DOUT1 [2] & (\mainFsm|DOUT1 [3] & (\mainFsm|DOUT1 [0] & \mainFsm|state.load2~q ))) ) )

	.dataa(!\mainFsm|DOUT1 [2]),
	.datab(!\mainFsm|DOUT1 [3]),
	.datac(!\mainFsm|DOUT1 [0]),
	.datad(!\mainFsm|state.load2~q ),
	.datae(gnd),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~15 .extended_lut = "off";
defparam \mainFsm|Decoder1~15 .lut_mask = 64'h0000000000020002;
defparam \mainFsm|Decoder1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N33
cyclonev_lcell_comb \reg_bank|Inst11|r[0]~0 (
// Equation(s):
// \reg_bank|Inst11|r[0]~0_combout  = ( \mainFsm|Selector23~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout )) # (\reset~input_o )) # (\mainFsm|Decoder1~15_combout ) ) ) ) # ( !\mainFsm|Selector23~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( 
// (\reset~input_o ) # (\mainFsm|Decoder1~15_combout ) ) ) ) # ( \mainFsm|Selector23~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~15_combout ) ) ) ) # ( 
// !\mainFsm|Selector23~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~15_combout ) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datab(!\mainFsm|Decoder1~15_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datae(!\mainFsm|Selector23~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst11|r[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst11|r[0]~0 .extended_lut = "off";
defparam \reg_bank|Inst11|r[0]~0 .lut_mask = 64'h3F3F3F3F3F3F3FBF;
defparam \reg_bank|Inst11|r[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N25
dffeas \reg_bank|Inst11|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[10]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N57
cyclonev_lcell_comb \mainFsm|Decoder1~11 (
// Equation(s):
// \mainFsm|Decoder1~11_combout  = ( !\mainFsm|DOUT1 [0] & ( \mainFsm|DOUT1 [1] & ( (!\mainFsm|DOUT1 [2] & (\mainFsm|state.load2~q  & \mainFsm|DOUT1 [3])) ) ) )

	.dataa(gnd),
	.datab(!\mainFsm|DOUT1 [2]),
	.datac(!\mainFsm|state.load2~q ),
	.datad(!\mainFsm|DOUT1 [3]),
	.datae(!\mainFsm|DOUT1 [0]),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~11 .extended_lut = "off";
defparam \mainFsm|Decoder1~11 .lut_mask = 64'h00000000000C0000;
defparam \mainFsm|Decoder1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N48
cyclonev_lcell_comb \reg_bank|Inst10|r[12]~0 (
// Equation(s):
// \reg_bank|Inst10|r[12]~0_combout  = ( \mainFsm|Decoder1~11_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  ) ) # ( !\mainFsm|Decoder1~11_combout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & 
// \mainFsm|Selector23~0_combout ))) # (\reset~input_o ) ) ) ) # ( \mainFsm|Decoder1~11_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  ) ) # ( !\mainFsm|Decoder1~11_combout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( \reset~input_o  ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datad(!\mainFsm|Selector23~0_combout ),
	.datae(!\mainFsm|Decoder1~11_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst10|r[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst10|r[12]~0 .extended_lut = "off";
defparam \reg_bank|Inst10|r[12]~0 .lut_mask = 64'h5555FFFF55D5FFFF;
defparam \reg_bank|Inst10|r[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N26
dffeas \reg_bank|Inst10|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[10]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N0
cyclonev_lcell_comb \mainFsm|Decoder1~5 (
// Equation(s):
// \mainFsm|Decoder1~5_combout  = ( !\mainFsm|DOUT1 [1] & ( (!\mainFsm|DOUT1 [2] & (!\mainFsm|DOUT1 [3] & (\mainFsm|state.load2~q  & \mainFsm|DOUT1 [0]))) ) )

	.dataa(!\mainFsm|DOUT1 [2]),
	.datab(!\mainFsm|DOUT1 [3]),
	.datac(!\mainFsm|state.load2~q ),
	.datad(!\mainFsm|DOUT1 [0]),
	.datae(gnd),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~5 .extended_lut = "off";
defparam \mainFsm|Decoder1~5 .lut_mask = 64'h0008000800000000;
defparam \mainFsm|Decoder1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N39
cyclonev_lcell_comb \reg_bank|Inst1|r[5]~0 (
// Equation(s):
// \reg_bank|Inst1|r[5]~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~5_combout ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~5_combout ) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~5_combout ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (((\mainFsm|Selector26~0_combout  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout )) # (\reset~input_o )) # (\mainFsm|Decoder1~5_combout ) ) ) )

	.dataa(!\mainFsm|Selector26~0_combout ),
	.datab(!\mainFsm|Decoder1~5_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst1|r[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst1|r[5]~0 .extended_lut = "off";
defparam \reg_bank|Inst1|r[5]~0 .lut_mask = 64'h7F3F3F3F3F3F3F3F;
defparam \reg_bank|Inst1|r[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N56
dffeas \reg_bank|Inst1|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \mainFsm|Decoder1~9 (
// Equation(s):
// \mainFsm|Decoder1~9_combout  = ( !\mainFsm|DOUT1 [0] & ( \mainFsm|DOUT1 [1] & ( (!\mainFsm|DOUT1 [3] & (!\mainFsm|DOUT1 [2] & \mainFsm|state.load2~q )) ) ) )

	.dataa(!\mainFsm|DOUT1 [3]),
	.datab(!\mainFsm|DOUT1 [2]),
	.datac(gnd),
	.datad(!\mainFsm|state.load2~q ),
	.datae(!\mainFsm|DOUT1 [0]),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~9 .extended_lut = "off";
defparam \mainFsm|Decoder1~9 .lut_mask = 64'h0000000000880000;
defparam \mainFsm|Decoder1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \alu|Add6~1 (
// Equation(s):
// \alu|Add6~1_sumout  = SUM(( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  ) + ( \muxA|Mux15~4_combout  ) + ( !VCC ))
// \alu|Add6~2  = CARRY(( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  ) + ( \muxA|Mux15~4_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux15~4_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~1_sumout ),
	.cout(\alu|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~1 .extended_lut = "off";
defparam \alu|Add6~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N3
cyclonev_lcell_comb \alu|Add6~5 (
// Equation(s):
// \alu|Add6~5_sumout  = SUM(( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  ) + ( \muxA|Mux14~4_combout  ) + ( \alu|Add6~2  ))
// \alu|Add6~6  = CARRY(( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  ) + ( \muxA|Mux14~4_combout  ) + ( \alu|Add6~2  ))

	.dataa(gnd),
	.datab(!\muxA|Mux14~4_combout ),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~5_sumout ),
	.cout(\alu|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~5 .extended_lut = "off";
defparam \alu|Add6~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \alu|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N56
dffeas \reg_bank|Inst10|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N42
cyclonev_lcell_comb \mainFsm|Decoder1~12 (
// Equation(s):
// \mainFsm|Decoder1~12_combout  = ( !\mainFsm|DOUT1 [0] & ( \mainFsm|DOUT1 [1] & ( (\mainFsm|state.load2~q  & (\mainFsm|DOUT1 [2] & \mainFsm|DOUT1 [3])) ) ) )

	.dataa(!\mainFsm|state.load2~q ),
	.datab(!\mainFsm|DOUT1 [2]),
	.datac(!\mainFsm|DOUT1 [3]),
	.datad(gnd),
	.datae(!\mainFsm|DOUT1 [0]),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~12 .extended_lut = "off";
defparam \mainFsm|Decoder1~12 .lut_mask = 64'h0000000001010000;
defparam \mainFsm|Decoder1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N39
cyclonev_lcell_comb \reg_bank|Inst14|r[15]~0 (
// Equation(s):
// \reg_bank|Inst14|r[15]~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( \mainFsm|Selector23~0_combout  & ( (((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout )) # (\mainFsm|Decoder1~12_combout )) # (\reset~input_o ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( \mainFsm|Selector23~0_combout  & 
// ( (\mainFsm|Decoder1~12_combout ) # (\reset~input_o ) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( !\mainFsm|Selector23~0_combout  & ( (\mainFsm|Decoder1~12_combout ) # (\reset~input_o ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( !\mainFsm|Selector23~0_combout  & ( (\mainFsm|Decoder1~12_combout ) # (\reset~input_o ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\mainFsm|Decoder1~12_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.dataf(!\mainFsm|Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst14|r[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst14|r[15]~0 .extended_lut = "off";
defparam \reg_bank|Inst14|r[15]~0 .lut_mask = 64'h7777777777777F77;
defparam \reg_bank|Inst14|r[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N20
dffeas \reg_bank|Inst14|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N6
cyclonev_lcell_comb \reg_bank|Inst2|r[13]~feeder (
// Equation(s):
// \reg_bank|Inst2|r[13]~feeder_combout  = ( \ld_mux|out[13]~117_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[13]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst2|r[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst2|r[13]~feeder .extended_lut = "off";
defparam \reg_bank|Inst2|r[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst2|r[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N8
dffeas \reg_bank|Inst2|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst2|r[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N3
cyclonev_lcell_comb \mainFsm|Decoder1~10 (
// Equation(s):
// \mainFsm|Decoder1~10_combout  = ( \mainFsm|DOUT1 [1] & ( (!\mainFsm|DOUT1 [0] & (\mainFsm|DOUT1 [2] & (!\mainFsm|DOUT1 [3] & \mainFsm|state.load2~q ))) ) )

	.dataa(!\mainFsm|DOUT1 [0]),
	.datab(!\mainFsm|DOUT1 [2]),
	.datac(!\mainFsm|DOUT1 [3]),
	.datad(!\mainFsm|state.load2~q ),
	.datae(gnd),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~10 .extended_lut = "off";
defparam \mainFsm|Decoder1~10 .lut_mask = 64'h0000000000200020;
defparam \mainFsm|Decoder1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N12
cyclonev_lcell_comb \reg_bank|Inst6|r[5]~0 (
// Equation(s):
// \reg_bank|Inst6|r[5]~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~10_combout ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~10_combout ) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( (((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & 
// \mainFsm|Selector25~0_combout )) # (\reset~input_o )) # (\mainFsm|Decoder1~10_combout ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & 
// ( (\reset~input_o ) # (\mainFsm|Decoder1~10_combout ) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datab(!\mainFsm|Decoder1~10_combout ),
	.datac(!\reset~input_o ),
	.datad(!\mainFsm|Selector25~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst6|r[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst6|r[5]~0 .extended_lut = "off";
defparam \reg_bank|Inst6|r[5]~0 .lut_mask = 64'h3F3F3FBF3F3F3F3F;
defparam \reg_bank|Inst6|r[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N43
dffeas \reg_bank|Inst6|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N42
cyclonev_lcell_comb \muxB|Mux2~2 (
// Equation(s):
// \muxB|Mux2~2_combout  = ( \reg_bank|Inst6|r [13] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst14|r [13]) ) ) ) # ( !\reg_bank|Inst6|r [13] & ( \mainFsm|Selector28~0_combout  & ( (\mainFsm|Selector27~0_combout  
// & \reg_bank|Inst14|r [13]) ) ) ) # ( \reg_bank|Inst6|r [13] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst2|r [13]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst10|r [13])) ) ) ) # ( !\reg_bank|Inst6|r 
// [13] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst2|r [13]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst10|r [13])) ) ) )

	.dataa(!\reg_bank|Inst10|r [13]),
	.datab(!\mainFsm|Selector27~0_combout ),
	.datac(!\reg_bank|Inst14|r [13]),
	.datad(!\reg_bank|Inst2|r [13]),
	.datae(!\reg_bank|Inst6|r [13]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux2~2 .extended_lut = "off";
defparam \muxB|Mux2~2 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \muxB|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N49
dffeas \reg_bank|Inst1|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N27
cyclonev_lcell_comb \mainFsm|Decoder1~6 (
// Equation(s):
// \mainFsm|Decoder1~6_combout  = ( !\mainFsm|DOUT1 [3] & ( !\mainFsm|DOUT1 [1] & ( (\mainFsm|state.load2~q  & (\mainFsm|DOUT1 [2] & \mainFsm|DOUT1 [0])) ) ) )

	.dataa(!\mainFsm|state.load2~q ),
	.datab(gnd),
	.datac(!\mainFsm|DOUT1 [2]),
	.datad(!\mainFsm|DOUT1 [0]),
	.datae(!\mainFsm|DOUT1 [3]),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~6 .extended_lut = "off";
defparam \mainFsm|Decoder1~6 .lut_mask = 64'h0005000000000000;
defparam \mainFsm|Decoder1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N18
cyclonev_lcell_comb \reg_bank|Inst5|r[8]~0 (
// Equation(s):
// \reg_bank|Inst5|r[8]~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~6_combout ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~6_combout ) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (((\mainFsm|Selector26~0_combout  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout )) # (\reset~input_o )) # (\mainFsm|Decoder1~6_combout ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~6_combout ) ) ) )

	.dataa(!\mainFsm|Selector26~0_combout ),
	.datab(!\mainFsm|Decoder1~6_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst5|r[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst5|r[8]~0 .extended_lut = "off";
defparam \reg_bank|Inst5|r[8]~0 .lut_mask = 64'h33FF73FF33FF33FF;
defparam \reg_bank|Inst5|r[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N5
dffeas \reg_bank|Inst5|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N26
dffeas \reg_bank|Inst9|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \reg_bank|Inst13|r[13]~feeder (
// Equation(s):
// \reg_bank|Inst13|r[13]~feeder_combout  = ( \ld_mux|out[13]~117_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[13]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst13|r[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst13|r[13]~feeder .extended_lut = "off";
defparam \reg_bank|Inst13|r[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst13|r[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N33
cyclonev_lcell_comb \mainFsm|Decoder1~8 (
// Equation(s):
// \mainFsm|Decoder1~8_combout  = ( !\mainFsm|DOUT1 [1] & ( (\mainFsm|DOUT1 [3] & (\mainFsm|DOUT1 [2] & (\mainFsm|DOUT1 [0] & \mainFsm|state.load2~q ))) ) )

	.dataa(!\mainFsm|DOUT1 [3]),
	.datab(!\mainFsm|DOUT1 [2]),
	.datac(!\mainFsm|DOUT1 [0]),
	.datad(!\mainFsm|state.load2~q ),
	.datae(gnd),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~8 .extended_lut = "off";
defparam \mainFsm|Decoder1~8 .lut_mask = 64'h0001000100000000;
defparam \mainFsm|Decoder1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \reg_bank|Inst13|r[4]~0 (
// Equation(s):
// \reg_bank|Inst13|r[4]~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~8_combout ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( (((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & 
// \mainFsm|Selector23~0_combout )) # (\reset~input_o )) # (\mainFsm|Decoder1~8_combout ) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( 
// (\reset~input_o ) # (\mainFsm|Decoder1~8_combout ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # 
// (\mainFsm|Decoder1~8_combout ) ) ) )

	.dataa(!\mainFsm|Decoder1~8_combout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\mainFsm|Selector23~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst13|r[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst13|r[4]~0 .extended_lut = "off";
defparam \reg_bank|Inst13|r[4]~0 .lut_mask = 64'h5F5F5F5F5F7F5F5F;
defparam \reg_bank|Inst13|r[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N29
dffeas \reg_bank|Inst13|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst13|r[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N45
cyclonev_lcell_comb \muxB|Mux2~1 (
// Equation(s):
// \muxB|Mux2~1_combout  = ( \mainFsm|Selector27~0_combout  & ( \mainFsm|Selector28~0_combout  & ( \reg_bank|Inst13|r [13] ) ) ) # ( !\mainFsm|Selector27~0_combout  & ( \mainFsm|Selector28~0_combout  & ( \reg_bank|Inst5|r [13] ) ) ) # ( 
// \mainFsm|Selector27~0_combout  & ( !\mainFsm|Selector28~0_combout  & ( \reg_bank|Inst9|r [13] ) ) ) # ( !\mainFsm|Selector27~0_combout  & ( !\mainFsm|Selector28~0_combout  & ( \reg_bank|Inst1|r [13] ) ) )

	.dataa(!\reg_bank|Inst1|r [13]),
	.datab(!\reg_bank|Inst5|r [13]),
	.datac(!\reg_bank|Inst9|r [13]),
	.datad(!\reg_bank|Inst13|r [13]),
	.datae(!\mainFsm|Selector27~0_combout ),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux2~1 .extended_lut = "off";
defparam \muxB|Mux2~1 .lut_mask = 64'h55550F0F333300FF;
defparam \muxB|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N50
dffeas \reg_bank|Inst11|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[13]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N24
cyclonev_lcell_comb \reg_bank|Inst15|r[13]~feeder (
// Equation(s):
// \reg_bank|Inst15|r[13]~feeder_combout  = ( \ld_mux|out[13]~117_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[13]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst15|r[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst15|r[13]~feeder .extended_lut = "off";
defparam \reg_bank|Inst15|r[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst15|r[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N21
cyclonev_lcell_comb \mainFsm|Decoder1~0 (
// Equation(s):
// \mainFsm|Decoder1~0_combout  = ( \mainFsm|DOUT1 [1] & ( (\mainFsm|DOUT1 [3] & (\mainFsm|DOUT1 [0] & (\mainFsm|state.load2~q  & \mainFsm|DOUT1 [2]))) ) )

	.dataa(!\mainFsm|DOUT1 [3]),
	.datab(!\mainFsm|DOUT1 [0]),
	.datac(!\mainFsm|state.load2~q ),
	.datad(!\mainFsm|DOUT1 [2]),
	.datae(gnd),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~0 .extended_lut = "off";
defparam \mainFsm|Decoder1~0 .lut_mask = 64'h0000000000010001;
defparam \mainFsm|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N54
cyclonev_lcell_comb \reg_bank|Inst15|r[1]~0 (
// Equation(s):
// \reg_bank|Inst15|r[1]~0_combout  = ( \mainFsm|Selector23~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout )) # (\reset~input_o )) # (\mainFsm|Decoder1~0_combout ) ) ) ) # ( !\mainFsm|Selector23~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( 
// (\reset~input_o ) # (\mainFsm|Decoder1~0_combout ) ) ) ) # ( \mainFsm|Selector23~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~0_combout ) ) ) ) # ( 
// !\mainFsm|Selector23~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~0_combout ) ) ) )

	.dataa(!\mainFsm|Decoder1~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datae(!\mainFsm|Selector23~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst15|r[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst15|r[1]~0 .extended_lut = "off";
defparam \reg_bank|Inst15|r[1]~0 .lut_mask = 64'h777777777777777F;
defparam \reg_bank|Inst15|r[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N26
dffeas \reg_bank|Inst15|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst15|r[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \mainFsm|Decoder1~13 (
// Equation(s):
// \mainFsm|Decoder1~13_combout  = ( !\mainFsm|DOUT1 [3] & ( (\mainFsm|DOUT1 [0] & (!\mainFsm|DOUT1 [2] & (\mainFsm|DOUT1 [1] & \mainFsm|state.load2~q ))) ) )

	.dataa(!\mainFsm|DOUT1 [0]),
	.datab(!\mainFsm|DOUT1 [2]),
	.datac(!\mainFsm|DOUT1 [1]),
	.datad(!\mainFsm|state.load2~q ),
	.datae(gnd),
	.dataf(!\mainFsm|DOUT1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~13 .extended_lut = "off";
defparam \mainFsm|Decoder1~13 .lut_mask = 64'h0004000400000000;
defparam \mainFsm|Decoder1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N6
cyclonev_lcell_comb \reg_bank|Inst3|r[5]~0 (
// Equation(s):
// \reg_bank|Inst3|r[5]~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~13_combout ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~13_combout ) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (((\mainFsm|Selector26~0_combout  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout )) # (\reset~input_o )) # (\mainFsm|Decoder1~13_combout ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~13_combout ) ) ) )

	.dataa(!\mainFsm|Selector26~0_combout ),
	.datab(!\mainFsm|Decoder1~13_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst3|r[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst3|r[5]~0 .extended_lut = "off";
defparam \reg_bank|Inst3|r[5]~0 .lut_mask = 64'h33FF73FF33FF33FF;
defparam \reg_bank|Inst3|r[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N47
dffeas \reg_bank|Inst3|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N51
cyclonev_lcell_comb \mainFsm|Decoder1~14 (
// Equation(s):
// \mainFsm|Decoder1~14_combout  = ( !\mainFsm|DOUT1 [3] & ( \mainFsm|DOUT1 [1] & ( (\mainFsm|state.load2~q  & (\mainFsm|DOUT1 [2] & \mainFsm|DOUT1 [0])) ) ) )

	.dataa(!\mainFsm|state.load2~q ),
	.datab(!\mainFsm|DOUT1 [2]),
	.datac(gnd),
	.datad(!\mainFsm|DOUT1 [0]),
	.datae(!\mainFsm|DOUT1 [3]),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~14 .extended_lut = "off";
defparam \mainFsm|Decoder1~14 .lut_mask = 64'h0000000000110000;
defparam \mainFsm|Decoder1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N24
cyclonev_lcell_comb \reg_bank|Inst7|r[15]~0 (
// Equation(s):
// \reg_bank|Inst7|r[15]~0_combout  = ( \mainFsm|Selector26~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout )) # (\reset~input_o )) # (\mainFsm|Decoder1~14_combout ) ) ) ) # ( !\mainFsm|Selector26~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & 
// ( (\reset~input_o ) # (\mainFsm|Decoder1~14_combout ) ) ) ) # ( \mainFsm|Selector26~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~14_combout ) ) ) ) # ( 
// !\mainFsm|Selector26~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~14_combout ) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datab(!\mainFsm|Decoder1~14_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\mainFsm|Selector26~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst7|r[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst7|r[15]~0 .extended_lut = "off";
defparam \reg_bank|Inst7|r[15]~0 .lut_mask = 64'h33FF33FF33FF73FF;
defparam \reg_bank|Inst7|r[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N32
dffeas \reg_bank|Inst7|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N30
cyclonev_lcell_comb \muxB|Mux2~3 (
// Equation(s):
// \muxB|Mux2~3_combout  = ( \reg_bank|Inst7|r [13] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst15|r [13]) ) ) ) # ( !\reg_bank|Inst7|r [13] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst15|r [13] & 
// \mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst7|r [13] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst3|r [13]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst11|r [13])) ) ) ) # ( 
// !\reg_bank|Inst7|r [13] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst3|r [13]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst11|r [13])) ) ) )

	.dataa(!\reg_bank|Inst11|r [13]),
	.datab(!\reg_bank|Inst15|r [13]),
	.datac(!\mainFsm|Selector27~0_combout ),
	.datad(!\reg_bank|Inst3|r [13]),
	.datae(!\reg_bank|Inst7|r [13]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux2~3 .extended_lut = "off";
defparam \muxB|Mux2~3 .lut_mask = 64'h05F505F50303F3F3;
defparam \muxB|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N57
cyclonev_lcell_comb \mainFsm|Decoder1~4 (
// Equation(s):
// \mainFsm|Decoder1~4_combout  = ( !\mainFsm|DOUT1 [1] & ( (!\mainFsm|DOUT1 [0] & (\mainFsm|DOUT1 [2] & (\mainFsm|state.load2~q  & \mainFsm|DOUT1 [3]))) ) )

	.dataa(!\mainFsm|DOUT1 [0]),
	.datab(!\mainFsm|DOUT1 [2]),
	.datac(!\mainFsm|state.load2~q ),
	.datad(!\mainFsm|DOUT1 [3]),
	.datae(gnd),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~4 .extended_lut = "off";
defparam \mainFsm|Decoder1~4 .lut_mask = 64'h0002000200000000;
defparam \mainFsm|Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N9
cyclonev_lcell_comb \reg_bank|Inst12|r[2]~0 (
// Equation(s):
// \reg_bank|Inst12|r[2]~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( \mainFsm|Selector23~0_combout  & ( (((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout )) # (\reset~input_o )) # (\mainFsm|Decoder1~4_combout ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( \mainFsm|Selector23~0_combout  & ( 
// (\reset~input_o ) # (\mainFsm|Decoder1~4_combout ) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( !\mainFsm|Selector23~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~4_combout ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( !\mainFsm|Selector23~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~4_combout ) ) ) )

	.dataa(!\mainFsm|Decoder1~4_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.dataf(!\mainFsm|Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst12|r[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst12|r[2]~0 .extended_lut = "off";
defparam \reg_bank|Inst12|r[2]~0 .lut_mask = 64'h777777777777F777;
defparam \reg_bank|Inst12|r[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N5
dffeas \reg_bank|Inst12|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N24
cyclonev_lcell_comb \mainFsm|Decoder1~1 (
// Equation(s):
// \mainFsm|Decoder1~1_combout  = ( !\mainFsm|DOUT1 [0] & ( !\mainFsm|DOUT1 [1] & ( (\mainFsm|state.load2~q  & (!\mainFsm|DOUT1 [3] & !\mainFsm|DOUT1 [2])) ) ) )

	.dataa(gnd),
	.datab(!\mainFsm|state.load2~q ),
	.datac(!\mainFsm|DOUT1 [3]),
	.datad(!\mainFsm|DOUT1 [2]),
	.datae(!\mainFsm|DOUT1 [0]),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~1 .extended_lut = "off";
defparam \mainFsm|Decoder1~1 .lut_mask = 64'h3000000000000000;
defparam \mainFsm|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N36
cyclonev_lcell_comb \mainFsm|Decoder0~0 (
// Equation(s):
// \mainFsm|Decoder0~0_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( (\mainFsm|state.r2~q  & (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout )) ) )

	.dataa(gnd),
	.datab(!\mainFsm|state.r2~q ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder0~0 .extended_lut = "off";
defparam \mainFsm|Decoder0~0 .lut_mask = 64'h3000300000000000;
defparam \mainFsm|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N21
cyclonev_lcell_comb \reg_bank|Inst0|r[13]~0 (
// Equation(s):
// \reg_bank|Inst0|r[13]~0_combout  = ( \mainFsm|Decoder0~0_combout  & ( ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ) # (\mainFsm|Decoder1~1_combout )) # (\reset~input_o ) ) ) # ( !\mainFsm|Decoder0~0_combout  & ( 
// (\mainFsm|Decoder1~1_combout ) # (\reset~input_o ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\mainFsm|Decoder1~1_combout ),
	.datae(!\mainFsm|Decoder0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst0|r[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst0|r[13]~0 .extended_lut = "off";
defparam \reg_bank|Inst0|r[13]~0 .lut_mask = 64'h55FFDDFF55FFDDFF;
defparam \reg_bank|Inst0|r[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N8
dffeas \reg_bank|Inst0|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N8
dffeas \reg_bank|Inst8|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \muxB|Mux2~0 (
// Equation(s):
// \muxB|Mux2~0_combout  = ( \mainFsm|Selector27~0_combout  & ( \mainFsm|Selector28~0_combout  & ( \reg_bank|Inst12|r [13] ) ) ) # ( !\mainFsm|Selector27~0_combout  & ( \mainFsm|Selector28~0_combout  & ( \reg_bank|Inst4|r [13] ) ) ) # ( 
// \mainFsm|Selector27~0_combout  & ( !\mainFsm|Selector28~0_combout  & ( \reg_bank|Inst8|r [13] ) ) ) # ( !\mainFsm|Selector27~0_combout  & ( !\mainFsm|Selector28~0_combout  & ( \reg_bank|Inst0|r [13] ) ) )

	.dataa(!\reg_bank|Inst12|r [13]),
	.datab(!\reg_bank|Inst0|r [13]),
	.datac(!\reg_bank|Inst8|r [13]),
	.datad(!\reg_bank|Inst4|r [13]),
	.datae(!\mainFsm|Selector27~0_combout ),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux2~0 .extended_lut = "off";
defparam \muxB|Mux2~0 .lut_mask = 64'h33330F0F00FF5555;
defparam \muxB|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N0
cyclonev_lcell_comb \muxB|Mux2~4 (
// Equation(s):
// \muxB|Mux2~4_combout  = ( \muxB|Mux2~3_combout  & ( \muxB|Mux2~0_combout  & ( (!\mainFsm|Selector29~0_combout  & (((!\mainFsm|Selector30~0_combout ) # (\muxB|Mux2~1_combout )))) # (\mainFsm|Selector29~0_combout  & (((\mainFsm|Selector30~0_combout )) # 
// (\muxB|Mux2~2_combout ))) ) ) ) # ( !\muxB|Mux2~3_combout  & ( \muxB|Mux2~0_combout  & ( (!\mainFsm|Selector29~0_combout  & (((!\mainFsm|Selector30~0_combout ) # (\muxB|Mux2~1_combout )))) # (\mainFsm|Selector29~0_combout  & (\muxB|Mux2~2_combout  & 
// ((!\mainFsm|Selector30~0_combout )))) ) ) ) # ( \muxB|Mux2~3_combout  & ( !\muxB|Mux2~0_combout  & ( (!\mainFsm|Selector29~0_combout  & (((\muxB|Mux2~1_combout  & \mainFsm|Selector30~0_combout )))) # (\mainFsm|Selector29~0_combout  & 
// (((\mainFsm|Selector30~0_combout )) # (\muxB|Mux2~2_combout ))) ) ) ) # ( !\muxB|Mux2~3_combout  & ( !\muxB|Mux2~0_combout  & ( (!\mainFsm|Selector29~0_combout  & (((\muxB|Mux2~1_combout  & \mainFsm|Selector30~0_combout )))) # 
// (\mainFsm|Selector29~0_combout  & (\muxB|Mux2~2_combout  & ((!\mainFsm|Selector30~0_combout )))) ) ) )

	.dataa(!\mainFsm|Selector29~0_combout ),
	.datab(!\muxB|Mux2~2_combout ),
	.datac(!\muxB|Mux2~1_combout ),
	.datad(!\mainFsm|Selector30~0_combout ),
	.datae(!\muxB|Mux2~3_combout ),
	.dataf(!\muxB|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux2~4 .extended_lut = "off";
defparam \muxB|Mux2~4 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \muxB|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \alu|Add6~9 (
// Equation(s):
// \alu|Add6~9_sumout  = SUM(( \muxA|Mux13~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  ) + ( \alu|Add6~6  ))
// \alu|Add6~10  = CARRY(( \muxA|Mux13~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  ) + ( \alu|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datad(!\muxA|Mux13~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~9_sumout ),
	.cout(\alu|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~9 .extended_lut = "off";
defparam \alu|Add6~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \alu|Add3~1 (
// Equation(s):
// \alu|Add3~1_sumout  = SUM(( \muxA|Mux15~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  ) + ( !VCC ))
// \alu|Add3~2  = CARRY(( \muxA|Mux15~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datad(!\muxA|Mux15~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~1_sumout ),
	.cout(\alu|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~1 .extended_lut = "off";
defparam \alu|Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \alu|Add3~5 (
// Equation(s):
// \alu|Add3~5_sumout  = SUM(( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  ) + ( \muxA|Mux14~4_combout  ) + ( \alu|Add3~2  ))
// \alu|Add3~6  = CARRY(( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  ) + ( \muxA|Mux14~4_combout  ) + ( \alu|Add3~2  ))

	.dataa(gnd),
	.datab(!\muxA|Mux14~4_combout ),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~5_sumout ),
	.cout(\alu|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~5 .extended_lut = "off";
defparam \alu|Add3~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \alu|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \alu|Add3~9 (
// Equation(s):
// \alu|Add3~9_sumout  = SUM(( \muxA|Mux13~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  ) + ( \alu|Add3~6  ))
// \alu|Add3~10  = CARRY(( \muxA|Mux13~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  ) + ( \alu|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux13~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\alu|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~9_sumout ),
	.cout(\alu|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~9 .extended_lut = "off";
defparam \alu|Add3~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \alu|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \alu|Add5~1 (
// Equation(s):
// \alu|Add5~1_sumout  = SUM(( !\muxA|Mux15~4_combout  $ (!\muxB|Mux15~4_combout ) ) + ( !VCC ) + ( !VCC ))
// \alu|Add5~2  = CARRY(( !\muxA|Mux15~4_combout  $ (!\muxB|Mux15~4_combout ) ) + ( !VCC ) + ( !VCC ))
// \alu|Add5~3  = SHARE((!\muxB|Mux15~4_combout ) # (\muxA|Mux15~4_combout ))

	.dataa(gnd),
	.datab(!\muxA|Mux15~4_combout ),
	.datac(gnd),
	.datad(!\muxB|Mux15~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add5~1_sumout ),
	.cout(\alu|Add5~2 ),
	.shareout(\alu|Add5~3 ));
// synopsys translate_off
defparam \alu|Add5~1 .extended_lut = "off";
defparam \alu|Add5~1 .lut_mask = 64'h0000FF33000033CC;
defparam \alu|Add5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N3
cyclonev_lcell_comb \alu|Add5~5 (
// Equation(s):
// \alu|Add5~5_sumout  = SUM(( !\muxA|Mux14~4_combout  $ (\muxB|Mux14~4_combout ) ) + ( \alu|Add5~3  ) + ( \alu|Add5~2  ))
// \alu|Add5~6  = CARRY(( !\muxA|Mux14~4_combout  $ (\muxB|Mux14~4_combout ) ) + ( \alu|Add5~3  ) + ( \alu|Add5~2  ))
// \alu|Add5~7  = SHARE((\muxA|Mux14~4_combout  & !\muxB|Mux14~4_combout ))

	.dataa(!\muxA|Mux14~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxB|Mux14~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~2 ),
	.sharein(\alu|Add5~3 ),
	.combout(),
	.sumout(\alu|Add5~5_sumout ),
	.cout(\alu|Add5~6 ),
	.shareout(\alu|Add5~7 ));
// synopsys translate_off
defparam \alu|Add5~5 .extended_lut = "off";
defparam \alu|Add5~5 .lut_mask = 64'h000055000000AA55;
defparam \alu|Add5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \alu|Add5~9 (
// Equation(s):
// \alu|Add5~9_sumout  = SUM(( !\muxA|Mux13~4_combout  $ (\muxB|Mux13~4_combout ) ) + ( \alu|Add5~7  ) + ( \alu|Add5~6  ))
// \alu|Add5~10  = CARRY(( !\muxA|Mux13~4_combout  $ (\muxB|Mux13~4_combout ) ) + ( \alu|Add5~7  ) + ( \alu|Add5~6  ))
// \alu|Add5~11  = SHARE((\muxA|Mux13~4_combout  & !\muxB|Mux13~4_combout ))

	.dataa(!\muxA|Mux13~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxB|Mux13~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~6 ),
	.sharein(\alu|Add5~7 ),
	.combout(),
	.sumout(\alu|Add5~9_sumout ),
	.cout(\alu|Add5~10 ),
	.shareout(\alu|Add5~11 ));
// synopsys translate_off
defparam \alu|Add5~9 .extended_lut = "off";
defparam \alu|Add5~9 .lut_mask = 64'h000055000000AA55;
defparam \alu|Add5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( \muxB|Mux15~4_combout  ) + ( \muxA|Mux15~4_combout  ) + ( !VCC ))
// \alu|Add0~2  = CARRY(( \muxB|Mux15~4_combout  ) + ( \muxA|Mux15~4_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\muxA|Mux15~4_combout ),
	.datac(gnd),
	.datad(!\muxB|Mux15~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N3
cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( \muxB|Mux14~4_combout  ) + ( \muxA|Mux14~4_combout  ) + ( \alu|Add0~2  ))
// \alu|Add0~6  = CARRY(( \muxB|Mux14~4_combout  ) + ( \muxA|Mux14~4_combout  ) + ( \alu|Add0~2  ))

	.dataa(!\muxA|Mux14~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxB|Mux14~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( \muxB|Mux13~4_combout  ) + ( \muxA|Mux13~4_combout  ) + ( \alu|Add0~6  ))
// \alu|Add0~10  = CARRY(( \muxB|Mux13~4_combout  ) + ( \muxA|Mux13~4_combout  ) + ( \alu|Add0~6  ))

	.dataa(!\muxA|Mux13~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxB|Mux13~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000AAAA000000FF;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \ld_mux|out[1]~10 (
// Equation(s):
// \ld_mux|out[1]~10_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ))) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~10 .extended_lut = "off";
defparam \ld_mux|out[1]~10 .lut_mask = 64'h0F0F0F0F030F030F;
defparam \ld_mux|out[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \ld_mux|out[2]~21 (
// Equation(s):
// \ld_mux|out[2]~21_combout  = ( !\ld_mux|out[1]~10_combout  & ( \muxA|Mux13~4_combout  & ( (!\ld_mux|out[1]~11_combout  & ((\alu|Add0~9_sumout ))) # (\ld_mux|out[1]~11_combout  & (\alu|Add5~9_sumout )) ) ) ) # ( \ld_mux|out[1]~10_combout  & ( 
// !\muxA|Mux13~4_combout  & ( !\ld_mux|out[1]~11_combout  ) ) ) # ( !\ld_mux|out[1]~10_combout  & ( !\muxA|Mux13~4_combout  & ( (!\ld_mux|out[1]~11_combout  & ((\alu|Add0~9_sumout ))) # (\ld_mux|out[1]~11_combout  & (\alu|Add5~9_sumout )) ) ) )

	.dataa(!\alu|Add5~9_sumout ),
	.datab(!\alu|Add0~9_sumout ),
	.datac(!\ld_mux|out[1]~11_combout ),
	.datad(gnd),
	.datae(!\ld_mux|out[1]~10_combout ),
	.dataf(!\muxA|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[2]~21 .extended_lut = "off";
defparam \ld_mux|out[2]~21 .lut_mask = 64'h3535F0F035350000;
defparam \ld_mux|out[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N6
cyclonev_lcell_comb \ld_mux|out[1]~9 (
// Equation(s):
// \ld_mux|out[1]~9_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( \ld_mux|out[1]~7_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( 
// \ld_mux|out[1]~7_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ))) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( !\ld_mux|out[1]~7_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( 
// !\ld_mux|out[1]~7_combout  & ( ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.dataf(!\ld_mux|out[1]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~9 .extended_lut = "off";
defparam \ld_mux|out[1]~9 .lut_mask = 64'hF3FFF3CF33CFF3CF;
defparam \ld_mux|out[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N57
cyclonev_lcell_comb \ld_mux|out[1]~4 (
// Equation(s):
// \ld_mux|out[1]~4_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~4 .extended_lut = "off";
defparam \ld_mux|out[1]~4 .lut_mask = 64'hFF0FFF0F00000000;
defparam \ld_mux|out[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \ld_mux|out[1]~3 (
// Equation(s):
// \ld_mux|out[1]~3_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~3 .extended_lut = "off";
defparam \ld_mux|out[1]~3 .lut_mask = 64'hF000F0000F0F0F0F;
defparam \ld_mux|out[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \ld_mux|out[2]~19 (
// Equation(s):
// \ld_mux|out[2]~19_combout  = ( \ld_mux|out[1]~3_combout  & ( \muxB|Mux13~4_combout  & ( (!\muxA|Mux13~4_combout  & !\ld_mux|out[1]~4_combout ) ) ) ) # ( !\ld_mux|out[1]~3_combout  & ( \muxB|Mux13~4_combout  & ( (\ld_mux|out[1]~4_combout ) # 
// (\muxA|Mux13~4_combout ) ) ) ) # ( \ld_mux|out[1]~3_combout  & ( !\muxB|Mux13~4_combout  & ( (\muxA|Mux13~4_combout  & !\ld_mux|out[1]~4_combout ) ) ) ) # ( !\ld_mux|out[1]~3_combout  & ( !\muxB|Mux13~4_combout  & ( (\muxA|Mux13~4_combout  & 
// \ld_mux|out[1]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\muxA|Mux13~4_combout ),
	.datac(gnd),
	.datad(!\ld_mux|out[1]~4_combout ),
	.datae(!\ld_mux|out[1]~3_combout ),
	.dataf(!\muxB|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[2]~19 .extended_lut = "off";
defparam \ld_mux|out[2]~19 .lut_mask = 64'h0033330033FFCC00;
defparam \ld_mux|out[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N45
cyclonev_lcell_comb \alu|ShiftLeft0~3 (
// Equation(s):
// \alu|ShiftLeft0~3_combout  = ( !\muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux14~4_combout  ) ) ) # ( \muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  & ( \muxA|Mux15~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( 
// !\muxB|Mux15~4_combout  & ( \muxA|Mux13~4_combout  ) ) )

	.dataa(!\muxA|Mux14~4_combout ),
	.datab(gnd),
	.datac(!\muxA|Mux13~4_combout ),
	.datad(!\muxA|Mux15~4_combout ),
	.datae(!\muxB|Mux14~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~3 .extended_lut = "off";
defparam \alu|ShiftLeft0~3 .lut_mask = 64'h0F0F00FF55550000;
defparam \alu|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N39
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout  = ( \muxA|Mux0~4_combout  & ( (\muxA|Mux1~4_combout  & (!\muxA|Mux2~4_combout  & \mainFsm|state.store1~q )) ) )

	.dataa(!\muxA|Mux1~4_combout ),
	.datab(!\muxA|Mux2~4_combout ),
	.datac(!\mainFsm|state.store1~q ),
	.datad(gnd),
	.datae(!\muxA|Mux0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0 .lut_mask = 64'h0000040400000404;
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \reg_bank|Inst13|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N25
dffeas \reg_bank|Inst5|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N8
dffeas \reg_bank|Inst1|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N6
cyclonev_lcell_comb \muxA|Mux12~1 (
// Equation(s):
// \muxA|Mux12~1_combout  = ( \reg_bank|Inst1|r [3] & ( \mainFsm|Selector24~0_combout  & ( (\mainFsm|Selector23~1_combout ) # (\reg_bank|Inst9|r [3]) ) ) ) # ( !\reg_bank|Inst1|r [3] & ( \mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst9|r [3] & 
// !\mainFsm|Selector23~1_combout ) ) ) ) # ( \reg_bank|Inst1|r [3] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst13|r [3])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst5|r [3]))) ) ) ) # ( 
// !\reg_bank|Inst1|r [3] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst13|r [3])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst5|r [3]))) ) ) )

	.dataa(!\reg_bank|Inst9|r [3]),
	.datab(!\reg_bank|Inst13|r [3]),
	.datac(!\mainFsm|Selector23~1_combout ),
	.datad(!\reg_bank|Inst5|r [3]),
	.datae(!\reg_bank|Inst1|r [3]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux12~1 .extended_lut = "off";
defparam \muxA|Mux12~1 .lut_mask = 64'h303F303F50505F5F;
defparam \muxA|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N41
dffeas \reg_bank|Inst6|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \reg_bank|Inst2|r[3]~feeder (
// Equation(s):
// \reg_bank|Inst2|r[3]~feeder_combout  = ( \ld_mux|out[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst2|r[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst2|r[3]~feeder .extended_lut = "off";
defparam \reg_bank|Inst2|r[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst2|r[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N14
dffeas \reg_bank|Inst2|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst2|r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N49
dffeas \reg_bank|Inst14|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y14_N25
dffeas \reg_bank|Inst10|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \muxA|Mux12~2 (
// Equation(s):
// \muxA|Mux12~2_combout  = ( \reg_bank|Inst10|r [3] & ( \mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout ) # (\reg_bank|Inst2|r [3]) ) ) ) # ( !\reg_bank|Inst10|r [3] & ( \mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst2|r [3] & 
// \mainFsm|Selector23~1_combout ) ) ) ) # ( \reg_bank|Inst10|r [3] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst14|r [3]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst6|r [3])) ) ) ) # ( 
// !\reg_bank|Inst10|r [3] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst14|r [3]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst6|r [3])) ) ) )

	.dataa(!\reg_bank|Inst6|r [3]),
	.datab(!\reg_bank|Inst2|r [3]),
	.datac(!\reg_bank|Inst14|r [3]),
	.datad(!\mainFsm|Selector23~1_combout ),
	.datae(!\reg_bank|Inst10|r [3]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux12~2 .extended_lut = "off";
defparam \muxA|Mux12~2 .lut_mask = 64'h0F550F550033FF33;
defparam \muxA|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \reg_bank|Inst15|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N50
dffeas \reg_bank|Inst11|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N51
cyclonev_lcell_comb \reg_bank|Inst3|r[3]~feeder (
// Equation(s):
// \reg_bank|Inst3|r[3]~feeder_combout  = ( \ld_mux|out[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst3|r[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst3|r[3]~feeder .extended_lut = "off";
defparam \reg_bank|Inst3|r[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst3|r[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N53
dffeas \reg_bank|Inst3|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst3|r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N8
dffeas \reg_bank|Inst7|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N6
cyclonev_lcell_comb \muxA|Mux12~3 (
// Equation(s):
// \muxA|Mux12~3_combout  = ( \reg_bank|Inst7|r [3] & ( \mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst11|r [3])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst3|r [3]))) ) ) ) # ( !\reg_bank|Inst7|r [3] & ( 
// \mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst11|r [3])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst3|r [3]))) ) ) ) # ( \reg_bank|Inst7|r [3] & ( !\mainFsm|Selector24~0_combout  & ( 
// (\mainFsm|Selector23~1_combout ) # (\reg_bank|Inst15|r [3]) ) ) ) # ( !\reg_bank|Inst7|r [3] & ( !\mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst15|r [3] & !\mainFsm|Selector23~1_combout ) ) ) )

	.dataa(!\reg_bank|Inst15|r [3]),
	.datab(!\reg_bank|Inst11|r [3]),
	.datac(!\reg_bank|Inst3|r [3]),
	.datad(!\mainFsm|Selector23~1_combout ),
	.datae(!\reg_bank|Inst7|r [3]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux12~3 .extended_lut = "off";
defparam \muxA|Mux12~3 .lut_mask = 64'h550055FF330F330F;
defparam \muxA|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \mainFsm|Decoder1~2 (
// Equation(s):
// \mainFsm|Decoder1~2_combout  = ( \mainFsm|state.load2~q  & ( (!\mainFsm|DOUT1 [0] & (\mainFsm|DOUT1 [2] & (!\mainFsm|DOUT1 [1] & !\mainFsm|DOUT1 [3]))) ) )

	.dataa(!\mainFsm|DOUT1 [0]),
	.datab(!\mainFsm|DOUT1 [2]),
	.datac(!\mainFsm|DOUT1 [1]),
	.datad(!\mainFsm|DOUT1 [3]),
	.datae(gnd),
	.dataf(!\mainFsm|state.load2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~2 .extended_lut = "off";
defparam \mainFsm|Decoder1~2 .lut_mask = 64'h0000000020002000;
defparam \mainFsm|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N21
cyclonev_lcell_comb \reg_bank|Inst4|r[3]~0 (
// Equation(s):
// \reg_bank|Inst4|r[3]~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( ((\mainFsm|Decoder0~0_combout ) # (\reset~input_o )) # (\mainFsm|Decoder1~2_combout ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~2_combout ) ) )

	.dataa(!\mainFsm|Decoder1~2_combout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\mainFsm|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst4|r[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst4|r[3]~0 .extended_lut = "off";
defparam \reg_bank|Inst4|r[3]~0 .lut_mask = 64'h5F5F5F5F5FFF5FFF;
defparam \reg_bank|Inst4|r[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N10
dffeas \reg_bank|Inst4|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N44
dffeas \reg_bank|Inst8|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N35
dffeas \reg_bank|Inst12|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y14_N38
dffeas \reg_bank|Inst0|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[3]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N36
cyclonev_lcell_comb \muxA|Mux12~0 (
// Equation(s):
// \muxA|Mux12~0_combout  = ( \reg_bank|Inst0|r [3] & ( \mainFsm|Selector24~0_combout  & ( (\mainFsm|Selector23~1_combout ) # (\reg_bank|Inst8|r [3]) ) ) ) # ( !\reg_bank|Inst0|r [3] & ( \mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst8|r [3] & 
// !\mainFsm|Selector23~1_combout ) ) ) ) # ( \reg_bank|Inst0|r [3] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst12|r [3]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst4|r [3])) ) ) ) # ( 
// !\reg_bank|Inst0|r [3] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst12|r [3]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst4|r [3])) ) ) )

	.dataa(!\reg_bank|Inst4|r [3]),
	.datab(!\reg_bank|Inst8|r [3]),
	.datac(!\reg_bank|Inst12|r [3]),
	.datad(!\mainFsm|Selector23~1_combout ),
	.datae(!\reg_bank|Inst0|r [3]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux12~0 .extended_lut = "off";
defparam \muxA|Mux12~0 .lut_mask = 64'h0F550F55330033FF;
defparam \muxA|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \muxA|Mux12~4 (
// Equation(s):
// \muxA|Mux12~4_combout  = ( \muxA|Mux12~3_combout  & ( \muxA|Mux12~0_combout  & ( (!\mainFsm|Selector26~1_combout  & ((!\mainFsm|Selector25~1_combout ) # ((\muxA|Mux12~1_combout )))) # (\mainFsm|Selector26~1_combout  & (((\muxA|Mux12~2_combout )) # 
// (\mainFsm|Selector25~1_combout ))) ) ) ) # ( !\muxA|Mux12~3_combout  & ( \muxA|Mux12~0_combout  & ( (!\mainFsm|Selector26~1_combout  & (\mainFsm|Selector25~1_combout  & (\muxA|Mux12~1_combout ))) # (\mainFsm|Selector26~1_combout  & 
// (((\muxA|Mux12~2_combout )) # (\mainFsm|Selector25~1_combout ))) ) ) ) # ( \muxA|Mux12~3_combout  & ( !\muxA|Mux12~0_combout  & ( (!\mainFsm|Selector26~1_combout  & ((!\mainFsm|Selector25~1_combout ) # ((\muxA|Mux12~1_combout )))) # 
// (\mainFsm|Selector26~1_combout  & (!\mainFsm|Selector25~1_combout  & ((\muxA|Mux12~2_combout )))) ) ) ) # ( !\muxA|Mux12~3_combout  & ( !\muxA|Mux12~0_combout  & ( (!\mainFsm|Selector26~1_combout  & (\mainFsm|Selector25~1_combout  & (\muxA|Mux12~1_combout 
// ))) # (\mainFsm|Selector26~1_combout  & (!\mainFsm|Selector25~1_combout  & ((\muxA|Mux12~2_combout )))) ) ) )

	.dataa(!\mainFsm|Selector26~1_combout ),
	.datab(!\mainFsm|Selector25~1_combout ),
	.datac(!\muxA|Mux12~1_combout ),
	.datad(!\muxA|Mux12~2_combout ),
	.datae(!\muxA|Mux12~3_combout ),
	.dataf(!\muxA|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux12~4 .extended_lut = "off";
defparam \muxA|Mux12~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \muxA|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \pc_mux|out[3]~3 (
// Equation(s):
// \pc_mux|out[3]~3_combout  = ( \programcounter|PC_out [3] & ( (\mainFsm|PC_mux~0_combout ) # (\muxA|Mux12~4_combout ) ) ) # ( !\programcounter|PC_out [3] & ( (\muxA|Mux12~4_combout  & !\mainFsm|PC_mux~0_combout ) ) )

	.dataa(!\muxA|Mux12~4_combout ),
	.datab(gnd),
	.datac(!\mainFsm|PC_mux~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\programcounter|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[3]~3 .extended_lut = "off";
defparam \pc_mux|out[3]~3 .lut_mask = 64'h505050505F5F5F5F;
defparam \pc_mux|out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \ld_mux|out[4]~42 (
// Equation(s):
// \ld_mux|out[4]~42_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( (\mainFsm|WideOr7~combout  & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout )) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( (\mainFsm|WideOr7~combout  & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\mainFsm|WideOr7~combout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~42 .extended_lut = "off";
defparam \ld_mux|out[4]~42 .lut_mask = 64'h0011000000004400;
defparam \ld_mux|out[4]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N51
cyclonev_lcell_comb \ld_mux|out[4]~41 (
// Equation(s):
// \ld_mux|out[4]~41_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ))) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~41 .extended_lut = "off";
defparam \ld_mux|out[4]~41 .lut_mask = 64'hC3C0C3C0F300F300;
defparam \ld_mux|out[4]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N23
dffeas \reg_bank|Inst6|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N59
dffeas \reg_bank|Inst7|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N43
dffeas \reg_bank|Inst4|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N55
dffeas \reg_bank|Inst5|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N54
cyclonev_lcell_comb \muxB|Mux11~1 (
// Equation(s):
// \muxB|Mux11~1_combout  = ( \reg_bank|Inst5|r [4] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst6|r [4])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst7|r [4]))) ) ) ) # ( !\reg_bank|Inst5|r [4] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst6|r [4])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst7|r [4]))) ) ) ) # ( \reg_bank|Inst5|r [4] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst4|r [4]) # 
// (\mainFsm|Selector30~0_combout ) ) ) ) # ( !\reg_bank|Inst5|r [4] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & \reg_bank|Inst4|r [4]) ) ) )

	.dataa(!\reg_bank|Inst6|r [4]),
	.datab(!\reg_bank|Inst7|r [4]),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\reg_bank|Inst4|r [4]),
	.datae(!\reg_bank|Inst5|r [4]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux11~1 .extended_lut = "off";
defparam \muxB|Mux11~1 .lut_mask = 64'h00F00FFF53535353;
defparam \muxB|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N31
dffeas \reg_bank|Inst0|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N38
dffeas \reg_bank|Inst2|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N37
dffeas \reg_bank|Inst1|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N36
cyclonev_lcell_comb \muxB|Mux11~0 (
// Equation(s):
// \muxB|Mux11~0_combout  = ( \reg_bank|Inst1|r [4] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst2|r [4]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst3|r [4])) ) ) ) # ( !\reg_bank|Inst1|r [4] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst2|r [4]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst3|r [4])) ) ) ) # ( \reg_bank|Inst1|r [4] & ( !\mainFsm|Selector29~0_combout  & ( 
// (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst0|r [4]) ) ) ) # ( !\reg_bank|Inst1|r [4] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst0|r [4] & !\mainFsm|Selector30~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst0|r [4]),
	.datab(!\reg_bank|Inst3|r [4]),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\reg_bank|Inst2|r [4]),
	.datae(!\reg_bank|Inst1|r [4]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux11~0 .extended_lut = "off";
defparam \muxB|Mux11~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \muxB|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N20
dffeas \reg_bank|Inst10|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \reg_bank|Inst11|r[4]~feeder (
// Equation(s):
// \reg_bank|Inst11|r[4]~feeder_combout  = ( \ld_mux|out[4]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[4]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst11|r[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst11|r[4]~feeder .extended_lut = "off";
defparam \reg_bank|Inst11|r[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst11|r[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N50
dffeas \reg_bank|Inst11|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst11|r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N5
dffeas \reg_bank|Inst9|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N5
dffeas \reg_bank|Inst8|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N33
cyclonev_lcell_comb \muxB|Mux11~2 (
// Equation(s):
// \muxB|Mux11~2_combout  = ( \mainFsm|Selector30~0_combout  & ( \mainFsm|Selector29~0_combout  & ( \reg_bank|Inst11|r [4] ) ) ) # ( !\mainFsm|Selector30~0_combout  & ( \mainFsm|Selector29~0_combout  & ( \reg_bank|Inst10|r [4] ) ) ) # ( 
// \mainFsm|Selector30~0_combout  & ( !\mainFsm|Selector29~0_combout  & ( \reg_bank|Inst9|r [4] ) ) ) # ( !\mainFsm|Selector30~0_combout  & ( !\mainFsm|Selector29~0_combout  & ( \reg_bank|Inst8|r [4] ) ) )

	.dataa(!\reg_bank|Inst10|r [4]),
	.datab(!\reg_bank|Inst11|r [4]),
	.datac(!\reg_bank|Inst9|r [4]),
	.datad(!\reg_bank|Inst8|r [4]),
	.datae(!\mainFsm|Selector30~0_combout ),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux11~2 .extended_lut = "off";
defparam \muxB|Mux11~2 .lut_mask = 64'h00FF0F0F55553333;
defparam \muxB|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N26
dffeas \reg_bank|Inst15|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N11
dffeas \reg_bank|Inst12|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N2
dffeas \reg_bank|Inst13|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N32
dffeas \reg_bank|Inst14|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[4]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N15
cyclonev_lcell_comb \muxB|Mux11~3 (
// Equation(s):
// \muxB|Mux11~3_combout  = ( \mainFsm|Selector30~0_combout  & ( \mainFsm|Selector29~0_combout  & ( \reg_bank|Inst15|r [4] ) ) ) # ( !\mainFsm|Selector30~0_combout  & ( \mainFsm|Selector29~0_combout  & ( \reg_bank|Inst14|r [4] ) ) ) # ( 
// \mainFsm|Selector30~0_combout  & ( !\mainFsm|Selector29~0_combout  & ( \reg_bank|Inst13|r [4] ) ) ) # ( !\mainFsm|Selector30~0_combout  & ( !\mainFsm|Selector29~0_combout  & ( \reg_bank|Inst12|r [4] ) ) )

	.dataa(!\reg_bank|Inst15|r [4]),
	.datab(!\reg_bank|Inst12|r [4]),
	.datac(!\reg_bank|Inst13|r [4]),
	.datad(!\reg_bank|Inst14|r [4]),
	.datae(!\mainFsm|Selector30~0_combout ),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux11~3 .extended_lut = "off";
defparam \muxB|Mux11~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \muxB|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N6
cyclonev_lcell_comb \muxB|Mux11~4 (
// Equation(s):
// \muxB|Mux11~4_combout  = ( \muxB|Mux11~2_combout  & ( \muxB|Mux11~3_combout  & ( ((!\mainFsm|Selector28~0_combout  & ((\muxB|Mux11~0_combout ))) # (\mainFsm|Selector28~0_combout  & (\muxB|Mux11~1_combout ))) # (\mainFsm|Selector27~0_combout ) ) ) ) # ( 
// !\muxB|Mux11~2_combout  & ( \muxB|Mux11~3_combout  & ( (!\mainFsm|Selector28~0_combout  & (((\muxB|Mux11~0_combout  & !\mainFsm|Selector27~0_combout )))) # (\mainFsm|Selector28~0_combout  & (((\mainFsm|Selector27~0_combout )) # (\muxB|Mux11~1_combout ))) 
// ) ) ) # ( \muxB|Mux11~2_combout  & ( !\muxB|Mux11~3_combout  & ( (!\mainFsm|Selector28~0_combout  & (((\mainFsm|Selector27~0_combout ) # (\muxB|Mux11~0_combout )))) # (\mainFsm|Selector28~0_combout  & (\muxB|Mux11~1_combout  & 
// ((!\mainFsm|Selector27~0_combout )))) ) ) ) # ( !\muxB|Mux11~2_combout  & ( !\muxB|Mux11~3_combout  & ( (!\mainFsm|Selector27~0_combout  & ((!\mainFsm|Selector28~0_combout  & ((\muxB|Mux11~0_combout ))) # (\mainFsm|Selector28~0_combout  & 
// (\muxB|Mux11~1_combout )))) ) ) )

	.dataa(!\muxB|Mux11~1_combout ),
	.datab(!\mainFsm|Selector28~0_combout ),
	.datac(!\muxB|Mux11~0_combout ),
	.datad(!\mainFsm|Selector27~0_combout ),
	.datae(!\muxB|Mux11~2_combout ),
	.dataf(!\muxB|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux11~4 .extended_lut = "off";
defparam \muxB|Mux11~4 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \muxB|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N57
cyclonev_lcell_comb \reg_bank|Inst12|r[5]~feeder (
// Equation(s):
// \reg_bank|Inst12|r[5]~feeder_combout  = ( \ld_mux|out[5]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[5]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst12|r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst12|r[5]~feeder .extended_lut = "off";
defparam \reg_bank|Inst12|r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst12|r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N59
dffeas \reg_bank|Inst12|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst12|r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N26
dffeas \reg_bank|Inst4|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N49
dffeas \reg_bank|Inst0|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N48
cyclonev_lcell_comb \muxA|Mux10~0 (
// Equation(s):
// \muxA|Mux10~0_combout  = ( \reg_bank|Inst0|r [5] & ( \mainFsm|Selector24~0_combout  & ( (\mainFsm|Selector23~1_combout ) # (\reg_bank|Inst8|r [5]) ) ) ) # ( !\reg_bank|Inst0|r [5] & ( \mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst8|r [5] & 
// !\mainFsm|Selector23~1_combout ) ) ) ) # ( \reg_bank|Inst0|r [5] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst12|r [5])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst4|r [5]))) ) ) ) # ( 
// !\reg_bank|Inst0|r [5] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst12|r [5])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst4|r [5]))) ) ) )

	.dataa(!\reg_bank|Inst8|r [5]),
	.datab(!\reg_bank|Inst12|r [5]),
	.datac(!\reg_bank|Inst4|r [5]),
	.datad(!\mainFsm|Selector23~1_combout ),
	.datae(!\reg_bank|Inst0|r [5]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux10~0 .extended_lut = "off";
defparam \muxA|Mux10~0 .lut_mask = 64'h330F330F550055FF;
defparam \muxA|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N21
cyclonev_lcell_comb \reg_bank|Inst9|r[5]~feeder (
// Equation(s):
// \reg_bank|Inst9|r[5]~feeder_combout  = ( \ld_mux|out[5]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[5]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst9|r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst9|r[5]~feeder .extended_lut = "off";
defparam \reg_bank|Inst9|r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst9|r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N23
dffeas \reg_bank|Inst9|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst9|r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N56
dffeas \reg_bank|Inst5|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \reg_bank|Inst13|r[5]~feeder (
// Equation(s):
// \reg_bank|Inst13|r[5]~feeder_combout  = ( \ld_mux|out[5]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[5]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst13|r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst13|r[5]~feeder .extended_lut = "off";
defparam \reg_bank|Inst13|r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst13|r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N56
dffeas \reg_bank|Inst13|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst13|r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N37
dffeas \reg_bank|Inst1|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \muxA|Mux10~1 (
// Equation(s):
// \muxA|Mux10~1_combout  = ( \reg_bank|Inst1|r [5] & ( \mainFsm|Selector24~0_combout  & ( (\mainFsm|Selector23~1_combout ) # (\reg_bank|Inst9|r [5]) ) ) ) # ( !\reg_bank|Inst1|r [5] & ( \mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst9|r [5] & 
// !\mainFsm|Selector23~1_combout ) ) ) ) # ( \reg_bank|Inst1|r [5] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst13|r [5]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst5|r [5])) ) ) ) # ( 
// !\reg_bank|Inst1|r [5] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst13|r [5]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst5|r [5])) ) ) )

	.dataa(!\reg_bank|Inst9|r [5]),
	.datab(!\reg_bank|Inst5|r [5]),
	.datac(!\mainFsm|Selector23~1_combout ),
	.datad(!\reg_bank|Inst13|r [5]),
	.datae(!\reg_bank|Inst1|r [5]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux10~1 .extended_lut = "off";
defparam \muxA|Mux10~1 .lut_mask = 64'h03F303F350505F5F;
defparam \muxA|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N24
cyclonev_lcell_comb \reg_bank|Inst3|r[5]~feeder (
// Equation(s):
// \reg_bank|Inst3|r[5]~feeder_combout  = ( \ld_mux|out[5]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[5]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst3|r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst3|r[5]~feeder .extended_lut = "off";
defparam \reg_bank|Inst3|r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst3|r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N26
dffeas \reg_bank|Inst3|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst3|r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N8
dffeas \reg_bank|Inst11|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[5]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N27
cyclonev_lcell_comb \reg_bank|Inst15|r[5]~feeder (
// Equation(s):
// \reg_bank|Inst15|r[5]~feeder_combout  = ( \ld_mux|out[5]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[5]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst15|r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst15|r[5]~feeder .extended_lut = "off";
defparam \reg_bank|Inst15|r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst15|r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N29
dffeas \reg_bank|Inst15|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst15|r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N56
dffeas \reg_bank|Inst7|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N54
cyclonev_lcell_comb \muxA|Mux10~3 (
// Equation(s):
// \muxA|Mux10~3_combout  = ( \reg_bank|Inst7|r [5] & ( \mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst11|r [5]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst3|r [5])) ) ) ) # ( !\reg_bank|Inst7|r [5] & ( 
// \mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst11|r [5]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst3|r [5])) ) ) ) # ( \reg_bank|Inst7|r [5] & ( !\mainFsm|Selector24~0_combout  & ( 
// (\mainFsm|Selector23~1_combout ) # (\reg_bank|Inst15|r [5]) ) ) ) # ( !\reg_bank|Inst7|r [5] & ( !\mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst15|r [5] & !\mainFsm|Selector23~1_combout ) ) ) )

	.dataa(!\reg_bank|Inst3|r [5]),
	.datab(!\reg_bank|Inst11|r [5]),
	.datac(!\reg_bank|Inst15|r [5]),
	.datad(!\mainFsm|Selector23~1_combout ),
	.datae(!\reg_bank|Inst7|r [5]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux10~3 .extended_lut = "off";
defparam \muxA|Mux10~3 .lut_mask = 64'h0F000FFF33553355;
defparam \muxA|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N47
dffeas \reg_bank|Inst6|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \reg_bank|Inst2|r[5]~feeder (
// Equation(s):
// \reg_bank|Inst2|r[5]~feeder_combout  = ( \ld_mux|out[5]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[5]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst2|r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst2|r[5]~feeder .extended_lut = "off";
defparam \reg_bank|Inst2|r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst2|r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N50
dffeas \reg_bank|Inst2|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst2|r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N7
dffeas \reg_bank|Inst14|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N20
dffeas \reg_bank|Inst10|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \muxA|Mux10~2 (
// Equation(s):
// \muxA|Mux10~2_combout  = ( \reg_bank|Inst10|r [5] & ( \mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst6|r [5])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst2|r [5]))) ) ) ) # ( !\reg_bank|Inst10|r [5] & ( 
// \mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst6|r [5])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst2|r [5]))) ) ) ) # ( \reg_bank|Inst10|r [5] & ( !\mainFsm|Selector23~1_combout  & ( 
// (\mainFsm|Selector24~0_combout ) # (\reg_bank|Inst14|r [5]) ) ) ) # ( !\reg_bank|Inst10|r [5] & ( !\mainFsm|Selector23~1_combout  & ( (\reg_bank|Inst14|r [5] & !\mainFsm|Selector24~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst6|r [5]),
	.datab(!\reg_bank|Inst2|r [5]),
	.datac(!\reg_bank|Inst14|r [5]),
	.datad(!\mainFsm|Selector24~0_combout ),
	.datae(!\reg_bank|Inst10|r [5]),
	.dataf(!\mainFsm|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux10~2 .extended_lut = "off";
defparam \muxA|Mux10~2 .lut_mask = 64'h0F000FFF55335533;
defparam \muxA|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N9
cyclonev_lcell_comb \muxA|Mux10~4 (
// Equation(s):
// \muxA|Mux10~4_combout  = ( \mainFsm|Selector25~1_combout  & ( \muxA|Mux10~2_combout  & ( (!\mainFsm|Selector26~1_combout  & ((\muxA|Mux10~1_combout ))) # (\mainFsm|Selector26~1_combout  & (\muxA|Mux10~0_combout )) ) ) ) # ( !\mainFsm|Selector25~1_combout  
// & ( \muxA|Mux10~2_combout  & ( (\muxA|Mux10~3_combout ) # (\mainFsm|Selector26~1_combout ) ) ) ) # ( \mainFsm|Selector25~1_combout  & ( !\muxA|Mux10~2_combout  & ( (!\mainFsm|Selector26~1_combout  & ((\muxA|Mux10~1_combout ))) # 
// (\mainFsm|Selector26~1_combout  & (\muxA|Mux10~0_combout )) ) ) ) # ( !\mainFsm|Selector25~1_combout  & ( !\muxA|Mux10~2_combout  & ( (!\mainFsm|Selector26~1_combout  & \muxA|Mux10~3_combout ) ) ) )

	.dataa(!\muxA|Mux10~0_combout ),
	.datab(!\muxA|Mux10~1_combout ),
	.datac(!\mainFsm|Selector26~1_combout ),
	.datad(!\muxA|Mux10~3_combout ),
	.datae(!\mainFsm|Selector25~1_combout ),
	.dataf(!\muxA|Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux10~4 .extended_lut = "off";
defparam \muxA|Mux10~4 .lut_mask = 64'h00F035350FFF3535;
defparam \muxA|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N12
cyclonev_lcell_comb \pc_mux|out[5]~5 (
// Equation(s):
// \pc_mux|out[5]~5_combout  = ( \programcounter|PC_out [5] & ( \muxA|Mux10~4_combout  ) ) # ( !\programcounter|PC_out [5] & ( \muxA|Mux10~4_combout  & ( !\mainFsm|PC_mux~0_combout  ) ) ) # ( \programcounter|PC_out [5] & ( !\muxA|Mux10~4_combout  & ( 
// \mainFsm|PC_mux~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\mainFsm|PC_mux~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\programcounter|PC_out [5]),
	.dataf(!\muxA|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[5]~5 .extended_lut = "off";
defparam \pc_mux|out[5]~5 .lut_mask = 64'h00003333CCCCFFFF;
defparam \pc_mux|out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N56
dffeas \reg_bank|Inst12|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N37
dffeas \reg_bank|Inst4|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N29
dffeas \reg_bank|Inst8|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N25
dffeas \reg_bank|Inst0|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \muxA|Mux6~0 (
// Equation(s):
// \muxA|Mux6~0_combout  = ( \reg_bank|Inst0|r [9] & ( \mainFsm|Selector23~1_combout  & ( (\mainFsm|Selector24~0_combout ) # (\reg_bank|Inst4|r [9]) ) ) ) # ( !\reg_bank|Inst0|r [9] & ( \mainFsm|Selector23~1_combout  & ( (\reg_bank|Inst4|r [9] & 
// !\mainFsm|Selector24~0_combout ) ) ) ) # ( \reg_bank|Inst0|r [9] & ( !\mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst12|r [9])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst8|r [9]))) ) ) ) # ( 
// !\reg_bank|Inst0|r [9] & ( !\mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst12|r [9])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst8|r [9]))) ) ) )

	.dataa(!\reg_bank|Inst12|r [9]),
	.datab(!\reg_bank|Inst4|r [9]),
	.datac(!\mainFsm|Selector24~0_combout ),
	.datad(!\reg_bank|Inst8|r [9]),
	.datae(!\reg_bank|Inst0|r [9]),
	.dataf(!\mainFsm|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux6~0 .extended_lut = "off";
defparam \muxA|Mux6~0 .lut_mask = 64'h505F505F30303F3F;
defparam \muxA|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N50
dffeas \reg_bank|Inst13|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N43
dffeas \reg_bank|Inst5|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N39
cyclonev_lcell_comb \reg_bank|Inst9|r[9]~feeder (
// Equation(s):
// \reg_bank|Inst9|r[9]~feeder_combout  = ( \ld_mux|out[9]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[9]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst9|r[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst9|r[9]~feeder .extended_lut = "off";
defparam \reg_bank|Inst9|r[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst9|r[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y13_N41
dffeas \reg_bank|Inst9|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst9|r[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \muxA|Mux6~1 (
// Equation(s):
// \muxA|Mux6~1_combout  = ( \reg_bank|Inst1|r [9] & ( \mainFsm|Selector23~1_combout  & ( (\mainFsm|Selector24~0_combout ) # (\reg_bank|Inst5|r [9]) ) ) ) # ( !\reg_bank|Inst1|r [9] & ( \mainFsm|Selector23~1_combout  & ( (\reg_bank|Inst5|r [9] & 
// !\mainFsm|Selector24~0_combout ) ) ) ) # ( \reg_bank|Inst1|r [9] & ( !\mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst13|r [9])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst9|r [9]))) ) ) ) # ( 
// !\reg_bank|Inst1|r [9] & ( !\mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst13|r [9])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst9|r [9]))) ) ) )

	.dataa(!\reg_bank|Inst13|r [9]),
	.datab(!\reg_bank|Inst5|r [9]),
	.datac(!\mainFsm|Selector24~0_combout ),
	.datad(!\reg_bank|Inst9|r [9]),
	.datae(!\reg_bank|Inst1|r [9]),
	.dataf(!\mainFsm|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux6~1 .extended_lut = "off";
defparam \muxA|Mux6~1 .lut_mask = 64'h505F505F30303F3F;
defparam \muxA|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N5
dffeas \reg_bank|Inst6|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N2
dffeas \reg_bank|Inst2|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N31
dffeas \reg_bank|Inst14|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N56
dffeas \reg_bank|Inst10|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \muxA|Mux6~2 (
// Equation(s):
// \muxA|Mux6~2_combout  = ( \reg_bank|Inst10|r [9] & ( \mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst6|r [9])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst2|r [9]))) ) ) ) # ( !\reg_bank|Inst10|r [9] & ( 
// \mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst6|r [9])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst2|r [9]))) ) ) ) # ( \reg_bank|Inst10|r [9] & ( !\mainFsm|Selector23~1_combout  & ( (\reg_bank|Inst14|r [9]) 
// # (\mainFsm|Selector24~0_combout ) ) ) ) # ( !\reg_bank|Inst10|r [9] & ( !\mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & \reg_bank|Inst14|r [9]) ) ) )

	.dataa(!\reg_bank|Inst6|r [9]),
	.datab(!\mainFsm|Selector24~0_combout ),
	.datac(!\reg_bank|Inst2|r [9]),
	.datad(!\reg_bank|Inst14|r [9]),
	.datae(!\reg_bank|Inst10|r [9]),
	.dataf(!\mainFsm|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux6~2 .extended_lut = "off";
defparam \muxA|Mux6~2 .lut_mask = 64'h00CC33FF47474747;
defparam \muxA|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N35
dffeas \reg_bank|Inst15|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N50
dffeas \reg_bank|Inst11|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[9]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N17
dffeas \reg_bank|Inst3|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N56
dffeas \reg_bank|Inst7|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N54
cyclonev_lcell_comb \muxA|Mux6~3 (
// Equation(s):
// \muxA|Mux6~3_combout  = ( \reg_bank|Inst7|r [9] & ( \mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst11|r [9])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst3|r [9]))) ) ) ) # ( !\reg_bank|Inst7|r [9] & ( 
// \mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst11|r [9])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst3|r [9]))) ) ) ) # ( \reg_bank|Inst7|r [9] & ( !\mainFsm|Selector24~0_combout  & ( 
// (\mainFsm|Selector23~1_combout ) # (\reg_bank|Inst15|r [9]) ) ) ) # ( !\reg_bank|Inst7|r [9] & ( !\mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst15|r [9] & !\mainFsm|Selector23~1_combout ) ) ) )

	.dataa(!\reg_bank|Inst15|r [9]),
	.datab(!\mainFsm|Selector23~1_combout ),
	.datac(!\reg_bank|Inst11|r [9]),
	.datad(!\reg_bank|Inst3|r [9]),
	.datae(!\reg_bank|Inst7|r [9]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux6~3 .extended_lut = "off";
defparam \muxA|Mux6~3 .lut_mask = 64'h444477770C3F0C3F;
defparam \muxA|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \muxA|Mux6~4 (
// Equation(s):
// \muxA|Mux6~4_combout  = ( \muxA|Mux6~2_combout  & ( \muxA|Mux6~3_combout  & ( (!\mainFsm|Selector25~1_combout ) # ((!\mainFsm|Selector26~1_combout  & ((\muxA|Mux6~1_combout ))) # (\mainFsm|Selector26~1_combout  & (\muxA|Mux6~0_combout ))) ) ) ) # ( 
// !\muxA|Mux6~2_combout  & ( \muxA|Mux6~3_combout  & ( (!\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout )))) # (\mainFsm|Selector25~1_combout  & ((!\mainFsm|Selector26~1_combout  & ((\muxA|Mux6~1_combout ))) # 
// (\mainFsm|Selector26~1_combout  & (\muxA|Mux6~0_combout )))) ) ) ) # ( \muxA|Mux6~2_combout  & ( !\muxA|Mux6~3_combout  & ( (!\mainFsm|Selector25~1_combout  & (((\mainFsm|Selector26~1_combout )))) # (\mainFsm|Selector25~1_combout  & 
// ((!\mainFsm|Selector26~1_combout  & ((\muxA|Mux6~1_combout ))) # (\mainFsm|Selector26~1_combout  & (\muxA|Mux6~0_combout )))) ) ) ) # ( !\muxA|Mux6~2_combout  & ( !\muxA|Mux6~3_combout  & ( (\mainFsm|Selector25~1_combout  & 
// ((!\mainFsm|Selector26~1_combout  & ((\muxA|Mux6~1_combout ))) # (\mainFsm|Selector26~1_combout  & (\muxA|Mux6~0_combout )))) ) ) )

	.dataa(!\muxA|Mux6~0_combout ),
	.datab(!\muxA|Mux6~1_combout ),
	.datac(!\mainFsm|Selector25~1_combout ),
	.datad(!\mainFsm|Selector26~1_combout ),
	.datae(!\muxA|Mux6~2_combout ),
	.dataf(!\muxA|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux6~4 .extended_lut = "off";
defparam \muxA|Mux6~4 .lut_mask = 64'h030503F5F305F3F5;
defparam \muxA|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N24
cyclonev_lcell_comb \alu|ShiftRight0~9 (
// Equation(s):
// \alu|ShiftRight0~9_combout  = ( \muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux6~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux8~4_combout  ) ) ) # ( \muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  
// & ( \muxA|Mux7~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  & ( \muxA|Mux9~4_combout  ) ) )

	.dataa(!\muxA|Mux7~4_combout ),
	.datab(!\muxA|Mux8~4_combout ),
	.datac(!\muxA|Mux6~4_combout ),
	.datad(!\muxA|Mux9~4_combout ),
	.datae(!\muxB|Mux14~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~9 .extended_lut = "off";
defparam \alu|ShiftRight0~9 .lut_mask = 64'h00FF555533330F0F;
defparam \alu|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \alu|ShiftRight0~8 (
// Equation(s):
// \alu|ShiftRight0~8_combout  = ( \muxA|Mux4~4_combout  & ( \muxA|Mux3~4_combout  & ( (!\muxB|Mux15~4_combout  & (((\muxB|Mux14~4_combout )) # (\muxA|Mux5~4_combout ))) # (\muxB|Mux15~4_combout  & (((!\muxB|Mux14~4_combout ) # (\muxA|Mux2~4_combout )))) ) ) 
// ) # ( !\muxA|Mux4~4_combout  & ( \muxA|Mux3~4_combout  & ( (!\muxB|Mux15~4_combout  & (((\muxB|Mux14~4_combout )) # (\muxA|Mux5~4_combout ))) # (\muxB|Mux15~4_combout  & (((\muxA|Mux2~4_combout  & \muxB|Mux14~4_combout )))) ) ) ) # ( \muxA|Mux4~4_combout  
// & ( !\muxA|Mux3~4_combout  & ( (!\muxB|Mux15~4_combout  & (\muxA|Mux5~4_combout  & ((!\muxB|Mux14~4_combout )))) # (\muxB|Mux15~4_combout  & (((!\muxB|Mux14~4_combout ) # (\muxA|Mux2~4_combout )))) ) ) ) # ( !\muxA|Mux4~4_combout  & ( 
// !\muxA|Mux3~4_combout  & ( (!\muxB|Mux15~4_combout  & (\muxA|Mux5~4_combout  & ((!\muxB|Mux14~4_combout )))) # (\muxB|Mux15~4_combout  & (((\muxA|Mux2~4_combout  & \muxB|Mux14~4_combout )))) ) ) )

	.dataa(!\muxA|Mux5~4_combout ),
	.datab(!\muxB|Mux15~4_combout ),
	.datac(!\muxA|Mux2~4_combout ),
	.datad(!\muxB|Mux14~4_combout ),
	.datae(!\muxA|Mux4~4_combout ),
	.dataf(!\muxA|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~8 .extended_lut = "off";
defparam \alu|ShiftRight0~8 .lut_mask = 64'h4403770344CF77CF;
defparam \alu|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \alu|ShiftRight0~10 (
// Equation(s):
// \alu|ShiftRight0~10_combout  = ( \muxA|Mux0~4_combout  & ( (!\muxB|Mux14~4_combout  & ((\muxB|Mux15~4_combout ) # (\muxA|Mux1~4_combout ))) ) ) # ( !\muxA|Mux0~4_combout  & ( (\muxA|Mux1~4_combout  & (!\muxB|Mux14~4_combout  & !\muxB|Mux15~4_combout )) ) 
// )

	.dataa(!\muxA|Mux1~4_combout ),
	.datab(gnd),
	.datac(!\muxB|Mux14~4_combout ),
	.datad(!\muxB|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxA|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~10 .extended_lut = "off";
defparam \alu|ShiftRight0~10 .lut_mask = 64'h5000500050F050F0;
defparam \alu|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N38
dffeas \reg_bank|Inst8|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[15]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N26
dffeas \reg_bank|Inst12|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[15]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N51
cyclonev_lcell_comb \reg_bank|Inst4|r[15]~feeder (
// Equation(s):
// \reg_bank|Inst4|r[15]~feeder_combout  = ( \ld_mux|out[15]~135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[15]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst4|r[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst4|r[15]~feeder .extended_lut = "off";
defparam \reg_bank|Inst4|r[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst4|r[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y15_N53
dffeas \reg_bank|Inst4|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst4|r[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N48
cyclonev_lcell_comb \muxB|Mux0~0 (
// Equation(s):
// \muxB|Mux0~0_combout  = ( \reg_bank|Inst0|r [15] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst4|r [15]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst12|r [15])) ) ) ) # ( !\reg_bank|Inst0|r [15] & ( 
// \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst4|r [15]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst12|r [15])) ) ) ) # ( \reg_bank|Inst0|r [15] & ( !\mainFsm|Selector28~0_combout  & ( 
// (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst8|r [15]) ) ) ) # ( !\reg_bank|Inst0|r [15] & ( !\mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst8|r [15] & \mainFsm|Selector27~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst8|r [15]),
	.datab(!\mainFsm|Selector27~0_combout ),
	.datac(!\reg_bank|Inst12|r [15]),
	.datad(!\reg_bank|Inst4|r [15]),
	.datae(!\reg_bank|Inst0|r [15]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux0~0 .extended_lut = "off";
defparam \muxB|Mux0~0 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \muxB|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N20
dffeas \reg_bank|Inst5|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[15]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N26
dffeas \reg_bank|Inst13|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[15]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N0
cyclonev_lcell_comb \reg_bank|Inst1|r[15]~feeder (
// Equation(s):
// \reg_bank|Inst1|r[15]~feeder_combout  = ( \ld_mux|out[15]~135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[15]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst1|r[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst1|r[15]~feeder .extended_lut = "off";
defparam \reg_bank|Inst1|r[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst1|r[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N2
dffeas \reg_bank|Inst1|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst1|r[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N53
dffeas \reg_bank|Inst9|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[15]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N6
cyclonev_lcell_comb \muxB|Mux0~1 (
// Equation(s):
// \muxB|Mux0~1_combout  = ( \mainFsm|Selector28~0_combout  & ( \mainFsm|Selector27~0_combout  & ( \reg_bank|Inst13|r [15] ) ) ) # ( !\mainFsm|Selector28~0_combout  & ( \mainFsm|Selector27~0_combout  & ( \reg_bank|Inst9|r [15] ) ) ) # ( 
// \mainFsm|Selector28~0_combout  & ( !\mainFsm|Selector27~0_combout  & ( \reg_bank|Inst5|r [15] ) ) ) # ( !\mainFsm|Selector28~0_combout  & ( !\mainFsm|Selector27~0_combout  & ( \reg_bank|Inst1|r [15] ) ) )

	.dataa(!\reg_bank|Inst5|r [15]),
	.datab(!\reg_bank|Inst13|r [15]),
	.datac(!\reg_bank|Inst1|r [15]),
	.datad(!\reg_bank|Inst9|r [15]),
	.datae(!\mainFsm|Selector28~0_combout ),
	.dataf(!\mainFsm|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux0~1 .extended_lut = "off";
defparam \muxB|Mux0~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \muxB|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N0
cyclonev_lcell_comb \reg_bank|Inst10|r[15]~feeder (
// Equation(s):
// \reg_bank|Inst10|r[15]~feeder_combout  = ( \ld_mux|out[15]~135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[15]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst10|r[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst10|r[15]~feeder .extended_lut = "off";
defparam \reg_bank|Inst10|r[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst10|r[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N2
dffeas \reg_bank|Inst10|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst10|r[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N14
dffeas \reg_bank|Inst6|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[15]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N50
dffeas \reg_bank|Inst2|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[15]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N37
dffeas \reg_bank|Inst14|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[15]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N36
cyclonev_lcell_comb \muxB|Mux0~2 (
// Equation(s):
// \muxB|Mux0~2_combout  = ( \reg_bank|Inst14|r [15] & ( \mainFsm|Selector28~0_combout  & ( (\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst6|r [15]) ) ) ) # ( !\reg_bank|Inst14|r [15] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst6|r [15] & 
// !\mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst14|r [15] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst2|r [15]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst10|r [15])) ) ) ) # ( 
// !\reg_bank|Inst14|r [15] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst2|r [15]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst10|r [15])) ) ) )

	.dataa(!\reg_bank|Inst10|r [15]),
	.datab(!\reg_bank|Inst6|r [15]),
	.datac(!\mainFsm|Selector27~0_combout ),
	.datad(!\reg_bank|Inst2|r [15]),
	.datae(!\reg_bank|Inst14|r [15]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux0~2 .extended_lut = "off";
defparam \muxB|Mux0~2 .lut_mask = 64'h05F505F530303F3F;
defparam \muxB|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N44
dffeas \reg_bank|Inst15|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[15]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N35
dffeas \reg_bank|Inst7|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[15]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N23
dffeas \reg_bank|Inst3|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[15]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N44
dffeas \reg_bank|Inst11|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[15]~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N3
cyclonev_lcell_comb \muxB|Mux0~3 (
// Equation(s):
// \muxB|Mux0~3_combout  = ( \mainFsm|Selector28~0_combout  & ( \mainFsm|Selector27~0_combout  & ( \reg_bank|Inst15|r [15] ) ) ) # ( !\mainFsm|Selector28~0_combout  & ( \mainFsm|Selector27~0_combout  & ( \reg_bank|Inst11|r [15] ) ) ) # ( 
// \mainFsm|Selector28~0_combout  & ( !\mainFsm|Selector27~0_combout  & ( \reg_bank|Inst7|r [15] ) ) ) # ( !\mainFsm|Selector28~0_combout  & ( !\mainFsm|Selector27~0_combout  & ( \reg_bank|Inst3|r [15] ) ) )

	.dataa(!\reg_bank|Inst15|r [15]),
	.datab(!\reg_bank|Inst7|r [15]),
	.datac(!\reg_bank|Inst3|r [15]),
	.datad(!\reg_bank|Inst11|r [15]),
	.datae(!\mainFsm|Selector28~0_combout ),
	.dataf(!\mainFsm|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux0~3 .extended_lut = "off";
defparam \muxB|Mux0~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \muxB|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N24
cyclonev_lcell_comb \muxB|Mux0~4 (
// Equation(s):
// \muxB|Mux0~4_combout  = ( \mainFsm|Selector29~0_combout  & ( \muxB|Mux0~3_combout  & ( (\muxB|Mux0~2_combout ) # (\mainFsm|Selector30~0_combout ) ) ) ) # ( !\mainFsm|Selector29~0_combout  & ( \muxB|Mux0~3_combout  & ( (!\mainFsm|Selector30~0_combout  & 
// (\muxB|Mux0~0_combout )) # (\mainFsm|Selector30~0_combout  & ((\muxB|Mux0~1_combout ))) ) ) ) # ( \mainFsm|Selector29~0_combout  & ( !\muxB|Mux0~3_combout  & ( (!\mainFsm|Selector30~0_combout  & \muxB|Mux0~2_combout ) ) ) ) # ( 
// !\mainFsm|Selector29~0_combout  & ( !\muxB|Mux0~3_combout  & ( (!\mainFsm|Selector30~0_combout  & (\muxB|Mux0~0_combout )) # (\mainFsm|Selector30~0_combout  & ((\muxB|Mux0~1_combout ))) ) ) )

	.dataa(!\muxB|Mux0~0_combout ),
	.datab(!\mainFsm|Selector30~0_combout ),
	.datac(!\muxB|Mux0~1_combout ),
	.datad(!\muxB|Mux0~2_combout ),
	.datae(!\mainFsm|Selector29~0_combout ),
	.dataf(!\muxB|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux0~4 .extended_lut = "off";
defparam \muxB|Mux0~4 .lut_mask = 64'h474700CC474733FF;
defparam \muxB|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N57
cyclonev_lcell_comb \alu|Selector15~2 (
// Equation(s):
// \alu|Selector15~2_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~2 .extended_lut = "off";
defparam \alu|Selector15~2 .lut_mask = 64'h0000000000FF00FF;
defparam \alu|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N6
cyclonev_lcell_comb \alu|Selector15~6 (
// Equation(s):
// \alu|Selector15~6_combout  = ( !\muxB|Mux1~4_combout  & ( !\muxB|Mux5~4_combout  & ( (!\muxB|Mux4~4_combout  & (!\muxB|Mux2~4_combout  & (!\muxB|Mux3~4_combout  & !\muxB|Mux6~4_combout ))) ) ) )

	.dataa(!\muxB|Mux4~4_combout ),
	.datab(!\muxB|Mux2~4_combout ),
	.datac(!\muxB|Mux3~4_combout ),
	.datad(!\muxB|Mux6~4_combout ),
	.datae(!\muxB|Mux1~4_combout ),
	.dataf(!\muxB|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~6 .extended_lut = "off";
defparam \alu|Selector15~6 .lut_mask = 64'h8000000000000000;
defparam \alu|Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N38
dffeas \reg_bank|Inst12|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N2
dffeas \reg_bank|Inst14|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[6]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N50
dffeas \reg_bank|Inst13|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N21
cyclonev_lcell_comb \muxB|Mux9~3 (
// Equation(s):
// \muxB|Mux9~3_combout  = ( \mainFsm|Selector29~0_combout  & ( \mainFsm|Selector30~0_combout  & ( \reg_bank|Inst15|r [6] ) ) ) # ( !\mainFsm|Selector29~0_combout  & ( \mainFsm|Selector30~0_combout  & ( \reg_bank|Inst13|r [6] ) ) ) # ( 
// \mainFsm|Selector29~0_combout  & ( !\mainFsm|Selector30~0_combout  & ( \reg_bank|Inst14|r [6] ) ) ) # ( !\mainFsm|Selector29~0_combout  & ( !\mainFsm|Selector30~0_combout  & ( \reg_bank|Inst12|r [6] ) ) )

	.dataa(!\reg_bank|Inst15|r [6]),
	.datab(!\reg_bank|Inst12|r [6]),
	.datac(!\reg_bank|Inst14|r [6]),
	.datad(!\reg_bank|Inst13|r [6]),
	.datae(!\mainFsm|Selector29~0_combout ),
	.dataf(!\mainFsm|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux9~3 .extended_lut = "off";
defparam \muxB|Mux9~3 .lut_mask = 64'h33330F0F00FF5555;
defparam \muxB|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N41
dffeas \reg_bank|Inst4|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N51
cyclonev_lcell_comb \reg_bank|Inst6|r[6]~feeder (
// Equation(s):
// \reg_bank|Inst6|r[6]~feeder_combout  = ( \ld_mux|out[6]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[6]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst6|r[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst6|r[6]~feeder .extended_lut = "off";
defparam \reg_bank|Inst6|r[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst6|r[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N53
dffeas \reg_bank|Inst6|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst6|r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N32
dffeas \reg_bank|Inst7|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N43
dffeas \reg_bank|Inst5|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N42
cyclonev_lcell_comb \muxB|Mux9~1 (
// Equation(s):
// \muxB|Mux9~1_combout  = ( \reg_bank|Inst5|r [6] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst6|r [6])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst7|r [6]))) ) ) ) # ( !\reg_bank|Inst5|r [6] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst6|r [6])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst7|r [6]))) ) ) ) # ( \reg_bank|Inst5|r [6] & ( !\mainFsm|Selector29~0_combout  & ( 
// (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst4|r [6]) ) ) ) # ( !\reg_bank|Inst5|r [6] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst4|r [6] & !\mainFsm|Selector30~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst4|r [6]),
	.datab(!\reg_bank|Inst6|r [6]),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\reg_bank|Inst7|r [6]),
	.datae(!\reg_bank|Inst5|r [6]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux9~1 .extended_lut = "off";
defparam \muxB|Mux9~1 .lut_mask = 64'h50505F5F303F303F;
defparam \muxB|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N14
dffeas \reg_bank|Inst10|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N35
dffeas \reg_bank|Inst9|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N20
dffeas \reg_bank|Inst8|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N10
dffeas \reg_bank|Inst11|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N9
cyclonev_lcell_comb \muxB|Mux9~2 (
// Equation(s):
// \muxB|Mux9~2_combout  = ( \reg_bank|Inst11|r [6] & ( \mainFsm|Selector29~0_combout  & ( (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst10|r [6]) ) ) ) # ( !\reg_bank|Inst11|r [6] & ( \mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst10|r [6] & 
// !\mainFsm|Selector30~0_combout ) ) ) ) # ( \reg_bank|Inst11|r [6] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst8|r [6]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst9|r [6])) ) ) ) # ( 
// !\reg_bank|Inst11|r [6] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst8|r [6]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst9|r [6])) ) ) )

	.dataa(!\reg_bank|Inst10|r [6]),
	.datab(!\reg_bank|Inst9|r [6]),
	.datac(!\reg_bank|Inst8|r [6]),
	.datad(!\mainFsm|Selector30~0_combout ),
	.datae(!\reg_bank|Inst11|r [6]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux9~2 .extended_lut = "off";
defparam \muxB|Mux9~2 .lut_mask = 64'h0F330F33550055FF;
defparam \muxB|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N25
dffeas \reg_bank|Inst0|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N38
dffeas \reg_bank|Inst3|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N26
dffeas \reg_bank|Inst2|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N32
dffeas \reg_bank|Inst1|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[6]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N30
cyclonev_lcell_comb \muxB|Mux9~0 (
// Equation(s):
// \muxB|Mux9~0_combout  = ( \reg_bank|Inst1|r [6] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst2|r [6]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst3|r [6])) ) ) ) # ( !\reg_bank|Inst1|r [6] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst2|r [6]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst3|r [6])) ) ) ) # ( \reg_bank|Inst1|r [6] & ( !\mainFsm|Selector29~0_combout  & ( 
// (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst0|r [6]) ) ) ) # ( !\reg_bank|Inst1|r [6] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst0|r [6] & !\mainFsm|Selector30~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst0|r [6]),
	.datab(!\reg_bank|Inst3|r [6]),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\reg_bank|Inst2|r [6]),
	.datae(!\reg_bank|Inst1|r [6]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux9~0 .extended_lut = "off";
defparam \muxB|Mux9~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \muxB|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N48
cyclonev_lcell_comb \muxB|Mux9~4 (
// Equation(s):
// \muxB|Mux9~4_combout  = ( \muxB|Mux9~2_combout  & ( \muxB|Mux9~0_combout  & ( (!\mainFsm|Selector28~0_combout ) # ((!\mainFsm|Selector27~0_combout  & ((\muxB|Mux9~1_combout ))) # (\mainFsm|Selector27~0_combout  & (\muxB|Mux9~3_combout ))) ) ) ) # ( 
// !\muxB|Mux9~2_combout  & ( \muxB|Mux9~0_combout  & ( (!\mainFsm|Selector28~0_combout  & (!\mainFsm|Selector27~0_combout )) # (\mainFsm|Selector28~0_combout  & ((!\mainFsm|Selector27~0_combout  & ((\muxB|Mux9~1_combout ))) # (\mainFsm|Selector27~0_combout  
// & (\muxB|Mux9~3_combout )))) ) ) ) # ( \muxB|Mux9~2_combout  & ( !\muxB|Mux9~0_combout  & ( (!\mainFsm|Selector28~0_combout  & (\mainFsm|Selector27~0_combout )) # (\mainFsm|Selector28~0_combout  & ((!\mainFsm|Selector27~0_combout  & ((\muxB|Mux9~1_combout 
// ))) # (\mainFsm|Selector27~0_combout  & (\muxB|Mux9~3_combout )))) ) ) ) # ( !\muxB|Mux9~2_combout  & ( !\muxB|Mux9~0_combout  & ( (\mainFsm|Selector28~0_combout  & ((!\mainFsm|Selector27~0_combout  & ((\muxB|Mux9~1_combout ))) # 
// (\mainFsm|Selector27~0_combout  & (\muxB|Mux9~3_combout )))) ) ) )

	.dataa(!\mainFsm|Selector28~0_combout ),
	.datab(!\mainFsm|Selector27~0_combout ),
	.datac(!\muxB|Mux9~3_combout ),
	.datad(!\muxB|Mux9~1_combout ),
	.datae(!\muxB|Mux9~2_combout ),
	.dataf(!\muxB|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux9~4 .extended_lut = "off";
defparam \muxB|Mux9~4 .lut_mask = 64'h0145236789CDABEF;
defparam \muxB|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N0
cyclonev_lcell_comb \alu|Selector15~5 (
// Equation(s):
// \alu|Selector15~5_combout  = ( !\muxB|Mux10~4_combout  & ( !\muxB|Mux7~4_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & (!\muxB|Mux11~4_combout  & (!\muxB|Mux8~4_combout  & !\muxB|Mux9~4_combout ))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datab(!\muxB|Mux11~4_combout ),
	.datac(!\muxB|Mux8~4_combout ),
	.datad(!\muxB|Mux9~4_combout ),
	.datae(!\muxB|Mux10~4_combout ),
	.dataf(!\muxB|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~5 .extended_lut = "off";
defparam \alu|Selector15~5 .lut_mask = 64'h4000000000000000;
defparam \alu|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \alu|Selector15~11 (
// Equation(s):
// \alu|Selector15~11_combout  = ( \alu|Selector15~5_combout  & ( (!\muxB|Mux0~4_combout  & (\alu|Selector15~2_combout  & \alu|Selector15~6_combout )) ) )

	.dataa(!\muxB|Mux0~4_combout ),
	.datab(!\alu|Selector15~2_combout ),
	.datac(!\alu|Selector15~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~11 .extended_lut = "off";
defparam \alu|Selector15~11 .lut_mask = 64'h0000000002020202;
defparam \alu|Selector15~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \ld_mux|out[6]~55 (
// Equation(s):
// \ld_mux|out[6]~55_combout  = ( \muxB|Mux13~4_combout  & ( \alu|Selector15~11_combout  & ( (\alu|ShiftRight0~8_combout  & !\muxB|Mux12~4_combout ) ) ) ) # ( !\muxB|Mux13~4_combout  & ( \alu|Selector15~11_combout  & ( (!\muxB|Mux12~4_combout  & 
// (\alu|ShiftRight0~9_combout )) # (\muxB|Mux12~4_combout  & ((\alu|ShiftRight0~10_combout ))) ) ) )

	.dataa(!\alu|ShiftRight0~9_combout ),
	.datab(!\alu|ShiftRight0~8_combout ),
	.datac(!\muxB|Mux12~4_combout ),
	.datad(!\alu|ShiftRight0~10_combout ),
	.datae(!\muxB|Mux13~4_combout ),
	.dataf(!\alu|Selector15~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[6]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[6]~55 .extended_lut = "off";
defparam \ld_mux|out[6]~55 .lut_mask = 64'h00000000505F3030;
defparam \ld_mux|out[6]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N42
cyclonev_lcell_comb \alu|ShiftLeft0~7 (
// Equation(s):
// \alu|ShiftLeft0~7_combout  = ( \muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux12~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux10~4_combout  ) ) ) # ( \muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout 
//  & ( \muxA|Mux11~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  & ( \muxA|Mux9~4_combout  ) ) )

	.dataa(!\muxA|Mux10~4_combout ),
	.datab(!\muxA|Mux11~4_combout ),
	.datac(!\muxA|Mux9~4_combout ),
	.datad(!\muxA|Mux12~4_combout ),
	.datae(!\muxB|Mux14~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~7 .extended_lut = "off";
defparam \alu|ShiftLeft0~7 .lut_mask = 64'h0F0F3333555500FF;
defparam \alu|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \ld_mux|out[4]~31 (
// Equation(s):
// \ld_mux|out[4]~31_combout  = ( \alu|ShiftLeft0~1_combout  & ( \alu|Selector15~6_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ((!\mainFsm|Equal2~0_combout ) # ((!\alu|Selector15~5_combout ) # 
// (\muxB|Mux0~4_combout )))) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( \alu|Selector15~6_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) ) ) # ( \alu|ShiftLeft0~1_combout  & ( !\alu|Selector15~6_combout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( !\alu|Selector15~6_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\mainFsm|Equal2~0_combout ),
	.datab(!\muxB|Mux0~4_combout ),
	.datac(!\alu|Selector15~5_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\alu|ShiftLeft0~1_combout ),
	.dataf(!\alu|Selector15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~31 .extended_lut = "off";
defparam \ld_mux|out[4]~31 .lut_mask = 64'hFF00FF00FF00FB00;
defparam \ld_mux|out[4]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N45
cyclonev_lcell_comb \alu|Selector7~0 (
// Equation(s):
// \alu|Selector7~0_combout  = ( \muxB|Mux13~4_combout  & ( !\muxB|Mux12~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxB|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\muxB|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector7~0 .extended_lut = "off";
defparam \alu|Selector7~0 .lut_mask = 64'h00000000FF00FF00;
defparam \alu|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N27
cyclonev_lcell_comb \ld_mux|out[4]~32 (
// Equation(s):
// \ld_mux|out[4]~32_combout  = ( \alu|Selector7~0_combout  & ( \alu|Selector15~6_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ((!\mainFsm|Equal2~0_combout ) # ((!\alu|Selector15~5_combout ) # 
// (\muxB|Mux0~4_combout )))) ) ) ) # ( !\alu|Selector7~0_combout  & ( \alu|Selector15~6_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) ) ) # ( \alu|Selector7~0_combout  & ( !\alu|Selector15~6_combout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) ) ) # ( !\alu|Selector7~0_combout  & ( !\alu|Selector15~6_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\mainFsm|Equal2~0_combout ),
	.datab(!\muxB|Mux0~4_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\alu|Selector15~5_combout ),
	.datae(!\alu|Selector7~0_combout ),
	.dataf(!\alu|Selector15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~32 .extended_lut = "off";
defparam \ld_mux|out[4]~32 .lut_mask = 64'hF0F0F0F0F0F0F0B0;
defparam \ld_mux|out[4]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N48
cyclonev_lcell_comb \ld_mux|out[6]~56 (
// Equation(s):
// \ld_mux|out[6]~56_combout  = ( !\ld_mux|out[4]~31_combout  & ( \ld_mux|out[4]~32_combout  & ( \alu|ShiftLeft0~7_combout  ) ) ) # ( \ld_mux|out[4]~31_combout  & ( !\ld_mux|out[4]~32_combout  & ( \alu|ShiftLeft0~3_combout  ) ) ) # ( 
// !\ld_mux|out[4]~31_combout  & ( !\ld_mux|out[4]~32_combout  & ( \ld_mux|out[6]~55_combout  ) ) )

	.dataa(!\alu|ShiftLeft0~3_combout ),
	.datab(!\ld_mux|out[6]~55_combout ),
	.datac(gnd),
	.datad(!\alu|ShiftLeft0~7_combout ),
	.datae(!\ld_mux|out[4]~31_combout ),
	.dataf(!\ld_mux|out[4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[6]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[6]~56 .extended_lut = "off";
defparam \ld_mux|out[6]~56 .lut_mask = 64'h3333555500FF0000;
defparam \ld_mux|out[6]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N9
cyclonev_lcell_comb \alu|Add6~13 (
// Equation(s):
// \alu|Add6~13_sumout  = SUM(( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  ) + ( \muxA|Mux12~4_combout  ) + ( \alu|Add6~10  ))
// \alu|Add6~14  = CARRY(( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  ) + ( \muxA|Mux12~4_combout  ) + ( \alu|Add6~10  ))

	.dataa(gnd),
	.datab(!\muxA|Mux12~4_combout ),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~13_sumout ),
	.cout(\alu|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~13 .extended_lut = "off";
defparam \alu|Add6~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \alu|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \alu|Add6~17 (
// Equation(s):
// \alu|Add6~17_sumout  = SUM(( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  ) + ( \muxA|Mux11~4_combout  ) + ( \alu|Add6~14  ))
// \alu|Add6~18  = CARRY(( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  ) + ( \muxA|Mux11~4_combout  ) + ( \alu|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux11~4_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~17_sumout ),
	.cout(\alu|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~17 .extended_lut = "off";
defparam \alu|Add6~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N15
cyclonev_lcell_comb \alu|Add6~21 (
// Equation(s):
// \alu|Add6~21_sumout  = SUM(( \muxA|Mux10~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  ) + ( \alu|Add6~18  ))
// \alu|Add6~22  = CARRY(( \muxA|Mux10~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  ) + ( \alu|Add6~18  ))

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\muxA|Mux10~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~21_sumout ),
	.cout(\alu|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~21 .extended_lut = "off";
defparam \alu|Add6~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \alu|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \alu|Add6~25 (
// Equation(s):
// \alu|Add6~25_sumout  = SUM(( \muxA|Mux9~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  ) + ( \alu|Add6~22  ))
// \alu|Add6~26  = CARRY(( \muxA|Mux9~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  ) + ( \alu|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datad(!\muxA|Mux9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~25_sumout ),
	.cout(\alu|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~25 .extended_lut = "off";
defparam \alu|Add6~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N6
cyclonev_lcell_comb \ld_mux|out[4]~43 (
// Equation(s):
// \ld_mux|out[4]~43_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( (\mainFsm|WideOr7~combout  & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout )) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( (\mainFsm|WideOr7~combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\mainFsm|WideOr7~combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~43 .extended_lut = "off";
defparam \ld_mux|out[4]~43 .lut_mask = 64'h0000000003030030;
defparam \ld_mux|out[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N9
cyclonev_lcell_comb \alu|Add3~13 (
// Equation(s):
// \alu|Add3~13_sumout  = SUM(( \muxA|Mux12~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  ) + ( \alu|Add3~10  ))
// \alu|Add3~14  = CARRY(( \muxA|Mux12~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  ) + ( \alu|Add3~10  ))

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\muxA|Mux12~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~13_sumout ),
	.cout(\alu|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~13 .extended_lut = "off";
defparam \alu|Add3~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \alu|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \alu|Add3~17 (
// Equation(s):
// \alu|Add3~17_sumout  = SUM(( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  ) + ( \muxA|Mux11~4_combout  ) + ( \alu|Add3~14  ))
// \alu|Add3~18  = CARRY(( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  ) + ( \muxA|Mux11~4_combout  ) + ( \alu|Add3~14  ))

	.dataa(gnd),
	.datab(!\muxA|Mux11~4_combout ),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~17_sumout ),
	.cout(\alu|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~17 .extended_lut = "off";
defparam \alu|Add3~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \alu|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \alu|Add3~21 (
// Equation(s):
// \alu|Add3~21_sumout  = SUM(( \muxA|Mux10~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  ) + ( \alu|Add3~18  ))
// \alu|Add3~22  = CARRY(( \muxA|Mux10~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  ) + ( \alu|Add3~18  ))

	.dataa(!\muxA|Mux10~4_combout ),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~21_sumout ),
	.cout(\alu|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~21 .extended_lut = "off";
defparam \alu|Add3~21 .lut_mask = 64'h0000F0F000005555;
defparam \alu|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \alu|Add3~25 (
// Equation(s):
// \alu|Add3~25_sumout  = SUM(( \muxA|Mux9~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  ) + ( \alu|Add3~22  ))
// \alu|Add3~26  = CARRY(( \muxA|Mux9~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  ) + ( \alu|Add3~22  ))

	.dataa(gnd),
	.datab(!\muxA|Mux9~4_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~25_sumout ),
	.cout(\alu|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~25 .extended_lut = "off";
defparam \alu|Add3~25 .lut_mask = 64'h0000F0F000003333;
defparam \alu|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N27
cyclonev_lcell_comb \ld_mux|out[6]~60 (
// Equation(s):
// \ld_mux|out[6]~60_combout  = ( \mainFsm|WideOr7~combout  & ( (\ld_mux|out[4]~43_combout  & \alu|Add3~25_sumout ) ) ) # ( !\mainFsm|WideOr7~combout  & ( ((\ld_mux|out[4]~43_combout  & \alu|Add3~25_sumout )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\ld_mux|out[4]~43_combout ),
	.datad(!\alu|Add3~25_sumout ),
	.datae(gnd),
	.dataf(!\mainFsm|WideOr7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[6]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[6]~60 .extended_lut = "off";
defparam \ld_mux|out[6]~60 .lut_mask = 64'h555F555F000F000F;
defparam \ld_mux|out[6]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N24
cyclonev_lcell_comb \pc_mux|out[7]~7 (
// Equation(s):
// \pc_mux|out[7]~7_combout  = ( \muxA|Mux8~4_combout  & ( (!\mainFsm|PC_mux~0_combout ) # (\programcounter|PC_out [7]) ) ) # ( !\muxA|Mux8~4_combout  & ( (\programcounter|PC_out [7] & \mainFsm|PC_mux~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\programcounter|PC_out [7]),
	.datad(!\mainFsm|PC_mux~0_combout ),
	.datae(gnd),
	.dataf(!\muxA|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[7]~7 .extended_lut = "off";
defparam \pc_mux|out[7]~7 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \pc_mux|out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \pc_mux|out[8]~8 (
// Equation(s):
// \pc_mux|out[8]~8_combout  = ( \programcounter|PC_out [8] & ( \muxA|Mux7~4_combout  ) ) # ( !\programcounter|PC_out [8] & ( \muxA|Mux7~4_combout  & ( !\mainFsm|PC_mux~0_combout  ) ) ) # ( \programcounter|PC_out [8] & ( !\muxA|Mux7~4_combout  & ( 
// \mainFsm|PC_mux~0_combout  ) ) )

	.dataa(!\mainFsm|PC_mux~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\programcounter|PC_out [8]),
	.dataf(!\muxA|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[8]~8 .extended_lut = "off";
defparam \pc_mux|out[8]~8 .lut_mask = 64'h00005555AAAAFFFF;
defparam \pc_mux|out[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \pc_mux|out[9]~9 (
// Equation(s):
// \pc_mux|out[9]~9_combout  = ( \programcounter|PC_out [9] & ( \muxA|Mux6~4_combout  ) ) # ( !\programcounter|PC_out [9] & ( \muxA|Mux6~4_combout  & ( !\mainFsm|PC_mux~0_combout  ) ) ) # ( \programcounter|PC_out [9] & ( !\muxA|Mux6~4_combout  & ( 
// \mainFsm|PC_mux~0_combout  ) ) )

	.dataa(!\mainFsm|PC_mux~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\programcounter|PC_out [9]),
	.dataf(!\muxA|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[9]~9 .extended_lut = "off";
defparam \pc_mux|out[9]~9 .lut_mask = 64'h00005555AAAAFFFF;
defparam \pc_mux|out[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \pc_mux|out[10]~10 (
// Equation(s):
// \pc_mux|out[10]~10_combout  = ( \programcounter|PC_out [10] & ( \muxA|Mux5~4_combout  ) ) # ( !\programcounter|PC_out [10] & ( \muxA|Mux5~4_combout  & ( !\mainFsm|PC_mux~0_combout  ) ) ) # ( \programcounter|PC_out [10] & ( !\muxA|Mux5~4_combout  & ( 
// \mainFsm|PC_mux~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\mainFsm|PC_mux~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\programcounter|PC_out [10]),
	.dataf(!\muxA|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[10]~10 .extended_lut = "off";
defparam \pc_mux|out[10]~10 .lut_mask = 64'h00003333CCCCFFFF;
defparam \pc_mux|out[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N54
cyclonev_lcell_comb \pc_mux|out[11]~11 (
// Equation(s):
// \pc_mux|out[11]~11_combout  = ( \muxA|Mux4~4_combout  & ( (!\mainFsm|PC_mux~0_combout ) # (\programcounter|PC_out [11]) ) ) # ( !\muxA|Mux4~4_combout  & ( (\mainFsm|PC_mux~0_combout  & \programcounter|PC_out [11]) ) )

	.dataa(!\mainFsm|PC_mux~0_combout ),
	.datab(!\programcounter|PC_out [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\muxA|Mux4~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[11]~11 .extended_lut = "off";
defparam \pc_mux|out[11]~11 .lut_mask = 64'h1111BBBB1111BBBB;
defparam \pc_mux|out[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N54
cyclonev_lcell_comb \pc_mux|out[12]~12 (
// Equation(s):
// \pc_mux|out[12]~12_combout  = ( \muxA|Mux3~4_combout  & ( (!\mainFsm|PC_mux~0_combout ) # (\programcounter|PC_out [12]) ) ) # ( !\muxA|Mux3~4_combout  & ( (\mainFsm|PC_mux~0_combout  & \programcounter|PC_out [12]) ) )

	.dataa(!\mainFsm|PC_mux~0_combout ),
	.datab(gnd),
	.datac(!\programcounter|PC_out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxA|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[12]~12 .extended_lut = "off";
defparam \pc_mux|out[12]~12 .lut_mask = 64'h05050505AFAFAFAF;
defparam \pc_mux|out[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \data_b[6]~input (
	.i(data_b[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[6]~input_o ));
// synopsys translate_off
defparam \data_b[6]~input .bus_hold = "false";
defparam \data_b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \addr_b[0]~input (
	.i(addr_b[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[0]~input_o ));
// synopsys translate_off
defparam \addr_b[0]~input .bus_hold = "false";
defparam \addr_b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \addr_b[1]~input (
	.i(addr_b[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[1]~input_o ));
// synopsys translate_off
defparam \addr_b[1]~input .bus_hold = "false";
defparam \addr_b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \addr_b[2]~input (
	.i(addr_b[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[2]~input_o ));
// synopsys translate_off
defparam \addr_b[2]~input .bus_hold = "false";
defparam \addr_b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \addr_b[3]~input (
	.i(addr_b[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[3]~input_o ));
// synopsys translate_off
defparam \addr_b[3]~input .bus_hold = "false";
defparam \addr_b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \addr_b[4]~input (
	.i(addr_b[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[4]~input_o ));
// synopsys translate_off
defparam \addr_b[4]~input .bus_hold = "false";
defparam \addr_b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \addr_b[5]~input (
	.i(addr_b[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[5]~input_o ));
// synopsys translate_off
defparam \addr_b[5]~input .bus_hold = "false";
defparam \addr_b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \addr_b[6]~input (
	.i(addr_b[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[6]~input_o ));
// synopsys translate_off
defparam \addr_b[6]~input .bus_hold = "false";
defparam \addr_b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \addr_b[7]~input (
	.i(addr_b[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[7]~input_o ));
// synopsys translate_off
defparam \addr_b[7]~input .bus_hold = "false";
defparam \addr_b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \addr_b[8]~input (
	.i(addr_b[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[8]~input_o ));
// synopsys translate_off
defparam \addr_b[8]~input .bus_hold = "false";
defparam \addr_b[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \addr_b[9]~input (
	.i(addr_b[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[9]~input_o ));
// synopsys translate_off
defparam \addr_b[9]~input .bus_hold = "false";
defparam \addr_b[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \addr_b[10]~input (
	.i(addr_b[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[10]~input_o ));
// synopsys translate_off
defparam \addr_b[10]~input .bus_hold = "false";
defparam \addr_b[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \addr_b[11]~input (
	.i(addr_b[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[11]~input_o ));
// synopsys translate_off
defparam \addr_b[11]~input .bus_hold = "false";
defparam \addr_b[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \addr_b[12]~input (
	.i(addr_b[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[12]~input_o ));
// synopsys translate_off
defparam \addr_b[12]~input .bus_hold = "false";
defparam \addr_b[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux9~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[6]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux9~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[6]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux9~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[6]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux9~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[6]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [0]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~portadataout ))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] 
// & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~portadataout ))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \data_b[2]~input (
	.i(data_b[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[2]~input_o ));
// synopsys translate_off
defparam \data_b[2]~input .bus_hold = "false";
defparam \data_b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux13~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[2]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux13~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[2]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux13~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[2]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux13~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[2]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N36
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~portadataout ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~portadataout ))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~portadataout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \data_b[0]~input (
	.i(data_b[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[0]~input_o ));
// synopsys translate_off
defparam \data_b[0]~input .bus_hold = "false";
defparam \data_b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux15~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[0]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux15~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[0]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux15~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[0]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux15~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[0]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N48
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~portadataout ) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80~portadataout 
// ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~portadataout )))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80~portadataout  & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~portadataout ) 
// # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80~portadataout  & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \alu|Add8~1 (
// Equation(s):
// \alu|Add8~1_sumout  = SUM(( !\muxA|Mux15~4_combout  $ (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout )))) ) + ( !VCC ) + ( !VCC ))
// \alu|Add8~2  = CARRY(( !\muxA|Mux15~4_combout  $ (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout )))) ) + ( !VCC ) + ( !VCC ))
// \alu|Add8~3  = SHARE(((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ))) # (\muxA|Mux15~4_combout ))

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\muxA|Mux15~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add8~1_sumout ),
	.cout(\alu|Add8~2 ),
	.shareout(\alu|Add8~3 ));
// synopsys translate_off
defparam \alu|Add8~1 .extended_lut = "off";
defparam \alu|Add8~1 .lut_mask = 64'h0000E4FF00001BE4;
defparam \alu|Add8~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N3
cyclonev_lcell_comb \alu|Add8~5 (
// Equation(s):
// \alu|Add8~5_sumout  = SUM(( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  $ (\muxA|Mux14~4_combout ) ) + ( \alu|Add8~3  ) + ( \alu|Add8~2  ))
// \alu|Add8~6  = CARRY(( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  $ (\muxA|Mux14~4_combout ) ) + ( \alu|Add8~3  ) + ( \alu|Add8~2  ))
// \alu|Add8~7  = SHARE((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  & \muxA|Mux14~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datad(!\muxA|Mux14~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~2 ),
	.sharein(\alu|Add8~3 ),
	.combout(),
	.sumout(\alu|Add8~5_sumout ),
	.cout(\alu|Add8~6 ),
	.shareout(\alu|Add8~7 ));
// synopsys translate_off
defparam \alu|Add8~5 .extended_lut = "off";
defparam \alu|Add8~5 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add8~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \alu|Add8~9 (
// Equation(s):
// \alu|Add8~9_sumout  = SUM(( !\muxA|Mux13~4_combout  $ (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout )))) ) + ( \alu|Add8~7  ) + ( \alu|Add8~6  ))
// \alu|Add8~10  = CARRY(( !\muxA|Mux13~4_combout  $ (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout )))) ) + ( \alu|Add8~7  ) + ( \alu|Add8~6  ))
// \alu|Add8~11  = SHARE((\muxA|Mux13~4_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout )))))

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\muxA|Mux13~4_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~6 ),
	.sharein(\alu|Add8~7 ),
	.combout(),
	.sumout(\alu|Add8~9_sumout ),
	.cout(\alu|Add8~10 ),
	.shareout(\alu|Add8~11 ));
// synopsys translate_off
defparam \alu|Add8~9 .extended_lut = "off";
defparam \alu|Add8~9 .lut_mask = 64'h000032100000C963;
defparam \alu|Add8~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N9
cyclonev_lcell_comb \alu|Add8~13 (
// Equation(s):
// \alu|Add8~13_sumout  = SUM(( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  $ (\muxA|Mux12~4_combout ) ) + ( \alu|Add8~11  ) + ( \alu|Add8~10  ))
// \alu|Add8~14  = CARRY(( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  $ (\muxA|Mux12~4_combout ) ) + ( \alu|Add8~11  ) + ( \alu|Add8~10  ))
// \alu|Add8~15  = SHARE((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & \muxA|Mux12~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datad(!\muxA|Mux12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~10 ),
	.sharein(\alu|Add8~11 ),
	.combout(),
	.sumout(\alu|Add8~13_sumout ),
	.cout(\alu|Add8~14 ),
	.shareout(\alu|Add8~15 ));
// synopsys translate_off
defparam \alu|Add8~13 .extended_lut = "off";
defparam \alu|Add8~13 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add8~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \alu|Add8~17 (
// Equation(s):
// \alu|Add8~17_sumout  = SUM(( !\muxA|Mux11~4_combout  $ (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout )))) ) + ( \alu|Add8~15  ) + ( \alu|Add8~14  ))
// \alu|Add8~18  = CARRY(( !\muxA|Mux11~4_combout  $ (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout )))) ) + ( \alu|Add8~15  ) + ( \alu|Add8~14  ))
// \alu|Add8~19  = SHARE((\muxA|Mux11~4_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout )))))

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\muxA|Mux11~4_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~14 ),
	.sharein(\alu|Add8~15 ),
	.combout(),
	.sumout(\alu|Add8~17_sumout ),
	.cout(\alu|Add8~18 ),
	.shareout(\alu|Add8~19 ));
// synopsys translate_off
defparam \alu|Add8~17 .extended_lut = "off";
defparam \alu|Add8~17 .lut_mask = 64'h000032100000C963;
defparam \alu|Add8~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N15
cyclonev_lcell_comb \alu|Add8~21 (
// Equation(s):
// \alu|Add8~21_sumout  = SUM(( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  $ (\muxA|Mux10~4_combout ) ) + ( \alu|Add8~19  ) + ( \alu|Add8~18  ))
// \alu|Add8~22  = CARRY(( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  $ (\muxA|Mux10~4_combout ) ) + ( \alu|Add8~19  ) + ( \alu|Add8~18  ))
// \alu|Add8~23  = SHARE((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & \muxA|Mux10~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datad(!\muxA|Mux10~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~18 ),
	.sharein(\alu|Add8~19 ),
	.combout(),
	.sumout(\alu|Add8~21_sumout ),
	.cout(\alu|Add8~22 ),
	.shareout(\alu|Add8~23 ));
// synopsys translate_off
defparam \alu|Add8~21 .extended_lut = "off";
defparam \alu|Add8~21 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add8~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N18
cyclonev_lcell_comb \alu|Add8~25 (
// Equation(s):
// \alu|Add8~25_sumout  = SUM(( !\muxA|Mux9~4_combout  $ (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ))))) ) + ( \alu|Add8~23  ) + ( \alu|Add8~22  ))
// \alu|Add8~26  = CARRY(( !\muxA|Mux9~4_combout  $ (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ))))) ) + ( \alu|Add8~23  ) + ( \alu|Add8~22  ))
// \alu|Add8~27  = SHARE((\muxA|Mux9~4_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ))))))

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\muxA|Mux9~4_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~22 ),
	.sharein(\alu|Add8~23 ),
	.combout(),
	.sumout(\alu|Add8~25_sumout ),
	.cout(\alu|Add8~26 ),
	.shareout(\alu|Add8~27 ));
// synopsys translate_off
defparam \alu|Add8~25 .extended_lut = "off";
defparam \alu|Add8~25 .lut_mask = 64'h000031200000C693;
defparam \alu|Add8~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N3
cyclonev_lcell_comb \ld_mux|out[6]~61 (
// Equation(s):
// \ld_mux|out[6]~61_combout  = ( !\ld_mux|out[6]~60_combout  & ( \alu|Add8~25_sumout  & ( (!\ld_mux|out[4]~42_combout ) # ((!\alu|Add6~25_sumout  & \ld_mux|out[4]~41_combout )) ) ) ) # ( !\ld_mux|out[6]~60_combout  & ( !\alu|Add8~25_sumout  & ( 
// (!\alu|Add6~25_sumout ) # ((!\ld_mux|out[4]~41_combout ) # (!\ld_mux|out[4]~42_combout )) ) ) )

	.dataa(gnd),
	.datab(!\alu|Add6~25_sumout ),
	.datac(!\ld_mux|out[4]~41_combout ),
	.datad(!\ld_mux|out[4]~42_combout ),
	.datae(!\ld_mux|out[6]~60_combout ),
	.dataf(!\alu|Add8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[6]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[6]~61 .extended_lut = "off";
defparam \ld_mux|out[6]~61 .lut_mask = 64'hFFFC0000FF0C0000;
defparam \ld_mux|out[6]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N57
cyclonev_lcell_comb \ld_mux|out[9]~38 (
// Equation(s):
// \ld_mux|out[9]~38_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & !\ld_mux|out[1]~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datad(!\ld_mux|out[1]~7_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[9]~38 .extended_lut = "off";
defparam \ld_mux|out[9]~38 .lut_mask = 64'hF000F00000000000;
defparam \ld_mux|out[9]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \alu|Add5~13 (
// Equation(s):
// \alu|Add5~13_sumout  = SUM(( !\muxA|Mux12~4_combout  $ (\muxB|Mux12~4_combout ) ) + ( \alu|Add5~11  ) + ( \alu|Add5~10  ))
// \alu|Add5~14  = CARRY(( !\muxA|Mux12~4_combout  $ (\muxB|Mux12~4_combout ) ) + ( \alu|Add5~11  ) + ( \alu|Add5~10  ))
// \alu|Add5~15  = SHARE((\muxA|Mux12~4_combout  & !\muxB|Mux12~4_combout ))

	.dataa(gnd),
	.datab(!\muxA|Mux12~4_combout ),
	.datac(gnd),
	.datad(!\muxB|Mux12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~10 ),
	.sharein(\alu|Add5~11 ),
	.combout(),
	.sumout(\alu|Add5~13_sumout ),
	.cout(\alu|Add5~14 ),
	.shareout(\alu|Add5~15 ));
// synopsys translate_off
defparam \alu|Add5~13 .extended_lut = "off";
defparam \alu|Add5~13 .lut_mask = 64'h000033000000CC33;
defparam \alu|Add5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \alu|Add5~17 (
// Equation(s):
// \alu|Add5~17_sumout  = SUM(( !\muxA|Mux11~4_combout  $ (\muxB|Mux11~4_combout ) ) + ( \alu|Add5~15  ) + ( \alu|Add5~14  ))
// \alu|Add5~18  = CARRY(( !\muxA|Mux11~4_combout  $ (\muxB|Mux11~4_combout ) ) + ( \alu|Add5~15  ) + ( \alu|Add5~14  ))
// \alu|Add5~19  = SHARE((\muxA|Mux11~4_combout  & !\muxB|Mux11~4_combout ))

	.dataa(!\muxA|Mux11~4_combout ),
	.datab(gnd),
	.datac(!\muxB|Mux11~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~14 ),
	.sharein(\alu|Add5~15 ),
	.combout(),
	.sumout(\alu|Add5~17_sumout ),
	.cout(\alu|Add5~18 ),
	.shareout(\alu|Add5~19 ));
// synopsys translate_off
defparam \alu|Add5~17 .extended_lut = "off";
defparam \alu|Add5~17 .lut_mask = 64'h000050500000A5A5;
defparam \alu|Add5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N15
cyclonev_lcell_comb \alu|Add5~21 (
// Equation(s):
// \alu|Add5~21_sumout  = SUM(( !\muxA|Mux10~4_combout  $ (\muxB|Mux10~4_combout ) ) + ( \alu|Add5~19  ) + ( \alu|Add5~18  ))
// \alu|Add5~22  = CARRY(( !\muxA|Mux10~4_combout  $ (\muxB|Mux10~4_combout ) ) + ( \alu|Add5~19  ) + ( \alu|Add5~18  ))
// \alu|Add5~23  = SHARE((\muxA|Mux10~4_combout  & !\muxB|Mux10~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux10~4_combout ),
	.datad(!\muxB|Mux10~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~18 ),
	.sharein(\alu|Add5~19 ),
	.combout(),
	.sumout(\alu|Add5~21_sumout ),
	.cout(\alu|Add5~22 ),
	.shareout(\alu|Add5~23 ));
// synopsys translate_off
defparam \alu|Add5~21 .extended_lut = "off";
defparam \alu|Add5~21 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add5~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \alu|Add5~25 (
// Equation(s):
// \alu|Add5~25_sumout  = SUM(( !\muxA|Mux9~4_combout  $ (\muxB|Mux9~4_combout ) ) + ( \alu|Add5~23  ) + ( \alu|Add5~22  ))
// \alu|Add5~26  = CARRY(( !\muxA|Mux9~4_combout  $ (\muxB|Mux9~4_combout ) ) + ( \alu|Add5~23  ) + ( \alu|Add5~22  ))
// \alu|Add5~27  = SHARE((\muxA|Mux9~4_combout  & !\muxB|Mux9~4_combout ))

	.dataa(gnd),
	.datab(!\muxA|Mux9~4_combout ),
	.datac(gnd),
	.datad(!\muxB|Mux9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~22 ),
	.sharein(\alu|Add5~23 ),
	.combout(),
	.sumout(\alu|Add5~25_sumout ),
	.cout(\alu|Add5~26 ),
	.shareout(\alu|Add5~27 ));
// synopsys translate_off
defparam \alu|Add5~25 .extended_lut = "off";
defparam \alu|Add5~25 .lut_mask = 64'h000033000000CC33;
defparam \alu|Add5~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( \muxA|Mux12~4_combout  ) + ( \muxB|Mux12~4_combout  ) + ( \alu|Add0~10  ))
// \alu|Add0~14  = CARRY(( \muxA|Mux12~4_combout  ) + ( \muxB|Mux12~4_combout  ) + ( \alu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxB|Mux12~4_combout ),
	.datad(!\muxA|Mux12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( \muxA|Mux11~4_combout  ) + ( \muxB|Mux11~4_combout  ) + ( \alu|Add0~14  ))
// \alu|Add0~18  = CARRY(( \muxA|Mux11~4_combout  ) + ( \muxB|Mux11~4_combout  ) + ( \alu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxB|Mux11~4_combout ),
	.datad(!\muxA|Mux11~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N15
cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( \muxA|Mux10~4_combout  ) + ( \muxB|Mux10~4_combout  ) + ( \alu|Add0~18  ))
// \alu|Add0~22  = CARRY(( \muxA|Mux10~4_combout  ) + ( \muxB|Mux10~4_combout  ) + ( \alu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxB|Mux10~4_combout ),
	.datad(!\muxA|Mux10~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( \muxA|Mux9~4_combout  ) + ( \muxB|Mux9~4_combout  ) + ( \alu|Add0~22  ))
// \alu|Add0~26  = CARRY(( \muxA|Mux9~4_combout  ) + ( \muxB|Mux9~4_combout  ) + ( \alu|Add0~22  ))

	.dataa(gnd),
	.datab(!\muxA|Mux9~4_combout ),
	.datac(!\muxB|Mux9~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h0000F0F000003333;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \ld_mux|out[6]~58 (
// Equation(s):
// \ld_mux|out[6]~58_combout  = ( \ld_mux|out[1]~11_combout  & ( (\alu|Add5~25_sumout  & !\ld_mux|out[1]~10_combout ) ) ) # ( !\ld_mux|out[1]~11_combout  & ( (!\ld_mux|out[1]~10_combout  & (\alu|Add0~25_sumout )) # (\ld_mux|out[1]~10_combout  & 
// ((!\muxA|Mux9~4_combout ))) ) )

	.dataa(!\alu|Add5~25_sumout ),
	.datab(!\alu|Add0~25_sumout ),
	.datac(!\muxA|Mux9~4_combout ),
	.datad(!\ld_mux|out[1]~10_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[6]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[6]~58 .extended_lut = "off";
defparam \ld_mux|out[6]~58 .lut_mask = 64'h33F033F055005500;
defparam \ld_mux|out[6]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N15
cyclonev_lcell_comb \ld_mux|out[6]~57 (
// Equation(s):
// \ld_mux|out[6]~57_combout  = ( \ld_mux|out[1]~4_combout  & ( \muxB|Mux9~4_combout  & ( !\ld_mux|out[1]~3_combout  ) ) ) # ( !\ld_mux|out[1]~4_combout  & ( \muxB|Mux9~4_combout  & ( !\muxA|Mux9~4_combout  $ (!\ld_mux|out[1]~3_combout ) ) ) ) # ( 
// \ld_mux|out[1]~4_combout  & ( !\muxB|Mux9~4_combout  & ( (\muxA|Mux9~4_combout  & !\ld_mux|out[1]~3_combout ) ) ) ) # ( !\ld_mux|out[1]~4_combout  & ( !\muxB|Mux9~4_combout  & ( (\muxA|Mux9~4_combout  & \ld_mux|out[1]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\muxA|Mux9~4_combout ),
	.datac(!\ld_mux|out[1]~3_combout ),
	.datad(gnd),
	.datae(!\ld_mux|out[1]~4_combout ),
	.dataf(!\muxB|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[6]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[6]~57 .extended_lut = "off";
defparam \ld_mux|out[6]~57 .lut_mask = 64'h030330303C3CF0F0;
defparam \ld_mux|out[6]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \ld_mux|out[6]~59 (
// Equation(s):
// \ld_mux|out[6]~59_combout  = ( \ld_mux|out[4]~36_combout  & ( \ld_mux|out[6]~57_combout  ) ) # ( !\ld_mux|out[4]~36_combout  & ( \ld_mux|out[6]~57_combout  & ( (\ld_mux|out[9]~38_combout  & \ld_mux|out[6]~58_combout ) ) ) ) # ( \ld_mux|out[4]~36_combout  
// & ( !\ld_mux|out[6]~57_combout  & ( (\ld_mux|out[9]~38_combout  & \ld_mux|out[6]~58_combout ) ) ) ) # ( !\ld_mux|out[4]~36_combout  & ( !\ld_mux|out[6]~57_combout  & ( (\ld_mux|out[9]~38_combout  & \ld_mux|out[6]~58_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ld_mux|out[9]~38_combout ),
	.datac(!\ld_mux|out[6]~58_combout ),
	.datad(gnd),
	.datae(!\ld_mux|out[4]~36_combout ),
	.dataf(!\ld_mux|out[6]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[6]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[6]~59 .extended_lut = "off";
defparam \ld_mux|out[6]~59 .lut_mask = 64'h030303030303FFFF;
defparam \ld_mux|out[6]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N0
cyclonev_lcell_comb \ld_mux|out[6]~62 (
// Equation(s):
// \ld_mux|out[6]~62_combout  = ( \ld_mux|out[6]~59_combout  & ( (!\ld_mux|out[6]~61_combout ) # (\ld_mux|out[4]~40_combout ) ) ) # ( !\ld_mux|out[6]~59_combout  & ( (!\ld_mux|out[6]~61_combout ) # ((\ld_mux|out[6]~56_combout  & 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & \ld_mux|out[4]~40_combout ))) ) )

	.dataa(!\ld_mux|out[6]~56_combout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datac(!\ld_mux|out[4]~40_combout ),
	.datad(!\ld_mux|out[6]~61_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[6]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[6]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[6]~62 .extended_lut = "off";
defparam \ld_mux|out[6]~62 .lut_mask = 64'hFF01FF01FF0FFF0F;
defparam \ld_mux|out[6]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N0
cyclonev_lcell_comb \reg_bank|Inst15|r[6]~feeder (
// Equation(s):
// \reg_bank|Inst15|r[6]~feeder_combout  = ( \ld_mux|out[6]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[6]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst15|r[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst15|r[6]~feeder .extended_lut = "off";
defparam \reg_bank|Inst15|r[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst15|r[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N2
dffeas \reg_bank|Inst15|r[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst15|r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[6] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N36
cyclonev_lcell_comb \muxA|Mux9~3 (
// Equation(s):
// \muxA|Mux9~3_combout  = ( \mainFsm|Selector26~1_combout  & ( \mainFsm|Selector25~1_combout  & ( \reg_bank|Inst12|r [6] ) ) ) # ( !\mainFsm|Selector26~1_combout  & ( \mainFsm|Selector25~1_combout  & ( \reg_bank|Inst13|r [6] ) ) ) # ( 
// \mainFsm|Selector26~1_combout  & ( !\mainFsm|Selector25~1_combout  & ( \reg_bank|Inst14|r [6] ) ) ) # ( !\mainFsm|Selector26~1_combout  & ( !\mainFsm|Selector25~1_combout  & ( \reg_bank|Inst15|r [6] ) ) )

	.dataa(!\reg_bank|Inst15|r [6]),
	.datab(!\reg_bank|Inst12|r [6]),
	.datac(!\reg_bank|Inst14|r [6]),
	.datad(!\reg_bank|Inst13|r [6]),
	.datae(!\mainFsm|Selector26~1_combout ),
	.dataf(!\mainFsm|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux9~3 .extended_lut = "off";
defparam \muxA|Mux9~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \muxA|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N12
cyclonev_lcell_comb \muxA|Mux9~2 (
// Equation(s):
// \muxA|Mux9~2_combout  = ( \reg_bank|Inst10|r [6] & ( \mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst9|r [6]))) # (\mainFsm|Selector26~1_combout  & (\reg_bank|Inst8|r [6])) ) ) ) # ( !\reg_bank|Inst10|r [6] & ( 
// \mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst9|r [6]))) # (\mainFsm|Selector26~1_combout  & (\reg_bank|Inst8|r [6])) ) ) ) # ( \reg_bank|Inst10|r [6] & ( !\mainFsm|Selector25~1_combout  & ( 
// (\mainFsm|Selector26~1_combout ) # (\reg_bank|Inst11|r [6]) ) ) ) # ( !\reg_bank|Inst10|r [6] & ( !\mainFsm|Selector25~1_combout  & ( (\reg_bank|Inst11|r [6] & !\mainFsm|Selector26~1_combout ) ) ) )

	.dataa(!\reg_bank|Inst8|r [6]),
	.datab(!\reg_bank|Inst11|r [6]),
	.datac(!\mainFsm|Selector26~1_combout ),
	.datad(!\reg_bank|Inst9|r [6]),
	.datae(!\reg_bank|Inst10|r [6]),
	.dataf(!\mainFsm|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux9~2 .extended_lut = "off";
defparam \muxA|Mux9~2 .lut_mask = 64'h30303F3F05F505F5;
defparam \muxA|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \muxA|Mux9~0 (
// Equation(s):
// \muxA|Mux9~0_combout  = ( \reg_bank|Inst0|r [6] & ( \mainFsm|Selector26~1_combout  & ( (\mainFsm|Selector25~1_combout ) # (\reg_bank|Inst2|r [6]) ) ) ) # ( !\reg_bank|Inst0|r [6] & ( \mainFsm|Selector26~1_combout  & ( (\reg_bank|Inst2|r [6] & 
// !\mainFsm|Selector25~1_combout ) ) ) ) # ( \reg_bank|Inst0|r [6] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst3|r [6])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst1|r [6]))) ) ) ) # ( 
// !\reg_bank|Inst0|r [6] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst3|r [6])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst1|r [6]))) ) ) )

	.dataa(!\reg_bank|Inst2|r [6]),
	.datab(!\reg_bank|Inst3|r [6]),
	.datac(!\mainFsm|Selector25~1_combout ),
	.datad(!\reg_bank|Inst1|r [6]),
	.datae(!\reg_bank|Inst0|r [6]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux9~0 .extended_lut = "off";
defparam \muxA|Mux9~0 .lut_mask = 64'h303F303F50505F5F;
defparam \muxA|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N21
cyclonev_lcell_comb \muxA|Mux9~1 (
// Equation(s):
// \muxA|Mux9~1_combout  = ( \reg_bank|Inst7|r [6] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst6|r [6])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst4|r [6]))) ) ) ) # ( !\reg_bank|Inst7|r [6] & ( 
// \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst6|r [6])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst4|r [6]))) ) ) ) # ( \reg_bank|Inst7|r [6] & ( !\mainFsm|Selector26~1_combout  & ( 
// (!\mainFsm|Selector25~1_combout ) # (\reg_bank|Inst5|r [6]) ) ) ) # ( !\reg_bank|Inst7|r [6] & ( !\mainFsm|Selector26~1_combout  & ( (\reg_bank|Inst5|r [6] & \mainFsm|Selector25~1_combout ) ) ) )

	.dataa(!\reg_bank|Inst6|r [6]),
	.datab(!\reg_bank|Inst4|r [6]),
	.datac(!\reg_bank|Inst5|r [6]),
	.datad(!\mainFsm|Selector25~1_combout ),
	.datae(!\reg_bank|Inst7|r [6]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux9~1 .extended_lut = "off";
defparam \muxA|Mux9~1 .lut_mask = 64'h000FFF0F55335533;
defparam \muxA|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N0
cyclonev_lcell_comb \muxA|Mux9~4 (
// Equation(s):
// \muxA|Mux9~4_combout  = ( \muxA|Mux9~0_combout  & ( \muxA|Mux9~1_combout  & ( ((!\mainFsm|Selector24~0_combout  & (\muxA|Mux9~3_combout )) # (\mainFsm|Selector24~0_combout  & ((\muxA|Mux9~2_combout )))) # (\mainFsm|Selector23~1_combout ) ) ) ) # ( 
// !\muxA|Mux9~0_combout  & ( \muxA|Mux9~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (((\muxA|Mux9~3_combout )) # (\mainFsm|Selector23~1_combout ))) # (\mainFsm|Selector24~0_combout  & (!\mainFsm|Selector23~1_combout  & ((\muxA|Mux9~2_combout )))) ) ) 
// ) # ( \muxA|Mux9~0_combout  & ( !\muxA|Mux9~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (!\mainFsm|Selector23~1_combout  & (\muxA|Mux9~3_combout ))) # (\mainFsm|Selector24~0_combout  & (((\muxA|Mux9~2_combout )) # (\mainFsm|Selector23~1_combout ))) 
// ) ) ) # ( !\muxA|Mux9~0_combout  & ( !\muxA|Mux9~1_combout  & ( (!\mainFsm|Selector23~1_combout  & ((!\mainFsm|Selector24~0_combout  & (\muxA|Mux9~3_combout )) # (\mainFsm|Selector24~0_combout  & ((\muxA|Mux9~2_combout ))))) ) ) )

	.dataa(!\mainFsm|Selector24~0_combout ),
	.datab(!\mainFsm|Selector23~1_combout ),
	.datac(!\muxA|Mux9~3_combout ),
	.datad(!\muxA|Mux9~2_combout ),
	.datae(!\muxA|Mux9~0_combout ),
	.dataf(!\muxA|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux9~4 .extended_lut = "off";
defparam \muxA|Mux9~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \muxA|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N27
cyclonev_lcell_comb \pc_mux|out[6]~6 (
// Equation(s):
// \pc_mux|out[6]~6_combout  = ( \mainFsm|PC_mux~0_combout  & ( \programcounter|PC_out [6] ) ) # ( !\mainFsm|PC_mux~0_combout  & ( \muxA|Mux9~4_combout  ) )

	.dataa(!\programcounter|PC_out [6]),
	.datab(!\muxA|Mux9~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mainFsm|PC_mux~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[6]~6 .extended_lut = "off";
defparam \pc_mux|out[6]~6 .lut_mask = 64'h3333333355555555;
defparam \pc_mux|out[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \data_b[4]~input (
	.i(data_b[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[4]~input_o ));
// synopsys translate_off
defparam \data_b[4]~input .bus_hold = "false";
defparam \data_b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux11~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[4]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux11~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[4]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux11~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[4]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux11~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[4]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N42
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~portadataout ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \ld_mux|out[4]~44 (
// Equation(s):
// \ld_mux|out[4]~44_combout  = ( \alu|Add3~17_sumout  & ( ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & !\mainFsm|WideOr7~combout )) # (\ld_mux|out[4]~43_combout ) ) ) # ( !\alu|Add3~17_sumout  & ( 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & !\mainFsm|WideOr7~combout ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\ld_mux|out[4]~43_combout ),
	.datad(!\mainFsm|WideOr7~combout ),
	.datae(gnd),
	.dataf(!\alu|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~44 .extended_lut = "off";
defparam \ld_mux|out[4]~44 .lut_mask = 64'h550055005F0F5F0F;
defparam \ld_mux|out[4]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \ld_mux|out[4]~45 (
// Equation(s):
// \ld_mux|out[4]~45_combout  = ( \alu|Add6~17_sumout  & ( (!\ld_mux|out[4]~44_combout  & ((!\ld_mux|out[4]~42_combout ) # ((!\ld_mux|out[4]~41_combout  & !\alu|Add8~17_sumout )))) ) ) # ( !\alu|Add6~17_sumout  & ( (!\ld_mux|out[4]~44_combout  & 
// ((!\ld_mux|out[4]~42_combout ) # ((!\alu|Add8~17_sumout ) # (\ld_mux|out[4]~41_combout )))) ) )

	.dataa(!\ld_mux|out[4]~42_combout ),
	.datab(!\ld_mux|out[4]~41_combout ),
	.datac(!\alu|Add8~17_sumout ),
	.datad(!\ld_mux|out[4]~44_combout ),
	.datae(gnd),
	.dataf(!\alu|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~45 .extended_lut = "off";
defparam \ld_mux|out[4]~45 .lut_mask = 64'hFB00FB00EA00EA00;
defparam \ld_mux|out[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \ld_mux|out[4]~37 (
// Equation(s):
// \ld_mux|out[4]~37_combout  = ( \alu|Add0~17_sumout  & ( \muxA|Mux11~4_combout  & ( (!\ld_mux|out[1]~10_combout  & ((!\ld_mux|out[1]~11_combout ) # (\alu|Add5~17_sumout ))) ) ) ) # ( !\alu|Add0~17_sumout  & ( \muxA|Mux11~4_combout  & ( (\alu|Add5~17_sumout 
//  & (!\ld_mux|out[1]~10_combout  & \ld_mux|out[1]~11_combout )) ) ) ) # ( \alu|Add0~17_sumout  & ( !\muxA|Mux11~4_combout  & ( (!\ld_mux|out[1]~11_combout ) # ((\alu|Add5~17_sumout  & !\ld_mux|out[1]~10_combout )) ) ) ) # ( !\alu|Add0~17_sumout  & ( 
// !\muxA|Mux11~4_combout  & ( (!\ld_mux|out[1]~10_combout  & (\alu|Add5~17_sumout  & \ld_mux|out[1]~11_combout )) # (\ld_mux|out[1]~10_combout  & ((!\ld_mux|out[1]~11_combout ))) ) ) )

	.dataa(!\alu|Add5~17_sumout ),
	.datab(gnd),
	.datac(!\ld_mux|out[1]~10_combout ),
	.datad(!\ld_mux|out[1]~11_combout ),
	.datae(!\alu|Add0~17_sumout ),
	.dataf(!\muxA|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~37 .extended_lut = "off";
defparam \ld_mux|out[4]~37 .lut_mask = 64'h0F50FF500050F050;
defparam \ld_mux|out[4]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \ld_mux|out[4]~35 (
// Equation(s):
// \ld_mux|out[4]~35_combout  = ( \muxB|Mux11~4_combout  & ( !\ld_mux|out[1]~3_combout  $ (((!\muxA|Mux11~4_combout  & !\ld_mux|out[1]~4_combout ))) ) ) # ( !\muxB|Mux11~4_combout  & ( (\muxA|Mux11~4_combout  & (!\ld_mux|out[1]~3_combout  $ 
// (!\ld_mux|out[1]~4_combout ))) ) )

	.dataa(!\ld_mux|out[1]~3_combout ),
	.datab(gnd),
	.datac(!\muxA|Mux11~4_combout ),
	.datad(!\ld_mux|out[1]~4_combout ),
	.datae(gnd),
	.dataf(!\muxB|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~35 .extended_lut = "off";
defparam \ld_mux|out[4]~35 .lut_mask = 64'h050A050A5AAA5AAA;
defparam \ld_mux|out[4]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \ld_mux|out[4]~39 (
// Equation(s):
// \ld_mux|out[4]~39_combout  = ( \ld_mux|out[4]~35_combout  & ( ((\ld_mux|out[4]~37_combout  & \ld_mux|out[9]~38_combout )) # (\ld_mux|out[4]~36_combout ) ) ) # ( !\ld_mux|out[4]~35_combout  & ( (\ld_mux|out[4]~37_combout  & \ld_mux|out[9]~38_combout ) ) )

	.dataa(gnd),
	.datab(!\ld_mux|out[4]~37_combout ),
	.datac(!\ld_mux|out[4]~36_combout ),
	.datad(!\ld_mux|out[9]~38_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[4]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~39 .extended_lut = "off";
defparam \ld_mux|out[4]~39 .lut_mask = 64'h003300330F3F0F3F;
defparam \ld_mux|out[4]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \alu|ShiftLeft0~5 (
// Equation(s):
// \alu|ShiftLeft0~5_combout  = ( \muxB|Mux15~4_combout  & ( \muxB|Mux14~4_combout  & ( \muxA|Mux14~4_combout  ) ) ) # ( !\muxB|Mux15~4_combout  & ( \muxB|Mux14~4_combout  & ( \muxA|Mux13~4_combout  ) ) ) # ( \muxB|Mux15~4_combout  & ( !\muxB|Mux14~4_combout 
//  & ( \muxA|Mux12~4_combout  ) ) ) # ( !\muxB|Mux15~4_combout  & ( !\muxB|Mux14~4_combout  & ( \muxA|Mux11~4_combout  ) ) )

	.dataa(!\muxA|Mux13~4_combout ),
	.datab(!\muxA|Mux14~4_combout ),
	.datac(!\muxA|Mux12~4_combout ),
	.datad(!\muxA|Mux11~4_combout ),
	.datae(!\muxB|Mux15~4_combout ),
	.dataf(!\muxB|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~5 .extended_lut = "off";
defparam \alu|ShiftLeft0~5 .lut_mask = 64'h00FF0F0F55553333;
defparam \alu|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N30
cyclonev_lcell_comb \alu|ShiftRight0~1 (
// Equation(s):
// \alu|ShiftRight0~1_combout  = ( \muxB|Mux15~4_combout  & ( \muxB|Mux14~4_combout  & ( \muxA|Mux4~4_combout  ) ) ) # ( !\muxB|Mux15~4_combout  & ( \muxB|Mux14~4_combout  & ( \muxA|Mux5~4_combout  ) ) ) # ( \muxB|Mux15~4_combout  & ( !\muxB|Mux14~4_combout  
// & ( \muxA|Mux6~4_combout  ) ) ) # ( !\muxB|Mux15~4_combout  & ( !\muxB|Mux14~4_combout  & ( \muxA|Mux7~4_combout  ) ) )

	.dataa(!\muxA|Mux4~4_combout ),
	.datab(!\muxA|Mux7~4_combout ),
	.datac(!\muxA|Mux6~4_combout ),
	.datad(!\muxA|Mux5~4_combout ),
	.datae(!\muxB|Mux15~4_combout ),
	.dataf(!\muxB|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~1 .extended_lut = "off";
defparam \alu|ShiftRight0~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \alu|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \alu|ShiftRight0~3 (
// Equation(s):
// \alu|ShiftRight0~3_combout  = ( \muxA|Mux0~4_combout  & ( \muxA|Mux3~4_combout  & ( (!\muxB|Mux14~4_combout  & (((!\muxB|Mux15~4_combout )) # (\muxA|Mux2~4_combout ))) # (\muxB|Mux14~4_combout  & (((\muxB|Mux15~4_combout ) # (\muxA|Mux1~4_combout )))) ) ) 
// ) # ( !\muxA|Mux0~4_combout  & ( \muxA|Mux3~4_combout  & ( (!\muxB|Mux14~4_combout  & (((!\muxB|Mux15~4_combout )) # (\muxA|Mux2~4_combout ))) # (\muxB|Mux14~4_combout  & (((\muxA|Mux1~4_combout  & !\muxB|Mux15~4_combout )))) ) ) ) # ( 
// \muxA|Mux0~4_combout  & ( !\muxA|Mux3~4_combout  & ( (!\muxB|Mux14~4_combout  & (\muxA|Mux2~4_combout  & ((\muxB|Mux15~4_combout )))) # (\muxB|Mux14~4_combout  & (((\muxB|Mux15~4_combout ) # (\muxA|Mux1~4_combout )))) ) ) ) # ( !\muxA|Mux0~4_combout  & ( 
// !\muxA|Mux3~4_combout  & ( (!\muxB|Mux14~4_combout  & (\muxA|Mux2~4_combout  & ((\muxB|Mux15~4_combout )))) # (\muxB|Mux14~4_combout  & (((\muxA|Mux1~4_combout  & !\muxB|Mux15~4_combout )))) ) ) )

	.dataa(!\muxA|Mux2~4_combout ),
	.datab(!\muxB|Mux14~4_combout ),
	.datac(!\muxA|Mux1~4_combout ),
	.datad(!\muxB|Mux15~4_combout ),
	.datae(!\muxA|Mux0~4_combout ),
	.dataf(!\muxA|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~3 .extended_lut = "off";
defparam \alu|ShiftRight0~3 .lut_mask = 64'h03440377CF44CF77;
defparam \alu|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N48
cyclonev_lcell_comb \alu|ShiftRight0~2 (
// Equation(s):
// \alu|ShiftRight0~2_combout  = ( \muxA|Mux10~4_combout  & ( \muxB|Mux14~4_combout  & ( (!\muxB|Mux15~4_combout  & (\muxA|Mux9~4_combout )) # (\muxB|Mux15~4_combout  & ((\muxA|Mux8~4_combout ))) ) ) ) # ( !\muxA|Mux10~4_combout  & ( \muxB|Mux14~4_combout  & 
// ( (!\muxB|Mux15~4_combout  & (\muxA|Mux9~4_combout )) # (\muxB|Mux15~4_combout  & ((\muxA|Mux8~4_combout ))) ) ) ) # ( \muxA|Mux10~4_combout  & ( !\muxB|Mux14~4_combout  & ( (\muxB|Mux15~4_combout ) # (\muxA|Mux11~4_combout ) ) ) ) # ( 
// !\muxA|Mux10~4_combout  & ( !\muxB|Mux14~4_combout  & ( (\muxA|Mux11~4_combout  & !\muxB|Mux15~4_combout ) ) ) )

	.dataa(!\muxA|Mux9~4_combout ),
	.datab(!\muxA|Mux11~4_combout ),
	.datac(!\muxA|Mux8~4_combout ),
	.datad(!\muxB|Mux15~4_combout ),
	.datae(!\muxA|Mux10~4_combout ),
	.dataf(!\muxB|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~2 .extended_lut = "off";
defparam \alu|ShiftRight0~2 .lut_mask = 64'h330033FF550F550F;
defparam \alu|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \ld_mux|out[4]~33 (
// Equation(s):
// \ld_mux|out[4]~33_combout  = ( \alu|ShiftRight0~2_combout  & ( \alu|Selector15~11_combout  & ( (!\muxB|Mux13~4_combout  & (((!\muxB|Mux12~4_combout ) # (\alu|ShiftRight0~3_combout )))) # (\muxB|Mux13~4_combout  & (\alu|ShiftRight0~1_combout  & 
// ((!\muxB|Mux12~4_combout )))) ) ) ) # ( !\alu|ShiftRight0~2_combout  & ( \alu|Selector15~11_combout  & ( (!\muxB|Mux13~4_combout  & (((\alu|ShiftRight0~3_combout  & \muxB|Mux12~4_combout )))) # (\muxB|Mux13~4_combout  & (\alu|ShiftRight0~1_combout  & 
// ((!\muxB|Mux12~4_combout )))) ) ) )

	.dataa(!\alu|ShiftRight0~1_combout ),
	.datab(!\alu|ShiftRight0~3_combout ),
	.datac(!\muxB|Mux13~4_combout ),
	.datad(!\muxB|Mux12~4_combout ),
	.datae(!\alu|ShiftRight0~2_combout ),
	.dataf(!\alu|Selector15~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~33 .extended_lut = "off";
defparam \ld_mux|out[4]~33 .lut_mask = 64'h000000000530F530;
defparam \ld_mux|out[4]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \alu|ShiftLeft0~0 (
// Equation(s):
// \alu|ShiftLeft0~0_combout  = ( !\muxB|Mux14~4_combout  & ( (\muxA|Mux15~4_combout  & !\muxB|Mux15~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux15~4_combout ),
	.datad(!\muxB|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxB|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~0 .extended_lut = "off";
defparam \alu|ShiftLeft0~0 .lut_mask = 64'h0F000F0000000000;
defparam \alu|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \ld_mux|out[4]~34 (
// Equation(s):
// \ld_mux|out[4]~34_combout  = ( \alu|ShiftLeft0~0_combout  & ( (!\ld_mux|out[4]~31_combout  & ((!\ld_mux|out[4]~32_combout  & ((\ld_mux|out[4]~33_combout ))) # (\ld_mux|out[4]~32_combout  & (\alu|ShiftLeft0~5_combout )))) # (\ld_mux|out[4]~31_combout  & 
// (((!\ld_mux|out[4]~32_combout )))) ) ) # ( !\alu|ShiftLeft0~0_combout  & ( (!\ld_mux|out[4]~31_combout  & ((!\ld_mux|out[4]~32_combout  & ((\ld_mux|out[4]~33_combout ))) # (\ld_mux|out[4]~32_combout  & (\alu|ShiftLeft0~5_combout )))) ) )

	.dataa(!\alu|ShiftLeft0~5_combout ),
	.datab(!\ld_mux|out[4]~31_combout ),
	.datac(!\ld_mux|out[4]~33_combout ),
	.datad(!\ld_mux|out[4]~32_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~34 .extended_lut = "off";
defparam \ld_mux|out[4]~34 .lut_mask = 64'h0C440C443F443F44;
defparam \ld_mux|out[4]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \ld_mux|out[4]~46 (
// Equation(s):
// \ld_mux|out[4]~46_combout  = ( \ld_mux|out[4]~40_combout  & ( (!\ld_mux|out[4]~45_combout ) # (((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & \ld_mux|out[4]~34_combout )) # (\ld_mux|out[4]~39_combout )) ) ) # ( 
// !\ld_mux|out[4]~40_combout  & ( !\ld_mux|out[4]~45_combout  ) )

	.dataa(!\ld_mux|out[4]~45_combout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datac(!\ld_mux|out[4]~39_combout ),
	.datad(!\ld_mux|out[4]~34_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[4]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~46 .extended_lut = "off";
defparam \ld_mux|out[4]~46 .lut_mask = 64'hAAAAAAAAAFBFAFBF;
defparam \ld_mux|out[4]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N5
dffeas \reg_bank|Inst3|r[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[4]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[4] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \muxA|Mux11~0 (
// Equation(s):
// \muxA|Mux11~0_combout  = ( \reg_bank|Inst0|r [4] & ( \mainFsm|Selector26~1_combout  & ( (\reg_bank|Inst2|r [4]) # (\mainFsm|Selector25~1_combout ) ) ) ) # ( !\reg_bank|Inst0|r [4] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & 
// \reg_bank|Inst2|r [4]) ) ) ) # ( \reg_bank|Inst0|r [4] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst3|r [4])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst1|r [4]))) ) ) ) # ( !\reg_bank|Inst0|r [4] & ( 
// !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst3|r [4])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst1|r [4]))) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst3|r [4]),
	.datac(!\reg_bank|Inst2|r [4]),
	.datad(!\reg_bank|Inst1|r [4]),
	.datae(!\reg_bank|Inst0|r [4]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux11~0 .extended_lut = "off";
defparam \muxA|Mux11~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \muxA|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N42
cyclonev_lcell_comb \muxA|Mux11~1 (
// Equation(s):
// \muxA|Mux11~1_combout  = ( \reg_bank|Inst4|r [4] & ( \mainFsm|Selector25~1_combout  & ( (\mainFsm|Selector26~1_combout ) # (\reg_bank|Inst5|r [4]) ) ) ) # ( !\reg_bank|Inst4|r [4] & ( \mainFsm|Selector25~1_combout  & ( (\reg_bank|Inst5|r [4] & 
// !\mainFsm|Selector26~1_combout ) ) ) ) # ( \reg_bank|Inst4|r [4] & ( !\mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst7|r [4]))) # (\mainFsm|Selector26~1_combout  & (\reg_bank|Inst6|r [4])) ) ) ) # ( 
// !\reg_bank|Inst4|r [4] & ( !\mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst7|r [4]))) # (\mainFsm|Selector26~1_combout  & (\reg_bank|Inst6|r [4])) ) ) )

	.dataa(!\reg_bank|Inst5|r [4]),
	.datab(!\mainFsm|Selector26~1_combout ),
	.datac(!\reg_bank|Inst6|r [4]),
	.datad(!\reg_bank|Inst7|r [4]),
	.datae(!\reg_bank|Inst4|r [4]),
	.dataf(!\mainFsm|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux11~1 .extended_lut = "off";
defparam \muxA|Mux11~1 .lut_mask = 64'h03CF03CF44447777;
defparam \muxA|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N0
cyclonev_lcell_comb \muxA|Mux11~3 (
// Equation(s):
// \muxA|Mux11~3_combout  = ( \reg_bank|Inst13|r [4] & ( \reg_bank|Inst14|r [4] & ( (!\mainFsm|Selector25~1_combout  & (((\mainFsm|Selector26~1_combout )) # (\reg_bank|Inst15|r [4]))) # (\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout ) # 
// (\reg_bank|Inst12|r [4])))) ) ) ) # ( !\reg_bank|Inst13|r [4] & ( \reg_bank|Inst14|r [4] & ( (!\mainFsm|Selector25~1_combout  & (((\mainFsm|Selector26~1_combout )) # (\reg_bank|Inst15|r [4]))) # (\mainFsm|Selector25~1_combout  & (((\reg_bank|Inst12|r [4] 
// & \mainFsm|Selector26~1_combout )))) ) ) ) # ( \reg_bank|Inst13|r [4] & ( !\reg_bank|Inst14|r [4] & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst15|r [4] & ((!\mainFsm|Selector26~1_combout )))) # (\mainFsm|Selector25~1_combout  & 
// (((!\mainFsm|Selector26~1_combout ) # (\reg_bank|Inst12|r [4])))) ) ) ) # ( !\reg_bank|Inst13|r [4] & ( !\reg_bank|Inst14|r [4] & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst15|r [4] & ((!\mainFsm|Selector26~1_combout )))) # 
// (\mainFsm|Selector25~1_combout  & (((\reg_bank|Inst12|r [4] & \mainFsm|Selector26~1_combout )))) ) ) )

	.dataa(!\reg_bank|Inst15|r [4]),
	.datab(!\mainFsm|Selector25~1_combout ),
	.datac(!\reg_bank|Inst12|r [4]),
	.datad(!\mainFsm|Selector26~1_combout ),
	.datae(!\reg_bank|Inst13|r [4]),
	.dataf(!\reg_bank|Inst14|r [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux11~3 .extended_lut = "off";
defparam \muxA|Mux11~3 .lut_mask = 64'h4403770344CF77CF;
defparam \muxA|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N18
cyclonev_lcell_comb \muxA|Mux11~2 (
// Equation(s):
// \muxA|Mux11~2_combout  = ( \reg_bank|Inst10|r [4] & ( \mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst9|r [4]))) # (\mainFsm|Selector26~1_combout  & (\reg_bank|Inst8|r [4])) ) ) ) # ( !\reg_bank|Inst10|r [4] & ( 
// \mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst9|r [4]))) # (\mainFsm|Selector26~1_combout  & (\reg_bank|Inst8|r [4])) ) ) ) # ( \reg_bank|Inst10|r [4] & ( !\mainFsm|Selector25~1_combout  & ( (\reg_bank|Inst11|r [4]) 
// # (\mainFsm|Selector26~1_combout ) ) ) ) # ( !\reg_bank|Inst10|r [4] & ( !\mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & \reg_bank|Inst11|r [4]) ) ) )

	.dataa(!\reg_bank|Inst8|r [4]),
	.datab(!\mainFsm|Selector26~1_combout ),
	.datac(!\reg_bank|Inst11|r [4]),
	.datad(!\reg_bank|Inst9|r [4]),
	.datae(!\reg_bank|Inst10|r [4]),
	.dataf(!\mainFsm|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux11~2 .extended_lut = "off";
defparam \muxA|Mux11~2 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \muxA|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N12
cyclonev_lcell_comb \muxA|Mux11~4 (
// Equation(s):
// \muxA|Mux11~4_combout  = ( \mainFsm|Selector23~1_combout  & ( \muxA|Mux11~2_combout  & ( (!\mainFsm|Selector24~0_combout  & ((\muxA|Mux11~1_combout ))) # (\mainFsm|Selector24~0_combout  & (\muxA|Mux11~0_combout )) ) ) ) # ( !\mainFsm|Selector23~1_combout  
// & ( \muxA|Mux11~2_combout  & ( (\mainFsm|Selector24~0_combout ) # (\muxA|Mux11~3_combout ) ) ) ) # ( \mainFsm|Selector23~1_combout  & ( !\muxA|Mux11~2_combout  & ( (!\mainFsm|Selector24~0_combout  & ((\muxA|Mux11~1_combout ))) # 
// (\mainFsm|Selector24~0_combout  & (\muxA|Mux11~0_combout )) ) ) ) # ( !\mainFsm|Selector23~1_combout  & ( !\muxA|Mux11~2_combout  & ( (\muxA|Mux11~3_combout  & !\mainFsm|Selector24~0_combout ) ) ) )

	.dataa(!\muxA|Mux11~0_combout ),
	.datab(!\muxA|Mux11~1_combout ),
	.datac(!\muxA|Mux11~3_combout ),
	.datad(!\mainFsm|Selector24~0_combout ),
	.datae(!\mainFsm|Selector23~1_combout ),
	.dataf(!\muxA|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux11~4 .extended_lut = "off";
defparam \muxA|Mux11~4 .lut_mask = 64'h0F0033550FFF3355;
defparam \muxA|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N30
cyclonev_lcell_comb \pc_mux|out[4]~4 (
// Equation(s):
// \pc_mux|out[4]~4_combout  = ( \muxA|Mux11~4_combout  & ( (!\mainFsm|PC_mux~0_combout ) # (\programcounter|PC_out [4]) ) ) # ( !\muxA|Mux11~4_combout  & ( (\mainFsm|PC_mux~0_combout  & \programcounter|PC_out [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainFsm|PC_mux~0_combout ),
	.datad(!\programcounter|PC_out [4]),
	.datae(gnd),
	.dataf(!\muxA|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[4]~4 .extended_lut = "off";
defparam \pc_mux|out[4]~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \pc_mux|out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \data_b[3]~input (
	.i(data_b[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[3]~input_o ));
// synopsys translate_off
defparam \data_b[3]~input .bus_hold = "false";
defparam \data_b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux12~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[3]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux12~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[3]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux12~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[3]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux12~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[3]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N24
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~portadataout ))))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~portadataout ))))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~portadataout  & ( 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~portadataout ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux12~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[3]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux12~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[3]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux12~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[3]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux12~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[3]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N42
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51~portadataout ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51~portadataout )))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51~portadataout ))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~portadataout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N45
cyclonev_lcell_comb \ld_mux|out[1]~8 (
// Equation(s):
// \ld_mux|out[1]~8_combout  = ( \ld_mux|out[1]~7_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ) # ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ) # (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )))) ) ) # ( !\ld_mux|out[1]~7_combout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  $ (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & (((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[1]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~8 .extended_lut = "off";
defparam \ld_mux|out[1]~8 .lut_mask = 64'h7DBD7DBDFFBDFFBD;
defparam \ld_mux|out[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N54
cyclonev_lcell_comb \ld_mux|out[3]~26 (
// Equation(s):
// \ld_mux|out[3]~26_combout  = ( \ld_mux|out[1]~3_combout  & ( (!\ld_mux|out[1]~4_combout  & (!\muxA|Mux12~4_combout  $ (!\muxB|Mux12~4_combout ))) ) ) # ( !\ld_mux|out[1]~3_combout  & ( (!\ld_mux|out[1]~4_combout  & (\muxA|Mux12~4_combout  & 
// \muxB|Mux12~4_combout )) # (\ld_mux|out[1]~4_combout  & ((\muxB|Mux12~4_combout ) # (\muxA|Mux12~4_combout ))) ) )

	.dataa(!\ld_mux|out[1]~4_combout ),
	.datab(gnd),
	.datac(!\muxA|Mux12~4_combout ),
	.datad(!\muxB|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[3]~26 .extended_lut = "off";
defparam \ld_mux|out[3]~26 .lut_mask = 64'h055F055F0AA00AA0;
defparam \ld_mux|out[3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \alu|ShiftLeft0~4 (
// Equation(s):
// \alu|ShiftLeft0~4_combout  = ( \muxB|Mux15~4_combout  & ( \muxB|Mux14~4_combout  & ( \muxA|Mux15~4_combout  ) ) ) # ( !\muxB|Mux15~4_combout  & ( \muxB|Mux14~4_combout  & ( \muxA|Mux14~4_combout  ) ) ) # ( \muxB|Mux15~4_combout  & ( !\muxB|Mux14~4_combout 
//  & ( \muxA|Mux13~4_combout  ) ) ) # ( !\muxB|Mux15~4_combout  & ( !\muxB|Mux14~4_combout  & ( \muxA|Mux12~4_combout  ) ) )

	.dataa(!\muxA|Mux13~4_combout ),
	.datab(!\muxA|Mux12~4_combout ),
	.datac(!\muxA|Mux15~4_combout ),
	.datad(!\muxA|Mux14~4_combout ),
	.datae(!\muxB|Mux15~4_combout ),
	.dataf(!\muxB|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~4 .extended_lut = "off";
defparam \alu|ShiftLeft0~4 .lut_mask = 64'h3333555500FF0F0F;
defparam \alu|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \alu|Selector15~8 (
// Equation(s):
// \alu|Selector15~8_combout  = ( \alu|Selector15~5_combout  & ( (!\muxB|Mux0~4_combout  & (\alu|Selector15~2_combout  & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & \alu|Selector15~6_combout ))) ) )

	.dataa(!\muxB|Mux0~4_combout ),
	.datab(!\alu|Selector15~2_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\alu|Selector15~6_combout ),
	.datae(gnd),
	.dataf(!\alu|Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~8 .extended_lut = "off";
defparam \alu|Selector15~8 .lut_mask = 64'h0000000000020002;
defparam \alu|Selector15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N18
cyclonev_lcell_comb \ld_mux|out[3]~24 (
// Equation(s):
// \ld_mux|out[3]~24_combout  = ( \muxA|Mux10~4_combout  & ( \muxB|Mux14~4_combout  & ( (!\muxB|Mux15~4_combout ) # (\muxA|Mux9~4_combout ) ) ) ) # ( !\muxA|Mux10~4_combout  & ( \muxB|Mux14~4_combout  & ( (\muxA|Mux9~4_combout  & \muxB|Mux15~4_combout ) ) ) 
// ) # ( \muxA|Mux10~4_combout  & ( !\muxB|Mux14~4_combout  & ( (!\muxB|Mux15~4_combout  & (\muxA|Mux12~4_combout )) # (\muxB|Mux15~4_combout  & ((\muxA|Mux11~4_combout ))) ) ) ) # ( !\muxA|Mux10~4_combout  & ( !\muxB|Mux14~4_combout  & ( 
// (!\muxB|Mux15~4_combout  & (\muxA|Mux12~4_combout )) # (\muxB|Mux15~4_combout  & ((\muxA|Mux11~4_combout ))) ) ) )

	.dataa(!\muxA|Mux12~4_combout ),
	.datab(!\muxA|Mux11~4_combout ),
	.datac(!\muxA|Mux9~4_combout ),
	.datad(!\muxB|Mux15~4_combout ),
	.datae(!\muxA|Mux10~4_combout ),
	.dataf(!\muxB|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[3]~24 .extended_lut = "off";
defparam \ld_mux|out[3]~24 .lut_mask = 64'h55335533000FFF0F;
defparam \ld_mux|out[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \alu|ShiftRight0~13 (
// Equation(s):
// \alu|ShiftRight0~13_combout  = ( !\muxB|Mux14~4_combout  & ( (\muxA|Mux0~4_combout  & !\muxB|Mux15~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux0~4_combout ),
	.datad(!\muxB|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxB|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~13 .extended_lut = "off";
defparam \alu|ShiftRight0~13 .lut_mask = 64'h0F000F0000000000;
defparam \alu|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \ld_mux|out[3]~25 (
// Equation(s):
// \ld_mux|out[3]~25_combout  = ( \alu|ShiftRight0~13_combout  & ( \muxB|Mux13~4_combout  & ( (\muxB|Mux12~4_combout ) # (\alu|ShiftRight0~12_combout ) ) ) ) # ( !\alu|ShiftRight0~13_combout  & ( \muxB|Mux13~4_combout  & ( (\alu|ShiftRight0~12_combout  & 
// !\muxB|Mux12~4_combout ) ) ) ) # ( \alu|ShiftRight0~13_combout  & ( !\muxB|Mux13~4_combout  & ( (!\muxB|Mux12~4_combout  & (\ld_mux|out[3]~24_combout )) # (\muxB|Mux12~4_combout  & ((\alu|ShiftRight0~11_combout ))) ) ) ) # ( !\alu|ShiftRight0~13_combout  
// & ( !\muxB|Mux13~4_combout  & ( (!\muxB|Mux12~4_combout  & (\ld_mux|out[3]~24_combout )) # (\muxB|Mux12~4_combout  & ((\alu|ShiftRight0~11_combout ))) ) ) )

	.dataa(!\ld_mux|out[3]~24_combout ),
	.datab(!\alu|ShiftRight0~11_combout ),
	.datac(!\alu|ShiftRight0~12_combout ),
	.datad(!\muxB|Mux12~4_combout ),
	.datae(!\alu|ShiftRight0~13_combout ),
	.dataf(!\muxB|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[3]~25 .extended_lut = "off";
defparam \ld_mux|out[3]~25 .lut_mask = 64'h553355330F000FFF;
defparam \ld_mux|out[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \ld_mux|out[3]~27 (
// Equation(s):
// \ld_mux|out[3]~27_combout  = ( \alu|Selector15~7_combout  & ( \ld_mux|out[3]~25_combout  & ( (!\alu|Selector15~8_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (\ld_mux|out[3]~26_combout )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ((\alu|ShiftLeft0~4_combout ))))) # (\alu|Selector15~8_combout  & (\ld_mux|out[3]~26_combout )) ) ) ) # ( !\alu|Selector15~7_combout  & ( \ld_mux|out[3]~25_combout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (\ld_mux|out[3]~26_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ((\alu|Selector15~8_combout ))) ) ) ) # ( 
// \alu|Selector15~7_combout  & ( !\ld_mux|out[3]~25_combout  & ( (!\alu|Selector15~8_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (\ld_mux|out[3]~26_combout )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ((\alu|ShiftLeft0~4_combout ))))) # (\alu|Selector15~8_combout  & (\ld_mux|out[3]~26_combout )) ) ) ) # ( !\alu|Selector15~7_combout  & ( !\ld_mux|out[3]~25_combout  & ( 
// (\ld_mux|out[3]~26_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\ld_mux|out[3]~26_combout ),
	.datab(!\alu|ShiftLeft0~4_combout ),
	.datac(!\alu|Selector15~8_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(!\alu|Selector15~7_combout ),
	.dataf(!\ld_mux|out[3]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[3]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[3]~27 .extended_lut = "off";
defparam \ld_mux|out[3]~27 .lut_mask = 64'h55005535550F5535;
defparam \ld_mux|out[3]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \ld_mux|out[3]~28 (
// Equation(s):
// \ld_mux|out[3]~28_combout  = ( \ld_mux|out[1]~10_combout  & ( \alu|Add0~13_sumout  & ( (!\muxA|Mux12~4_combout  & !\ld_mux|out[1]~11_combout ) ) ) ) # ( !\ld_mux|out[1]~10_combout  & ( \alu|Add0~13_sumout  & ( (!\ld_mux|out[1]~11_combout ) # 
// (\alu|Add5~13_sumout ) ) ) ) # ( \ld_mux|out[1]~10_combout  & ( !\alu|Add0~13_sumout  & ( (!\muxA|Mux12~4_combout  & !\ld_mux|out[1]~11_combout ) ) ) ) # ( !\ld_mux|out[1]~10_combout  & ( !\alu|Add0~13_sumout  & ( (\alu|Add5~13_sumout  & 
// \ld_mux|out[1]~11_combout ) ) ) )

	.dataa(!\alu|Add5~13_sumout ),
	.datab(!\muxA|Mux12~4_combout ),
	.datac(!\ld_mux|out[1]~11_combout ),
	.datad(gnd),
	.datae(!\ld_mux|out[1]~10_combout ),
	.dataf(!\alu|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[3]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[3]~28 .extended_lut = "off";
defparam \ld_mux|out[3]~28 .lut_mask = 64'h0505C0C0F5F5C0C0;
defparam \ld_mux|out[3]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \ld_mux|out[3]~29 (
// Equation(s):
// \ld_mux|out[3]~29_combout  = ( \ld_mux|out[3]~28_combout  & ( (!\ld_mux|out[1]~8_combout  & (((\ld_mux|out[1]~9_combout ) # (\alu|Add8~13_sumout )))) # (\ld_mux|out[1]~8_combout  & (\ld_mux|out[3]~27_combout  & ((!\ld_mux|out[1]~9_combout )))) ) ) # ( 
// !\ld_mux|out[3]~28_combout  & ( (!\ld_mux|out[1]~9_combout  & ((!\ld_mux|out[1]~8_combout  & ((\alu|Add8~13_sumout ))) # (\ld_mux|out[1]~8_combout  & (\ld_mux|out[3]~27_combout )))) ) )

	.dataa(!\ld_mux|out[1]~8_combout ),
	.datab(!\ld_mux|out[3]~27_combout ),
	.datac(!\alu|Add8~13_sumout ),
	.datad(!\ld_mux|out[1]~9_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[3]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[3]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[3]~29 .extended_lut = "off";
defparam \ld_mux|out[3]~29 .lut_mask = 64'h1B001B001BAA1BAA;
defparam \ld_mux|out[3]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \ld_mux|out[3]~30 (
// Equation(s):
// \ld_mux|out[3]~30_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( \ld_mux|out[3]~29_combout  & ( (!\ld_mux|out[1]~14_combout ) # ((!\ld_mux|out[1]~15_combout  & (\alu|Add3~13_sumout )) # 
// (\ld_mux|out[1]~15_combout  & ((\alu|Add6~13_sumout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( \ld_mux|out[3]~29_combout  & ( (!\ld_mux|out[1]~14_combout  & (((\ld_mux|out[1]~15_combout )))) # 
// (\ld_mux|out[1]~14_combout  & ((!\ld_mux|out[1]~15_combout  & (\alu|Add3~13_sumout )) # (\ld_mux|out[1]~15_combout  & ((\alu|Add6~13_sumout ))))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( 
// !\ld_mux|out[3]~29_combout  & ( (!\ld_mux|out[1]~14_combout  & (((!\ld_mux|out[1]~15_combout )))) # (\ld_mux|out[1]~14_combout  & ((!\ld_mux|out[1]~15_combout  & (\alu|Add3~13_sumout )) # (\ld_mux|out[1]~15_combout  & ((\alu|Add6~13_sumout ))))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( !\ld_mux|out[3]~29_combout  & ( (\ld_mux|out[1]~14_combout  & ((!\ld_mux|out[1]~15_combout  & (\alu|Add3~13_sumout )) # (\ld_mux|out[1]~15_combout  & ((\alu|Add6~13_sumout 
// ))))) ) ) )

	.dataa(!\alu|Add3~13_sumout ),
	.datab(!\alu|Add6~13_sumout ),
	.datac(!\ld_mux|out[1]~14_combout ),
	.datad(!\ld_mux|out[1]~15_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.dataf(!\ld_mux|out[3]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[3]~30 .extended_lut = "off";
defparam \ld_mux|out[3]~30 .lut_mask = 64'h0503F50305F3F5F3;
defparam \ld_mux|out[3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N51
cyclonev_lcell_comb \reg_bank|Inst9|r[3]~feeder (
// Equation(s):
// \reg_bank|Inst9|r[3]~feeder_combout  = ( \ld_mux|out[3]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst9|r[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst9|r[3]~feeder .extended_lut = "off";
defparam \reg_bank|Inst9|r[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst9|r[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N53
dffeas \reg_bank|Inst9|r[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst9|r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[3] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N24
cyclonev_lcell_comb \muxB|Mux12~1 (
// Equation(s):
// \muxB|Mux12~1_combout  = ( \reg_bank|Inst5|r [3] & ( \mainFsm|Selector27~0_combout  & ( (!\mainFsm|Selector28~0_combout  & (\reg_bank|Inst9|r [3])) # (\mainFsm|Selector28~0_combout  & ((\reg_bank|Inst13|r [3]))) ) ) ) # ( !\reg_bank|Inst5|r [3] & ( 
// \mainFsm|Selector27~0_combout  & ( (!\mainFsm|Selector28~0_combout  & (\reg_bank|Inst9|r [3])) # (\mainFsm|Selector28~0_combout  & ((\reg_bank|Inst13|r [3]))) ) ) ) # ( \reg_bank|Inst5|r [3] & ( !\mainFsm|Selector27~0_combout  & ( 
// (\mainFsm|Selector28~0_combout ) # (\reg_bank|Inst1|r [3]) ) ) ) # ( !\reg_bank|Inst5|r [3] & ( !\mainFsm|Selector27~0_combout  & ( (\reg_bank|Inst1|r [3] & !\mainFsm|Selector28~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst9|r [3]),
	.datab(!\reg_bank|Inst1|r [3]),
	.datac(!\mainFsm|Selector28~0_combout ),
	.datad(!\reg_bank|Inst13|r [3]),
	.datae(!\reg_bank|Inst5|r [3]),
	.dataf(!\mainFsm|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux12~1 .extended_lut = "off";
defparam \muxB|Mux12~1 .lut_mask = 64'h30303F3F505F505F;
defparam \muxB|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N9
cyclonev_lcell_comb \muxB|Mux12~0 (
// Equation(s):
// \muxB|Mux12~0_combout  = ( \reg_bank|Inst4|r [3] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst12|r [3]) ) ) ) # ( !\reg_bank|Inst4|r [3] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst12|r [3] & 
// \mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst4|r [3] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst0|r [3]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst8|r [3])) ) ) ) # ( !\reg_bank|Inst4|r 
// [3] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst0|r [3]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst8|r [3])) ) ) )

	.dataa(!\reg_bank|Inst12|r [3]),
	.datab(!\reg_bank|Inst8|r [3]),
	.datac(!\mainFsm|Selector27~0_combout ),
	.datad(!\reg_bank|Inst0|r [3]),
	.datae(!\reg_bank|Inst4|r [3]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux12~0 .extended_lut = "off";
defparam \muxB|Mux12~0 .lut_mask = 64'h03F303F30505F5F5;
defparam \muxB|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \muxB|Mux12~2 (
// Equation(s):
// \muxB|Mux12~2_combout  = ( \reg_bank|Inst14|r [3] & ( \mainFsm|Selector28~0_combout  & ( (\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst6|r [3]) ) ) ) # ( !\reg_bank|Inst14|r [3] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst6|r [3] & 
// !\mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst14|r [3] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst2|r [3]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst10|r [3])) ) ) ) # ( 
// !\reg_bank|Inst14|r [3] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst2|r [3]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst10|r [3])) ) ) )

	.dataa(!\reg_bank|Inst10|r [3]),
	.datab(!\reg_bank|Inst6|r [3]),
	.datac(!\reg_bank|Inst2|r [3]),
	.datad(!\mainFsm|Selector27~0_combout ),
	.datae(!\reg_bank|Inst14|r [3]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux12~2 .extended_lut = "off";
defparam \muxB|Mux12~2 .lut_mask = 64'h0F550F55330033FF;
defparam \muxB|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N36
cyclonev_lcell_comb \muxB|Mux12~3 (
// Equation(s):
// \muxB|Mux12~3_combout  = ( \mainFsm|Selector28~0_combout  & ( \mainFsm|Selector27~0_combout  & ( \reg_bank|Inst15|r [3] ) ) ) # ( !\mainFsm|Selector28~0_combout  & ( \mainFsm|Selector27~0_combout  & ( \reg_bank|Inst11|r [3] ) ) ) # ( 
// \mainFsm|Selector28~0_combout  & ( !\mainFsm|Selector27~0_combout  & ( \reg_bank|Inst7|r [3] ) ) ) # ( !\mainFsm|Selector28~0_combout  & ( !\mainFsm|Selector27~0_combout  & ( \reg_bank|Inst3|r [3] ) ) )

	.dataa(!\reg_bank|Inst15|r [3]),
	.datab(!\reg_bank|Inst11|r [3]),
	.datac(!\reg_bank|Inst3|r [3]),
	.datad(!\reg_bank|Inst7|r [3]),
	.datae(!\mainFsm|Selector28~0_combout ),
	.dataf(!\mainFsm|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux12~3 .extended_lut = "off";
defparam \muxB|Mux12~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \muxB|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N30
cyclonev_lcell_comb \muxB|Mux12~4 (
// Equation(s):
// \muxB|Mux12~4_combout  = ( \muxB|Mux12~2_combout  & ( \muxB|Mux12~3_combout  & ( ((!\mainFsm|Selector30~0_combout  & ((\muxB|Mux12~0_combout ))) # (\mainFsm|Selector30~0_combout  & (\muxB|Mux12~1_combout ))) # (\mainFsm|Selector29~0_combout ) ) ) ) # ( 
// !\muxB|Mux12~2_combout  & ( \muxB|Mux12~3_combout  & ( (!\mainFsm|Selector29~0_combout  & ((!\mainFsm|Selector30~0_combout  & ((\muxB|Mux12~0_combout ))) # (\mainFsm|Selector30~0_combout  & (\muxB|Mux12~1_combout )))) # (\mainFsm|Selector29~0_combout  & 
// (((\mainFsm|Selector30~0_combout )))) ) ) ) # ( \muxB|Mux12~2_combout  & ( !\muxB|Mux12~3_combout  & ( (!\mainFsm|Selector29~0_combout  & ((!\mainFsm|Selector30~0_combout  & ((\muxB|Mux12~0_combout ))) # (\mainFsm|Selector30~0_combout  & 
// (\muxB|Mux12~1_combout )))) # (\mainFsm|Selector29~0_combout  & (((!\mainFsm|Selector30~0_combout )))) ) ) ) # ( !\muxB|Mux12~2_combout  & ( !\muxB|Mux12~3_combout  & ( (!\mainFsm|Selector29~0_combout  & ((!\mainFsm|Selector30~0_combout  & 
// ((\muxB|Mux12~0_combout ))) # (\mainFsm|Selector30~0_combout  & (\muxB|Mux12~1_combout )))) ) ) )

	.dataa(!\muxB|Mux12~1_combout ),
	.datab(!\mainFsm|Selector29~0_combout ),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\muxB|Mux12~0_combout ),
	.datae(!\muxB|Mux12~2_combout ),
	.dataf(!\muxB|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux12~4 .extended_lut = "off";
defparam \muxB|Mux12~4 .lut_mask = 64'h04C434F407C737F7;
defparam \muxB|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N3
cyclonev_lcell_comb \alu|ShiftLeft0~1 (
// Equation(s):
// \alu|ShiftLeft0~1_combout  = ( !\muxB|Mux13~4_combout  & ( !\muxB|Mux12~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxB|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\muxB|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~1 .extended_lut = "off";
defparam \alu|ShiftLeft0~1 .lut_mask = 64'hFF00FF0000000000;
defparam \alu|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N36
cyclonev_lcell_comb \alu|Selector15~7 (
// Equation(s):
// \alu|Selector15~7_combout  = ( \alu|Selector15~5_combout  & ( \alu|Selector15~6_combout  & ( (\mainFsm|Equal2~0_combout  & (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (\alu|ShiftLeft0~1_combout  & !\muxB|Mux0~4_combout 
// ))) ) ) )

	.dataa(!\mainFsm|Equal2~0_combout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\alu|ShiftLeft0~1_combout ),
	.datad(!\muxB|Mux0~4_combout ),
	.datae(!\alu|Selector15~5_combout ),
	.dataf(!\alu|Selector15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~7 .extended_lut = "off";
defparam \alu|Selector15~7 .lut_mask = 64'h0000000000000400;
defparam \alu|Selector15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N33
cyclonev_lcell_comb \ld_mux|out[2]~17 (
// Equation(s):
// \ld_mux|out[2]~17_combout  = ( \muxA|Mux12~4_combout  & ( \muxB|Mux15~4_combout  & ( (!\muxB|Mux14~4_combout ) # (\muxA|Mux10~4_combout ) ) ) ) # ( !\muxA|Mux12~4_combout  & ( \muxB|Mux15~4_combout  & ( (\muxA|Mux10~4_combout  & \muxB|Mux14~4_combout ) ) 
// ) ) # ( \muxA|Mux12~4_combout  & ( !\muxB|Mux15~4_combout  & ( (!\muxB|Mux14~4_combout  & ((\muxA|Mux13~4_combout ))) # (\muxB|Mux14~4_combout  & (\muxA|Mux11~4_combout )) ) ) ) # ( !\muxA|Mux12~4_combout  & ( !\muxB|Mux15~4_combout  & ( 
// (!\muxB|Mux14~4_combout  & ((\muxA|Mux13~4_combout ))) # (\muxB|Mux14~4_combout  & (\muxA|Mux11~4_combout )) ) ) )

	.dataa(!\muxA|Mux10~4_combout ),
	.datab(!\muxA|Mux11~4_combout ),
	.datac(!\muxA|Mux13~4_combout ),
	.datad(!\muxB|Mux14~4_combout ),
	.datae(!\muxA|Mux12~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[2]~17 .extended_lut = "off";
defparam \ld_mux|out[2]~17 .lut_mask = 64'h0F330F330055FF55;
defparam \ld_mux|out[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \ld_mux|out[2]~18 (
// Equation(s):
// \ld_mux|out[2]~18_combout  = ( \alu|ShiftRight0~9_combout  & ( \ld_mux|out[2]~17_combout  & ( (!\muxB|Mux12~4_combout ) # ((!\muxB|Mux13~4_combout  & (\alu|ShiftRight0~8_combout )) # (\muxB|Mux13~4_combout  & ((\alu|ShiftRight0~10_combout )))) ) ) ) # ( 
// !\alu|ShiftRight0~9_combout  & ( \ld_mux|out[2]~17_combout  & ( (!\muxB|Mux12~4_combout  & (((!\muxB|Mux13~4_combout )))) # (\muxB|Mux12~4_combout  & ((!\muxB|Mux13~4_combout  & (\alu|ShiftRight0~8_combout )) # (\muxB|Mux13~4_combout  & 
// ((\alu|ShiftRight0~10_combout ))))) ) ) ) # ( \alu|ShiftRight0~9_combout  & ( !\ld_mux|out[2]~17_combout  & ( (!\muxB|Mux12~4_combout  & (((\muxB|Mux13~4_combout )))) # (\muxB|Mux12~4_combout  & ((!\muxB|Mux13~4_combout  & (\alu|ShiftRight0~8_combout )) # 
// (\muxB|Mux13~4_combout  & ((\alu|ShiftRight0~10_combout ))))) ) ) ) # ( !\alu|ShiftRight0~9_combout  & ( !\ld_mux|out[2]~17_combout  & ( (\muxB|Mux12~4_combout  & ((!\muxB|Mux13~4_combout  & (\alu|ShiftRight0~8_combout )) # (\muxB|Mux13~4_combout  & 
// ((\alu|ShiftRight0~10_combout ))))) ) ) )

	.dataa(!\muxB|Mux12~4_combout ),
	.datab(!\alu|ShiftRight0~8_combout ),
	.datac(!\muxB|Mux13~4_combout ),
	.datad(!\alu|ShiftRight0~10_combout ),
	.datae(!\alu|ShiftRight0~9_combout ),
	.dataf(!\ld_mux|out[2]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[2]~18 .extended_lut = "off";
defparam \ld_mux|out[2]~18 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \ld_mux|out[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \ld_mux|out[2]~20 (
// Equation(s):
// \ld_mux|out[2]~20_combout  = ( \alu|Selector15~8_combout  & ( \ld_mux|out[2]~18_combout  & ( ((!\alu|Selector15~7_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout )) # (\ld_mux|out[2]~19_combout ) ) ) ) # ( 
// !\alu|Selector15~8_combout  & ( \ld_mux|out[2]~18_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (\ld_mux|out[2]~19_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & 
// (((\alu|ShiftLeft0~3_combout  & \alu|Selector15~7_combout )))) ) ) ) # ( \alu|Selector15~8_combout  & ( !\ld_mux|out[2]~18_combout  & ( (\ld_mux|out[2]~19_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) # 
// (\alu|Selector15~7_combout ))) ) ) ) # ( !\alu|Selector15~8_combout  & ( !\ld_mux|out[2]~18_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (\ld_mux|out[2]~19_combout )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (((\alu|ShiftLeft0~3_combout  & \alu|Selector15~7_combout )))) ) ) )

	.dataa(!\ld_mux|out[2]~19_combout ),
	.datab(!\alu|ShiftLeft0~3_combout ),
	.datac(!\alu|Selector15~7_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(!\alu|Selector15~8_combout ),
	.dataf(!\ld_mux|out[2]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[2]~20 .extended_lut = "off";
defparam \ld_mux|out[2]~20 .lut_mask = 64'h55035505550355F5;
defparam \ld_mux|out[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \ld_mux|out[2]~22 (
// Equation(s):
// \ld_mux|out[2]~22_combout  = ( \ld_mux|out[1]~8_combout  & ( \alu|Add8~9_sumout  & ( (!\ld_mux|out[1]~9_combout  & \ld_mux|out[2]~20_combout ) ) ) ) # ( !\ld_mux|out[1]~8_combout  & ( \alu|Add8~9_sumout  & ( (!\ld_mux|out[1]~9_combout ) # 
// (\ld_mux|out[2]~21_combout ) ) ) ) # ( \ld_mux|out[1]~8_combout  & ( !\alu|Add8~9_sumout  & ( (!\ld_mux|out[1]~9_combout  & \ld_mux|out[2]~20_combout ) ) ) ) # ( !\ld_mux|out[1]~8_combout  & ( !\alu|Add8~9_sumout  & ( (\ld_mux|out[2]~21_combout  & 
// \ld_mux|out[1]~9_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ld_mux|out[2]~21_combout ),
	.datac(!\ld_mux|out[1]~9_combout ),
	.datad(!\ld_mux|out[2]~20_combout ),
	.datae(!\ld_mux|out[1]~8_combout ),
	.dataf(!\alu|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[2]~22 .extended_lut = "off";
defparam \ld_mux|out[2]~22 .lut_mask = 64'h030300F0F3F300F0;
defparam \ld_mux|out[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \ld_mux|out[2]~23 (
// Equation(s):
// \ld_mux|out[2]~23_combout  = ( \ld_mux|out[1]~15_combout  & ( \ld_mux|out[2]~22_combout  & ( (!\ld_mux|out[1]~14_combout ) # (\alu|Add6~9_sumout ) ) ) ) # ( !\ld_mux|out[1]~15_combout  & ( \ld_mux|out[2]~22_combout  & ( (!\ld_mux|out[1]~14_combout  & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ))) # (\ld_mux|out[1]~14_combout  & (\alu|Add3~9_sumout )) ) ) ) # ( \ld_mux|out[1]~15_combout  & ( !\ld_mux|out[2]~22_combout  & ( (\alu|Add6~9_sumout  & \ld_mux|out[1]~14_combout 
// ) ) ) ) # ( !\ld_mux|out[1]~15_combout  & ( !\ld_mux|out[2]~22_combout  & ( (!\ld_mux|out[1]~14_combout  & ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ))) # (\ld_mux|out[1]~14_combout  & (\alu|Add3~9_sumout )) ) ) )

	.dataa(!\alu|Add6~9_sumout ),
	.datab(!\alu|Add3~9_sumout ),
	.datac(!\ld_mux|out[1]~14_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datae(!\ld_mux|out[1]~15_combout ),
	.dataf(!\ld_mux|out[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[2]~23 .extended_lut = "off";
defparam \ld_mux|out[2]~23 .lut_mask = 64'h03F3050503F3F5F5;
defparam \ld_mux|out[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N14
dffeas \reg_bank|Inst15|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[2]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N20
dffeas \reg_bank|Inst14|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N56
dffeas \reg_bank|Inst13|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[2]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N35
dffeas \reg_bank|Inst12|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[2]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \muxA|Mux13~3 (
// Equation(s):
// \muxA|Mux13~3_combout  = ( \reg_bank|Inst13|r [2] & ( \reg_bank|Inst12|r [2] & ( ((!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst15|r [2])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst14|r [2])))) # (\mainFsm|Selector25~1_combout ) ) ) ) # ( 
// !\reg_bank|Inst13|r [2] & ( \reg_bank|Inst12|r [2] & ( (!\mainFsm|Selector26~1_combout  & (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst15|r [2]))) # (\mainFsm|Selector26~1_combout  & (((\reg_bank|Inst14|r [2])) # (\mainFsm|Selector25~1_combout ))) ) 
// ) ) # ( \reg_bank|Inst13|r [2] & ( !\reg_bank|Inst12|r [2] & ( (!\mainFsm|Selector26~1_combout  & (((\reg_bank|Inst15|r [2])) # (\mainFsm|Selector25~1_combout ))) # (\mainFsm|Selector26~1_combout  & (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst14|r 
// [2])))) ) ) ) # ( !\reg_bank|Inst13|r [2] & ( !\reg_bank|Inst12|r [2] & ( (!\mainFsm|Selector25~1_combout  & ((!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst15|r [2])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst14|r [2]))))) ) ) )

	.dataa(!\mainFsm|Selector26~1_combout ),
	.datab(!\mainFsm|Selector25~1_combout ),
	.datac(!\reg_bank|Inst15|r [2]),
	.datad(!\reg_bank|Inst14|r [2]),
	.datae(!\reg_bank|Inst13|r [2]),
	.dataf(!\reg_bank|Inst12|r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux13~3 .extended_lut = "off";
defparam \muxA|Mux13~3 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \muxA|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N27
cyclonev_lcell_comb \reg_bank|Inst6|r[2]~feeder (
// Equation(s):
// \reg_bank|Inst6|r[2]~feeder_combout  = ( \ld_mux|out[2]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[2]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst6|r[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst6|r[2]~feeder .extended_lut = "off";
defparam \reg_bank|Inst6|r[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst6|r[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N29
dffeas \reg_bank|Inst6|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst6|r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N56
dffeas \reg_bank|Inst5|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[2]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N44
dffeas \reg_bank|Inst4|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[2]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N8
dffeas \reg_bank|Inst7|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[2]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \muxA|Mux13~1 (
// Equation(s):
// \muxA|Mux13~1_combout  = ( \reg_bank|Inst4|r [2] & ( \reg_bank|Inst7|r [2] & ( (!\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout )) # (\reg_bank|Inst6|r [2]))) # (\mainFsm|Selector25~1_combout  & (((\reg_bank|Inst5|r [2]) # 
// (\mainFsm|Selector26~1_combout )))) ) ) ) # ( !\reg_bank|Inst4|r [2] & ( \reg_bank|Inst7|r [2] & ( (!\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout )) # (\reg_bank|Inst6|r [2]))) # (\mainFsm|Selector25~1_combout  & 
// (((!\mainFsm|Selector26~1_combout  & \reg_bank|Inst5|r [2])))) ) ) ) # ( \reg_bank|Inst4|r [2] & ( !\reg_bank|Inst7|r [2] & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst6|r [2] & (\mainFsm|Selector26~1_combout ))) # (\mainFsm|Selector25~1_combout  
// & (((\reg_bank|Inst5|r [2]) # (\mainFsm|Selector26~1_combout )))) ) ) ) # ( !\reg_bank|Inst4|r [2] & ( !\reg_bank|Inst7|r [2] & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst6|r [2] & (\mainFsm|Selector26~1_combout ))) # 
// (\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout  & \reg_bank|Inst5|r [2])))) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst6|r [2]),
	.datac(!\mainFsm|Selector26~1_combout ),
	.datad(!\reg_bank|Inst5|r [2]),
	.datae(!\reg_bank|Inst4|r [2]),
	.dataf(!\reg_bank|Inst7|r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux13~1 .extended_lut = "off";
defparam \muxA|Mux13~1 .lut_mask = 64'h02520757A2F2A7F7;
defparam \muxA|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N36
cyclonev_lcell_comb \reg_bank|Inst3|r[2]~feeder (
// Equation(s):
// \reg_bank|Inst3|r[2]~feeder_combout  = ( \ld_mux|out[2]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[2]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst3|r[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst3|r[2]~feeder .extended_lut = "off";
defparam \reg_bank|Inst3|r[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst3|r[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N38
dffeas \reg_bank|Inst3|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst3|r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N59
dffeas \reg_bank|Inst1|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[2]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y10_N44
dffeas \reg_bank|Inst2|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[2]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N38
dffeas \reg_bank|Inst0|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[2]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \muxA|Mux13~0 (
// Equation(s):
// \muxA|Mux13~0_combout  = ( \reg_bank|Inst0|r [2] & ( \mainFsm|Selector26~1_combout  & ( (\reg_bank|Inst2|r [2]) # (\mainFsm|Selector25~1_combout ) ) ) ) # ( !\reg_bank|Inst0|r [2] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & 
// \reg_bank|Inst2|r [2]) ) ) ) # ( \reg_bank|Inst0|r [2] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst3|r [2])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst1|r [2]))) ) ) ) # ( !\reg_bank|Inst0|r [2] & ( 
// !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst3|r [2])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst1|r [2]))) ) ) )

	.dataa(!\reg_bank|Inst3|r [2]),
	.datab(!\reg_bank|Inst1|r [2]),
	.datac(!\mainFsm|Selector25~1_combout ),
	.datad(!\reg_bank|Inst2|r [2]),
	.datae(!\reg_bank|Inst0|r [2]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux13~0 .extended_lut = "off";
defparam \muxA|Mux13~0 .lut_mask = 64'h5353535300F00FFF;
defparam \muxA|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N13
dffeas \reg_bank|Inst11|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[2]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N45
cyclonev_lcell_comb \reg_bank|Inst9|r[2]~feeder (
// Equation(s):
// \reg_bank|Inst9|r[2]~feeder_combout  = ( \ld_mux|out[2]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[2]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst9|r[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst9|r[2]~feeder .extended_lut = "off";
defparam \reg_bank|Inst9|r[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst9|r[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N47
dffeas \reg_bank|Inst9|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst9|r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N49
dffeas \reg_bank|Inst10|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[2]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N8
dffeas \reg_bank|Inst8|r[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[2]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[2] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \muxA|Mux13~2 (
// Equation(s):
// \muxA|Mux13~2_combout  = ( \reg_bank|Inst10|r [2] & ( \reg_bank|Inst8|r [2] & ( ((!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst11|r [2])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst9|r [2])))) # (\mainFsm|Selector26~1_combout ) ) ) ) # ( 
// !\reg_bank|Inst10|r [2] & ( \reg_bank|Inst8|r [2] & ( (!\mainFsm|Selector26~1_combout  & ((!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst11|r [2])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst9|r [2]))))) # (\mainFsm|Selector26~1_combout  & 
// (\mainFsm|Selector25~1_combout )) ) ) ) # ( \reg_bank|Inst10|r [2] & ( !\reg_bank|Inst8|r [2] & ( (!\mainFsm|Selector26~1_combout  & ((!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst11|r [2])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst9|r 
// [2]))))) # (\mainFsm|Selector26~1_combout  & (!\mainFsm|Selector25~1_combout )) ) ) ) # ( !\reg_bank|Inst10|r [2] & ( !\reg_bank|Inst8|r [2] & ( (!\mainFsm|Selector26~1_combout  & ((!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst11|r [2])) # 
// (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst9|r [2]))))) ) ) )

	.dataa(!\mainFsm|Selector26~1_combout ),
	.datab(!\mainFsm|Selector25~1_combout ),
	.datac(!\reg_bank|Inst11|r [2]),
	.datad(!\reg_bank|Inst9|r [2]),
	.datae(!\reg_bank|Inst10|r [2]),
	.dataf(!\reg_bank|Inst8|r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux13~2 .extended_lut = "off";
defparam \muxA|Mux13~2 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \muxA|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \muxA|Mux13~4 (
// Equation(s):
// \muxA|Mux13~4_combout  = ( \muxA|Mux13~0_combout  & ( \muxA|Mux13~2_combout  & ( ((!\mainFsm|Selector23~1_combout  & (\muxA|Mux13~3_combout )) # (\mainFsm|Selector23~1_combout  & ((\muxA|Mux13~1_combout )))) # (\mainFsm|Selector24~0_combout ) ) ) ) # ( 
// !\muxA|Mux13~0_combout  & ( \muxA|Mux13~2_combout  & ( (!\mainFsm|Selector23~1_combout  & (((\mainFsm|Selector24~0_combout )) # (\muxA|Mux13~3_combout ))) # (\mainFsm|Selector23~1_combout  & (((\muxA|Mux13~1_combout  & !\mainFsm|Selector24~0_combout )))) 
// ) ) ) # ( \muxA|Mux13~0_combout  & ( !\muxA|Mux13~2_combout  & ( (!\mainFsm|Selector23~1_combout  & (\muxA|Mux13~3_combout  & ((!\mainFsm|Selector24~0_combout )))) # (\mainFsm|Selector23~1_combout  & (((\mainFsm|Selector24~0_combout ) # 
// (\muxA|Mux13~1_combout )))) ) ) ) # ( !\muxA|Mux13~0_combout  & ( !\muxA|Mux13~2_combout  & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & (\muxA|Mux13~3_combout )) # (\mainFsm|Selector23~1_combout  & ((\muxA|Mux13~1_combout 
// ))))) ) ) )

	.dataa(!\muxA|Mux13~3_combout ),
	.datab(!\muxA|Mux13~1_combout ),
	.datac(!\mainFsm|Selector23~1_combout ),
	.datad(!\mainFsm|Selector24~0_combout ),
	.datae(!\muxA|Mux13~0_combout ),
	.dataf(!\muxA|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux13~4 .extended_lut = "off";
defparam \muxA|Mux13~4 .lut_mask = 64'h5300530F53F053FF;
defparam \muxA|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \pc_mux|out[2]~2 (
// Equation(s):
// \pc_mux|out[2]~2_combout  = ( \mainFsm|PC_mux~0_combout  & ( \programcounter|PC_out [2] ) ) # ( !\mainFsm|PC_mux~0_combout  & ( \muxA|Mux13~4_combout  ) )

	.dataa(!\programcounter|PC_out [2]),
	.datab(!\muxA|Mux13~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mainFsm|PC_mux~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[2]~2 .extended_lut = "off";
defparam \pc_mux|out[2]~2 .lut_mask = 64'h3333333355555555;
defparam \pc_mux|out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \data_b[13]~input (
	.i(data_b[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[13]~input_o ));
// synopsys translate_off
defparam \data_b[13]~input .bus_hold = "false";
defparam \data_b[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux2~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[13]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux2~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[13]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux2~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[13]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux2~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[13]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N36
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux2~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[13]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux2~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[13]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux2~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[13]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux2~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[13]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N39
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~portadataout  & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] 
// & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~portadataout ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N15
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \ld_mux|out[1]~15 (
// Equation(s):
// \ld_mux|out[1]~15_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & ( (\mainFsm|WideOr7~combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ) # 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  $ (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )))) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & ( 
// (\mainFsm|WideOr7~combout  & (((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ) # (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datab(!\mainFsm|WideOr7~combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~15 .extended_lut = "off";
defparam \ld_mux|out[1]~15 .lut_mask = 64'h3331333133213321;
defparam \ld_mux|out[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N39
cyclonev_lcell_comb \ld_mux|out[1]~12 (
// Equation(s):
// \ld_mux|out[1]~12_combout  = ( \muxA|Mux14~4_combout  & ( (!\ld_mux|out[1]~10_combout  & ((!\ld_mux|out[1]~11_combout  & (\alu|Add0~5_sumout )) # (\ld_mux|out[1]~11_combout  & ((\alu|Add5~5_sumout ))))) ) ) # ( !\muxA|Mux14~4_combout  & ( 
// (!\ld_mux|out[1]~11_combout  & (((\ld_mux|out[1]~10_combout )) # (\alu|Add0~5_sumout ))) # (\ld_mux|out[1]~11_combout  & (((\alu|Add5~5_sumout  & !\ld_mux|out[1]~10_combout )))) ) )

	.dataa(!\alu|Add0~5_sumout ),
	.datab(!\alu|Add5~5_sumout ),
	.datac(!\ld_mux|out[1]~11_combout ),
	.datad(!\ld_mux|out[1]~10_combout ),
	.datae(gnd),
	.dataf(!\muxA|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~12 .extended_lut = "off";
defparam \ld_mux|out[1]~12 .lut_mask = 64'h53F053F053005300;
defparam \ld_mux|out[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N3
cyclonev_lcell_comb \alu|ShiftLeft0~2 (
// Equation(s):
// \alu|ShiftLeft0~2_combout  = ( \muxA|Mux15~4_combout  & ( (!\muxB|Mux14~4_combout  & ((\muxB|Mux15~4_combout ) # (\muxA|Mux14~4_combout ))) ) ) # ( !\muxA|Mux15~4_combout  & ( (\muxA|Mux14~4_combout  & (!\muxB|Mux14~4_combout  & !\muxB|Mux15~4_combout )) 
// ) )

	.dataa(!\muxA|Mux14~4_combout ),
	.datab(gnd),
	.datac(!\muxB|Mux14~4_combout ),
	.datad(!\muxB|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxA|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~2 .extended_lut = "off";
defparam \alu|ShiftLeft0~2 .lut_mask = 64'h5000500050F050F0;
defparam \alu|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N0
cyclonev_lcell_comb \ld_mux|out[1]~5 (
// Equation(s):
// \ld_mux|out[1]~5_combout  = ( \ld_mux|out[1]~3_combout  & ( (!\ld_mux|out[1]~4_combout  & (!\muxA|Mux14~4_combout  $ (!\muxB|Mux14~4_combout ))) ) ) # ( !\ld_mux|out[1]~3_combout  & ( (!\muxA|Mux14~4_combout  & (\ld_mux|out[1]~4_combout  & 
// \muxB|Mux14~4_combout )) # (\muxA|Mux14~4_combout  & ((\muxB|Mux14~4_combout ) # (\ld_mux|out[1]~4_combout ))) ) )

	.dataa(!\muxA|Mux14~4_combout ),
	.datab(gnd),
	.datac(!\ld_mux|out[1]~4_combout ),
	.datad(!\muxB|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~5 .extended_lut = "off";
defparam \ld_mux|out[1]~5 .lut_mask = 64'h055F055F50A050A0;
defparam \ld_mux|out[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N24
cyclonev_lcell_comb \ld_mux|out[1]~1 (
// Equation(s):
// \ld_mux|out[1]~1_combout  = ( \muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux11~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux13~4_combout  ) ) ) # ( \muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  
// & ( \muxA|Mux12~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  & ( \muxA|Mux14~4_combout  ) ) )

	.dataa(!\muxA|Mux13~4_combout ),
	.datab(!\muxA|Mux14~4_combout ),
	.datac(!\muxA|Mux12~4_combout ),
	.datad(!\muxA|Mux11~4_combout ),
	.datae(!\muxB|Mux14~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~1 .extended_lut = "off";
defparam \ld_mux|out[1]~1 .lut_mask = 64'h33330F0F555500FF;
defparam \ld_mux|out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N6
cyclonev_lcell_comb \alu|ShiftRight0~5 (
// Equation(s):
// \alu|ShiftRight0~5_combout  = ( \muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux3~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux5~4_combout  ) ) ) # ( \muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  
// & ( \muxA|Mux4~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  & ( \muxA|Mux6~4_combout  ) ) )

	.dataa(!\muxA|Mux4~4_combout ),
	.datab(!\muxA|Mux6~4_combout ),
	.datac(!\muxA|Mux3~4_combout ),
	.datad(!\muxA|Mux5~4_combout ),
	.datae(!\muxB|Mux14~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~5 .extended_lut = "off";
defparam \alu|ShiftRight0~5 .lut_mask = 64'h3333555500FF0F0F;
defparam \alu|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N12
cyclonev_lcell_comb \alu|ShiftRight0~6 (
// Equation(s):
// \alu|ShiftRight0~6_combout  = ( \muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux7~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux9~4_combout  ) ) ) # ( \muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  
// & ( \muxA|Mux8~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  & ( \muxA|Mux10~4_combout  ) ) )

	.dataa(!\muxA|Mux9~4_combout ),
	.datab(!\muxA|Mux10~4_combout ),
	.datac(!\muxA|Mux7~4_combout ),
	.datad(!\muxA|Mux8~4_combout ),
	.datae(!\muxB|Mux14~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~6 .extended_lut = "off";
defparam \alu|ShiftRight0~6 .lut_mask = 64'h333300FF55550F0F;
defparam \alu|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N18
cyclonev_lcell_comb \alu|ShiftRight0~7 (
// Equation(s):
// \alu|ShiftRight0~7_combout  = ( !\muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux1~4_combout  ) ) ) # ( \muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  & ( \muxA|Mux0~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( 
// !\muxB|Mux15~4_combout  & ( \muxA|Mux2~4_combout  ) ) )

	.dataa(!\muxA|Mux1~4_combout ),
	.datab(!\muxA|Mux0~4_combout ),
	.datac(gnd),
	.datad(!\muxA|Mux2~4_combout ),
	.datae(!\muxB|Mux14~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~7 .extended_lut = "off";
defparam \alu|ShiftRight0~7 .lut_mask = 64'h00FF333355550000;
defparam \alu|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N0
cyclonev_lcell_comb \ld_mux|out[1]~2 (
// Equation(s):
// \ld_mux|out[1]~2_combout  = ( \muxB|Mux13~4_combout  & ( \alu|ShiftRight0~7_combout  & ( (\alu|ShiftRight0~6_combout ) # (\muxB|Mux12~4_combout ) ) ) ) # ( !\muxB|Mux13~4_combout  & ( \alu|ShiftRight0~7_combout  & ( (!\muxB|Mux12~4_combout  & 
// (\ld_mux|out[1]~1_combout )) # (\muxB|Mux12~4_combout  & ((\alu|ShiftRight0~5_combout ))) ) ) ) # ( \muxB|Mux13~4_combout  & ( !\alu|ShiftRight0~7_combout  & ( (!\muxB|Mux12~4_combout  & \alu|ShiftRight0~6_combout ) ) ) ) # ( !\muxB|Mux13~4_combout  & ( 
// !\alu|ShiftRight0~7_combout  & ( (!\muxB|Mux12~4_combout  & (\ld_mux|out[1]~1_combout )) # (\muxB|Mux12~4_combout  & ((\alu|ShiftRight0~5_combout ))) ) ) )

	.dataa(!\ld_mux|out[1]~1_combout ),
	.datab(!\alu|ShiftRight0~5_combout ),
	.datac(!\muxB|Mux12~4_combout ),
	.datad(!\alu|ShiftRight0~6_combout ),
	.datae(!\muxB|Mux13~4_combout ),
	.dataf(!\alu|ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~2 .extended_lut = "off";
defparam \ld_mux|out[1]~2 .lut_mask = 64'h535300F053530FFF;
defparam \ld_mux|out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N12
cyclonev_lcell_comb \ld_mux|out[1]~6 (
// Equation(s):
// \ld_mux|out[1]~6_combout  = ( \alu|Selector15~8_combout  & ( \ld_mux|out[1]~2_combout  & ( ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & !\alu|Selector15~7_combout )) # (\ld_mux|out[1]~5_combout ) ) ) ) # ( 
// !\alu|Selector15~8_combout  & ( \ld_mux|out[1]~2_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (((\ld_mux|out[1]~5_combout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & 
// (\alu|ShiftLeft0~2_combout  & ((\alu|Selector15~7_combout )))) ) ) ) # ( \alu|Selector15~8_combout  & ( !\ld_mux|out[1]~2_combout  & ( (\ld_mux|out[1]~5_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) # 
// (\alu|Selector15~7_combout ))) ) ) ) # ( !\alu|Selector15~8_combout  & ( !\ld_mux|out[1]~2_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (((\ld_mux|out[1]~5_combout )))) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (\alu|ShiftLeft0~2_combout  & ((\alu|Selector15~7_combout )))) ) ) )

	.dataa(!\alu|ShiftLeft0~2_combout ),
	.datab(!\ld_mux|out[1]~5_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datad(!\alu|Selector15~7_combout ),
	.datae(!\alu|Selector15~8_combout ),
	.dataf(!\ld_mux|out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~6 .extended_lut = "off";
defparam \ld_mux|out[1]~6 .lut_mask = 64'h3035303330353F33;
defparam \ld_mux|out[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N18
cyclonev_lcell_comb \ld_mux|out[1]~13 (
// Equation(s):
// \ld_mux|out[1]~13_combout  = ( \ld_mux|out[1]~9_combout  & ( \ld_mux|out[1]~6_combout  & ( (\ld_mux|out[1]~12_combout  & !\ld_mux|out[1]~8_combout ) ) ) ) # ( !\ld_mux|out[1]~9_combout  & ( \ld_mux|out[1]~6_combout  & ( (\ld_mux|out[1]~8_combout ) # 
// (\alu|Add8~5_sumout ) ) ) ) # ( \ld_mux|out[1]~9_combout  & ( !\ld_mux|out[1]~6_combout  & ( (\ld_mux|out[1]~12_combout  & !\ld_mux|out[1]~8_combout ) ) ) ) # ( !\ld_mux|out[1]~9_combout  & ( !\ld_mux|out[1]~6_combout  & ( (\alu|Add8~5_sumout  & 
// !\ld_mux|out[1]~8_combout ) ) ) )

	.dataa(!\alu|Add8~5_sumout ),
	.datab(!\ld_mux|out[1]~12_combout ),
	.datac(gnd),
	.datad(!\ld_mux|out[1]~8_combout ),
	.datae(!\ld_mux|out[1]~9_combout ),
	.dataf(!\ld_mux|out[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~13 .extended_lut = "off";
defparam \ld_mux|out[1]~13 .lut_mask = 64'h5500330055FF3300;
defparam \ld_mux|out[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \ld_mux|out[1]~16 (
// Equation(s):
// \ld_mux|out[1]~16_combout  = ( \alu|Add3~5_sumout  & ( \ld_mux|out[1]~13_combout  & ( (!\ld_mux|out[1]~14_combout  & (((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ) # (\ld_mux|out[1]~15_combout )))) # 
// (\ld_mux|out[1]~14_combout  & (((!\ld_mux|out[1]~15_combout )) # (\alu|Add6~5_sumout ))) ) ) ) # ( !\alu|Add3~5_sumout  & ( \ld_mux|out[1]~13_combout  & ( (!\ld_mux|out[1]~14_combout  & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ) # (\ld_mux|out[1]~15_combout )))) # (\ld_mux|out[1]~14_combout  & (\alu|Add6~5_sumout  & (\ld_mux|out[1]~15_combout ))) ) ) ) # ( \alu|Add3~5_sumout  & ( 
// !\ld_mux|out[1]~13_combout  & ( (!\ld_mux|out[1]~14_combout  & (((!\ld_mux|out[1]~15_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout )))) # (\ld_mux|out[1]~14_combout  & (((!\ld_mux|out[1]~15_combout )) # 
// (\alu|Add6~5_sumout ))) ) ) ) # ( !\alu|Add3~5_sumout  & ( !\ld_mux|out[1]~13_combout  & ( (!\ld_mux|out[1]~14_combout  & (((!\ld_mux|out[1]~15_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout )))) # 
// (\ld_mux|out[1]~14_combout  & (\alu|Add6~5_sumout  & (\ld_mux|out[1]~15_combout ))) ) ) )

	.dataa(!\alu|Add6~5_sumout ),
	.datab(!\ld_mux|out[1]~14_combout ),
	.datac(!\ld_mux|out[1]~15_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datae(!\alu|Add3~5_sumout ),
	.dataf(!\ld_mux|out[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~16 .extended_lut = "off";
defparam \ld_mux|out[1]~16 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \ld_mux|out[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N32
dffeas \reg_bank|Inst11|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N2
dffeas \reg_bank|Inst7|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N56
dffeas \reg_bank|Inst15|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N50
dffeas \reg_bank|Inst3|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N54
cyclonev_lcell_comb \muxA|Mux14~3 (
// Equation(s):
// \muxA|Mux14~3_combout  = ( \mainFsm|Selector23~1_combout  & ( \mainFsm|Selector24~0_combout  & ( \reg_bank|Inst3|r [1] ) ) ) # ( !\mainFsm|Selector23~1_combout  & ( \mainFsm|Selector24~0_combout  & ( \reg_bank|Inst11|r [1] ) ) ) # ( 
// \mainFsm|Selector23~1_combout  & ( !\mainFsm|Selector24~0_combout  & ( \reg_bank|Inst7|r [1] ) ) ) # ( !\mainFsm|Selector23~1_combout  & ( !\mainFsm|Selector24~0_combout  & ( \reg_bank|Inst15|r [1] ) ) )

	.dataa(!\reg_bank|Inst11|r [1]),
	.datab(!\reg_bank|Inst7|r [1]),
	.datac(!\reg_bank|Inst15|r [1]),
	.datad(!\reg_bank|Inst3|r [1]),
	.datae(!\mainFsm|Selector23~1_combout ),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux14~3 .extended_lut = "off";
defparam \muxA|Mux14~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \muxA|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N49
dffeas \reg_bank|Inst4|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N14
dffeas \reg_bank|Inst12|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N35
dffeas \reg_bank|Inst8|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N14
dffeas \reg_bank|Inst0|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N12
cyclonev_lcell_comb \muxA|Mux14~0 (
// Equation(s):
// \muxA|Mux14~0_combout  = ( \reg_bank|Inst0|r [1] & ( \mainFsm|Selector23~1_combout  & ( (\mainFsm|Selector24~0_combout ) # (\reg_bank|Inst4|r [1]) ) ) ) # ( !\reg_bank|Inst0|r [1] & ( \mainFsm|Selector23~1_combout  & ( (\reg_bank|Inst4|r [1] & 
// !\mainFsm|Selector24~0_combout ) ) ) ) # ( \reg_bank|Inst0|r [1] & ( !\mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst12|r [1])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst8|r [1]))) ) ) ) # ( 
// !\reg_bank|Inst0|r [1] & ( !\mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst12|r [1])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst8|r [1]))) ) ) )

	.dataa(!\reg_bank|Inst4|r [1]),
	.datab(!\reg_bank|Inst12|r [1]),
	.datac(!\mainFsm|Selector24~0_combout ),
	.datad(!\reg_bank|Inst8|r [1]),
	.datae(!\reg_bank|Inst0|r [1]),
	.dataf(!\mainFsm|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux14~0 .extended_lut = "off";
defparam \muxA|Mux14~0 .lut_mask = 64'h303F303F50505F5F;
defparam \muxA|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N59
dffeas \reg_bank|Inst2|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N31
dffeas \reg_bank|Inst14|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N38
dffeas \reg_bank|Inst6|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N46
dffeas \reg_bank|Inst10|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N45
cyclonev_lcell_comb \muxA|Mux14~2 (
// Equation(s):
// \muxA|Mux14~2_combout  = ( \reg_bank|Inst10|r [1] & ( \mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst6|r [1]))) # (\mainFsm|Selector24~0_combout  & (\reg_bank|Inst2|r [1])) ) ) ) # ( !\reg_bank|Inst10|r [1] & ( 
// \mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst6|r [1]))) # (\mainFsm|Selector24~0_combout  & (\reg_bank|Inst2|r [1])) ) ) ) # ( \reg_bank|Inst10|r [1] & ( !\mainFsm|Selector23~1_combout  & ( 
// (\mainFsm|Selector24~0_combout ) # (\reg_bank|Inst14|r [1]) ) ) ) # ( !\reg_bank|Inst10|r [1] & ( !\mainFsm|Selector23~1_combout  & ( (\reg_bank|Inst14|r [1] & !\mainFsm|Selector24~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst2|r [1]),
	.datab(!\reg_bank|Inst14|r [1]),
	.datac(!\mainFsm|Selector24~0_combout ),
	.datad(!\reg_bank|Inst6|r [1]),
	.datae(!\reg_bank|Inst10|r [1]),
	.dataf(!\mainFsm|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux14~2 .extended_lut = "off";
defparam \muxA|Mux14~2 .lut_mask = 64'h30303F3F05F505F5;
defparam \muxA|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N38
dffeas \reg_bank|Inst5|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N41
dffeas \reg_bank|Inst9|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \reg_bank|Inst13|r[1]~feeder (
// Equation(s):
// \reg_bank|Inst13|r[1]~feeder_combout  = ( \ld_mux|out[1]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst13|r[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst13|r[1]~feeder .extended_lut = "off";
defparam \reg_bank|Inst13|r[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst13|r[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N20
dffeas \reg_bank|Inst13|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst13|r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N20
dffeas \reg_bank|Inst1|r[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[1] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N18
cyclonev_lcell_comb \muxA|Mux14~1 (
// Equation(s):
// \muxA|Mux14~1_combout  = ( \reg_bank|Inst1|r [1] & ( \mainFsm|Selector24~0_combout  & ( (\mainFsm|Selector23~1_combout ) # (\reg_bank|Inst9|r [1]) ) ) ) # ( !\reg_bank|Inst1|r [1] & ( \mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst9|r [1] & 
// !\mainFsm|Selector23~1_combout ) ) ) ) # ( \reg_bank|Inst1|r [1] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst13|r [1]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst5|r [1])) ) ) ) # ( 
// !\reg_bank|Inst1|r [1] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst13|r [1]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst5|r [1])) ) ) )

	.dataa(!\reg_bank|Inst5|r [1]),
	.datab(!\reg_bank|Inst9|r [1]),
	.datac(!\reg_bank|Inst13|r [1]),
	.datad(!\mainFsm|Selector23~1_combout ),
	.datae(!\reg_bank|Inst1|r [1]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux14~1 .extended_lut = "off";
defparam \muxA|Mux14~1 .lut_mask = 64'h0F550F55330033FF;
defparam \muxA|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N6
cyclonev_lcell_comb \muxA|Mux14~4 (
// Equation(s):
// \muxA|Mux14~4_combout  = ( \muxA|Mux14~2_combout  & ( \muxA|Mux14~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (((\muxA|Mux14~3_combout )) # (\mainFsm|Selector25~1_combout ))) # (\mainFsm|Selector26~1_combout  & ((!\mainFsm|Selector25~1_combout ) # 
// ((\muxA|Mux14~0_combout )))) ) ) ) # ( !\muxA|Mux14~2_combout  & ( \muxA|Mux14~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (((\muxA|Mux14~3_combout )) # (\mainFsm|Selector25~1_combout ))) # (\mainFsm|Selector26~1_combout  & 
// (\mainFsm|Selector25~1_combout  & ((\muxA|Mux14~0_combout )))) ) ) ) # ( \muxA|Mux14~2_combout  & ( !\muxA|Mux14~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (!\mainFsm|Selector25~1_combout  & (\muxA|Mux14~3_combout ))) # 
// (\mainFsm|Selector26~1_combout  & ((!\mainFsm|Selector25~1_combout ) # ((\muxA|Mux14~0_combout )))) ) ) ) # ( !\muxA|Mux14~2_combout  & ( !\muxA|Mux14~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (!\mainFsm|Selector25~1_combout  & 
// (\muxA|Mux14~3_combout ))) # (\mainFsm|Selector26~1_combout  & (\mainFsm|Selector25~1_combout  & ((\muxA|Mux14~0_combout )))) ) ) )

	.dataa(!\mainFsm|Selector26~1_combout ),
	.datab(!\mainFsm|Selector25~1_combout ),
	.datac(!\muxA|Mux14~3_combout ),
	.datad(!\muxA|Mux14~0_combout ),
	.datae(!\muxA|Mux14~2_combout ),
	.dataf(!\muxA|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux14~4 .extended_lut = "off";
defparam \muxA|Mux14~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \muxA|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N36
cyclonev_lcell_comb \pc_mux|out[1]~1 (
// Equation(s):
// \pc_mux|out[1]~1_combout  = ( \muxA|Mux14~4_combout  & ( (!\mainFsm|PC_mux~0_combout ) # (\programcounter|PC_out [1]) ) ) # ( !\muxA|Mux14~4_combout  & ( (\programcounter|PC_out [1] & \mainFsm|PC_mux~0_combout ) ) )

	.dataa(gnd),
	.datab(!\programcounter|PC_out [1]),
	.datac(!\mainFsm|PC_mux~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxA|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[1]~1 .extended_lut = "off";
defparam \pc_mux|out[1]~1 .lut_mask = 64'h03030303F3F3F3F3;
defparam \pc_mux|out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \data_b[9]~input (
	.i(data_b[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[9]~input_o ));
// synopsys translate_off
defparam \data_b[9]~input .bus_hold = "false";
defparam \data_b[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux6~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[9]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux6~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[9]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux6~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[9]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux6~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[9]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N30
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89~portadataout  & \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121~portadataout  & ((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [0])))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105~portadataout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121~portadataout 
// )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N27
cyclonev_lcell_comb \mainFsm|Selector25~0 (
// Equation(s):
// \mainFsm|Selector25~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & ( (\mainFsm|state.r2~q  & ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]))) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & ( (\mainFsm|state.r2~q  & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout )) ) )

	.dataa(!\mainFsm|state.r2~q ),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector25~0 .extended_lut = "off";
defparam \mainFsm|Selector25~0 .lut_mask = 64'h0050005005550555;
defparam \mainFsm|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N39
cyclonev_lcell_comb \reg_bank|Inst2|r[13]~0 (
// Equation(s):
// \reg_bank|Inst2|r[13]~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~9_combout ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~9_combout ) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\reset~input_o ) # (\mainFsm|Decoder1~9_combout ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (((\mainFsm|Selector25~0_combout  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout )) # (\reset~input_o )) # (\mainFsm|Decoder1~9_combout ) ) ) )

	.dataa(!\mainFsm|Decoder1~9_combout ),
	.datab(!\mainFsm|Selector25~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst2|r[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst2|r[13]~0 .extended_lut = "off";
defparam \reg_bank|Inst2|r[13]~0 .lut_mask = 64'h7F5F5F5F5F5F5F5F;
defparam \reg_bank|Inst2|r[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N14
dffeas \reg_bank|Inst2|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N38
dffeas \reg_bank|Inst3|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N13
dffeas \reg_bank|Inst0|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \muxA|Mux7~0 (
// Equation(s):
// \muxA|Mux7~0_combout  = ( \reg_bank|Inst0|r [8] & ( \mainFsm|Selector26~1_combout  & ( (\reg_bank|Inst2|r [8]) # (\mainFsm|Selector25~1_combout ) ) ) ) # ( !\reg_bank|Inst0|r [8] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & 
// \reg_bank|Inst2|r [8]) ) ) ) # ( \reg_bank|Inst0|r [8] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst3|r [8]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst1|r [8])) ) ) ) # ( !\reg_bank|Inst0|r [8] & ( 
// !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst3|r [8]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst1|r [8])) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst1|r [8]),
	.datac(!\reg_bank|Inst2|r [8]),
	.datad(!\reg_bank|Inst3|r [8]),
	.datae(!\reg_bank|Inst0|r [8]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux7~0 .extended_lut = "off";
defparam \muxA|Mux7~0 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \muxA|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N42
cyclonev_lcell_comb \reg_bank|Inst7|r[8]~feeder (
// Equation(s):
// \reg_bank|Inst7|r[8]~feeder_combout  = ( \ld_mux|out[8]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[8]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst7|r[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst7|r[8]~feeder .extended_lut = "off";
defparam \reg_bank|Inst7|r[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst7|r[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N44
dffeas \reg_bank|Inst7|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst7|r[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N32
dffeas \reg_bank|Inst6|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N49
dffeas \reg_bank|Inst5|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N50
dffeas \reg_bank|Inst4|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N48
cyclonev_lcell_comb \muxA|Mux7~1 (
// Equation(s):
// \muxA|Mux7~1_combout  = ( \reg_bank|Inst4|r [8] & ( \mainFsm|Selector25~1_combout  & ( (\reg_bank|Inst5|r [8]) # (\mainFsm|Selector26~1_combout ) ) ) ) # ( !\reg_bank|Inst4|r [8] & ( \mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & 
// \reg_bank|Inst5|r [8]) ) ) ) # ( \reg_bank|Inst4|r [8] & ( !\mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst7|r [8])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst6|r [8]))) ) ) ) # ( !\reg_bank|Inst4|r [8] & ( 
// !\mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst7|r [8])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst6|r [8]))) ) ) )

	.dataa(!\mainFsm|Selector26~1_combout ),
	.datab(!\reg_bank|Inst7|r [8]),
	.datac(!\reg_bank|Inst6|r [8]),
	.datad(!\reg_bank|Inst5|r [8]),
	.datae(!\reg_bank|Inst4|r [8]),
	.dataf(!\mainFsm|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux7~1 .extended_lut = "off";
defparam \muxA|Mux7~1 .lut_mask = 64'h2727272700AA55FF;
defparam \muxA|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N14
dffeas \reg_bank|Inst15|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N23
dffeas \reg_bank|Inst14|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[8]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N37
dffeas \reg_bank|Inst13|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N50
dffeas \reg_bank|Inst12|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N36
cyclonev_lcell_comb \muxA|Mux7~3 (
// Equation(s):
// \muxA|Mux7~3_combout  = ( \reg_bank|Inst13|r [8] & ( \reg_bank|Inst12|r [8] & ( ((!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst15|r [8])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst14|r [8])))) # (\mainFsm|Selector25~1_combout ) ) ) ) # ( 
// !\reg_bank|Inst13|r [8] & ( \reg_bank|Inst12|r [8] & ( (!\mainFsm|Selector25~1_combout  & ((!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst15|r [8])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst14|r [8]))))) # (\mainFsm|Selector25~1_combout  & 
// (((\mainFsm|Selector26~1_combout )))) ) ) ) # ( \reg_bank|Inst13|r [8] & ( !\reg_bank|Inst12|r [8] & ( (!\mainFsm|Selector25~1_combout  & ((!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst15|r [8])) # (\mainFsm|Selector26~1_combout  & 
// ((\reg_bank|Inst14|r [8]))))) # (\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout )))) ) ) ) # ( !\reg_bank|Inst13|r [8] & ( !\reg_bank|Inst12|r [8] & ( (!\mainFsm|Selector25~1_combout  & ((!\mainFsm|Selector26~1_combout  & 
// (\reg_bank|Inst15|r [8])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst14|r [8]))))) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst15|r [8]),
	.datac(!\reg_bank|Inst14|r [8]),
	.datad(!\mainFsm|Selector26~1_combout ),
	.datae(!\reg_bank|Inst13|r [8]),
	.dataf(!\reg_bank|Inst12|r [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux7~3 .extended_lut = "off";
defparam \muxA|Mux7~3 .lut_mask = 64'h220A770A225F775F;
defparam \muxA|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N54
cyclonev_lcell_comb \reg_bank|Inst8|r[8]~feeder (
// Equation(s):
// \reg_bank|Inst8|r[8]~feeder_combout  = ( \ld_mux|out[8]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[8]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst8|r[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst8|r[8]~feeder .extended_lut = "off";
defparam \reg_bank|Inst8|r[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst8|r[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N56
dffeas \reg_bank|Inst8|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst8|r[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \reg_bank|Inst11|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N26
dffeas \reg_bank|Inst10|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N24
cyclonev_lcell_comb \muxA|Mux7~2 (
// Equation(s):
// \muxA|Mux7~2_combout  = ( \reg_bank|Inst10|r [8] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout ) # (\reg_bank|Inst8|r [8]) ) ) ) # ( !\reg_bank|Inst10|r [8] & ( \mainFsm|Selector26~1_combout  & ( (\reg_bank|Inst8|r [8] & 
// \mainFsm|Selector25~1_combout ) ) ) ) # ( \reg_bank|Inst10|r [8] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst11|r [8]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst9|r [8])) ) ) ) # ( 
// !\reg_bank|Inst10|r [8] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst11|r [8]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst9|r [8])) ) ) )

	.dataa(!\reg_bank|Inst9|r [8]),
	.datab(!\reg_bank|Inst8|r [8]),
	.datac(!\mainFsm|Selector25~1_combout ),
	.datad(!\reg_bank|Inst11|r [8]),
	.datae(!\reg_bank|Inst10|r [8]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux7~2 .extended_lut = "off";
defparam \muxA|Mux7~2 .lut_mask = 64'h05F505F50303F3F3;
defparam \muxA|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N6
cyclonev_lcell_comb \muxA|Mux7~4 (
// Equation(s):
// \muxA|Mux7~4_combout  = ( \muxA|Mux7~3_combout  & ( \muxA|Mux7~2_combout  & ( (!\mainFsm|Selector23~1_combout ) # ((!\mainFsm|Selector24~0_combout  & ((\muxA|Mux7~1_combout ))) # (\mainFsm|Selector24~0_combout  & (\muxA|Mux7~0_combout ))) ) ) ) # ( 
// !\muxA|Mux7~3_combout  & ( \muxA|Mux7~2_combout  & ( (!\mainFsm|Selector23~1_combout  & (((\mainFsm|Selector24~0_combout )))) # (\mainFsm|Selector23~1_combout  & ((!\mainFsm|Selector24~0_combout  & ((\muxA|Mux7~1_combout ))) # 
// (\mainFsm|Selector24~0_combout  & (\muxA|Mux7~0_combout )))) ) ) ) # ( \muxA|Mux7~3_combout  & ( !\muxA|Mux7~2_combout  & ( (!\mainFsm|Selector23~1_combout  & (((!\mainFsm|Selector24~0_combout )))) # (\mainFsm|Selector23~1_combout  & 
// ((!\mainFsm|Selector24~0_combout  & ((\muxA|Mux7~1_combout ))) # (\mainFsm|Selector24~0_combout  & (\muxA|Mux7~0_combout )))) ) ) ) # ( !\muxA|Mux7~3_combout  & ( !\muxA|Mux7~2_combout  & ( (\mainFsm|Selector23~1_combout  & 
// ((!\mainFsm|Selector24~0_combout  & ((\muxA|Mux7~1_combout ))) # (\mainFsm|Selector24~0_combout  & (\muxA|Mux7~0_combout )))) ) ) )

	.dataa(!\mainFsm|Selector23~1_combout ),
	.datab(!\muxA|Mux7~0_combout ),
	.datac(!\muxA|Mux7~1_combout ),
	.datad(!\mainFsm|Selector24~0_combout ),
	.datae(!\muxA|Mux7~3_combout ),
	.dataf(!\muxA|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux7~4 .extended_lut = "off";
defparam \muxA|Mux7~4 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \muxA|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \data_b[7]~input (
	.i(data_b[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[7]~input_o ));
// synopsys translate_off
defparam \data_b[7]~input .bus_hold = "false";
defparam \data_b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux8~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[7]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux8~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[7]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux8~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[7]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux8~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[7]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N33
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23~portadataout )))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ))) 
// # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N21
cyclonev_lcell_comb \alu|Add8~29 (
// Equation(s):
// \alu|Add8~29_sumout  = SUM(( !\muxA|Mux8~4_combout  $ (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ) ) + ( \alu|Add8~27  ) + ( \alu|Add8~26  ))
// \alu|Add8~30  = CARRY(( !\muxA|Mux8~4_combout  $ (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ) ) + ( \alu|Add8~27  ) + ( \alu|Add8~26  ))
// \alu|Add8~31  = SHARE((\muxA|Mux8~4_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux8~4_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~26 ),
	.sharein(\alu|Add8~27 ),
	.combout(),
	.sumout(\alu|Add8~29_sumout ),
	.cout(\alu|Add8~30 ),
	.shareout(\alu|Add8~31 ));
// synopsys translate_off
defparam \alu|Add8~29 .extended_lut = "off";
defparam \alu|Add8~29 .lut_mask = 64'h00000F000000F00F;
defparam \alu|Add8~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \alu|Add8~33 (
// Equation(s):
// \alu|Add8~33_sumout  = SUM(( !\muxA|Mux7~4_combout  $ (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ))))) ) + ( \alu|Add8~31  ) + ( \alu|Add8~30  ))
// \alu|Add8~34  = CARRY(( !\muxA|Mux7~4_combout  $ (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ))))) ) + ( \alu|Add8~31  ) + ( \alu|Add8~30  ))
// \alu|Add8~35  = SHARE((\muxA|Mux7~4_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ))))))

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\muxA|Mux7~4_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~30 ),
	.sharein(\alu|Add8~31 ),
	.combout(),
	.sumout(\alu|Add8~33_sumout ),
	.cout(\alu|Add8~34 ),
	.shareout(\alu|Add8~35 ));
// synopsys translate_off
defparam \alu|Add8~33 .extended_lut = "off";
defparam \alu|Add8~33 .lut_mask = 64'h000031200000C693;
defparam \alu|Add8~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \alu|Add3~29 (
// Equation(s):
// \alu|Add3~29_sumout  = SUM(( \muxA|Mux8~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) + ( \alu|Add3~26  ))
// \alu|Add3~30  = CARRY(( \muxA|Mux8~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) + ( \alu|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\muxA|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~29_sumout ),
	.cout(\alu|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~29 .extended_lut = "off";
defparam \alu|Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \alu|Add3~33 (
// Equation(s):
// \alu|Add3~33_sumout  = SUM(( \muxA|Mux7~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) + ( \alu|Add3~30  ))
// \alu|Add3~34  = CARRY(( \muxA|Mux7~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) + ( \alu|Add3~30  ))

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\muxA|Mux7~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~33_sumout ),
	.cout(\alu|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~33 .extended_lut = "off";
defparam \alu|Add3~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \alu|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \alu|Selector7~7 (
// Equation(s):
// \alu|Selector7~7_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & ( \alu|Add3~33_sumout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ) # (\alu|Add8~33_sumout ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & ( !\alu|Add3~33_sumout  & ( (\alu|Add8~33_sumout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\alu|Add8~33_sumout ),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.dataf(!\alu|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector7~7 .extended_lut = "off";
defparam \alu|Selector7~7 .lut_mask = 64'h505000005F5F0000;
defparam \alu|Selector7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \alu|Selector15~4 (
// Equation(s):
// \alu|Selector15~4_combout  = (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~4 .extended_lut = "off";
defparam \alu|Selector15~4 .lut_mask = 64'hF000F000F000F000;
defparam \alu|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N39
cyclonev_lcell_comb \alu|ShiftLeft0~9 (
// Equation(s):
// \alu|ShiftLeft0~9_combout  = ( \muxB|Mux15~4_combout  & ( \muxA|Mux9~4_combout  & ( (!\muxB|Mux14~4_combout  & ((\muxA|Mux8~4_combout ))) # (\muxB|Mux14~4_combout  & (\muxA|Mux10~4_combout )) ) ) ) # ( !\muxB|Mux15~4_combout  & ( \muxA|Mux9~4_combout  & ( 
// (\muxB|Mux14~4_combout ) # (\muxA|Mux7~4_combout ) ) ) ) # ( \muxB|Mux15~4_combout  & ( !\muxA|Mux9~4_combout  & ( (!\muxB|Mux14~4_combout  & ((\muxA|Mux8~4_combout ))) # (\muxB|Mux14~4_combout  & (\muxA|Mux10~4_combout )) ) ) ) # ( !\muxB|Mux15~4_combout 
//  & ( !\muxA|Mux9~4_combout  & ( (\muxA|Mux7~4_combout  & !\muxB|Mux14~4_combout ) ) ) )

	.dataa(!\muxA|Mux10~4_combout ),
	.datab(!\muxA|Mux8~4_combout ),
	.datac(!\muxA|Mux7~4_combout ),
	.datad(!\muxB|Mux14~4_combout ),
	.datae(!\muxB|Mux15~4_combout ),
	.dataf(!\muxA|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~9 .extended_lut = "off";
defparam \alu|ShiftLeft0~9 .lut_mask = 64'h0F0033550FFF3355;
defparam \alu|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \alu|Selector7~5 (
// Equation(s):
// \alu|Selector7~5_combout  = ( \alu|ShiftLeft0~5_combout  & ( \alu|ShiftLeft0~9_combout  & ( (\alu|Selector15~4_combout  & ((!\muxB|Mux12~4_combout ) # ((!\muxB|Mux13~4_combout  & \alu|ShiftLeft0~0_combout )))) ) ) ) # ( !\alu|ShiftLeft0~5_combout  & ( 
// \alu|ShiftLeft0~9_combout  & ( (!\muxB|Mux13~4_combout  & (\alu|Selector15~4_combout  & ((!\muxB|Mux12~4_combout ) # (\alu|ShiftLeft0~0_combout )))) ) ) ) # ( \alu|ShiftLeft0~5_combout  & ( !\alu|ShiftLeft0~9_combout  & ( (\alu|Selector15~4_combout  & 
// ((!\muxB|Mux13~4_combout  & (\alu|ShiftLeft0~0_combout  & \muxB|Mux12~4_combout )) # (\muxB|Mux13~4_combout  & ((!\muxB|Mux12~4_combout ))))) ) ) ) # ( !\alu|ShiftLeft0~5_combout  & ( !\alu|ShiftLeft0~9_combout  & ( (!\muxB|Mux13~4_combout  & 
// (\alu|ShiftLeft0~0_combout  & (\alu|Selector15~4_combout  & \muxB|Mux12~4_combout ))) ) ) )

	.dataa(!\muxB|Mux13~4_combout ),
	.datab(!\alu|ShiftLeft0~0_combout ),
	.datac(!\alu|Selector15~4_combout ),
	.datad(!\muxB|Mux12~4_combout ),
	.datae(!\alu|ShiftLeft0~5_combout ),
	.dataf(!\alu|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector7~5 .extended_lut = "off";
defparam \alu|Selector7~5 .lut_mask = 64'h000205020A020F02;
defparam \alu|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \alu|Selector7~4 (
// Equation(s):
// \alu|Selector7~4_combout  = ( \alu|ShiftRight0~3_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (\alu|Selector15~4_combout  & ((\muxB|Mux13~4_combout ) # (\alu|ShiftRight0~1_combout )))) ) ) # ( 
// !\alu|ShiftRight0~3_combout  & ( (\alu|ShiftRight0~1_combout  & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (!\muxB|Mux13~4_combout  & \alu|Selector15~4_combout ))) ) )

	.dataa(!\alu|ShiftRight0~1_combout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\muxB|Mux13~4_combout ),
	.datad(!\alu|Selector15~4_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector7~4 .extended_lut = "off";
defparam \alu|Selector7~4 .lut_mask = 64'h0010001000130013;
defparam \alu|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \alu|Selector15~12 (
// Equation(s):
// \alu|Selector15~12_combout  = ( \alu|Selector15~5_combout  & ( (!\muxB|Mux0~4_combout  & (\mainFsm|Equal2~0_combout  & \alu|Selector15~6_combout )) ) )

	.dataa(gnd),
	.datab(!\muxB|Mux0~4_combout ),
	.datac(!\mainFsm|Equal2~0_combout ),
	.datad(!\alu|Selector15~6_combout ),
	.datae(gnd),
	.dataf(!\alu|Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~12 .extended_lut = "off";
defparam \alu|Selector15~12 .lut_mask = 64'h00000000000C000C;
defparam \alu|Selector15~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \alu|Selector7~6 (
// Equation(s):
// \alu|Selector7~6_combout  = ( \alu|Selector15~12_combout  & ( \alu|Selector15~11_combout  & ( (!\alu|Selector7~5_combout  & (!\muxB|Mux12~4_combout  & (\alu|Selector7~4_combout ))) # (\alu|Selector7~5_combout  & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ) # ((!\muxB|Mux12~4_combout  & \alu|Selector7~4_combout )))) ) ) ) # ( !\alu|Selector15~12_combout  & ( \alu|Selector15~11_combout  & ( (!\muxB|Mux12~4_combout  & 
// \alu|Selector7~4_combout ) ) ) ) # ( \alu|Selector15~12_combout  & ( !\alu|Selector15~11_combout  & ( (\alu|Selector7~5_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\alu|Selector7~5_combout ),
	.datab(!\muxB|Mux12~4_combout ),
	.datac(!\alu|Selector7~4_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\alu|Selector15~12_combout ),
	.dataf(!\alu|Selector15~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector7~6 .extended_lut = "off";
defparam \alu|Selector7~6 .lut_mask = 64'h000055000C0C5D0C;
defparam \alu|Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N21
cyclonev_lcell_comb \alu|Add6~29 (
// Equation(s):
// \alu|Add6~29_sumout  = SUM(( \muxA|Mux8~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) + ( \alu|Add6~26  ))
// \alu|Add6~30  = CARRY(( \muxA|Mux8~4_combout  ) + ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) + ( \alu|Add6~26  ))

	.dataa(!\muxA|Mux8~4_combout ),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~29_sumout ),
	.cout(\alu|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~29 .extended_lut = "off";
defparam \alu|Add6~29 .lut_mask = 64'h0000F0F000005555;
defparam \alu|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \alu|Add6~33 (
// Equation(s):
// \alu|Add6~33_sumout  = SUM(( \muxA|Mux7~4_combout  ) + ( GND ) + ( \alu|Add6~30  ))
// \alu|Add6~34  = CARRY(( \muxA|Mux7~4_combout  ) + ( GND ) + ( \alu|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxA|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~33_sumout ),
	.cout(\alu|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~33 .extended_lut = "off";
defparam \alu|Add6~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \alu|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N21
cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( \muxA|Mux8~4_combout  ) + ( \muxB|Mux8~4_combout  ) + ( \alu|Add0~26  ))
// \alu|Add0~30  = CARRY(( \muxA|Mux8~4_combout  ) + ( \muxB|Mux8~4_combout  ) + ( \alu|Add0~26  ))

	.dataa(!\muxA|Mux8~4_combout ),
	.datab(gnd),
	.datac(!\muxB|Mux8~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000F0F000005555;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( \muxA|Mux7~4_combout  ) + ( \muxB|Mux7~4_combout  ) + ( \alu|Add0~30  ))
// \alu|Add0~34  = CARRY(( \muxA|Mux7~4_combout  ) + ( \muxB|Mux7~4_combout  ) + ( \alu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxB|Mux7~4_combout ),
	.datad(!\muxA|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(\alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N21
cyclonev_lcell_comb \alu|Add5~29 (
// Equation(s):
// \alu|Add5~29_sumout  = SUM(( !\muxA|Mux8~4_combout  $ (\muxB|Mux8~4_combout ) ) + ( \alu|Add5~27  ) + ( \alu|Add5~26  ))
// \alu|Add5~30  = CARRY(( !\muxA|Mux8~4_combout  $ (\muxB|Mux8~4_combout ) ) + ( \alu|Add5~27  ) + ( \alu|Add5~26  ))
// \alu|Add5~31  = SHARE((\muxA|Mux8~4_combout  & !\muxB|Mux8~4_combout ))

	.dataa(!\muxA|Mux8~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxB|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~26 ),
	.sharein(\alu|Add5~27 ),
	.combout(),
	.sumout(\alu|Add5~29_sumout ),
	.cout(\alu|Add5~30 ),
	.shareout(\alu|Add5~31 ));
// synopsys translate_off
defparam \alu|Add5~29 .extended_lut = "off";
defparam \alu|Add5~29 .lut_mask = 64'h000055000000AA55;
defparam \alu|Add5~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \alu|Add5~33 (
// Equation(s):
// \alu|Add5~33_sumout  = SUM(( !\muxB|Mux7~4_combout  $ (\muxA|Mux7~4_combout ) ) + ( \alu|Add5~31  ) + ( \alu|Add5~30  ))
// \alu|Add5~34  = CARRY(( !\muxB|Mux7~4_combout  $ (\muxA|Mux7~4_combout ) ) + ( \alu|Add5~31  ) + ( \alu|Add5~30  ))
// \alu|Add5~35  = SHARE((!\muxB|Mux7~4_combout  & \muxA|Mux7~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxB|Mux7~4_combout ),
	.datad(!\muxA|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~30 ),
	.sharein(\alu|Add5~31 ),
	.combout(),
	.sumout(\alu|Add5~33_sumout ),
	.cout(\alu|Add5~34 ),
	.shareout(\alu|Add5~35 ));
// synopsys translate_off
defparam \alu|Add5~33 .extended_lut = "off";
defparam \alu|Add5~33 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add5~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N51
cyclonev_lcell_comb \alu|Selector7~2 (
// Equation(s):
// \alu|Selector7~2_combout  = ( \alu|Add5~33_sumout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Add5~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector7~2 .extended_lut = "off";
defparam \alu|Selector7~2 .lut_mask = 64'h0000000055005500;
defparam \alu|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N51
cyclonev_lcell_comb \alu|Selector7~1 (
// Equation(s):
// \alu|Selector7~1_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( (!\muxA|Mux7~4_combout  & (\muxB|Mux7~4_combout )) # (\muxA|Mux7~4_combout  & ((!\muxB|Mux7~4_combout ) # 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ))) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( (\muxA|Mux7~4_combout  & (\muxB|Mux7~4_combout  & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout )) ) )

	.dataa(!\muxA|Mux7~4_combout ),
	.datab(!\muxB|Mux7~4_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector7~1 .extended_lut = "off";
defparam \alu|Selector7~1 .lut_mask = 64'h0101010176767676;
defparam \alu|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \alu|Selector7~12 (
// Equation(s):
// \alu|Selector7~12_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (\alu|Selector7~1_combout )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (((\alu|Selector7~2_combout ))))) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (\alu|Add0~33_sumout )) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (((!\muxA|Mux7~4_combout  & (\alu|Selector15~2_combout ))))) ) )

	.dataa(!\alu|Add0~33_sumout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\muxA|Mux7~4_combout ),
	.datad(!\alu|Selector15~2_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.dataf(!\alu|Selector7~2_combout ),
	.datag(!\alu|Selector7~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector7~12 .extended_lut = "on";
defparam \alu|Selector7~12 .lut_mask = 64'h0C0C44743F3F4474;
defparam \alu|Selector7~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \alu|Selector7~3 (
// Equation(s):
// \alu|Selector7~3_combout  = ( \alu|Selector7~12_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ))) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & (\alu|Add6~33_sumout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )) ) ) # ( !\alu|Selector7~12_combout  & ( (\alu|Add6~33_sumout  & 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )) ) )

	.dataa(gnd),
	.datab(!\alu|Add6~33_sumout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Selector7~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector7~3 .extended_lut = "off";
defparam \alu|Selector7~3 .lut_mask = 64'h00030003F003F003;
defparam \alu|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \alu|Selector7~8 (
// Equation(s):
// \alu|Selector7~8_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ( ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & (((\alu|Selector7~3_combout )))) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & (\alu|Add3~33_sumout  & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )))) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ( ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & (((\alu|Selector7~6_combout )))) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & (\alu|Selector7~7_combout ))) ) )

	.dataa(!\alu|Selector7~7_combout ),
	.datab(!\alu|Add3~33_sumout ),
	.datac(!\alu|Selector7~6_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.dataf(!\alu|Selector7~3_combout ),
	.datag(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector7~8 .extended_lut = "on";
defparam \alu|Selector7~8 .lut_mask = 64'h00030F55FF030F55;
defparam \alu|Selector7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \ld_mux|out[8]~71 (
// Equation(s):
// \ld_mux|out[8]~71_combout  = ( \alu|Selector7~8_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ) # (\mainFsm|WideOr7~combout ) ) ) # ( !\alu|Selector7~8_combout  & ( (!\mainFsm|WideOr7~combout  & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ) ) )

	.dataa(!\mainFsm|WideOr7~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Selector7~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[8]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[8]~71 .extended_lut = "off";
defparam \ld_mux|out[8]~71 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \ld_mux|out[8]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N46
dffeas \reg_bank|Inst9|r[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[8]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[8] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \muxB|Mux7~2 (
// Equation(s):
// \muxB|Mux7~2_combout  = ( \reg_bank|Inst11|r [8] & ( \mainFsm|Selector29~0_combout  & ( (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst10|r [8]) ) ) ) # ( !\reg_bank|Inst11|r [8] & ( \mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst10|r [8] & 
// !\mainFsm|Selector30~0_combout ) ) ) ) # ( \reg_bank|Inst11|r [8] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst8|r [8]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst9|r [8])) ) ) ) # ( 
// !\reg_bank|Inst11|r [8] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst8|r [8]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst9|r [8])) ) ) )

	.dataa(!\reg_bank|Inst9|r [8]),
	.datab(!\reg_bank|Inst10|r [8]),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\reg_bank|Inst8|r [8]),
	.datae(!\reg_bank|Inst11|r [8]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux7~2 .extended_lut = "off";
defparam \muxB|Mux7~2 .lut_mask = 64'h05F505F530303F3F;
defparam \muxB|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N48
cyclonev_lcell_comb \muxB|Mux7~1 (
// Equation(s):
// \muxB|Mux7~1_combout  = ( \reg_bank|Inst5|r [8] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst6|r [8]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst7|r [8])) ) ) ) # ( !\reg_bank|Inst5|r [8] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst6|r [8]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst7|r [8])) ) ) ) # ( \reg_bank|Inst5|r [8] & ( !\mainFsm|Selector29~0_combout  & ( 
// (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst4|r [8]) ) ) ) # ( !\reg_bank|Inst5|r [8] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst4|r [8] & !\mainFsm|Selector30~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst4|r [8]),
	.datab(!\reg_bank|Inst7|r [8]),
	.datac(!\reg_bank|Inst6|r [8]),
	.datad(!\mainFsm|Selector30~0_combout ),
	.datae(!\reg_bank|Inst5|r [8]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux7~1 .extended_lut = "off";
defparam \muxB|Mux7~1 .lut_mask = 64'h550055FF0F330F33;
defparam \muxB|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N0
cyclonev_lcell_comb \muxB|Mux7~3 (
// Equation(s):
// \muxB|Mux7~3_combout  = ( \mainFsm|Selector30~0_combout  & ( \mainFsm|Selector29~0_combout  & ( \reg_bank|Inst15|r [8] ) ) ) # ( !\mainFsm|Selector30~0_combout  & ( \mainFsm|Selector29~0_combout  & ( \reg_bank|Inst14|r [8] ) ) ) # ( 
// \mainFsm|Selector30~0_combout  & ( !\mainFsm|Selector29~0_combout  & ( \reg_bank|Inst13|r [8] ) ) ) # ( !\mainFsm|Selector30~0_combout  & ( !\mainFsm|Selector29~0_combout  & ( \reg_bank|Inst12|r [8] ) ) )

	.dataa(!\reg_bank|Inst14|r [8]),
	.datab(!\reg_bank|Inst15|r [8]),
	.datac(!\reg_bank|Inst12|r [8]),
	.datad(!\reg_bank|Inst13|r [8]),
	.datae(!\mainFsm|Selector30~0_combout ),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux7~3 .extended_lut = "off";
defparam \muxB|Mux7~3 .lut_mask = 64'h0F0F00FF55553333;
defparam \muxB|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \muxB|Mux7~0 (
// Equation(s):
// \muxB|Mux7~0_combout  = ( \reg_bank|Inst1|r [8] & ( \mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout ) # (\reg_bank|Inst3|r [8]) ) ) ) # ( !\reg_bank|Inst1|r [8] & ( \mainFsm|Selector30~0_combout  & ( (\mainFsm|Selector29~0_combout  & 
// \reg_bank|Inst3|r [8]) ) ) ) # ( \reg_bank|Inst1|r [8] & ( !\mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & (\reg_bank|Inst0|r [8])) # (\mainFsm|Selector29~0_combout  & ((\reg_bank|Inst2|r [8]))) ) ) ) # ( !\reg_bank|Inst1|r [8] & ( 
// !\mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & (\reg_bank|Inst0|r [8])) # (\mainFsm|Selector29~0_combout  & ((\reg_bank|Inst2|r [8]))) ) ) )

	.dataa(!\reg_bank|Inst0|r [8]),
	.datab(!\reg_bank|Inst2|r [8]),
	.datac(!\mainFsm|Selector29~0_combout ),
	.datad(!\reg_bank|Inst3|r [8]),
	.datae(!\reg_bank|Inst1|r [8]),
	.dataf(!\mainFsm|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux7~0 .extended_lut = "off";
defparam \muxB|Mux7~0 .lut_mask = 64'h53535353000FF0FF;
defparam \muxB|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \muxB|Mux7~4 (
// Equation(s):
// \muxB|Mux7~4_combout  = ( \muxB|Mux7~3_combout  & ( \muxB|Mux7~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (((!\mainFsm|Selector28~0_combout ) # (\muxB|Mux7~1_combout )))) # (\mainFsm|Selector27~0_combout  & (((\mainFsm|Selector28~0_combout )) # 
// (\muxB|Mux7~2_combout ))) ) ) ) # ( !\muxB|Mux7~3_combout  & ( \muxB|Mux7~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (((!\mainFsm|Selector28~0_combout ) # (\muxB|Mux7~1_combout )))) # (\mainFsm|Selector27~0_combout  & (\muxB|Mux7~2_combout  & 
// ((!\mainFsm|Selector28~0_combout )))) ) ) ) # ( \muxB|Mux7~3_combout  & ( !\muxB|Mux7~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (((\muxB|Mux7~1_combout  & \mainFsm|Selector28~0_combout )))) # (\mainFsm|Selector27~0_combout  & 
// (((\mainFsm|Selector28~0_combout )) # (\muxB|Mux7~2_combout ))) ) ) ) # ( !\muxB|Mux7~3_combout  & ( !\muxB|Mux7~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (((\muxB|Mux7~1_combout  & \mainFsm|Selector28~0_combout )))) # 
// (\mainFsm|Selector27~0_combout  & (\muxB|Mux7~2_combout  & ((!\mainFsm|Selector28~0_combout )))) ) ) )

	.dataa(!\muxB|Mux7~2_combout ),
	.datab(!\mainFsm|Selector27~0_combout ),
	.datac(!\muxB|Mux7~1_combout ),
	.datad(!\mainFsm|Selector28~0_combout ),
	.datae(!\muxB|Mux7~3_combout ),
	.dataf(!\muxB|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux7~4 .extended_lut = "off";
defparam \muxB|Mux7~4 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \muxB|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \data_b[8]~input (
	.i(data_b[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[8]~input_o ));
// synopsys translate_off
defparam \data_b[8]~input .bus_hold = "false";
defparam \data_b[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux7~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[8]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux7~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[8]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux7~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[8]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux7~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[8]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~portadataout ))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \mainFsm|Selector26~0 (
// Equation(s):
// \mainFsm|Selector26~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( (\mainFsm|state.r2~q  & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ))) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & (\mainFsm|state.r2~q  & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout )) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\mainFsm|state.r2~q ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector26~0 .extended_lut = "off";
defparam \mainFsm|Selector26~0 .lut_mask = 64'h000500050A0F0A0F;
defparam \mainFsm|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N45
cyclonev_lcell_comb \mainFsm|Selector26~1 (
// Equation(s):
// \mainFsm|Selector26~1_combout  = ( \mainFsm|PC_mux~0_combout  & ( (!\mainFsm|Selector26~0_combout  & ((!\mainFsm|state.jump1~q ) # (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) ) ) # ( !\mainFsm|PC_mux~0_combout  & ( 
// (!\mainFsm|Selector26~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mainFsm|state.jump1~q ),
	.datac(!\mainFsm|Selector26~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\mainFsm|PC_mux~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector26~1 .extended_lut = "off";
defparam \mainFsm|Selector26~1 .lut_mask = 64'hF000F000F0C0F0C0;
defparam \mainFsm|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \muxA|Mux5~2 (
// Equation(s):
// \muxA|Mux5~2_combout  = ( \reg_bank|Inst10|r [10] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout ) # (\reg_bank|Inst8|r [10]) ) ) ) # ( !\reg_bank|Inst10|r [10] & ( \mainFsm|Selector26~1_combout  & ( (\mainFsm|Selector25~1_combout  
// & \reg_bank|Inst8|r [10]) ) ) ) # ( \reg_bank|Inst10|r [10] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst11|r [10]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst9|r [10])) ) ) ) # ( !\reg_bank|Inst10|r 
// [10] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst11|r [10]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst9|r [10])) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst8|r [10]),
	.datac(!\reg_bank|Inst9|r [10]),
	.datad(!\reg_bank|Inst11|r [10]),
	.datae(!\reg_bank|Inst10|r [10]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux5~2 .extended_lut = "off";
defparam \muxA|Mux5~2 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \muxA|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N44
dffeas \reg_bank|Inst6|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[10]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N50
dffeas \reg_bank|Inst7|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[10]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N19
dffeas \reg_bank|Inst5|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[10]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N11
dffeas \reg_bank|Inst4|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[10]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N9
cyclonev_lcell_comb \muxA|Mux5~1 (
// Equation(s):
// \muxA|Mux5~1_combout  = ( \reg_bank|Inst4|r [10] & ( \mainFsm|Selector26~1_combout  & ( (\reg_bank|Inst6|r [10]) # (\mainFsm|Selector25~1_combout ) ) ) ) # ( !\reg_bank|Inst4|r [10] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & 
// \reg_bank|Inst6|r [10]) ) ) ) # ( \reg_bank|Inst4|r [10] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst7|r [10])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst5|r [10]))) ) ) ) # ( !\reg_bank|Inst4|r [10] 
// & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst7|r [10])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst5|r [10]))) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst6|r [10]),
	.datac(!\reg_bank|Inst7|r [10]),
	.datad(!\reg_bank|Inst5|r [10]),
	.datae(!\reg_bank|Inst4|r [10]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux5~1 .extended_lut = "off";
defparam \muxA|Mux5~1 .lut_mask = 64'h0A5F0A5F22227777;
defparam \muxA|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N32
dffeas \reg_bank|Inst3|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[10]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N2
dffeas \reg_bank|Inst0|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[10]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N11
dffeas \reg_bank|Inst2|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[10]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N50
dffeas \reg_bank|Inst1|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[10]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \muxA|Mux5~0 (
// Equation(s):
// \muxA|Mux5~0_combout  = ( \reg_bank|Inst1|r [10] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst2|r [10]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst0|r [10])) ) ) ) # ( !\reg_bank|Inst1|r [10] & ( 
// \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst2|r [10]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst0|r [10])) ) ) ) # ( \reg_bank|Inst1|r [10] & ( !\mainFsm|Selector26~1_combout  & ( (\reg_bank|Inst3|r 
// [10]) # (\mainFsm|Selector25~1_combout ) ) ) ) # ( !\reg_bank|Inst1|r [10] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & \reg_bank|Inst3|r [10]) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst3|r [10]),
	.datac(!\reg_bank|Inst0|r [10]),
	.datad(!\reg_bank|Inst2|r [10]),
	.datae(!\reg_bank|Inst1|r [10]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux5~0 .extended_lut = "off";
defparam \muxA|Mux5~0 .lut_mask = 64'h2222777705AF05AF;
defparam \muxA|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N35
dffeas \reg_bank|Inst15|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[10]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N50
dffeas \reg_bank|Inst14|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[10]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N44
dffeas \reg_bank|Inst13|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[10]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N21
cyclonev_lcell_comb \muxA|Mux5~3 (
// Equation(s):
// \muxA|Mux5~3_combout  = ( \reg_bank|Inst13|r [10] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst14|r [10])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst12|r [10]))) ) ) ) # ( !\reg_bank|Inst13|r [10] & ( 
// \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & (\reg_bank|Inst14|r [10])) # (\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst12|r [10]))) ) ) ) # ( \reg_bank|Inst13|r [10] & ( !\mainFsm|Selector26~1_combout  & ( (\reg_bank|Inst15|r 
// [10]) # (\mainFsm|Selector25~1_combout ) ) ) ) # ( !\reg_bank|Inst13|r [10] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & \reg_bank|Inst15|r [10]) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst15|r [10]),
	.datac(!\reg_bank|Inst14|r [10]),
	.datad(!\reg_bank|Inst12|r [10]),
	.datae(!\reg_bank|Inst13|r [10]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux5~3 .extended_lut = "off";
defparam \muxA|Mux5~3 .lut_mask = 64'h222277770A5F0A5F;
defparam \muxA|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \muxA|Mux5~4 (
// Equation(s):
// \muxA|Mux5~4_combout  = ( \muxA|Mux5~0_combout  & ( \muxA|Mux5~3_combout  & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout ) # ((\muxA|Mux5~1_combout )))) # (\mainFsm|Selector24~0_combout  & (((\muxA|Mux5~2_combout )) # 
// (\mainFsm|Selector23~1_combout ))) ) ) ) # ( !\muxA|Mux5~0_combout  & ( \muxA|Mux5~3_combout  & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout ) # ((\muxA|Mux5~1_combout )))) # (\mainFsm|Selector24~0_combout  & 
// (!\mainFsm|Selector23~1_combout  & (\muxA|Mux5~2_combout ))) ) ) ) # ( \muxA|Mux5~0_combout  & ( !\muxA|Mux5~3_combout  & ( (!\mainFsm|Selector24~0_combout  & (\mainFsm|Selector23~1_combout  & ((\muxA|Mux5~1_combout )))) # (\mainFsm|Selector24~0_combout  
// & (((\muxA|Mux5~2_combout )) # (\mainFsm|Selector23~1_combout ))) ) ) ) # ( !\muxA|Mux5~0_combout  & ( !\muxA|Mux5~3_combout  & ( (!\mainFsm|Selector24~0_combout  & (\mainFsm|Selector23~1_combout  & ((\muxA|Mux5~1_combout )))) # 
// (\mainFsm|Selector24~0_combout  & (!\mainFsm|Selector23~1_combout  & (\muxA|Mux5~2_combout ))) ) ) )

	.dataa(!\mainFsm|Selector24~0_combout ),
	.datab(!\mainFsm|Selector23~1_combout ),
	.datac(!\muxA|Mux5~2_combout ),
	.datad(!\muxA|Mux5~1_combout ),
	.datae(!\muxA|Mux5~0_combout ),
	.dataf(!\muxA|Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux5~4 .extended_lut = "off";
defparam \muxA|Mux5~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \muxA|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N27
cyclonev_lcell_comb \alu|Add6~37 (
// Equation(s):
// \alu|Add6~37_sumout  = SUM(( \muxA|Mux6~4_combout  ) + ( GND ) + ( \alu|Add6~34  ))
// \alu|Add6~38  = CARRY(( \muxA|Mux6~4_combout  ) + ( GND ) + ( \alu|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux6~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~37_sumout ),
	.cout(\alu|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~37 .extended_lut = "off";
defparam \alu|Add6~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \alu|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \alu|Add6~41 (
// Equation(s):
// \alu|Add6~41_sumout  = SUM(( \muxA|Mux5~4_combout  ) + ( GND ) + ( \alu|Add6~38  ))
// \alu|Add6~42  = CARRY(( \muxA|Mux5~4_combout  ) + ( GND ) + ( \alu|Add6~38  ))

	.dataa(gnd),
	.datab(!\muxA|Mux5~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~41_sumout ),
	.cout(\alu|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~41 .extended_lut = "off";
defparam \alu|Add6~41 .lut_mask = 64'h0000FFFF00003333;
defparam \alu|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N33
cyclonev_lcell_comb \alu|Add6~45 (
// Equation(s):
// \alu|Add6~45_sumout  = SUM(( \muxA|Mux4~4_combout  ) + ( GND ) + ( \alu|Add6~42  ))
// \alu|Add6~46  = CARRY(( \muxA|Mux4~4_combout  ) + ( GND ) + ( \alu|Add6~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux4~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~45_sumout ),
	.cout(\alu|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~45 .extended_lut = "off";
defparam \alu|Add6~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \alu|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \alu|Add6~49 (
// Equation(s):
// \alu|Add6~49_sumout  = SUM(( \muxA|Mux3~4_combout  ) + ( GND ) + ( \alu|Add6~46  ))
// \alu|Add6~50  = CARRY(( \muxA|Mux3~4_combout  ) + ( GND ) + ( \alu|Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxA|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~49_sumout ),
	.cout(\alu|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~49 .extended_lut = "off";
defparam \alu|Add6~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \alu|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \alu|Add3~49 (
// Equation(s):
// \alu|Add3~49_sumout  = SUM(( \muxA|Mux3~4_combout  ) + ( GND ) + ( \alu|Add3~46  ))
// \alu|Add3~50  = CARRY(( \muxA|Mux3~4_combout  ) + ( GND ) + ( \alu|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxA|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~49_sumout ),
	.cout(\alu|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~49 .extended_lut = "off";
defparam \alu|Add3~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \alu|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N27
cyclonev_lcell_comb \alu|Add5~37 (
// Equation(s):
// \alu|Add5~37_sumout  = SUM(( !\muxA|Mux6~4_combout  $ (\muxB|Mux6~4_combout ) ) + ( \alu|Add5~35  ) + ( \alu|Add5~34  ))
// \alu|Add5~38  = CARRY(( !\muxA|Mux6~4_combout  $ (\muxB|Mux6~4_combout ) ) + ( \alu|Add5~35  ) + ( \alu|Add5~34  ))
// \alu|Add5~39  = SHARE((\muxA|Mux6~4_combout  & !\muxB|Mux6~4_combout ))

	.dataa(gnd),
	.datab(!\muxA|Mux6~4_combout ),
	.datac(!\muxB|Mux6~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~34 ),
	.sharein(\alu|Add5~35 ),
	.combout(),
	.sumout(\alu|Add5~37_sumout ),
	.cout(\alu|Add5~38 ),
	.shareout(\alu|Add5~39 ));
// synopsys translate_off
defparam \alu|Add5~37 .extended_lut = "off";
defparam \alu|Add5~37 .lut_mask = 64'h000030300000C3C3;
defparam \alu|Add5~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \alu|Add5~41 (
// Equation(s):
// \alu|Add5~41_sumout  = SUM(( !\muxA|Mux5~4_combout  $ (\muxB|Mux5~4_combout ) ) + ( \alu|Add5~39  ) + ( \alu|Add5~38  ))
// \alu|Add5~42  = CARRY(( !\muxA|Mux5~4_combout  $ (\muxB|Mux5~4_combout ) ) + ( \alu|Add5~39  ) + ( \alu|Add5~38  ))
// \alu|Add5~43  = SHARE((\muxA|Mux5~4_combout  & !\muxB|Mux5~4_combout ))

	.dataa(gnd),
	.datab(!\muxA|Mux5~4_combout ),
	.datac(!\muxB|Mux5~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~38 ),
	.sharein(\alu|Add5~39 ),
	.combout(),
	.sumout(\alu|Add5~41_sumout ),
	.cout(\alu|Add5~42 ),
	.shareout(\alu|Add5~43 ));
// synopsys translate_off
defparam \alu|Add5~41 .extended_lut = "off";
defparam \alu|Add5~41 .lut_mask = 64'h000030300000C3C3;
defparam \alu|Add5~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \alu|Add5~45 (
// Equation(s):
// \alu|Add5~45_sumout  = SUM(( !\muxB|Mux4~4_combout  $ (\muxA|Mux4~4_combout ) ) + ( \alu|Add5~43  ) + ( \alu|Add5~42  ))
// \alu|Add5~46  = CARRY(( !\muxB|Mux4~4_combout  $ (\muxA|Mux4~4_combout ) ) + ( \alu|Add5~43  ) + ( \alu|Add5~42  ))
// \alu|Add5~47  = SHARE((!\muxB|Mux4~4_combout  & \muxA|Mux4~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxB|Mux4~4_combout ),
	.datad(!\muxA|Mux4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~42 ),
	.sharein(\alu|Add5~43 ),
	.combout(),
	.sumout(\alu|Add5~45_sumout ),
	.cout(\alu|Add5~46 ),
	.shareout(\alu|Add5~47 ));
// synopsys translate_off
defparam \alu|Add5~45 .extended_lut = "off";
defparam \alu|Add5~45 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add5~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \alu|Add5~49 (
// Equation(s):
// \alu|Add5~49_sumout  = SUM(( !\muxB|Mux3~4_combout  $ (\muxA|Mux3~4_combout ) ) + ( \alu|Add5~47  ) + ( \alu|Add5~46  ))
// \alu|Add5~50  = CARRY(( !\muxB|Mux3~4_combout  $ (\muxA|Mux3~4_combout ) ) + ( \alu|Add5~47  ) + ( \alu|Add5~46  ))
// \alu|Add5~51  = SHARE((!\muxB|Mux3~4_combout  & \muxA|Mux3~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxB|Mux3~4_combout ),
	.datad(!\muxA|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~46 ),
	.sharein(\alu|Add5~47 ),
	.combout(),
	.sumout(\alu|Add5~49_sumout ),
	.cout(\alu|Add5~50 ),
	.shareout(\alu|Add5~51 ));
// synopsys translate_off
defparam \alu|Add5~49 .extended_lut = "off";
defparam \alu|Add5~49 .lut_mask = 64'h000000F00000F00F;
defparam \alu|Add5~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \ld_mux|out[12]~105 (
// Equation(s):
// \ld_mux|out[12]~105_combout  = ( !\ld_mux|out[1]~10_combout  & ( \alu|Add5~49_sumout  & ( (\ld_mux|out[1]~11_combout  & (!\ld_mux|out[1]~8_combout  & \ld_mux|out[1]~9_combout )) ) ) )

	.dataa(!\ld_mux|out[1]~11_combout ),
	.datab(gnd),
	.datac(!\ld_mux|out[1]~8_combout ),
	.datad(!\ld_mux|out[1]~9_combout ),
	.datae(!\ld_mux|out[1]~10_combout ),
	.dataf(!\alu|Add5~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[12]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[12]~105 .extended_lut = "off";
defparam \ld_mux|out[12]~105 .lut_mask = 64'h0000000000500000;
defparam \ld_mux|out[12]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N9
cyclonev_lcell_comb \ld_mux|out[12]~103 (
// Equation(s):
// \ld_mux|out[12]~103_combout  = ( \muxB|Mux3~4_combout  & ( \ld_mux|out[1]~3_combout  & ( (!\ld_mux|out[1]~4_combout  & !\muxA|Mux3~4_combout ) ) ) ) # ( !\muxB|Mux3~4_combout  & ( \ld_mux|out[1]~3_combout  & ( (!\ld_mux|out[1]~4_combout  & 
// \muxA|Mux3~4_combout ) ) ) ) # ( \muxB|Mux3~4_combout  & ( !\ld_mux|out[1]~3_combout  & ( (\muxA|Mux3~4_combout ) # (\ld_mux|out[1]~4_combout ) ) ) ) # ( !\muxB|Mux3~4_combout  & ( !\ld_mux|out[1]~3_combout  & ( (\ld_mux|out[1]~4_combout  & 
// \muxA|Mux3~4_combout ) ) ) )

	.dataa(!\ld_mux|out[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxA|Mux3~4_combout ),
	.datae(!\muxB|Mux3~4_combout ),
	.dataf(!\ld_mux|out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[12]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[12]~103 .extended_lut = "off";
defparam \ld_mux|out[12]~103 .lut_mask = 64'h005555FF00AAAA00;
defparam \ld_mux|out[12]~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \ld_mux|out[12]~104 (
// Equation(s):
// \ld_mux|out[12]~104_combout  = ( \alu|ShiftRight0~3_combout  & ( ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ((!\alu|Selector15~12_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout 
// )))) # (\ld_mux|out[12]~103_combout ) ) ) # ( !\alu|ShiftRight0~3_combout  & ( (\ld_mux|out[12]~103_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) # 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & \alu|Selector15~12_combout )))) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\ld_mux|out[12]~103_combout ),
	.datad(!\alu|Selector15~12_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[12]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[12]~104 .extended_lut = "off";
defparam \ld_mux|out[12]~104 .lut_mask = 64'h0A0E0A0E5F1F5F1F;
defparam \ld_mux|out[12]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
cyclonev_lcell_comb \ld_mux|out[1]~98 (
// Equation(s):
// \ld_mux|out[1]~98_combout  = ( !\ld_mux|out[1]~9_combout  & ( \ld_mux|out[1]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ld_mux|out[1]~8_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[1]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~98 .extended_lut = "off";
defparam \ld_mux|out[1]~98 .lut_mask = 64'h00FF00FF00000000;
defparam \ld_mux|out[1]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N57
cyclonev_lcell_comb \ld_mux|out[12]~99 (
// Equation(s):
// \ld_mux|out[12]~99_combout  = ( \alu|ShiftLeft0~1_combout  & ( (!\alu|Selector15~8_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Selector15~8_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[12]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[12]~99 .extended_lut = "off";
defparam \ld_mux|out[12]~99 .lut_mask = 64'h00FF00FF00F000F0;
defparam \ld_mux|out[12]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \ld_mux|out[12]~100 (
// Equation(s):
// \ld_mux|out[12]~100_combout  = ( \muxA|Mux6~4_combout  & ( \muxB|Mux14~4_combout  & ( (\muxA|Mux5~4_combout ) # (\muxB|Mux15~4_combout ) ) ) ) # ( !\muxA|Mux6~4_combout  & ( \muxB|Mux14~4_combout  & ( (!\muxB|Mux15~4_combout  & \muxA|Mux5~4_combout ) ) ) 
// ) # ( \muxA|Mux6~4_combout  & ( !\muxB|Mux14~4_combout  & ( (!\muxB|Mux15~4_combout  & ((\muxA|Mux3~4_combout ))) # (\muxB|Mux15~4_combout  & (\muxA|Mux4~4_combout )) ) ) ) # ( !\muxA|Mux6~4_combout  & ( !\muxB|Mux14~4_combout  & ( (!\muxB|Mux15~4_combout 
//  & ((\muxA|Mux3~4_combout ))) # (\muxB|Mux15~4_combout  & (\muxA|Mux4~4_combout )) ) ) )

	.dataa(!\muxA|Mux4~4_combout ),
	.datab(!\muxA|Mux3~4_combout ),
	.datac(!\muxB|Mux15~4_combout ),
	.datad(!\muxA|Mux5~4_combout ),
	.datae(!\muxA|Mux6~4_combout ),
	.dataf(!\muxB|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[12]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[12]~100 .extended_lut = "off";
defparam \ld_mux|out[12]~100 .lut_mask = 64'h3535353500F00FFF;
defparam \ld_mux|out[12]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N45
cyclonev_lcell_comb \ld_mux|out[12]~101 (
// Equation(s):
// \ld_mux|out[12]~101_combout  = ( \alu|ShiftLeft0~5_combout  & ( \alu|ShiftLeft0~9_combout  & ( (!\muxB|Mux12~4_combout  & (((\muxB|Mux13~4_combout ) # (\ld_mux|out[12]~100_combout )))) # (\muxB|Mux12~4_combout  & (((!\muxB|Mux13~4_combout )) # 
// (\alu|ShiftLeft0~0_combout ))) ) ) ) # ( !\alu|ShiftLeft0~5_combout  & ( \alu|ShiftLeft0~9_combout  & ( (!\muxB|Mux12~4_combout  & (((\muxB|Mux13~4_combout ) # (\ld_mux|out[12]~100_combout )))) # (\muxB|Mux12~4_combout  & (\alu|ShiftLeft0~0_combout  & 
// ((\muxB|Mux13~4_combout )))) ) ) ) # ( \alu|ShiftLeft0~5_combout  & ( !\alu|ShiftLeft0~9_combout  & ( (!\muxB|Mux12~4_combout  & (((\ld_mux|out[12]~100_combout  & !\muxB|Mux13~4_combout )))) # (\muxB|Mux12~4_combout  & (((!\muxB|Mux13~4_combout )) # 
// (\alu|ShiftLeft0~0_combout ))) ) ) ) # ( !\alu|ShiftLeft0~5_combout  & ( !\alu|ShiftLeft0~9_combout  & ( (!\muxB|Mux12~4_combout  & (((\ld_mux|out[12]~100_combout  & !\muxB|Mux13~4_combout )))) # (\muxB|Mux12~4_combout  & (\alu|ShiftLeft0~0_combout  & 
// ((\muxB|Mux13~4_combout )))) ) ) )

	.dataa(!\alu|ShiftLeft0~0_combout ),
	.datab(!\muxB|Mux12~4_combout ),
	.datac(!\ld_mux|out[12]~100_combout ),
	.datad(!\muxB|Mux13~4_combout ),
	.datae(!\alu|ShiftLeft0~5_combout ),
	.dataf(!\alu|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[12]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[12]~101 .extended_lut = "off";
defparam \ld_mux|out[12]~101 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \ld_mux|out[12]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \ld_mux|out[12]~102 (
// Equation(s):
// \ld_mux|out[12]~102_combout  = ( \ld_mux|out[12]~101_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (\alu|Selector15~12_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\alu|Selector15~12_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[12]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[12]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[12]~102 .extended_lut = "off";
defparam \ld_mux|out[12]~102 .lut_mask = 64'h00000000000C000C;
defparam \ld_mux|out[12]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N27
cyclonev_lcell_comb \alu|Add8~37 (
// Equation(s):
// \alu|Add8~37_sumout  = SUM(( !\muxA|Mux6~4_combout  ) + ( \alu|Add8~35  ) + ( \alu|Add8~34  ))
// \alu|Add8~38  = CARRY(( !\muxA|Mux6~4_combout  ) + ( \alu|Add8~35  ) + ( \alu|Add8~34  ))
// \alu|Add8~39  = SHARE(\muxA|Mux6~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxA|Mux6~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~34 ),
	.sharein(\alu|Add8~35 ),
	.combout(),
	.sumout(\alu|Add8~37_sumout ),
	.cout(\alu|Add8~38 ),
	.shareout(\alu|Add8~39 ));
// synopsys translate_off
defparam \alu|Add8~37 .extended_lut = "off";
defparam \alu|Add8~37 .lut_mask = 64'h000000FF0000FF00;
defparam \alu|Add8~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \alu|Add8~41 (
// Equation(s):
// \alu|Add8~41_sumout  = SUM(( !\muxA|Mux5~4_combout  ) + ( \alu|Add8~39  ) + ( \alu|Add8~38  ))
// \alu|Add8~42  = CARRY(( !\muxA|Mux5~4_combout  ) + ( \alu|Add8~39  ) + ( \alu|Add8~38  ))
// \alu|Add8~43  = SHARE(\muxA|Mux5~4_combout )

	.dataa(!\muxA|Mux5~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~38 ),
	.sharein(\alu|Add8~39 ),
	.combout(),
	.sumout(\alu|Add8~41_sumout ),
	.cout(\alu|Add8~42 ),
	.shareout(\alu|Add8~43 ));
// synopsys translate_off
defparam \alu|Add8~41 .extended_lut = "off";
defparam \alu|Add8~41 .lut_mask = 64'h000055550000AAAA;
defparam \alu|Add8~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N33
cyclonev_lcell_comb \alu|Add8~45 (
// Equation(s):
// \alu|Add8~45_sumout  = SUM(( !\muxA|Mux4~4_combout  ) + ( \alu|Add8~43  ) + ( \alu|Add8~42  ))
// \alu|Add8~46  = CARRY(( !\muxA|Mux4~4_combout  ) + ( \alu|Add8~43  ) + ( \alu|Add8~42  ))
// \alu|Add8~47  = SHARE(\muxA|Mux4~4_combout )

	.dataa(gnd),
	.datab(!\muxA|Mux4~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~42 ),
	.sharein(\alu|Add8~43 ),
	.combout(),
	.sumout(\alu|Add8~45_sumout ),
	.cout(\alu|Add8~46 ),
	.shareout(\alu|Add8~47 ));
// synopsys translate_off
defparam \alu|Add8~45 .extended_lut = "off";
defparam \alu|Add8~45 .lut_mask = 64'h000033330000CCCC;
defparam \alu|Add8~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \alu|Add8~49 (
// Equation(s):
// \alu|Add8~49_sumout  = SUM(( !\muxA|Mux3~4_combout  ) + ( \alu|Add8~47  ) + ( \alu|Add8~46  ))
// \alu|Add8~50  = CARRY(( !\muxA|Mux3~4_combout  ) + ( \alu|Add8~47  ) + ( \alu|Add8~46  ))
// \alu|Add8~51  = SHARE(\muxA|Mux3~4_combout )

	.dataa(gnd),
	.datab(!\muxA|Mux3~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~46 ),
	.sharein(\alu|Add8~47 ),
	.combout(),
	.sumout(\alu|Add8~49_sumout ),
	.cout(\alu|Add8~50 ),
	.shareout(\alu|Add8~51 ));
// synopsys translate_off
defparam \alu|Add8~49 .extended_lut = "off";
defparam \alu|Add8~49 .lut_mask = 64'h000033330000CCCC;
defparam \alu|Add8~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N27
cyclonev_lcell_comb \alu|Add0~37 (
// Equation(s):
// \alu|Add0~37_sumout  = SUM(( \muxA|Mux6~4_combout  ) + ( \muxB|Mux6~4_combout  ) + ( \alu|Add0~34  ))
// \alu|Add0~38  = CARRY(( \muxA|Mux6~4_combout  ) + ( \muxB|Mux6~4_combout  ) + ( \alu|Add0~34  ))

	.dataa(gnd),
	.datab(!\muxB|Mux6~4_combout ),
	.datac(!\muxA|Mux6~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~37_sumout ),
	.cout(\alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~37 .extended_lut = "off";
defparam \alu|Add0~37 .lut_mask = 64'h0000CCCC00000F0F;
defparam \alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_sumout  = SUM(( \muxA|Mux5~4_combout  ) + ( \muxB|Mux5~4_combout  ) + ( \alu|Add0~38  ))
// \alu|Add0~42  = CARRY(( \muxA|Mux5~4_combout  ) + ( \muxB|Mux5~4_combout  ) + ( \alu|Add0~38  ))

	.dataa(gnd),
	.datab(!\muxB|Mux5~4_combout ),
	.datac(gnd),
	.datad(!\muxA|Mux5~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~41_sumout ),
	.cout(\alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~41 .extended_lut = "off";
defparam \alu|Add0~41 .lut_mask = 64'h0000CCCC000000FF;
defparam \alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \alu|Add0~45 (
// Equation(s):
// \alu|Add0~45_sumout  = SUM(( \muxA|Mux4~4_combout  ) + ( \muxB|Mux4~4_combout  ) + ( \alu|Add0~42  ))
// \alu|Add0~46  = CARRY(( \muxA|Mux4~4_combout  ) + ( \muxB|Mux4~4_combout  ) + ( \alu|Add0~42  ))

	.dataa(!\muxB|Mux4~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxA|Mux4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~45_sumout ),
	.cout(\alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~45 .extended_lut = "off";
defparam \alu|Add0~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \alu|Add0~49 (
// Equation(s):
// \alu|Add0~49_sumout  = SUM(( \muxB|Mux3~4_combout  ) + ( \muxA|Mux3~4_combout  ) + ( \alu|Add0~46  ))
// \alu|Add0~50  = CARRY(( \muxB|Mux3~4_combout  ) + ( \muxA|Mux3~4_combout  ) + ( \alu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux3~4_combout ),
	.datad(!\muxB|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~49_sumout ),
	.cout(\alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~49 .extended_lut = "off";
defparam \alu|Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \ld_mux|out[12]~136 (
// Equation(s):
// \ld_mux|out[12]~136_combout  = ( !\ld_mux|out[1]~10_combout  & ( (!\ld_mux|out[1]~8_combout  & ((!\ld_mux|out[1]~9_combout  & (((\alu|Add8~49_sumout )))) # (\ld_mux|out[1]~9_combout  & (!\ld_mux|out[1]~11_combout  & (\alu|Add0~49_sumout ))))) ) ) # ( 
// \ld_mux|out[1]~10_combout  & ( (!\ld_mux|out[1]~8_combout  & ((!\ld_mux|out[1]~9_combout  & (((\alu|Add8~49_sumout )))) # (\ld_mux|out[1]~9_combout  & (!\ld_mux|out[1]~11_combout  & (!\muxA|Mux3~4_combout ))))) ) )

	.dataa(!\ld_mux|out[1]~11_combout ),
	.datab(!\ld_mux|out[1]~9_combout ),
	.datac(!\muxA|Mux3~4_combout ),
	.datad(!\ld_mux|out[1]~8_combout ),
	.datae(!\ld_mux|out[1]~10_combout ),
	.dataf(!\alu|Add8~49_sumout ),
	.datag(!\alu|Add0~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[12]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[12]~136 .extended_lut = "on";
defparam \ld_mux|out[12]~136 .lut_mask = 64'h02002000CE00EC00;
defparam \ld_mux|out[12]~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \ld_mux|out[12]~106 (
// Equation(s):
// \ld_mux|out[12]~106_combout  = ( \ld_mux|out[12]~102_combout  & ( !\ld_mux|out[12]~136_combout  & ( (!\ld_mux|out[12]~105_combout  & !\ld_mux|out[1]~98_combout ) ) ) ) # ( !\ld_mux|out[12]~102_combout  & ( !\ld_mux|out[12]~136_combout  & ( 
// (!\ld_mux|out[12]~105_combout  & ((!\ld_mux|out[12]~104_combout ) # ((!\ld_mux|out[1]~98_combout ) # (\ld_mux|out[12]~99_combout )))) ) ) )

	.dataa(!\ld_mux|out[12]~105_combout ),
	.datab(!\ld_mux|out[12]~104_combout ),
	.datac(!\ld_mux|out[1]~98_combout ),
	.datad(!\ld_mux|out[12]~99_combout ),
	.datae(!\ld_mux|out[12]~102_combout ),
	.dataf(!\ld_mux|out[12]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[12]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[12]~106 .extended_lut = "off";
defparam \ld_mux|out[12]~106 .lut_mask = 64'hA8AAA0A000000000;
defparam \ld_mux|out[12]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \ld_mux|out[12]~107 (
// Equation(s):
// \ld_mux|out[12]~107_combout  = ( \ld_mux|out[1]~14_combout  & ( \ld_mux|out[12]~106_combout  & ( (!\ld_mux|out[1]~15_combout  & ((\alu|Add3~49_sumout ))) # (\ld_mux|out[1]~15_combout  & (\alu|Add6~49_sumout )) ) ) ) # ( !\ld_mux|out[1]~14_combout  & ( 
// \ld_mux|out[12]~106_combout  & ( (!\ld_mux|out[1]~15_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ) ) ) ) # ( \ld_mux|out[1]~14_combout  & ( !\ld_mux|out[12]~106_combout  & ( (!\ld_mux|out[1]~15_combout  & 
// ((\alu|Add3~49_sumout ))) # (\ld_mux|out[1]~15_combout  & (\alu|Add6~49_sumout )) ) ) ) # ( !\ld_mux|out[1]~14_combout  & ( !\ld_mux|out[12]~106_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ) # 
// (\ld_mux|out[1]~15_combout ) ) ) )

	.dataa(!\alu|Add6~49_sumout ),
	.datab(!\alu|Add3~49_sumout ),
	.datac(!\ld_mux|out[1]~15_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datae(!\ld_mux|out[1]~14_combout ),
	.dataf(!\ld_mux|out[12]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[12]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[12]~107 .extended_lut = "off";
defparam \ld_mux|out[12]~107 .lut_mask = 64'h0FFF353500F03535;
defparam \ld_mux|out[12]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N50
dffeas \reg_bank|Inst10|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N26
dffeas \reg_bank|Inst9|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N35
dffeas \reg_bank|Inst8|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N13
dffeas \reg_bank|Inst11|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \muxB|Mux3~2 (
// Equation(s):
// \muxB|Mux3~2_combout  = ( \reg_bank|Inst11|r [12] & ( \mainFsm|Selector30~0_combout  & ( (\mainFsm|Selector29~0_combout ) # (\reg_bank|Inst9|r [12]) ) ) ) # ( !\reg_bank|Inst11|r [12] & ( \mainFsm|Selector30~0_combout  & ( (\reg_bank|Inst9|r [12] & 
// !\mainFsm|Selector29~0_combout ) ) ) ) # ( \reg_bank|Inst11|r [12] & ( !\mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & ((\reg_bank|Inst8|r [12]))) # (\mainFsm|Selector29~0_combout  & (\reg_bank|Inst10|r [12])) ) ) ) # ( 
// !\reg_bank|Inst11|r [12] & ( !\mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & ((\reg_bank|Inst8|r [12]))) # (\mainFsm|Selector29~0_combout  & (\reg_bank|Inst10|r [12])) ) ) )

	.dataa(!\reg_bank|Inst10|r [12]),
	.datab(!\reg_bank|Inst9|r [12]),
	.datac(!\mainFsm|Selector29~0_combout ),
	.datad(!\reg_bank|Inst8|r [12]),
	.datae(!\reg_bank|Inst11|r [12]),
	.dataf(!\mainFsm|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux3~2 .extended_lut = "off";
defparam \muxB|Mux3~2 .lut_mask = 64'h05F505F530303F3F;
defparam \muxB|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N8
dffeas \reg_bank|Inst0|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N42
cyclonev_lcell_comb \reg_bank|Inst3|r[12]~feeder (
// Equation(s):
// \reg_bank|Inst3|r[12]~feeder_combout  = ( \ld_mux|out[12]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[12]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst3|r[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst3|r[12]~feeder .extended_lut = "off";
defparam \reg_bank|Inst3|r[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst3|r[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N44
dffeas \reg_bank|Inst3|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst3|r[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N41
dffeas \reg_bank|Inst2|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N55
dffeas \reg_bank|Inst1|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N54
cyclonev_lcell_comb \muxB|Mux3~0 (
// Equation(s):
// \muxB|Mux3~0_combout  = ( \reg_bank|Inst1|r [12] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst2|r [12]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst3|r [12])) ) ) ) # ( !\reg_bank|Inst1|r [12] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst2|r [12]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst3|r [12])) ) ) ) # ( \reg_bank|Inst1|r [12] & ( !\mainFsm|Selector29~0_combout  & ( 
// (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst0|r [12]) ) ) ) # ( !\reg_bank|Inst1|r [12] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst0|r [12] & !\mainFsm|Selector30~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst0|r [12]),
	.datab(!\reg_bank|Inst3|r [12]),
	.datac(!\reg_bank|Inst2|r [12]),
	.datad(!\mainFsm|Selector30~0_combout ),
	.datae(!\reg_bank|Inst1|r [12]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux3~0 .extended_lut = "off";
defparam \muxB|Mux3~0 .lut_mask = 64'h550055FF0F330F33;
defparam \muxB|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N43
dffeas \reg_bank|Inst4|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \reg_bank|Inst6|r[12]~feeder (
// Equation(s):
// \reg_bank|Inst6|r[12]~feeder_combout  = ( \ld_mux|out[12]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[12]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst6|r[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst6|r[12]~feeder .extended_lut = "off";
defparam \reg_bank|Inst6|r[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst6|r[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N26
dffeas \reg_bank|Inst6|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst6|r[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N23
dffeas \reg_bank|Inst7|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N1
dffeas \reg_bank|Inst5|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N0
cyclonev_lcell_comb \muxB|Mux3~1 (
// Equation(s):
// \muxB|Mux3~1_combout  = ( \reg_bank|Inst5|r [12] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst6|r [12])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst7|r [12]))) ) ) ) # ( !\reg_bank|Inst5|r [12] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst6|r [12])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst7|r [12]))) ) ) ) # ( \reg_bank|Inst5|r [12] & ( !\mainFsm|Selector29~0_combout  & ( 
// (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst4|r [12]) ) ) ) # ( !\reg_bank|Inst5|r [12] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst4|r [12] & !\mainFsm|Selector30~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst4|r [12]),
	.datab(!\reg_bank|Inst6|r [12]),
	.datac(!\reg_bank|Inst7|r [12]),
	.datad(!\mainFsm|Selector30~0_combout ),
	.datae(!\reg_bank|Inst5|r [12]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux3~1 .extended_lut = "off";
defparam \muxB|Mux3~1 .lut_mask = 64'h550055FF330F330F;
defparam \muxB|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N38
dffeas \reg_bank|Inst14|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[12]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N19
dffeas \reg_bank|Inst12|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N17
dffeas \reg_bank|Inst15|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N26
dffeas \reg_bank|Inst13|r[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[12]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[12] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N12
cyclonev_lcell_comb \muxB|Mux3~3 (
// Equation(s):
// \muxB|Mux3~3_combout  = ( \mainFsm|Selector30~0_combout  & ( \mainFsm|Selector29~0_combout  & ( \reg_bank|Inst15|r [12] ) ) ) # ( !\mainFsm|Selector30~0_combout  & ( \mainFsm|Selector29~0_combout  & ( \reg_bank|Inst14|r [12] ) ) ) # ( 
// \mainFsm|Selector30~0_combout  & ( !\mainFsm|Selector29~0_combout  & ( \reg_bank|Inst13|r [12] ) ) ) # ( !\mainFsm|Selector30~0_combout  & ( !\mainFsm|Selector29~0_combout  & ( \reg_bank|Inst12|r [12] ) ) )

	.dataa(!\reg_bank|Inst14|r [12]),
	.datab(!\reg_bank|Inst12|r [12]),
	.datac(!\reg_bank|Inst15|r [12]),
	.datad(!\reg_bank|Inst13|r [12]),
	.datae(!\mainFsm|Selector30~0_combout ),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux3~3 .extended_lut = "off";
defparam \muxB|Mux3~3 .lut_mask = 64'h333300FF55550F0F;
defparam \muxB|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N48
cyclonev_lcell_comb \muxB|Mux3~4 (
// Equation(s):
// \muxB|Mux3~4_combout  = ( \muxB|Mux3~1_combout  & ( \muxB|Mux3~3_combout  & ( ((!\mainFsm|Selector27~0_combout  & ((\muxB|Mux3~0_combout ))) # (\mainFsm|Selector27~0_combout  & (\muxB|Mux3~2_combout ))) # (\mainFsm|Selector28~0_combout ) ) ) ) # ( 
// !\muxB|Mux3~1_combout  & ( \muxB|Mux3~3_combout  & ( (!\mainFsm|Selector28~0_combout  & ((!\mainFsm|Selector27~0_combout  & ((\muxB|Mux3~0_combout ))) # (\mainFsm|Selector27~0_combout  & (\muxB|Mux3~2_combout )))) # (\mainFsm|Selector28~0_combout  & 
// (((\mainFsm|Selector27~0_combout )))) ) ) ) # ( \muxB|Mux3~1_combout  & ( !\muxB|Mux3~3_combout  & ( (!\mainFsm|Selector28~0_combout  & ((!\mainFsm|Selector27~0_combout  & ((\muxB|Mux3~0_combout ))) # (\mainFsm|Selector27~0_combout  & 
// (\muxB|Mux3~2_combout )))) # (\mainFsm|Selector28~0_combout  & (((!\mainFsm|Selector27~0_combout )))) ) ) ) # ( !\muxB|Mux3~1_combout  & ( !\muxB|Mux3~3_combout  & ( (!\mainFsm|Selector28~0_combout  & ((!\mainFsm|Selector27~0_combout  & 
// ((\muxB|Mux3~0_combout ))) # (\mainFsm|Selector27~0_combout  & (\muxB|Mux3~2_combout )))) ) ) )

	.dataa(!\mainFsm|Selector28~0_combout ),
	.datab(!\muxB|Mux3~2_combout ),
	.datac(!\muxB|Mux3~0_combout ),
	.datad(!\mainFsm|Selector27~0_combout ),
	.datae(!\muxB|Mux3~1_combout ),
	.dataf(!\muxB|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux3~4 .extended_lut = "off";
defparam \muxB|Mux3~4 .lut_mask = 64'h0A225F220A775F77;
defparam \muxB|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \data_b[12]~input (
	.i(data_b[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[12]~input_o ));
// synopsys translate_off
defparam \data_b[12]~input .bus_hold = "false";
defparam \data_b[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux3~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[12]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux3~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[12]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux3~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[12]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux3~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[12]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ))))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] 
// & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ))))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux3~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[12]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux3~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[12]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux3~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[12]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux3~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[12]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N54
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~portadataout 
// ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~portadataout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~portadataout 
// )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N51
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N45
cyclonev_lcell_comb \ld_mux|out[1]~14 (
// Equation(s):
// \ld_mux|out[1]~14_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & ( (\mainFsm|WideOr7~combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )))) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & 
// (\mainFsm|WideOr7~combout  & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datab(!\mainFsm|WideOr7~combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~14 .extended_lut = "off";
defparam \ld_mux|out[1]~14 .lut_mask = 64'h0002000201220122;
defparam \ld_mux|out[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \alu|Add3~57 (
// Equation(s):
// \alu|Add3~57_sumout  = SUM(( \muxA|Mux1~4_combout  ) + ( GND ) + ( \alu|Add3~54  ))
// \alu|Add3~58  = CARRY(( \muxA|Mux1~4_combout  ) + ( GND ) + ( \alu|Add3~54  ))

	.dataa(gnd),
	.datab(!\muxA|Mux1~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~57_sumout ),
	.cout(\alu|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~57 .extended_lut = "off";
defparam \alu|Add3~57 .lut_mask = 64'h0000FFFF00003333;
defparam \alu|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N39
cyclonev_lcell_comb \alu|Add8~53 (
// Equation(s):
// \alu|Add8~53_sumout  = SUM(( !\muxA|Mux2~4_combout  ) + ( \alu|Add8~51  ) + ( \alu|Add8~50  ))
// \alu|Add8~54  = CARRY(( !\muxA|Mux2~4_combout  ) + ( \alu|Add8~51  ) + ( \alu|Add8~50  ))
// \alu|Add8~55  = SHARE(\muxA|Mux2~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxA|Mux2~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~50 ),
	.sharein(\alu|Add8~51 ),
	.combout(),
	.sumout(\alu|Add8~53_sumout ),
	.cout(\alu|Add8~54 ),
	.shareout(\alu|Add8~55 ));
// synopsys translate_off
defparam \alu|Add8~53 .extended_lut = "off";
defparam \alu|Add8~53 .lut_mask = 64'h000000FF0000FF00;
defparam \alu|Add8~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \alu|Add8~57 (
// Equation(s):
// \alu|Add8~57_sumout  = SUM(( !\muxA|Mux1~4_combout  ) + ( \alu|Add8~55  ) + ( \alu|Add8~54  ))
// \alu|Add8~58  = CARRY(( !\muxA|Mux1~4_combout  ) + ( \alu|Add8~55  ) + ( \alu|Add8~54  ))
// \alu|Add8~59  = SHARE(\muxA|Mux1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxA|Mux1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~54 ),
	.sharein(\alu|Add8~55 ),
	.combout(),
	.sumout(\alu|Add8~57_sumout ),
	.cout(\alu|Add8~58 ),
	.shareout(\alu|Add8~59 ));
// synopsys translate_off
defparam \alu|Add8~57 .extended_lut = "off";
defparam \alu|Add8~57 .lut_mask = 64'h000000FF0000FF00;
defparam \alu|Add8~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N54
cyclonev_lcell_comb \ld_mux|out[14]~124 (
// Equation(s):
// \ld_mux|out[14]~124_combout  = ( \alu|Add8~57_sumout  & ( (!\ld_mux|out[1]~8_combout  & ((!\ld_mux|out[1]~9_combout ) # ((\ld_mux|out[12]~77_combout  & !\muxA|Mux1~4_combout )))) ) ) # ( !\alu|Add8~57_sumout  & ( (\ld_mux|out[12]~77_combout  & 
// (!\muxA|Mux1~4_combout  & (\ld_mux|out[1]~9_combout  & !\ld_mux|out[1]~8_combout ))) ) )

	.dataa(!\ld_mux|out[12]~77_combout ),
	.datab(!\muxA|Mux1~4_combout ),
	.datac(!\ld_mux|out[1]~9_combout ),
	.datad(!\ld_mux|out[1]~8_combout ),
	.datae(gnd),
	.dataf(!\alu|Add8~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[14]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[14]~124 .extended_lut = "off";
defparam \ld_mux|out[14]~124 .lut_mask = 64'h04000400F400F400;
defparam \ld_mux|out[14]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \ld_mux|out[14]~121 (
// Equation(s):
// \ld_mux|out[14]~121_combout  = ( \muxB|Mux1~4_combout  & ( !\ld_mux|out[1]~3_combout  $ (((!\ld_mux|out[1]~4_combout  & !\muxA|Mux1~4_combout ))) ) ) # ( !\muxB|Mux1~4_combout  & ( (\muxA|Mux1~4_combout  & (!\ld_mux|out[1]~4_combout  $ 
// (!\ld_mux|out[1]~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\ld_mux|out[1]~4_combout ),
	.datac(!\ld_mux|out[1]~3_combout ),
	.datad(!\muxA|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\muxB|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[14]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[14]~121 .extended_lut = "off";
defparam \ld_mux|out[14]~121 .lut_mask = 64'h003C003C3CF03CF0;
defparam \ld_mux|out[14]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N57
cyclonev_lcell_comb \ld_mux|out[14]~122 (
// Equation(s):
// \ld_mux|out[14]~122_combout  = ( \alu|ShiftRight0~10_combout  & ( ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ((!\alu|Selector15~12_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout 
// )))) # (\ld_mux|out[14]~121_combout ) ) ) # ( !\alu|ShiftRight0~10_combout  & ( (\ld_mux|out[14]~121_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) # 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & \alu|Selector15~12_combout )))) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\ld_mux|out[14]~121_combout ),
	.datad(!\alu|Selector15~12_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[14]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[14]~122 .extended_lut = "off";
defparam \ld_mux|out[14]~122 .lut_mask = 64'h0A0E0A0E5F1F5F1F;
defparam \ld_mux|out[14]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N45
cyclonev_lcell_comb \alu|ShiftLeft0~11 (
// Equation(s):
// \alu|ShiftLeft0~11_combout  = ( \muxA|Mux7~4_combout  & ( \muxB|Mux15~4_combout  & ( (!\muxB|Mux14~4_combout  & (\muxA|Mux6~4_combout )) # (\muxB|Mux14~4_combout  & ((\muxA|Mux8~4_combout ))) ) ) ) # ( !\muxA|Mux7~4_combout  & ( \muxB|Mux15~4_combout  & ( 
// (!\muxB|Mux14~4_combout  & (\muxA|Mux6~4_combout )) # (\muxB|Mux14~4_combout  & ((\muxA|Mux8~4_combout ))) ) ) ) # ( \muxA|Mux7~4_combout  & ( !\muxB|Mux15~4_combout  & ( (\muxB|Mux14~4_combout ) # (\muxA|Mux5~4_combout ) ) ) ) # ( !\muxA|Mux7~4_combout  
// & ( !\muxB|Mux15~4_combout  & ( (\muxA|Mux5~4_combout  & !\muxB|Mux14~4_combout ) ) ) )

	.dataa(!\muxA|Mux6~4_combout ),
	.datab(!\muxA|Mux8~4_combout ),
	.datac(!\muxA|Mux5~4_combout ),
	.datad(!\muxB|Mux14~4_combout ),
	.datae(!\muxA|Mux7~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~11 .extended_lut = "off";
defparam \alu|ShiftLeft0~11 .lut_mask = 64'h0F000FFF55335533;
defparam \alu|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \ld_mux|out[14]~118 (
// Equation(s):
// \ld_mux|out[14]~118_combout  = ( \muxB|Mux15~4_combout  & ( \muxA|Mux3~4_combout  & ( (!\muxB|Mux14~4_combout  & (\muxA|Mux2~4_combout )) # (\muxB|Mux14~4_combout  & ((\muxA|Mux4~4_combout ))) ) ) ) # ( !\muxB|Mux15~4_combout  & ( \muxA|Mux3~4_combout  & 
// ( (\muxB|Mux14~4_combout ) # (\muxA|Mux1~4_combout ) ) ) ) # ( \muxB|Mux15~4_combout  & ( !\muxA|Mux3~4_combout  & ( (!\muxB|Mux14~4_combout  & (\muxA|Mux2~4_combout )) # (\muxB|Mux14~4_combout  & ((\muxA|Mux4~4_combout ))) ) ) ) # ( 
// !\muxB|Mux15~4_combout  & ( !\muxA|Mux3~4_combout  & ( (\muxA|Mux1~4_combout  & !\muxB|Mux14~4_combout ) ) ) )

	.dataa(!\muxA|Mux1~4_combout ),
	.datab(!\muxA|Mux2~4_combout ),
	.datac(!\muxA|Mux4~4_combout ),
	.datad(!\muxB|Mux14~4_combout ),
	.datae(!\muxB|Mux15~4_combout ),
	.dataf(!\muxA|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[14]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[14]~118 .extended_lut = "off";
defparam \ld_mux|out[14]~118 .lut_mask = 64'h5500330F55FF330F;
defparam \ld_mux|out[14]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \ld_mux|out[14]~119 (
// Equation(s):
// \ld_mux|out[14]~119_combout  = ( \alu|ShiftLeft0~7_combout  & ( \ld_mux|out[14]~118_combout  & ( (!\muxB|Mux13~4_combout ) # ((!\muxB|Mux12~4_combout  & ((\alu|ShiftLeft0~11_combout ))) # (\muxB|Mux12~4_combout  & (\alu|ShiftLeft0~3_combout ))) ) ) ) # ( 
// !\alu|ShiftLeft0~7_combout  & ( \ld_mux|out[14]~118_combout  & ( (!\muxB|Mux13~4_combout  & (!\muxB|Mux12~4_combout )) # (\muxB|Mux13~4_combout  & ((!\muxB|Mux12~4_combout  & ((\alu|ShiftLeft0~11_combout ))) # (\muxB|Mux12~4_combout  & 
// (\alu|ShiftLeft0~3_combout )))) ) ) ) # ( \alu|ShiftLeft0~7_combout  & ( !\ld_mux|out[14]~118_combout  & ( (!\muxB|Mux13~4_combout  & (\muxB|Mux12~4_combout )) # (\muxB|Mux13~4_combout  & ((!\muxB|Mux12~4_combout  & ((\alu|ShiftLeft0~11_combout ))) # 
// (\muxB|Mux12~4_combout  & (\alu|ShiftLeft0~3_combout )))) ) ) ) # ( !\alu|ShiftLeft0~7_combout  & ( !\ld_mux|out[14]~118_combout  & ( (\muxB|Mux13~4_combout  & ((!\muxB|Mux12~4_combout  & ((\alu|ShiftLeft0~11_combout ))) # (\muxB|Mux12~4_combout  & 
// (\alu|ShiftLeft0~3_combout )))) ) ) )

	.dataa(!\muxB|Mux13~4_combout ),
	.datab(!\muxB|Mux12~4_combout ),
	.datac(!\alu|ShiftLeft0~3_combout ),
	.datad(!\alu|ShiftLeft0~11_combout ),
	.datae(!\alu|ShiftLeft0~7_combout ),
	.dataf(!\ld_mux|out[14]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[14]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[14]~119 .extended_lut = "off";
defparam \ld_mux|out[14]~119 .lut_mask = 64'h0145236789CDABEF;
defparam \ld_mux|out[14]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \ld_mux|out[14]~120 (
// Equation(s):
// \ld_mux|out[14]~120_combout  = ( \alu|Selector15~12_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (\ld_mux|out[14]~119_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\ld_mux|out[14]~119_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Selector15~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[14]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[14]~120 .extended_lut = "off";
defparam \ld_mux|out[14]~120 .lut_mask = 64'h00000000000C000C;
defparam \ld_mux|out[14]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \alu|Add5~53 (
// Equation(s):
// \alu|Add5~53_sumout  = SUM(( !\muxA|Mux2~4_combout  $ (\muxB|Mux2~4_combout ) ) + ( \alu|Add5~51  ) + ( \alu|Add5~50  ))
// \alu|Add5~54  = CARRY(( !\muxA|Mux2~4_combout  $ (\muxB|Mux2~4_combout ) ) + ( \alu|Add5~51  ) + ( \alu|Add5~50  ))
// \alu|Add5~55  = SHARE((\muxA|Mux2~4_combout  & !\muxB|Mux2~4_combout ))

	.dataa(gnd),
	.datab(!\muxA|Mux2~4_combout ),
	.datac(gnd),
	.datad(!\muxB|Mux2~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~50 ),
	.sharein(\alu|Add5~51 ),
	.combout(),
	.sumout(\alu|Add5~53_sumout ),
	.cout(\alu|Add5~54 ),
	.shareout(\alu|Add5~55 ));
// synopsys translate_off
defparam \alu|Add5~53 .extended_lut = "off";
defparam \alu|Add5~53 .lut_mask = 64'h000033000000CC33;
defparam \alu|Add5~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \alu|Add5~57 (
// Equation(s):
// \alu|Add5~57_sumout  = SUM(( !\muxA|Mux1~4_combout  $ (\muxB|Mux1~4_combout ) ) + ( \alu|Add5~55  ) + ( \alu|Add5~54  ))
// \alu|Add5~58  = CARRY(( !\muxA|Mux1~4_combout  $ (\muxB|Mux1~4_combout ) ) + ( \alu|Add5~55  ) + ( \alu|Add5~54  ))
// \alu|Add5~59  = SHARE((\muxA|Mux1~4_combout  & !\muxB|Mux1~4_combout ))

	.dataa(!\muxA|Mux1~4_combout ),
	.datab(gnd),
	.datac(!\muxB|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~54 ),
	.sharein(\alu|Add5~55 ),
	.combout(),
	.sumout(\alu|Add5~57_sumout ),
	.cout(\alu|Add5~58 ),
	.shareout(\alu|Add5~59 ));
// synopsys translate_off
defparam \alu|Add5~57 .extended_lut = "off";
defparam \alu|Add5~57 .lut_mask = 64'h000050500000A5A5;
defparam \alu|Add5~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \ld_mux|out[13]~113 (
// Equation(s):
// \ld_mux|out[13]~113_combout  = ( \ld_mux|out[1]~9_combout  & ( (!\ld_mux|out[1]~10_combout  & !\ld_mux|out[1]~8_combout ) ) )

	.dataa(gnd),
	.datab(!\ld_mux|out[1]~10_combout ),
	.datac(gnd),
	.datad(!\ld_mux|out[1]~8_combout ),
	.datae(!\ld_mux|out[1]~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[13]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[13]~113 .extended_lut = "off";
defparam \ld_mux|out[13]~113 .lut_mask = 64'h0000CC000000CC00;
defparam \ld_mux|out[13]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N39
cyclonev_lcell_comb \alu|Add0~53 (
// Equation(s):
// \alu|Add0~53_sumout  = SUM(( \muxA|Mux2~4_combout  ) + ( \muxB|Mux2~4_combout  ) + ( \alu|Add0~50  ))
// \alu|Add0~54  = CARRY(( \muxA|Mux2~4_combout  ) + ( \muxB|Mux2~4_combout  ) + ( \alu|Add0~50  ))

	.dataa(!\muxA|Mux2~4_combout ),
	.datab(gnd),
	.datac(!\muxB|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~53_sumout ),
	.cout(\alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~53 .extended_lut = "off";
defparam \alu|Add0~53 .lut_mask = 64'h0000F0F000005555;
defparam \alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \alu|Add0~57 (
// Equation(s):
// \alu|Add0~57_sumout  = SUM(( \muxA|Mux1~4_combout  ) + ( \muxB|Mux1~4_combout  ) + ( \alu|Add0~54  ))
// \alu|Add0~58  = CARRY(( \muxA|Mux1~4_combout  ) + ( \muxB|Mux1~4_combout  ) + ( \alu|Add0~54  ))

	.dataa(!\muxA|Mux1~4_combout ),
	.datab(gnd),
	.datac(!\muxB|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~57_sumout ),
	.cout(\alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~57 .extended_lut = "off";
defparam \alu|Add0~57 .lut_mask = 64'h0000F0F000005555;
defparam \alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \ld_mux|out[14]~123 (
// Equation(s):
// \ld_mux|out[14]~123_combout  = ( \ld_mux|out[13]~113_combout  & ( \alu|Add0~57_sumout  & ( (!\ld_mux|out[1]~11_combout ) # (\alu|Add5~57_sumout ) ) ) ) # ( \ld_mux|out[13]~113_combout  & ( !\alu|Add0~57_sumout  & ( (\ld_mux|out[1]~11_combout  & 
// \alu|Add5~57_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ld_mux|out[1]~11_combout ),
	.datad(!\alu|Add5~57_sumout ),
	.datae(!\ld_mux|out[13]~113_combout ),
	.dataf(!\alu|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[14]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[14]~123 .extended_lut = "off";
defparam \ld_mux|out[14]~123 .lut_mask = 64'h0000000F0000F0FF;
defparam \ld_mux|out[14]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \ld_mux|out[14]~125 (
// Equation(s):
// \ld_mux|out[14]~125_combout  = ( \ld_mux|out[14]~120_combout  & ( !\ld_mux|out[14]~123_combout  & ( (!\ld_mux|out[14]~124_combout  & !\ld_mux|out[1]~98_combout ) ) ) ) # ( !\ld_mux|out[14]~120_combout  & ( !\ld_mux|out[14]~123_combout  & ( 
// (!\ld_mux|out[14]~124_combout  & ((!\ld_mux|out[14]~122_combout ) # ((!\ld_mux|out[1]~98_combout ) # (\ld_mux|out[12]~99_combout )))) ) ) )

	.dataa(!\ld_mux|out[14]~124_combout ),
	.datab(!\ld_mux|out[14]~122_combout ),
	.datac(!\ld_mux|out[1]~98_combout ),
	.datad(!\ld_mux|out[12]~99_combout ),
	.datae(!\ld_mux|out[14]~120_combout ),
	.dataf(!\ld_mux|out[14]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[14]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[14]~125 .extended_lut = "off";
defparam \ld_mux|out[14]~125 .lut_mask = 64'hA8AAA0A000000000;
defparam \ld_mux|out[14]~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \ld_mux|out[14]~126 (
// Equation(s):
// \ld_mux|out[14]~126_combout  = ( \ld_mux|out[1]~15_combout  & ( \ld_mux|out[14]~125_combout  & ( (\alu|Add6~57_sumout  & \ld_mux|out[1]~14_combout ) ) ) ) # ( !\ld_mux|out[1]~15_combout  & ( \ld_mux|out[14]~125_combout  & ( (!\ld_mux|out[1]~14_combout  & 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )) # (\ld_mux|out[1]~14_combout  & ((\alu|Add3~57_sumout ))) ) ) ) # ( \ld_mux|out[1]~15_combout  & ( !\ld_mux|out[14]~125_combout  & ( (!\ld_mux|out[1]~14_combout ) # 
// (\alu|Add6~57_sumout ) ) ) ) # ( !\ld_mux|out[1]~15_combout  & ( !\ld_mux|out[14]~125_combout  & ( (!\ld_mux|out[1]~14_combout  & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )) # (\ld_mux|out[1]~14_combout  & 
// ((\alu|Add3~57_sumout ))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datab(!\alu|Add6~57_sumout ),
	.datac(!\ld_mux|out[1]~14_combout ),
	.datad(!\alu|Add3~57_sumout ),
	.datae(!\ld_mux|out[1]~15_combout ),
	.dataf(!\ld_mux|out[14]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[14]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[14]~126 .extended_lut = "off";
defparam \ld_mux|out[14]~126 .lut_mask = 64'h505FF3F3505F0303;
defparam \ld_mux|out[14]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \reg_bank|Inst10|r[14]~feeder (
// Equation(s):
// \reg_bank|Inst10|r[14]~feeder_combout  = ( \ld_mux|out[14]~126_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[14]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst10|r[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst10|r[14]~feeder .extended_lut = "off";
defparam \reg_bank|Inst10|r[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst10|r[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N44
dffeas \reg_bank|Inst10|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst10|r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N48
cyclonev_lcell_comb \reg_bank|Inst8|r[14]~feeder (
// Equation(s):
// \reg_bank|Inst8|r[14]~feeder_combout  = ( \ld_mux|out[14]~126_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[14]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst8|r[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst8|r[14]~feeder .extended_lut = "off";
defparam \reg_bank|Inst8|r[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst8|r[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N50
dffeas \reg_bank|Inst8|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst8|r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N56
dffeas \reg_bank|Inst11|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[14]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N10
dffeas \reg_bank|Inst9|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[14]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N9
cyclonev_lcell_comb \muxB|Mux1~2 (
// Equation(s):
// \muxB|Mux1~2_combout  = ( \reg_bank|Inst9|r [14] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst10|r [14])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst11|r [14]))) ) ) ) # ( !\reg_bank|Inst9|r [14] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst10|r [14])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst11|r [14]))) ) ) ) # ( \reg_bank|Inst9|r [14] & ( !\mainFsm|Selector29~0_combout  & ( 
// (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst8|r [14]) ) ) ) # ( !\reg_bank|Inst9|r [14] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst8|r [14] & !\mainFsm|Selector30~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst10|r [14]),
	.datab(!\reg_bank|Inst8|r [14]),
	.datac(!\reg_bank|Inst11|r [14]),
	.datad(!\mainFsm|Selector30~0_combout ),
	.datae(!\reg_bank|Inst9|r [14]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux1~2 .extended_lut = "off";
defparam \muxB|Mux1~2 .lut_mask = 64'h330033FF550F550F;
defparam \muxB|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \reg_bank|Inst6|r[14]~feeder (
// Equation(s):
// \reg_bank|Inst6|r[14]~feeder_combout  = ( \ld_mux|out[14]~126_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[14]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst6|r[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst6|r[14]~feeder .extended_lut = "off";
defparam \reg_bank|Inst6|r[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst6|r[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N41
dffeas \reg_bank|Inst6|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst6|r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N47
dffeas \reg_bank|Inst7|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[14]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N1
dffeas \reg_bank|Inst4|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[14]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N31
dffeas \reg_bank|Inst5|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[14]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N30
cyclonev_lcell_comb \muxB|Mux1~1 (
// Equation(s):
// \muxB|Mux1~1_combout  = ( \reg_bank|Inst5|r [14] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst6|r [14])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst7|r [14]))) ) ) ) # ( !\reg_bank|Inst5|r [14] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst6|r [14])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst7|r [14]))) ) ) ) # ( \reg_bank|Inst5|r [14] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst4|r 
// [14]) # (\mainFsm|Selector30~0_combout ) ) ) ) # ( !\reg_bank|Inst5|r [14] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & \reg_bank|Inst4|r [14]) ) ) )

	.dataa(!\reg_bank|Inst6|r [14]),
	.datab(!\reg_bank|Inst7|r [14]),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\reg_bank|Inst4|r [14]),
	.datae(!\reg_bank|Inst5|r [14]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux1~1 .extended_lut = "off";
defparam \muxB|Mux1~1 .lut_mask = 64'h00F00FFF53535353;
defparam \muxB|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N51
cyclonev_lcell_comb \reg_bank|Inst3|r[14]~feeder (
// Equation(s):
// \reg_bank|Inst3|r[14]~feeder_combout  = ( \ld_mux|out[14]~126_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[14]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst3|r[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst3|r[14]~feeder .extended_lut = "off";
defparam \reg_bank|Inst3|r[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst3|r[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N53
dffeas \reg_bank|Inst3|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst3|r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N26
dffeas \reg_bank|Inst0|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[14]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \reg_bank|Inst2|r[14]~feeder (
// Equation(s):
// \reg_bank|Inst2|r[14]~feeder_combout  = ( \ld_mux|out[14]~126_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[14]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst2|r[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst2|r[14]~feeder .extended_lut = "off";
defparam \reg_bank|Inst2|r[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst2|r[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N56
dffeas \reg_bank|Inst2|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst2|r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N38
dffeas \reg_bank|Inst1|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[14]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N36
cyclonev_lcell_comb \muxB|Mux1~0 (
// Equation(s):
// \muxB|Mux1~0_combout  = ( \reg_bank|Inst1|r [14] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst2|r [14]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst3|r [14])) ) ) ) # ( !\reg_bank|Inst1|r [14] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst2|r [14]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst3|r [14])) ) ) ) # ( \reg_bank|Inst1|r [14] & ( !\mainFsm|Selector29~0_combout  & ( 
// (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst0|r [14]) ) ) ) # ( !\reg_bank|Inst1|r [14] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst0|r [14] & !\mainFsm|Selector30~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst3|r [14]),
	.datab(!\reg_bank|Inst0|r [14]),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\reg_bank|Inst2|r [14]),
	.datae(!\reg_bank|Inst1|r [14]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux1~0 .extended_lut = "off";
defparam \muxB|Mux1~0 .lut_mask = 64'h30303F3F05F505F5;
defparam \muxB|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N20
dffeas \reg_bank|Inst14|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[14]~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N32
dffeas \reg_bank|Inst15|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[14]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N1
dffeas \reg_bank|Inst12|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[14]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N44
dffeas \reg_bank|Inst13|r[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[14]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[14] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \muxB|Mux1~3 (
// Equation(s):
// \muxB|Mux1~3_combout  = ( \reg_bank|Inst13|r [14] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst14|r [14])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst15|r [14]))) ) ) ) # ( !\reg_bank|Inst13|r [14] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst14|r [14])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst15|r [14]))) ) ) ) # ( \reg_bank|Inst13|r [14] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst12|r 
// [14]) # (\mainFsm|Selector30~0_combout ) ) ) ) # ( !\reg_bank|Inst13|r [14] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & \reg_bank|Inst12|r [14]) ) ) )

	.dataa(!\reg_bank|Inst14|r [14]),
	.datab(!\reg_bank|Inst15|r [14]),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\reg_bank|Inst12|r [14]),
	.datae(!\reg_bank|Inst13|r [14]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux1~3 .extended_lut = "off";
defparam \muxB|Mux1~3 .lut_mask = 64'h00F00FFF53535353;
defparam \muxB|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N0
cyclonev_lcell_comb \muxB|Mux1~4 (
// Equation(s):
// \muxB|Mux1~4_combout  = ( \muxB|Mux1~0_combout  & ( \muxB|Mux1~3_combout  & ( (!\mainFsm|Selector28~0_combout  & (((!\mainFsm|Selector27~0_combout )) # (\muxB|Mux1~2_combout ))) # (\mainFsm|Selector28~0_combout  & (((\muxB|Mux1~1_combout ) # 
// (\mainFsm|Selector27~0_combout )))) ) ) ) # ( !\muxB|Mux1~0_combout  & ( \muxB|Mux1~3_combout  & ( (!\mainFsm|Selector28~0_combout  & (\muxB|Mux1~2_combout  & (\mainFsm|Selector27~0_combout ))) # (\mainFsm|Selector28~0_combout  & (((\muxB|Mux1~1_combout ) 
// # (\mainFsm|Selector27~0_combout )))) ) ) ) # ( \muxB|Mux1~0_combout  & ( !\muxB|Mux1~3_combout  & ( (!\mainFsm|Selector28~0_combout  & (((!\mainFsm|Selector27~0_combout )) # (\muxB|Mux1~2_combout ))) # (\mainFsm|Selector28~0_combout  & 
// (((!\mainFsm|Selector27~0_combout  & \muxB|Mux1~1_combout )))) ) ) ) # ( !\muxB|Mux1~0_combout  & ( !\muxB|Mux1~3_combout  & ( (!\mainFsm|Selector28~0_combout  & (\muxB|Mux1~2_combout  & (\mainFsm|Selector27~0_combout ))) # (\mainFsm|Selector28~0_combout  
// & (((!\mainFsm|Selector27~0_combout  & \muxB|Mux1~1_combout )))) ) ) )

	.dataa(!\mainFsm|Selector28~0_combout ),
	.datab(!\muxB|Mux1~2_combout ),
	.datac(!\mainFsm|Selector27~0_combout ),
	.datad(!\muxB|Mux1~1_combout ),
	.datae(!\muxB|Mux1~0_combout ),
	.dataf(!\muxB|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux1~4 .extended_lut = "off";
defparam \muxB|Mux1~4 .lut_mask = 64'h0252A2F20757A7F7;
defparam \muxB|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \data_b[14]~input (
	.i(data_b[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[14]~input_o ));
// synopsys translate_off
defparam \data_b[14]~input .bus_hold = "false";
defparam \data_b[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux1~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[14]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux1~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[14]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux1~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[14]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux1~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[14]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N39
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~portadataout  & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]))) 
// # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~portadataout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~portadataout ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux1~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[14]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux1~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[14]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux1~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[14]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux1~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[14]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N39
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~portadataout  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~portadataout ))))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~portadataout ))))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~portadataout ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h220A770A225F775F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N12
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N3
cyclonev_lcell_comb \ld_mux|out[4]~40 (
// Equation(s):
// \ld_mux|out[4]~40_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & ( (\mainFsm|WideOr7~combout  & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout )) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & ( (\mainFsm|WideOr7~combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\mainFsm|WideOr7~combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~40 .extended_lut = "off";
defparam \ld_mux|out[4]~40 .lut_mask = 64'h3030300000000000;
defparam \ld_mux|out[4]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N30
cyclonev_lcell_comb \ld_mux|out[5]~47 (
// Equation(s):
// \ld_mux|out[5]~47_combout  = ( \alu|Selector15~11_combout  & ( \muxB|Mux12~4_combout  & ( (!\muxB|Mux13~4_combout  & \alu|ShiftRight0~7_combout ) ) ) ) # ( \alu|Selector15~11_combout  & ( !\muxB|Mux12~4_combout  & ( (!\muxB|Mux13~4_combout  & 
// ((\alu|ShiftRight0~6_combout ))) # (\muxB|Mux13~4_combout  & (\alu|ShiftRight0~5_combout )) ) ) )

	.dataa(!\alu|ShiftRight0~5_combout ),
	.datab(!\alu|ShiftRight0~6_combout ),
	.datac(!\muxB|Mux13~4_combout ),
	.datad(!\alu|ShiftRight0~7_combout ),
	.datae(!\alu|Selector15~11_combout ),
	.dataf(!\muxB|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[5]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[5]~47 .extended_lut = "off";
defparam \ld_mux|out[5]~47 .lut_mask = 64'h00003535000000F0;
defparam \ld_mux|out[5]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N15
cyclonev_lcell_comb \alu|ShiftLeft0~6 (
// Equation(s):
// \alu|ShiftLeft0~6_combout  = ( \muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux13~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux11~4_combout  ) ) ) # ( \muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout 
//  & ( \muxA|Mux12~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  & ( \muxA|Mux10~4_combout  ) ) )

	.dataa(!\muxA|Mux12~4_combout ),
	.datab(!\muxA|Mux13~4_combout ),
	.datac(!\muxA|Mux10~4_combout ),
	.datad(!\muxA|Mux11~4_combout ),
	.datae(!\muxB|Mux14~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~6 .extended_lut = "off";
defparam \alu|ShiftLeft0~6 .lut_mask = 64'h0F0F555500FF3333;
defparam \alu|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N42
cyclonev_lcell_comb \ld_mux|out[5]~48 (
// Equation(s):
// \ld_mux|out[5]~48_combout  = ( \ld_mux|out[4]~31_combout  & ( \alu|ShiftLeft0~2_combout  & ( !\ld_mux|out[4]~32_combout  ) ) ) # ( !\ld_mux|out[4]~31_combout  & ( \alu|ShiftLeft0~2_combout  & ( (!\ld_mux|out[4]~32_combout  & (\ld_mux|out[5]~47_combout )) 
// # (\ld_mux|out[4]~32_combout  & ((\alu|ShiftLeft0~6_combout ))) ) ) ) # ( !\ld_mux|out[4]~31_combout  & ( !\alu|ShiftLeft0~2_combout  & ( (!\ld_mux|out[4]~32_combout  & (\ld_mux|out[5]~47_combout )) # (\ld_mux|out[4]~32_combout  & 
// ((\alu|ShiftLeft0~6_combout ))) ) ) )

	.dataa(!\ld_mux|out[5]~47_combout ),
	.datab(!\alu|ShiftLeft0~6_combout ),
	.datac(!\ld_mux|out[4]~32_combout ),
	.datad(gnd),
	.datae(!\ld_mux|out[4]~31_combout ),
	.dataf(!\alu|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[5]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[5]~48 .extended_lut = "off";
defparam \ld_mux|out[5]~48 .lut_mask = 64'h535300005353F0F0;
defparam \ld_mux|out[5]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N57
cyclonev_lcell_comb \ld_mux|out[5]~52 (
// Equation(s):
// \ld_mux|out[5]~52_combout  = ( \mainFsm|WideOr7~combout  & ( (\alu|Add3~21_sumout  & \ld_mux|out[4]~43_combout ) ) ) # ( !\mainFsm|WideOr7~combout  & ( ((\alu|Add3~21_sumout  & \ld_mux|out[4]~43_combout )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datac(!\alu|Add3~21_sumout ),
	.datad(!\ld_mux|out[4]~43_combout ),
	.datae(gnd),
	.dataf(!\mainFsm|WideOr7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[5]~52 .extended_lut = "off";
defparam \ld_mux|out[5]~52 .lut_mask = 64'h333F333F000F000F;
defparam \ld_mux|out[5]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N42
cyclonev_lcell_comb \ld_mux|out[5]~53 (
// Equation(s):
// \ld_mux|out[5]~53_combout  = ( !\ld_mux|out[5]~52_combout  & ( (!\ld_mux|out[4]~42_combout ) # ((!\ld_mux|out[4]~41_combout  & ((!\alu|Add8~21_sumout ))) # (\ld_mux|out[4]~41_combout  & (!\alu|Add6~21_sumout ))) ) )

	.dataa(!\alu|Add6~21_sumout ),
	.datab(!\alu|Add8~21_sumout ),
	.datac(!\ld_mux|out[4]~42_combout ),
	.datad(!\ld_mux|out[4]~41_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[5]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[5]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[5]~53 .extended_lut = "off";
defparam \ld_mux|out[5]~53 .lut_mask = 64'hFCFAFCFA00000000;
defparam \ld_mux|out[5]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N51
cyclonev_lcell_comb \ld_mux|out[5]~49 (
// Equation(s):
// \ld_mux|out[5]~49_combout  = ( !\ld_mux|out[1]~4_combout  & ( \ld_mux|out[1]~3_combout  & ( !\muxA|Mux10~4_combout  $ (!\muxB|Mux10~4_combout ) ) ) ) # ( \ld_mux|out[1]~4_combout  & ( !\ld_mux|out[1]~3_combout  & ( (\muxB|Mux10~4_combout ) # 
// (\muxA|Mux10~4_combout ) ) ) ) # ( !\ld_mux|out[1]~4_combout  & ( !\ld_mux|out[1]~3_combout  & ( (\muxA|Mux10~4_combout  & \muxB|Mux10~4_combout ) ) ) )

	.dataa(!\muxA|Mux10~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxB|Mux10~4_combout ),
	.datae(!\ld_mux|out[1]~4_combout ),
	.dataf(!\ld_mux|out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[5]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[5]~49 .extended_lut = "off";
defparam \ld_mux|out[5]~49 .lut_mask = 64'h005555FF55AA0000;
defparam \ld_mux|out[5]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \ld_mux|out[5]~50 (
// Equation(s):
// \ld_mux|out[5]~50_combout  = ( !\ld_mux|out[1]~11_combout  & ( \ld_mux|out[1]~10_combout  & ( !\muxA|Mux10~4_combout  ) ) ) # ( \ld_mux|out[1]~11_combout  & ( !\ld_mux|out[1]~10_combout  & ( \alu|Add5~21_sumout  ) ) ) # ( !\ld_mux|out[1]~11_combout  & ( 
// !\ld_mux|out[1]~10_combout  & ( \alu|Add0~21_sumout  ) ) )

	.dataa(!\alu|Add0~21_sumout ),
	.datab(!\alu|Add5~21_sumout ),
	.datac(!\muxA|Mux10~4_combout ),
	.datad(gnd),
	.datae(!\ld_mux|out[1]~11_combout ),
	.dataf(!\ld_mux|out[1]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[5]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[5]~50 .extended_lut = "off";
defparam \ld_mux|out[5]~50 .lut_mask = 64'h55553333F0F00000;
defparam \ld_mux|out[5]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N54
cyclonev_lcell_comb \ld_mux|out[5]~51 (
// Equation(s):
// \ld_mux|out[5]~51_combout  = ( \ld_mux|out[9]~38_combout  & ( \ld_mux|out[5]~50_combout  ) ) # ( !\ld_mux|out[9]~38_combout  & ( \ld_mux|out[5]~50_combout  & ( (\ld_mux|out[5]~49_combout  & \ld_mux|out[4]~36_combout ) ) ) ) # ( \ld_mux|out[9]~38_combout  
// & ( !\ld_mux|out[5]~50_combout  & ( (\ld_mux|out[5]~49_combout  & \ld_mux|out[4]~36_combout ) ) ) ) # ( !\ld_mux|out[9]~38_combout  & ( !\ld_mux|out[5]~50_combout  & ( (\ld_mux|out[5]~49_combout  & \ld_mux|out[4]~36_combout ) ) ) )

	.dataa(!\ld_mux|out[5]~49_combout ),
	.datab(!\ld_mux|out[4]~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ld_mux|out[9]~38_combout ),
	.dataf(!\ld_mux|out[5]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[5]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[5]~51 .extended_lut = "off";
defparam \ld_mux|out[5]~51 .lut_mask = 64'h111111111111FFFF;
defparam \ld_mux|out[5]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \ld_mux|out[5]~54 (
// Equation(s):
// \ld_mux|out[5]~54_combout  = ( \ld_mux|out[5]~53_combout  & ( \ld_mux|out[5]~51_combout  & ( \ld_mux|out[4]~40_combout  ) ) ) # ( !\ld_mux|out[5]~53_combout  & ( \ld_mux|out[5]~51_combout  ) ) # ( \ld_mux|out[5]~53_combout  & ( !\ld_mux|out[5]~51_combout  
// & ( (\ld_mux|out[4]~40_combout  & (\ld_mux|out[5]~48_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout )) ) ) ) # ( !\ld_mux|out[5]~53_combout  & ( !\ld_mux|out[5]~51_combout  ) )

	.dataa(!\ld_mux|out[4]~40_combout ),
	.datab(!\ld_mux|out[5]~48_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\ld_mux|out[5]~53_combout ),
	.dataf(!\ld_mux|out[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[5]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[5]~54 .extended_lut = "off";
defparam \ld_mux|out[5]~54 .lut_mask = 64'hFFFF0101FFFF5555;
defparam \ld_mux|out[5]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N33
cyclonev_lcell_comb \reg_bank|Inst8|r[5]~feeder (
// Equation(s):
// \reg_bank|Inst8|r[5]~feeder_combout  = ( \ld_mux|out[5]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[5]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst8|r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst8|r[5]~feeder .extended_lut = "off";
defparam \reg_bank|Inst8|r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst8|r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y14_N35
dffeas \reg_bank|Inst8|r[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst8|r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[5] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \muxB|Mux10~0 (
// Equation(s):
// \muxB|Mux10~0_combout  = ( \reg_bank|Inst4|r [5] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst12|r [5]) ) ) ) # ( !\reg_bank|Inst4|r [5] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst12|r [5] & 
// \mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst4|r [5] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst0|r [5]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst8|r [5])) ) ) ) # ( !\reg_bank|Inst4|r 
// [5] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst0|r [5]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst8|r [5])) ) ) )

	.dataa(!\reg_bank|Inst8|r [5]),
	.datab(!\reg_bank|Inst12|r [5]),
	.datac(!\reg_bank|Inst0|r [5]),
	.datad(!\mainFsm|Selector27~0_combout ),
	.datae(!\reg_bank|Inst4|r [5]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux10~0 .extended_lut = "off";
defparam \muxB|Mux10~0 .lut_mask = 64'h0F550F550033FF33;
defparam \muxB|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N6
cyclonev_lcell_comb \muxB|Mux10~2 (
// Equation(s):
// \muxB|Mux10~2_combout  = ( \reg_bank|Inst14|r [5] & ( \mainFsm|Selector28~0_combout  & ( (\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst6|r [5]) ) ) ) # ( !\reg_bank|Inst14|r [5] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst6|r [5] & 
// !\mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst14|r [5] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst2|r [5]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst10|r [5])) ) ) ) # ( 
// !\reg_bank|Inst14|r [5] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst2|r [5]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst10|r [5])) ) ) )

	.dataa(!\reg_bank|Inst10|r [5]),
	.datab(!\reg_bank|Inst6|r [5]),
	.datac(!\mainFsm|Selector27~0_combout ),
	.datad(!\reg_bank|Inst2|r [5]),
	.datae(!\reg_bank|Inst14|r [5]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux10~2 .extended_lut = "off";
defparam \muxB|Mux10~2 .lut_mask = 64'h05F505F530303F3F;
defparam \muxB|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N54
cyclonev_lcell_comb \muxB|Mux10~1 (
// Equation(s):
// \muxB|Mux10~1_combout  = ( \reg_bank|Inst5|r [5] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst13|r [5]) ) ) ) # ( !\reg_bank|Inst5|r [5] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst13|r [5] & 
// \mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst5|r [5] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst1|r [5]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst9|r [5])) ) ) ) # ( !\reg_bank|Inst5|r 
// [5] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst1|r [5]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst9|r [5])) ) ) )

	.dataa(!\reg_bank|Inst9|r [5]),
	.datab(!\reg_bank|Inst13|r [5]),
	.datac(!\mainFsm|Selector27~0_combout ),
	.datad(!\reg_bank|Inst1|r [5]),
	.datae(!\reg_bank|Inst5|r [5]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux10~1 .extended_lut = "off";
defparam \muxB|Mux10~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \muxB|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N9
cyclonev_lcell_comb \muxB|Mux10~3 (
// Equation(s):
// \muxB|Mux10~3_combout  = ( \mainFsm|Selector27~0_combout  & ( \mainFsm|Selector28~0_combout  & ( \reg_bank|Inst15|r [5] ) ) ) # ( !\mainFsm|Selector27~0_combout  & ( \mainFsm|Selector28~0_combout  & ( \reg_bank|Inst7|r [5] ) ) ) # ( 
// \mainFsm|Selector27~0_combout  & ( !\mainFsm|Selector28~0_combout  & ( \reg_bank|Inst11|r [5] ) ) ) # ( !\mainFsm|Selector27~0_combout  & ( !\mainFsm|Selector28~0_combout  & ( \reg_bank|Inst3|r [5] ) ) )

	.dataa(!\reg_bank|Inst7|r [5]),
	.datab(!\reg_bank|Inst11|r [5]),
	.datac(!\reg_bank|Inst3|r [5]),
	.datad(!\reg_bank|Inst15|r [5]),
	.datae(!\mainFsm|Selector27~0_combout ),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux10~3 .extended_lut = "off";
defparam \muxB|Mux10~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \muxB|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N24
cyclonev_lcell_comb \muxB|Mux10~4 (
// Equation(s):
// \muxB|Mux10~4_combout  = ( \muxB|Mux10~1_combout  & ( \muxB|Mux10~3_combout  & ( ((!\mainFsm|Selector29~0_combout  & (\muxB|Mux10~0_combout )) # (\mainFsm|Selector29~0_combout  & ((\muxB|Mux10~2_combout )))) # (\mainFsm|Selector30~0_combout ) ) ) ) # ( 
// !\muxB|Mux10~1_combout  & ( \muxB|Mux10~3_combout  & ( (!\mainFsm|Selector29~0_combout  & (!\mainFsm|Selector30~0_combout  & (\muxB|Mux10~0_combout ))) # (\mainFsm|Selector29~0_combout  & (((\muxB|Mux10~2_combout )) # (\mainFsm|Selector30~0_combout ))) ) 
// ) ) # ( \muxB|Mux10~1_combout  & ( !\muxB|Mux10~3_combout  & ( (!\mainFsm|Selector29~0_combout  & (((\muxB|Mux10~0_combout )) # (\mainFsm|Selector30~0_combout ))) # (\mainFsm|Selector29~0_combout  & (!\mainFsm|Selector30~0_combout  & 
// ((\muxB|Mux10~2_combout )))) ) ) ) # ( !\muxB|Mux10~1_combout  & ( !\muxB|Mux10~3_combout  & ( (!\mainFsm|Selector30~0_combout  & ((!\mainFsm|Selector29~0_combout  & (\muxB|Mux10~0_combout )) # (\mainFsm|Selector29~0_combout  & ((\muxB|Mux10~2_combout 
// ))))) ) ) )

	.dataa(!\mainFsm|Selector29~0_combout ),
	.datab(!\mainFsm|Selector30~0_combout ),
	.datac(!\muxB|Mux10~0_combout ),
	.datad(!\muxB|Mux10~2_combout ),
	.datae(!\muxB|Mux10~1_combout ),
	.dataf(!\muxB|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux10~4 .extended_lut = "off";
defparam \muxB|Mux10~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \muxB|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \data_b[5]~input (
	.i(data_b[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[5]~input_o ));
// synopsys translate_off
defparam \data_b[5]~input .bus_hold = "false";
defparam \data_b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux10~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[5]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux10~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[5]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux10~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[5]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux10~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[5]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N51
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~portadataout ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1])) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1])) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~portadataout  & ( 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h0145236789CDABEF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux10~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[5]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux10~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[5]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux10~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[5]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux10~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[5]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N48
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [0]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~portadataout )))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] 
// & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \ld_mux|out[1]~11 (
// Equation(s):
// \ld_mux|out[1]~11_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ) # (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ))) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~11 .extended_lut = "off";
defparam \ld_mux|out[1]~11 .lut_mask = 64'h3333333333303330;
defparam \ld_mux|out[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \ld_mux|out[12]~77 (
// Equation(s):
// \ld_mux|out[12]~77_combout  = (!\ld_mux|out[1]~11_combout  & \ld_mux|out[1]~10_combout )

	.dataa(!\ld_mux|out[1]~11_combout ),
	.datab(gnd),
	.datac(!\ld_mux|out[1]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[12]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[12]~77 .extended_lut = "off";
defparam \ld_mux|out[12]~77 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \ld_mux|out[12]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N45
cyclonev_lcell_comb \ld_mux|out[9]~78 (
// Equation(s):
// \ld_mux|out[9]~78_combout  = ( \ld_mux|out[1]~3_combout  & ( (!\ld_mux|out[1]~4_combout  & (!\muxA|Mux6~4_combout  $ (!\muxB|Mux6~4_combout ))) ) ) # ( !\ld_mux|out[1]~3_combout  & ( (!\muxA|Mux6~4_combout  & (\muxB|Mux6~4_combout  & 
// \ld_mux|out[1]~4_combout )) # (\muxA|Mux6~4_combout  & ((\ld_mux|out[1]~4_combout ) # (\muxB|Mux6~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\muxA|Mux6~4_combout ),
	.datac(!\muxB|Mux6~4_combout ),
	.datad(!\ld_mux|out[1]~4_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[9]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[9]~78 .extended_lut = "off";
defparam \ld_mux|out[9]~78 .lut_mask = 64'h033F033F3C003C00;
defparam \ld_mux|out[9]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \ld_mux|out[9]~79 (
// Equation(s):
// \ld_mux|out[9]~79_combout  = ( \muxA|Mux6~4_combout  & ( (\ld_mux|out[4]~36_combout  & \ld_mux|out[9]~78_combout ) ) ) # ( !\muxA|Mux6~4_combout  & ( (!\ld_mux|out[4]~36_combout  & (\ld_mux|out[12]~77_combout  & ((\ld_mux|out[9]~38_combout )))) # 
// (\ld_mux|out[4]~36_combout  & (((\ld_mux|out[12]~77_combout  & \ld_mux|out[9]~38_combout )) # (\ld_mux|out[9]~78_combout ))) ) )

	.dataa(!\ld_mux|out[4]~36_combout ),
	.datab(!\ld_mux|out[12]~77_combout ),
	.datac(!\ld_mux|out[9]~78_combout ),
	.datad(!\ld_mux|out[9]~38_combout ),
	.datae(gnd),
	.dataf(!\muxA|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[9]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[9]~79 .extended_lut = "off";
defparam \ld_mux|out[9]~79 .lut_mask = 64'h0537053705050505;
defparam \ld_mux|out[9]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N54
cyclonev_lcell_comb \alu|ShiftLeft0~10 (
// Equation(s):
// \alu|ShiftLeft0~10_combout  = ( \muxA|Mux9~4_combout  & ( \muxB|Mux15~4_combout  & ( (\muxB|Mux14~4_combout ) # (\muxA|Mux7~4_combout ) ) ) ) # ( !\muxA|Mux9~4_combout  & ( \muxB|Mux15~4_combout  & ( (\muxA|Mux7~4_combout  & !\muxB|Mux14~4_combout ) ) ) ) 
// # ( \muxA|Mux9~4_combout  & ( !\muxB|Mux15~4_combout  & ( (!\muxB|Mux14~4_combout  & (\muxA|Mux6~4_combout )) # (\muxB|Mux14~4_combout  & ((\muxA|Mux8~4_combout ))) ) ) ) # ( !\muxA|Mux9~4_combout  & ( !\muxB|Mux15~4_combout  & ( (!\muxB|Mux14~4_combout  
// & (\muxA|Mux6~4_combout )) # (\muxB|Mux14~4_combout  & ((\muxA|Mux8~4_combout ))) ) ) )

	.dataa(!\muxA|Mux6~4_combout ),
	.datab(!\muxA|Mux8~4_combout ),
	.datac(!\muxA|Mux7~4_combout ),
	.datad(!\muxB|Mux14~4_combout ),
	.datae(!\muxA|Mux9~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~10 .extended_lut = "off";
defparam \alu|ShiftLeft0~10 .lut_mask = 64'h553355330F000FFF;
defparam \alu|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N30
cyclonev_lcell_comb \ld_mux|out[9]~74 (
// Equation(s):
// \ld_mux|out[9]~74_combout  = ( \muxB|Mux12~4_combout  & ( \alu|Selector15~12_combout  & ( (\alu|ShiftLeft0~2_combout  & !\muxB|Mux13~4_combout ) ) ) ) # ( !\muxB|Mux12~4_combout  & ( \alu|Selector15~12_combout  & ( (!\muxB|Mux13~4_combout  & 
// ((\alu|ShiftLeft0~10_combout ))) # (\muxB|Mux13~4_combout  & (\alu|ShiftLeft0~6_combout )) ) ) )

	.dataa(!\alu|ShiftLeft0~6_combout ),
	.datab(!\alu|ShiftLeft0~2_combout ),
	.datac(!\alu|ShiftLeft0~10_combout ),
	.datad(!\muxB|Mux13~4_combout ),
	.datae(!\muxB|Mux12~4_combout ),
	.dataf(!\alu|Selector15~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[9]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[9]~74 .extended_lut = "off";
defparam \ld_mux|out[9]~74 .lut_mask = 64'h000000000F553300;
defparam \ld_mux|out[9]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N30
cyclonev_lcell_comb \ld_mux|out[11]~72 (
// Equation(s):
// \ld_mux|out[11]~72_combout  = ( \alu|ShiftLeft0~1_combout  & ( \alu|Selector15~6_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ((!\alu|Selector15~2_combout ) # ((!\alu|Selector15~5_combout ) # 
// (\muxB|Mux0~4_combout )))) ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( \alu|Selector15~6_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) ) ) # ( \alu|ShiftLeft0~1_combout  & ( !\alu|Selector15~6_combout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) ) ) # ( !\alu|ShiftLeft0~1_combout  & ( !\alu|Selector15~6_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\alu|Selector15~2_combout ),
	.datab(!\muxB|Mux0~4_combout ),
	.datac(!\alu|Selector15~5_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\alu|ShiftLeft0~1_combout ),
	.dataf(!\alu|Selector15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[11]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[11]~72 .extended_lut = "off";
defparam \ld_mux|out[11]~72 .lut_mask = 64'h00FF00FF00FF00FB;
defparam \ld_mux|out[11]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \ld_mux|out[11]~73 (
// Equation(s):
// \ld_mux|out[11]~73_combout  = ( \alu|Selector15~11_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ((!\muxB|Mux13~4_combout ) # (\muxB|Mux12~4_combout ))) ) ) # ( !\alu|Selector15~11_combout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\muxB|Mux12~4_combout ),
	.datad(!\muxB|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\alu|Selector15~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[11]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[11]~73 .extended_lut = "off";
defparam \ld_mux|out[11]~73 .lut_mask = 64'h3333333333033303;
defparam \ld_mux|out[11]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N6
cyclonev_lcell_comb \ld_mux|out[9]~75 (
// Equation(s):
// \ld_mux|out[9]~75_combout  = ( \alu|ShiftRight0~5_combout  & ( \ld_mux|out[11]~73_combout  & ( !\ld_mux|out[11]~72_combout  ) ) ) # ( \alu|ShiftRight0~5_combout  & ( !\ld_mux|out[11]~73_combout  & ( (!\ld_mux|out[11]~72_combout  & 
// ((\ld_mux|out[9]~74_combout ))) # (\ld_mux|out[11]~72_combout  & (\alu|ShiftRight0~7_combout )) ) ) ) # ( !\alu|ShiftRight0~5_combout  & ( !\ld_mux|out[11]~73_combout  & ( (!\ld_mux|out[11]~72_combout  & ((\ld_mux|out[9]~74_combout ))) # 
// (\ld_mux|out[11]~72_combout  & (\alu|ShiftRight0~7_combout )) ) ) )

	.dataa(!\alu|ShiftRight0~7_combout ),
	.datab(!\ld_mux|out[9]~74_combout ),
	.datac(!\ld_mux|out[11]~72_combout ),
	.datad(gnd),
	.datae(!\alu|ShiftRight0~5_combout ),
	.dataf(!\ld_mux|out[11]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[9]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[9]~75 .extended_lut = "off";
defparam \ld_mux|out[9]~75 .lut_mask = 64'h353535350000F0F0;
defparam \ld_mux|out[9]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \alu|Add3~37 (
// Equation(s):
// \alu|Add3~37_sumout  = SUM(( \muxA|Mux6~4_combout  ) + ( GND ) + ( \alu|Add3~34  ))
// \alu|Add3~38  = CARRY(( \muxA|Mux6~4_combout  ) + ( GND ) + ( \alu|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxA|Mux6~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~37_sumout ),
	.cout(\alu|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~37 .extended_lut = "off";
defparam \alu|Add3~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \alu|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \ld_mux|out[9]~80 (
// Equation(s):
// \ld_mux|out[9]~80_combout  = ( \ld_mux|out[4]~43_combout  & ( \alu|Add3~37_sumout  ) ) # ( !\ld_mux|out[4]~43_combout  & ( \alu|Add3~37_sumout  & ( (!\mainFsm|WideOr7~combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ) ) 
// ) ) # ( \ld_mux|out[4]~43_combout  & ( !\alu|Add3~37_sumout  & ( (!\mainFsm|WideOr7~combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ) ) ) ) # ( !\ld_mux|out[4]~43_combout  & ( !\alu|Add3~37_sumout  & ( 
// (!\mainFsm|WideOr7~combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\mainFsm|WideOr7~combout ),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\ld_mux|out[4]~43_combout ),
	.dataf(!\alu|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[9]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[9]~80 .extended_lut = "off";
defparam \ld_mux|out[9]~80 .lut_mask = 64'h0A0A0A0A0A0AFFFF;
defparam \ld_mux|out[9]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N39
cyclonev_lcell_comb \ld_mux|out[9]~81 (
// Equation(s):
// \ld_mux|out[9]~81_combout  = ( \alu|Add6~37_sumout  & ( !\ld_mux|out[9]~80_combout  & ( (!\ld_mux|out[4]~42_combout ) # ((!\alu|Add8~37_sumout  & !\ld_mux|out[4]~41_combout )) ) ) ) # ( !\alu|Add6~37_sumout  & ( !\ld_mux|out[9]~80_combout  & ( 
// (!\alu|Add8~37_sumout ) # ((!\ld_mux|out[4]~42_combout ) # (\ld_mux|out[4]~41_combout )) ) ) )

	.dataa(gnd),
	.datab(!\alu|Add8~37_sumout ),
	.datac(!\ld_mux|out[4]~41_combout ),
	.datad(!\ld_mux|out[4]~42_combout ),
	.datae(!\alu|Add6~37_sumout ),
	.dataf(!\ld_mux|out[9]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[9]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[9]~81 .extended_lut = "off";
defparam \ld_mux|out[9]~81 .lut_mask = 64'hFFCFFFC000000000;
defparam \ld_mux|out[9]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N12
cyclonev_lcell_comb \ld_mux|out[9]~76 (
// Equation(s):
// \ld_mux|out[9]~76_combout  = ( !\ld_mux|out[1]~10_combout  & ( \alu|Add0~37_sumout  & ( (\ld_mux|out[9]~38_combout  & ((!\ld_mux|out[1]~11_combout ) # (\alu|Add5~37_sumout ))) ) ) ) # ( !\ld_mux|out[1]~10_combout  & ( !\alu|Add0~37_sumout  & ( 
// (\alu|Add5~37_sumout  & (\ld_mux|out[1]~11_combout  & \ld_mux|out[9]~38_combout )) ) ) )

	.dataa(gnd),
	.datab(!\alu|Add5~37_sumout ),
	.datac(!\ld_mux|out[1]~11_combout ),
	.datad(!\ld_mux|out[9]~38_combout ),
	.datae(!\ld_mux|out[1]~10_combout ),
	.dataf(!\alu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[9]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[9]~76 .extended_lut = "off";
defparam \ld_mux|out[9]~76 .lut_mask = 64'h0003000000F30000;
defparam \ld_mux|out[9]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N48
cyclonev_lcell_comb \ld_mux|out[9]~82 (
// Equation(s):
// \ld_mux|out[9]~82_combout  = ( \ld_mux|out[9]~81_combout  & ( \ld_mux|out[9]~76_combout  & ( \ld_mux|out[4]~40_combout  ) ) ) # ( !\ld_mux|out[9]~81_combout  & ( \ld_mux|out[9]~76_combout  ) ) # ( \ld_mux|out[9]~81_combout  & ( !\ld_mux|out[9]~76_combout  
// & ( (\ld_mux|out[4]~40_combout  & (((\ld_mux|out[9]~75_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout )) # (\ld_mux|out[9]~79_combout ))) ) ) ) # ( !\ld_mux|out[9]~81_combout  & ( !\ld_mux|out[9]~76_combout  ) )

	.dataa(!\ld_mux|out[9]~79_combout ),
	.datab(!\ld_mux|out[9]~75_combout ),
	.datac(!\ld_mux|out[4]~40_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(!\ld_mux|out[9]~81_combout ),
	.dataf(!\ld_mux|out[9]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[9]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[9]~82 .extended_lut = "off";
defparam \ld_mux|out[9]~82 .lut_mask = 64'hFFFF0507FFFF0F0F;
defparam \ld_mux|out[9]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N13
dffeas \reg_bank|Inst1|r[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[9]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[9] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N42
cyclonev_lcell_comb \muxB|Mux6~1 (
// Equation(s):
// \muxB|Mux6~1_combout  = ( \reg_bank|Inst5|r [9] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst13|r [9]) ) ) ) # ( !\reg_bank|Inst5|r [9] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst13|r [9] & 
// \mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst5|r [9] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst1|r [9])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst9|r [9]))) ) ) ) # ( !\reg_bank|Inst5|r 
// [9] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst1|r [9])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst9|r [9]))) ) ) )

	.dataa(!\reg_bank|Inst1|r [9]),
	.datab(!\reg_bank|Inst13|r [9]),
	.datac(!\reg_bank|Inst9|r [9]),
	.datad(!\mainFsm|Selector27~0_combout ),
	.datae(!\reg_bank|Inst5|r [9]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux6~1 .extended_lut = "off";
defparam \muxB|Mux6~1 .lut_mask = 64'h550F550F0033FF33;
defparam \muxB|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N30
cyclonev_lcell_comb \muxB|Mux6~3 (
// Equation(s):
// \muxB|Mux6~3_combout  = ( \reg_bank|Inst7|r [9] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst15|r [9]) ) ) ) # ( !\reg_bank|Inst7|r [9] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst15|r [9] & 
// \mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst7|r [9] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst3|r [9])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst11|r [9]))) ) ) ) # ( 
// !\reg_bank|Inst7|r [9] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst3|r [9])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst11|r [9]))) ) ) )

	.dataa(!\reg_bank|Inst15|r [9]),
	.datab(!\reg_bank|Inst3|r [9]),
	.datac(!\reg_bank|Inst11|r [9]),
	.datad(!\mainFsm|Selector27~0_combout ),
	.datae(!\reg_bank|Inst7|r [9]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux6~3 .extended_lut = "off";
defparam \muxB|Mux6~3 .lut_mask = 64'h330F330F0055FF55;
defparam \muxB|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N36
cyclonev_lcell_comb \muxB|Mux6~0 (
// Equation(s):
// \muxB|Mux6~0_combout  = ( \reg_bank|Inst4|r [9] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst12|r [9]) ) ) ) # ( !\reg_bank|Inst4|r [9] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst12|r [9] & 
// \mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst4|r [9] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst0|r [9]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst8|r [9])) ) ) ) # ( !\reg_bank|Inst4|r 
// [9] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst0|r [9]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst8|r [9])) ) ) )

	.dataa(!\reg_bank|Inst8|r [9]),
	.datab(!\reg_bank|Inst0|r [9]),
	.datac(!\reg_bank|Inst12|r [9]),
	.datad(!\mainFsm|Selector27~0_combout ),
	.datae(!\reg_bank|Inst4|r [9]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux6~0 .extended_lut = "off";
defparam \muxB|Mux6~0 .lut_mask = 64'h33553355000FFF0F;
defparam \muxB|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N30
cyclonev_lcell_comb \muxB|Mux6~2 (
// Equation(s):
// \muxB|Mux6~2_combout  = ( \reg_bank|Inst14|r [9] & ( \mainFsm|Selector28~0_combout  & ( (\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst6|r [9]) ) ) ) # ( !\reg_bank|Inst14|r [9] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst6|r [9] & 
// !\mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst14|r [9] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst2|r [9])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst10|r [9]))) ) ) ) # ( 
// !\reg_bank|Inst14|r [9] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst2|r [9])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst10|r [9]))) ) ) )

	.dataa(!\reg_bank|Inst6|r [9]),
	.datab(!\reg_bank|Inst2|r [9]),
	.datac(!\mainFsm|Selector27~0_combout ),
	.datad(!\reg_bank|Inst10|r [9]),
	.datae(!\reg_bank|Inst14|r [9]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux6~2 .extended_lut = "off";
defparam \muxB|Mux6~2 .lut_mask = 64'h303F303F50505F5F;
defparam \muxB|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N15
cyclonev_lcell_comb \muxB|Mux6~4 (
// Equation(s):
// \muxB|Mux6~4_combout  = ( \muxB|Mux6~0_combout  & ( \muxB|Mux6~2_combout  & ( (!\mainFsm|Selector30~0_combout ) # ((!\mainFsm|Selector29~0_combout  & (\muxB|Mux6~1_combout )) # (\mainFsm|Selector29~0_combout  & ((\muxB|Mux6~3_combout )))) ) ) ) # ( 
// !\muxB|Mux6~0_combout  & ( \muxB|Mux6~2_combout  & ( (!\mainFsm|Selector29~0_combout  & (\muxB|Mux6~1_combout  & ((\mainFsm|Selector30~0_combout )))) # (\mainFsm|Selector29~0_combout  & (((!\mainFsm|Selector30~0_combout ) # (\muxB|Mux6~3_combout )))) ) ) 
// ) # ( \muxB|Mux6~0_combout  & ( !\muxB|Mux6~2_combout  & ( (!\mainFsm|Selector29~0_combout  & (((!\mainFsm|Selector30~0_combout )) # (\muxB|Mux6~1_combout ))) # (\mainFsm|Selector29~0_combout  & (((\muxB|Mux6~3_combout  & \mainFsm|Selector30~0_combout 
// )))) ) ) ) # ( !\muxB|Mux6~0_combout  & ( !\muxB|Mux6~2_combout  & ( (\mainFsm|Selector30~0_combout  & ((!\mainFsm|Selector29~0_combout  & (\muxB|Mux6~1_combout )) # (\mainFsm|Selector29~0_combout  & ((\muxB|Mux6~3_combout ))))) ) ) )

	.dataa(!\mainFsm|Selector29~0_combout ),
	.datab(!\muxB|Mux6~1_combout ),
	.datac(!\muxB|Mux6~3_combout ),
	.datad(!\mainFsm|Selector30~0_combout ),
	.datae(!\muxB|Mux6~0_combout ),
	.dataf(!\muxB|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux6~4 .extended_lut = "off";
defparam \muxB|Mux6~4 .lut_mask = 64'h0027AA275527FF27;
defparam \muxB|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux6~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[9]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux6~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[9]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux6~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[9]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux6~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[9]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N6
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~portadataout 
// ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N54
cyclonev_lcell_comb \mainFsm|Decoder1~3 (
// Equation(s):
// \mainFsm|Decoder1~3_combout  = ( !\mainFsm|DOUT1 [0] & ( !\mainFsm|DOUT1 [1] & ( (!\mainFsm|DOUT1 [2] & (\mainFsm|DOUT1 [3] & \mainFsm|state.load2~q )) ) ) )

	.dataa(!\mainFsm|DOUT1 [2]),
	.datab(!\mainFsm|DOUT1 [3]),
	.datac(!\mainFsm|state.load2~q ),
	.datad(gnd),
	.datae(!\mainFsm|DOUT1 [0]),
	.dataf(!\mainFsm|DOUT1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Decoder1~3 .extended_lut = "off";
defparam \mainFsm|Decoder1~3 .lut_mask = 64'h0202000000000000;
defparam \mainFsm|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \reg_bank|Inst8|r[12]~0 (
// Equation(s):
// \reg_bank|Inst8|r[12]~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( \mainFsm|Decoder1~3_combout  ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( 
// \mainFsm|Decoder1~3_combout  ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( !\mainFsm|Decoder1~3_combout  & ( \reset~input_o  ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( 
// !\mainFsm|Decoder1~3_combout  & ( ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & (\mainFsm|Selector23~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ))) # (\reset~input_o ) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datab(!\mainFsm|Selector23~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.dataf(!\mainFsm|Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst8|r[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst8|r[12]~0 .extended_lut = "off";
defparam \reg_bank|Inst8|r[12]~0 .lut_mask = 64'h2F0F0F0FFFFFFFFF;
defparam \reg_bank|Inst8|r[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N11
dffeas \reg_bank|Inst8|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst8|r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N19
dffeas \reg_bank|Inst4|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[7]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N29
dffeas \reg_bank|Inst12|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[7]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N54
cyclonev_lcell_comb \muxA|Mux8~0 (
// Equation(s):
// \muxA|Mux8~0_combout  = ( \reg_bank|Inst0|r [7] & ( \mainFsm|Selector24~0_combout  & ( (\mainFsm|Selector23~1_combout ) # (\reg_bank|Inst8|r [7]) ) ) ) # ( !\reg_bank|Inst0|r [7] & ( \mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst8|r [7] & 
// !\mainFsm|Selector23~1_combout ) ) ) ) # ( \reg_bank|Inst0|r [7] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst12|r [7]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst4|r [7])) ) ) ) # ( 
// !\reg_bank|Inst0|r [7] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst12|r [7]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst4|r [7])) ) ) )

	.dataa(!\reg_bank|Inst8|r [7]),
	.datab(!\reg_bank|Inst4|r [7]),
	.datac(!\reg_bank|Inst12|r [7]),
	.datad(!\mainFsm|Selector23~1_combout ),
	.datae(!\reg_bank|Inst0|r [7]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux8~0 .extended_lut = "off";
defparam \muxA|Mux8~0 .lut_mask = 64'h0F330F33550055FF;
defparam \muxA|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N3
cyclonev_lcell_comb \reg_bank|Inst15|r[7]~feeder (
// Equation(s):
// \reg_bank|Inst15|r[7]~feeder_combout  = ( \ld_mux|out[7]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[7]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst15|r[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst15|r[7]~feeder .extended_lut = "off";
defparam \reg_bank|Inst15|r[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst15|r[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N5
dffeas \reg_bank|Inst15|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst15|r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N27
cyclonev_lcell_comb \reg_bank|Inst3|r[7]~feeder (
// Equation(s):
// \reg_bank|Inst3|r[7]~feeder_combout  = ( \ld_mux|out[7]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[7]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst3|r[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst3|r[7]~feeder .extended_lut = "off";
defparam \reg_bank|Inst3|r[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst3|r[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N29
dffeas \reg_bank|Inst3|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst3|r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N32
dffeas \reg_bank|Inst11|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[7]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N14
dffeas \reg_bank|Inst7|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[7]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \muxA|Mux8~3 (
// Equation(s):
// \muxA|Mux8~3_combout  = ( \reg_bank|Inst7|r [7] & ( \mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout ) # (\reg_bank|Inst3|r [7]) ) ) ) # ( !\reg_bank|Inst7|r [7] & ( \mainFsm|Selector23~1_combout  & ( (\mainFsm|Selector24~0_combout  & 
// \reg_bank|Inst3|r [7]) ) ) ) # ( \reg_bank|Inst7|r [7] & ( !\mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst15|r [7])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst11|r [7]))) ) ) ) # ( !\reg_bank|Inst7|r [7] & 
// ( !\mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst15|r [7])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst11|r [7]))) ) ) )

	.dataa(!\mainFsm|Selector24~0_combout ),
	.datab(!\reg_bank|Inst15|r [7]),
	.datac(!\reg_bank|Inst3|r [7]),
	.datad(!\reg_bank|Inst11|r [7]),
	.datae(!\reg_bank|Inst7|r [7]),
	.dataf(!\mainFsm|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux8~3 .extended_lut = "off";
defparam \muxA|Mux8~3 .lut_mask = 64'h227722770505AFAF;
defparam \muxA|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y13_N19
dffeas \reg_bank|Inst14|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[7]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N15
cyclonev_lcell_comb \reg_bank|Inst2|r[7]~feeder (
// Equation(s):
// \reg_bank|Inst2|r[7]~feeder_combout  = ( \ld_mux|out[7]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[7]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst2|r[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst2|r[7]~feeder .extended_lut = "off";
defparam \reg_bank|Inst2|r[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst2|r[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N17
dffeas \reg_bank|Inst2|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst2|r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N44
dffeas \reg_bank|Inst6|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[7]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y14_N13
dffeas \reg_bank|Inst10|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[7]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \muxA|Mux8~2 (
// Equation(s):
// \muxA|Mux8~2_combout  = ( \reg_bank|Inst10|r [7] & ( \mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout ) # (\reg_bank|Inst2|r [7]) ) ) ) # ( !\reg_bank|Inst10|r [7] & ( \mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst2|r [7] & 
// \mainFsm|Selector23~1_combout ) ) ) ) # ( \reg_bank|Inst10|r [7] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst14|r [7])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst6|r [7]))) ) ) ) # ( 
// !\reg_bank|Inst10|r [7] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst14|r [7])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst6|r [7]))) ) ) )

	.dataa(!\reg_bank|Inst14|r [7]),
	.datab(!\reg_bank|Inst2|r [7]),
	.datac(!\reg_bank|Inst6|r [7]),
	.datad(!\mainFsm|Selector23~1_combout ),
	.datae(!\reg_bank|Inst10|r [7]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux8~2 .extended_lut = "off";
defparam \muxA|Mux8~2 .lut_mask = 64'h550F550F0033FF33;
defparam \muxA|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N59
dffeas \reg_bank|Inst1|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[7]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N42
cyclonev_lcell_comb \reg_bank|Inst5|r[7]~feeder (
// Equation(s):
// \reg_bank|Inst5|r[7]~feeder_combout  = ( \ld_mux|out[7]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[7]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst5|r[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst5|r[7]~feeder .extended_lut = "off";
defparam \reg_bank|Inst5|r[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst5|r[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N44
dffeas \reg_bank|Inst5|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst5|r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N42
cyclonev_lcell_comb \reg_bank|Inst9|r[7]~feeder (
// Equation(s):
// \reg_bank|Inst9|r[7]~feeder_combout  = ( \ld_mux|out[7]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[7]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst9|r[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst9|r[7]~feeder .extended_lut = "off";
defparam \reg_bank|Inst9|r[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst9|r[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N44
dffeas \reg_bank|Inst9|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst9|r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \reg_bank|Inst13|r[7]~feeder (
// Equation(s):
// \reg_bank|Inst13|r[7]~feeder_combout  = ( \ld_mux|out[7]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[7]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst13|r[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst13|r[7]~feeder .extended_lut = "off";
defparam \reg_bank|Inst13|r[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst13|r[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N59
dffeas \reg_bank|Inst13|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst13|r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N57
cyclonev_lcell_comb \muxA|Mux8~1 (
// Equation(s):
// \muxA|Mux8~1_combout  = ( \mainFsm|Selector23~1_combout  & ( \mainFsm|Selector24~0_combout  & ( \reg_bank|Inst1|r [7] ) ) ) # ( !\mainFsm|Selector23~1_combout  & ( \mainFsm|Selector24~0_combout  & ( \reg_bank|Inst9|r [7] ) ) ) # ( 
// \mainFsm|Selector23~1_combout  & ( !\mainFsm|Selector24~0_combout  & ( \reg_bank|Inst5|r [7] ) ) ) # ( !\mainFsm|Selector23~1_combout  & ( !\mainFsm|Selector24~0_combout  & ( \reg_bank|Inst13|r [7] ) ) )

	.dataa(!\reg_bank|Inst1|r [7]),
	.datab(!\reg_bank|Inst5|r [7]),
	.datac(!\reg_bank|Inst9|r [7]),
	.datad(!\reg_bank|Inst13|r [7]),
	.datae(!\mainFsm|Selector23~1_combout ),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux8~1 .extended_lut = "off";
defparam \muxA|Mux8~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \muxA|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N51
cyclonev_lcell_comb \muxA|Mux8~4 (
// Equation(s):
// \muxA|Mux8~4_combout  = ( \muxA|Mux8~2_combout  & ( \muxA|Mux8~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (((\mainFsm|Selector25~1_combout ) # (\muxA|Mux8~3_combout )))) # (\mainFsm|Selector26~1_combout  & (((!\mainFsm|Selector25~1_combout )) # 
// (\muxA|Mux8~0_combout ))) ) ) ) # ( !\muxA|Mux8~2_combout  & ( \muxA|Mux8~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (((\mainFsm|Selector25~1_combout ) # (\muxA|Mux8~3_combout )))) # (\mainFsm|Selector26~1_combout  & (\muxA|Mux8~0_combout  & 
// ((\mainFsm|Selector25~1_combout )))) ) ) ) # ( \muxA|Mux8~2_combout  & ( !\muxA|Mux8~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (((\muxA|Mux8~3_combout  & !\mainFsm|Selector25~1_combout )))) # (\mainFsm|Selector26~1_combout  & 
// (((!\mainFsm|Selector25~1_combout )) # (\muxA|Mux8~0_combout ))) ) ) ) # ( !\muxA|Mux8~2_combout  & ( !\muxA|Mux8~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (((\muxA|Mux8~3_combout  & !\mainFsm|Selector25~1_combout )))) # 
// (\mainFsm|Selector26~1_combout  & (\muxA|Mux8~0_combout  & ((\mainFsm|Selector25~1_combout )))) ) ) )

	.dataa(!\muxA|Mux8~0_combout ),
	.datab(!\muxA|Mux8~3_combout ),
	.datac(!\mainFsm|Selector26~1_combout ),
	.datad(!\mainFsm|Selector25~1_combout ),
	.datae(!\muxA|Mux8~2_combout ),
	.dataf(!\muxA|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux8~4 .extended_lut = "off";
defparam \muxA|Mux8~4 .lut_mask = 64'h30053F0530F53FF5;
defparam \muxA|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N12
cyclonev_lcell_comb \alu|ShiftRight0~12 (
// Equation(s):
// \alu|ShiftRight0~12_combout  = ( \muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux5~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux7~4_combout  ) ) ) # ( \muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout 
//  & ( \muxA|Mux6~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  & ( \muxA|Mux8~4_combout  ) ) )

	.dataa(!\muxA|Mux8~4_combout ),
	.datab(!\muxA|Mux6~4_combout ),
	.datac(!\muxA|Mux7~4_combout ),
	.datad(!\muxA|Mux5~4_combout ),
	.datae(!\muxB|Mux14~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~12 .extended_lut = "off";
defparam \alu|ShiftRight0~12 .lut_mask = 64'h555533330F0F00FF;
defparam \alu|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N36
cyclonev_lcell_comb \ld_mux|out[7]~63 (
// Equation(s):
// \ld_mux|out[7]~63_combout  = ( \muxB|Mux12~4_combout  & ( \alu|Selector15~11_combout  & ( (!\muxB|Mux13~4_combout  & \alu|ShiftRight0~13_combout ) ) ) ) # ( !\muxB|Mux12~4_combout  & ( \alu|Selector15~11_combout  & ( (!\muxB|Mux13~4_combout  & 
// ((\alu|ShiftRight0~12_combout ))) # (\muxB|Mux13~4_combout  & (\alu|ShiftRight0~11_combout )) ) ) )

	.dataa(!\alu|ShiftRight0~11_combout ),
	.datab(!\alu|ShiftRight0~12_combout ),
	.datac(!\muxB|Mux13~4_combout ),
	.datad(!\alu|ShiftRight0~13_combout ),
	.datae(!\muxB|Mux12~4_combout ),
	.dataf(!\alu|Selector15~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[7]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[7]~63 .extended_lut = "off";
defparam \ld_mux|out[7]~63 .lut_mask = 64'h00000000353500F0;
defparam \ld_mux|out[7]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N3
cyclonev_lcell_comb \alu|ShiftLeft0~8 (
// Equation(s):
// \alu|ShiftLeft0~8_combout  = ( \muxB|Mux15~4_combout  & ( \muxB|Mux14~4_combout  & ( \muxA|Mux11~4_combout  ) ) ) # ( !\muxB|Mux15~4_combout  & ( \muxB|Mux14~4_combout  & ( \muxA|Mux10~4_combout  ) ) ) # ( \muxB|Mux15~4_combout  & ( !\muxB|Mux14~4_combout 
//  & ( \muxA|Mux9~4_combout  ) ) ) # ( !\muxB|Mux15~4_combout  & ( !\muxB|Mux14~4_combout  & ( \muxA|Mux8~4_combout  ) ) )

	.dataa(!\muxA|Mux8~4_combout ),
	.datab(!\muxA|Mux11~4_combout ),
	.datac(!\muxA|Mux9~4_combout ),
	.datad(!\muxA|Mux10~4_combout ),
	.datae(!\muxB|Mux15~4_combout ),
	.dataf(!\muxB|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~8 .extended_lut = "off";
defparam \alu|ShiftLeft0~8 .lut_mask = 64'h55550F0F00FF3333;
defparam \alu|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \ld_mux|out[7]~64 (
// Equation(s):
// \ld_mux|out[7]~64_combout  = ( \alu|ShiftLeft0~8_combout  & ( \ld_mux|out[4]~31_combout  & ( (\alu|ShiftLeft0~4_combout  & !\ld_mux|out[4]~32_combout ) ) ) ) # ( !\alu|ShiftLeft0~8_combout  & ( \ld_mux|out[4]~31_combout  & ( (\alu|ShiftLeft0~4_combout  & 
// !\ld_mux|out[4]~32_combout ) ) ) ) # ( \alu|ShiftLeft0~8_combout  & ( !\ld_mux|out[4]~31_combout  & ( (\ld_mux|out[4]~32_combout ) # (\ld_mux|out[7]~63_combout ) ) ) ) # ( !\alu|ShiftLeft0~8_combout  & ( !\ld_mux|out[4]~31_combout  & ( 
// (\ld_mux|out[7]~63_combout  & !\ld_mux|out[4]~32_combout ) ) ) )

	.dataa(!\ld_mux|out[7]~63_combout ),
	.datab(!\alu|ShiftLeft0~4_combout ),
	.datac(!\ld_mux|out[4]~32_combout ),
	.datad(gnd),
	.datae(!\alu|ShiftLeft0~8_combout ),
	.dataf(!\ld_mux|out[4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[7]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[7]~64 .extended_lut = "off";
defparam \ld_mux|out[7]~64 .lut_mask = 64'h50505F5F30303030;
defparam \ld_mux|out[7]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \ld_mux|out[7]~68 (
// Equation(s):
// \ld_mux|out[7]~68_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( (!\mainFsm|WideOr7~combout ) # ((\ld_mux|out[4]~43_combout  & \alu|Add3~29_sumout )) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( (\ld_mux|out[4]~43_combout  & \alu|Add3~29_sumout ) ) )

	.dataa(gnd),
	.datab(!\mainFsm|WideOr7~combout ),
	.datac(!\ld_mux|out[4]~43_combout ),
	.datad(!\alu|Add3~29_sumout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[7]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[7]~68 .extended_lut = "off";
defparam \ld_mux|out[7]~68 .lut_mask = 64'h000F000FCCCFCCCF;
defparam \ld_mux|out[7]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \ld_mux|out[7]~69 (
// Equation(s):
// \ld_mux|out[7]~69_combout  = ( !\ld_mux|out[7]~68_combout  & ( (!\ld_mux|out[4]~42_combout ) # ((!\ld_mux|out[4]~41_combout  & (!\alu|Add8~29_sumout )) # (\ld_mux|out[4]~41_combout  & ((!\alu|Add6~29_sumout )))) ) )

	.dataa(!\alu|Add8~29_sumout ),
	.datab(!\ld_mux|out[4]~42_combout ),
	.datac(!\alu|Add6~29_sumout ),
	.datad(!\ld_mux|out[4]~41_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[7]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[7]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[7]~69 .extended_lut = "off";
defparam \ld_mux|out[7]~69 .lut_mask = 64'hEEFCEEFC00000000;
defparam \ld_mux|out[7]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N36
cyclonev_lcell_comb \ld_mux|out[7]~65 (
// Equation(s):
// \ld_mux|out[7]~65_combout  = ( !\ld_mux|out[1]~4_combout  & ( \ld_mux|out[1]~3_combout  & ( !\muxA|Mux8~4_combout  $ (!\muxB|Mux8~4_combout ) ) ) ) # ( \ld_mux|out[1]~4_combout  & ( !\ld_mux|out[1]~3_combout  & ( (\muxB|Mux8~4_combout ) # 
// (\muxA|Mux8~4_combout ) ) ) ) # ( !\ld_mux|out[1]~4_combout  & ( !\ld_mux|out[1]~3_combout  & ( (\muxA|Mux8~4_combout  & \muxB|Mux8~4_combout ) ) ) )

	.dataa(!\muxA|Mux8~4_combout ),
	.datab(gnd),
	.datac(!\muxB|Mux8~4_combout ),
	.datad(gnd),
	.datae(!\ld_mux|out[1]~4_combout ),
	.dataf(!\ld_mux|out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[7]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[7]~65 .extended_lut = "off";
defparam \ld_mux|out[7]~65 .lut_mask = 64'h05055F5F5A5A0000;
defparam \ld_mux|out[7]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N18
cyclonev_lcell_comb \ld_mux|out[7]~66 (
// Equation(s):
// \ld_mux|out[7]~66_combout  = ( \ld_mux|out[1]~10_combout  & ( \alu|Add0~29_sumout  & ( (!\muxA|Mux8~4_combout  & !\ld_mux|out[1]~11_combout ) ) ) ) # ( !\ld_mux|out[1]~10_combout  & ( \alu|Add0~29_sumout  & ( (!\ld_mux|out[1]~11_combout ) # 
// (\alu|Add5~29_sumout ) ) ) ) # ( \ld_mux|out[1]~10_combout  & ( !\alu|Add0~29_sumout  & ( (!\muxA|Mux8~4_combout  & !\ld_mux|out[1]~11_combout ) ) ) ) # ( !\ld_mux|out[1]~10_combout  & ( !\alu|Add0~29_sumout  & ( (\alu|Add5~29_sumout  & 
// \ld_mux|out[1]~11_combout ) ) ) )

	.dataa(!\muxA|Mux8~4_combout ),
	.datab(!\alu|Add5~29_sumout ),
	.datac(!\ld_mux|out[1]~11_combout ),
	.datad(gnd),
	.datae(!\ld_mux|out[1]~10_combout ),
	.dataf(!\alu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[7]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[7]~66 .extended_lut = "off";
defparam \ld_mux|out[7]~66 .lut_mask = 64'h0303A0A0F3F3A0A0;
defparam \ld_mux|out[7]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N24
cyclonev_lcell_comb \ld_mux|out[7]~67 (
// Equation(s):
// \ld_mux|out[7]~67_combout  = ( \ld_mux|out[4]~36_combout  & ( \ld_mux|out[7]~66_combout  & ( (\ld_mux|out[9]~38_combout ) # (\ld_mux|out[7]~65_combout ) ) ) ) # ( !\ld_mux|out[4]~36_combout  & ( \ld_mux|out[7]~66_combout  & ( \ld_mux|out[9]~38_combout  ) 
// ) ) # ( \ld_mux|out[4]~36_combout  & ( !\ld_mux|out[7]~66_combout  & ( \ld_mux|out[7]~65_combout  ) ) )

	.dataa(!\ld_mux|out[7]~65_combout ),
	.datab(gnd),
	.datac(!\ld_mux|out[9]~38_combout ),
	.datad(gnd),
	.datae(!\ld_mux|out[4]~36_combout ),
	.dataf(!\ld_mux|out[7]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[7]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[7]~67 .extended_lut = "off";
defparam \ld_mux|out[7]~67 .lut_mask = 64'h000055550F0F5F5F;
defparam \ld_mux|out[7]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N30
cyclonev_lcell_comb \ld_mux|out[7]~70 (
// Equation(s):
// \ld_mux|out[7]~70_combout  = ( \ld_mux|out[7]~69_combout  & ( \ld_mux|out[7]~67_combout  & ( \ld_mux|out[4]~40_combout  ) ) ) # ( !\ld_mux|out[7]~69_combout  & ( \ld_mux|out[7]~67_combout  ) ) # ( \ld_mux|out[7]~69_combout  & ( !\ld_mux|out[7]~67_combout  
// & ( (\ld_mux|out[7]~64_combout  & (\ld_mux|out[4]~40_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout )) ) ) ) # ( !\ld_mux|out[7]~69_combout  & ( !\ld_mux|out[7]~67_combout  ) )

	.dataa(!\ld_mux|out[7]~64_combout ),
	.datab(!\ld_mux|out[4]~40_combout ),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(!\ld_mux|out[7]~69_combout ),
	.dataf(!\ld_mux|out[7]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[7]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[7]~70 .extended_lut = "off";
defparam \ld_mux|out[7]~70 .lut_mask = 64'hFFFF0011FFFF3333;
defparam \ld_mux|out[7]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N55
dffeas \reg_bank|Inst0|r[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[7]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[7] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N18
cyclonev_lcell_comb \muxB|Mux8~0 (
// Equation(s):
// \muxB|Mux8~0_combout  = ( \reg_bank|Inst4|r [7] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst12|r [7]) ) ) ) # ( !\reg_bank|Inst4|r [7] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst12|r [7] & 
// \mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst4|r [7] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst0|r [7])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst8|r [7]))) ) ) ) # ( !\reg_bank|Inst4|r 
// [7] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst0|r [7])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst8|r [7]))) ) ) )

	.dataa(!\reg_bank|Inst0|r [7]),
	.datab(!\reg_bank|Inst8|r [7]),
	.datac(!\reg_bank|Inst12|r [7]),
	.datad(!\mainFsm|Selector27~0_combout ),
	.datae(!\reg_bank|Inst4|r [7]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux8~0 .extended_lut = "off";
defparam \muxB|Mux8~0 .lut_mask = 64'h55335533000FFF0F;
defparam \muxB|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N18
cyclonev_lcell_comb \muxB|Mux8~2 (
// Equation(s):
// \muxB|Mux8~2_combout  = ( \reg_bank|Inst14|r [7] & ( \mainFsm|Selector28~0_combout  & ( (\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst6|r [7]) ) ) ) # ( !\reg_bank|Inst14|r [7] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst6|r [7] & 
// !\mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst14|r [7] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst2|r [7]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst10|r [7])) ) ) ) # ( 
// !\reg_bank|Inst14|r [7] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst2|r [7]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst10|r [7])) ) ) )

	.dataa(!\reg_bank|Inst6|r [7]),
	.datab(!\reg_bank|Inst10|r [7]),
	.datac(!\reg_bank|Inst2|r [7]),
	.datad(!\mainFsm|Selector27~0_combout ),
	.datae(!\reg_bank|Inst14|r [7]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux8~2 .extended_lut = "off";
defparam \muxB|Mux8~2 .lut_mask = 64'h0F330F33550055FF;
defparam \muxB|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N3
cyclonev_lcell_comb \muxB|Mux8~3 (
// Equation(s):
// \muxB|Mux8~3_combout  = ( \mainFsm|Selector27~0_combout  & ( \mainFsm|Selector28~0_combout  & ( \reg_bank|Inst15|r [7] ) ) ) # ( !\mainFsm|Selector27~0_combout  & ( \mainFsm|Selector28~0_combout  & ( \reg_bank|Inst7|r [7] ) ) ) # ( 
// \mainFsm|Selector27~0_combout  & ( !\mainFsm|Selector28~0_combout  & ( \reg_bank|Inst11|r [7] ) ) ) # ( !\mainFsm|Selector27~0_combout  & ( !\mainFsm|Selector28~0_combout  & ( \reg_bank|Inst3|r [7] ) ) )

	.dataa(!\reg_bank|Inst11|r [7]),
	.datab(!\reg_bank|Inst7|r [7]),
	.datac(!\reg_bank|Inst15|r [7]),
	.datad(!\reg_bank|Inst3|r [7]),
	.datae(!\mainFsm|Selector27~0_combout ),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux8~3 .extended_lut = "off";
defparam \muxB|Mux8~3 .lut_mask = 64'h00FF555533330F0F;
defparam \muxB|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y15_N45
cyclonev_lcell_comb \muxB|Mux8~1 (
// Equation(s):
// \muxB|Mux8~1_combout  = ( \mainFsm|Selector27~0_combout  & ( \mainFsm|Selector28~0_combout  & ( \reg_bank|Inst13|r [7] ) ) ) # ( !\mainFsm|Selector27~0_combout  & ( \mainFsm|Selector28~0_combout  & ( \reg_bank|Inst5|r [7] ) ) ) # ( 
// \mainFsm|Selector27~0_combout  & ( !\mainFsm|Selector28~0_combout  & ( \reg_bank|Inst9|r [7] ) ) ) # ( !\mainFsm|Selector27~0_combout  & ( !\mainFsm|Selector28~0_combout  & ( \reg_bank|Inst1|r [7] ) ) )

	.dataa(!\reg_bank|Inst1|r [7]),
	.datab(!\reg_bank|Inst13|r [7]),
	.datac(!\reg_bank|Inst9|r [7]),
	.datad(!\reg_bank|Inst5|r [7]),
	.datae(!\mainFsm|Selector27~0_combout ),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux8~1 .extended_lut = "off";
defparam \muxB|Mux8~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \muxB|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N24
cyclonev_lcell_comb \muxB|Mux8~4 (
// Equation(s):
// \muxB|Mux8~4_combout  = ( \muxB|Mux8~3_combout  & ( \muxB|Mux8~1_combout  & ( ((!\mainFsm|Selector29~0_combout  & (\muxB|Mux8~0_combout )) # (\mainFsm|Selector29~0_combout  & ((\muxB|Mux8~2_combout )))) # (\mainFsm|Selector30~0_combout ) ) ) ) # ( 
// !\muxB|Mux8~3_combout  & ( \muxB|Mux8~1_combout  & ( (!\mainFsm|Selector30~0_combout  & ((!\mainFsm|Selector29~0_combout  & (\muxB|Mux8~0_combout )) # (\mainFsm|Selector29~0_combout  & ((\muxB|Mux8~2_combout ))))) # (\mainFsm|Selector30~0_combout  & 
// (((!\mainFsm|Selector29~0_combout )))) ) ) ) # ( \muxB|Mux8~3_combout  & ( !\muxB|Mux8~1_combout  & ( (!\mainFsm|Selector30~0_combout  & ((!\mainFsm|Selector29~0_combout  & (\muxB|Mux8~0_combout )) # (\mainFsm|Selector29~0_combout  & 
// ((\muxB|Mux8~2_combout ))))) # (\mainFsm|Selector30~0_combout  & (((\mainFsm|Selector29~0_combout )))) ) ) ) # ( !\muxB|Mux8~3_combout  & ( !\muxB|Mux8~1_combout  & ( (!\mainFsm|Selector30~0_combout  & ((!\mainFsm|Selector29~0_combout  & 
// (\muxB|Mux8~0_combout )) # (\mainFsm|Selector29~0_combout  & ((\muxB|Mux8~2_combout ))))) ) ) )

	.dataa(!\muxB|Mux8~0_combout ),
	.datab(!\mainFsm|Selector30~0_combout ),
	.datac(!\muxB|Mux8~2_combout ),
	.datad(!\mainFsm|Selector29~0_combout ),
	.datae(!\muxB|Mux8~3_combout ),
	.dataf(!\muxB|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux8~4 .extended_lut = "off";
defparam \muxB|Mux8~4 .lut_mask = 64'h440C443F770C773F;
defparam \muxB|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux8~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[7]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux8~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[7]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux8~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[7]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux8~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[7]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N42
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103~portadataout  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ))))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ))))) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~portadataout 
// )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N51
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  & 
// \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N21
cyclonev_lcell_comb \ld_mux|out[1]~7 (
// Equation(s):
// \ld_mux|out[1]~7_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[1]~7 .extended_lut = "off";
defparam \ld_mux|out[1]~7 .lut_mask = 64'hFFFF000000000000;
defparam \ld_mux|out[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N3
cyclonev_lcell_comb \ld_mux|out[4]~36 (
// Equation(s):
// \ld_mux|out[4]~36_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & \ld_mux|out[1]~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datad(!\ld_mux|out[1]~7_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[4]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[4]~36 .extended_lut = "off";
defparam \ld_mux|out[4]~36 .lut_mask = 64'h00F000F000000000;
defparam \ld_mux|out[4]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \ld_mux|out[10]~86 (
// Equation(s):
// \ld_mux|out[10]~86_combout  = ( \ld_mux|out[1]~3_combout  & ( (!\ld_mux|out[1]~4_combout  & (!\muxA|Mux5~4_combout  $ (!\muxB|Mux5~4_combout ))) ) ) # ( !\ld_mux|out[1]~3_combout  & ( (!\muxA|Mux5~4_combout  & (\ld_mux|out[1]~4_combout  & 
// \muxB|Mux5~4_combout )) # (\muxA|Mux5~4_combout  & ((\muxB|Mux5~4_combout ) # (\ld_mux|out[1]~4_combout ))) ) )

	.dataa(!\muxA|Mux5~4_combout ),
	.datab(gnd),
	.datac(!\ld_mux|out[1]~4_combout ),
	.datad(!\muxB|Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[10]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[10]~86 .extended_lut = "off";
defparam \ld_mux|out[10]~86 .lut_mask = 64'h055F055F50A050A0;
defparam \ld_mux|out[10]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \ld_mux|out[10]~87 (
// Equation(s):
// \ld_mux|out[10]~87_combout  = ( \ld_mux|out[9]~38_combout  & ( (!\ld_mux|out[4]~36_combout  & (\ld_mux|out[12]~77_combout  & (!\muxA|Mux5~4_combout ))) # (\ld_mux|out[4]~36_combout  & (((\ld_mux|out[12]~77_combout  & !\muxA|Mux5~4_combout )) # 
// (\ld_mux|out[10]~86_combout ))) ) ) # ( !\ld_mux|out[9]~38_combout  & ( (\ld_mux|out[4]~36_combout  & \ld_mux|out[10]~86_combout ) ) )

	.dataa(!\ld_mux|out[4]~36_combout ),
	.datab(!\ld_mux|out[12]~77_combout ),
	.datac(!\muxA|Mux5~4_combout ),
	.datad(!\ld_mux|out[10]~86_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[9]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[10]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[10]~87 .extended_lut = "off";
defparam \ld_mux|out[10]~87 .lut_mask = 64'h0055005530753075;
defparam \ld_mux|out[10]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N12
cyclonev_lcell_comb \ld_mux|out[10]~85 (
// Equation(s):
// \ld_mux|out[10]~85_combout  = ( !\ld_mux|out[1]~10_combout  & ( \ld_mux|out[9]~38_combout  & ( (!\ld_mux|out[1]~11_combout  & (\alu|Add0~41_sumout )) # (\ld_mux|out[1]~11_combout  & ((\alu|Add5~41_sumout ))) ) ) )

	.dataa(!\alu|Add0~41_sumout ),
	.datab(!\alu|Add5~41_sumout ),
	.datac(!\ld_mux|out[1]~11_combout ),
	.datad(gnd),
	.datae(!\ld_mux|out[1]~10_combout ),
	.dataf(!\ld_mux|out[9]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[10]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[10]~85 .extended_lut = "off";
defparam \ld_mux|out[10]~85 .lut_mask = 64'h0000000053530000;
defparam \ld_mux|out[10]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \alu|Add3~41 (
// Equation(s):
// \alu|Add3~41_sumout  = SUM(( \muxA|Mux5~4_combout  ) + ( GND ) + ( \alu|Add3~38  ))
// \alu|Add3~42  = CARRY(( \muxA|Mux5~4_combout  ) + ( GND ) + ( \alu|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxA|Mux5~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~41_sumout ),
	.cout(\alu|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~41 .extended_lut = "off";
defparam \alu|Add3~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \alu|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N51
cyclonev_lcell_comb \ld_mux|out[10]~88 (
// Equation(s):
// \ld_mux|out[10]~88_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( \alu|Add3~41_sumout  & ( (!\mainFsm|WideOr7~combout ) # (\ld_mux|out[4]~43_combout ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( \alu|Add3~41_sumout  & ( \ld_mux|out[4]~43_combout  ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( !\alu|Add3~41_sumout  & ( 
// !\mainFsm|WideOr7~combout  ) ) )

	.dataa(!\mainFsm|WideOr7~combout ),
	.datab(gnd),
	.datac(!\ld_mux|out[4]~43_combout ),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.dataf(!\alu|Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[10]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[10]~88 .extended_lut = "off";
defparam \ld_mux|out[10]~88 .lut_mask = 64'h0000AAAA0F0FAFAF;
defparam \ld_mux|out[10]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N15
cyclonev_lcell_comb \ld_mux|out[10]~89 (
// Equation(s):
// \ld_mux|out[10]~89_combout  = ( \alu|Add6~41_sumout  & ( !\ld_mux|out[10]~88_combout  & ( (!\ld_mux|out[4]~42_combout ) # ((!\alu|Add8~41_sumout  & !\ld_mux|out[4]~41_combout )) ) ) ) # ( !\alu|Add6~41_sumout  & ( !\ld_mux|out[10]~88_combout  & ( 
// (!\alu|Add8~41_sumout ) # ((!\ld_mux|out[4]~42_combout ) # (\ld_mux|out[4]~41_combout )) ) ) )

	.dataa(!\alu|Add8~41_sumout ),
	.datab(gnd),
	.datac(!\ld_mux|out[4]~41_combout ),
	.datad(!\ld_mux|out[4]~42_combout ),
	.datae(!\alu|Add6~41_sumout ),
	.dataf(!\ld_mux|out[10]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[10]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[10]~89 .extended_lut = "off";
defparam \ld_mux|out[10]~89 .lut_mask = 64'hFFAFFFA000000000;
defparam \ld_mux|out[10]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N42
cyclonev_lcell_comb \ld_mux|out[10]~83 (
// Equation(s):
// \ld_mux|out[10]~83_combout  = ( \muxB|Mux13~4_combout  & ( \alu|Selector15~12_combout  & ( (\alu|ShiftLeft0~7_combout  & !\muxB|Mux12~4_combout ) ) ) ) # ( !\muxB|Mux13~4_combout  & ( \alu|Selector15~12_combout  & ( (!\muxB|Mux12~4_combout  & 
// (\alu|ShiftLeft0~11_combout )) # (\muxB|Mux12~4_combout  & ((\alu|ShiftLeft0~3_combout ))) ) ) )

	.dataa(!\alu|ShiftLeft0~11_combout ),
	.datab(!\alu|ShiftLeft0~7_combout ),
	.datac(!\alu|ShiftLeft0~3_combout ),
	.datad(!\muxB|Mux12~4_combout ),
	.datae(!\muxB|Mux13~4_combout ),
	.dataf(!\alu|Selector15~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[10]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[10]~83 .extended_lut = "off";
defparam \ld_mux|out[10]~83 .lut_mask = 64'h00000000550F3300;
defparam \ld_mux|out[10]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N42
cyclonev_lcell_comb \ld_mux|out[10]~84 (
// Equation(s):
// \ld_mux|out[10]~84_combout  = ( \ld_mux|out[11]~72_combout  & ( (\alu|ShiftRight0~10_combout  & !\ld_mux|out[11]~73_combout ) ) ) # ( !\ld_mux|out[11]~72_combout  & ( (!\ld_mux|out[11]~73_combout  & ((\ld_mux|out[10]~83_combout ))) # 
// (\ld_mux|out[11]~73_combout  & (\alu|ShiftRight0~8_combout )) ) )

	.dataa(!\alu|ShiftRight0~10_combout ),
	.datab(!\alu|ShiftRight0~8_combout ),
	.datac(!\ld_mux|out[10]~83_combout ),
	.datad(!\ld_mux|out[11]~73_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[11]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[10]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[10]~84 .extended_lut = "off";
defparam \ld_mux|out[10]~84 .lut_mask = 64'h0F330F3355005500;
defparam \ld_mux|out[10]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N48
cyclonev_lcell_comb \ld_mux|out[10]~90 (
// Equation(s):
// \ld_mux|out[10]~90_combout  = ( \ld_mux|out[4]~40_combout  & ( \ld_mux|out[10]~84_combout  & ( (((!\ld_mux|out[10]~89_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout )) # (\ld_mux|out[10]~85_combout )) # 
// (\ld_mux|out[10]~87_combout ) ) ) ) # ( !\ld_mux|out[4]~40_combout  & ( \ld_mux|out[10]~84_combout  & ( !\ld_mux|out[10]~89_combout  ) ) ) # ( \ld_mux|out[4]~40_combout  & ( !\ld_mux|out[10]~84_combout  & ( ((!\ld_mux|out[10]~89_combout ) # 
// (\ld_mux|out[10]~85_combout )) # (\ld_mux|out[10]~87_combout ) ) ) ) # ( !\ld_mux|out[4]~40_combout  & ( !\ld_mux|out[10]~84_combout  & ( !\ld_mux|out[10]~89_combout  ) ) )

	.dataa(!\ld_mux|out[10]~87_combout ),
	.datab(!\ld_mux|out[10]~85_combout ),
	.datac(!\ld_mux|out[10]~89_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(!\ld_mux|out[4]~40_combout ),
	.dataf(!\ld_mux|out[10]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[10]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[10]~90 .extended_lut = "off";
defparam \ld_mux|out[10]~90 .lut_mask = 64'hF0F0F7F7F0F0F7FF;
defparam \ld_mux|out[10]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \reg_bank|Inst12|r[10]~feeder (
// Equation(s):
// \reg_bank|Inst12|r[10]~feeder_combout  = ( \ld_mux|out[10]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[10]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst12|r[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst12|r[10]~feeder .extended_lut = "off";
defparam \reg_bank|Inst12|r[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst12|r[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N50
dffeas \reg_bank|Inst12|r[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst12|r[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[10] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N15
cyclonev_lcell_comb \muxB|Mux5~3 (
// Equation(s):
// \muxB|Mux5~3_combout  = ( \reg_bank|Inst14|r [10] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst15|r [10]) ) ) ) # ( !\reg_bank|Inst14|r [10] & ( \mainFsm|Selector29~0_combout  & ( (\mainFsm|Selector30~0_combout 
//  & \reg_bank|Inst15|r [10]) ) ) ) # ( \reg_bank|Inst14|r [10] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst12|r [10])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst13|r [10]))) ) ) ) # ( 
// !\reg_bank|Inst14|r [10] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst12|r [10])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst13|r [10]))) ) ) )

	.dataa(!\reg_bank|Inst12|r [10]),
	.datab(!\reg_bank|Inst13|r [10]),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\reg_bank|Inst15|r [10]),
	.datae(!\reg_bank|Inst14|r [10]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux5~3 .extended_lut = "off";
defparam \muxB|Mux5~3 .lut_mask = 64'h53535353000FF0FF;
defparam \muxB|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \muxB|Mux5~2 (
// Equation(s):
// \muxB|Mux5~2_combout  = ( \reg_bank|Inst11|r [10] & ( \mainFsm|Selector29~0_combout  & ( (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst10|r [10]) ) ) ) # ( !\reg_bank|Inst11|r [10] & ( \mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst10|r [10] & 
// !\mainFsm|Selector30~0_combout ) ) ) ) # ( \reg_bank|Inst11|r [10] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst8|r [10])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst9|r [10]))) ) ) ) # ( 
// !\reg_bank|Inst11|r [10] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst8|r [10])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst9|r [10]))) ) ) )

	.dataa(!\reg_bank|Inst10|r [10]),
	.datab(!\mainFsm|Selector30~0_combout ),
	.datac(!\reg_bank|Inst8|r [10]),
	.datad(!\reg_bank|Inst9|r [10]),
	.datae(!\reg_bank|Inst11|r [10]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux5~2 .extended_lut = "off";
defparam \muxB|Mux5~2 .lut_mask = 64'h0C3F0C3F44447777;
defparam \muxB|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \muxB|Mux5~0 (
// Equation(s):
// \muxB|Mux5~0_combout  = ( \reg_bank|Inst1|r [10] & ( \mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout ) # (\reg_bank|Inst3|r [10]) ) ) ) # ( !\reg_bank|Inst1|r [10] & ( \mainFsm|Selector30~0_combout  & ( (\reg_bank|Inst3|r [10] & 
// \mainFsm|Selector29~0_combout ) ) ) ) # ( \reg_bank|Inst1|r [10] & ( !\mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & ((\reg_bank|Inst0|r [10]))) # (\mainFsm|Selector29~0_combout  & (\reg_bank|Inst2|r [10])) ) ) ) # ( 
// !\reg_bank|Inst1|r [10] & ( !\mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & ((\reg_bank|Inst0|r [10]))) # (\mainFsm|Selector29~0_combout  & (\reg_bank|Inst2|r [10])) ) ) )

	.dataa(!\reg_bank|Inst2|r [10]),
	.datab(!\reg_bank|Inst3|r [10]),
	.datac(!\mainFsm|Selector29~0_combout ),
	.datad(!\reg_bank|Inst0|r [10]),
	.datae(!\reg_bank|Inst1|r [10]),
	.dataf(!\mainFsm|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux5~0 .extended_lut = "off";
defparam \muxB|Mux5~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \muxB|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N18
cyclonev_lcell_comb \muxB|Mux5~1 (
// Equation(s):
// \muxB|Mux5~1_combout  = ( \reg_bank|Inst5|r [10] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst6|r [10]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst7|r [10])) ) ) ) # ( !\reg_bank|Inst5|r [10] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst6|r [10]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst7|r [10])) ) ) ) # ( \reg_bank|Inst5|r [10] & ( !\mainFsm|Selector29~0_combout  & ( 
// (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst4|r [10]) ) ) ) # ( !\reg_bank|Inst5|r [10] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst4|r [10] & !\mainFsm|Selector30~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst4|r [10]),
	.datab(!\reg_bank|Inst7|r [10]),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\reg_bank|Inst6|r [10]),
	.datae(!\reg_bank|Inst5|r [10]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux5~1 .extended_lut = "off";
defparam \muxB|Mux5~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \muxB|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N6
cyclonev_lcell_comb \muxB|Mux5~4 (
// Equation(s):
// \muxB|Mux5~4_combout  = ( \muxB|Mux5~0_combout  & ( \muxB|Mux5~1_combout  & ( (!\mainFsm|Selector27~0_combout ) # ((!\mainFsm|Selector28~0_combout  & ((\muxB|Mux5~2_combout ))) # (\mainFsm|Selector28~0_combout  & (\muxB|Mux5~3_combout ))) ) ) ) # ( 
// !\muxB|Mux5~0_combout  & ( \muxB|Mux5~1_combout  & ( (!\mainFsm|Selector27~0_combout  & (((\mainFsm|Selector28~0_combout )))) # (\mainFsm|Selector27~0_combout  & ((!\mainFsm|Selector28~0_combout  & ((\muxB|Mux5~2_combout ))) # 
// (\mainFsm|Selector28~0_combout  & (\muxB|Mux5~3_combout )))) ) ) ) # ( \muxB|Mux5~0_combout  & ( !\muxB|Mux5~1_combout  & ( (!\mainFsm|Selector27~0_combout  & (((!\mainFsm|Selector28~0_combout )))) # (\mainFsm|Selector27~0_combout  & 
// ((!\mainFsm|Selector28~0_combout  & ((\muxB|Mux5~2_combout ))) # (\mainFsm|Selector28~0_combout  & (\muxB|Mux5~3_combout )))) ) ) ) # ( !\muxB|Mux5~0_combout  & ( !\muxB|Mux5~1_combout  & ( (\mainFsm|Selector27~0_combout  & 
// ((!\mainFsm|Selector28~0_combout  & ((\muxB|Mux5~2_combout ))) # (\mainFsm|Selector28~0_combout  & (\muxB|Mux5~3_combout )))) ) ) )

	.dataa(!\mainFsm|Selector27~0_combout ),
	.datab(!\muxB|Mux5~3_combout ),
	.datac(!\muxB|Mux5~2_combout ),
	.datad(!\mainFsm|Selector28~0_combout ),
	.datae(!\muxB|Mux5~0_combout ),
	.dataf(!\muxB|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux5~4 .extended_lut = "off";
defparam \muxB|Mux5~4 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \muxB|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \data_b[10]~input (
	.i(data_b[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[10]~input_o ));
// synopsys translate_off
defparam \data_b[10]~input .bus_hold = "false";
defparam \data_b[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux5~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[10]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux5~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[10]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux5~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[10]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux5~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[10]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26~portadataout 
// ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux5~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[10]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux5~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[10]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux5~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[10]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux5~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[10]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~portadataout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \mainFsm|Selector28~0 (
// Equation(s):
// \mainFsm|Selector28~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & \mainFsm|state.r2~q )) # (\mainFsm|state.store1~q ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & (!\mainFsm|state.store1~q  & \mainFsm|state.r2~q )) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\mainFsm|state.store1~q ),
	.datad(!\mainFsm|state.r2~q ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector28~0 .extended_lut = "off";
defparam \mainFsm|Selector28~0 .lut_mask = 64'h005000500F5F0F5F;
defparam \mainFsm|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N14
dffeas \reg_bank|Inst2|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N7
dffeas \reg_bank|Inst0|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N48
cyclonev_lcell_comb \reg_bank|Inst3|r[0]~feeder (
// Equation(s):
// \reg_bank|Inst3|r[0]~feeder_combout  = ( \ld_mux|out[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst3|r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst3|r[0]~feeder .extended_lut = "off";
defparam \reg_bank|Inst3|r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst3|r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N50
dffeas \reg_bank|Inst3|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst3|r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N22
dffeas \reg_bank|Inst1|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N21
cyclonev_lcell_comb \muxB|Mux15~0 (
// Equation(s):
// \muxB|Mux15~0_combout  = ( \reg_bank|Inst1|r [0] & ( \mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout ) # (\reg_bank|Inst3|r [0]) ) ) ) # ( !\reg_bank|Inst1|r [0] & ( \mainFsm|Selector30~0_combout  & ( (\mainFsm|Selector29~0_combout  & 
// \reg_bank|Inst3|r [0]) ) ) ) # ( \reg_bank|Inst1|r [0] & ( !\mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & ((\reg_bank|Inst0|r [0]))) # (\mainFsm|Selector29~0_combout  & (\reg_bank|Inst2|r [0])) ) ) ) # ( !\reg_bank|Inst1|r [0] & ( 
// !\mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & ((\reg_bank|Inst0|r [0]))) # (\mainFsm|Selector29~0_combout  & (\reg_bank|Inst2|r [0])) ) ) )

	.dataa(!\reg_bank|Inst2|r [0]),
	.datab(!\reg_bank|Inst0|r [0]),
	.datac(!\mainFsm|Selector29~0_combout ),
	.datad(!\reg_bank|Inst3|r [0]),
	.datae(!\reg_bank|Inst1|r [0]),
	.dataf(!\mainFsm|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux15~0 .extended_lut = "off";
defparam \muxB|Mux15~0 .lut_mask = 64'h35353535000FF0FF;
defparam \muxB|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N31
dffeas \reg_bank|Inst4|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \reg_bank|Inst6|r[0]~feeder (
// Equation(s):
// \reg_bank|Inst6|r[0]~feeder_combout  = ( \ld_mux|out[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst6|r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst6|r[0]~feeder .extended_lut = "off";
defparam \reg_bank|Inst6|r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst6|r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N50
dffeas \reg_bank|Inst6|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst6|r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N44
dffeas \reg_bank|Inst5|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N42
cyclonev_lcell_comb \muxB|Mux15~1 (
// Equation(s):
// \muxB|Mux15~1_combout  = ( \reg_bank|Inst5|r [0] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst6|r [0]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst7|r [0])) ) ) ) # ( !\reg_bank|Inst5|r [0] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst6|r [0]))) # (\mainFsm|Selector30~0_combout  & (\reg_bank|Inst7|r [0])) ) ) ) # ( \reg_bank|Inst5|r [0] & ( !\mainFsm|Selector29~0_combout  & ( 
// (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst4|r [0]) ) ) ) # ( !\reg_bank|Inst5|r [0] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst4|r [0] & !\mainFsm|Selector30~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst7|r [0]),
	.datab(!\reg_bank|Inst4|r [0]),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\reg_bank|Inst6|r [0]),
	.datae(!\reg_bank|Inst5|r [0]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux15~1 .extended_lut = "off";
defparam \muxB|Mux15~1 .lut_mask = 64'h30303F3F05F505F5;
defparam \muxB|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N11
dffeas \reg_bank|Inst15|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N35
dffeas \reg_bank|Inst14|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N8
dffeas \reg_bank|Inst13|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y10_N2
dffeas \reg_bank|Inst12|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N57
cyclonev_lcell_comb \muxB|Mux15~3 (
// Equation(s):
// \muxB|Mux15~3_combout  = ( \mainFsm|Selector29~0_combout  & ( \mainFsm|Selector30~0_combout  & ( \reg_bank|Inst15|r [0] ) ) ) # ( !\mainFsm|Selector29~0_combout  & ( \mainFsm|Selector30~0_combout  & ( \reg_bank|Inst13|r [0] ) ) ) # ( 
// \mainFsm|Selector29~0_combout  & ( !\mainFsm|Selector30~0_combout  & ( \reg_bank|Inst14|r [0] ) ) ) # ( !\mainFsm|Selector29~0_combout  & ( !\mainFsm|Selector30~0_combout  & ( \reg_bank|Inst12|r [0] ) ) )

	.dataa(!\reg_bank|Inst15|r [0]),
	.datab(!\reg_bank|Inst14|r [0]),
	.datac(!\reg_bank|Inst13|r [0]),
	.datad(!\reg_bank|Inst12|r [0]),
	.datae(!\mainFsm|Selector29~0_combout ),
	.dataf(!\mainFsm|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux15~3 .extended_lut = "off";
defparam \muxB|Mux15~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \muxB|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N14
dffeas \reg_bank|Inst10|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N54
cyclonev_lcell_comb \reg_bank|Inst8|r[0]~feeder (
// Equation(s):
// \reg_bank|Inst8|r[0]~feeder_combout  = ( \ld_mux|out[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst8|r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst8|r[0]~feeder .extended_lut = "off";
defparam \reg_bank|Inst8|r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst8|r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N56
dffeas \reg_bank|Inst8|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst8|r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N15
cyclonev_lcell_comb \reg_bank|Inst9|r[0]~feeder (
// Equation(s):
// \reg_bank|Inst9|r[0]~feeder_combout  = ( \ld_mux|out[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst9|r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst9|r[0]~feeder .extended_lut = "off";
defparam \reg_bank|Inst9|r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst9|r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N17
dffeas \reg_bank|Inst9|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst9|r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N35
dffeas \reg_bank|Inst11|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N33
cyclonev_lcell_comb \muxB|Mux15~2 (
// Equation(s):
// \muxB|Mux15~2_combout  = ( \reg_bank|Inst11|r [0] & ( \mainFsm|Selector30~0_combout  & ( (\reg_bank|Inst9|r [0]) # (\mainFsm|Selector29~0_combout ) ) ) ) # ( !\reg_bank|Inst11|r [0] & ( \mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & 
// \reg_bank|Inst9|r [0]) ) ) ) # ( \reg_bank|Inst11|r [0] & ( !\mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & ((\reg_bank|Inst8|r [0]))) # (\mainFsm|Selector29~0_combout  & (\reg_bank|Inst10|r [0])) ) ) ) # ( !\reg_bank|Inst11|r [0] & 
// ( !\mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & ((\reg_bank|Inst8|r [0]))) # (\mainFsm|Selector29~0_combout  & (\reg_bank|Inst10|r [0])) ) ) )

	.dataa(!\reg_bank|Inst10|r [0]),
	.datab(!\reg_bank|Inst8|r [0]),
	.datac(!\mainFsm|Selector29~0_combout ),
	.datad(!\reg_bank|Inst9|r [0]),
	.datae(!\reg_bank|Inst11|r [0]),
	.dataf(!\mainFsm|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux15~2 .extended_lut = "off";
defparam \muxB|Mux15~2 .lut_mask = 64'h3535353500F00FFF;
defparam \muxB|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \muxB|Mux15~4 (
// Equation(s):
// \muxB|Mux15~4_combout  = ( \muxB|Mux15~3_combout  & ( \muxB|Mux15~2_combout  & ( ((!\mainFsm|Selector28~0_combout  & (\muxB|Mux15~0_combout )) # (\mainFsm|Selector28~0_combout  & ((\muxB|Mux15~1_combout )))) # (\mainFsm|Selector27~0_combout ) ) ) ) # ( 
// !\muxB|Mux15~3_combout  & ( \muxB|Mux15~2_combout  & ( (!\mainFsm|Selector27~0_combout  & ((!\mainFsm|Selector28~0_combout  & (\muxB|Mux15~0_combout )) # (\mainFsm|Selector28~0_combout  & ((\muxB|Mux15~1_combout ))))) # (\mainFsm|Selector27~0_combout  & 
// (!\mainFsm|Selector28~0_combout )) ) ) ) # ( \muxB|Mux15~3_combout  & ( !\muxB|Mux15~2_combout  & ( (!\mainFsm|Selector27~0_combout  & ((!\mainFsm|Selector28~0_combout  & (\muxB|Mux15~0_combout )) # (\mainFsm|Selector28~0_combout  & 
// ((\muxB|Mux15~1_combout ))))) # (\mainFsm|Selector27~0_combout  & (\mainFsm|Selector28~0_combout )) ) ) ) # ( !\muxB|Mux15~3_combout  & ( !\muxB|Mux15~2_combout  & ( (!\mainFsm|Selector27~0_combout  & ((!\mainFsm|Selector28~0_combout  & 
// (\muxB|Mux15~0_combout )) # (\mainFsm|Selector28~0_combout  & ((\muxB|Mux15~1_combout ))))) ) ) )

	.dataa(!\mainFsm|Selector27~0_combout ),
	.datab(!\mainFsm|Selector28~0_combout ),
	.datac(!\muxB|Mux15~0_combout ),
	.datad(!\muxB|Mux15~1_combout ),
	.datae(!\muxB|Mux15~3_combout ),
	.dataf(!\muxB|Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux15~4 .extended_lut = "off";
defparam \muxB|Mux15~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \muxB|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux15~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[0]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux15~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[0]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux15~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[0]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux15~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[0]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N0
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1]))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N39
cyclonev_lcell_comb \alu|Selector15~10 (
// Equation(s):
// \alu|Selector15~10_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & ( \alu|Add8~1_sumout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ) # (\alu|Add3~1_sumout ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & ( !\alu|Add8~1_sumout  & ( (\alu|Add3~1_sumout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu|Add3~1_sumout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.dataf(!\alu|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~10 .extended_lut = "off";
defparam \alu|Selector15~10 .lut_mask = 64'h03030000F3F30000;
defparam \alu|Selector15~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N27
cyclonev_lcell_comb \alu|ShiftRight0~0 (
// Equation(s):
// \alu|ShiftRight0~0_combout  = ( \muxB|Mux15~4_combout  & ( \muxB|Mux14~4_combout  & ( \muxA|Mux12~4_combout  ) ) ) # ( !\muxB|Mux15~4_combout  & ( \muxB|Mux14~4_combout  & ( \muxA|Mux13~4_combout  ) ) ) # ( \muxB|Mux15~4_combout  & ( 
// !\muxB|Mux14~4_combout  & ( \muxA|Mux14~4_combout  ) ) ) # ( !\muxB|Mux15~4_combout  & ( !\muxB|Mux14~4_combout  & ( \muxA|Mux15~4_combout  ) ) )

	.dataa(!\muxA|Mux15~4_combout ),
	.datab(!\muxA|Mux13~4_combout ),
	.datac(!\muxA|Mux14~4_combout ),
	.datad(!\muxA|Mux12~4_combout ),
	.datae(!\muxB|Mux15~4_combout ),
	.dataf(!\muxB|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~0 .extended_lut = "off";
defparam \alu|ShiftRight0~0 .lut_mask = 64'h55550F0F333300FF;
defparam \alu|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N18
cyclonev_lcell_comb \alu|ShiftRight0~4 (
// Equation(s):
// \alu|ShiftRight0~4_combout  = ( \alu|ShiftRight0~2_combout  & ( \alu|ShiftRight0~3_combout  & ( ((!\muxB|Mux12~4_combout  & ((\alu|ShiftRight0~0_combout ))) # (\muxB|Mux12~4_combout  & (\alu|ShiftRight0~1_combout ))) # (\muxB|Mux13~4_combout ) ) ) ) # ( 
// !\alu|ShiftRight0~2_combout  & ( \alu|ShiftRight0~3_combout  & ( (!\muxB|Mux13~4_combout  & ((!\muxB|Mux12~4_combout  & ((\alu|ShiftRight0~0_combout ))) # (\muxB|Mux12~4_combout  & (\alu|ShiftRight0~1_combout )))) # (\muxB|Mux13~4_combout  & 
// (((\muxB|Mux12~4_combout )))) ) ) ) # ( \alu|ShiftRight0~2_combout  & ( !\alu|ShiftRight0~3_combout  & ( (!\muxB|Mux13~4_combout  & ((!\muxB|Mux12~4_combout  & ((\alu|ShiftRight0~0_combout ))) # (\muxB|Mux12~4_combout  & (\alu|ShiftRight0~1_combout )))) # 
// (\muxB|Mux13~4_combout  & (((!\muxB|Mux12~4_combout )))) ) ) ) # ( !\alu|ShiftRight0~2_combout  & ( !\alu|ShiftRight0~3_combout  & ( (!\muxB|Mux13~4_combout  & ((!\muxB|Mux12~4_combout  & ((\alu|ShiftRight0~0_combout ))) # (\muxB|Mux12~4_combout  & 
// (\alu|ShiftRight0~1_combout )))) ) ) )

	.dataa(!\alu|ShiftRight0~1_combout ),
	.datab(!\alu|ShiftRight0~0_combout ),
	.datac(!\muxB|Mux13~4_combout ),
	.datad(!\muxB|Mux12~4_combout ),
	.datae(!\alu|ShiftRight0~2_combout ),
	.dataf(!\alu|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftRight0~4 .extended_lut = "off";
defparam \alu|ShiftRight0~4 .lut_mask = 64'h30503F50305F3F5F;
defparam \alu|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N3
cyclonev_lcell_comb \alu|Selector15~9 (
// Equation(s):
// \alu|Selector15~9_combout  = ( \alu|Selector15~8_combout  & ( \alu|ShiftRight0~4_combout  & ( \alu|Selector15~4_combout  ) ) ) # ( !\alu|Selector15~8_combout  & ( \alu|ShiftRight0~4_combout  & ( (\alu|Selector15~4_combout  & (\alu|ShiftLeft0~0_combout  & 
// \alu|Selector15~7_combout )) ) ) ) # ( \alu|Selector15~8_combout  & ( !\alu|ShiftRight0~4_combout  & ( (\alu|Selector15~4_combout  & (\alu|ShiftLeft0~0_combout  & \alu|Selector15~7_combout )) ) ) ) # ( !\alu|Selector15~8_combout  & ( 
// !\alu|ShiftRight0~4_combout  & ( (\alu|Selector15~4_combout  & (\alu|ShiftLeft0~0_combout  & \alu|Selector15~7_combout )) ) ) )

	.dataa(!\alu|Selector15~4_combout ),
	.datab(gnd),
	.datac(!\alu|ShiftLeft0~0_combout ),
	.datad(!\alu|Selector15~7_combout ),
	.datae(!\alu|Selector15~8_combout ),
	.dataf(!\alu|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~9 .extended_lut = "off";
defparam \alu|Selector15~9 .lut_mask = 64'h0005000500055555;
defparam \alu|Selector15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \alu|Selector15~1 (
// Equation(s):
// \alu|Selector15~1_combout  = ( \alu|Add5~1_sumout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datae(!\alu|Add5~1_sumout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~1 .extended_lut = "off";
defparam \alu|Selector15~1 .lut_mask = 64'h000000000000FF00;
defparam \alu|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N9
cyclonev_lcell_comb \alu|Selector15~0 (
// Equation(s):
// \alu|Selector15~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( \alu|Add0~1_sumout  & ( ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ) # (\muxB|Mux15~4_combout )) # 
// (\muxA|Mux15~4_combout ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( \alu|Add0~1_sumout  & ( (\muxA|Mux15~4_combout  & (\muxB|Mux15~4_combout  & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout )) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( !\alu|Add0~1_sumout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ((\muxB|Mux15~4_combout ) # (\muxA|Mux15~4_combout ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( !\alu|Add0~1_sumout  & ( 
// (\muxA|Mux15~4_combout  & (\muxB|Mux15~4_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\muxA|Mux15~4_combout ),
	.datac(!\muxB|Mux15~4_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.dataf(!\alu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~0 .extended_lut = "off";
defparam \alu|Selector15~0 .lut_mask = 64'h00033F0000033FFF;
defparam \alu|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N48
cyclonev_lcell_comb \alu|Selector15~17 (
// Equation(s):
// \alu|Selector15~17_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( (((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (\alu|Selector15~0_combout )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ((\alu|Selector15~1_combout ))))) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (((\alu|Add0~1_sumout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (\alu|Selector15~2_combout  & (((!\muxA|Mux15~4_combout ))))) ) )

	.dataa(!\alu|Selector15~2_combout ),
	.datab(!\alu|Add0~1_sumout ),
	.datac(!\muxA|Mux15~4_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.dataf(!\alu|Selector15~1_combout ),
	.datag(!\alu|Selector15~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~17 .extended_lut = "on";
defparam \alu|Selector15~17 .lut_mask = 64'h0F0033500FFF3350;
defparam \alu|Selector15~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N42
cyclonev_lcell_comb \alu|Selector15~3 (
// Equation(s):
// \alu|Selector15~3_combout  = ( \alu|Add6~1_sumout  & ( \alu|Selector15~17_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  $ (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\alu|Add6~1_sumout  & ( \alu|Selector15~17_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ) ) ) ) # ( \alu|Add6~1_sumout  & ( 
// !\alu|Selector15~17_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\alu|Add6~1_sumout ),
	.dataf(!\alu|Selector15~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~3 .extended_lut = "off";
defparam \alu|Selector15~3 .lut_mask = 64'h00000303C0C0C3C3;
defparam \alu|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N12
cyclonev_lcell_comb \alu|Selector15~13 (
// Equation(s):
// \alu|Selector15~13_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ((((\alu|Selector15~3_combout ))))) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & (((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & ((\alu|Add3~1_sumout )))))) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & (((\alu|Selector15~9_combout )))) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & (\alu|Selector15~10_combout )) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datab(!\alu|Selector15~10_combout ),
	.datac(!\alu|Selector15~9_combout ),
	.datad(!\alu|Selector15~3_combout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.dataf(!\alu|Add3~1_sumout ),
	.datag(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector15~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector15~13 .extended_lut = "on";
defparam \alu|Selector15~13 .lut_mask = 64'h00AA1B1B05AF1B1B;
defparam \alu|Selector15~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N33
cyclonev_lcell_comb \ld_mux|out[0]~0 (
// Equation(s):
// \ld_mux|out[0]~0_combout  = ( \alu|Selector15~13_combout  & ( (\mainFsm|WideOr7~combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ) ) ) # ( !\alu|Selector15~13_combout  & ( 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & !\mainFsm|WideOr7~combout ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datab(!\mainFsm|WideOr7~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Selector15~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[0]~0 .extended_lut = "off";
defparam \ld_mux|out[0]~0 .lut_mask = 64'h4444444477777777;
defparam \ld_mux|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N6
cyclonev_lcell_comb \reg_bank|Inst7|r[0]~feeder (
// Equation(s):
// \reg_bank|Inst7|r[0]~feeder_combout  = ( \ld_mux|out[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst7|r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst7|r[0]~feeder .extended_lut = "off";
defparam \reg_bank|Inst7|r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst7|r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N8
dffeas \reg_bank|Inst7|r[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst7|r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[0] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \muxA|Mux15~1 (
// Equation(s):
// \muxA|Mux15~1_combout  = ( \reg_bank|Inst4|r [0] & ( \reg_bank|Inst5|r [0] & ( ((!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst7|r [0])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst6|r [0])))) # (\mainFsm|Selector25~1_combout ) ) ) ) # ( 
// !\reg_bank|Inst4|r [0] & ( \reg_bank|Inst5|r [0] & ( (!\mainFsm|Selector25~1_combout  & ((!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst7|r [0])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst6|r [0]))))) # (\mainFsm|Selector25~1_combout  & 
// (((!\mainFsm|Selector26~1_combout )))) ) ) ) # ( \reg_bank|Inst4|r [0] & ( !\reg_bank|Inst5|r [0] & ( (!\mainFsm|Selector25~1_combout  & ((!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst7|r [0])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst6|r 
// [0]))))) # (\mainFsm|Selector25~1_combout  & (((\mainFsm|Selector26~1_combout )))) ) ) ) # ( !\reg_bank|Inst4|r [0] & ( !\reg_bank|Inst5|r [0] & ( (!\mainFsm|Selector25~1_combout  & ((!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst7|r [0])) # 
// (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst6|r [0]))))) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst7|r [0]),
	.datac(!\mainFsm|Selector26~1_combout ),
	.datad(!\reg_bank|Inst6|r [0]),
	.datae(!\reg_bank|Inst4|r [0]),
	.dataf(!\reg_bank|Inst5|r [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux15~1 .extended_lut = "off";
defparam \muxA|Mux15~1 .lut_mask = 64'h202A252F707A757F;
defparam \muxA|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \muxA|Mux15~3 (
// Equation(s):
// \muxA|Mux15~3_combout  = ( \reg_bank|Inst13|r [0] & ( \reg_bank|Inst14|r [0] & ( (!\mainFsm|Selector25~1_combout  & (((\reg_bank|Inst15|r [0]) # (\mainFsm|Selector26~1_combout )))) # (\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout )) # 
// (\reg_bank|Inst12|r [0]))) ) ) ) # ( !\reg_bank|Inst13|r [0] & ( \reg_bank|Inst14|r [0] & ( (!\mainFsm|Selector25~1_combout  & (((\reg_bank|Inst15|r [0]) # (\mainFsm|Selector26~1_combout )))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst12|r [0] & 
// (\mainFsm|Selector26~1_combout ))) ) ) ) # ( \reg_bank|Inst13|r [0] & ( !\reg_bank|Inst14|r [0] & ( (!\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout  & \reg_bank|Inst15|r [0])))) # (\mainFsm|Selector25~1_combout  & 
// (((!\mainFsm|Selector26~1_combout )) # (\reg_bank|Inst12|r [0]))) ) ) ) # ( !\reg_bank|Inst13|r [0] & ( !\reg_bank|Inst14|r [0] & ( (!\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout  & \reg_bank|Inst15|r [0])))) # 
// (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst12|r [0] & (\mainFsm|Selector26~1_combout ))) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst12|r [0]),
	.datac(!\mainFsm|Selector26~1_combout ),
	.datad(!\reg_bank|Inst15|r [0]),
	.datae(!\reg_bank|Inst13|r [0]),
	.dataf(!\reg_bank|Inst14|r [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux15~3 .extended_lut = "off";
defparam \muxA|Mux15~3 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \muxA|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \muxA|Mux15~0 (
// Equation(s):
// \muxA|Mux15~0_combout  = ( \reg_bank|Inst0|r [0] & ( \mainFsm|Selector26~1_combout  & ( (\reg_bank|Inst2|r [0]) # (\mainFsm|Selector25~1_combout ) ) ) ) # ( !\reg_bank|Inst0|r [0] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & 
// \reg_bank|Inst2|r [0]) ) ) ) # ( \reg_bank|Inst0|r [0] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst3|r [0]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst1|r [0])) ) ) ) # ( !\reg_bank|Inst0|r [0] & ( 
// !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst3|r [0]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst1|r [0])) ) ) )

	.dataa(!\reg_bank|Inst1|r [0]),
	.datab(!\reg_bank|Inst3|r [0]),
	.datac(!\mainFsm|Selector25~1_combout ),
	.datad(!\reg_bank|Inst2|r [0]),
	.datae(!\reg_bank|Inst0|r [0]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux15~0 .extended_lut = "off";
defparam \muxA|Mux15~0 .lut_mask = 64'h3535353500F00FFF;
defparam \muxA|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \muxA|Mux15~2 (
// Equation(s):
// \muxA|Mux15~2_combout  = ( \reg_bank|Inst10|r [0] & ( \reg_bank|Inst8|r [0] & ( ((!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst11|r [0]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst9|r [0]))) # (\mainFsm|Selector26~1_combout ) ) ) ) # ( 
// !\reg_bank|Inst10|r [0] & ( \reg_bank|Inst8|r [0] & ( (!\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout  & \reg_bank|Inst11|r [0])))) # (\mainFsm|Selector25~1_combout  & (((\mainFsm|Selector26~1_combout )) # (\reg_bank|Inst9|r [0]))) ) 
// ) ) # ( \reg_bank|Inst10|r [0] & ( !\reg_bank|Inst8|r [0] & ( (!\mainFsm|Selector25~1_combout  & (((\reg_bank|Inst11|r [0]) # (\mainFsm|Selector26~1_combout )))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst9|r [0] & (!\mainFsm|Selector26~1_combout 
// ))) ) ) ) # ( !\reg_bank|Inst10|r [0] & ( !\reg_bank|Inst8|r [0] & ( (!\mainFsm|Selector26~1_combout  & ((!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst11|r [0]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst9|r [0])))) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst9|r [0]),
	.datac(!\mainFsm|Selector26~1_combout ),
	.datad(!\reg_bank|Inst11|r [0]),
	.datae(!\reg_bank|Inst10|r [0]),
	.dataf(!\reg_bank|Inst8|r [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux15~2 .extended_lut = "off";
defparam \muxA|Mux15~2 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \muxA|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \muxA|Mux15~4 (
// Equation(s):
// \muxA|Mux15~4_combout  = ( \muxA|Mux15~0_combout  & ( \muxA|Mux15~2_combout  & ( ((!\mainFsm|Selector23~1_combout  & ((\muxA|Mux15~3_combout ))) # (\mainFsm|Selector23~1_combout  & (\muxA|Mux15~1_combout ))) # (\mainFsm|Selector24~0_combout ) ) ) ) # ( 
// !\muxA|Mux15~0_combout  & ( \muxA|Mux15~2_combout  & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & ((\muxA|Mux15~3_combout ))) # (\mainFsm|Selector23~1_combout  & (\muxA|Mux15~1_combout )))) # (\mainFsm|Selector24~0_combout  & 
// (((!\mainFsm|Selector23~1_combout )))) ) ) ) # ( \muxA|Mux15~0_combout  & ( !\muxA|Mux15~2_combout  & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & ((\muxA|Mux15~3_combout ))) # (\mainFsm|Selector23~1_combout  & 
// (\muxA|Mux15~1_combout )))) # (\mainFsm|Selector24~0_combout  & (((\mainFsm|Selector23~1_combout )))) ) ) ) # ( !\muxA|Mux15~0_combout  & ( !\muxA|Mux15~2_combout  & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & 
// ((\muxA|Mux15~3_combout ))) # (\mainFsm|Selector23~1_combout  & (\muxA|Mux15~1_combout )))) ) ) )

	.dataa(!\mainFsm|Selector24~0_combout ),
	.datab(!\muxA|Mux15~1_combout ),
	.datac(!\mainFsm|Selector23~1_combout ),
	.datad(!\muxA|Mux15~3_combout ),
	.datae(!\muxA|Mux15~0_combout ),
	.dataf(!\muxA|Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux15~4 .extended_lut = "off";
defparam \muxA|Mux15~4 .lut_mask = 64'h02A207A752F257F7;
defparam \muxA|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N9
cyclonev_lcell_comb \pc_mux|out[0]~0 (
// Equation(s):
// \pc_mux|out[0]~0_combout  = (!\mainFsm|PC_mux~0_combout  & (\muxA|Mux15~4_combout )) # (\mainFsm|PC_mux~0_combout  & ((\programcounter|PC_out [0])))

	.dataa(!\mainFsm|PC_mux~0_combout ),
	.datab(!\muxA|Mux15~4_combout ),
	.datac(!\programcounter|PC_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[0]~0 .extended_lut = "off";
defparam \pc_mux|out[0]~0 .lut_mask = 64'h2727272727272727;
defparam \pc_mux|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \data_b[11]~input (
	.i(data_b[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[11]~input_o ));
// synopsys translate_off
defparam \data_b[11]~input .bus_hold = "false";
defparam \data_b[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux4~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[11]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux4~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[11]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux4~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[11]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux4~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[11]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N30
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N57
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & 
// \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N6
cyclonev_lcell_comb \mainFsm|Selector27~0 (
// Equation(s):
// \mainFsm|Selector27~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( (!\mainFsm|state.store1~q  & (\mainFsm|state.r2~q )) # (\mainFsm|state.store1~q  & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ))) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( (\mainFsm|state.store1~q  & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mainFsm|state.r2~q ),
	.datac(!\mainFsm|state.store1~q ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector27~0 .extended_lut = "off";
defparam \mainFsm|Selector27~0 .lut_mask = 64'h000F000F303F303F;
defparam \mainFsm|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \muxB|Mux13~1 (
// Equation(s):
// \muxB|Mux13~1_combout  = ( \reg_bank|Inst5|r [2] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst6|r [2])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst7|r [2]))) ) ) ) # ( !\reg_bank|Inst5|r [2] & ( 
// \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst6|r [2])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst7|r [2]))) ) ) ) # ( \reg_bank|Inst5|r [2] & ( !\mainFsm|Selector29~0_combout  & ( 
// (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst4|r [2]) ) ) ) # ( !\reg_bank|Inst5|r [2] & ( !\mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst4|r [2] & !\mainFsm|Selector30~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst6|r [2]),
	.datab(!\reg_bank|Inst7|r [2]),
	.datac(!\reg_bank|Inst4|r [2]),
	.datad(!\mainFsm|Selector30~0_combout ),
	.datae(!\reg_bank|Inst5|r [2]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux13~1 .extended_lut = "off";
defparam \muxB|Mux13~1 .lut_mask = 64'h0F000FFF55335533;
defparam \muxB|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \muxB|Mux13~3 (
// Equation(s):
// \muxB|Mux13~3_combout  = ( \reg_bank|Inst15|r [2] & ( \mainFsm|Selector29~0_combout  & ( (\mainFsm|Selector30~0_combout ) # (\reg_bank|Inst14|r [2]) ) ) ) # ( !\reg_bank|Inst15|r [2] & ( \mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst14|r [2] & 
// !\mainFsm|Selector30~0_combout ) ) ) ) # ( \reg_bank|Inst15|r [2] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst12|r [2])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst13|r [2]))) ) ) ) # ( 
// !\reg_bank|Inst15|r [2] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst12|r [2])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst13|r [2]))) ) ) )

	.dataa(!\reg_bank|Inst14|r [2]),
	.datab(!\reg_bank|Inst12|r [2]),
	.datac(!\reg_bank|Inst13|r [2]),
	.datad(!\mainFsm|Selector30~0_combout ),
	.datae(!\reg_bank|Inst15|r [2]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux13~3 .extended_lut = "off";
defparam \muxB|Mux13~3 .lut_mask = 64'h330F330F550055FF;
defparam \muxB|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N57
cyclonev_lcell_comb \muxB|Mux13~0 (
// Equation(s):
// \muxB|Mux13~0_combout  = ( \reg_bank|Inst1|r [2] & ( \mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout ) # (\reg_bank|Inst3|r [2]) ) ) ) # ( !\reg_bank|Inst1|r [2] & ( \mainFsm|Selector30~0_combout  & ( (\mainFsm|Selector29~0_combout  & 
// \reg_bank|Inst3|r [2]) ) ) ) # ( \reg_bank|Inst1|r [2] & ( !\mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & ((\reg_bank|Inst0|r [2]))) # (\mainFsm|Selector29~0_combout  & (\reg_bank|Inst2|r [2])) ) ) ) # ( !\reg_bank|Inst1|r [2] & ( 
// !\mainFsm|Selector30~0_combout  & ( (!\mainFsm|Selector29~0_combout  & ((\reg_bank|Inst0|r [2]))) # (\mainFsm|Selector29~0_combout  & (\reg_bank|Inst2|r [2])) ) ) )

	.dataa(!\reg_bank|Inst2|r [2]),
	.datab(!\reg_bank|Inst0|r [2]),
	.datac(!\mainFsm|Selector29~0_combout ),
	.datad(!\reg_bank|Inst3|r [2]),
	.datae(!\reg_bank|Inst1|r [2]),
	.dataf(!\mainFsm|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux13~0 .extended_lut = "off";
defparam \muxB|Mux13~0 .lut_mask = 64'h35353535000FF0FF;
defparam \muxB|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N12
cyclonev_lcell_comb \muxB|Mux13~2 (
// Equation(s):
// \muxB|Mux13~2_combout  = ( \reg_bank|Inst11|r [2] & ( \mainFsm|Selector29~0_combout  & ( (\reg_bank|Inst10|r [2]) # (\mainFsm|Selector30~0_combout ) ) ) ) # ( !\reg_bank|Inst11|r [2] & ( \mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  
// & \reg_bank|Inst10|r [2]) ) ) ) # ( \reg_bank|Inst11|r [2] & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst8|r [2])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst9|r [2]))) ) ) ) # ( !\reg_bank|Inst11|r [2] 
// & ( !\mainFsm|Selector29~0_combout  & ( (!\mainFsm|Selector30~0_combout  & (\reg_bank|Inst8|r [2])) # (\mainFsm|Selector30~0_combout  & ((\reg_bank|Inst9|r [2]))) ) ) )

	.dataa(!\reg_bank|Inst8|r [2]),
	.datab(!\reg_bank|Inst9|r [2]),
	.datac(!\mainFsm|Selector30~0_combout ),
	.datad(!\reg_bank|Inst10|r [2]),
	.datae(!\reg_bank|Inst11|r [2]),
	.dataf(!\mainFsm|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux13~2 .extended_lut = "off";
defparam \muxB|Mux13~2 .lut_mask = 64'h5353535300F00FFF;
defparam \muxB|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \muxB|Mux13~4 (
// Equation(s):
// \muxB|Mux13~4_combout  = ( \muxB|Mux13~0_combout  & ( \muxB|Mux13~2_combout  & ( (!\mainFsm|Selector28~0_combout ) # ((!\mainFsm|Selector27~0_combout  & (\muxB|Mux13~1_combout )) # (\mainFsm|Selector27~0_combout  & ((\muxB|Mux13~3_combout )))) ) ) ) # ( 
// !\muxB|Mux13~0_combout  & ( \muxB|Mux13~2_combout  & ( (!\mainFsm|Selector27~0_combout  & (\mainFsm|Selector28~0_combout  & (\muxB|Mux13~1_combout ))) # (\mainFsm|Selector27~0_combout  & ((!\mainFsm|Selector28~0_combout ) # ((\muxB|Mux13~3_combout )))) ) 
// ) ) # ( \muxB|Mux13~0_combout  & ( !\muxB|Mux13~2_combout  & ( (!\mainFsm|Selector27~0_combout  & ((!\mainFsm|Selector28~0_combout ) # ((\muxB|Mux13~1_combout )))) # (\mainFsm|Selector27~0_combout  & (\mainFsm|Selector28~0_combout  & 
// ((\muxB|Mux13~3_combout )))) ) ) ) # ( !\muxB|Mux13~0_combout  & ( !\muxB|Mux13~2_combout  & ( (\mainFsm|Selector28~0_combout  & ((!\mainFsm|Selector27~0_combout  & (\muxB|Mux13~1_combout )) # (\mainFsm|Selector27~0_combout  & ((\muxB|Mux13~3_combout 
// ))))) ) ) )

	.dataa(!\mainFsm|Selector27~0_combout ),
	.datab(!\mainFsm|Selector28~0_combout ),
	.datac(!\muxB|Mux13~1_combout ),
	.datad(!\muxB|Mux13~3_combout ),
	.datae(!\muxB|Mux13~0_combout ),
	.dataf(!\muxB|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux13~4 .extended_lut = "off";
defparam \muxB|Mux13~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \muxB|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux13~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[2]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux13~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[2]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux13~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[2]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux13~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[2]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50~portadataout ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50~portadataout ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50~portadataout )))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N21
cyclonev_lcell_comb \mainFsm|Selector24~0 (
// Equation(s):
// \mainFsm|Selector24~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (!\mainFsm|state.r2~q  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ) # ((!\mainFsm|state.jump1~q  & 
// \mainFsm|PC_mux~0_combout )))) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ) # ((!\mainFsm|state.jump1~q  & \mainFsm|PC_mux~0_combout )) 
// ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datab(!\mainFsm|state.r2~q ),
	.datac(!\mainFsm|state.jump1~q ),
	.datad(!\mainFsm|PC_mux~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector24~0 .extended_lut = "off";
defparam \mainFsm|Selector24~0 .lut_mask = 64'hAAFAAAFA88C888C8;
defparam \mainFsm|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N57
cyclonev_lcell_comb \ld_mux|out[11]~95 (
// Equation(s):
// \ld_mux|out[11]~95_combout  = ( \ld_mux|out[4]~42_combout  & ( (!\ld_mux|out[4]~41_combout  & ((\alu|Add8~45_sumout ))) # (\ld_mux|out[4]~41_combout  & (\alu|Add6~45_sumout )) ) )

	.dataa(!\alu|Add6~45_sumout ),
	.datab(!\alu|Add8~45_sumout ),
	.datac(gnd),
	.datad(!\ld_mux|out[4]~41_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[4]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[11]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[11]~95 .extended_lut = "off";
defparam \ld_mux|out[11]~95 .lut_mask = 64'h0000000033553355;
defparam \ld_mux|out[11]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \alu|Add3~45 (
// Equation(s):
// \alu|Add3~45_sumout  = SUM(( \muxA|Mux4~4_combout  ) + ( GND ) + ( \alu|Add3~42  ))
// \alu|Add3~46  = CARRY(( \muxA|Mux4~4_combout  ) + ( GND ) + ( \alu|Add3~42  ))

	.dataa(!\muxA|Mux4~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~45_sumout ),
	.cout(\alu|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~45 .extended_lut = "off";
defparam \alu|Add3~45 .lut_mask = 64'h0000FFFF00005555;
defparam \alu|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \ld_mux|out[11]~96 (
// Equation(s):
// \ld_mux|out[11]~96_combout  = ( \mainFsm|WideOr7~combout  & ( (\alu|Add3~45_sumout  & \ld_mux|out[4]~43_combout ) ) ) # ( !\mainFsm|WideOr7~combout  & ( ((\alu|Add3~45_sumout  & \ld_mux|out[4]~43_combout )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ) ) )

	.dataa(!\alu|Add3~45_sumout ),
	.datab(gnd),
	.datac(!\ld_mux|out[4]~43_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\mainFsm|WideOr7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[11]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[11]~96 .extended_lut = "off";
defparam \ld_mux|out[11]~96 .lut_mask = 64'h05FF05FF05050505;
defparam \ld_mux|out[11]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \ld_mux|out[11]~91 (
// Equation(s):
// \ld_mux|out[11]~91_combout  = ( \alu|Add5~45_sumout  & ( (!\ld_mux|out[1]~11_combout  & ((!\ld_mux|out[1]~10_combout  & (\alu|Add0~45_sumout )) # (\ld_mux|out[1]~10_combout  & ((!\muxA|Mux4~4_combout ))))) # (\ld_mux|out[1]~11_combout  & 
// (!\ld_mux|out[1]~10_combout )) ) ) # ( !\alu|Add5~45_sumout  & ( (!\ld_mux|out[1]~11_combout  & ((!\ld_mux|out[1]~10_combout  & (\alu|Add0~45_sumout )) # (\ld_mux|out[1]~10_combout  & ((!\muxA|Mux4~4_combout ))))) ) )

	.dataa(!\ld_mux|out[1]~11_combout ),
	.datab(!\ld_mux|out[1]~10_combout ),
	.datac(!\alu|Add0~45_sumout ),
	.datad(!\muxA|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\alu|Add5~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[11]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[11]~91 .extended_lut = "off";
defparam \ld_mux|out[11]~91 .lut_mask = 64'h2A082A086E4C6E4C;
defparam \ld_mux|out[11]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \ld_mux|out[11]~93 (
// Equation(s):
// \ld_mux|out[11]~93_combout  = ( \muxA|Mux4~4_combout  & ( \muxB|Mux4~4_combout  & ( (!\ld_mux|out[1]~3_combout  & \ld_mux|out[4]~36_combout ) ) ) ) # ( !\muxA|Mux4~4_combout  & ( \muxB|Mux4~4_combout  & ( (\ld_mux|out[4]~36_combout  & 
// (!\ld_mux|out[1]~3_combout  $ (!\ld_mux|out[1]~4_combout ))) ) ) ) # ( \muxA|Mux4~4_combout  & ( !\muxB|Mux4~4_combout  & ( (\ld_mux|out[4]~36_combout  & (!\ld_mux|out[1]~3_combout  $ (!\ld_mux|out[1]~4_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\ld_mux|out[1]~3_combout ),
	.datac(!\ld_mux|out[4]~36_combout ),
	.datad(!\ld_mux|out[1]~4_combout ),
	.datae(!\muxA|Mux4~4_combout ),
	.dataf(!\muxB|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[11]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[11]~93 .extended_lut = "off";
defparam \ld_mux|out[11]~93 .lut_mask = 64'h0000030C030C0C0C;
defparam \ld_mux|out[11]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \ld_mux|out[11]~94 (
// Equation(s):
// \ld_mux|out[11]~94_combout  = ( \muxB|Mux13~4_combout  & ( \alu|Selector15~11_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (\alu|ShiftRight0~13_combout  & 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & !\muxB|Mux12~4_combout ))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\alu|ShiftRight0~13_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datad(!\muxB|Mux12~4_combout ),
	.datae(!\muxB|Mux13~4_combout ),
	.dataf(!\alu|Selector15~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[11]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[11]~94 .extended_lut = "off";
defparam \ld_mux|out[11]~94 .lut_mask = 64'h0000000000000100;
defparam \ld_mux|out[11]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \alu|ShiftLeft0~12 (
// Equation(s):
// \alu|ShiftLeft0~12_combout  = ( \muxB|Mux15~4_combout  & ( \muxB|Mux14~4_combout  & ( \muxA|Mux7~4_combout  ) ) ) # ( !\muxB|Mux15~4_combout  & ( \muxB|Mux14~4_combout  & ( \muxA|Mux6~4_combout  ) ) ) # ( \muxB|Mux15~4_combout  & ( !\muxB|Mux14~4_combout  
// & ( \muxA|Mux5~4_combout  ) ) ) # ( !\muxB|Mux15~4_combout  & ( !\muxB|Mux14~4_combout  & ( \muxA|Mux4~4_combout  ) ) )

	.dataa(!\muxA|Mux6~4_combout ),
	.datab(!\muxA|Mux4~4_combout ),
	.datac(!\muxA|Mux7~4_combout ),
	.datad(!\muxA|Mux5~4_combout ),
	.datae(!\muxB|Mux15~4_combout ),
	.dataf(!\muxB|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|ShiftLeft0~12 .extended_lut = "off";
defparam \alu|ShiftLeft0~12 .lut_mask = 64'h333300FF55550F0F;
defparam \alu|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \ld_mux|out[11]~92 (
// Equation(s):
// \ld_mux|out[11]~92_combout  = ( \alu|ShiftLeft0~8_combout  & ( \alu|Selector15~12_combout  & ( (!\muxB|Mux12~4_combout  & (((\muxB|Mux13~4_combout ) # (\alu|ShiftLeft0~12_combout )))) # (\muxB|Mux12~4_combout  & (\alu|ShiftLeft0~4_combout  & 
// ((!\muxB|Mux13~4_combout )))) ) ) ) # ( !\alu|ShiftLeft0~8_combout  & ( \alu|Selector15~12_combout  & ( (!\muxB|Mux13~4_combout  & ((!\muxB|Mux12~4_combout  & ((\alu|ShiftLeft0~12_combout ))) # (\muxB|Mux12~4_combout  & (\alu|ShiftLeft0~4_combout )))) ) ) 
// )

	.dataa(!\muxB|Mux12~4_combout ),
	.datab(!\alu|ShiftLeft0~4_combout ),
	.datac(!\alu|ShiftLeft0~12_combout ),
	.datad(!\muxB|Mux13~4_combout ),
	.datae(!\alu|ShiftLeft0~8_combout ),
	.dataf(!\alu|Selector15~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[11]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[11]~92 .extended_lut = "off";
defparam \ld_mux|out[11]~92 .lut_mask = 64'h000000001B001BAA;
defparam \ld_mux|out[11]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N54
cyclonev_lcell_comb \ld_mux|out[11]~140 (
// Equation(s):
// \ld_mux|out[11]~140_combout  = ( !\ld_mux|out[11]~73_combout  & ( (((!\ld_mux|out[11]~72_combout  & (\ld_mux|out[11]~92_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ))) # (\ld_mux|out[11]~94_combout )) # 
// (\ld_mux|out[11]~93_combout ) ) ) # ( \ld_mux|out[11]~73_combout  & ( (((!\ld_mux|out[11]~72_combout  & (\alu|ShiftRight0~11_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ))) # (\ld_mux|out[11]~94_combout )) # 
// (\ld_mux|out[11]~93_combout ) ) )

	.dataa(!\ld_mux|out[11]~72_combout ),
	.datab(!\ld_mux|out[11]~93_combout ),
	.datac(!\alu|ShiftRight0~11_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(!\ld_mux|out[11]~73_combout ),
	.dataf(!\ld_mux|out[11]~94_combout ),
	.datag(!\ld_mux|out[11]~92_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[11]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[11]~140 .extended_lut = "on";
defparam \ld_mux|out[11]~140 .lut_mask = 64'h333B333BFFFFFFFF;
defparam \ld_mux|out[11]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N42
cyclonev_lcell_comb \ld_mux|out[11]~97 (
// Equation(s):
// \ld_mux|out[11]~97_combout  = ( \ld_mux|out[11]~140_combout  & ( \ld_mux|out[4]~40_combout  ) ) # ( !\ld_mux|out[11]~140_combout  & ( \ld_mux|out[4]~40_combout  & ( (((\ld_mux|out[11]~91_combout  & \ld_mux|out[9]~38_combout )) # 
// (\ld_mux|out[11]~96_combout )) # (\ld_mux|out[11]~95_combout ) ) ) ) # ( \ld_mux|out[11]~140_combout  & ( !\ld_mux|out[4]~40_combout  & ( (\ld_mux|out[11]~96_combout ) # (\ld_mux|out[11]~95_combout ) ) ) ) # ( !\ld_mux|out[11]~140_combout  & ( 
// !\ld_mux|out[4]~40_combout  & ( (\ld_mux|out[11]~96_combout ) # (\ld_mux|out[11]~95_combout ) ) ) )

	.dataa(!\ld_mux|out[11]~95_combout ),
	.datab(!\ld_mux|out[11]~96_combout ),
	.datac(!\ld_mux|out[11]~91_combout ),
	.datad(!\ld_mux|out[9]~38_combout ),
	.datae(!\ld_mux|out[11]~140_combout ),
	.dataf(!\ld_mux|out[4]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[11]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[11]~97 .extended_lut = "off";
defparam \ld_mux|out[11]~97 .lut_mask = 64'h77777777777FFFFF;
defparam \ld_mux|out[11]~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N5
dffeas \reg_bank|Inst13|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst13|r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst13|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst13|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst13|r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N20
dffeas \reg_bank|Inst5|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst5|r[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst5|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst5|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst5|r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N43
dffeas \reg_bank|Inst1|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst1|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst1|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst1|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst1|r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N17
dffeas \reg_bank|Inst9|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst9|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst9|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst9|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst9|r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N42
cyclonev_lcell_comb \muxA|Mux4~1 (
// Equation(s):
// \muxA|Mux4~1_combout  = ( \reg_bank|Inst1|r [11] & ( \reg_bank|Inst9|r [11] & ( ((!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst13|r [11])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst5|r [11])))) # (\mainFsm|Selector24~0_combout ) ) ) ) # ( 
// !\reg_bank|Inst1|r [11] & ( \reg_bank|Inst9|r [11] & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst13|r [11])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst5|r [11]))))) # (\mainFsm|Selector24~0_combout  & 
// (!\mainFsm|Selector23~1_combout )) ) ) ) # ( \reg_bank|Inst1|r [11] & ( !\reg_bank|Inst9|r [11] & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst13|r [11])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst5|r 
// [11]))))) # (\mainFsm|Selector24~0_combout  & (\mainFsm|Selector23~1_combout )) ) ) ) # ( !\reg_bank|Inst1|r [11] & ( !\reg_bank|Inst9|r [11] & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst13|r [11])) # 
// (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst5|r [11]))))) ) ) )

	.dataa(!\mainFsm|Selector24~0_combout ),
	.datab(!\mainFsm|Selector23~1_combout ),
	.datac(!\reg_bank|Inst13|r [11]),
	.datad(!\reg_bank|Inst5|r [11]),
	.datae(!\reg_bank|Inst1|r [11]),
	.dataf(!\reg_bank|Inst9|r [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux4~1 .extended_lut = "off";
defparam \muxA|Mux4~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \muxA|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N14
dffeas \reg_bank|Inst2|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst2|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst2|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst2|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst2|r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N8
dffeas \reg_bank|Inst6|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst6|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst6|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst6|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst6|r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N8
dffeas \reg_bank|Inst10|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst10|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst10|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst10|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst10|r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N38
dffeas \reg_bank|Inst14|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst14|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst14|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst14|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst14|r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N6
cyclonev_lcell_comb \muxA|Mux4~2 (
// Equation(s):
// \muxA|Mux4~2_combout  = ( \reg_bank|Inst10|r [11] & ( \reg_bank|Inst14|r [11] & ( (!\mainFsm|Selector23~1_combout ) # ((!\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst6|r [11]))) # (\mainFsm|Selector24~0_combout  & (\reg_bank|Inst2|r [11]))) ) ) ) # ( 
// !\reg_bank|Inst10|r [11] & ( \reg_bank|Inst14|r [11] & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout ) # ((\reg_bank|Inst6|r [11])))) # (\mainFsm|Selector24~0_combout  & (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst2|r [11]))) 
// ) ) ) # ( \reg_bank|Inst10|r [11] & ( !\reg_bank|Inst14|r [11] & ( (!\mainFsm|Selector24~0_combout  & (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst6|r [11])))) # (\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout ) # 
// ((\reg_bank|Inst2|r [11])))) ) ) ) # ( !\reg_bank|Inst10|r [11] & ( !\reg_bank|Inst14|r [11] & ( (\mainFsm|Selector23~1_combout  & ((!\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst6|r [11]))) # (\mainFsm|Selector24~0_combout  & (\reg_bank|Inst2|r 
// [11])))) ) ) )

	.dataa(!\mainFsm|Selector24~0_combout ),
	.datab(!\mainFsm|Selector23~1_combout ),
	.datac(!\reg_bank|Inst2|r [11]),
	.datad(!\reg_bank|Inst6|r [11]),
	.datae(!\reg_bank|Inst10|r [11]),
	.dataf(!\reg_bank|Inst14|r [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux4~2 .extended_lut = "off";
defparam \muxA|Mux4~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \muxA|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N5
dffeas \reg_bank|Inst15|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst15|r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst15|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst15|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst15|r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N45
cyclonev_lcell_comb \reg_bank|Inst7|r[11]~feeder (
// Equation(s):
// \reg_bank|Inst7|r[11]~feeder_combout  = ( \ld_mux|out[11]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[11]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst7|r[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst7|r[11]~feeder .extended_lut = "off";
defparam \reg_bank|Inst7|r[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst7|r[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N47
dffeas \reg_bank|Inst7|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst7|r[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst7|r[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst7|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst7|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst7|r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N44
dffeas \reg_bank|Inst11|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ld_mux|out[11]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst11|r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst11|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst11|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst11|r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N44
dffeas \reg_bank|Inst3|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst3|r[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst3|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst3|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst3|r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N15
cyclonev_lcell_comb \muxA|Mux4~3 (
// Equation(s):
// \muxA|Mux4~3_combout  = ( \mainFsm|Selector24~0_combout  & ( \reg_bank|Inst3|r [11] & ( (\reg_bank|Inst11|r [11]) # (\mainFsm|Selector23~1_combout ) ) ) ) # ( !\mainFsm|Selector24~0_combout  & ( \reg_bank|Inst3|r [11] & ( (!\mainFsm|Selector23~1_combout  
// & (\reg_bank|Inst15|r [11])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst7|r [11]))) ) ) ) # ( \mainFsm|Selector24~0_combout  & ( !\reg_bank|Inst3|r [11] & ( (!\mainFsm|Selector23~1_combout  & \reg_bank|Inst11|r [11]) ) ) ) # ( 
// !\mainFsm|Selector24~0_combout  & ( !\reg_bank|Inst3|r [11] & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst15|r [11])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst7|r [11]))) ) ) )

	.dataa(!\reg_bank|Inst15|r [11]),
	.datab(!\reg_bank|Inst7|r [11]),
	.datac(!\mainFsm|Selector23~1_combout ),
	.datad(!\reg_bank|Inst11|r [11]),
	.datae(!\mainFsm|Selector24~0_combout ),
	.dataf(!\reg_bank|Inst3|r [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux4~3 .extended_lut = "off";
defparam \muxA|Mux4~3 .lut_mask = 64'h535300F053530FFF;
defparam \muxA|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N2
dffeas \reg_bank|Inst4|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N15
cyclonev_lcell_comb \reg_bank|Inst8|r[11]~feeder (
// Equation(s):
// \reg_bank|Inst8|r[11]~feeder_combout  = ( \ld_mux|out[11]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ld_mux|out[11]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Inst8|r[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Inst8|r[11]~feeder .extended_lut = "off";
defparam \reg_bank|Inst8|r[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|Inst8|r[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N17
dffeas \reg_bank|Inst8|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Inst8|r[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\reg_bank|Inst8|r[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst8|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst8|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst8|r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N58
dffeas \reg_bank|Inst12|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst12|r[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst12|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst12|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst12|r[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N41
dffeas \reg_bank|Inst0|r[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[11] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N39
cyclonev_lcell_comb \muxA|Mux4~0 (
// Equation(s):
// \muxA|Mux4~0_combout  = ( \reg_bank|Inst0|r [11] & ( \mainFsm|Selector24~0_combout  & ( (\mainFsm|Selector23~1_combout ) # (\reg_bank|Inst8|r [11]) ) ) ) # ( !\reg_bank|Inst0|r [11] & ( \mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst8|r [11] & 
// !\mainFsm|Selector23~1_combout ) ) ) ) # ( \reg_bank|Inst0|r [11] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst12|r [11]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst4|r [11])) ) ) ) # ( 
// !\reg_bank|Inst0|r [11] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst12|r [11]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst4|r [11])) ) ) )

	.dataa(!\reg_bank|Inst4|r [11]),
	.datab(!\reg_bank|Inst8|r [11]),
	.datac(!\mainFsm|Selector23~1_combout ),
	.datad(!\reg_bank|Inst12|r [11]),
	.datae(!\reg_bank|Inst0|r [11]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux4~0 .extended_lut = "off";
defparam \muxA|Mux4~0 .lut_mask = 64'h05F505F530303F3F;
defparam \muxA|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N36
cyclonev_lcell_comb \muxA|Mux4~4 (
// Equation(s):
// \muxA|Mux4~4_combout  = ( \muxA|Mux4~3_combout  & ( \muxA|Mux4~0_combout  & ( (!\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout ) # (\muxA|Mux4~2_combout )))) # (\mainFsm|Selector25~1_combout  & (((\mainFsm|Selector26~1_combout )) # 
// (\muxA|Mux4~1_combout ))) ) ) ) # ( !\muxA|Mux4~3_combout  & ( \muxA|Mux4~0_combout  & ( (!\mainFsm|Selector25~1_combout  & (((\muxA|Mux4~2_combout  & \mainFsm|Selector26~1_combout )))) # (\mainFsm|Selector25~1_combout  & (((\mainFsm|Selector26~1_combout 
// )) # (\muxA|Mux4~1_combout ))) ) ) ) # ( \muxA|Mux4~3_combout  & ( !\muxA|Mux4~0_combout  & ( (!\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout ) # (\muxA|Mux4~2_combout )))) # (\mainFsm|Selector25~1_combout  & (\muxA|Mux4~1_combout  & 
// ((!\mainFsm|Selector26~1_combout )))) ) ) ) # ( !\muxA|Mux4~3_combout  & ( !\muxA|Mux4~0_combout  & ( (!\mainFsm|Selector25~1_combout  & (((\muxA|Mux4~2_combout  & \mainFsm|Selector26~1_combout )))) # (\mainFsm|Selector25~1_combout  & 
// (\muxA|Mux4~1_combout  & ((!\mainFsm|Selector26~1_combout )))) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\muxA|Mux4~1_combout ),
	.datac(!\muxA|Mux4~2_combout ),
	.datad(!\mainFsm|Selector26~1_combout ),
	.datae(!\muxA|Mux4~3_combout ),
	.dataf(!\muxA|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux4~4 .extended_lut = "off";
defparam \muxA|Mux4~4 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \muxA|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \alu|Add3~53 (
// Equation(s):
// \alu|Add3~53_sumout  = SUM(( \muxA|Mux2~4_combout  ) + ( GND ) + ( \alu|Add3~50  ))
// \alu|Add3~54  = CARRY(( \muxA|Mux2~4_combout  ) + ( GND ) + ( \alu|Add3~50  ))

	.dataa(!\muxA|Mux2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~53_sumout ),
	.cout(\alu|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~53 .extended_lut = "off";
defparam \alu|Add3~53 .lut_mask = 64'h0000FFFF00005555;
defparam \alu|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \alu|Add3~61 (
// Equation(s):
// \alu|Add3~61_sumout  = SUM(( \muxA|Mux0~4_combout  ) + ( GND ) + ( \alu|Add3~58  ))

	.dataa(!\muxA|Mux0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add3~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add3~61 .extended_lut = "off";
defparam \alu|Add3~61 .lut_mask = 64'h0000FFFF00005555;
defparam \alu|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N45
cyclonev_lcell_comb \alu|Add6~61 (
// Equation(s):
// \alu|Add6~61_sumout  = SUM(( \muxA|Mux0~4_combout  ) + ( GND ) + ( \alu|Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add6~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add6~61 .extended_lut = "off";
defparam \alu|Add6~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \alu|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N33
cyclonev_lcell_comb \ld_mux|out[15]~130 (
// Equation(s):
// \ld_mux|out[15]~130_combout  = ( !\ld_mux|out[1]~4_combout  & ( \ld_mux|out[1]~3_combout  & ( !\muxA|Mux0~4_combout  $ (!\muxB|Mux0~4_combout ) ) ) ) # ( \ld_mux|out[1]~4_combout  & ( !\ld_mux|out[1]~3_combout  & ( (\muxB|Mux0~4_combout ) # 
// (\muxA|Mux0~4_combout ) ) ) ) # ( !\ld_mux|out[1]~4_combout  & ( !\ld_mux|out[1]~3_combout  & ( (\muxA|Mux0~4_combout  & \muxB|Mux0~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\muxA|Mux0~4_combout ),
	.datac(gnd),
	.datad(!\muxB|Mux0~4_combout ),
	.datae(!\ld_mux|out[1]~4_combout ),
	.dataf(!\ld_mux|out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[15]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[15]~130 .extended_lut = "off";
defparam \ld_mux|out[15]~130 .lut_mask = 64'h003333FF33CC0000;
defparam \ld_mux|out[15]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \ld_mux|out[15]~131 (
// Equation(s):
// \ld_mux|out[15]~131_combout  = ( \alu|ShiftRight0~13_combout  & ( ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ((!\alu|Selector15~12_combout ) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout 
// )))) # (\ld_mux|out[15]~130_combout ) ) ) # ( !\alu|ShiftRight0~13_combout  & ( (\ld_mux|out[15]~130_combout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) # 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & \alu|Selector15~12_combout )))) ) )

	.dataa(!\ld_mux|out[15]~130_combout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\alu|Selector15~12_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\alu|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[15]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[15]~131 .extended_lut = "off";
defparam \ld_mux|out[15]~131 .lut_mask = 64'h5504550455F755F7;
defparam \ld_mux|out[15]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N3
cyclonev_lcell_comb \ld_mux|out[15]~127 (
// Equation(s):
// \ld_mux|out[15]~127_combout  = ( \muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux3~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( \muxB|Mux15~4_combout  & ( \muxA|Mux1~4_combout  ) ) ) # ( \muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout 
//  & ( \muxA|Mux2~4_combout  ) ) ) # ( !\muxB|Mux14~4_combout  & ( !\muxB|Mux15~4_combout  & ( \muxA|Mux0~4_combout  ) ) )

	.dataa(!\muxA|Mux1~4_combout ),
	.datab(!\muxA|Mux3~4_combout ),
	.datac(!\muxA|Mux2~4_combout ),
	.datad(!\muxA|Mux0~4_combout ),
	.datae(!\muxB|Mux14~4_combout ),
	.dataf(!\muxB|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[15]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[15]~127 .extended_lut = "off";
defparam \ld_mux|out[15]~127 .lut_mask = 64'h00FF0F0F55553333;
defparam \ld_mux|out[15]~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \ld_mux|out[15]~128 (
// Equation(s):
// \ld_mux|out[15]~128_combout  = ( \alu|ShiftLeft0~8_combout  & ( \muxB|Mux12~4_combout  & ( (!\muxB|Mux13~4_combout ) # (\alu|ShiftLeft0~4_combout ) ) ) ) # ( !\alu|ShiftLeft0~8_combout  & ( \muxB|Mux12~4_combout  & ( (\alu|ShiftLeft0~4_combout  & 
// \muxB|Mux13~4_combout ) ) ) ) # ( \alu|ShiftLeft0~8_combout  & ( !\muxB|Mux12~4_combout  & ( (!\muxB|Mux13~4_combout  & ((\ld_mux|out[15]~127_combout ))) # (\muxB|Mux13~4_combout  & (\alu|ShiftLeft0~12_combout )) ) ) ) # ( !\alu|ShiftLeft0~8_combout  & ( 
// !\muxB|Mux12~4_combout  & ( (!\muxB|Mux13~4_combout  & ((\ld_mux|out[15]~127_combout ))) # (\muxB|Mux13~4_combout  & (\alu|ShiftLeft0~12_combout )) ) ) )

	.dataa(!\alu|ShiftLeft0~4_combout ),
	.datab(!\alu|ShiftLeft0~12_combout ),
	.datac(!\muxB|Mux13~4_combout ),
	.datad(!\ld_mux|out[15]~127_combout ),
	.datae(!\alu|ShiftLeft0~8_combout ),
	.dataf(!\muxB|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[15]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[15]~128 .extended_lut = "off";
defparam \ld_mux|out[15]~128 .lut_mask = 64'h03F303F30505F5F5;
defparam \ld_mux|out[15]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \ld_mux|out[15]~129 (
// Equation(s):
// \ld_mux|out[15]~129_combout  = ( \ld_mux|out[15]~128_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (\alu|Selector15~12_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\alu|Selector15~12_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[15]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[15]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[15]~129 .extended_lut = "off";
defparam \ld_mux|out[15]~129 .lut_mask = 64'h00000000000C000C;
defparam \ld_mux|out[15]~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N45
cyclonev_lcell_comb \alu|Add8~61 (
// Equation(s):
// \alu|Add8~61_sumout  = SUM(( !\muxA|Mux0~4_combout  ) + ( \alu|Add8~59  ) + ( \alu|Add8~58  ))

	.dataa(gnd),
	.datab(!\muxA|Mux0~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add8~58 ),
	.sharein(\alu|Add8~59 ),
	.combout(),
	.sumout(\alu|Add8~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add8~61 .extended_lut = "off";
defparam \alu|Add8~61 .lut_mask = 64'h000000000000CCCC;
defparam \alu|Add8~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \ld_mux|out[15]~133 (
// Equation(s):
// \ld_mux|out[15]~133_combout  = ( \ld_mux|out[12]~77_combout  & ( (!\ld_mux|out[1]~8_combout  & ((!\ld_mux|out[1]~9_combout  & ((\alu|Add8~61_sumout ))) # (\ld_mux|out[1]~9_combout  & (!\muxA|Mux0~4_combout )))) ) ) # ( !\ld_mux|out[12]~77_combout  & ( 
// (\alu|Add8~61_sumout  & (!\ld_mux|out[1]~8_combout  & !\ld_mux|out[1]~9_combout )) ) )

	.dataa(!\muxA|Mux0~4_combout ),
	.datab(!\alu|Add8~61_sumout ),
	.datac(!\ld_mux|out[1]~8_combout ),
	.datad(!\ld_mux|out[1]~9_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[12]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[15]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[15]~133 .extended_lut = "off";
defparam \ld_mux|out[15]~133 .lut_mask = 64'h3000300030A030A0;
defparam \ld_mux|out[15]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N45
cyclonev_lcell_comb \alu|Add5~61 (
// Equation(s):
// \alu|Add5~61_sumout  = SUM(( !\muxB|Mux0~4_combout  $ (\muxA|Mux0~4_combout ) ) + ( \alu|Add5~59  ) + ( \alu|Add5~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxB|Mux0~4_combout ),
	.datad(!\muxA|Mux0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add5~58 ),
	.sharein(\alu|Add5~59 ),
	.combout(),
	.sumout(\alu|Add5~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add5~61 .extended_lut = "off";
defparam \alu|Add5~61 .lut_mask = 64'h000000000000F00F;
defparam \alu|Add5~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \alu|Add0~61 (
// Equation(s):
// \alu|Add0~61_sumout  = SUM(( \muxB|Mux0~4_combout  ) + ( \muxA|Mux0~4_combout  ) + ( \alu|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxA|Mux0~4_combout ),
	.datad(!\muxB|Mux0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~61 .extended_lut = "off";
defparam \alu|Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \ld_mux|out[15]~132 (
// Equation(s):
// \ld_mux|out[15]~132_combout  = ( \alu|Add0~61_sumout  & ( (\ld_mux|out[13]~113_combout  & ((!\ld_mux|out[1]~11_combout ) # (\alu|Add5~61_sumout ))) ) ) # ( !\alu|Add0~61_sumout  & ( (\ld_mux|out[13]~113_combout  & (\ld_mux|out[1]~11_combout  & 
// \alu|Add5~61_sumout )) ) )

	.dataa(gnd),
	.datab(!\ld_mux|out[13]~113_combout ),
	.datac(!\ld_mux|out[1]~11_combout ),
	.datad(!\alu|Add5~61_sumout ),
	.datae(gnd),
	.dataf(!\alu|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[15]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[15]~132 .extended_lut = "off";
defparam \ld_mux|out[15]~132 .lut_mask = 64'h0003000330333033;
defparam \ld_mux|out[15]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \ld_mux|out[15]~134 (
// Equation(s):
// \ld_mux|out[15]~134_combout  = ( !\ld_mux|out[15]~133_combout  & ( !\ld_mux|out[15]~132_combout  & ( (!\ld_mux|out[1]~98_combout ) # ((!\ld_mux|out[15]~129_combout  & ((!\ld_mux|out[15]~131_combout ) # (\ld_mux|out[12]~99_combout )))) ) ) )

	.dataa(!\ld_mux|out[15]~131_combout ),
	.datab(!\ld_mux|out[12]~99_combout ),
	.datac(!\ld_mux|out[1]~98_combout ),
	.datad(!\ld_mux|out[15]~129_combout ),
	.datae(!\ld_mux|out[15]~133_combout ),
	.dataf(!\ld_mux|out[15]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[15]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[15]~134 .extended_lut = "off";
defparam \ld_mux|out[15]~134 .lut_mask = 64'hFBF0000000000000;
defparam \ld_mux|out[15]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \ld_mux|out[15]~135 (
// Equation(s):
// \ld_mux|out[15]~135_combout  = ( \ld_mux|out[15]~134_combout  & ( \ld_mux|out[1]~15_combout  & ( (\alu|Add6~61_sumout  & \ld_mux|out[1]~14_combout ) ) ) ) # ( !\ld_mux|out[15]~134_combout  & ( \ld_mux|out[1]~15_combout  & ( (!\ld_mux|out[1]~14_combout ) # 
// (\alu|Add6~61_sumout ) ) ) ) # ( \ld_mux|out[15]~134_combout  & ( !\ld_mux|out[1]~15_combout  & ( (!\ld_mux|out[1]~14_combout  & ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ))) # (\ld_mux|out[1]~14_combout  & 
// (\alu|Add3~61_sumout )) ) ) ) # ( !\ld_mux|out[15]~134_combout  & ( !\ld_mux|out[1]~15_combout  & ( (!\ld_mux|out[1]~14_combout  & ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ))) # (\ld_mux|out[1]~14_combout  & 
// (\alu|Add3~61_sumout )) ) ) )

	.dataa(!\alu|Add3~61_sumout ),
	.datab(!\alu|Add6~61_sumout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datad(!\ld_mux|out[1]~14_combout ),
	.datae(!\ld_mux|out[15]~134_combout ),
	.dataf(!\ld_mux|out[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[15]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[15]~135 .extended_lut = "off";
defparam \ld_mux|out[15]~135 .lut_mask = 64'h0F550F55FF330033;
defparam \ld_mux|out[15]~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N49
dffeas \reg_bank|Inst0|r[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[15]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst0|r[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst0|r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst0|r[15] .is_wysiwyg = "true";
defparam \reg_bank|Inst0|r[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N21
cyclonev_lcell_comb \muxA|Mux0~0 (
// Equation(s):
// \muxA|Mux0~0_combout  = ( \reg_bank|Inst12|r [15] & ( \reg_bank|Inst4|r [15] & ( (!\mainFsm|Selector24~0_combout ) # ((!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst8|r [15]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst0|r [15]))) ) ) ) # ( 
// !\reg_bank|Inst12|r [15] & ( \reg_bank|Inst4|r [15] & ( (!\mainFsm|Selector23~1_combout  & (((\reg_bank|Inst8|r [15] & \mainFsm|Selector24~0_combout )))) # (\mainFsm|Selector23~1_combout  & (((!\mainFsm|Selector24~0_combout )) # (\reg_bank|Inst0|r [15]))) 
// ) ) ) # ( \reg_bank|Inst12|r [15] & ( !\reg_bank|Inst4|r [15] & ( (!\mainFsm|Selector23~1_combout  & (((!\mainFsm|Selector24~0_combout ) # (\reg_bank|Inst8|r [15])))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst0|r [15] & 
// ((\mainFsm|Selector24~0_combout )))) ) ) ) # ( !\reg_bank|Inst12|r [15] & ( !\reg_bank|Inst4|r [15] & ( (\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst8|r [15]))) # (\mainFsm|Selector23~1_combout  & 
// (\reg_bank|Inst0|r [15])))) ) ) )

	.dataa(!\mainFsm|Selector23~1_combout ),
	.datab(!\reg_bank|Inst0|r [15]),
	.datac(!\reg_bank|Inst8|r [15]),
	.datad(!\mainFsm|Selector24~0_combout ),
	.datae(!\reg_bank|Inst12|r [15]),
	.dataf(!\reg_bank|Inst4|r [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux0~0 .extended_lut = "off";
defparam \muxA|Mux0~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \muxA|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N30
cyclonev_lcell_comb \muxA|Mux0~1 (
// Equation(s):
// \muxA|Mux0~1_combout  = ( \reg_bank|Inst1|r [15] & ( \reg_bank|Inst9|r [15] & ( ((!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst13|r [15]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst5|r [15]))) # (\mainFsm|Selector24~0_combout ) ) ) ) # ( 
// !\reg_bank|Inst1|r [15] & ( \reg_bank|Inst9|r [15] & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst13|r [15]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst5|r [15])))) # (\mainFsm|Selector24~0_combout  & 
// (!\mainFsm|Selector23~1_combout )) ) ) ) # ( \reg_bank|Inst1|r [15] & ( !\reg_bank|Inst9|r [15] & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst13|r [15]))) # (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst5|r 
// [15])))) # (\mainFsm|Selector24~0_combout  & (\mainFsm|Selector23~1_combout )) ) ) ) # ( !\reg_bank|Inst1|r [15] & ( !\reg_bank|Inst9|r [15] & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst13|r [15]))) # 
// (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst5|r [15])))) ) ) )

	.dataa(!\mainFsm|Selector24~0_combout ),
	.datab(!\mainFsm|Selector23~1_combout ),
	.datac(!\reg_bank|Inst5|r [15]),
	.datad(!\reg_bank|Inst13|r [15]),
	.datae(!\reg_bank|Inst1|r [15]),
	.dataf(!\reg_bank|Inst9|r [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux0~1 .extended_lut = "off";
defparam \muxA|Mux0~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \muxA|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N12
cyclonev_lcell_comb \muxA|Mux0~2 (
// Equation(s):
// \muxA|Mux0~2_combout  = ( \reg_bank|Inst6|r [15] & ( \mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst10|r [15])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst2|r [15]))) ) ) ) # ( !\reg_bank|Inst6|r [15] & ( 
// \mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst10|r [15])) # (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst2|r [15]))) ) ) ) # ( \reg_bank|Inst6|r [15] & ( !\mainFsm|Selector24~0_combout  & ( (\reg_bank|Inst14|r 
// [15]) # (\mainFsm|Selector23~1_combout ) ) ) ) # ( !\reg_bank|Inst6|r [15] & ( !\mainFsm|Selector24~0_combout  & ( (!\mainFsm|Selector23~1_combout  & \reg_bank|Inst14|r [15]) ) ) )

	.dataa(!\reg_bank|Inst10|r [15]),
	.datab(!\reg_bank|Inst2|r [15]),
	.datac(!\mainFsm|Selector23~1_combout ),
	.datad(!\reg_bank|Inst14|r [15]),
	.datae(!\reg_bank|Inst6|r [15]),
	.dataf(!\mainFsm|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux0~2 .extended_lut = "off";
defparam \muxA|Mux0~2 .lut_mask = 64'h00F00FFF53535353;
defparam \muxA|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N48
cyclonev_lcell_comb \muxA|Mux0~3 (
// Equation(s):
// \muxA|Mux0~3_combout  = ( \reg_bank|Inst15|r [15] & ( \reg_bank|Inst11|r [15] & ( (!\mainFsm|Selector23~1_combout ) # ((!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst7|r [15])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst3|r [15])))) ) ) ) # ( 
// !\reg_bank|Inst15|r [15] & ( \reg_bank|Inst11|r [15] & ( (!\mainFsm|Selector24~0_combout  & (\mainFsm|Selector23~1_combout  & (\reg_bank|Inst7|r [15]))) # (\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout ) # ((\reg_bank|Inst3|r [15])))) 
// ) ) ) # ( \reg_bank|Inst15|r [15] & ( !\reg_bank|Inst11|r [15] & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout ) # ((\reg_bank|Inst7|r [15])))) # (\mainFsm|Selector24~0_combout  & (\mainFsm|Selector23~1_combout  & 
// ((\reg_bank|Inst3|r [15])))) ) ) ) # ( !\reg_bank|Inst15|r [15] & ( !\reg_bank|Inst11|r [15] & ( (\mainFsm|Selector23~1_combout  & ((!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst7|r [15])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst3|r 
// [15]))))) ) ) )

	.dataa(!\mainFsm|Selector24~0_combout ),
	.datab(!\mainFsm|Selector23~1_combout ),
	.datac(!\reg_bank|Inst7|r [15]),
	.datad(!\reg_bank|Inst3|r [15]),
	.datae(!\reg_bank|Inst15|r [15]),
	.dataf(!\reg_bank|Inst11|r [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux0~3 .extended_lut = "off";
defparam \muxA|Mux0~3 .lut_mask = 64'h02138A9B4657CEDF;
defparam \muxA|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N3
cyclonev_lcell_comb \muxA|Mux0~4 (
// Equation(s):
// \muxA|Mux0~4_combout  = ( \muxA|Mux0~2_combout  & ( \muxA|Mux0~3_combout  & ( (!\mainFsm|Selector25~1_combout ) # ((!\mainFsm|Selector26~1_combout  & ((\muxA|Mux0~1_combout ))) # (\mainFsm|Selector26~1_combout  & (\muxA|Mux0~0_combout ))) ) ) ) # ( 
// !\muxA|Mux0~2_combout  & ( \muxA|Mux0~3_combout  & ( (!\mainFsm|Selector25~1_combout  & (((!\mainFsm|Selector26~1_combout )))) # (\mainFsm|Selector25~1_combout  & ((!\mainFsm|Selector26~1_combout  & ((\muxA|Mux0~1_combout ))) # 
// (\mainFsm|Selector26~1_combout  & (\muxA|Mux0~0_combout )))) ) ) ) # ( \muxA|Mux0~2_combout  & ( !\muxA|Mux0~3_combout  & ( (!\mainFsm|Selector25~1_combout  & (((\mainFsm|Selector26~1_combout )))) # (\mainFsm|Selector25~1_combout  & 
// ((!\mainFsm|Selector26~1_combout  & ((\muxA|Mux0~1_combout ))) # (\mainFsm|Selector26~1_combout  & (\muxA|Mux0~0_combout )))) ) ) ) # ( !\muxA|Mux0~2_combout  & ( !\muxA|Mux0~3_combout  & ( (\mainFsm|Selector25~1_combout  & 
// ((!\mainFsm|Selector26~1_combout  & ((\muxA|Mux0~1_combout ))) # (\mainFsm|Selector26~1_combout  & (\muxA|Mux0~0_combout )))) ) ) )

	.dataa(!\muxA|Mux0~0_combout ),
	.datab(!\muxA|Mux0~1_combout ),
	.datac(!\mainFsm|Selector25~1_combout ),
	.datad(!\mainFsm|Selector26~1_combout ),
	.datae(!\muxA|Mux0~2_combout ),
	.dataf(!\muxA|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux0~4 .extended_lut = "off";
defparam \muxA|Mux0~4 .lut_mask = 64'h030503F5F305F3F5;
defparam \muxA|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N39
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout  = ( \muxA|Mux0~4_combout  & ( (\muxA|Mux1~4_combout  & (\muxA|Mux2~4_combout  & \mainFsm|state.store1~q )) ) )

	.dataa(gnd),
	.datab(!\muxA|Mux1~4_combout ),
	.datac(!\muxA|Mux2~4_combout ),
	.datad(!\mainFsm|state.store1~q ),
	.datae(gnd),
	.dataf(!\muxA|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0 .lut_mask = 64'h0000000000030003;
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux7~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[8]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux7~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[8]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux7~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[8]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux7~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[8]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N21
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~portadataout ))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] 
// & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~portadataout ))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N39
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N27
cyclonev_lcell_comb \mainFsm|Selector30~0 (
// Equation(s):
// \mainFsm|Selector30~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ( (\mainFsm|state.r2~q ) # (\mainFsm|state.store1~q ) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ( (!\mainFsm|state.store1~q  & \mainFsm|state.r2~q ) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ( \mainFsm|state.store1~q  ) ) )

	.dataa(!\mainFsm|state.store1~q ),
	.datab(gnd),
	.datac(!\mainFsm|state.r2~q ),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector30~0 .extended_lut = "off";
defparam \mainFsm|Selector30~0 .lut_mask = 64'h000055550A0A5F5F;
defparam \mainFsm|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N48
cyclonev_lcell_comb \muxB|Mux14~0 (
// Equation(s):
// \muxB|Mux14~0_combout  = ( \reg_bank|Inst4|r [1] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst12|r [1]) ) ) ) # ( !\reg_bank|Inst4|r [1] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst12|r [1] & 
// \mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst4|r [1] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst0|r [1])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst8|r [1]))) ) ) ) # ( !\reg_bank|Inst4|r 
// [1] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst0|r [1])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst8|r [1]))) ) ) )

	.dataa(!\reg_bank|Inst0|r [1]),
	.datab(!\reg_bank|Inst12|r [1]),
	.datac(!\reg_bank|Inst8|r [1]),
	.datad(!\mainFsm|Selector27~0_combout ),
	.datae(!\reg_bank|Inst4|r [1]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux14~0 .extended_lut = "off";
defparam \muxB|Mux14~0 .lut_mask = 64'h550F550F0033FF33;
defparam \muxB|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N57
cyclonev_lcell_comb \muxB|Mux14~3 (
// Equation(s):
// \muxB|Mux14~3_combout  = ( \mainFsm|Selector27~0_combout  & ( \mainFsm|Selector28~0_combout  & ( \reg_bank|Inst15|r [1] ) ) ) # ( !\mainFsm|Selector27~0_combout  & ( \mainFsm|Selector28~0_combout  & ( \reg_bank|Inst7|r [1] ) ) ) # ( 
// \mainFsm|Selector27~0_combout  & ( !\mainFsm|Selector28~0_combout  & ( \reg_bank|Inst11|r [1] ) ) ) # ( !\mainFsm|Selector27~0_combout  & ( !\mainFsm|Selector28~0_combout  & ( \reg_bank|Inst3|r [1] ) ) )

	.dataa(!\reg_bank|Inst15|r [1]),
	.datab(!\reg_bank|Inst11|r [1]),
	.datac(!\reg_bank|Inst7|r [1]),
	.datad(!\reg_bank|Inst3|r [1]),
	.datae(!\mainFsm|Selector27~0_combout ),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux14~3 .extended_lut = "off";
defparam \muxB|Mux14~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \muxB|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N30
cyclonev_lcell_comb \muxB|Mux14~2 (
// Equation(s):
// \muxB|Mux14~2_combout  = ( \reg_bank|Inst14|r [1] & ( \mainFsm|Selector28~0_combout  & ( (\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst6|r [1]) ) ) ) # ( !\reg_bank|Inst14|r [1] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst6|r [1] & 
// !\mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst14|r [1] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst2|r [1])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst10|r [1]))) ) ) ) # ( 
// !\reg_bank|Inst14|r [1] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst2|r [1])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst10|r [1]))) ) ) )

	.dataa(!\reg_bank|Inst6|r [1]),
	.datab(!\reg_bank|Inst2|r [1]),
	.datac(!\reg_bank|Inst10|r [1]),
	.datad(!\mainFsm|Selector27~0_combout ),
	.datae(!\reg_bank|Inst14|r [1]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux14~2 .extended_lut = "off";
defparam \muxB|Mux14~2 .lut_mask = 64'h330F330F550055FF;
defparam \muxB|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N36
cyclonev_lcell_comb \muxB|Mux14~1 (
// Equation(s):
// \muxB|Mux14~1_combout  = ( \reg_bank|Inst5|r [1] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst13|r [1]) ) ) ) # ( !\reg_bank|Inst5|r [1] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst13|r [1] & 
// \mainFsm|Selector27~0_combout ) ) ) ) # ( \reg_bank|Inst5|r [1] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst1|r [1]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst9|r [1])) ) ) ) # ( !\reg_bank|Inst5|r 
// [1] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst1|r [1]))) # (\mainFsm|Selector27~0_combout  & (\reg_bank|Inst9|r [1])) ) ) )

	.dataa(!\reg_bank|Inst9|r [1]),
	.datab(!\reg_bank|Inst1|r [1]),
	.datac(!\reg_bank|Inst13|r [1]),
	.datad(!\mainFsm|Selector27~0_combout ),
	.datae(!\reg_bank|Inst5|r [1]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux14~1 .extended_lut = "off";
defparam \muxB|Mux14~1 .lut_mask = 64'h33553355000FFF0F;
defparam \muxB|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N3
cyclonev_lcell_comb \muxB|Mux14~4 (
// Equation(s):
// \muxB|Mux14~4_combout  = ( \muxB|Mux14~2_combout  & ( \muxB|Mux14~1_combout  & ( (!\mainFsm|Selector30~0_combout  & (((\mainFsm|Selector29~0_combout )) # (\muxB|Mux14~0_combout ))) # (\mainFsm|Selector30~0_combout  & (((!\mainFsm|Selector29~0_combout ) # 
// (\muxB|Mux14~3_combout )))) ) ) ) # ( !\muxB|Mux14~2_combout  & ( \muxB|Mux14~1_combout  & ( (!\mainFsm|Selector30~0_combout  & (\muxB|Mux14~0_combout  & ((!\mainFsm|Selector29~0_combout )))) # (\mainFsm|Selector30~0_combout  & 
// (((!\mainFsm|Selector29~0_combout ) # (\muxB|Mux14~3_combout )))) ) ) ) # ( \muxB|Mux14~2_combout  & ( !\muxB|Mux14~1_combout  & ( (!\mainFsm|Selector30~0_combout  & (((\mainFsm|Selector29~0_combout )) # (\muxB|Mux14~0_combout ))) # 
// (\mainFsm|Selector30~0_combout  & (((\muxB|Mux14~3_combout  & \mainFsm|Selector29~0_combout )))) ) ) ) # ( !\muxB|Mux14~2_combout  & ( !\muxB|Mux14~1_combout  & ( (!\mainFsm|Selector30~0_combout  & (\muxB|Mux14~0_combout  & 
// ((!\mainFsm|Selector29~0_combout )))) # (\mainFsm|Selector30~0_combout  & (((\muxB|Mux14~3_combout  & \mainFsm|Selector29~0_combout )))) ) ) )

	.dataa(!\mainFsm|Selector30~0_combout ),
	.datab(!\muxB|Mux14~0_combout ),
	.datac(!\muxB|Mux14~3_combout ),
	.datad(!\mainFsm|Selector29~0_combout ),
	.datae(!\muxB|Mux14~2_combout ),
	.dataf(!\muxB|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux14~4 .extended_lut = "off";
defparam \muxB|Mux14~4 .lut_mask = 64'h220522AF770577AF;
defparam \muxB|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \data_b[1]~input (
	.i(data_b[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[1]~input_o ));
// synopsys translate_off
defparam \data_b[1]~input .bus_hold = "false";
defparam \data_b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux14~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[1]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux14~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[1]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux14~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[1]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux14~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[1]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N57
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49~portadataout )))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49~portadataout )))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] 
// & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux14~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[1]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux14~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[1]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux14~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[1]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux14~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[1]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N18
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~portadataout  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~portadataout 
// ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~portadataout ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \mainFsm|Selector29~0 (
// Equation(s):
// \mainFsm|Selector29~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( ((\mainFsm|state.r2~q  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout )) # (\mainFsm|state.store1~q ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  & ( (\mainFsm|state.r2~q  & (!\mainFsm|state.store1~q  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout )) ) )

	.dataa(!\mainFsm|state.r2~q ),
	.datab(gnd),
	.datac(!\mainFsm|state.store1~q ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector29~0 .extended_lut = "off";
defparam \mainFsm|Selector29~0 .lut_mask = 64'h005000500F5F0F5F;
defparam \mainFsm|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N0
cyclonev_lcell_comb \muxB|Mux4~0 (
// Equation(s):
// \muxB|Mux4~0_combout  = ( \reg_bank|Inst4|r [11] & ( \reg_bank|Inst0|r [11] & ( (!\mainFsm|Selector27~0_combout ) # ((!\mainFsm|Selector28~0_combout  & ((\reg_bank|Inst8|r [11]))) # (\mainFsm|Selector28~0_combout  & (\reg_bank|Inst12|r [11]))) ) ) ) # ( 
// !\reg_bank|Inst4|r [11] & ( \reg_bank|Inst0|r [11] & ( (!\mainFsm|Selector27~0_combout  & (((!\mainFsm|Selector28~0_combout )))) # (\mainFsm|Selector27~0_combout  & ((!\mainFsm|Selector28~0_combout  & ((\reg_bank|Inst8|r [11]))) # 
// (\mainFsm|Selector28~0_combout  & (\reg_bank|Inst12|r [11])))) ) ) ) # ( \reg_bank|Inst4|r [11] & ( !\reg_bank|Inst0|r [11] & ( (!\mainFsm|Selector27~0_combout  & (((\mainFsm|Selector28~0_combout )))) # (\mainFsm|Selector27~0_combout  & 
// ((!\mainFsm|Selector28~0_combout  & ((\reg_bank|Inst8|r [11]))) # (\mainFsm|Selector28~0_combout  & (\reg_bank|Inst12|r [11])))) ) ) ) # ( !\reg_bank|Inst4|r [11] & ( !\reg_bank|Inst0|r [11] & ( (\mainFsm|Selector27~0_combout  & 
// ((!\mainFsm|Selector28~0_combout  & ((\reg_bank|Inst8|r [11]))) # (\mainFsm|Selector28~0_combout  & (\reg_bank|Inst12|r [11])))) ) ) )

	.dataa(!\reg_bank|Inst12|r [11]),
	.datab(!\reg_bank|Inst8|r [11]),
	.datac(!\mainFsm|Selector27~0_combout ),
	.datad(!\mainFsm|Selector28~0_combout ),
	.datae(!\reg_bank|Inst4|r [11]),
	.dataf(!\reg_bank|Inst0|r [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux4~0 .extended_lut = "off";
defparam \muxB|Mux4~0 .lut_mask = 64'h030503F5F305F3F5;
defparam \muxB|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N18
cyclonev_lcell_comb \muxB|Mux4~1 (
// Equation(s):
// \muxB|Mux4~1_combout  = ( \reg_bank|Inst5|r [11] & ( \mainFsm|Selector27~0_combout  & ( (!\mainFsm|Selector28~0_combout  & ((\reg_bank|Inst9|r [11]))) # (\mainFsm|Selector28~0_combout  & (\reg_bank|Inst13|r [11])) ) ) ) # ( !\reg_bank|Inst5|r [11] & ( 
// \mainFsm|Selector27~0_combout  & ( (!\mainFsm|Selector28~0_combout  & ((\reg_bank|Inst9|r [11]))) # (\mainFsm|Selector28~0_combout  & (\reg_bank|Inst13|r [11])) ) ) ) # ( \reg_bank|Inst5|r [11] & ( !\mainFsm|Selector27~0_combout  & ( 
// (\mainFsm|Selector28~0_combout ) # (\reg_bank|Inst1|r [11]) ) ) ) # ( !\reg_bank|Inst5|r [11] & ( !\mainFsm|Selector27~0_combout  & ( (\reg_bank|Inst1|r [11] & !\mainFsm|Selector28~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst13|r [11]),
	.datab(!\reg_bank|Inst1|r [11]),
	.datac(!\mainFsm|Selector28~0_combout ),
	.datad(!\reg_bank|Inst9|r [11]),
	.datae(!\reg_bank|Inst5|r [11]),
	.dataf(!\mainFsm|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux4~1 .extended_lut = "off";
defparam \muxB|Mux4~1 .lut_mask = 64'h30303F3F05F505F5;
defparam \muxB|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \muxB|Mux4~2 (
// Equation(s):
// \muxB|Mux4~2_combout  = ( \reg_bank|Inst14|r [11] & ( \mainFsm|Selector28~0_combout  & ( (\reg_bank|Inst6|r [11]) # (\mainFsm|Selector27~0_combout ) ) ) ) # ( !\reg_bank|Inst14|r [11] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  
// & \reg_bank|Inst6|r [11]) ) ) ) # ( \reg_bank|Inst14|r [11] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst2|r [11])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst10|r [11]))) ) ) ) # ( !\reg_bank|Inst14|r 
// [11] & ( !\mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst2|r [11])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst10|r [11]))) ) ) )

	.dataa(!\reg_bank|Inst2|r [11]),
	.datab(!\reg_bank|Inst10|r [11]),
	.datac(!\mainFsm|Selector27~0_combout ),
	.datad(!\reg_bank|Inst6|r [11]),
	.datae(!\reg_bank|Inst14|r [11]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux4~2 .extended_lut = "off";
defparam \muxB|Mux4~2 .lut_mask = 64'h5353535300F00FFF;
defparam \muxB|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \muxB|Mux4~3 (
// Equation(s):
// \muxB|Mux4~3_combout  = ( \reg_bank|Inst3|r [11] & ( \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst7|r [11])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst15|r [11]))) ) ) ) # ( !\reg_bank|Inst3|r [11] & ( 
// \mainFsm|Selector28~0_combout  & ( (!\mainFsm|Selector27~0_combout  & (\reg_bank|Inst7|r [11])) # (\mainFsm|Selector27~0_combout  & ((\reg_bank|Inst15|r [11]))) ) ) ) # ( \reg_bank|Inst3|r [11] & ( !\mainFsm|Selector28~0_combout  & ( 
// (!\mainFsm|Selector27~0_combout ) # (\reg_bank|Inst11|r [11]) ) ) ) # ( !\reg_bank|Inst3|r [11] & ( !\mainFsm|Selector28~0_combout  & ( (\mainFsm|Selector27~0_combout  & \reg_bank|Inst11|r [11]) ) ) )

	.dataa(!\reg_bank|Inst7|r [11]),
	.datab(!\mainFsm|Selector27~0_combout ),
	.datac(!\reg_bank|Inst15|r [11]),
	.datad(!\reg_bank|Inst11|r [11]),
	.datae(!\reg_bank|Inst3|r [11]),
	.dataf(!\mainFsm|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux4~3 .extended_lut = "off";
defparam \muxB|Mux4~3 .lut_mask = 64'h0033CCFF47474747;
defparam \muxB|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N18
cyclonev_lcell_comb \muxB|Mux4~4 (
// Equation(s):
// \muxB|Mux4~4_combout  = ( \muxB|Mux4~2_combout  & ( \muxB|Mux4~3_combout  & ( ((!\mainFsm|Selector30~0_combout  & (\muxB|Mux4~0_combout )) # (\mainFsm|Selector30~0_combout  & ((\muxB|Mux4~1_combout )))) # (\mainFsm|Selector29~0_combout ) ) ) ) # ( 
// !\muxB|Mux4~2_combout  & ( \muxB|Mux4~3_combout  & ( (!\mainFsm|Selector29~0_combout  & ((!\mainFsm|Selector30~0_combout  & (\muxB|Mux4~0_combout )) # (\mainFsm|Selector30~0_combout  & ((\muxB|Mux4~1_combout ))))) # (\mainFsm|Selector29~0_combout  & 
// (\mainFsm|Selector30~0_combout )) ) ) ) # ( \muxB|Mux4~2_combout  & ( !\muxB|Mux4~3_combout  & ( (!\mainFsm|Selector29~0_combout  & ((!\mainFsm|Selector30~0_combout  & (\muxB|Mux4~0_combout )) # (\mainFsm|Selector30~0_combout  & ((\muxB|Mux4~1_combout 
// ))))) # (\mainFsm|Selector29~0_combout  & (!\mainFsm|Selector30~0_combout )) ) ) ) # ( !\muxB|Mux4~2_combout  & ( !\muxB|Mux4~3_combout  & ( (!\mainFsm|Selector29~0_combout  & ((!\mainFsm|Selector30~0_combout  & (\muxB|Mux4~0_combout )) # 
// (\mainFsm|Selector30~0_combout  & ((\muxB|Mux4~1_combout ))))) ) ) )

	.dataa(!\mainFsm|Selector29~0_combout ),
	.datab(!\mainFsm|Selector30~0_combout ),
	.datac(!\muxB|Mux4~0_combout ),
	.datad(!\muxB|Mux4~1_combout ),
	.datae(!\muxB|Mux4~2_combout ),
	.dataf(!\muxB|Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxB|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxB|Mux4~4 .extended_lut = "off";
defparam \muxB|Mux4~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \muxB|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux4~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[11]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux4~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[11]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux4~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[11]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux4~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[11]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N42
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59~portadataout ))))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59~portadataout ))))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59~portadataout ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N9
cyclonev_lcell_comb \mainFsm|Selector23~0 (
// Equation(s):
// \mainFsm|Selector23~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & ( (\mainFsm|state.r2~q  & ((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ))) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & ( (\mainFsm|state.r2~q  & 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2])) ) )

	.dataa(gnd),
	.datab(!\mainFsm|state.r2~q ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector23~0 .extended_lut = "off";
defparam \mainFsm|Selector23~0 .lut_mask = 64'h0300030003330333;
defparam \mainFsm|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N9
cyclonev_lcell_comb \mainFsm|Selector23~1 (
// Equation(s):
// \mainFsm|Selector23~1_combout  = ( \mainFsm|PC_mux~0_combout  & ( (!\mainFsm|Selector23~0_combout  & ((!\mainFsm|state.jump1~q ) # (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ))) ) ) # ( !\mainFsm|PC_mux~0_combout  & ( 
// (!\mainFsm|Selector23~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mainFsm|state.jump1~q ),
	.datac(!\mainFsm|Selector23~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\mainFsm|PC_mux~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector23~1 .extended_lut = "off";
defparam \mainFsm|Selector23~1 .lut_mask = 64'hF000F000F0C0F0C0;
defparam \mainFsm|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \muxA|Mux3~1 (
// Equation(s):
// \muxA|Mux3~1_combout  = ( \reg_bank|Inst4|r [12] & ( \mainFsm|Selector25~1_combout  & ( (\mainFsm|Selector26~1_combout ) # (\reg_bank|Inst5|r [12]) ) ) ) # ( !\reg_bank|Inst4|r [12] & ( \mainFsm|Selector25~1_combout  & ( (\reg_bank|Inst5|r [12] & 
// !\mainFsm|Selector26~1_combout ) ) ) ) # ( \reg_bank|Inst4|r [12] & ( !\mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst7|r [12])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst6|r [12]))) ) ) ) # ( 
// !\reg_bank|Inst4|r [12] & ( !\mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst7|r [12])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst6|r [12]))) ) ) )

	.dataa(!\reg_bank|Inst5|r [12]),
	.datab(!\reg_bank|Inst7|r [12]),
	.datac(!\mainFsm|Selector26~1_combout ),
	.datad(!\reg_bank|Inst6|r [12]),
	.datae(!\reg_bank|Inst4|r [12]),
	.dataf(!\mainFsm|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux3~1 .extended_lut = "off";
defparam \muxA|Mux3~1 .lut_mask = 64'h303F303F50505F5F;
defparam \muxA|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \muxA|Mux3~2 (
// Equation(s):
// \muxA|Mux3~2_combout  = ( \reg_bank|Inst10|r [12] & ( \mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst9|r [12]))) # (\mainFsm|Selector26~1_combout  & (\reg_bank|Inst8|r [12])) ) ) ) # ( !\reg_bank|Inst10|r [12] & ( 
// \mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst9|r [12]))) # (\mainFsm|Selector26~1_combout  & (\reg_bank|Inst8|r [12])) ) ) ) # ( \reg_bank|Inst10|r [12] & ( !\mainFsm|Selector25~1_combout  & ( (\reg_bank|Inst11|r 
// [12]) # (\mainFsm|Selector26~1_combout ) ) ) ) # ( !\reg_bank|Inst10|r [12] & ( !\mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & \reg_bank|Inst11|r [12]) ) ) )

	.dataa(!\reg_bank|Inst8|r [12]),
	.datab(!\mainFsm|Selector26~1_combout ),
	.datac(!\reg_bank|Inst11|r [12]),
	.datad(!\reg_bank|Inst9|r [12]),
	.datae(!\reg_bank|Inst10|r [12]),
	.dataf(!\mainFsm|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux3~2 .extended_lut = "off";
defparam \muxA|Mux3~2 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \muxA|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \muxA|Mux3~0 (
// Equation(s):
// \muxA|Mux3~0_combout  = ( \reg_bank|Inst0|r [12] & ( \mainFsm|Selector25~1_combout  & ( (\mainFsm|Selector26~1_combout ) # (\reg_bank|Inst1|r [12]) ) ) ) # ( !\reg_bank|Inst0|r [12] & ( \mainFsm|Selector25~1_combout  & ( (\reg_bank|Inst1|r [12] & 
// !\mainFsm|Selector26~1_combout ) ) ) ) # ( \reg_bank|Inst0|r [12] & ( !\mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst3|r [12])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst2|r [12]))) ) ) ) # ( 
// !\reg_bank|Inst0|r [12] & ( !\mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst3|r [12])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst2|r [12]))) ) ) )

	.dataa(!\reg_bank|Inst1|r [12]),
	.datab(!\mainFsm|Selector26~1_combout ),
	.datac(!\reg_bank|Inst3|r [12]),
	.datad(!\reg_bank|Inst2|r [12]),
	.datae(!\reg_bank|Inst0|r [12]),
	.dataf(!\mainFsm|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux3~0 .extended_lut = "off";
defparam \muxA|Mux3~0 .lut_mask = 64'h0C3F0C3F44447777;
defparam \muxA|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \muxA|Mux3~3 (
// Equation(s):
// \muxA|Mux3~3_combout  = ( \reg_bank|Inst13|r [12] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst14|r [12]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst12|r [12])) ) ) ) # ( !\reg_bank|Inst13|r [12] & ( 
// \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst14|r [12]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst12|r [12])) ) ) ) # ( \reg_bank|Inst13|r [12] & ( !\mainFsm|Selector26~1_combout  & ( (\reg_bank|Inst15|r 
// [12]) # (\mainFsm|Selector25~1_combout ) ) ) ) # ( !\reg_bank|Inst13|r [12] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & \reg_bank|Inst15|r [12]) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst12|r [12]),
	.datac(!\reg_bank|Inst14|r [12]),
	.datad(!\reg_bank|Inst15|r [12]),
	.datae(!\reg_bank|Inst13|r [12]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux3~3 .extended_lut = "off";
defparam \muxA|Mux3~3 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \muxA|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \muxA|Mux3~4 (
// Equation(s):
// \muxA|Mux3~4_combout  = ( \muxA|Mux3~0_combout  & ( \muxA|Mux3~3_combout  & ( (!\mainFsm|Selector23~1_combout  & (((!\mainFsm|Selector24~0_combout ) # (\muxA|Mux3~2_combout )))) # (\mainFsm|Selector23~1_combout  & (((\mainFsm|Selector24~0_combout )) # 
// (\muxA|Mux3~1_combout ))) ) ) ) # ( !\muxA|Mux3~0_combout  & ( \muxA|Mux3~3_combout  & ( (!\mainFsm|Selector23~1_combout  & (((!\mainFsm|Selector24~0_combout ) # (\muxA|Mux3~2_combout )))) # (\mainFsm|Selector23~1_combout  & (\muxA|Mux3~1_combout  & 
// ((!\mainFsm|Selector24~0_combout )))) ) ) ) # ( \muxA|Mux3~0_combout  & ( !\muxA|Mux3~3_combout  & ( (!\mainFsm|Selector23~1_combout  & (((\muxA|Mux3~2_combout  & \mainFsm|Selector24~0_combout )))) # (\mainFsm|Selector23~1_combout  & 
// (((\mainFsm|Selector24~0_combout )) # (\muxA|Mux3~1_combout ))) ) ) ) # ( !\muxA|Mux3~0_combout  & ( !\muxA|Mux3~3_combout  & ( (!\mainFsm|Selector23~1_combout  & (((\muxA|Mux3~2_combout  & \mainFsm|Selector24~0_combout )))) # 
// (\mainFsm|Selector23~1_combout  & (\muxA|Mux3~1_combout  & ((!\mainFsm|Selector24~0_combout )))) ) ) )

	.dataa(!\mainFsm|Selector23~1_combout ),
	.datab(!\muxA|Mux3~1_combout ),
	.datac(!\muxA|Mux3~2_combout ),
	.datad(!\mainFsm|Selector24~0_combout ),
	.datae(!\muxA|Mux3~0_combout ),
	.dataf(!\muxA|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux3~4 .extended_lut = "off";
defparam \muxA|Mux3~4 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \muxA|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \ld_mux|out[13]~111 (
// Equation(s):
// \ld_mux|out[13]~111_combout  = ( \ld_mux|out[1]~3_combout  & ( (!\ld_mux|out[1]~4_combout  & (!\muxA|Mux2~4_combout  $ (!\muxB|Mux2~4_combout ))) ) ) # ( !\ld_mux|out[1]~3_combout  & ( (!\muxA|Mux2~4_combout  & (\muxB|Mux2~4_combout  & 
// \ld_mux|out[1]~4_combout )) # (\muxA|Mux2~4_combout  & ((\ld_mux|out[1]~4_combout ) # (\muxB|Mux2~4_combout ))) ) )

	.dataa(!\muxA|Mux2~4_combout ),
	.datab(gnd),
	.datac(!\muxB|Mux2~4_combout ),
	.datad(!\ld_mux|out[1]~4_combout ),
	.datae(gnd),
	.dataf(!\ld_mux|out[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[13]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[13]~111 .extended_lut = "off";
defparam \ld_mux|out[13]~111 .lut_mask = 64'h055F055F5A005A00;
defparam \ld_mux|out[13]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \ld_mux|out[13]~112 (
// Equation(s):
// \ld_mux|out[13]~112_combout  = ( \alu|Selector15~12_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (\ld_mux|out[13]~111_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & (\ld_mux|out[13]~111_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ((\alu|ShiftRight0~7_combout ))))) ) ) # ( 
// !\alu|Selector15~12_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (\ld_mux|out[13]~111_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ((\alu|ShiftRight0~7_combout 
// ))) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datab(!\ld_mux|out[13]~111_combout ),
	.datac(!\alu|ShiftRight0~7_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Selector15~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[13]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[13]~112 .extended_lut = "off";
defparam \ld_mux|out[13]~112 .lut_mask = 64'h2727272733273327;
defparam \ld_mux|out[13]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \ld_mux|out[13]~108 (
// Equation(s):
// \ld_mux|out[13]~108_combout  = ( \muxB|Mux14~4_combout  & ( \muxA|Mux3~4_combout  & ( (!\muxB|Mux15~4_combout  & (\muxA|Mux4~4_combout )) # (\muxB|Mux15~4_combout  & ((\muxA|Mux5~4_combout ))) ) ) ) # ( !\muxB|Mux14~4_combout  & ( \muxA|Mux3~4_combout  & 
// ( (\muxB|Mux15~4_combout ) # (\muxA|Mux2~4_combout ) ) ) ) # ( \muxB|Mux14~4_combout  & ( !\muxA|Mux3~4_combout  & ( (!\muxB|Mux15~4_combout  & (\muxA|Mux4~4_combout )) # (\muxB|Mux15~4_combout  & ((\muxA|Mux5~4_combout ))) ) ) ) # ( 
// !\muxB|Mux14~4_combout  & ( !\muxA|Mux3~4_combout  & ( (\muxA|Mux2~4_combout  & !\muxB|Mux15~4_combout ) ) ) )

	.dataa(!\muxA|Mux2~4_combout ),
	.datab(!\muxA|Mux4~4_combout ),
	.datac(!\muxA|Mux5~4_combout ),
	.datad(!\muxB|Mux15~4_combout ),
	.datae(!\muxB|Mux14~4_combout ),
	.dataf(!\muxA|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[13]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[13]~108 .extended_lut = "off";
defparam \ld_mux|out[13]~108 .lut_mask = 64'h5500330F55FF330F;
defparam \ld_mux|out[13]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \ld_mux|out[13]~109 (
// Equation(s):
// \ld_mux|out[13]~109_combout  = ( \muxB|Mux13~4_combout  & ( \alu|ShiftLeft0~10_combout  & ( (!\muxB|Mux12~4_combout ) # (\alu|ShiftLeft0~2_combout ) ) ) ) # ( !\muxB|Mux13~4_combout  & ( \alu|ShiftLeft0~10_combout  & ( (!\muxB|Mux12~4_combout  & 
// ((\ld_mux|out[13]~108_combout ))) # (\muxB|Mux12~4_combout  & (\alu|ShiftLeft0~6_combout )) ) ) ) # ( \muxB|Mux13~4_combout  & ( !\alu|ShiftLeft0~10_combout  & ( (\alu|ShiftLeft0~2_combout  & \muxB|Mux12~4_combout ) ) ) ) # ( !\muxB|Mux13~4_combout  & ( 
// !\alu|ShiftLeft0~10_combout  & ( (!\muxB|Mux12~4_combout  & ((\ld_mux|out[13]~108_combout ))) # (\muxB|Mux12~4_combout  & (\alu|ShiftLeft0~6_combout )) ) ) )

	.dataa(!\alu|ShiftLeft0~2_combout ),
	.datab(!\alu|ShiftLeft0~6_combout ),
	.datac(!\ld_mux|out[13]~108_combout ),
	.datad(!\muxB|Mux12~4_combout ),
	.datae(!\muxB|Mux13~4_combout ),
	.dataf(!\alu|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[13]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[13]~109 .extended_lut = "off";
defparam \ld_mux|out[13]~109 .lut_mask = 64'h0F3300550F33FF55;
defparam \ld_mux|out[13]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \ld_mux|out[13]~110 (
// Equation(s):
// \ld_mux|out[13]~110_combout  = ( \alu|Selector15~12_combout  & ( (\ld_mux|out[13]~109_combout  & (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout )) ) )

	.dataa(!\ld_mux|out[13]~109_combout ),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Selector15~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[13]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[13]~110 .extended_lut = "off";
defparam \ld_mux|out[13]~110 .lut_mask = 64'h0000000000500050;
defparam \ld_mux|out[13]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \ld_mux|out[13]~114 (
// Equation(s):
// \ld_mux|out[13]~114_combout  = ( \alu|Add5~53_sumout  & ( (\ld_mux|out[13]~113_combout  & ((\ld_mux|out[1]~11_combout ) # (\alu|Add0~53_sumout ))) ) ) # ( !\alu|Add5~53_sumout  & ( (\ld_mux|out[13]~113_combout  & (\alu|Add0~53_sumout  & 
// !\ld_mux|out[1]~11_combout )) ) )

	.dataa(gnd),
	.datab(!\ld_mux|out[13]~113_combout ),
	.datac(!\alu|Add0~53_sumout ),
	.datad(!\ld_mux|out[1]~11_combout ),
	.datae(gnd),
	.dataf(!\alu|Add5~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[13]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[13]~114 .extended_lut = "off";
defparam \ld_mux|out[13]~114 .lut_mask = 64'h0300030003330333;
defparam \ld_mux|out[13]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N27
cyclonev_lcell_comb \ld_mux|out[13]~115 (
// Equation(s):
// \ld_mux|out[13]~115_combout  = ( \ld_mux|out[12]~77_combout  & ( \alu|Add8~53_sumout  & ( (!\ld_mux|out[1]~8_combout  & ((!\ld_mux|out[1]~9_combout ) # (!\muxA|Mux2~4_combout ))) ) ) ) # ( !\ld_mux|out[12]~77_combout  & ( \alu|Add8~53_sumout  & ( 
// (!\ld_mux|out[1]~9_combout  & !\ld_mux|out[1]~8_combout ) ) ) ) # ( \ld_mux|out[12]~77_combout  & ( !\alu|Add8~53_sumout  & ( (\ld_mux|out[1]~9_combout  & (!\ld_mux|out[1]~8_combout  & !\muxA|Mux2~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ld_mux|out[1]~9_combout ),
	.datac(!\ld_mux|out[1]~8_combout ),
	.datad(!\muxA|Mux2~4_combout ),
	.datae(!\ld_mux|out[12]~77_combout ),
	.dataf(!\alu|Add8~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[13]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[13]~115 .extended_lut = "off";
defparam \ld_mux|out[13]~115 .lut_mask = 64'h00003000C0C0F0C0;
defparam \ld_mux|out[13]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \ld_mux|out[13]~116 (
// Equation(s):
// \ld_mux|out[13]~116_combout  = ( !\ld_mux|out[13]~114_combout  & ( !\ld_mux|out[13]~115_combout  & ( (!\ld_mux|out[1]~98_combout ) # ((!\ld_mux|out[13]~110_combout  & ((!\ld_mux|out[13]~112_combout ) # (\ld_mux|out[12]~99_combout )))) ) ) )

	.dataa(!\ld_mux|out[13]~112_combout ),
	.datab(!\ld_mux|out[1]~98_combout ),
	.datac(!\ld_mux|out[12]~99_combout ),
	.datad(!\ld_mux|out[13]~110_combout ),
	.datae(!\ld_mux|out[13]~114_combout ),
	.dataf(!\ld_mux|out[13]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[13]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[13]~116 .extended_lut = "off";
defparam \ld_mux|out[13]~116 .lut_mask = 64'hEFCC000000000000;
defparam \ld_mux|out[13]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \ld_mux|out[13]~117 (
// Equation(s):
// \ld_mux|out[13]~117_combout  = ( \ld_mux|out[1]~15_combout  & ( \ld_mux|out[13]~116_combout  & ( (\alu|Add6~53_sumout  & \ld_mux|out[1]~14_combout ) ) ) ) # ( !\ld_mux|out[1]~15_combout  & ( \ld_mux|out[13]~116_combout  & ( (!\ld_mux|out[1]~14_combout  & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ))) # (\ld_mux|out[1]~14_combout  & (\alu|Add3~53_sumout )) ) ) ) # ( \ld_mux|out[1]~15_combout  & ( !\ld_mux|out[13]~116_combout  & ( (!\ld_mux|out[1]~14_combout ) # 
// (\alu|Add6~53_sumout ) ) ) ) # ( !\ld_mux|out[1]~15_combout  & ( !\ld_mux|out[13]~116_combout  & ( (!\ld_mux|out[1]~14_combout  & ((\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ))) # (\ld_mux|out[1]~14_combout  & 
// (\alu|Add3~53_sumout )) ) ) )

	.dataa(!\alu|Add6~53_sumout ),
	.datab(!\alu|Add3~53_sumout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datad(!\ld_mux|out[1]~14_combout ),
	.datae(!\ld_mux|out[1]~15_combout ),
	.dataf(!\ld_mux|out[13]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ld_mux|out[13]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ld_mux|out[13]~117 .extended_lut = "off";
defparam \ld_mux|out[13]~117 .lut_mask = 64'h0F33FF550F330055;
defparam \ld_mux|out[13]~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N14
dffeas \reg_bank|Inst4|r[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ld_mux|out[13]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\reg_bank|Inst4|r[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|Inst4|r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|Inst4|r[13] .is_wysiwyg = "true";
defparam \reg_bank|Inst4|r[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \muxA|Mux2~0 (
// Equation(s):
// \muxA|Mux2~0_combout  = ( \reg_bank|Inst12|r [13] & ( \mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst4|r [13])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst0|r [13]))) ) ) ) # ( !\reg_bank|Inst12|r [13] & ( 
// \mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst4|r [13])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst0|r [13]))) ) ) ) # ( \reg_bank|Inst12|r [13] & ( !\mainFsm|Selector23~1_combout  & ( 
// (!\mainFsm|Selector24~0_combout ) # (\reg_bank|Inst8|r [13]) ) ) ) # ( !\reg_bank|Inst12|r [13] & ( !\mainFsm|Selector23~1_combout  & ( (\reg_bank|Inst8|r [13] & \mainFsm|Selector24~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst4|r [13]),
	.datab(!\reg_bank|Inst8|r [13]),
	.datac(!\reg_bank|Inst0|r [13]),
	.datad(!\mainFsm|Selector24~0_combout ),
	.datae(!\reg_bank|Inst12|r [13]),
	.dataf(!\mainFsm|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux2~0 .extended_lut = "off";
defparam \muxA|Mux2~0 .lut_mask = 64'h0033FF33550F550F;
defparam \muxA|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N42
cyclonev_lcell_comb \muxA|Mux2~3 (
// Equation(s):
// \muxA|Mux2~3_combout  = ( \reg_bank|Inst3|r [13] & ( \reg_bank|Inst15|r [13] & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout ) # ((\reg_bank|Inst7|r [13])))) # (\mainFsm|Selector24~0_combout  & (((\reg_bank|Inst11|r [13])) # 
// (\mainFsm|Selector23~1_combout ))) ) ) ) # ( !\reg_bank|Inst3|r [13] & ( \reg_bank|Inst15|r [13] & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout ) # ((\reg_bank|Inst7|r [13])))) # (\mainFsm|Selector24~0_combout  & 
// (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst11|r [13]))) ) ) ) # ( \reg_bank|Inst3|r [13] & ( !\reg_bank|Inst15|r [13] & ( (!\mainFsm|Selector24~0_combout  & (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst7|r [13])))) # 
// (\mainFsm|Selector24~0_combout  & (((\reg_bank|Inst11|r [13])) # (\mainFsm|Selector23~1_combout ))) ) ) ) # ( !\reg_bank|Inst3|r [13] & ( !\reg_bank|Inst15|r [13] & ( (!\mainFsm|Selector24~0_combout  & (\mainFsm|Selector23~1_combout  & ((\reg_bank|Inst7|r 
// [13])))) # (\mainFsm|Selector24~0_combout  & (!\mainFsm|Selector23~1_combout  & (\reg_bank|Inst11|r [13]))) ) ) )

	.dataa(!\mainFsm|Selector24~0_combout ),
	.datab(!\mainFsm|Selector23~1_combout ),
	.datac(!\reg_bank|Inst11|r [13]),
	.datad(!\reg_bank|Inst7|r [13]),
	.datae(!\reg_bank|Inst3|r [13]),
	.dataf(!\reg_bank|Inst15|r [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux2~3 .extended_lut = "off";
defparam \muxA|Mux2~3 .lut_mask = 64'h042615378CAE9DBF;
defparam \muxA|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \muxA|Mux2~1 (
// Equation(s):
// \muxA|Mux2~1_combout  = ( \reg_bank|Inst1|r [13] & ( \mainFsm|Selector23~1_combout  & ( (\reg_bank|Inst5|r [13]) # (\mainFsm|Selector24~0_combout ) ) ) ) # ( !\reg_bank|Inst1|r [13] & ( \mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & 
// \reg_bank|Inst5|r [13]) ) ) ) # ( \reg_bank|Inst1|r [13] & ( !\mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst13|r [13])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst9|r [13]))) ) ) ) # ( !\reg_bank|Inst1|r 
// [13] & ( !\mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & (\reg_bank|Inst13|r [13])) # (\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst9|r [13]))) ) ) )

	.dataa(!\reg_bank|Inst13|r [13]),
	.datab(!\mainFsm|Selector24~0_combout ),
	.datac(!\reg_bank|Inst5|r [13]),
	.datad(!\reg_bank|Inst9|r [13]),
	.datae(!\reg_bank|Inst1|r [13]),
	.dataf(!\mainFsm|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux2~1 .extended_lut = "off";
defparam \muxA|Mux2~1 .lut_mask = 64'h447744770C0C3F3F;
defparam \muxA|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N18
cyclonev_lcell_comb \muxA|Mux2~2 (
// Equation(s):
// \muxA|Mux2~2_combout  = ( \reg_bank|Inst14|r [13] & ( \mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst6|r [13]))) # (\mainFsm|Selector24~0_combout  & (\reg_bank|Inst2|r [13])) ) ) ) # ( !\reg_bank|Inst14|r [13] & ( 
// \mainFsm|Selector23~1_combout  & ( (!\mainFsm|Selector24~0_combout  & ((\reg_bank|Inst6|r [13]))) # (\mainFsm|Selector24~0_combout  & (\reg_bank|Inst2|r [13])) ) ) ) # ( \reg_bank|Inst14|r [13] & ( !\mainFsm|Selector23~1_combout  & ( 
// (!\mainFsm|Selector24~0_combout ) # (\reg_bank|Inst10|r [13]) ) ) ) # ( !\reg_bank|Inst14|r [13] & ( !\mainFsm|Selector23~1_combout  & ( (\reg_bank|Inst10|r [13] & \mainFsm|Selector24~0_combout ) ) ) )

	.dataa(!\reg_bank|Inst10|r [13]),
	.datab(!\reg_bank|Inst2|r [13]),
	.datac(!\mainFsm|Selector24~0_combout ),
	.datad(!\reg_bank|Inst6|r [13]),
	.datae(!\reg_bank|Inst14|r [13]),
	.dataf(!\mainFsm|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux2~2 .extended_lut = "off";
defparam \muxA|Mux2~2 .lut_mask = 64'h0505F5F503F303F3;
defparam \muxA|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \muxA|Mux2~4 (
// Equation(s):
// \muxA|Mux2~4_combout  = ( \muxA|Mux2~1_combout  & ( \muxA|Mux2~2_combout  & ( (!\mainFsm|Selector26~1_combout  & (((\mainFsm|Selector25~1_combout ) # (\muxA|Mux2~3_combout )))) # (\mainFsm|Selector26~1_combout  & (((!\mainFsm|Selector25~1_combout )) # 
// (\muxA|Mux2~0_combout ))) ) ) ) # ( !\muxA|Mux2~1_combout  & ( \muxA|Mux2~2_combout  & ( (!\mainFsm|Selector26~1_combout  & (((\muxA|Mux2~3_combout  & !\mainFsm|Selector25~1_combout )))) # (\mainFsm|Selector26~1_combout  & 
// (((!\mainFsm|Selector25~1_combout )) # (\muxA|Mux2~0_combout ))) ) ) ) # ( \muxA|Mux2~1_combout  & ( !\muxA|Mux2~2_combout  & ( (!\mainFsm|Selector26~1_combout  & (((\mainFsm|Selector25~1_combout ) # (\muxA|Mux2~3_combout )))) # 
// (\mainFsm|Selector26~1_combout  & (\muxA|Mux2~0_combout  & ((\mainFsm|Selector25~1_combout )))) ) ) ) # ( !\muxA|Mux2~1_combout  & ( !\muxA|Mux2~2_combout  & ( (!\mainFsm|Selector26~1_combout  & (((\muxA|Mux2~3_combout  & !\mainFsm|Selector25~1_combout 
// )))) # (\mainFsm|Selector26~1_combout  & (\muxA|Mux2~0_combout  & ((\mainFsm|Selector25~1_combout )))) ) ) )

	.dataa(!\muxA|Mux2~0_combout ),
	.datab(!\muxA|Mux2~3_combout ),
	.datac(!\mainFsm|Selector26~1_combout ),
	.datad(!\mainFsm|Selector25~1_combout ),
	.datae(!\muxA|Mux2~1_combout ),
	.dataf(!\muxA|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux2~4 .extended_lut = "off";
defparam \muxA|Mux2~4 .lut_mask = 64'h300530F53F053FF5;
defparam \muxA|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N27
cyclonev_lcell_comb \pc_mux|out[13]~14 (
// Equation(s):
// \pc_mux|out[13]~14_combout  = ( \muxA|Mux2~4_combout  & ( (!\mainFsm|PC_mux~0_combout ) # (\programcounter|PC_out [13]) ) ) # ( !\muxA|Mux2~4_combout  & ( (\mainFsm|PC_mux~0_combout  & \programcounter|PC_out [13]) ) )

	.dataa(!\mainFsm|PC_mux~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\programcounter|PC_out [13]),
	.datae(gnd),
	.dataf(!\muxA|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[13]~14 .extended_lut = "off";
defparam \pc_mux|out[13]~14 .lut_mask = 64'h00550055AAFFAAFF;
defparam \pc_mux|out[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N35
dffeas \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_mux|out[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux9~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[6]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux9~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[6]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux9~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[6]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux9~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[6]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N57
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ))) 
// # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N39
cyclonev_lcell_comb \mainFsm|state~27 (
// Equation(s):
// \mainFsm|state~27_combout  = ( !\mainFsm|state.first~q  & ( \mainFsm|Equal2~0_combout  & ( (\mainFsm|Equal0~0_combout  & (!\reset~input_o  & (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\mainFsm|Equal0~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\mainFsm|state.first~q ),
	.dataf(!\mainFsm|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|state~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|state~27 .extended_lut = "off";
defparam \mainFsm|state~27 .lut_mask = 64'h0000000004000000;
defparam \mainFsm|state~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y10_N41
dffeas \mainFsm|state.store1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mainFsm|state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mainFsm|state.store1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mainFsm|state.store1 .is_wysiwyg = "true";
defparam \mainFsm|state.store1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \mainFsm|PC_mux~0 (
// Equation(s):
// \mainFsm|PC_mux~0_combout  = ( !\mainFsm|state.load1~q  & ( !\mainFsm|state.store1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mainFsm|state.store1~q ),
	.datae(gnd),
	.dataf(!\mainFsm|state.load1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|PC_mux~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|PC_mux~0 .extended_lut = "off";
defparam \mainFsm|PC_mux~0 .lut_mask = 64'hFF00FF0000000000;
defparam \mainFsm|PC_mux~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N3
cyclonev_lcell_comb \pc_mux|out[14]~15 (
// Equation(s):
// \pc_mux|out[14]~15_combout  = ( \programcounter|PC_out [14] & ( (\mainFsm|PC_mux~0_combout ) # (\muxA|Mux1~4_combout ) ) ) # ( !\programcounter|PC_out [14] & ( (\muxA|Mux1~4_combout  & !\mainFsm|PC_mux~0_combout ) ) )

	.dataa(!\muxA|Mux1~4_combout ),
	.datab(gnd),
	.datac(!\mainFsm|PC_mux~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\programcounter|PC_out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[14]~15 .extended_lut = "off";
defparam \pc_mux|out[14]~15 .lut_mask = 64'h505050505F5F5F5F;
defparam \pc_mux|out[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N5
dffeas \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_mux|out[14]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux11~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[4]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux11~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[4]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux11~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[4]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux11~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[4]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N0
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ))) 
// # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36~portadataout )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) 
// # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36~portadataout )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N0
cyclonev_lcell_comb \mainFsm|Equal2~0 (
// Equation(s):
// \mainFsm|Equal2~0_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Equal2~0 .extended_lut = "off";
defparam \mainFsm|Equal2~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \mainFsm|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N39
cyclonev_lcell_comb \mainFsm|Selector4~0 (
// Equation(s):
// \mainFsm|Selector4~0_combout  = ( \mainFsm|state.jump1~q  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mainFsm|state.jump1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector4~0 .extended_lut = "off";
defparam \mainFsm|Selector4~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mainFsm|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N41
dffeas \mainFsm|state.jump2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mainFsm|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mainFsm|state.jump2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mainFsm|state.jump2 .is_wysiwyg = "true";
defparam \mainFsm|state.jump2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N12
cyclonev_lcell_comb \mainFsm|Selector2~0 (
// Equation(s):
// \mainFsm|Selector2~0_combout  = (\mainFsm|state.store1~q  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainFsm|state.store1~q ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector2~0 .extended_lut = "off";
defparam \mainFsm|Selector2~0 .lut_mask = 64'h0F000F000F000F00;
defparam \mainFsm|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N14
dffeas \mainFsm|state.store2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mainFsm|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mainFsm|state.store2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mainFsm|state.store2 .is_wysiwyg = "true";
defparam \mainFsm|state.store2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N51
cyclonev_lcell_comb \mainFsm|Selector6~0 (
// Equation(s):
// \mainFsm|Selector6~0_combout  = ( \mainFsm|state.r2~q  ) # ( !\mainFsm|state.r2~q  & ( (\reset~input_o ) # (\mainFsm|state.store2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mainFsm|state.store2~q ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\mainFsm|state.r2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector6~0 .extended_lut = "off";
defparam \mainFsm|Selector6~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \mainFsm|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N53
dffeas \mainFsm|state.reset1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mainFsm|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mainFsm|state.reset1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mainFsm|state.reset1 .is_wysiwyg = "true";
defparam \mainFsm|state.reset1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N30
cyclonev_lcell_comb \mainFsm|Selector0~0 (
// Equation(s):
// \mainFsm|Selector0~0_combout  = ( \mainFsm|state.first~q  & ( \mainFsm|state.reset1~q  & ( \reset~input_o  ) ) ) # ( !\mainFsm|state.first~q  & ( \mainFsm|state.reset1~q  & ( \reset~input_o  ) ) ) # ( \mainFsm|state.first~q  & ( !\mainFsm|state.reset1~q  
// & ( (!\mainFsm|state.jump2~q ) # (\reset~input_o ) ) ) ) # ( !\mainFsm|state.first~q  & ( !\mainFsm|state.reset1~q  & ( ((!\mainFsm|state.jump2~q  & ((!\mainFsm|Equal0~0_combout ) # (\mainFsm|Equal2~0_combout )))) # (\reset~input_o ) ) ) )

	.dataa(!\mainFsm|Equal2~0_combout ),
	.datab(!\mainFsm|state.jump2~q ),
	.datac(!\mainFsm|Equal0~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\mainFsm|state.first~q ),
	.dataf(!\mainFsm|state.reset1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector0~0 .extended_lut = "off";
defparam \mainFsm|Selector0~0 .lut_mask = 64'hC4FFCCFF00FF00FF;
defparam \mainFsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N32
dffeas \mainFsm|state.first (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mainFsm|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mainFsm|state.first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mainFsm|state.first .is_wysiwyg = "true";
defparam \mainFsm|state.first .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
cyclonev_lcell_comb \mainFsm|state~30 (
// Equation(s):
// \mainFsm|state~30_combout  = ( !\reset~input_o  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & ( !\mainFsm|state.first~q  ) ) ) # ( !\reset~input_o  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & ( (!\mainFsm|state.first~q  & (((!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout )) # (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datab(!\mainFsm|state.first~q ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|state~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|state~30 .extended_lut = "off";
defparam \mainFsm|state~30 .lut_mask = 64'hCC4C0000CCCC0000;
defparam \mainFsm|state~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N1
dffeas \mainFsm|state.r1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mainFsm|state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mainFsm|state.r1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mainFsm|state.r1 .is_wysiwyg = "true";
defparam \mainFsm|state.r1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N42
cyclonev_lcell_comb \mainFsm|Selector1~0 (
// Equation(s):
// \mainFsm|Selector1~0_combout  = ( \mainFsm|state.r1~q  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\mainFsm|state.r1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector1~0 .extended_lut = "off";
defparam \mainFsm|Selector1~0 .lut_mask = 64'h00000000FF00FF00;
defparam \mainFsm|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N56
dffeas \mainFsm|state.r2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mainFsm|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mainFsm|state.r2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mainFsm|state.r2 .is_wysiwyg = "true";
defparam \mainFsm|state.r2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N0
cyclonev_lcell_comb \mainFsm|WideOr6 (
// Equation(s):
// \mainFsm|WideOr6~combout  = ( !\mainFsm|state.store2~q  & ( (!\mainFsm|state.r2~q  & (!\mainFsm|state.load2~q  & !\mainFsm|state.jump1~q )) ) )

	.dataa(gnd),
	.datab(!\mainFsm|state.r2~q ),
	.datac(!\mainFsm|state.load2~q ),
	.datad(!\mainFsm|state.jump1~q ),
	.datae(gnd),
	.dataf(!\mainFsm|state.store2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|WideOr6 .extended_lut = "off";
defparam \mainFsm|WideOr6 .lut_mask = 64'hC000C00000000000;
defparam \mainFsm|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N54
cyclonev_lcell_comb \programcounter|PC_out[9]~0 (
// Equation(s):
// \programcounter|PC_out[9]~0_combout  = ( \mainFsm|state.store2~q  ) # ( !\mainFsm|state.store2~q  & ( (((\mainFsm|state.jump1~q ) # (\reset~input_o )) # (\mainFsm|state.r2~q )) # (\mainFsm|state.load2~q ) ) )

	.dataa(!\mainFsm|state.load2~q ),
	.datab(!\mainFsm|state.r2~q ),
	.datac(!\reset~input_o ),
	.datad(!\mainFsm|state.jump1~q ),
	.datae(gnd),
	.dataf(!\mainFsm|state.store2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\programcounter|PC_out[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \programcounter|PC_out[9]~0 .extended_lut = "off";
defparam \programcounter|PC_out[9]~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \programcounter|PC_out[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N2
dffeas \programcounter|PC_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[0] .is_wysiwyg = "true";
defparam \programcounter|PC_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N3
cyclonev_lcell_comb \programcounter|Add0~5 (
// Equation(s):
// \programcounter|Add0~5_sumout  = SUM(( \programcounter|PC_out [1] ) + ( GND ) + ( \programcounter|Add0~2  ))
// \programcounter|Add0~6  = CARRY(( \programcounter|PC_out [1] ) + ( GND ) + ( \programcounter|Add0~2  ))

	.dataa(!\programcounter|PC_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~5_sumout ),
	.cout(\programcounter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~5 .extended_lut = "off";
defparam \programcounter|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \programcounter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N5
dffeas \programcounter|PC_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[1] .is_wysiwyg = "true";
defparam \programcounter|PC_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N6
cyclonev_lcell_comb \programcounter|Add0~9 (
// Equation(s):
// \programcounter|Add0~9_sumout  = SUM(( \programcounter|PC_out [2] ) + ( GND ) + ( \programcounter|Add0~6  ))
// \programcounter|Add0~10  = CARRY(( \programcounter|PC_out [2] ) + ( GND ) + ( \programcounter|Add0~6  ))

	.dataa(gnd),
	.datab(!\programcounter|PC_out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~9_sumout ),
	.cout(\programcounter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~9 .extended_lut = "off";
defparam \programcounter|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \programcounter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N8
dffeas \programcounter|PC_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[2] .is_wysiwyg = "true";
defparam \programcounter|PC_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N9
cyclonev_lcell_comb \programcounter|Add0~13 (
// Equation(s):
// \programcounter|Add0~13_sumout  = SUM(( \programcounter|PC_out [3] ) + ( GND ) + ( \programcounter|Add0~10  ))
// \programcounter|Add0~14  = CARRY(( \programcounter|PC_out [3] ) + ( GND ) + ( \programcounter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\programcounter|PC_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~13_sumout ),
	.cout(\programcounter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~13 .extended_lut = "off";
defparam \programcounter|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \programcounter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N11
dffeas \programcounter|PC_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[3] .is_wysiwyg = "true";
defparam \programcounter|PC_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N12
cyclonev_lcell_comb \programcounter|Add0~17 (
// Equation(s):
// \programcounter|Add0~17_sumout  = SUM(( \programcounter|PC_out [4] ) + ( GND ) + ( \programcounter|Add0~14  ))
// \programcounter|Add0~18  = CARRY(( \programcounter|PC_out [4] ) + ( GND ) + ( \programcounter|Add0~14  ))

	.dataa(gnd),
	.datab(!\programcounter|PC_out [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~17_sumout ),
	.cout(\programcounter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~17 .extended_lut = "off";
defparam \programcounter|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \programcounter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N14
dffeas \programcounter|PC_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[4] .is_wysiwyg = "true";
defparam \programcounter|PC_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N15
cyclonev_lcell_comb \programcounter|Add0~21 (
// Equation(s):
// \programcounter|Add0~21_sumout  = SUM(( \programcounter|PC_out [5] ) + ( GND ) + ( \programcounter|Add0~18  ))
// \programcounter|Add0~22  = CARRY(( \programcounter|PC_out [5] ) + ( GND ) + ( \programcounter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\programcounter|PC_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~21_sumout ),
	.cout(\programcounter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~21 .extended_lut = "off";
defparam \programcounter|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \programcounter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N17
dffeas \programcounter|PC_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[5] .is_wysiwyg = "true";
defparam \programcounter|PC_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N18
cyclonev_lcell_comb \programcounter|Add0~25 (
// Equation(s):
// \programcounter|Add0~25_sumout  = SUM(( \programcounter|PC_out [6] ) + ( GND ) + ( \programcounter|Add0~22  ))
// \programcounter|Add0~26  = CARRY(( \programcounter|PC_out [6] ) + ( GND ) + ( \programcounter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\programcounter|PC_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~25_sumout ),
	.cout(\programcounter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~25 .extended_lut = "off";
defparam \programcounter|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \programcounter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N20
dffeas \programcounter|PC_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[6] .is_wysiwyg = "true";
defparam \programcounter|PC_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N21
cyclonev_lcell_comb \programcounter|Add0~29 (
// Equation(s):
// \programcounter|Add0~29_sumout  = SUM(( \programcounter|PC_out [7] ) + ( GND ) + ( \programcounter|Add0~26  ))
// \programcounter|Add0~30  = CARRY(( \programcounter|PC_out [7] ) + ( GND ) + ( \programcounter|Add0~26  ))

	.dataa(!\programcounter|PC_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~29_sumout ),
	.cout(\programcounter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~29 .extended_lut = "off";
defparam \programcounter|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \programcounter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N23
dffeas \programcounter|PC_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[7] .is_wysiwyg = "true";
defparam \programcounter|PC_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N24
cyclonev_lcell_comb \programcounter|Add0~33 (
// Equation(s):
// \programcounter|Add0~33_sumout  = SUM(( \programcounter|PC_out [8] ) + ( GND ) + ( \programcounter|Add0~30  ))
// \programcounter|Add0~34  = CARRY(( \programcounter|PC_out [8] ) + ( GND ) + ( \programcounter|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\programcounter|PC_out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~33_sumout ),
	.cout(\programcounter|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~33 .extended_lut = "off";
defparam \programcounter|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \programcounter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N26
dffeas \programcounter|PC_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[8] .is_wysiwyg = "true";
defparam \programcounter|PC_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N27
cyclonev_lcell_comb \programcounter|Add0~37 (
// Equation(s):
// \programcounter|Add0~37_sumout  = SUM(( \programcounter|PC_out [9] ) + ( GND ) + ( \programcounter|Add0~34  ))
// \programcounter|Add0~38  = CARRY(( \programcounter|PC_out [9] ) + ( GND ) + ( \programcounter|Add0~34  ))

	.dataa(!\programcounter|PC_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~37_sumout ),
	.cout(\programcounter|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~37 .extended_lut = "off";
defparam \programcounter|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \programcounter|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N29
dffeas \programcounter|PC_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[9] .is_wysiwyg = "true";
defparam \programcounter|PC_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N30
cyclonev_lcell_comb \programcounter|Add0~41 (
// Equation(s):
// \programcounter|Add0~41_sumout  = SUM(( \programcounter|PC_out [10] ) + ( GND ) + ( \programcounter|Add0~38  ))
// \programcounter|Add0~42  = CARRY(( \programcounter|PC_out [10] ) + ( GND ) + ( \programcounter|Add0~38  ))

	.dataa(gnd),
	.datab(!\programcounter|PC_out [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~41_sumout ),
	.cout(\programcounter|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~41 .extended_lut = "off";
defparam \programcounter|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \programcounter|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N32
dffeas \programcounter|PC_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[10] .is_wysiwyg = "true";
defparam \programcounter|PC_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N33
cyclonev_lcell_comb \programcounter|Add0~45 (
// Equation(s):
// \programcounter|Add0~45_sumout  = SUM(( \programcounter|PC_out [11] ) + ( GND ) + ( \programcounter|Add0~42  ))
// \programcounter|Add0~46  = CARRY(( \programcounter|PC_out [11] ) + ( GND ) + ( \programcounter|Add0~42  ))

	.dataa(!\programcounter|PC_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~45_sumout ),
	.cout(\programcounter|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~45 .extended_lut = "off";
defparam \programcounter|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \programcounter|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N35
dffeas \programcounter|PC_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[11] .is_wysiwyg = "true";
defparam \programcounter|PC_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N36
cyclonev_lcell_comb \programcounter|Add0~49 (
// Equation(s):
// \programcounter|Add0~49_sumout  = SUM(( \programcounter|PC_out [12] ) + ( GND ) + ( \programcounter|Add0~46  ))
// \programcounter|Add0~50  = CARRY(( \programcounter|PC_out [12] ) + ( GND ) + ( \programcounter|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\programcounter|PC_out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~49_sumout ),
	.cout(\programcounter|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~49 .extended_lut = "off";
defparam \programcounter|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \programcounter|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N38
dffeas \programcounter|PC_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[12] .is_wysiwyg = "true";
defparam \programcounter|PC_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N39
cyclonev_lcell_comb \programcounter|Add0~57 (
// Equation(s):
// \programcounter|Add0~57_sumout  = SUM(( \programcounter|PC_out [13] ) + ( GND ) + ( \programcounter|Add0~50  ))
// \programcounter|Add0~58  = CARRY(( \programcounter|PC_out [13] ) + ( GND ) + ( \programcounter|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\programcounter|PC_out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~57_sumout ),
	.cout(\programcounter|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~57 .extended_lut = "off";
defparam \programcounter|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \programcounter|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N41
dffeas \programcounter|PC_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[13] .is_wysiwyg = "true";
defparam \programcounter|PC_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N42
cyclonev_lcell_comb \programcounter|Add0~61 (
// Equation(s):
// \programcounter|Add0~61_sumout  = SUM(( \programcounter|PC_out [14] ) + ( GND ) + ( \programcounter|Add0~58  ))
// \programcounter|Add0~62  = CARRY(( \programcounter|PC_out [14] ) + ( GND ) + ( \programcounter|Add0~58  ))

	.dataa(gnd),
	.datab(!\programcounter|PC_out [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~61_sumout ),
	.cout(\programcounter|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~61 .extended_lut = "off";
defparam \programcounter|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \programcounter|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N44
dffeas \programcounter|PC_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[14] .is_wysiwyg = "true";
defparam \programcounter|PC_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N45
cyclonev_lcell_comb \programcounter|Add0~53 (
// Equation(s):
// \programcounter|Add0~53_sumout  = SUM(( \programcounter|PC_out [15] ) + ( GND ) + ( \programcounter|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\programcounter|PC_out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\programcounter|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\programcounter|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \programcounter|Add0~53 .extended_lut = "off";
defparam \programcounter|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \programcounter|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y13_N47
dffeas \programcounter|PC_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\programcounter|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\mainFsm|WideOr6~combout ),
	.sload(gnd),
	.ena(\programcounter|PC_out[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\programcounter|PC_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \programcounter|PC_out[15] .is_wysiwyg = "true";
defparam \programcounter|PC_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N15
cyclonev_lcell_comb \pc_mux|out[15]~13 (
// Equation(s):
// \pc_mux|out[15]~13_combout  = (!\mainFsm|PC_mux~0_combout  & ((\muxA|Mux0~4_combout ))) # (\mainFsm|PC_mux~0_combout  & (\programcounter|PC_out [15]))

	.dataa(!\programcounter|PC_out [15]),
	.datab(!\muxA|Mux0~4_combout ),
	.datac(!\mainFsm|PC_mux~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[15]~13 .extended_lut = "off";
defparam \pc_mux|out[15]~13 .lut_mask = 64'h3535353535353535;
defparam \pc_mux|out[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N17
dffeas \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_mux|out[15]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \data_b[15]~input (
	.i(data_b[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[15]~input_o ));
// synopsys translate_off
defparam \data_b[15]~input .bus_hold = "false";
defparam \data_b[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux0~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[15]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux0~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[15]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux0~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[15]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux0~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[15]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127~portadataout ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95~portadataout  & \cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127~portadataout ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95~portadataout )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127~portadataout  & ((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [0])))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111~portadataout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127~portadataout 
// )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux0~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[15]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1611w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux0~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[15]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux0~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[15]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxB|Mux0~4_combout }),
	.portaaddr({\pc_mux|out[12]~12_combout ,\pc_mux|out[11]~11_combout ,\pc_mux|out[10]~10_combout ,\pc_mux|out[9]~9_combout ,\pc_mux|out[8]~8_combout ,\pc_mux|out[7]~7_combout ,\pc_mux|out[6]~6_combout ,\pc_mux|out[5]~5_combout ,\pc_mux|out[4]~4_combout ,\pc_mux|out[3]~3_combout ,
\pc_mux|out[2]~2_combout ,\pc_mux|out[1]~1_combout ,\pc_mux|out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\data_b[15]~input_o }),
	.portbaddr({\addr_b[12]~input_o ,\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .init_file = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock0";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N48
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~portadataout 
// ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~portadataout  & !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~portadataout ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~portadataout 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~portadataout  & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~portadataout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a 
// [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~portadataout )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N18
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N21
cyclonev_lcell_comb \mainFsm|Equal0~0 (
// Equation(s):
// \mainFsm|Equal0~0_combout  = ( !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & !\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout )) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Equal0~0 .extended_lut = "off";
defparam \mainFsm|Equal0~0 .lut_mask = 64'h0A000A0000000000;
defparam \mainFsm|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N48
cyclonev_lcell_comb \mainFsm|state~28 (
// Equation(s):
// \mainFsm|state~28_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( (\mainFsm|Equal0~0_combout  & (!\mainFsm|state.first~q  & (\mainFsm|Equal2~0_combout  & !\reset~input_o ))) ) )

	.dataa(!\mainFsm|Equal0~0_combout ),
	.datab(!\mainFsm|state.first~q ),
	.datac(!\mainFsm|Equal2~0_combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|state~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|state~28 .extended_lut = "off";
defparam \mainFsm|state~28 .lut_mask = 64'h0000000004000400;
defparam \mainFsm|state~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N50
dffeas \mainFsm|state.jump1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mainFsm|state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mainFsm|state.jump1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mainFsm|state.jump1 .is_wysiwyg = "true";
defparam \mainFsm|state.jump1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \mainFsm|Selector25~1 (
// Equation(s):
// \mainFsm|Selector25~1_combout  = ( \mainFsm|PC_mux~0_combout  & ( (!\mainFsm|Selector25~0_combout  & ((!\mainFsm|state.jump1~q ) # (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ))) ) ) # ( !\mainFsm|PC_mux~0_combout  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  & !\mainFsm|Selector25~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mainFsm|state.jump1~q ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datad(!\mainFsm|Selector25~0_combout ),
	.datae(gnd),
	.dataf(!\mainFsm|PC_mux~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mainFsm|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mainFsm|Selector25~1 .extended_lut = "off";
defparam \mainFsm|Selector25~1 .lut_mask = 64'hF000F000FC00FC00;
defparam \mainFsm|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \muxA|Mux1~1 (
// Equation(s):
// \muxA|Mux1~1_combout  = ( \reg_bank|Inst4|r [14] & ( \mainFsm|Selector26~1_combout  & ( (\reg_bank|Inst6|r [14]) # (\mainFsm|Selector25~1_combout ) ) ) ) # ( !\reg_bank|Inst4|r [14] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & 
// \reg_bank|Inst6|r [14]) ) ) ) # ( \reg_bank|Inst4|r [14] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst7|r [14]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst5|r [14])) ) ) ) # ( !\reg_bank|Inst4|r [14] 
// & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst7|r [14]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst5|r [14])) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst6|r [14]),
	.datac(!\reg_bank|Inst5|r [14]),
	.datad(!\reg_bank|Inst7|r [14]),
	.datae(!\reg_bank|Inst4|r [14]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux1~1 .extended_lut = "off";
defparam \muxA|Mux1~1 .lut_mask = 64'h05AF05AF22227777;
defparam \muxA|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \muxA|Mux1~3 (
// Equation(s):
// \muxA|Mux1~3_combout  = ( \reg_bank|Inst14|r [14] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout ) # (\reg_bank|Inst12|r [14]) ) ) ) # ( !\reg_bank|Inst14|r [14] & ( \mainFsm|Selector26~1_combout  & ( (\mainFsm|Selector25~1_combout 
//  & \reg_bank|Inst12|r [14]) ) ) ) # ( \reg_bank|Inst14|r [14] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst15|r [14]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst13|r [14])) ) ) ) # ( 
// !\reg_bank|Inst14|r [14] & ( !\mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst15|r [14]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst13|r [14])) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst13|r [14]),
	.datac(!\reg_bank|Inst15|r [14]),
	.datad(!\reg_bank|Inst12|r [14]),
	.datae(!\reg_bank|Inst14|r [14]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux1~3 .extended_lut = "off";
defparam \muxA|Mux1~3 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \muxA|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \muxA|Mux1~0 (
// Equation(s):
// \muxA|Mux1~0_combout  = ( \reg_bank|Inst0|r [14] & ( \mainFsm|Selector25~1_combout  & ( (\mainFsm|Selector26~1_combout ) # (\reg_bank|Inst1|r [14]) ) ) ) # ( !\reg_bank|Inst0|r [14] & ( \mainFsm|Selector25~1_combout  & ( (\reg_bank|Inst1|r [14] & 
// !\mainFsm|Selector26~1_combout ) ) ) ) # ( \reg_bank|Inst0|r [14] & ( !\mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst3|r [14])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst2|r [14]))) ) ) ) # ( 
// !\reg_bank|Inst0|r [14] & ( !\mainFsm|Selector25~1_combout  & ( (!\mainFsm|Selector26~1_combout  & (\reg_bank|Inst3|r [14])) # (\mainFsm|Selector26~1_combout  & ((\reg_bank|Inst2|r [14]))) ) ) )

	.dataa(!\reg_bank|Inst3|r [14]),
	.datab(!\reg_bank|Inst1|r [14]),
	.datac(!\mainFsm|Selector26~1_combout ),
	.datad(!\reg_bank|Inst2|r [14]),
	.datae(!\reg_bank|Inst0|r [14]),
	.dataf(!\mainFsm|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux1~0 .extended_lut = "off";
defparam \muxA|Mux1~0 .lut_mask = 64'h505F505F30303F3F;
defparam \muxA|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N54
cyclonev_lcell_comb \muxA|Mux1~2 (
// Equation(s):
// \muxA|Mux1~2_combout  = ( \reg_bank|Inst11|r [14] & ( \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst10|r [14]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst8|r [14])) ) ) ) # ( !\reg_bank|Inst11|r [14] & ( 
// \mainFsm|Selector26~1_combout  & ( (!\mainFsm|Selector25~1_combout  & ((\reg_bank|Inst10|r [14]))) # (\mainFsm|Selector25~1_combout  & (\reg_bank|Inst8|r [14])) ) ) ) # ( \reg_bank|Inst11|r [14] & ( !\mainFsm|Selector26~1_combout  & ( 
// (!\mainFsm|Selector25~1_combout ) # (\reg_bank|Inst9|r [14]) ) ) ) # ( !\reg_bank|Inst11|r [14] & ( !\mainFsm|Selector26~1_combout  & ( (\mainFsm|Selector25~1_combout  & \reg_bank|Inst9|r [14]) ) ) )

	.dataa(!\mainFsm|Selector25~1_combout ),
	.datab(!\reg_bank|Inst8|r [14]),
	.datac(!\reg_bank|Inst9|r [14]),
	.datad(!\reg_bank|Inst10|r [14]),
	.datae(!\reg_bank|Inst11|r [14]),
	.dataf(!\mainFsm|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux1~2 .extended_lut = "off";
defparam \muxA|Mux1~2 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \muxA|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \muxA|Mux1~4 (
// Equation(s):
// \muxA|Mux1~4_combout  = ( \muxA|Mux1~0_combout  & ( \muxA|Mux1~2_combout  & ( ((!\mainFsm|Selector23~1_combout  & ((\muxA|Mux1~3_combout ))) # (\mainFsm|Selector23~1_combout  & (\muxA|Mux1~1_combout ))) # (\mainFsm|Selector24~0_combout ) ) ) ) # ( 
// !\muxA|Mux1~0_combout  & ( \muxA|Mux1~2_combout  & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & ((\muxA|Mux1~3_combout ))) # (\mainFsm|Selector23~1_combout  & (\muxA|Mux1~1_combout )))) # (\mainFsm|Selector24~0_combout  & 
// (((!\mainFsm|Selector23~1_combout )))) ) ) ) # ( \muxA|Mux1~0_combout  & ( !\muxA|Mux1~2_combout  & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & ((\muxA|Mux1~3_combout ))) # (\mainFsm|Selector23~1_combout  & 
// (\muxA|Mux1~1_combout )))) # (\mainFsm|Selector24~0_combout  & (((\mainFsm|Selector23~1_combout )))) ) ) ) # ( !\muxA|Mux1~0_combout  & ( !\muxA|Mux1~2_combout  & ( (!\mainFsm|Selector24~0_combout  & ((!\mainFsm|Selector23~1_combout  & 
// ((\muxA|Mux1~3_combout ))) # (\mainFsm|Selector23~1_combout  & (\muxA|Mux1~1_combout )))) ) ) )

	.dataa(!\muxA|Mux1~1_combout ),
	.datab(!\mainFsm|Selector24~0_combout ),
	.datac(!\muxA|Mux1~3_combout ),
	.datad(!\mainFsm|Selector23~1_combout ),
	.datae(!\muxA|Mux1~0_combout ),
	.dataf(!\muxA|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxA|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxA|Mux1~4 .extended_lut = "off";
defparam \muxA|Mux1~4 .lut_mask = 64'h0C440C773F443F77;
defparam \muxA|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N30
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout  = ( !\muxA|Mux0~4_combout  & ( (\muxA|Mux1~4_combout  & (!\muxA|Mux2~4_combout  & \mainFsm|state.store1~q )) ) )

	.dataa(!\muxA|Mux1~4_combout ),
	.datab(!\muxA|Mux2~4_combout ),
	.datac(gnd),
	.datad(!\mainFsm|state.store1~q ),
	.datae(!\muxA|Mux0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0 .lut_mask = 64'h0044000000440000;
defparam \cpuDataMem|ram_rtl_0|auto_generated|decode2|w_anode1638w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \addr_b[13]~input (
	.i(addr_b[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[13]~input_o ));
// synopsys translate_off
defparam \addr_b[13]~input .bus_hold = "false";
defparam \addr_b[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y12_N20
dffeas \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_b[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \addr_b[14]~input (
	.i(addr_b[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_b[14]~input_o ));
// synopsys translate_off
defparam \addr_b[14]~input .bus_hold = "false";
defparam \addr_b[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N36
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout  = ( \addr_b[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_b[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y11_N38
dffeas \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N0
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 
// ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) 
// ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h00F00FFF53535353;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N30
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 
// )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h227722770505AFAF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N57
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [0]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N27
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 
// ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 )) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 )) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N21
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  & ((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h00530F53F053FF53;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N48
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 
// )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h227722770505AFAF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N21
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N48
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 
// )) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 
// )) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  & ( (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h303005F53F3F05F5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 )))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N27
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & 
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N24
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h00FF555533330F0F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N24
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 )))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N6
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h55550F0F55550F0F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N36
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1]))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N54
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 
// ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N57
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h00005555FFFF5555;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N18
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ))))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1])) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ))))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  & ( 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N24
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 )) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N36
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N42
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 
// )) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 
// )) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N24
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h0055AAFF27272727;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N54
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N0
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  & ( 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  & ( 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .lut_mask = 64'h303F5050303F5F5F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N12
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ))))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ))))) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 
// )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h404C707C434F737F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N33
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h00005555FFFF5555;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N0
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  & !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [0]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  & !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  & ((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h300530F53F053FF5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N12
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 )) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 )) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N6
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N12
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 )) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 )) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h05AF222205AF7777;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N30
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] 
// & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  & \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .lut_mask = 64'h303F0505303FF5F5;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N54
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]) ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N51
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 
// )) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N15
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  & \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  & ((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .lut_mask = 64'h0035F0350F35FF35;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N51
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N12
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 
// ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 
// ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h000F5353F0FF5353;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N6
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0  & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0  & !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N33
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N30
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 
// ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 
// ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0  & 
// \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h0303505FF3F3505F;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N12
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0  & \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0])) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0  & ((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [0])))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N48
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h333300003333FFFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 
// )))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 )))) ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( 
// (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout  & ( (\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout  & 
// \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]) ) )

	.dataa(gnd),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0_combout ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N48
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0  ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0  ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0  ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0  ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N51
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( 
// (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0  & (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]) # (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 )))) ) ) ) # ( \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( (!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (((\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & \cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 
// )))) ) ) ) # ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( !\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & (\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 )) # (\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0] & ((\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 
// ))))) ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datac(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y16_N45
cyclonev_lcell_comb \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0_combout  = ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  ) ) # ( 
// !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout  & ( !\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout  & ( \cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(!\cpuDataMem|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0_combout ),
	.dataf(!\cpuDataMem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \cpuDataMem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N27
cyclonev_lcell_comb \first0|WideOr6~0 (
// Equation(s):
// \first0|WideOr6~0_combout  = ( !\reg_bank|Inst15|r [1] & ( \reg_bank|Inst15|r [2] & ( !\reg_bank|Inst15|r [0] $ (\reg_bank|Inst15|r [3]) ) ) ) # ( \reg_bank|Inst15|r [1] & ( !\reg_bank|Inst15|r [2] & ( (\reg_bank|Inst15|r [0] & \reg_bank|Inst15|r [3]) ) ) 
// ) # ( !\reg_bank|Inst15|r [1] & ( !\reg_bank|Inst15|r [2] & ( (\reg_bank|Inst15|r [0] & !\reg_bank|Inst15|r [3]) ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [0]),
	.datac(!\reg_bank|Inst15|r [3]),
	.datad(gnd),
	.datae(!\reg_bank|Inst15|r [1]),
	.dataf(!\reg_bank|Inst15|r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\first0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \first0|WideOr6~0 .extended_lut = "off";
defparam \first0|WideOr6~0 .lut_mask = 64'h30300303C3C30000;
defparam \first0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N6
cyclonev_lcell_comb \first0|WideOr5~0 (
// Equation(s):
// \first0|WideOr5~0_combout  = ( \reg_bank|Inst15|r [1] & ( \reg_bank|Inst15|r [2] & ( (!\reg_bank|Inst15|r [0]) # (\reg_bank|Inst15|r [3]) ) ) ) # ( !\reg_bank|Inst15|r [1] & ( \reg_bank|Inst15|r [2] & ( !\reg_bank|Inst15|r [3] $ (!\reg_bank|Inst15|r [0]) 
// ) ) ) # ( \reg_bank|Inst15|r [1] & ( !\reg_bank|Inst15|r [2] & ( (\reg_bank|Inst15|r [3] & \reg_bank|Inst15|r [0]) ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [3]),
	.datac(gnd),
	.datad(!\reg_bank|Inst15|r [0]),
	.datae(!\reg_bank|Inst15|r [1]),
	.dataf(!\reg_bank|Inst15|r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\first0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \first0|WideOr5~0 .extended_lut = "off";
defparam \first0|WideOr5~0 .lut_mask = 64'h0000003333CCFF33;
defparam \first0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N36
cyclonev_lcell_comb \first0|WideOr4~0 (
// Equation(s):
// \first0|WideOr4~0_combout  = ( \reg_bank|Inst15|r [1] & ( \reg_bank|Inst15|r [2] & ( \reg_bank|Inst15|r [3] ) ) ) # ( !\reg_bank|Inst15|r [1] & ( \reg_bank|Inst15|r [2] & ( (\reg_bank|Inst15|r [3] & !\reg_bank|Inst15|r [0]) ) ) ) # ( \reg_bank|Inst15|r 
// [1] & ( !\reg_bank|Inst15|r [2] & ( (!\reg_bank|Inst15|r [3] & !\reg_bank|Inst15|r [0]) ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [3]),
	.datac(gnd),
	.datad(!\reg_bank|Inst15|r [0]),
	.datae(!\reg_bank|Inst15|r [1]),
	.dataf(!\reg_bank|Inst15|r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\first0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \first0|WideOr4~0 .extended_lut = "off";
defparam \first0|WideOr4~0 .lut_mask = 64'h0000CC0033003333;
defparam \first0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N57
cyclonev_lcell_comb \first0|WideOr3~0 (
// Equation(s):
// \first0|WideOr3~0_combout  = ( \reg_bank|Inst15|r [1] & ( \reg_bank|Inst15|r [2] & ( \reg_bank|Inst15|r [0] ) ) ) # ( !\reg_bank|Inst15|r [1] & ( \reg_bank|Inst15|r [2] & ( (!\reg_bank|Inst15|r [0] & !\reg_bank|Inst15|r [3]) ) ) ) # ( \reg_bank|Inst15|r 
// [1] & ( !\reg_bank|Inst15|r [2] & ( (!\reg_bank|Inst15|r [0] & \reg_bank|Inst15|r [3]) ) ) ) # ( !\reg_bank|Inst15|r [1] & ( !\reg_bank|Inst15|r [2] & ( (\reg_bank|Inst15|r [0] & !\reg_bank|Inst15|r [3]) ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [0]),
	.datac(!\reg_bank|Inst15|r [3]),
	.datad(gnd),
	.datae(!\reg_bank|Inst15|r [1]),
	.dataf(!\reg_bank|Inst15|r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\first0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \first0|WideOr3~0 .extended_lut = "off";
defparam \first0|WideOr3~0 .lut_mask = 64'h30300C0CC0C03333;
defparam \first0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N48
cyclonev_lcell_comb \first0|WideOr2~0 (
// Equation(s):
// \first0|WideOr2~0_combout  = ( \reg_bank|Inst15|r [1] & ( \reg_bank|Inst15|r [2] & ( (!\reg_bank|Inst15|r [3] & \reg_bank|Inst15|r [0]) ) ) ) # ( !\reg_bank|Inst15|r [1] & ( \reg_bank|Inst15|r [2] & ( !\reg_bank|Inst15|r [3] ) ) ) # ( \reg_bank|Inst15|r 
// [1] & ( !\reg_bank|Inst15|r [2] & ( (!\reg_bank|Inst15|r [3] & \reg_bank|Inst15|r [0]) ) ) ) # ( !\reg_bank|Inst15|r [1] & ( !\reg_bank|Inst15|r [2] & ( \reg_bank|Inst15|r [0] ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [3]),
	.datac(gnd),
	.datad(!\reg_bank|Inst15|r [0]),
	.datae(!\reg_bank|Inst15|r [1]),
	.dataf(!\reg_bank|Inst15|r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\first0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \first0|WideOr2~0 .extended_lut = "off";
defparam \first0|WideOr2~0 .lut_mask = 64'h00FF00CCCCCC00CC;
defparam \first0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N45
cyclonev_lcell_comb \first0|WideOr1~0 (
// Equation(s):
// \first0|WideOr1~0_combout  = ( \reg_bank|Inst15|r [1] & ( \reg_bank|Inst15|r [2] & ( (\reg_bank|Inst15|r [0] & !\reg_bank|Inst15|r [3]) ) ) ) # ( !\reg_bank|Inst15|r [1] & ( \reg_bank|Inst15|r [2] & ( (\reg_bank|Inst15|r [0] & \reg_bank|Inst15|r [3]) ) ) 
// ) # ( \reg_bank|Inst15|r [1] & ( !\reg_bank|Inst15|r [2] & ( !\reg_bank|Inst15|r [3] ) ) ) # ( !\reg_bank|Inst15|r [1] & ( !\reg_bank|Inst15|r [2] & ( (\reg_bank|Inst15|r [0] & !\reg_bank|Inst15|r [3]) ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [0]),
	.datac(!\reg_bank|Inst15|r [3]),
	.datad(gnd),
	.datae(!\reg_bank|Inst15|r [1]),
	.dataf(!\reg_bank|Inst15|r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\first0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \first0|WideOr1~0 .extended_lut = "off";
defparam \first0|WideOr1~0 .lut_mask = 64'h3030F0F003033030;
defparam \first0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N0
cyclonev_lcell_comb \first0|WideOr0~0 (
// Equation(s):
// \first0|WideOr0~0_combout  = ( \reg_bank|Inst15|r [0] & ( (!\reg_bank|Inst15|r [1] $ (!\reg_bank|Inst15|r [2])) # (\reg_bank|Inst15|r [3]) ) ) # ( !\reg_bank|Inst15|r [0] & ( (!\reg_bank|Inst15|r [3] $ (!\reg_bank|Inst15|r [2])) # (\reg_bank|Inst15|r [1]) 
// ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [1]),
	.datac(!\reg_bank|Inst15|r [3]),
	.datad(!\reg_bank|Inst15|r [2]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\first0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \first0|WideOr0~0 .extended_lut = "off";
defparam \first0|WideOr0~0 .lut_mask = 64'h3FF33FF33FCF3FCF;
defparam \first0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N3
cyclonev_lcell_comb \second0|WideOr6~0 (
// Equation(s):
// \second0|WideOr6~0_combout  = ( \reg_bank|Inst15|r [6] & ( (!\reg_bank|Inst15|r [5] & (!\reg_bank|Inst15|r [7] $ (\reg_bank|Inst15|r [4]))) ) ) # ( !\reg_bank|Inst15|r [6] & ( (\reg_bank|Inst15|r [4] & (!\reg_bank|Inst15|r [7] $ (\reg_bank|Inst15|r [5]))) 
// ) )

	.dataa(!\reg_bank|Inst15|r [7]),
	.datab(gnd),
	.datac(!\reg_bank|Inst15|r [4]),
	.datad(!\reg_bank|Inst15|r [5]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\second0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \second0|WideOr6~0 .extended_lut = "off";
defparam \second0|WideOr6~0 .lut_mask = 64'h0A050A05A500A500;
defparam \second0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N30
cyclonev_lcell_comb \second0|WideOr5~0 (
// Equation(s):
// \second0|WideOr5~0_combout  = ( \reg_bank|Inst15|r [6] & ( (!\reg_bank|Inst15|r [7] & (!\reg_bank|Inst15|r [4] $ (!\reg_bank|Inst15|r [5]))) # (\reg_bank|Inst15|r [7] & ((!\reg_bank|Inst15|r [4]) # (\reg_bank|Inst15|r [5]))) ) ) # ( !\reg_bank|Inst15|r 
// [6] & ( (\reg_bank|Inst15|r [7] & (\reg_bank|Inst15|r [4] & \reg_bank|Inst15|r [5])) ) )

	.dataa(!\reg_bank|Inst15|r [7]),
	.datab(!\reg_bank|Inst15|r [4]),
	.datac(gnd),
	.datad(!\reg_bank|Inst15|r [5]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\second0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \second0|WideOr5~0 .extended_lut = "off";
defparam \second0|WideOr5~0 .lut_mask = 64'h0011001166DD66DD;
defparam \second0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N33
cyclonev_lcell_comb \second0|WideOr4~0 (
// Equation(s):
// \second0|WideOr4~0_combout  = ( \reg_bank|Inst15|r [6] & ( (\reg_bank|Inst15|r [7] & ((!\reg_bank|Inst15|r [4]) # (\reg_bank|Inst15|r [5]))) ) ) # ( !\reg_bank|Inst15|r [6] & ( (!\reg_bank|Inst15|r [7] & (!\reg_bank|Inst15|r [4] & \reg_bank|Inst15|r [5])) 
// ) )

	.dataa(!\reg_bank|Inst15|r [7]),
	.datab(gnd),
	.datac(!\reg_bank|Inst15|r [4]),
	.datad(!\reg_bank|Inst15|r [5]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\second0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \second0|WideOr4~0 .extended_lut = "off";
defparam \second0|WideOr4~0 .lut_mask = 64'h00A000A050555055;
defparam \second0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N12
cyclonev_lcell_comb \second0|WideOr3~0 (
// Equation(s):
// \second0|WideOr3~0_combout  = ( \reg_bank|Inst15|r [6] & ( (!\reg_bank|Inst15|r [4] & (!\reg_bank|Inst15|r [7] & !\reg_bank|Inst15|r [5])) # (\reg_bank|Inst15|r [4] & ((\reg_bank|Inst15|r [5]))) ) ) # ( !\reg_bank|Inst15|r [6] & ( (!\reg_bank|Inst15|r [4] 
// & (\reg_bank|Inst15|r [7] & \reg_bank|Inst15|r [5])) # (\reg_bank|Inst15|r [4] & (!\reg_bank|Inst15|r [7] & !\reg_bank|Inst15|r [5])) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [4]),
	.datac(!\reg_bank|Inst15|r [7]),
	.datad(!\reg_bank|Inst15|r [5]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\second0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \second0|WideOr3~0 .extended_lut = "off";
defparam \second0|WideOr3~0 .lut_mask = 64'h300C300CC033C033;
defparam \second0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N15
cyclonev_lcell_comb \second0|WideOr2~0 (
// Equation(s):
// \second0|WideOr2~0_combout  = ( \reg_bank|Inst15|r [6] & ( (!\reg_bank|Inst15|r [7] & ((!\reg_bank|Inst15|r [5]) # (\reg_bank|Inst15|r [4]))) ) ) # ( !\reg_bank|Inst15|r [6] & ( (\reg_bank|Inst15|r [4] & ((!\reg_bank|Inst15|r [7]) # (!\reg_bank|Inst15|r 
// [5]))) ) )

	.dataa(!\reg_bank|Inst15|r [7]),
	.datab(!\reg_bank|Inst15|r [4]),
	.datac(gnd),
	.datad(!\reg_bank|Inst15|r [5]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\second0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \second0|WideOr2~0 .extended_lut = "off";
defparam \second0|WideOr2~0 .lut_mask = 64'h33223322AA22AA22;
defparam \second0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N18
cyclonev_lcell_comb \second0|WideOr1~0 (
// Equation(s):
// \second0|WideOr1~0_combout  = ( \reg_bank|Inst15|r [6] & ( (\reg_bank|Inst15|r [4] & (!\reg_bank|Inst15|r [7] $ (!\reg_bank|Inst15|r [5]))) ) ) # ( !\reg_bank|Inst15|r [6] & ( (!\reg_bank|Inst15|r [7] & ((\reg_bank|Inst15|r [5]) # (\reg_bank|Inst15|r 
// [4]))) ) )

	.dataa(!\reg_bank|Inst15|r [7]),
	.datab(!\reg_bank|Inst15|r [4]),
	.datac(gnd),
	.datad(!\reg_bank|Inst15|r [5]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\second0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \second0|WideOr1~0 .extended_lut = "off";
defparam \second0|WideOr1~0 .lut_mask = 64'h22AA22AA11221122;
defparam \second0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N21
cyclonev_lcell_comb \second0|WideOr0~0 (
// Equation(s):
// \second0|WideOr0~0_combout  = ( \reg_bank|Inst15|r [6] & ( (!\reg_bank|Inst15|r [7] & ((!\reg_bank|Inst15|r [4]) # (!\reg_bank|Inst15|r [5]))) # (\reg_bank|Inst15|r [7] & ((\reg_bank|Inst15|r [5]) # (\reg_bank|Inst15|r [4]))) ) ) # ( !\reg_bank|Inst15|r 
// [6] & ( (\reg_bank|Inst15|r [5]) # (\reg_bank|Inst15|r [7]) ) )

	.dataa(!\reg_bank|Inst15|r [7]),
	.datab(gnd),
	.datac(!\reg_bank|Inst15|r [4]),
	.datad(!\reg_bank|Inst15|r [5]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\second0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \second0|WideOr0~0 .extended_lut = "off";
defparam \second0|WideOr0~0 .lut_mask = 64'h55FF55FFAFF5AFF5;
defparam \second0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N48
cyclonev_lcell_comb \third0|WideOr6~0 (
// Equation(s):
// \third0|WideOr6~0_combout  = ( \reg_bank|Inst15|r [10] & ( \reg_bank|Inst15|r [11] & ( (\reg_bank|Inst15|r [8] & !\reg_bank|Inst15|r [9]) ) ) ) # ( !\reg_bank|Inst15|r [10] & ( \reg_bank|Inst15|r [11] & ( (\reg_bank|Inst15|r [8] & \reg_bank|Inst15|r [9]) 
// ) ) ) # ( \reg_bank|Inst15|r [10] & ( !\reg_bank|Inst15|r [11] & ( (!\reg_bank|Inst15|r [8] & !\reg_bank|Inst15|r [9]) ) ) ) # ( !\reg_bank|Inst15|r [10] & ( !\reg_bank|Inst15|r [11] & ( (\reg_bank|Inst15|r [8] & !\reg_bank|Inst15|r [9]) ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [8]),
	.datac(!\reg_bank|Inst15|r [9]),
	.datad(gnd),
	.datae(!\reg_bank|Inst15|r [10]),
	.dataf(!\reg_bank|Inst15|r [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\third0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \third0|WideOr6~0 .extended_lut = "off";
defparam \third0|WideOr6~0 .lut_mask = 64'h3030C0C003033030;
defparam \third0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N45
cyclonev_lcell_comb \third0|WideOr5~0 (
// Equation(s):
// \third0|WideOr5~0_combout  = ( \reg_bank|Inst15|r [10] & ( \reg_bank|Inst15|r [11] & ( (!\reg_bank|Inst15|r [8]) # (\reg_bank|Inst15|r [9]) ) ) ) # ( !\reg_bank|Inst15|r [10] & ( \reg_bank|Inst15|r [11] & ( (\reg_bank|Inst15|r [9] & \reg_bank|Inst15|r 
// [8]) ) ) ) # ( \reg_bank|Inst15|r [10] & ( !\reg_bank|Inst15|r [11] & ( !\reg_bank|Inst15|r [9] $ (!\reg_bank|Inst15|r [8]) ) ) )

	.dataa(!\reg_bank|Inst15|r [9]),
	.datab(gnd),
	.datac(!\reg_bank|Inst15|r [8]),
	.datad(gnd),
	.datae(!\reg_bank|Inst15|r [10]),
	.dataf(!\reg_bank|Inst15|r [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\third0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \third0|WideOr5~0 .extended_lut = "off";
defparam \third0|WideOr5~0 .lut_mask = 64'h00005A5A0505F5F5;
defparam \third0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N36
cyclonev_lcell_comb \third0|WideOr4~0 (
// Equation(s):
// \third0|WideOr4~0_combout  = ( \reg_bank|Inst15|r [10] & ( \reg_bank|Inst15|r [11] & ( (!\reg_bank|Inst15|r [8]) # (\reg_bank|Inst15|r [9]) ) ) ) # ( !\reg_bank|Inst15|r [10] & ( !\reg_bank|Inst15|r [11] & ( (!\reg_bank|Inst15|r [8] & \reg_bank|Inst15|r 
// [9]) ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [8]),
	.datac(!\reg_bank|Inst15|r [9]),
	.datad(gnd),
	.datae(!\reg_bank|Inst15|r [10]),
	.dataf(!\reg_bank|Inst15|r [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\third0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \third0|WideOr4~0 .extended_lut = "off";
defparam \third0|WideOr4~0 .lut_mask = 64'h0C0C00000000CFCF;
defparam \third0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N33
cyclonev_lcell_comb \third0|WideOr3~0 (
// Equation(s):
// \third0|WideOr3~0_combout  = ( \reg_bank|Inst15|r [10] & ( \reg_bank|Inst15|r [11] & ( (\reg_bank|Inst15|r [9] & \reg_bank|Inst15|r [8]) ) ) ) # ( !\reg_bank|Inst15|r [10] & ( \reg_bank|Inst15|r [11] & ( (\reg_bank|Inst15|r [9] & !\reg_bank|Inst15|r [8]) 
// ) ) ) # ( \reg_bank|Inst15|r [10] & ( !\reg_bank|Inst15|r [11] & ( !\reg_bank|Inst15|r [9] $ (\reg_bank|Inst15|r [8]) ) ) ) # ( !\reg_bank|Inst15|r [10] & ( !\reg_bank|Inst15|r [11] & ( (!\reg_bank|Inst15|r [9] & \reg_bank|Inst15|r [8]) ) ) )

	.dataa(!\reg_bank|Inst15|r [9]),
	.datab(gnd),
	.datac(!\reg_bank|Inst15|r [8]),
	.datad(gnd),
	.datae(!\reg_bank|Inst15|r [10]),
	.dataf(!\reg_bank|Inst15|r [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\third0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \third0|WideOr3~0 .extended_lut = "off";
defparam \third0|WideOr3~0 .lut_mask = 64'h0A0AA5A550500505;
defparam \third0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N12
cyclonev_lcell_comb \third0|WideOr2~0 (
// Equation(s):
// \third0|WideOr2~0_combout  = ( !\reg_bank|Inst15|r [10] & ( \reg_bank|Inst15|r [11] & ( (\reg_bank|Inst15|r [8] & !\reg_bank|Inst15|r [9]) ) ) ) # ( \reg_bank|Inst15|r [10] & ( !\reg_bank|Inst15|r [11] & ( (!\reg_bank|Inst15|r [9]) # (\reg_bank|Inst15|r 
// [8]) ) ) ) # ( !\reg_bank|Inst15|r [10] & ( !\reg_bank|Inst15|r [11] & ( \reg_bank|Inst15|r [8] ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [8]),
	.datac(!\reg_bank|Inst15|r [9]),
	.datad(gnd),
	.datae(!\reg_bank|Inst15|r [10]),
	.dataf(!\reg_bank|Inst15|r [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\third0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \third0|WideOr2~0 .extended_lut = "off";
defparam \third0|WideOr2~0 .lut_mask = 64'h3333F3F330300000;
defparam \third0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N9
cyclonev_lcell_comb \third0|WideOr1~0 (
// Equation(s):
// \third0|WideOr1~0_combout  = ( \reg_bank|Inst15|r [10] & ( \reg_bank|Inst15|r [11] & ( (!\reg_bank|Inst15|r [9] & \reg_bank|Inst15|r [8]) ) ) ) # ( \reg_bank|Inst15|r [10] & ( !\reg_bank|Inst15|r [11] & ( (\reg_bank|Inst15|r [9] & \reg_bank|Inst15|r [8]) 
// ) ) ) # ( !\reg_bank|Inst15|r [10] & ( !\reg_bank|Inst15|r [11] & ( (\reg_bank|Inst15|r [8]) # (\reg_bank|Inst15|r [9]) ) ) )

	.dataa(!\reg_bank|Inst15|r [9]),
	.datab(gnd),
	.datac(!\reg_bank|Inst15|r [8]),
	.datad(gnd),
	.datae(!\reg_bank|Inst15|r [10]),
	.dataf(!\reg_bank|Inst15|r [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\third0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \third0|WideOr1~0 .extended_lut = "off";
defparam \third0|WideOr1~0 .lut_mask = 64'h5F5F050500000A0A;
defparam \third0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N27
cyclonev_lcell_comb \third0|WideOr0~0 (
// Equation(s):
// \third0|WideOr0~0_combout  = ( \reg_bank|Inst15|r [11] & ( ((!\reg_bank|Inst15|r [10]) # (\reg_bank|Inst15|r [8])) # (\reg_bank|Inst15|r [9]) ) ) # ( !\reg_bank|Inst15|r [11] & ( (!\reg_bank|Inst15|r [9] & ((\reg_bank|Inst15|r [10]))) # 
// (\reg_bank|Inst15|r [9] & ((!\reg_bank|Inst15|r [8]) # (!\reg_bank|Inst15|r [10]))) ) )

	.dataa(!\reg_bank|Inst15|r [9]),
	.datab(gnd),
	.datac(!\reg_bank|Inst15|r [8]),
	.datad(!\reg_bank|Inst15|r [10]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\third0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \third0|WideOr0~0 .extended_lut = "off";
defparam \third0|WideOr0~0 .lut_mask = 64'h55FA55FAFF5FFF5F;
defparam \third0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N21
cyclonev_lcell_comb \fourth0|WideOr6~0 (
// Equation(s):
// \fourth0|WideOr6~0_combout  = ( \reg_bank|Inst15|r [15] & ( (\reg_bank|Inst15|r [12] & (!\reg_bank|Inst15|r [13] $ (!\reg_bank|Inst15|r [14]))) ) ) # ( !\reg_bank|Inst15|r [15] & ( (!\reg_bank|Inst15|r [13] & (!\reg_bank|Inst15|r [14] $ 
// (!\reg_bank|Inst15|r [12]))) ) )

	.dataa(!\reg_bank|Inst15|r [13]),
	.datab(gnd),
	.datac(!\reg_bank|Inst15|r [14]),
	.datad(!\reg_bank|Inst15|r [12]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fourth0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fourth0|WideOr6~0 .extended_lut = "off";
defparam \fourth0|WideOr6~0 .lut_mask = 64'h0AA00AA0005A005A;
defparam \fourth0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N0
cyclonev_lcell_comb \fourth0|WideOr5~0 (
// Equation(s):
// \fourth0|WideOr5~0_combout  = ( \reg_bank|Inst15|r [15] & ( (!\reg_bank|Inst15|r [12] & (\reg_bank|Inst15|r [14])) # (\reg_bank|Inst15|r [12] & ((\reg_bank|Inst15|r [13]))) ) ) # ( !\reg_bank|Inst15|r [15] & ( (\reg_bank|Inst15|r [14] & 
// (!\reg_bank|Inst15|r [13] $ (!\reg_bank|Inst15|r [12]))) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [14]),
	.datac(!\reg_bank|Inst15|r [13]),
	.datad(!\reg_bank|Inst15|r [12]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fourth0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fourth0|WideOr5~0 .extended_lut = "off";
defparam \fourth0|WideOr5~0 .lut_mask = 64'h03300330330F330F;
defparam \fourth0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N3
cyclonev_lcell_comb \fourth0|WideOr4~0 (
// Equation(s):
// \fourth0|WideOr4~0_combout  = ( \reg_bank|Inst15|r [15] & ( (\reg_bank|Inst15|r [14] & ((!\reg_bank|Inst15|r [12]) # (\reg_bank|Inst15|r [13]))) ) ) # ( !\reg_bank|Inst15|r [15] & ( (\reg_bank|Inst15|r [13] & (!\reg_bank|Inst15|r [14] & 
// !\reg_bank|Inst15|r [12])) ) )

	.dataa(!\reg_bank|Inst15|r [13]),
	.datab(!\reg_bank|Inst15|r [14]),
	.datac(!\reg_bank|Inst15|r [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fourth0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fourth0|WideOr4~0 .extended_lut = "off";
defparam \fourth0|WideOr4~0 .lut_mask = 64'h4040404031313131;
defparam \fourth0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N54
cyclonev_lcell_comb \fourth0|WideOr3~0 (
// Equation(s):
// \fourth0|WideOr3~0_combout  = ( \reg_bank|Inst15|r [15] & ( (\reg_bank|Inst15|r [13] & (!\reg_bank|Inst15|r [14] $ (\reg_bank|Inst15|r [12]))) ) ) # ( !\reg_bank|Inst15|r [15] & ( (!\reg_bank|Inst15|r [13] & (!\reg_bank|Inst15|r [14] $ 
// (!\reg_bank|Inst15|r [12]))) # (\reg_bank|Inst15|r [13] & (\reg_bank|Inst15|r [14] & \reg_bank|Inst15|r [12])) ) )

	.dataa(!\reg_bank|Inst15|r [13]),
	.datab(!\reg_bank|Inst15|r [14]),
	.datac(gnd),
	.datad(!\reg_bank|Inst15|r [12]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fourth0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fourth0|WideOr3~0 .extended_lut = "off";
defparam \fourth0|WideOr3~0 .lut_mask = 64'h2299229944114411;
defparam \fourth0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N57
cyclonev_lcell_comb \fourth0|WideOr2~0 (
// Equation(s):
// \fourth0|WideOr2~0_combout  = ( \reg_bank|Inst15|r [15] & ( (!\reg_bank|Inst15|r [13] & (!\reg_bank|Inst15|r [14] & \reg_bank|Inst15|r [12])) ) ) # ( !\reg_bank|Inst15|r [15] & ( ((!\reg_bank|Inst15|r [13] & \reg_bank|Inst15|r [14])) # (\reg_bank|Inst15|r 
// [12]) ) )

	.dataa(!\reg_bank|Inst15|r [13]),
	.datab(gnd),
	.datac(!\reg_bank|Inst15|r [14]),
	.datad(!\reg_bank|Inst15|r [12]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fourth0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fourth0|WideOr2~0 .extended_lut = "off";
defparam \fourth0|WideOr2~0 .lut_mask = 64'h0AFF0AFF00A000A0;
defparam \fourth0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N18
cyclonev_lcell_comb \fourth0|WideOr1~0 (
// Equation(s):
// \fourth0|WideOr1~0_combout  = ( \reg_bank|Inst15|r [15] & ( (!\reg_bank|Inst15|r [13] & (\reg_bank|Inst15|r [14] & \reg_bank|Inst15|r [12])) ) ) # ( !\reg_bank|Inst15|r [15] & ( (!\reg_bank|Inst15|r [13] & (!\reg_bank|Inst15|r [14] & \reg_bank|Inst15|r 
// [12])) # (\reg_bank|Inst15|r [13] & ((!\reg_bank|Inst15|r [14]) # (\reg_bank|Inst15|r [12]))) ) )

	.dataa(!\reg_bank|Inst15|r [13]),
	.datab(!\reg_bank|Inst15|r [14]),
	.datac(gnd),
	.datad(!\reg_bank|Inst15|r [12]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fourth0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fourth0|WideOr1~0 .extended_lut = "off";
defparam \fourth0|WideOr1~0 .lut_mask = 64'h44DD44DD00220022;
defparam \fourth0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y16_N24
cyclonev_lcell_comb \fourth0|WideOr0~0 (
// Equation(s):
// \fourth0|WideOr0~0_combout  = ( \reg_bank|Inst15|r [15] & ( (!\reg_bank|Inst15|r [14]) # ((\reg_bank|Inst15|r [12]) # (\reg_bank|Inst15|r [13])) ) ) # ( !\reg_bank|Inst15|r [15] & ( (!\reg_bank|Inst15|r [14] & (\reg_bank|Inst15|r [13])) # 
// (\reg_bank|Inst15|r [14] & ((!\reg_bank|Inst15|r [13]) # (!\reg_bank|Inst15|r [12]))) ) )

	.dataa(gnd),
	.datab(!\reg_bank|Inst15|r [14]),
	.datac(!\reg_bank|Inst15|r [13]),
	.datad(!\reg_bank|Inst15|r [12]),
	.datae(gnd),
	.dataf(!\reg_bank|Inst15|r [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fourth0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fourth0|WideOr0~0 .extended_lut = "off";
defparam \fourth0|WideOr0~0 .lut_mask = 64'h3F3C3F3CCFFFCFFF;
defparam \fourth0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y36_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
