

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3'
================================================================
* Date:           Thu Jan 29 16:02:55 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.793 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16386|    16386|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_43_2_VITIS_LOOP_45_3  |    16384|    16384|         2|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    370|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|      82|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      82|    451|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_296_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln43_fu_308_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln45_fu_400_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln47_fu_357_p2       |         +|   0|  0|  21|          14|          14|
    |add_ln49_1_fu_469_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln49_fu_463_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln51_fu_529_p2       |         +|   0|  0|  32|          25|          17|
    |and_ln49_fu_497_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln51_fu_561_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln43_fu_290_p2      |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln45_1_fu_406_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln45_fu_314_p2      |      icmp|   0|  0|  15|           7|           8|
    |select_ln43_1_fu_430_p3  |    select|   0|  0|  24|           1|           1|
    |select_ln43_2_fu_328_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln43_fu_320_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln49_1_fu_517_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln49_fu_509_p3    |    select|   0|  0|  24|           1|          23|
    |select_ln51_1_fu_581_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln51_fu_573_p3    |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln49_1_fu_503_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln49_fu_491_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_1_fu_567_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln51_fu_555_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 370|         162|         230|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |empty_fu_114                          |   9|          2|   24|         48|
    |i_fu_122                              |   9|          2|    9|         18|
    |indvar_flatten_fu_126                 |   9|          2|   15|         30|
    |j_fu_118                              |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   88|        176|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |denom_row_addr_reg_654   |   8|   0|    8|          0|
    |empty_fu_114             |  24|   0|   24|          0|
    |i_fu_122                 |   9|   0|    9|          0|
    |icmp_ln45_1_reg_650      |   1|   0|    1|          0|
    |icmp_ln45_reg_626        |   1|   0|    1|          0|
    |indvar_flatten_fu_126    |  15|   0|   15|          0|
    |j_fu_118                 |   7|   0|    7|          0|
    |lshr_ln_reg_645          |   3|   0|    3|          0|
    |trunc_ln43_reg_631       |   8|   0|    8|          0|
    |trunc_ln45_reg_641       |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  82|   0|   82|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|                            RTL Ports                           | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+----------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                                                          |   in|    1|  ap_ctrl_hs|    top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3|  return value|
|ap_rst                                                          |   in|    1|  ap_ctrl_hs|    top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3|  return value|
|ap_start                                                        |   in|    1|  ap_ctrl_hs|    top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3|  return value|
|ap_done                                                         |  out|    1|  ap_ctrl_hs|    top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3|  return value|
|ap_idle                                                         |  out|    1|  ap_ctrl_hs|    top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3|  return value|
|ap_ready                                                        |  out|    1|  ap_ctrl_hs|    top_kernel_Pipeline_VITIS_LOOP_43_2_VITIS_LOOP_45_3|  return value|
|A_address0                                                      |  out|   14|   ap_memory|                                                      A|         array|
|A_ce0                                                           |  out|    1|   ap_memory|                                                      A|         array|
|A_q0                                                            |   in|   24|   ap_memory|                                                      A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_address0  |  out|   11|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_address0    |  out|   11|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_we0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc_d0          |  out|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_A_loc|         array|
|denom_row_address0                                              |  out|    8|   ap_memory|                                              denom_row|         array|
|denom_row_ce0                                                   |  out|    1|   ap_memory|                                              denom_row|         array|
|denom_row_we0                                                   |  out|    1|   ap_memory|                                              denom_row|         array|
|denom_row_d0                                                    |  out|   24|   ap_memory|                                              denom_row|         array|
+----------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

