
î
Loading clock regions from %s
13*device2]
[D:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xmlZ21-13
ï
Loading clock buffers from %s
11*device2^
\D:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xmlZ21-11
ê
&Loading clock placement rules from %s
318*place2P
ND:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
é
)Loading package pin functions from %s...
17*device2L
JD:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/PinFunctions.xmlZ21-17
í
Loading package from %s
16*device2a
_D:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1157/Package.xmlZ21-16
É
Loading io standards from %s
15*device2M
KD:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/virtex7/IOStandards.xmlZ21-15
è
+Loading device configuration modes from %s
14*device2K
ID:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/ConfigModes.xmlZ21-14
ä
/Loading list of drcs for the architecture : %s
17*drc2E
CD:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/virtex7/drc.xmlZ23-17
á
Parsing XDC File [%s]
179*designutils2Q
OD:/lab_made/lab_3_of_4/lab_3_of_4.runs/impl_1/.Xil/Vivado-3376-/dcp/fin_avt.xdcZ20-179
ê
Finished Parsing XDC File [%s]
178*designutils2Q
OD:/lab_made/lab_3_of_4/lab_3_of_4.runs/impl_1/.Xil/Vivado-3376-/dcp/fin_avt.xdcZ20-178
c
!Unisim Transformation Summary:
%s111*project2'
%No Unisim elements were transformed.
Z1-111
1
%Phase 0 | Netlist Checksum: 70401b70
*common
é
>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2
read_checkpoint: 2

00:00:312	
650.5472	
533.711Z17-269
x
Parsing XDC File [%s]
179*designutils2B
@D:/lab_made/lab_3_of_4/lab_3_of_4.srcs/constrs_1/new/fin_avt.xdcZ20-179
Å
Finished Parsing XDC File [%s]
178*designutils2B
@D:/lab_made/lab_3_of_4/lab_3_of_4.srcs/constrs_1/new/fin_avt.xdcZ20-178


End Record