#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024691d4a010 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v0000024691fadab0_0 .net "PC", 31 0, L_000002469203afc0;  1 drivers
v0000024691fae4b0_0 .net "cycles_consumed", 31 0, v0000024691faf630_0;  1 drivers
v0000024691fae690_0 .var "input_clk", 0 0;
v0000024691faf450_0 .var "rst", 0 0;
S_0000024691c5d800 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_0000024691d4a010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000024691ef0ea0 .functor NOR 1, v0000024691fae690_0, v0000024691fa8290_0, C4<0>, C4<0>;
L_0000024691ef2170 .functor AND 1, v0000024691f84aa0_0, v0000024691f84fa0_0, C4<1>, C4<1>;
L_0000024691ef1140 .functor AND 1, L_0000024691ef2170, L_0000024691faf770, C4<1>, C4<1>;
L_0000024691ef21e0 .functor AND 1, v0000024691f734e0_0, v0000024691f73f80_0, C4<1>, C4<1>;
L_0000024691ef0960 .functor AND 1, L_0000024691ef21e0, L_0000024691fae910, C4<1>, C4<1>;
L_0000024691ef2250 .functor AND 1, v0000024691fa8150_0, v0000024691fa9c30_0, C4<1>, C4<1>;
L_0000024691ef16f0 .functor AND 1, L_0000024691ef2250, L_0000024691fad970, C4<1>, C4<1>;
L_0000024691ef17d0 .functor AND 1, v0000024691f84aa0_0, v0000024691f84fa0_0, C4<1>, C4<1>;
L_0000024691ef23a0 .functor AND 1, L_0000024691ef17d0, L_0000024691fadb50, C4<1>, C4<1>;
L_0000024691ef1bc0 .functor AND 1, v0000024691f734e0_0, v0000024691f73f80_0, C4<1>, C4<1>;
L_0000024691ef1840 .functor AND 1, L_0000024691ef1bc0, L_0000024691faecd0, C4<1>, C4<1>;
L_0000024691ef2410 .functor AND 1, v0000024691fa8150_0, v0000024691fa9c30_0, C4<1>, C4<1>;
L_0000024691ef0ff0 .functor AND 1, L_0000024691ef2410, L_0000024691fae550, C4<1>, C4<1>;
L_0000024691fb6100 .functor NOT 1, L_0000024691ef0ea0, C4<0>, C4<0>, C4<0>;
L_0000024691fb5ed0 .functor NOT 1, L_0000024691ef0ea0, C4<0>, C4<0>, C4<0>;
L_000002469201b7b0 .functor NOT 1, L_0000024691ef0ea0, C4<0>, C4<0>, C4<0>;
L_000002469201c380 .functor NOT 1, L_0000024691ef0ea0, C4<0>, C4<0>, C4<0>;
L_000002469201c690 .functor NOT 1, L_0000024691ef0ea0, C4<0>, C4<0>, C4<0>;
L_000002469203afc0 .functor BUFZ 32, v0000024691fa60d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024691faa310_0 .net "EX1_ALU_OPER1", 31 0, L_0000024691fb71a0;  1 drivers
v0000024691faa590_0 .net "EX1_ALU_OPER2", 31 0, L_000002469201a780;  1 drivers
v0000024691faa770_0 .net "EX1_PC", 31 0, v0000024691f834c0_0;  1 drivers
v0000024691faa630_0 .net "EX1_PFC", 31 0, v0000024691f83e20_0;  1 drivers
v0000024691faa9f0_0 .net "EX1_PFC_to_IF", 31 0, L_0000024691fb2790;  1 drivers
v0000024691faa4f0_0 .net "EX1_forward_to_B", 31 0, v0000024691f83ce0_0;  1 drivers
v0000024691faa810_0 .net "EX1_is_beq", 0 0, v0000024691f82c00_0;  1 drivers
v0000024691faa8b0_0 .net "EX1_is_bne", 0 0, v0000024691f83920_0;  1 drivers
v0000024691fa4f50_0 .net "EX1_is_jal", 0 0, v0000024691f82ca0_0;  1 drivers
v0000024691fa3c90_0 .net "EX1_is_jr", 0 0, v0000024691f81da0_0;  1 drivers
v0000024691fa5130_0 .net "EX1_is_oper2_immed", 0 0, v0000024691f828e0_0;  1 drivers
v0000024691fa3ab0_0 .net "EX1_memread", 0 0, v0000024691f82160_0;  1 drivers
v0000024691fa3790_0 .net "EX1_memwrite", 0 0, v0000024691f82d40_0;  1 drivers
v0000024691fa3650_0 .net "EX1_opcode", 11 0, v0000024691f831a0_0;  1 drivers
v0000024691fa3290_0 .net "EX1_predicted", 0 0, v0000024691f840a0_0;  1 drivers
v0000024691fa5090_0 .net "EX1_rd_ind", 4 0, v0000024691f819e0_0;  1 drivers
v0000024691fa2d90_0 .net "EX1_rd_indzero", 0 0, v0000024691f839c0_0;  1 drivers
v0000024691fa35b0_0 .net "EX1_regwrite", 0 0, v0000024691f82700_0;  1 drivers
v0000024691fa3dd0_0 .net "EX1_rs1", 31 0, v0000024691f822a0_0;  1 drivers
v0000024691fa4a50_0 .net "EX1_rs1_ind", 4 0, v0000024691f83a60_0;  1 drivers
v0000024691fa3d30_0 .net "EX1_rs2", 31 0, v0000024691f83240_0;  1 drivers
v0000024691fa2ed0_0 .net "EX1_rs2_ind", 4 0, v0000024691f83600_0;  1 drivers
v0000024691fa40f0_0 .net "EX1_rs2_out", 31 0, L_000002469201b350;  1 drivers
v0000024691fa45f0_0 .net "EX2_ALU_OPER1", 31 0, v0000024691f85680_0;  1 drivers
v0000024691fa3e70_0 .net "EX2_ALU_OPER2", 31 0, v0000024691f845a0_0;  1 drivers
v0000024691fa4230_0 .net "EX2_ALU_OUT", 31 0, L_0000024691fb2a10;  1 drivers
v0000024691fa4b90_0 .net "EX2_PC", 31 0, v0000024691f857c0_0;  1 drivers
v0000024691fa5270_0 .net "EX2_PFC_to_IF", 31 0, v0000024691f84f00_0;  1 drivers
v0000024691fa3b50_0 .net "EX2_forward_to_B", 31 0, v0000024691f846e0_0;  1 drivers
v0000024691fa38d0_0 .net "EX2_is_beq", 0 0, v0000024691f84be0_0;  1 drivers
v0000024691fa3f10_0 .net "EX2_is_bne", 0 0, v0000024691f84780_0;  1 drivers
v0000024691fa3470_0 .net "EX2_is_jal", 0 0, v0000024691f84140_0;  1 drivers
v0000024691fa3510_0 .net "EX2_is_jr", 0 0, v0000024691f841e0_0;  1 drivers
v0000024691fa3970_0 .net "EX2_is_oper2_immed", 0 0, v0000024691f84820_0;  1 drivers
v0000024691fa4d70_0 .net "EX2_memread", 0 0, v0000024691f84c80_0;  1 drivers
v0000024691fa4050_0 .net "EX2_memwrite", 0 0, v0000024691f84280_0;  1 drivers
v0000024691fa47d0_0 .net "EX2_opcode", 11 0, v0000024691f854a0_0;  1 drivers
v0000024691fa3330_0 .net "EX2_predicted", 0 0, v0000024691f848c0_0;  1 drivers
v0000024691fa51d0_0 .net "EX2_rd_ind", 4 0, v0000024691f84a00_0;  1 drivers
v0000024691fa4eb0_0 .net "EX2_rd_indzero", 0 0, v0000024691f84fa0_0;  1 drivers
v0000024691fa2e30_0 .net "EX2_regwrite", 0 0, v0000024691f84aa0_0;  1 drivers
v0000024691fa3bf0_0 .net "EX2_rs1", 31 0, v0000024691f84d20_0;  1 drivers
v0000024691fa42d0_0 .net "EX2_rs1_ind", 4 0, v0000024691f85040_0;  1 drivers
v0000024691fa4910_0 .net "EX2_rs2_ind", 4 0, v0000024691f850e0_0;  1 drivers
v0000024691fa2bb0_0 .net "EX2_rs2_out", 31 0, v0000024691f85180_0;  1 drivers
v0000024691fa3150_0 .net "ID_INST", 31 0, v0000024691f8ac60_0;  1 drivers
v0000024691fa4730_0 .net "ID_PC", 31 0, v0000024691f8ada0_0;  1 drivers
v0000024691fa2b10_0 .net "ID_PFC_to_EX", 31 0, L_0000024691fb1250;  1 drivers
v0000024691fa2c50_0 .net "ID_PFC_to_IF", 31 0, L_0000024691fb1110;  1 drivers
v0000024691fa4370_0 .net "ID_forward_to_B", 31 0, L_0000024691fb0170;  1 drivers
v0000024691fa4c30_0 .net "ID_is_beq", 0 0, L_0000024691fb1430;  1 drivers
v0000024691fa49b0_0 .net "ID_is_bne", 0 0, L_0000024691fb1750;  1 drivers
v0000024691fa3010_0 .net "ID_is_j", 0 0, L_0000024691fb3f50;  1 drivers
v0000024691fa4190_0 .net "ID_is_jal", 0 0, L_0000024691fb3a50;  1 drivers
v0000024691fa3fb0_0 .net "ID_is_jr", 0 0, L_0000024691fb17f0;  1 drivers
v0000024691fa3830_0 .net "ID_is_oper2_immed", 0 0, L_0000024691fb6480;  1 drivers
v0000024691fa2cf0_0 .net "ID_memread", 0 0, L_0000024691fb3b90;  1 drivers
v0000024691fa4410_0 .net "ID_memwrite", 0 0, L_0000024691fb44f0;  1 drivers
v0000024691fa3a10_0 .net "ID_opcode", 11 0, v0000024691fa7070_0;  1 drivers
v0000024691fa44b0_0 .net "ID_predicted", 0 0, v0000024691f8dbe0_0;  1 drivers
v0000024691fa4870_0 .net "ID_rd_ind", 4 0, v0000024691fa5450_0;  1 drivers
v0000024691fa4550_0 .net "ID_regwrite", 0 0, L_0000024691fb20b0;  1 drivers
v0000024691fa2f70_0 .net "ID_rs1", 31 0, v0000024691f885a0_0;  1 drivers
v0000024691fa4ff0_0 .net "ID_rs1_ind", 4 0, v0000024691fa5c70_0;  1 drivers
v0000024691fa4690_0 .net "ID_rs2", 31 0, v0000024691f888c0_0;  1 drivers
v0000024691fa30b0_0 .net "ID_rs2_ind", 4 0, v0000024691fa7750_0;  1 drivers
v0000024691fa4af0_0 .net "IF_INST", 31 0, L_0000024691fb55a0;  1 drivers
v0000024691fa4cd0_0 .net "IF_pc", 31 0, v0000024691fa60d0_0;  1 drivers
v0000024691fa4e10_0 .net "MEM_ALU_OUT", 31 0, v0000024691f74020_0;  1 drivers
v0000024691fa31f0_0 .net "MEM_Data_mem_out", 31 0, v0000024691fa8b50_0;  1 drivers
v0000024691fa36f0_0 .net "MEM_memread", 0 0, v0000024691f72400_0;  1 drivers
v0000024691fa33d0_0 .net "MEM_memwrite", 0 0, v0000024691f73580_0;  1 drivers
v0000024691faee10_0 .net "MEM_opcode", 11 0, v0000024691f73ee0_0;  1 drivers
v0000024691faea50_0 .net "MEM_rd_ind", 4 0, v0000024691f72680_0;  1 drivers
v0000024691faef50_0 .net "MEM_rd_indzero", 0 0, v0000024691f73f80_0;  1 drivers
v0000024691faeeb0_0 .net "MEM_regwrite", 0 0, v0000024691f734e0_0;  1 drivers
v0000024691faed70_0 .net "MEM_rs2", 31 0, v0000024691f729a0_0;  1 drivers
v0000024691fad330_0 .net "PC", 31 0, L_000002469203afc0;  alias, 1 drivers
v0000024691fad0b0_0 .net "STALL_ID1_FLUSH", 0 0, v0000024691f8eea0_0;  1 drivers
v0000024691fae0f0_0 .net "STALL_ID2_FLUSH", 0 0, v0000024691f8efe0_0;  1 drivers
v0000024691fad650_0 .net "STALL_IF_FLUSH", 0 0, v0000024691f8fe40_0;  1 drivers
v0000024691fae870_0 .net "WB_ALU_OUT", 31 0, v0000024691fa9370_0;  1 drivers
v0000024691faf590_0 .net "WB_Data_mem_out", 31 0, v0000024691fa9410_0;  1 drivers
v0000024691fae730_0 .net "WB_memread", 0 0, v0000024691fa9af0_0;  1 drivers
v0000024691fadf10_0 .net "WB_rd_ind", 4 0, v0000024691fa80b0_0;  1 drivers
v0000024691fad150_0 .net "WB_rd_indzero", 0 0, v0000024691fa9c30_0;  1 drivers
v0000024691fadc90_0 .net "WB_regwrite", 0 0, v0000024691fa8150_0;  1 drivers
v0000024691fad5b0_0 .net "Wrong_prediction", 0 0, L_000002469201c3f0;  1 drivers
v0000024691faeff0_0 .net *"_ivl_1", 0 0, L_0000024691ef2170;  1 drivers
v0000024691fae5f0_0 .net *"_ivl_13", 0 0, L_0000024691ef2250;  1 drivers
v0000024691fad1f0_0 .net *"_ivl_14", 0 0, L_0000024691fad970;  1 drivers
v0000024691fada10_0 .net *"_ivl_19", 0 0, L_0000024691ef17d0;  1 drivers
v0000024691fae230_0 .net *"_ivl_2", 0 0, L_0000024691faf770;  1 drivers
v0000024691faf4f0_0 .net *"_ivl_20", 0 0, L_0000024691fadb50;  1 drivers
v0000024691faddd0_0 .net *"_ivl_25", 0 0, L_0000024691ef1bc0;  1 drivers
v0000024691fadfb0_0 .net *"_ivl_26", 0 0, L_0000024691faecd0;  1 drivers
v0000024691fad290_0 .net *"_ivl_31", 0 0, L_0000024691ef2410;  1 drivers
v0000024691faf6d0_0 .net *"_ivl_32", 0 0, L_0000024691fae550;  1 drivers
v0000024691fad6f0_0 .net *"_ivl_40", 31 0, L_0000024691fb3e10;  1 drivers
L_0000024691fd0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024691faf090_0 .net *"_ivl_43", 26 0, L_0000024691fd0c58;  1 drivers
L_0000024691fd0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024691faf130_0 .net/2u *"_ivl_44", 31 0, L_0000024691fd0ca0;  1 drivers
v0000024691faeaf0_0 .net *"_ivl_52", 31 0, L_00000246920275e0;  1 drivers
L_0000024691fd0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024691fade70_0 .net *"_ivl_55", 26 0, L_0000024691fd0d30;  1 drivers
L_0000024691fd0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024691faf310_0 .net/2u *"_ivl_56", 31 0, L_0000024691fd0d78;  1 drivers
v0000024691fae050_0 .net *"_ivl_7", 0 0, L_0000024691ef21e0;  1 drivers
v0000024691fadd30_0 .net *"_ivl_8", 0 0, L_0000024691fae910;  1 drivers
v0000024691fadbf0_0 .net "alu_selA", 1 0, L_0000024691fae9b0;  1 drivers
v0000024691faec30_0 .net "alu_selB", 1 0, L_0000024691fb07b0;  1 drivers
v0000024691fae2d0_0 .net "clk", 0 0, L_0000024691ef0ea0;  1 drivers
v0000024691faf630_0 .var "cycles_consumed", 31 0;
v0000024691fad3d0_0 .net "exhaz", 0 0, L_0000024691ef0960;  1 drivers
v0000024691faf3b0_0 .net "exhaz2", 0 0, L_0000024691ef1840;  1 drivers
v0000024691faeb90_0 .net "hlt", 0 0, v0000024691fa8290_0;  1 drivers
v0000024691fae370_0 .net "idhaz", 0 0, L_0000024691ef1140;  1 drivers
v0000024691faf1d0_0 .net "idhaz2", 0 0, L_0000024691ef23a0;  1 drivers
v0000024691fad470_0 .net "if_id_write", 0 0, v0000024691f8fc60_0;  1 drivers
v0000024691fae410_0 .net "input_clk", 0 0, v0000024691fae690_0;  1 drivers
v0000024691fad510_0 .net "is_branch_and_taken", 0 0, L_0000024691fb5920;  1 drivers
v0000024691fae190_0 .net "memhaz", 0 0, L_0000024691ef16f0;  1 drivers
v0000024691fad8d0_0 .net "memhaz2", 0 0, L_0000024691ef0ff0;  1 drivers
v0000024691fad790_0 .net "pc_src", 2 0, L_0000024691faf8b0;  1 drivers
v0000024691fae7d0_0 .net "pc_write", 0 0, v0000024691f90020_0;  1 drivers
v0000024691faf270_0 .net "rst", 0 0, v0000024691faf450_0;  1 drivers
v0000024691faf810_0 .net "store_rs2_forward", 1 0, L_0000024691fb0cb0;  1 drivers
v0000024691fad830_0 .net "wdata_to_reg_file", 31 0, L_000002469203bdc0;  1 drivers
E_0000024691efcbf0/0 .event negedge, v0000024691f8ef40_0;
E_0000024691efcbf0/1 .event posedge, v0000024691f73e40_0;
E_0000024691efcbf0 .event/or E_0000024691efcbf0/0, E_0000024691efcbf0/1;
L_0000024691faf770 .cmp/eq 5, v0000024691f84a00_0, v0000024691f83a60_0;
L_0000024691fae910 .cmp/eq 5, v0000024691f72680_0, v0000024691f83a60_0;
L_0000024691fad970 .cmp/eq 5, v0000024691fa80b0_0, v0000024691f83a60_0;
L_0000024691fadb50 .cmp/eq 5, v0000024691f84a00_0, v0000024691f83600_0;
L_0000024691faecd0 .cmp/eq 5, v0000024691f72680_0, v0000024691f83600_0;
L_0000024691fae550 .cmp/eq 5, v0000024691fa80b0_0, v0000024691f83600_0;
L_0000024691fb3e10 .concat [ 5 27 0 0], v0000024691fa5450_0, L_0000024691fd0c58;
L_0000024691fb2e70 .cmp/ne 32, L_0000024691fb3e10, L_0000024691fd0ca0;
L_00000246920275e0 .concat [ 5 27 0 0], v0000024691f84a00_0, L_0000024691fd0d30;
L_0000024692026960 .cmp/ne 32, L_00000246920275e0, L_0000024691fd0d78;
S_0000024691c5d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000024691ef1760 .functor NOT 1, L_0000024691ef0960, C4<0>, C4<0>, C4<0>;
L_0000024691ef1b50 .functor AND 1, L_0000024691ef16f0, L_0000024691ef1760, C4<1>, C4<1>;
L_0000024691ef1a70 .functor OR 1, L_0000024691ef1140, L_0000024691ef1b50, C4<0>, C4<0>;
L_0000024691ef22c0 .functor OR 1, L_0000024691ef1140, L_0000024691ef0960, C4<0>, C4<0>;
v0000024691f1b600_0 .net *"_ivl_12", 0 0, L_0000024691ef22c0;  1 drivers
v0000024691f1b880_0 .net *"_ivl_2", 0 0, L_0000024691ef1760;  1 drivers
v0000024691f1b6a0_0 .net *"_ivl_5", 0 0, L_0000024691ef1b50;  1 drivers
v0000024691f1c1e0_0 .net *"_ivl_7", 0 0, L_0000024691ef1a70;  1 drivers
v0000024691f1c320_0 .net "alu_selA", 1 0, L_0000024691fae9b0;  alias, 1 drivers
v0000024691f1c000_0 .net "exhaz", 0 0, L_0000024691ef0960;  alias, 1 drivers
v0000024691f1aa20_0 .net "idhaz", 0 0, L_0000024691ef1140;  alias, 1 drivers
v0000024691f1c5a0_0 .net "memhaz", 0 0, L_0000024691ef16f0;  alias, 1 drivers
L_0000024691fae9b0 .concat8 [ 1 1 0 0], L_0000024691ef1a70, L_0000024691ef22c0;
S_0000024691ce29c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000024691ef0880 .functor NOT 1, L_0000024691ef1840, C4<0>, C4<0>, C4<0>;
L_0000024691ef09d0 .functor AND 1, L_0000024691ef0ff0, L_0000024691ef0880, C4<1>, C4<1>;
L_0000024691ef0c00 .functor OR 1, L_0000024691ef23a0, L_0000024691ef09d0, C4<0>, C4<0>;
L_0000024691ef0c70 .functor NOT 1, v0000024691f828e0_0, C4<0>, C4<0>, C4<0>;
L_0000024691ef0ce0 .functor AND 1, L_0000024691ef0c00, L_0000024691ef0c70, C4<1>, C4<1>;
L_0000024691ef0d50 .functor OR 1, L_0000024691ef23a0, L_0000024691ef1840, C4<0>, C4<0>;
L_0000024691ef0f10 .functor NOT 1, v0000024691f828e0_0, C4<0>, C4<0>, C4<0>;
L_0000024691ef2480 .functor AND 1, L_0000024691ef0d50, L_0000024691ef0f10, C4<1>, C4<1>;
v0000024691f1b740_0 .net "EX1_is_oper2_immed", 0 0, v0000024691f828e0_0;  alias, 1 drivers
v0000024691f1be20_0 .net *"_ivl_11", 0 0, L_0000024691ef0ce0;  1 drivers
v0000024691f1aca0_0 .net *"_ivl_16", 0 0, L_0000024691ef0d50;  1 drivers
v0000024691f1c460_0 .net *"_ivl_17", 0 0, L_0000024691ef0f10;  1 drivers
v0000024691f1bc40_0 .net *"_ivl_2", 0 0, L_0000024691ef0880;  1 drivers
v0000024691f1c640_0 .net *"_ivl_20", 0 0, L_0000024691ef2480;  1 drivers
v0000024691f1c6e0_0 .net *"_ivl_5", 0 0, L_0000024691ef09d0;  1 drivers
v0000024691f1ae80_0 .net *"_ivl_7", 0 0, L_0000024691ef0c00;  1 drivers
v0000024691f1afc0_0 .net *"_ivl_8", 0 0, L_0000024691ef0c70;  1 drivers
v0000024691f1bce0_0 .net "alu_selB", 1 0, L_0000024691fb07b0;  alias, 1 drivers
v0000024691f1b1a0_0 .net "exhaz", 0 0, L_0000024691ef1840;  alias, 1 drivers
v0000024691f1c780_0 .net "idhaz", 0 0, L_0000024691ef23a0;  alias, 1 drivers
v0000024691f1aac0_0 .net "memhaz", 0 0, L_0000024691ef0ff0;  alias, 1 drivers
L_0000024691fb07b0 .concat8 [ 1 1 0 0], L_0000024691ef0ce0, L_0000024691ef2480;
S_0000024691ce2b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000024691ef2790 .functor NOT 1, L_0000024691ef1840, C4<0>, C4<0>, C4<0>;
L_0000024691ef2720 .functor AND 1, L_0000024691ef0ff0, L_0000024691ef2790, C4<1>, C4<1>;
L_0000024691ef24f0 .functor OR 1, L_0000024691ef23a0, L_0000024691ef2720, C4<0>, C4<0>;
L_0000024691ef2560 .functor OR 1, L_0000024691ef23a0, L_0000024691ef1840, C4<0>, C4<0>;
v0000024691f1ab60_0 .net *"_ivl_12", 0 0, L_0000024691ef2560;  1 drivers
v0000024691f1ad40_0 .net *"_ivl_2", 0 0, L_0000024691ef2790;  1 drivers
v0000024691f1b920_0 .net *"_ivl_5", 0 0, L_0000024691ef2720;  1 drivers
v0000024691f1af20_0 .net *"_ivl_7", 0 0, L_0000024691ef24f0;  1 drivers
v0000024691f1b7e0_0 .net "exhaz", 0 0, L_0000024691ef1840;  alias, 1 drivers
v0000024691f1bd80_0 .net "idhaz", 0 0, L_0000024691ef23a0;  alias, 1 drivers
v0000024691e97b90_0 .net "memhaz", 0 0, L_0000024691ef0ff0;  alias, 1 drivers
v0000024691e96150_0 .net "store_rs2_forward", 1 0, L_0000024691fb0cb0;  alias, 1 drivers
L_0000024691fb0cb0 .concat8 [ 1 1 0 0], L_0000024691ef24f0, L_0000024691ef2560;
S_0000024691d39b60 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000024691e96970_0 .net "EX_ALU_OUT", 31 0, L_0000024691fb2a10;  alias, 1 drivers
v0000024691e96bf0_0 .net "EX_memread", 0 0, v0000024691f84c80_0;  alias, 1 drivers
v0000024691e7fb30_0 .net "EX_memwrite", 0 0, v0000024691f84280_0;  alias, 1 drivers
v0000024691e80e90_0 .net "EX_opcode", 11 0, v0000024691f854a0_0;  alias, 1 drivers
v0000024691f740c0_0 .net "EX_rd_ind", 4 0, v0000024691f84a00_0;  alias, 1 drivers
v0000024691f72900_0 .net "EX_rd_indzero", 0 0, L_0000024692026960;  1 drivers
v0000024691f72e00_0 .net "EX_regwrite", 0 0, v0000024691f84aa0_0;  alias, 1 drivers
v0000024691f73b20_0 .net "EX_rs2_out", 31 0, v0000024691f85180_0;  alias, 1 drivers
v0000024691f74020_0 .var "MEM_ALU_OUT", 31 0;
v0000024691f72400_0 .var "MEM_memread", 0 0;
v0000024691f73580_0 .var "MEM_memwrite", 0 0;
v0000024691f73ee0_0 .var "MEM_opcode", 11 0;
v0000024691f72680_0 .var "MEM_rd_ind", 4 0;
v0000024691f73f80_0 .var "MEM_rd_indzero", 0 0;
v0000024691f734e0_0 .var "MEM_regwrite", 0 0;
v0000024691f729a0_0 .var "MEM_rs2", 31 0;
v0000024691f73bc0_0 .net "clk", 0 0, L_000002469201c380;  1 drivers
v0000024691f73e40_0 .net "rst", 0 0, v0000024691faf450_0;  alias, 1 drivers
E_0000024691efcd30 .event posedge, v0000024691f73e40_0, v0000024691f73bc0_0;
S_0000024691d39cf0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000024691d21500 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024691d21538 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024691d21570 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024691d215a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024691d215e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024691d21618 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024691d21650 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024691d21688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024691d216c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024691d216f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024691d21730 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024691d21768 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024691d217a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024691d217d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024691d21810 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024691d21848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024691d21880 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024691d218b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024691d218f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024691d21928 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024691d21960 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024691d21998 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024691d219d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024691d21a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024691d21a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002469201c230 .functor XOR 1, L_000002469201c1c0, v0000024691f848c0_0, C4<0>, C4<0>;
L_000002469201c5b0 .functor NOT 1, L_000002469201c230, C4<0>, C4<0>, C4<0>;
L_000002469201c540 .functor OR 1, v0000024691faf450_0, L_000002469201c5b0, C4<0>, C4<0>;
L_000002469201c3f0 .functor NOT 1, L_000002469201c540, C4<0>, C4<0>, C4<0>;
v0000024691f76b90_0 .net "ALU_OP", 3 0, v0000024691f769b0_0;  1 drivers
v0000024691f78fd0_0 .net "BranchDecision", 0 0, L_000002469201c1c0;  1 drivers
v0000024691f79570_0 .net "CF", 0 0, v0000024691f76550_0;  1 drivers
v0000024691f797f0_0 .net "EX_opcode", 11 0, v0000024691f854a0_0;  alias, 1 drivers
v0000024691f79b10_0 .net "Wrong_prediction", 0 0, L_000002469201c3f0;  alias, 1 drivers
v0000024691f799d0_0 .net "ZF", 0 0, L_000002469201b5f0;  1 drivers
L_0000024691fd0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024691f79250_0 .net/2u *"_ivl_0", 31 0, L_0000024691fd0ce8;  1 drivers
v0000024691f79a70_0 .net *"_ivl_11", 0 0, L_000002469201c540;  1 drivers
v0000024691f78df0_0 .net *"_ivl_2", 31 0, L_0000024691fb2970;  1 drivers
v0000024691f79430_0 .net *"_ivl_6", 0 0, L_000002469201c230;  1 drivers
v0000024691f78a30_0 .net *"_ivl_8", 0 0, L_000002469201c5b0;  1 drivers
v0000024691f78e90_0 .net "alu_out", 31 0, L_0000024691fb2a10;  alias, 1 drivers
v0000024691f79d90_0 .net "alu_outw", 31 0, v0000024691f767d0_0;  1 drivers
v0000024691f78b70_0 .net "is_beq", 0 0, v0000024691f84be0_0;  alias, 1 drivers
v0000024691f78990_0 .net "is_bne", 0 0, v0000024691f84780_0;  alias, 1 drivers
v0000024691f78f30_0 .net "is_jal", 0 0, v0000024691f84140_0;  alias, 1 drivers
v0000024691f79070_0 .net "oper1", 31 0, v0000024691f85680_0;  alias, 1 drivers
v0000024691f78cb0_0 .net "oper2", 31 0, v0000024691f845a0_0;  alias, 1 drivers
v0000024691f79110_0 .net "pc", 31 0, v0000024691f857c0_0;  alias, 1 drivers
v0000024691f78d50_0 .net "predicted", 0 0, v0000024691f848c0_0;  alias, 1 drivers
v0000024691f788f0_0 .net "rst", 0 0, v0000024691faf450_0;  alias, 1 drivers
L_0000024691fb2970 .arith/sum 32, v0000024691f857c0_0, L_0000024691fd0ce8;
L_0000024691fb2a10 .functor MUXZ 32, v0000024691f767d0_0, L_0000024691fb2970, v0000024691f84140_0, C4<>;
S_0000024691d80200 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000024691d39cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002469201bf20 .functor AND 1, v0000024691f84be0_0, L_000002469201beb0, C4<1>, C4<1>;
L_000002469201bf90 .functor NOT 1, L_000002469201beb0, C4<0>, C4<0>, C4<0>;
L_000002469201c070 .functor AND 1, v0000024691f84780_0, L_000002469201bf90, C4<1>, C4<1>;
L_000002469201c1c0 .functor OR 1, L_000002469201bf20, L_000002469201c070, C4<0>, C4<0>;
v0000024691f782b0_0 .net "BranchDecision", 0 0, L_000002469201c1c0;  alias, 1 drivers
v0000024691f78490_0 .net *"_ivl_2", 0 0, L_000002469201bf90;  1 drivers
v0000024691f78530_0 .net "is_beq", 0 0, v0000024691f84be0_0;  alias, 1 drivers
v0000024691f765f0_0 .net "is_beq_taken", 0 0, L_000002469201bf20;  1 drivers
v0000024691f785d0_0 .net "is_bne", 0 0, v0000024691f84780_0;  alias, 1 drivers
v0000024691f78670_0 .net "is_bne_taken", 0 0, L_000002469201c070;  1 drivers
v0000024691f787b0_0 .net "is_eq", 0 0, L_000002469201beb0;  1 drivers
v0000024691f78850_0 .net "oper1", 31 0, v0000024691f85680_0;  alias, 1 drivers
v0000024691f760f0_0 .net "oper2", 31 0, v0000024691f845a0_0;  alias, 1 drivers
S_0000024691d80390 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000024691d80200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002469201bc80 .functor XOR 1, L_0000024691fb4db0, L_0000024691fb4e50, C4<0>, C4<0>;
L_000002469201b970 .functor XOR 1, L_0000024691fb48b0, L_0000024691fb4b30, C4<0>, C4<0>;
L_000002469201aef0 .functor XOR 1, L_0000024691fb4ef0, L_0000024691fb4d10, C4<0>, C4<0>;
L_000002469201b510 .functor XOR 1, L_0000024691fb4f90, L_0000024691fb4950, C4<0>, C4<0>;
L_000002469201ad30 .functor XOR 1, L_0000024691fb49f0, L_0000024691fb4a90, C4<0>, C4<0>;
L_000002469201b3c0 .functor XOR 1, L_0000024691fb4bd0, L_0000024691fb4c70, C4<0>, C4<0>;
L_000002469201b190 .functor XOR 1, L_0000024692024a20, L_0000024692023120, C4<0>, C4<0>;
L_000002469201a940 .functor XOR 1, L_0000024692024d40, L_0000024692023940, C4<0>, C4<0>;
L_000002469201a9b0 .functor XOR 1, L_0000024692022c20, L_0000024692024ac0, C4<0>, C4<0>;
L_000002469201bcf0 .functor XOR 1, L_00000246920240c0, L_0000024692024840, C4<0>, C4<0>;
L_000002469201aa20 .functor XOR 1, L_00000246920239e0, L_00000246920231c0, C4<0>, C4<0>;
L_000002469201b200 .functor XOR 1, L_0000024692024480, L_0000024692022f40, C4<0>, C4<0>;
L_000002469201ab00 .functor XOR 1, L_0000024692023800, L_00000246920248e0, C4<0>, C4<0>;
L_000002469201b270 .functor XOR 1, L_0000024692024520, L_0000024692022e00, C4<0>, C4<0>;
L_000002469201bb30 .functor XOR 1, L_0000024692024160, L_0000024692024200, C4<0>, C4<0>;
L_000002469201acc0 .functor XOR 1, L_00000246920242a0, L_0000024692023260, C4<0>, C4<0>;
L_000002469201b6d0 .functor XOR 1, L_0000024692023a80, L_0000024692023bc0, C4<0>, C4<0>;
L_000002469201c0e0 .functor XOR 1, L_0000024692024340, L_0000024692023d00, C4<0>, C4<0>;
L_000002469201b120 .functor XOR 1, L_0000024692023da0, L_00000246920245c0, C4<0>, C4<0>;
L_000002469201bac0 .functor XOR 1, L_0000024692023f80, L_0000024692023440, C4<0>, C4<0>;
L_000002469201b430 .functor XOR 1, L_0000024692024020, L_0000024692024b60, C4<0>, C4<0>;
L_000002469201b4a0 .functor XOR 1, L_0000024692022b80, L_00000246920238a0, C4<0>, C4<0>;
L_000002469201b580 .functor XOR 1, L_0000024692023ee0, L_0000024692023300, C4<0>, C4<0>;
L_000002469201b660 .functor XOR 1, L_0000024692023b20, L_0000024692023760, C4<0>, C4<0>;
L_000002469201b740 .functor XOR 1, L_0000024692023080, L_0000024692022ea0, C4<0>, C4<0>;
L_000002469201b890 .functor XOR 1, L_0000024692022cc0, L_00000246920243e0, C4<0>, C4<0>;
L_000002469201bd60 .functor XOR 1, L_0000024692023c60, L_0000024692024980, C4<0>, C4<0>;
L_000002469201b900 .functor XOR 1, L_00000246920233a0, L_00000246920234e0, C4<0>, C4<0>;
L_000002469201b9e0 .functor XOR 1, L_0000024692024660, L_0000024692022d60, C4<0>, C4<0>;
L_000002469201ba50 .functor XOR 1, L_00000246920236c0, L_00000246920227c0, C4<0>, C4<0>;
L_000002469201bdd0 .functor XOR 1, L_0000024692024c00, L_0000024692024700, C4<0>, C4<0>;
L_000002469201be40 .functor XOR 1, L_0000024692023580, L_0000024692024ca0, C4<0>, C4<0>;
L_000002469201beb0/0/0 .functor OR 1, L_0000024692022860, L_0000024692024de0, L_0000024692023e40, L_0000024692024e80;
L_000002469201beb0/0/4 .functor OR 1, L_0000024692022900, L_0000024692024f20, L_00000246920229a0, L_0000024692022a40;
L_000002469201beb0/0/8 .functor OR 1, L_0000024692023620, L_0000024692022ae0, L_0000024692022fe0, L_00000246920254c0;
L_000002469201beb0/0/12 .functor OR 1, L_00000246920251a0, L_0000024692025560, L_0000024692026a00, L_0000024692025920;
L_000002469201beb0/0/16 .functor OR 1, L_00000246920265a0, L_00000246920266e0, L_0000024692026d20, L_0000024692026aa0;
L_000002469201beb0/0/20 .functor OR 1, L_00000246920257e0, L_0000024692026fa0, L_00000246920270e0, L_0000024692025600;
L_000002469201beb0/0/24 .functor OR 1, L_00000246920256a0, L_0000024692026780, L_0000024692026820, L_00000246920268c0;
L_000002469201beb0/0/28 .functor OR 1, L_00000246920252e0, L_0000024692027400, L_0000024692027180, L_0000024692026b40;
L_000002469201beb0/1/0 .functor OR 1, L_000002469201beb0/0/0, L_000002469201beb0/0/4, L_000002469201beb0/0/8, L_000002469201beb0/0/12;
L_000002469201beb0/1/4 .functor OR 1, L_000002469201beb0/0/16, L_000002469201beb0/0/20, L_000002469201beb0/0/24, L_000002469201beb0/0/28;
L_000002469201beb0 .functor NOR 1, L_000002469201beb0/1/0, L_000002469201beb0/1/4, C4<0>, C4<0>;
v0000024691f74160_0 .net *"_ivl_0", 0 0, L_000002469201bc80;  1 drivers
v0000024691f73da0_0 .net *"_ivl_101", 0 0, L_0000024692023bc0;  1 drivers
v0000024691f73d00_0 .net *"_ivl_102", 0 0, L_000002469201c0e0;  1 drivers
v0000024691f74340_0 .net *"_ivl_105", 0 0, L_0000024692024340;  1 drivers
v0000024691f73940_0 .net *"_ivl_107", 0 0, L_0000024692023d00;  1 drivers
v0000024691f74200_0 .net *"_ivl_108", 0 0, L_000002469201b120;  1 drivers
v0000024691f72720_0 .net *"_ivl_11", 0 0, L_0000024691fb4b30;  1 drivers
v0000024691f72a40_0 .net *"_ivl_111", 0 0, L_0000024692023da0;  1 drivers
v0000024691f72540_0 .net *"_ivl_113", 0 0, L_00000246920245c0;  1 drivers
v0000024691f739e0_0 .net *"_ivl_114", 0 0, L_000002469201bac0;  1 drivers
v0000024691f73620_0 .net *"_ivl_117", 0 0, L_0000024692023f80;  1 drivers
v0000024691f74520_0 .net *"_ivl_119", 0 0, L_0000024692023440;  1 drivers
v0000024691f742a0_0 .net *"_ivl_12", 0 0, L_000002469201aef0;  1 drivers
v0000024691f73a80_0 .net *"_ivl_120", 0 0, L_000002469201b430;  1 drivers
v0000024691f738a0_0 .net *"_ivl_123", 0 0, L_0000024692024020;  1 drivers
v0000024691f74700_0 .net *"_ivl_125", 0 0, L_0000024692024b60;  1 drivers
v0000024691f72c20_0 .net *"_ivl_126", 0 0, L_000002469201b4a0;  1 drivers
v0000024691f72ea0_0 .net *"_ivl_129", 0 0, L_0000024692022b80;  1 drivers
v0000024691f743e0_0 .net *"_ivl_131", 0 0, L_00000246920238a0;  1 drivers
v0000024691f74660_0 .net *"_ivl_132", 0 0, L_000002469201b580;  1 drivers
v0000024691f74480_0 .net *"_ivl_135", 0 0, L_0000024692023ee0;  1 drivers
v0000024691f747a0_0 .net *"_ivl_137", 0 0, L_0000024692023300;  1 drivers
v0000024691f72d60_0 .net *"_ivl_138", 0 0, L_000002469201b660;  1 drivers
v0000024691f72cc0_0 .net *"_ivl_141", 0 0, L_0000024692023b20;  1 drivers
v0000024691f745c0_0 .net *"_ivl_143", 0 0, L_0000024692023760;  1 drivers
v0000024691f74840_0 .net *"_ivl_144", 0 0, L_000002469201b740;  1 drivers
v0000024691f731c0_0 .net *"_ivl_147", 0 0, L_0000024692023080;  1 drivers
v0000024691f73260_0 .net *"_ivl_149", 0 0, L_0000024692022ea0;  1 drivers
v0000024691f720e0_0 .net *"_ivl_15", 0 0, L_0000024691fb4ef0;  1 drivers
v0000024691f72180_0 .net *"_ivl_150", 0 0, L_000002469201b890;  1 drivers
v0000024691f73300_0 .net *"_ivl_153", 0 0, L_0000024692022cc0;  1 drivers
v0000024691f727c0_0 .net *"_ivl_155", 0 0, L_00000246920243e0;  1 drivers
v0000024691f72220_0 .net *"_ivl_156", 0 0, L_000002469201bd60;  1 drivers
v0000024691f72860_0 .net *"_ivl_159", 0 0, L_0000024692023c60;  1 drivers
v0000024691f722c0_0 .net *"_ivl_161", 0 0, L_0000024692024980;  1 drivers
v0000024691f72f40_0 .net *"_ivl_162", 0 0, L_000002469201b900;  1 drivers
v0000024691f72360_0 .net *"_ivl_165", 0 0, L_00000246920233a0;  1 drivers
v0000024691f73c60_0 .net *"_ivl_167", 0 0, L_00000246920234e0;  1 drivers
v0000024691f72fe0_0 .net *"_ivl_168", 0 0, L_000002469201b9e0;  1 drivers
v0000024691f724a0_0 .net *"_ivl_17", 0 0, L_0000024691fb4d10;  1 drivers
v0000024691f733a0_0 .net *"_ivl_171", 0 0, L_0000024692024660;  1 drivers
v0000024691f72ae0_0 .net *"_ivl_173", 0 0, L_0000024692022d60;  1 drivers
v0000024691f72b80_0 .net *"_ivl_174", 0 0, L_000002469201ba50;  1 drivers
v0000024691f73080_0 .net *"_ivl_177", 0 0, L_00000246920236c0;  1 drivers
v0000024691f73800_0 .net *"_ivl_179", 0 0, L_00000246920227c0;  1 drivers
v0000024691f736c0_0 .net *"_ivl_18", 0 0, L_000002469201b510;  1 drivers
v0000024691f73120_0 .net *"_ivl_180", 0 0, L_000002469201bdd0;  1 drivers
v0000024691f73760_0 .net *"_ivl_183", 0 0, L_0000024692024c00;  1 drivers
v0000024691f73440_0 .net *"_ivl_185", 0 0, L_0000024692024700;  1 drivers
v0000024691f74980_0 .net *"_ivl_186", 0 0, L_000002469201be40;  1 drivers
v0000024691f75600_0 .net *"_ivl_190", 0 0, L_0000024692023580;  1 drivers
v0000024691f752e0_0 .net *"_ivl_192", 0 0, L_0000024692024ca0;  1 drivers
v0000024691f75100_0 .net *"_ivl_194", 0 0, L_0000024692022860;  1 drivers
v0000024691f75d80_0 .net *"_ivl_196", 0 0, L_0000024692024de0;  1 drivers
v0000024691f75a60_0 .net *"_ivl_198", 0 0, L_0000024692023e40;  1 drivers
v0000024691f75740_0 .net *"_ivl_200", 0 0, L_0000024692024e80;  1 drivers
v0000024691f756a0_0 .net *"_ivl_202", 0 0, L_0000024692022900;  1 drivers
v0000024691f75ec0_0 .net *"_ivl_204", 0 0, L_0000024692024f20;  1 drivers
v0000024691f74f20_0 .net *"_ivl_206", 0 0, L_00000246920229a0;  1 drivers
v0000024691f75ce0_0 .net *"_ivl_208", 0 0, L_0000024692022a40;  1 drivers
v0000024691f757e0_0 .net *"_ivl_21", 0 0, L_0000024691fb4f90;  1 drivers
v0000024691f75b00_0 .net *"_ivl_210", 0 0, L_0000024692023620;  1 drivers
v0000024691f75560_0 .net *"_ivl_212", 0 0, L_0000024692022ae0;  1 drivers
v0000024691f75e20_0 .net *"_ivl_214", 0 0, L_0000024692022fe0;  1 drivers
v0000024691f75f60_0 .net *"_ivl_216", 0 0, L_00000246920254c0;  1 drivers
v0000024691f74b60_0 .net *"_ivl_218", 0 0, L_00000246920251a0;  1 drivers
v0000024691f748e0_0 .net *"_ivl_220", 0 0, L_0000024692025560;  1 drivers
v0000024691f75880_0 .net *"_ivl_222", 0 0, L_0000024692026a00;  1 drivers
v0000024691f74de0_0 .net *"_ivl_224", 0 0, L_0000024692025920;  1 drivers
v0000024691f754c0_0 .net *"_ivl_226", 0 0, L_00000246920265a0;  1 drivers
v0000024691f75920_0 .net *"_ivl_228", 0 0, L_00000246920266e0;  1 drivers
v0000024691f74a20_0 .net *"_ivl_23", 0 0, L_0000024691fb4950;  1 drivers
v0000024691f75240_0 .net *"_ivl_230", 0 0, L_0000024692026d20;  1 drivers
v0000024691f74ac0_0 .net *"_ivl_232", 0 0, L_0000024692026aa0;  1 drivers
v0000024691f75ba0_0 .net *"_ivl_234", 0 0, L_00000246920257e0;  1 drivers
v0000024691f74c00_0 .net *"_ivl_236", 0 0, L_0000024692026fa0;  1 drivers
v0000024691f751a0_0 .net *"_ivl_238", 0 0, L_00000246920270e0;  1 drivers
v0000024691f74ca0_0 .net *"_ivl_24", 0 0, L_000002469201ad30;  1 drivers
v0000024691f74fc0_0 .net *"_ivl_240", 0 0, L_0000024692025600;  1 drivers
v0000024691f75420_0 .net *"_ivl_242", 0 0, L_00000246920256a0;  1 drivers
v0000024691f759c0_0 .net *"_ivl_244", 0 0, L_0000024692026780;  1 drivers
v0000024691f75c40_0 .net *"_ivl_246", 0 0, L_0000024692026820;  1 drivers
v0000024691f74d40_0 .net *"_ivl_248", 0 0, L_00000246920268c0;  1 drivers
v0000024691f74e80_0 .net *"_ivl_250", 0 0, L_00000246920252e0;  1 drivers
v0000024691f75060_0 .net *"_ivl_252", 0 0, L_0000024692027400;  1 drivers
v0000024691f75380_0 .net *"_ivl_254", 0 0, L_0000024692027180;  1 drivers
v0000024691e961f0_0 .net *"_ivl_256", 0 0, L_0000024692026b40;  1 drivers
v0000024691f77f90_0 .net *"_ivl_27", 0 0, L_0000024691fb49f0;  1 drivers
v0000024691f76ff0_0 .net *"_ivl_29", 0 0, L_0000024691fb4a90;  1 drivers
v0000024691f776d0_0 .net *"_ivl_3", 0 0, L_0000024691fb4db0;  1 drivers
v0000024691f78350_0 .net *"_ivl_30", 0 0, L_000002469201b3c0;  1 drivers
v0000024691f76190_0 .net *"_ivl_33", 0 0, L_0000024691fb4bd0;  1 drivers
v0000024691f77770_0 .net *"_ivl_35", 0 0, L_0000024691fb4c70;  1 drivers
v0000024691f77310_0 .net *"_ivl_36", 0 0, L_000002469201b190;  1 drivers
v0000024691f76eb0_0 .net *"_ivl_39", 0 0, L_0000024692024a20;  1 drivers
v0000024691f76870_0 .net *"_ivl_41", 0 0, L_0000024692023120;  1 drivers
v0000024691f77950_0 .net *"_ivl_42", 0 0, L_000002469201a940;  1 drivers
v0000024691f77810_0 .net *"_ivl_45", 0 0, L_0000024692024d40;  1 drivers
v0000024691f76f50_0 .net *"_ivl_47", 0 0, L_0000024692023940;  1 drivers
v0000024691f76e10_0 .net *"_ivl_48", 0 0, L_000002469201a9b0;  1 drivers
v0000024691f76370_0 .net *"_ivl_5", 0 0, L_0000024691fb4e50;  1 drivers
v0000024691f78710_0 .net *"_ivl_51", 0 0, L_0000024692022c20;  1 drivers
v0000024691f76d70_0 .net *"_ivl_53", 0 0, L_0000024692024ac0;  1 drivers
v0000024691f779f0_0 .net *"_ivl_54", 0 0, L_000002469201bcf0;  1 drivers
v0000024691f77270_0 .net *"_ivl_57", 0 0, L_00000246920240c0;  1 drivers
v0000024691f778b0_0 .net *"_ivl_59", 0 0, L_0000024692024840;  1 drivers
v0000024691f783f0_0 .net *"_ivl_6", 0 0, L_000002469201b970;  1 drivers
v0000024691f773b0_0 .net *"_ivl_60", 0 0, L_000002469201aa20;  1 drivers
v0000024691f78030_0 .net *"_ivl_63", 0 0, L_00000246920239e0;  1 drivers
v0000024691f77450_0 .net *"_ivl_65", 0 0, L_00000246920231c0;  1 drivers
v0000024691f76c30_0 .net *"_ivl_66", 0 0, L_000002469201b200;  1 drivers
v0000024691f76910_0 .net *"_ivl_69", 0 0, L_0000024692024480;  1 drivers
v0000024691f774f0_0 .net *"_ivl_71", 0 0, L_0000024692022f40;  1 drivers
v0000024691f77090_0 .net *"_ivl_72", 0 0, L_000002469201ab00;  1 drivers
v0000024691f77130_0 .net *"_ivl_75", 0 0, L_0000024692023800;  1 drivers
v0000024691f771d0_0 .net *"_ivl_77", 0 0, L_00000246920248e0;  1 drivers
v0000024691f77590_0 .net *"_ivl_78", 0 0, L_000002469201b270;  1 drivers
v0000024691f77630_0 .net *"_ivl_81", 0 0, L_0000024692024520;  1 drivers
v0000024691f77a90_0 .net *"_ivl_83", 0 0, L_0000024692022e00;  1 drivers
v0000024691f76a50_0 .net *"_ivl_84", 0 0, L_000002469201bb30;  1 drivers
v0000024691f77b30_0 .net *"_ivl_87", 0 0, L_0000024692024160;  1 drivers
v0000024691f77bd0_0 .net *"_ivl_89", 0 0, L_0000024692024200;  1 drivers
v0000024691f77e50_0 .net *"_ivl_9", 0 0, L_0000024691fb48b0;  1 drivers
v0000024691f76230_0 .net *"_ivl_90", 0 0, L_000002469201acc0;  1 drivers
v0000024691f78170_0 .net *"_ivl_93", 0 0, L_00000246920242a0;  1 drivers
v0000024691f77c70_0 .net *"_ivl_95", 0 0, L_0000024692023260;  1 drivers
v0000024691f77ef0_0 .net *"_ivl_96", 0 0, L_000002469201b6d0;  1 drivers
v0000024691f780d0_0 .net *"_ivl_99", 0 0, L_0000024692023a80;  1 drivers
v0000024691f77d10_0 .net "a", 31 0, v0000024691f85680_0;  alias, 1 drivers
v0000024691f78210_0 .net "b", 31 0, v0000024691f845a0_0;  alias, 1 drivers
v0000024691f77db0_0 .net "out", 0 0, L_000002469201beb0;  alias, 1 drivers
v0000024691f76cd0_0 .net "temp", 31 0, L_00000246920247a0;  1 drivers
L_0000024691fb4db0 .part v0000024691f85680_0, 0, 1;
L_0000024691fb4e50 .part v0000024691f845a0_0, 0, 1;
L_0000024691fb48b0 .part v0000024691f85680_0, 1, 1;
L_0000024691fb4b30 .part v0000024691f845a0_0, 1, 1;
L_0000024691fb4ef0 .part v0000024691f85680_0, 2, 1;
L_0000024691fb4d10 .part v0000024691f845a0_0, 2, 1;
L_0000024691fb4f90 .part v0000024691f85680_0, 3, 1;
L_0000024691fb4950 .part v0000024691f845a0_0, 3, 1;
L_0000024691fb49f0 .part v0000024691f85680_0, 4, 1;
L_0000024691fb4a90 .part v0000024691f845a0_0, 4, 1;
L_0000024691fb4bd0 .part v0000024691f85680_0, 5, 1;
L_0000024691fb4c70 .part v0000024691f845a0_0, 5, 1;
L_0000024692024a20 .part v0000024691f85680_0, 6, 1;
L_0000024692023120 .part v0000024691f845a0_0, 6, 1;
L_0000024692024d40 .part v0000024691f85680_0, 7, 1;
L_0000024692023940 .part v0000024691f845a0_0, 7, 1;
L_0000024692022c20 .part v0000024691f85680_0, 8, 1;
L_0000024692024ac0 .part v0000024691f845a0_0, 8, 1;
L_00000246920240c0 .part v0000024691f85680_0, 9, 1;
L_0000024692024840 .part v0000024691f845a0_0, 9, 1;
L_00000246920239e0 .part v0000024691f85680_0, 10, 1;
L_00000246920231c0 .part v0000024691f845a0_0, 10, 1;
L_0000024692024480 .part v0000024691f85680_0, 11, 1;
L_0000024692022f40 .part v0000024691f845a0_0, 11, 1;
L_0000024692023800 .part v0000024691f85680_0, 12, 1;
L_00000246920248e0 .part v0000024691f845a0_0, 12, 1;
L_0000024692024520 .part v0000024691f85680_0, 13, 1;
L_0000024692022e00 .part v0000024691f845a0_0, 13, 1;
L_0000024692024160 .part v0000024691f85680_0, 14, 1;
L_0000024692024200 .part v0000024691f845a0_0, 14, 1;
L_00000246920242a0 .part v0000024691f85680_0, 15, 1;
L_0000024692023260 .part v0000024691f845a0_0, 15, 1;
L_0000024692023a80 .part v0000024691f85680_0, 16, 1;
L_0000024692023bc0 .part v0000024691f845a0_0, 16, 1;
L_0000024692024340 .part v0000024691f85680_0, 17, 1;
L_0000024692023d00 .part v0000024691f845a0_0, 17, 1;
L_0000024692023da0 .part v0000024691f85680_0, 18, 1;
L_00000246920245c0 .part v0000024691f845a0_0, 18, 1;
L_0000024692023f80 .part v0000024691f85680_0, 19, 1;
L_0000024692023440 .part v0000024691f845a0_0, 19, 1;
L_0000024692024020 .part v0000024691f85680_0, 20, 1;
L_0000024692024b60 .part v0000024691f845a0_0, 20, 1;
L_0000024692022b80 .part v0000024691f85680_0, 21, 1;
L_00000246920238a0 .part v0000024691f845a0_0, 21, 1;
L_0000024692023ee0 .part v0000024691f85680_0, 22, 1;
L_0000024692023300 .part v0000024691f845a0_0, 22, 1;
L_0000024692023b20 .part v0000024691f85680_0, 23, 1;
L_0000024692023760 .part v0000024691f845a0_0, 23, 1;
L_0000024692023080 .part v0000024691f85680_0, 24, 1;
L_0000024692022ea0 .part v0000024691f845a0_0, 24, 1;
L_0000024692022cc0 .part v0000024691f85680_0, 25, 1;
L_00000246920243e0 .part v0000024691f845a0_0, 25, 1;
L_0000024692023c60 .part v0000024691f85680_0, 26, 1;
L_0000024692024980 .part v0000024691f845a0_0, 26, 1;
L_00000246920233a0 .part v0000024691f85680_0, 27, 1;
L_00000246920234e0 .part v0000024691f845a0_0, 27, 1;
L_0000024692024660 .part v0000024691f85680_0, 28, 1;
L_0000024692022d60 .part v0000024691f845a0_0, 28, 1;
L_00000246920236c0 .part v0000024691f85680_0, 29, 1;
L_00000246920227c0 .part v0000024691f845a0_0, 29, 1;
L_0000024692024c00 .part v0000024691f85680_0, 30, 1;
L_0000024692024700 .part v0000024691f845a0_0, 30, 1;
LS_00000246920247a0_0_0 .concat8 [ 1 1 1 1], L_000002469201bc80, L_000002469201b970, L_000002469201aef0, L_000002469201b510;
LS_00000246920247a0_0_4 .concat8 [ 1 1 1 1], L_000002469201ad30, L_000002469201b3c0, L_000002469201b190, L_000002469201a940;
LS_00000246920247a0_0_8 .concat8 [ 1 1 1 1], L_000002469201a9b0, L_000002469201bcf0, L_000002469201aa20, L_000002469201b200;
LS_00000246920247a0_0_12 .concat8 [ 1 1 1 1], L_000002469201ab00, L_000002469201b270, L_000002469201bb30, L_000002469201acc0;
LS_00000246920247a0_0_16 .concat8 [ 1 1 1 1], L_000002469201b6d0, L_000002469201c0e0, L_000002469201b120, L_000002469201bac0;
LS_00000246920247a0_0_20 .concat8 [ 1 1 1 1], L_000002469201b430, L_000002469201b4a0, L_000002469201b580, L_000002469201b660;
LS_00000246920247a0_0_24 .concat8 [ 1 1 1 1], L_000002469201b740, L_000002469201b890, L_000002469201bd60, L_000002469201b900;
LS_00000246920247a0_0_28 .concat8 [ 1 1 1 1], L_000002469201b9e0, L_000002469201ba50, L_000002469201bdd0, L_000002469201be40;
LS_00000246920247a0_1_0 .concat8 [ 4 4 4 4], LS_00000246920247a0_0_0, LS_00000246920247a0_0_4, LS_00000246920247a0_0_8, LS_00000246920247a0_0_12;
LS_00000246920247a0_1_4 .concat8 [ 4 4 4 4], LS_00000246920247a0_0_16, LS_00000246920247a0_0_20, LS_00000246920247a0_0_24, LS_00000246920247a0_0_28;
L_00000246920247a0 .concat8 [ 16 16 0 0], LS_00000246920247a0_1_0, LS_00000246920247a0_1_4;
L_0000024692023580 .part v0000024691f85680_0, 31, 1;
L_0000024692024ca0 .part v0000024691f845a0_0, 31, 1;
L_0000024692022860 .part L_00000246920247a0, 0, 1;
L_0000024692024de0 .part L_00000246920247a0, 1, 1;
L_0000024692023e40 .part L_00000246920247a0, 2, 1;
L_0000024692024e80 .part L_00000246920247a0, 3, 1;
L_0000024692022900 .part L_00000246920247a0, 4, 1;
L_0000024692024f20 .part L_00000246920247a0, 5, 1;
L_00000246920229a0 .part L_00000246920247a0, 6, 1;
L_0000024692022a40 .part L_00000246920247a0, 7, 1;
L_0000024692023620 .part L_00000246920247a0, 8, 1;
L_0000024692022ae0 .part L_00000246920247a0, 9, 1;
L_0000024692022fe0 .part L_00000246920247a0, 10, 1;
L_00000246920254c0 .part L_00000246920247a0, 11, 1;
L_00000246920251a0 .part L_00000246920247a0, 12, 1;
L_0000024692025560 .part L_00000246920247a0, 13, 1;
L_0000024692026a00 .part L_00000246920247a0, 14, 1;
L_0000024692025920 .part L_00000246920247a0, 15, 1;
L_00000246920265a0 .part L_00000246920247a0, 16, 1;
L_00000246920266e0 .part L_00000246920247a0, 17, 1;
L_0000024692026d20 .part L_00000246920247a0, 18, 1;
L_0000024692026aa0 .part L_00000246920247a0, 19, 1;
L_00000246920257e0 .part L_00000246920247a0, 20, 1;
L_0000024692026fa0 .part L_00000246920247a0, 21, 1;
L_00000246920270e0 .part L_00000246920247a0, 22, 1;
L_0000024692025600 .part L_00000246920247a0, 23, 1;
L_00000246920256a0 .part L_00000246920247a0, 24, 1;
L_0000024692026780 .part L_00000246920247a0, 25, 1;
L_0000024692026820 .part L_00000246920247a0, 26, 1;
L_00000246920268c0 .part L_00000246920247a0, 27, 1;
L_00000246920252e0 .part L_00000246920247a0, 28, 1;
L_0000024692027400 .part L_00000246920247a0, 29, 1;
L_0000024692027180 .part L_00000246920247a0, 30, 1;
L_0000024692026b40 .part L_00000246920247a0, 31, 1;
S_0000024691d382c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000024691d39cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000024691efcdf0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002469201b5f0 .functor NOT 1, L_0000024691fb28d0, C4<0>, C4<0>, C4<0>;
v0000024691f762d0_0 .net "A", 31 0, v0000024691f85680_0;  alias, 1 drivers
v0000024691f76410_0 .net "ALUOP", 3 0, v0000024691f769b0_0;  alias, 1 drivers
v0000024691f764b0_0 .net "B", 31 0, v0000024691f845a0_0;  alias, 1 drivers
v0000024691f76550_0 .var "CF", 0 0;
v0000024691f76690_0 .net "ZF", 0 0, L_000002469201b5f0;  alias, 1 drivers
v0000024691f76730_0 .net *"_ivl_1", 0 0, L_0000024691fb28d0;  1 drivers
v0000024691f767d0_0 .var "res", 31 0;
E_0000024691efd170 .event anyedge, v0000024691f76410_0, v0000024691f77d10_0, v0000024691f78210_0, v0000024691f76550_0;
L_0000024691fb28d0 .reduce/or v0000024691f767d0_0;
S_0000024691d38450 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000024691d39cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000024691f2cea0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024691f2ced8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024691f2cf10 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024691f2cf48 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024691f2cf80 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024691f2cfb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024691f2cff0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024691f2d028 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024691f2d060 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024691f2d098 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024691f2d0d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024691f2d108 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024691f2d140 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024691f2d178 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024691f2d1b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024691f2d1e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024691f2d220 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024691f2d258 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024691f2d290 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024691f2d2c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024691f2d300 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024691f2d338 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024691f2d370 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024691f2d3a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024691f2d3e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024691f769b0_0 .var "ALU_OP", 3 0;
v0000024691f76af0_0 .net "opcode", 11 0, v0000024691f854a0_0;  alias, 1 drivers
E_0000024691efd830 .event anyedge, v0000024691e80e90_0;
S_0000024691d7d960 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000024691f81e40_0 .net "EX1_forward_to_B", 31 0, v0000024691f83ce0_0;  alias, 1 drivers
v0000024691f83100_0 .net "EX_PFC", 31 0, v0000024691f83e20_0;  alias, 1 drivers
v0000024691f82ac0_0 .net "EX_PFC_to_IF", 31 0, L_0000024691fb2790;  alias, 1 drivers
v0000024691f81d00_0 .net "alu_selA", 1 0, L_0000024691fae9b0;  alias, 1 drivers
v0000024691f81ee0_0 .net "alu_selB", 1 0, L_0000024691fb07b0;  alias, 1 drivers
v0000024691f83880_0 .net "ex_haz", 31 0, v0000024691f74020_0;  alias, 1 drivers
v0000024691f82f20_0 .net "id_haz", 31 0, L_0000024691fb2a10;  alias, 1 drivers
v0000024691f81940_0 .net "is_jr", 0 0, v0000024691f81da0_0;  alias, 1 drivers
v0000024691f83ec0_0 .net "mem_haz", 31 0, L_000002469203bdc0;  alias, 1 drivers
v0000024691f825c0_0 .net "oper1", 31 0, L_0000024691fb71a0;  alias, 1 drivers
v0000024691f82520_0 .net "oper2", 31 0, L_000002469201a780;  alias, 1 drivers
v0000024691f83ba0_0 .net "pc", 31 0, v0000024691f834c0_0;  alias, 1 drivers
v0000024691f83d80_0 .net "rs1", 31 0, v0000024691f822a0_0;  alias, 1 drivers
v0000024691f82a20_0 .net "rs2_in", 31 0, v0000024691f83240_0;  alias, 1 drivers
v0000024691f82b60_0 .net "rs2_out", 31 0, L_000002469201b350;  alias, 1 drivers
v0000024691f83c40_0 .net "store_rs2_forward", 1 0, L_0000024691fb0cb0;  alias, 1 drivers
L_0000024691fb2790 .functor MUXZ 32, v0000024691f83e20_0, L_0000024691fb71a0, v0000024691f81da0_0, C4<>;
S_0000024691d7daf0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000024691d7d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024691efd070 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000024691fb6090 .functor NOT 1, L_0000024691fb4770, C4<0>, C4<0>, C4<0>;
L_0000024691fb6bf0 .functor NOT 1, L_0000024691fb2dd0, C4<0>, C4<0>, C4<0>;
L_0000024691fb6640 .functor NOT 1, L_0000024691fb2150, C4<0>, C4<0>, C4<0>;
L_0000024691fb6790 .functor NOT 1, L_0000024691fb3230, C4<0>, C4<0>, C4<0>;
L_0000024691fb6800 .functor AND 32, L_0000024691fb5f40, v0000024691f822a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024691fb6c60 .functor AND 32, L_0000024691fb5fb0, L_000002469203bdc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024691fb6cd0 .functor OR 32, L_0000024691fb6800, L_0000024691fb6c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024691fb6d40 .functor AND 32, L_0000024691fb66b0, v0000024691f74020_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024691fb7130 .functor OR 32, L_0000024691fb6cd0, L_0000024691fb6d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024691fb70c0 .functor AND 32, L_0000024691fb6870, L_0000024691fb2a10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024691fb71a0 .functor OR 32, L_0000024691fb7130, L_0000024691fb70c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024691f796b0_0 .net *"_ivl_1", 0 0, L_0000024691fb4770;  1 drivers
v0000024691f79f70_0 .net *"_ivl_13", 0 0, L_0000024691fb2150;  1 drivers
v0000024691f79750_0 .net *"_ivl_14", 0 0, L_0000024691fb6640;  1 drivers
v0000024691f79890_0 .net *"_ivl_19", 0 0, L_0000024691fb2f10;  1 drivers
v0000024691f79930_0 .net *"_ivl_2", 0 0, L_0000024691fb6090;  1 drivers
v0000024691f7bd80_0 .net *"_ivl_23", 0 0, L_0000024691fb3050;  1 drivers
v0000024691f7c5a0_0 .net *"_ivl_27", 0 0, L_0000024691fb3230;  1 drivers
v0000024691f7c0a0_0 .net *"_ivl_28", 0 0, L_0000024691fb6790;  1 drivers
v0000024691f7d180_0 .net *"_ivl_33", 0 0, L_0000024691fb41d0;  1 drivers
v0000024691f7d7c0_0 .net *"_ivl_37", 0 0, L_0000024691fb2ab0;  1 drivers
v0000024691f7d2c0_0 .net *"_ivl_40", 31 0, L_0000024691fb6800;  1 drivers
v0000024691f7c640_0 .net *"_ivl_42", 31 0, L_0000024691fb6c60;  1 drivers
v0000024691f7db80_0 .net *"_ivl_44", 31 0, L_0000024691fb6cd0;  1 drivers
v0000024691f7c8c0_0 .net *"_ivl_46", 31 0, L_0000024691fb6d40;  1 drivers
v0000024691f7bb00_0 .net *"_ivl_48", 31 0, L_0000024691fb7130;  1 drivers
v0000024691f7d4a0_0 .net *"_ivl_50", 31 0, L_0000024691fb70c0;  1 drivers
v0000024691f7dea0_0 .net *"_ivl_7", 0 0, L_0000024691fb2dd0;  1 drivers
v0000024691f7c140_0 .net *"_ivl_8", 0 0, L_0000024691fb6bf0;  1 drivers
v0000024691f7d400_0 .net "ina", 31 0, v0000024691f822a0_0;  alias, 1 drivers
v0000024691f7da40_0 .net "inb", 31 0, L_000002469203bdc0;  alias, 1 drivers
v0000024691f7bce0_0 .net "inc", 31 0, v0000024691f74020_0;  alias, 1 drivers
v0000024691f7be20_0 .net "ind", 31 0, L_0000024691fb2a10;  alias, 1 drivers
v0000024691f7cf00_0 .net "out", 31 0, L_0000024691fb71a0;  alias, 1 drivers
v0000024691f7bec0_0 .net "s0", 31 0, L_0000024691fb5f40;  1 drivers
v0000024691f7d040_0 .net "s1", 31 0, L_0000024691fb5fb0;  1 drivers
v0000024691f7e080_0 .net "s2", 31 0, L_0000024691fb66b0;  1 drivers
v0000024691f7c6e0_0 .net "s3", 31 0, L_0000024691fb6870;  1 drivers
v0000024691f7ba60_0 .net "sel", 1 0, L_0000024691fae9b0;  alias, 1 drivers
L_0000024691fb4770 .part L_0000024691fae9b0, 1, 1;
LS_0000024691fb2b50_0_0 .concat [ 1 1 1 1], L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090;
LS_0000024691fb2b50_0_4 .concat [ 1 1 1 1], L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090;
LS_0000024691fb2b50_0_8 .concat [ 1 1 1 1], L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090;
LS_0000024691fb2b50_0_12 .concat [ 1 1 1 1], L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090;
LS_0000024691fb2b50_0_16 .concat [ 1 1 1 1], L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090;
LS_0000024691fb2b50_0_20 .concat [ 1 1 1 1], L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090;
LS_0000024691fb2b50_0_24 .concat [ 1 1 1 1], L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090;
LS_0000024691fb2b50_0_28 .concat [ 1 1 1 1], L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090, L_0000024691fb6090;
LS_0000024691fb2b50_1_0 .concat [ 4 4 4 4], LS_0000024691fb2b50_0_0, LS_0000024691fb2b50_0_4, LS_0000024691fb2b50_0_8, LS_0000024691fb2b50_0_12;
LS_0000024691fb2b50_1_4 .concat [ 4 4 4 4], LS_0000024691fb2b50_0_16, LS_0000024691fb2b50_0_20, LS_0000024691fb2b50_0_24, LS_0000024691fb2b50_0_28;
L_0000024691fb2b50 .concat [ 16 16 0 0], LS_0000024691fb2b50_1_0, LS_0000024691fb2b50_1_4;
L_0000024691fb2dd0 .part L_0000024691fae9b0, 0, 1;
LS_0000024691fb2fb0_0_0 .concat [ 1 1 1 1], L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0;
LS_0000024691fb2fb0_0_4 .concat [ 1 1 1 1], L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0;
LS_0000024691fb2fb0_0_8 .concat [ 1 1 1 1], L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0;
LS_0000024691fb2fb0_0_12 .concat [ 1 1 1 1], L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0;
LS_0000024691fb2fb0_0_16 .concat [ 1 1 1 1], L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0;
LS_0000024691fb2fb0_0_20 .concat [ 1 1 1 1], L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0;
LS_0000024691fb2fb0_0_24 .concat [ 1 1 1 1], L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0;
LS_0000024691fb2fb0_0_28 .concat [ 1 1 1 1], L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0, L_0000024691fb6bf0;
LS_0000024691fb2fb0_1_0 .concat [ 4 4 4 4], LS_0000024691fb2fb0_0_0, LS_0000024691fb2fb0_0_4, LS_0000024691fb2fb0_0_8, LS_0000024691fb2fb0_0_12;
LS_0000024691fb2fb0_1_4 .concat [ 4 4 4 4], LS_0000024691fb2fb0_0_16, LS_0000024691fb2fb0_0_20, LS_0000024691fb2fb0_0_24, LS_0000024691fb2fb0_0_28;
L_0000024691fb2fb0 .concat [ 16 16 0 0], LS_0000024691fb2fb0_1_0, LS_0000024691fb2fb0_1_4;
L_0000024691fb2150 .part L_0000024691fae9b0, 1, 1;
LS_0000024691fb43b0_0_0 .concat [ 1 1 1 1], L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640;
LS_0000024691fb43b0_0_4 .concat [ 1 1 1 1], L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640;
LS_0000024691fb43b0_0_8 .concat [ 1 1 1 1], L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640;
LS_0000024691fb43b0_0_12 .concat [ 1 1 1 1], L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640;
LS_0000024691fb43b0_0_16 .concat [ 1 1 1 1], L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640;
LS_0000024691fb43b0_0_20 .concat [ 1 1 1 1], L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640;
LS_0000024691fb43b0_0_24 .concat [ 1 1 1 1], L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640;
LS_0000024691fb43b0_0_28 .concat [ 1 1 1 1], L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640, L_0000024691fb6640;
LS_0000024691fb43b0_1_0 .concat [ 4 4 4 4], LS_0000024691fb43b0_0_0, LS_0000024691fb43b0_0_4, LS_0000024691fb43b0_0_8, LS_0000024691fb43b0_0_12;
LS_0000024691fb43b0_1_4 .concat [ 4 4 4 4], LS_0000024691fb43b0_0_16, LS_0000024691fb43b0_0_20, LS_0000024691fb43b0_0_24, LS_0000024691fb43b0_0_28;
L_0000024691fb43b0 .concat [ 16 16 0 0], LS_0000024691fb43b0_1_0, LS_0000024691fb43b0_1_4;
L_0000024691fb2f10 .part L_0000024691fae9b0, 0, 1;
LS_0000024691fb34b0_0_0 .concat [ 1 1 1 1], L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10;
LS_0000024691fb34b0_0_4 .concat [ 1 1 1 1], L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10;
LS_0000024691fb34b0_0_8 .concat [ 1 1 1 1], L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10;
LS_0000024691fb34b0_0_12 .concat [ 1 1 1 1], L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10;
LS_0000024691fb34b0_0_16 .concat [ 1 1 1 1], L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10;
LS_0000024691fb34b0_0_20 .concat [ 1 1 1 1], L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10;
LS_0000024691fb34b0_0_24 .concat [ 1 1 1 1], L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10;
LS_0000024691fb34b0_0_28 .concat [ 1 1 1 1], L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10, L_0000024691fb2f10;
LS_0000024691fb34b0_1_0 .concat [ 4 4 4 4], LS_0000024691fb34b0_0_0, LS_0000024691fb34b0_0_4, LS_0000024691fb34b0_0_8, LS_0000024691fb34b0_0_12;
LS_0000024691fb34b0_1_4 .concat [ 4 4 4 4], LS_0000024691fb34b0_0_16, LS_0000024691fb34b0_0_20, LS_0000024691fb34b0_0_24, LS_0000024691fb34b0_0_28;
L_0000024691fb34b0 .concat [ 16 16 0 0], LS_0000024691fb34b0_1_0, LS_0000024691fb34b0_1_4;
L_0000024691fb3050 .part L_0000024691fae9b0, 1, 1;
LS_0000024691fb3c30_0_0 .concat [ 1 1 1 1], L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050;
LS_0000024691fb3c30_0_4 .concat [ 1 1 1 1], L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050;
LS_0000024691fb3c30_0_8 .concat [ 1 1 1 1], L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050;
LS_0000024691fb3c30_0_12 .concat [ 1 1 1 1], L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050;
LS_0000024691fb3c30_0_16 .concat [ 1 1 1 1], L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050;
LS_0000024691fb3c30_0_20 .concat [ 1 1 1 1], L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050;
LS_0000024691fb3c30_0_24 .concat [ 1 1 1 1], L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050;
LS_0000024691fb3c30_0_28 .concat [ 1 1 1 1], L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050, L_0000024691fb3050;
LS_0000024691fb3c30_1_0 .concat [ 4 4 4 4], LS_0000024691fb3c30_0_0, LS_0000024691fb3c30_0_4, LS_0000024691fb3c30_0_8, LS_0000024691fb3c30_0_12;
LS_0000024691fb3c30_1_4 .concat [ 4 4 4 4], LS_0000024691fb3c30_0_16, LS_0000024691fb3c30_0_20, LS_0000024691fb3c30_0_24, LS_0000024691fb3c30_0_28;
L_0000024691fb3c30 .concat [ 16 16 0 0], LS_0000024691fb3c30_1_0, LS_0000024691fb3c30_1_4;
L_0000024691fb3230 .part L_0000024691fae9b0, 0, 1;
LS_0000024691fb3cd0_0_0 .concat [ 1 1 1 1], L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790;
LS_0000024691fb3cd0_0_4 .concat [ 1 1 1 1], L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790;
LS_0000024691fb3cd0_0_8 .concat [ 1 1 1 1], L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790;
LS_0000024691fb3cd0_0_12 .concat [ 1 1 1 1], L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790;
LS_0000024691fb3cd0_0_16 .concat [ 1 1 1 1], L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790;
LS_0000024691fb3cd0_0_20 .concat [ 1 1 1 1], L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790;
LS_0000024691fb3cd0_0_24 .concat [ 1 1 1 1], L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790;
LS_0000024691fb3cd0_0_28 .concat [ 1 1 1 1], L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790, L_0000024691fb6790;
LS_0000024691fb3cd0_1_0 .concat [ 4 4 4 4], LS_0000024691fb3cd0_0_0, LS_0000024691fb3cd0_0_4, LS_0000024691fb3cd0_0_8, LS_0000024691fb3cd0_0_12;
LS_0000024691fb3cd0_1_4 .concat [ 4 4 4 4], LS_0000024691fb3cd0_0_16, LS_0000024691fb3cd0_0_20, LS_0000024691fb3cd0_0_24, LS_0000024691fb3cd0_0_28;
L_0000024691fb3cd0 .concat [ 16 16 0 0], LS_0000024691fb3cd0_1_0, LS_0000024691fb3cd0_1_4;
L_0000024691fb41d0 .part L_0000024691fae9b0, 1, 1;
LS_0000024691fb2470_0_0 .concat [ 1 1 1 1], L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0;
LS_0000024691fb2470_0_4 .concat [ 1 1 1 1], L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0;
LS_0000024691fb2470_0_8 .concat [ 1 1 1 1], L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0;
LS_0000024691fb2470_0_12 .concat [ 1 1 1 1], L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0;
LS_0000024691fb2470_0_16 .concat [ 1 1 1 1], L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0;
LS_0000024691fb2470_0_20 .concat [ 1 1 1 1], L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0;
LS_0000024691fb2470_0_24 .concat [ 1 1 1 1], L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0;
LS_0000024691fb2470_0_28 .concat [ 1 1 1 1], L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0, L_0000024691fb41d0;
LS_0000024691fb2470_1_0 .concat [ 4 4 4 4], LS_0000024691fb2470_0_0, LS_0000024691fb2470_0_4, LS_0000024691fb2470_0_8, LS_0000024691fb2470_0_12;
LS_0000024691fb2470_1_4 .concat [ 4 4 4 4], LS_0000024691fb2470_0_16, LS_0000024691fb2470_0_20, LS_0000024691fb2470_0_24, LS_0000024691fb2470_0_28;
L_0000024691fb2470 .concat [ 16 16 0 0], LS_0000024691fb2470_1_0, LS_0000024691fb2470_1_4;
L_0000024691fb2ab0 .part L_0000024691fae9b0, 0, 1;
LS_0000024691fb30f0_0_0 .concat [ 1 1 1 1], L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0;
LS_0000024691fb30f0_0_4 .concat [ 1 1 1 1], L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0;
LS_0000024691fb30f0_0_8 .concat [ 1 1 1 1], L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0;
LS_0000024691fb30f0_0_12 .concat [ 1 1 1 1], L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0;
LS_0000024691fb30f0_0_16 .concat [ 1 1 1 1], L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0;
LS_0000024691fb30f0_0_20 .concat [ 1 1 1 1], L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0;
LS_0000024691fb30f0_0_24 .concat [ 1 1 1 1], L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0;
LS_0000024691fb30f0_0_28 .concat [ 1 1 1 1], L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0, L_0000024691fb2ab0;
LS_0000024691fb30f0_1_0 .concat [ 4 4 4 4], LS_0000024691fb30f0_0_0, LS_0000024691fb30f0_0_4, LS_0000024691fb30f0_0_8, LS_0000024691fb30f0_0_12;
LS_0000024691fb30f0_1_4 .concat [ 4 4 4 4], LS_0000024691fb30f0_0_16, LS_0000024691fb30f0_0_20, LS_0000024691fb30f0_0_24, LS_0000024691fb30f0_0_28;
L_0000024691fb30f0 .concat [ 16 16 0 0], LS_0000024691fb30f0_1_0, LS_0000024691fb30f0_1_4;
S_0000024691d70a00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024691d7daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024691fb5f40 .functor AND 32, L_0000024691fb2b50, L_0000024691fb2fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024691f78c10_0 .net "in1", 31 0, L_0000024691fb2b50;  1 drivers
v0000024691f79bb0_0 .net "in2", 31 0, L_0000024691fb2fb0;  1 drivers
v0000024691f79c50_0 .net "out", 31 0, L_0000024691fb5f40;  alias, 1 drivers
S_0000024691d70b90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024691d7daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024691fb5fb0 .functor AND 32, L_0000024691fb43b0, L_0000024691fb34b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024691f792f0_0 .net "in1", 31 0, L_0000024691fb43b0;  1 drivers
v0000024691f79610_0 .net "in2", 31 0, L_0000024691fb34b0;  1 drivers
v0000024691f79ed0_0 .net "out", 31 0, L_0000024691fb5fb0;  alias, 1 drivers
S_0000024691d1c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024691d7daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024691fb66b0 .functor AND 32, L_0000024691fb3c30, L_0000024691fb3cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024691f79cf0_0 .net "in1", 31 0, L_0000024691fb3c30;  1 drivers
v0000024691f791b0_0 .net "in2", 31 0, L_0000024691fb3cd0;  1 drivers
v0000024691f79e30_0 .net "out", 31 0, L_0000024691fb66b0;  alias, 1 drivers
S_0000024691f7af40 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024691d7daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024691fb6870 .functor AND 32, L_0000024691fb2470, L_0000024691fb30f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024691f78ad0_0 .net "in1", 31 0, L_0000024691fb2470;  1 drivers
v0000024691f79390_0 .net "in2", 31 0, L_0000024691fb30f0;  1 drivers
v0000024691f794d0_0 .net "out", 31 0, L_0000024691fb6870;  alias, 1 drivers
S_0000024691f7ac20 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000024691d7d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024691efd130 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000024691fb7280 .functor NOT 1, L_0000024691fb3d70, C4<0>, C4<0>, C4<0>;
L_0000024691fb73d0 .functor NOT 1, L_0000024691fb3ff0, C4<0>, C4<0>, C4<0>;
L_0000024691fb7360 .functor NOT 1, L_0000024691fb35f0, C4<0>, C4<0>, C4<0>;
L_000002469201ab70 .functor NOT 1, L_0000024691fb4270, C4<0>, C4<0>, C4<0>;
L_000002469201af60 .functor AND 32, L_0000024691fb7210, v0000024691f83ce0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002469201ae10 .functor AND 32, L_0000024691fb72f0, L_000002469203bdc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002469201ae80 .functor OR 32, L_000002469201af60, L_000002469201ae10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002469201c000 .functor AND 32, L_0000024691ef08f0, v0000024691f74020_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002469201c150 .functor OR 32, L_000002469201ae80, L_000002469201c000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002469201b2e0 .functor AND 32, L_000002469201ada0, L_0000024691fb2a10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002469201a780 .functor OR 32, L_000002469201c150, L_000002469201b2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024691f7bba0_0 .net *"_ivl_1", 0 0, L_0000024691fb3d70;  1 drivers
v0000024691f7de00_0 .net *"_ivl_13", 0 0, L_0000024691fb35f0;  1 drivers
v0000024691f7dd60_0 .net *"_ivl_14", 0 0, L_0000024691fb7360;  1 drivers
v0000024691f7d0e0_0 .net *"_ivl_19", 0 0, L_0000024691fb3870;  1 drivers
v0000024691f7c1e0_0 .net *"_ivl_2", 0 0, L_0000024691fb7280;  1 drivers
v0000024691f7b920_0 .net *"_ivl_23", 0 0, L_0000024691fb3190;  1 drivers
v0000024691f7caa0_0 .net *"_ivl_27", 0 0, L_0000024691fb4270;  1 drivers
v0000024691f7bc40_0 .net *"_ivl_28", 0 0, L_000002469201ab70;  1 drivers
v0000024691f7d540_0 .net *"_ivl_33", 0 0, L_0000024691fb4450;  1 drivers
v0000024691f7c000_0 .net *"_ivl_37", 0 0, L_0000024691fb2510;  1 drivers
v0000024691f7dcc0_0 .net *"_ivl_40", 31 0, L_000002469201af60;  1 drivers
v0000024691f7cbe0_0 .net *"_ivl_42", 31 0, L_000002469201ae10;  1 drivers
v0000024691f7d900_0 .net *"_ivl_44", 31 0, L_000002469201ae80;  1 drivers
v0000024691f7c280_0 .net *"_ivl_46", 31 0, L_000002469201c000;  1 drivers
v0000024691f7cc80_0 .net *"_ivl_48", 31 0, L_000002469201c150;  1 drivers
v0000024691f7c320_0 .net *"_ivl_50", 31 0, L_000002469201b2e0;  1 drivers
v0000024691f7cd20_0 .net *"_ivl_7", 0 0, L_0000024691fb3ff0;  1 drivers
v0000024691f7cdc0_0 .net *"_ivl_8", 0 0, L_0000024691fb73d0;  1 drivers
v0000024691f7d860_0 .net "ina", 31 0, v0000024691f83ce0_0;  alias, 1 drivers
v0000024691f7c3c0_0 .net "inb", 31 0, L_000002469203bdc0;  alias, 1 drivers
v0000024691f7ce60_0 .net "inc", 31 0, v0000024691f74020_0;  alias, 1 drivers
v0000024691f7c460_0 .net "ind", 31 0, L_0000024691fb2a10;  alias, 1 drivers
v0000024691f7d220_0 .net "out", 31 0, L_000002469201a780;  alias, 1 drivers
v0000024691f7d360_0 .net "s0", 31 0, L_0000024691fb7210;  1 drivers
v0000024691f7dc20_0 .net "s1", 31 0, L_0000024691fb72f0;  1 drivers
v0000024691f7d5e0_0 .net "s2", 31 0, L_0000024691ef08f0;  1 drivers
v0000024691f7d680_0 .net "s3", 31 0, L_000002469201ada0;  1 drivers
v0000024691f7d9a0_0 .net "sel", 1 0, L_0000024691fb07b0;  alias, 1 drivers
L_0000024691fb3d70 .part L_0000024691fb07b0, 1, 1;
LS_0000024691fb3eb0_0_0 .concat [ 1 1 1 1], L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280;
LS_0000024691fb3eb0_0_4 .concat [ 1 1 1 1], L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280;
LS_0000024691fb3eb0_0_8 .concat [ 1 1 1 1], L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280;
LS_0000024691fb3eb0_0_12 .concat [ 1 1 1 1], L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280;
LS_0000024691fb3eb0_0_16 .concat [ 1 1 1 1], L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280;
LS_0000024691fb3eb0_0_20 .concat [ 1 1 1 1], L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280;
LS_0000024691fb3eb0_0_24 .concat [ 1 1 1 1], L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280;
LS_0000024691fb3eb0_0_28 .concat [ 1 1 1 1], L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280, L_0000024691fb7280;
LS_0000024691fb3eb0_1_0 .concat [ 4 4 4 4], LS_0000024691fb3eb0_0_0, LS_0000024691fb3eb0_0_4, LS_0000024691fb3eb0_0_8, LS_0000024691fb3eb0_0_12;
LS_0000024691fb3eb0_1_4 .concat [ 4 4 4 4], LS_0000024691fb3eb0_0_16, LS_0000024691fb3eb0_0_20, LS_0000024691fb3eb0_0_24, LS_0000024691fb3eb0_0_28;
L_0000024691fb3eb0 .concat [ 16 16 0 0], LS_0000024691fb3eb0_1_0, LS_0000024691fb3eb0_1_4;
L_0000024691fb3ff0 .part L_0000024691fb07b0, 0, 1;
LS_0000024691fb4090_0_0 .concat [ 1 1 1 1], L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0;
LS_0000024691fb4090_0_4 .concat [ 1 1 1 1], L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0;
LS_0000024691fb4090_0_8 .concat [ 1 1 1 1], L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0;
LS_0000024691fb4090_0_12 .concat [ 1 1 1 1], L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0;
LS_0000024691fb4090_0_16 .concat [ 1 1 1 1], L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0;
LS_0000024691fb4090_0_20 .concat [ 1 1 1 1], L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0;
LS_0000024691fb4090_0_24 .concat [ 1 1 1 1], L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0;
LS_0000024691fb4090_0_28 .concat [ 1 1 1 1], L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0, L_0000024691fb73d0;
LS_0000024691fb4090_1_0 .concat [ 4 4 4 4], LS_0000024691fb4090_0_0, LS_0000024691fb4090_0_4, LS_0000024691fb4090_0_8, LS_0000024691fb4090_0_12;
LS_0000024691fb4090_1_4 .concat [ 4 4 4 4], LS_0000024691fb4090_0_16, LS_0000024691fb4090_0_20, LS_0000024691fb4090_0_24, LS_0000024691fb4090_0_28;
L_0000024691fb4090 .concat [ 16 16 0 0], LS_0000024691fb4090_1_0, LS_0000024691fb4090_1_4;
L_0000024691fb35f0 .part L_0000024691fb07b0, 1, 1;
LS_0000024691fb3730_0_0 .concat [ 1 1 1 1], L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360;
LS_0000024691fb3730_0_4 .concat [ 1 1 1 1], L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360;
LS_0000024691fb3730_0_8 .concat [ 1 1 1 1], L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360;
LS_0000024691fb3730_0_12 .concat [ 1 1 1 1], L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360;
LS_0000024691fb3730_0_16 .concat [ 1 1 1 1], L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360;
LS_0000024691fb3730_0_20 .concat [ 1 1 1 1], L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360;
LS_0000024691fb3730_0_24 .concat [ 1 1 1 1], L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360;
LS_0000024691fb3730_0_28 .concat [ 1 1 1 1], L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360, L_0000024691fb7360;
LS_0000024691fb3730_1_0 .concat [ 4 4 4 4], LS_0000024691fb3730_0_0, LS_0000024691fb3730_0_4, LS_0000024691fb3730_0_8, LS_0000024691fb3730_0_12;
LS_0000024691fb3730_1_4 .concat [ 4 4 4 4], LS_0000024691fb3730_0_16, LS_0000024691fb3730_0_20, LS_0000024691fb3730_0_24, LS_0000024691fb3730_0_28;
L_0000024691fb3730 .concat [ 16 16 0 0], LS_0000024691fb3730_1_0, LS_0000024691fb3730_1_4;
L_0000024691fb3870 .part L_0000024691fb07b0, 0, 1;
LS_0000024691fb2330_0_0 .concat [ 1 1 1 1], L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870;
LS_0000024691fb2330_0_4 .concat [ 1 1 1 1], L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870;
LS_0000024691fb2330_0_8 .concat [ 1 1 1 1], L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870;
LS_0000024691fb2330_0_12 .concat [ 1 1 1 1], L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870;
LS_0000024691fb2330_0_16 .concat [ 1 1 1 1], L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870;
LS_0000024691fb2330_0_20 .concat [ 1 1 1 1], L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870;
LS_0000024691fb2330_0_24 .concat [ 1 1 1 1], L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870;
LS_0000024691fb2330_0_28 .concat [ 1 1 1 1], L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870, L_0000024691fb3870;
LS_0000024691fb2330_1_0 .concat [ 4 4 4 4], LS_0000024691fb2330_0_0, LS_0000024691fb2330_0_4, LS_0000024691fb2330_0_8, LS_0000024691fb2330_0_12;
LS_0000024691fb2330_1_4 .concat [ 4 4 4 4], LS_0000024691fb2330_0_16, LS_0000024691fb2330_0_20, LS_0000024691fb2330_0_24, LS_0000024691fb2330_0_28;
L_0000024691fb2330 .concat [ 16 16 0 0], LS_0000024691fb2330_1_0, LS_0000024691fb2330_1_4;
L_0000024691fb3190 .part L_0000024691fb07b0, 1, 1;
LS_0000024691fb3370_0_0 .concat [ 1 1 1 1], L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190;
LS_0000024691fb3370_0_4 .concat [ 1 1 1 1], L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190;
LS_0000024691fb3370_0_8 .concat [ 1 1 1 1], L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190;
LS_0000024691fb3370_0_12 .concat [ 1 1 1 1], L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190;
LS_0000024691fb3370_0_16 .concat [ 1 1 1 1], L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190;
LS_0000024691fb3370_0_20 .concat [ 1 1 1 1], L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190;
LS_0000024691fb3370_0_24 .concat [ 1 1 1 1], L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190;
LS_0000024691fb3370_0_28 .concat [ 1 1 1 1], L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190, L_0000024691fb3190;
LS_0000024691fb3370_1_0 .concat [ 4 4 4 4], LS_0000024691fb3370_0_0, LS_0000024691fb3370_0_4, LS_0000024691fb3370_0_8, LS_0000024691fb3370_0_12;
LS_0000024691fb3370_1_4 .concat [ 4 4 4 4], LS_0000024691fb3370_0_16, LS_0000024691fb3370_0_20, LS_0000024691fb3370_0_24, LS_0000024691fb3370_0_28;
L_0000024691fb3370 .concat [ 16 16 0 0], LS_0000024691fb3370_1_0, LS_0000024691fb3370_1_4;
L_0000024691fb4270 .part L_0000024691fb07b0, 0, 1;
LS_0000024691fb21f0_0_0 .concat [ 1 1 1 1], L_000002469201ab70, L_000002469201ab70, L_000002469201ab70, L_000002469201ab70;
LS_0000024691fb21f0_0_4 .concat [ 1 1 1 1], L_000002469201ab70, L_000002469201ab70, L_000002469201ab70, L_000002469201ab70;
LS_0000024691fb21f0_0_8 .concat [ 1 1 1 1], L_000002469201ab70, L_000002469201ab70, L_000002469201ab70, L_000002469201ab70;
LS_0000024691fb21f0_0_12 .concat [ 1 1 1 1], L_000002469201ab70, L_000002469201ab70, L_000002469201ab70, L_000002469201ab70;
LS_0000024691fb21f0_0_16 .concat [ 1 1 1 1], L_000002469201ab70, L_000002469201ab70, L_000002469201ab70, L_000002469201ab70;
LS_0000024691fb21f0_0_20 .concat [ 1 1 1 1], L_000002469201ab70, L_000002469201ab70, L_000002469201ab70, L_000002469201ab70;
LS_0000024691fb21f0_0_24 .concat [ 1 1 1 1], L_000002469201ab70, L_000002469201ab70, L_000002469201ab70, L_000002469201ab70;
LS_0000024691fb21f0_0_28 .concat [ 1 1 1 1], L_000002469201ab70, L_000002469201ab70, L_000002469201ab70, L_000002469201ab70;
LS_0000024691fb21f0_1_0 .concat [ 4 4 4 4], LS_0000024691fb21f0_0_0, LS_0000024691fb21f0_0_4, LS_0000024691fb21f0_0_8, LS_0000024691fb21f0_0_12;
LS_0000024691fb21f0_1_4 .concat [ 4 4 4 4], LS_0000024691fb21f0_0_16, LS_0000024691fb21f0_0_20, LS_0000024691fb21f0_0_24, LS_0000024691fb21f0_0_28;
L_0000024691fb21f0 .concat [ 16 16 0 0], LS_0000024691fb21f0_1_0, LS_0000024691fb21f0_1_4;
L_0000024691fb4450 .part L_0000024691fb07b0, 1, 1;
LS_0000024691fb4130_0_0 .concat [ 1 1 1 1], L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450;
LS_0000024691fb4130_0_4 .concat [ 1 1 1 1], L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450;
LS_0000024691fb4130_0_8 .concat [ 1 1 1 1], L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450;
LS_0000024691fb4130_0_12 .concat [ 1 1 1 1], L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450;
LS_0000024691fb4130_0_16 .concat [ 1 1 1 1], L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450;
LS_0000024691fb4130_0_20 .concat [ 1 1 1 1], L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450;
LS_0000024691fb4130_0_24 .concat [ 1 1 1 1], L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450;
LS_0000024691fb4130_0_28 .concat [ 1 1 1 1], L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450, L_0000024691fb4450;
LS_0000024691fb4130_1_0 .concat [ 4 4 4 4], LS_0000024691fb4130_0_0, LS_0000024691fb4130_0_4, LS_0000024691fb4130_0_8, LS_0000024691fb4130_0_12;
LS_0000024691fb4130_1_4 .concat [ 4 4 4 4], LS_0000024691fb4130_0_16, LS_0000024691fb4130_0_20, LS_0000024691fb4130_0_24, LS_0000024691fb4130_0_28;
L_0000024691fb4130 .concat [ 16 16 0 0], LS_0000024691fb4130_1_0, LS_0000024691fb4130_1_4;
L_0000024691fb2510 .part L_0000024691fb07b0, 0, 1;
LS_0000024691fb3410_0_0 .concat [ 1 1 1 1], L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510;
LS_0000024691fb3410_0_4 .concat [ 1 1 1 1], L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510;
LS_0000024691fb3410_0_8 .concat [ 1 1 1 1], L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510;
LS_0000024691fb3410_0_12 .concat [ 1 1 1 1], L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510;
LS_0000024691fb3410_0_16 .concat [ 1 1 1 1], L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510;
LS_0000024691fb3410_0_20 .concat [ 1 1 1 1], L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510;
LS_0000024691fb3410_0_24 .concat [ 1 1 1 1], L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510;
LS_0000024691fb3410_0_28 .concat [ 1 1 1 1], L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510, L_0000024691fb2510;
LS_0000024691fb3410_1_0 .concat [ 4 4 4 4], LS_0000024691fb3410_0_0, LS_0000024691fb3410_0_4, LS_0000024691fb3410_0_8, LS_0000024691fb3410_0_12;
LS_0000024691fb3410_1_4 .concat [ 4 4 4 4], LS_0000024691fb3410_0_16, LS_0000024691fb3410_0_20, LS_0000024691fb3410_0_24, LS_0000024691fb3410_0_28;
L_0000024691fb3410 .concat [ 16 16 0 0], LS_0000024691fb3410_1_0, LS_0000024691fb3410_1_4;
S_0000024691f7b3f0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024691f7ac20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024691fb7210 .functor AND 32, L_0000024691fb3eb0, L_0000024691fb4090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024691f7cb40_0 .net "in1", 31 0, L_0000024691fb3eb0;  1 drivers
v0000024691f7c780_0 .net "in2", 31 0, L_0000024691fb4090;  1 drivers
v0000024691f7b9c0_0 .net "out", 31 0, L_0000024691fb7210;  alias, 1 drivers
S_0000024691f7b580 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024691f7ac20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024691fb72f0 .functor AND 32, L_0000024691fb3730, L_0000024691fb2330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024691f7c500_0 .net "in1", 31 0, L_0000024691fb3730;  1 drivers
v0000024691f7c820_0 .net "in2", 31 0, L_0000024691fb2330;  1 drivers
v0000024691f7df40_0 .net "out", 31 0, L_0000024691fb72f0;  alias, 1 drivers
S_0000024691f7b260 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024691f7ac20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024691ef08f0 .functor AND 32, L_0000024691fb3370, L_0000024691fb21f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024691f7dfe0_0 .net "in1", 31 0, L_0000024691fb3370;  1 drivers
v0000024691f7d720_0 .net "in2", 31 0, L_0000024691fb21f0;  1 drivers
v0000024691f7bf60_0 .net "out", 31 0, L_0000024691ef08f0;  alias, 1 drivers
S_0000024691f7adb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024691f7ac20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002469201ada0 .functor AND 32, L_0000024691fb4130, L_0000024691fb3410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024691f7c960_0 .net "in1", 31 0, L_0000024691fb4130;  1 drivers
v0000024691f7ca00_0 .net "in2", 31 0, L_0000024691fb3410;  1 drivers
v0000024691f7cfa0_0 .net "out", 31 0, L_000002469201ada0;  alias, 1 drivers
S_0000024691f7b710 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000024691d7d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024691efd630 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002469201b040 .functor NOT 1, L_0000024691fb4590, C4<0>, C4<0>, C4<0>;
L_000002469201a7f0 .functor NOT 1, L_0000024691fb23d0, C4<0>, C4<0>, C4<0>;
L_000002469201abe0 .functor NOT 1, L_0000024691fb37d0, C4<0>, C4<0>, C4<0>;
L_000002469201bba0 .functor NOT 1, L_0000024691fb25b0, C4<0>, C4<0>, C4<0>;
L_000002469201b820 .functor AND 32, L_000002469201afd0, v0000024691f83240_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002469201b0b0 .functor AND 32, L_000002469201a860, L_000002469203bdc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002469201aa90 .functor OR 32, L_000002469201b820, L_000002469201b0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002469201bc10 .functor AND 32, L_000002469201ac50, v0000024691f74020_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002469201c2a0 .functor OR 32, L_000002469201aa90, L_000002469201bc10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002469201c310 .functor AND 32, L_000002469201a8d0, L_0000024691fb2a10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002469201b350 .functor OR 32, L_000002469201c2a0, L_000002469201c310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024691f7e580_0 .net *"_ivl_1", 0 0, L_0000024691fb4590;  1 drivers
v0000024691f7e120_0 .net *"_ivl_13", 0 0, L_0000024691fb37d0;  1 drivers
v0000024691f7ec60_0 .net *"_ivl_14", 0 0, L_000002469201abe0;  1 drivers
v0000024691f7f480_0 .net *"_ivl_19", 0 0, L_0000024691fb2830;  1 drivers
v0000024691f7ed00_0 .net *"_ivl_2", 0 0, L_000002469201b040;  1 drivers
v0000024691f7e6c0_0 .net *"_ivl_23", 0 0, L_0000024691fb2bf0;  1 drivers
v0000024691f7e440_0 .net *"_ivl_27", 0 0, L_0000024691fb25b0;  1 drivers
v0000024691f7e8a0_0 .net *"_ivl_28", 0 0, L_000002469201bba0;  1 drivers
v0000024691f7f160_0 .net *"_ivl_33", 0 0, L_0000024691fb2c90;  1 drivers
v0000024691f7f660_0 .net *"_ivl_37", 0 0, L_0000024691fb4810;  1 drivers
v0000024691f7f3e0_0 .net *"_ivl_40", 31 0, L_000002469201b820;  1 drivers
v0000024691f7f020_0 .net *"_ivl_42", 31 0, L_000002469201b0b0;  1 drivers
v0000024691f7eee0_0 .net *"_ivl_44", 31 0, L_000002469201aa90;  1 drivers
v0000024691f7f7a0_0 .net *"_ivl_46", 31 0, L_000002469201bc10;  1 drivers
v0000024691f7e800_0 .net *"_ivl_48", 31 0, L_000002469201c2a0;  1 drivers
v0000024691f7f5c0_0 .net *"_ivl_50", 31 0, L_000002469201c310;  1 drivers
v0000024691f7f0c0_0 .net *"_ivl_7", 0 0, L_0000024691fb23d0;  1 drivers
v0000024691f7f700_0 .net *"_ivl_8", 0 0, L_000002469201a7f0;  1 drivers
v0000024691f7e1c0_0 .net "ina", 31 0, v0000024691f83240_0;  alias, 1 drivers
v0000024691f7e300_0 .net "inb", 31 0, L_000002469203bdc0;  alias, 1 drivers
v0000024691f7ee40_0 .net "inc", 31 0, v0000024691f74020_0;  alias, 1 drivers
v0000024691f7e620_0 .net "ind", 31 0, L_0000024691fb2a10;  alias, 1 drivers
v0000024691f7e3a0_0 .net "out", 31 0, L_000002469201b350;  alias, 1 drivers
v0000024691f7e760_0 .net "s0", 31 0, L_000002469201afd0;  1 drivers
v0000024691f7e940_0 .net "s1", 31 0, L_000002469201a860;  1 drivers
v0000024691f7ef80_0 .net "s2", 31 0, L_000002469201ac50;  1 drivers
v0000024691f83060_0 .net "s3", 31 0, L_000002469201a8d0;  1 drivers
v0000024691f837e0_0 .net "sel", 1 0, L_0000024691fb0cb0;  alias, 1 drivers
L_0000024691fb4590 .part L_0000024691fb0cb0, 1, 1;
LS_0000024691fb2290_0_0 .concat [ 1 1 1 1], L_000002469201b040, L_000002469201b040, L_000002469201b040, L_000002469201b040;
LS_0000024691fb2290_0_4 .concat [ 1 1 1 1], L_000002469201b040, L_000002469201b040, L_000002469201b040, L_000002469201b040;
LS_0000024691fb2290_0_8 .concat [ 1 1 1 1], L_000002469201b040, L_000002469201b040, L_000002469201b040, L_000002469201b040;
LS_0000024691fb2290_0_12 .concat [ 1 1 1 1], L_000002469201b040, L_000002469201b040, L_000002469201b040, L_000002469201b040;
LS_0000024691fb2290_0_16 .concat [ 1 1 1 1], L_000002469201b040, L_000002469201b040, L_000002469201b040, L_000002469201b040;
LS_0000024691fb2290_0_20 .concat [ 1 1 1 1], L_000002469201b040, L_000002469201b040, L_000002469201b040, L_000002469201b040;
LS_0000024691fb2290_0_24 .concat [ 1 1 1 1], L_000002469201b040, L_000002469201b040, L_000002469201b040, L_000002469201b040;
LS_0000024691fb2290_0_28 .concat [ 1 1 1 1], L_000002469201b040, L_000002469201b040, L_000002469201b040, L_000002469201b040;
LS_0000024691fb2290_1_0 .concat [ 4 4 4 4], LS_0000024691fb2290_0_0, LS_0000024691fb2290_0_4, LS_0000024691fb2290_0_8, LS_0000024691fb2290_0_12;
LS_0000024691fb2290_1_4 .concat [ 4 4 4 4], LS_0000024691fb2290_0_16, LS_0000024691fb2290_0_20, LS_0000024691fb2290_0_24, LS_0000024691fb2290_0_28;
L_0000024691fb2290 .concat [ 16 16 0 0], LS_0000024691fb2290_1_0, LS_0000024691fb2290_1_4;
L_0000024691fb23d0 .part L_0000024691fb0cb0, 0, 1;
LS_0000024691fb3550_0_0 .concat [ 1 1 1 1], L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0;
LS_0000024691fb3550_0_4 .concat [ 1 1 1 1], L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0;
LS_0000024691fb3550_0_8 .concat [ 1 1 1 1], L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0;
LS_0000024691fb3550_0_12 .concat [ 1 1 1 1], L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0;
LS_0000024691fb3550_0_16 .concat [ 1 1 1 1], L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0;
LS_0000024691fb3550_0_20 .concat [ 1 1 1 1], L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0;
LS_0000024691fb3550_0_24 .concat [ 1 1 1 1], L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0;
LS_0000024691fb3550_0_28 .concat [ 1 1 1 1], L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0, L_000002469201a7f0;
LS_0000024691fb3550_1_0 .concat [ 4 4 4 4], LS_0000024691fb3550_0_0, LS_0000024691fb3550_0_4, LS_0000024691fb3550_0_8, LS_0000024691fb3550_0_12;
LS_0000024691fb3550_1_4 .concat [ 4 4 4 4], LS_0000024691fb3550_0_16, LS_0000024691fb3550_0_20, LS_0000024691fb3550_0_24, LS_0000024691fb3550_0_28;
L_0000024691fb3550 .concat [ 16 16 0 0], LS_0000024691fb3550_1_0, LS_0000024691fb3550_1_4;
L_0000024691fb37d0 .part L_0000024691fb0cb0, 1, 1;
LS_0000024691fb3910_0_0 .concat [ 1 1 1 1], L_000002469201abe0, L_000002469201abe0, L_000002469201abe0, L_000002469201abe0;
LS_0000024691fb3910_0_4 .concat [ 1 1 1 1], L_000002469201abe0, L_000002469201abe0, L_000002469201abe0, L_000002469201abe0;
LS_0000024691fb3910_0_8 .concat [ 1 1 1 1], L_000002469201abe0, L_000002469201abe0, L_000002469201abe0, L_000002469201abe0;
LS_0000024691fb3910_0_12 .concat [ 1 1 1 1], L_000002469201abe0, L_000002469201abe0, L_000002469201abe0, L_000002469201abe0;
LS_0000024691fb3910_0_16 .concat [ 1 1 1 1], L_000002469201abe0, L_000002469201abe0, L_000002469201abe0, L_000002469201abe0;
LS_0000024691fb3910_0_20 .concat [ 1 1 1 1], L_000002469201abe0, L_000002469201abe0, L_000002469201abe0, L_000002469201abe0;
LS_0000024691fb3910_0_24 .concat [ 1 1 1 1], L_000002469201abe0, L_000002469201abe0, L_000002469201abe0, L_000002469201abe0;
LS_0000024691fb3910_0_28 .concat [ 1 1 1 1], L_000002469201abe0, L_000002469201abe0, L_000002469201abe0, L_000002469201abe0;
LS_0000024691fb3910_1_0 .concat [ 4 4 4 4], LS_0000024691fb3910_0_0, LS_0000024691fb3910_0_4, LS_0000024691fb3910_0_8, LS_0000024691fb3910_0_12;
LS_0000024691fb3910_1_4 .concat [ 4 4 4 4], LS_0000024691fb3910_0_16, LS_0000024691fb3910_0_20, LS_0000024691fb3910_0_24, LS_0000024691fb3910_0_28;
L_0000024691fb3910 .concat [ 16 16 0 0], LS_0000024691fb3910_1_0, LS_0000024691fb3910_1_4;
L_0000024691fb2830 .part L_0000024691fb0cb0, 0, 1;
LS_0000024691fb39b0_0_0 .concat [ 1 1 1 1], L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830;
LS_0000024691fb39b0_0_4 .concat [ 1 1 1 1], L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830;
LS_0000024691fb39b0_0_8 .concat [ 1 1 1 1], L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830;
LS_0000024691fb39b0_0_12 .concat [ 1 1 1 1], L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830;
LS_0000024691fb39b0_0_16 .concat [ 1 1 1 1], L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830;
LS_0000024691fb39b0_0_20 .concat [ 1 1 1 1], L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830;
LS_0000024691fb39b0_0_24 .concat [ 1 1 1 1], L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830;
LS_0000024691fb39b0_0_28 .concat [ 1 1 1 1], L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830, L_0000024691fb2830;
LS_0000024691fb39b0_1_0 .concat [ 4 4 4 4], LS_0000024691fb39b0_0_0, LS_0000024691fb39b0_0_4, LS_0000024691fb39b0_0_8, LS_0000024691fb39b0_0_12;
LS_0000024691fb39b0_1_4 .concat [ 4 4 4 4], LS_0000024691fb39b0_0_16, LS_0000024691fb39b0_0_20, LS_0000024691fb39b0_0_24, LS_0000024691fb39b0_0_28;
L_0000024691fb39b0 .concat [ 16 16 0 0], LS_0000024691fb39b0_1_0, LS_0000024691fb39b0_1_4;
L_0000024691fb2bf0 .part L_0000024691fb0cb0, 1, 1;
LS_0000024691fb4310_0_0 .concat [ 1 1 1 1], L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0;
LS_0000024691fb4310_0_4 .concat [ 1 1 1 1], L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0;
LS_0000024691fb4310_0_8 .concat [ 1 1 1 1], L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0;
LS_0000024691fb4310_0_12 .concat [ 1 1 1 1], L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0;
LS_0000024691fb4310_0_16 .concat [ 1 1 1 1], L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0;
LS_0000024691fb4310_0_20 .concat [ 1 1 1 1], L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0;
LS_0000024691fb4310_0_24 .concat [ 1 1 1 1], L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0;
LS_0000024691fb4310_0_28 .concat [ 1 1 1 1], L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0, L_0000024691fb2bf0;
LS_0000024691fb4310_1_0 .concat [ 4 4 4 4], LS_0000024691fb4310_0_0, LS_0000024691fb4310_0_4, LS_0000024691fb4310_0_8, LS_0000024691fb4310_0_12;
LS_0000024691fb4310_1_4 .concat [ 4 4 4 4], LS_0000024691fb4310_0_16, LS_0000024691fb4310_0_20, LS_0000024691fb4310_0_24, LS_0000024691fb4310_0_28;
L_0000024691fb4310 .concat [ 16 16 0 0], LS_0000024691fb4310_1_0, LS_0000024691fb4310_1_4;
L_0000024691fb25b0 .part L_0000024691fb0cb0, 0, 1;
LS_0000024691fb2650_0_0 .concat [ 1 1 1 1], L_000002469201bba0, L_000002469201bba0, L_000002469201bba0, L_000002469201bba0;
LS_0000024691fb2650_0_4 .concat [ 1 1 1 1], L_000002469201bba0, L_000002469201bba0, L_000002469201bba0, L_000002469201bba0;
LS_0000024691fb2650_0_8 .concat [ 1 1 1 1], L_000002469201bba0, L_000002469201bba0, L_000002469201bba0, L_000002469201bba0;
LS_0000024691fb2650_0_12 .concat [ 1 1 1 1], L_000002469201bba0, L_000002469201bba0, L_000002469201bba0, L_000002469201bba0;
LS_0000024691fb2650_0_16 .concat [ 1 1 1 1], L_000002469201bba0, L_000002469201bba0, L_000002469201bba0, L_000002469201bba0;
LS_0000024691fb2650_0_20 .concat [ 1 1 1 1], L_000002469201bba0, L_000002469201bba0, L_000002469201bba0, L_000002469201bba0;
LS_0000024691fb2650_0_24 .concat [ 1 1 1 1], L_000002469201bba0, L_000002469201bba0, L_000002469201bba0, L_000002469201bba0;
LS_0000024691fb2650_0_28 .concat [ 1 1 1 1], L_000002469201bba0, L_000002469201bba0, L_000002469201bba0, L_000002469201bba0;
LS_0000024691fb2650_1_0 .concat [ 4 4 4 4], LS_0000024691fb2650_0_0, LS_0000024691fb2650_0_4, LS_0000024691fb2650_0_8, LS_0000024691fb2650_0_12;
LS_0000024691fb2650_1_4 .concat [ 4 4 4 4], LS_0000024691fb2650_0_16, LS_0000024691fb2650_0_20, LS_0000024691fb2650_0_24, LS_0000024691fb2650_0_28;
L_0000024691fb2650 .concat [ 16 16 0 0], LS_0000024691fb2650_1_0, LS_0000024691fb2650_1_4;
L_0000024691fb2c90 .part L_0000024691fb0cb0, 1, 1;
LS_0000024691fb4630_0_0 .concat [ 1 1 1 1], L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90;
LS_0000024691fb4630_0_4 .concat [ 1 1 1 1], L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90;
LS_0000024691fb4630_0_8 .concat [ 1 1 1 1], L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90;
LS_0000024691fb4630_0_12 .concat [ 1 1 1 1], L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90;
LS_0000024691fb4630_0_16 .concat [ 1 1 1 1], L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90;
LS_0000024691fb4630_0_20 .concat [ 1 1 1 1], L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90;
LS_0000024691fb4630_0_24 .concat [ 1 1 1 1], L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90;
LS_0000024691fb4630_0_28 .concat [ 1 1 1 1], L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90, L_0000024691fb2c90;
LS_0000024691fb4630_1_0 .concat [ 4 4 4 4], LS_0000024691fb4630_0_0, LS_0000024691fb4630_0_4, LS_0000024691fb4630_0_8, LS_0000024691fb4630_0_12;
LS_0000024691fb4630_1_4 .concat [ 4 4 4 4], LS_0000024691fb4630_0_16, LS_0000024691fb4630_0_20, LS_0000024691fb4630_0_24, LS_0000024691fb4630_0_28;
L_0000024691fb4630 .concat [ 16 16 0 0], LS_0000024691fb4630_1_0, LS_0000024691fb4630_1_4;
L_0000024691fb4810 .part L_0000024691fb0cb0, 0, 1;
LS_0000024691fb26f0_0_0 .concat [ 1 1 1 1], L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810;
LS_0000024691fb26f0_0_4 .concat [ 1 1 1 1], L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810;
LS_0000024691fb26f0_0_8 .concat [ 1 1 1 1], L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810;
LS_0000024691fb26f0_0_12 .concat [ 1 1 1 1], L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810;
LS_0000024691fb26f0_0_16 .concat [ 1 1 1 1], L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810;
LS_0000024691fb26f0_0_20 .concat [ 1 1 1 1], L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810;
LS_0000024691fb26f0_0_24 .concat [ 1 1 1 1], L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810;
LS_0000024691fb26f0_0_28 .concat [ 1 1 1 1], L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810, L_0000024691fb4810;
LS_0000024691fb26f0_1_0 .concat [ 4 4 4 4], LS_0000024691fb26f0_0_0, LS_0000024691fb26f0_0_4, LS_0000024691fb26f0_0_8, LS_0000024691fb26f0_0_12;
LS_0000024691fb26f0_1_4 .concat [ 4 4 4 4], LS_0000024691fb26f0_0_16, LS_0000024691fb26f0_0_20, LS_0000024691fb26f0_0_24, LS_0000024691fb26f0_0_28;
L_0000024691fb26f0 .concat [ 16 16 0 0], LS_0000024691fb26f0_1_0, LS_0000024691fb26f0_1_4;
S_0000024691f7b0d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024691f7b710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002469201afd0 .functor AND 32, L_0000024691fb2290, L_0000024691fb3550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024691f7dae0_0 .net "in1", 31 0, L_0000024691fb2290;  1 drivers
v0000024691f7e260_0 .net "in2", 31 0, L_0000024691fb3550;  1 drivers
v0000024691f7e4e0_0 .net "out", 31 0, L_000002469201afd0;  alias, 1 drivers
S_0000024691f7a900 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024691f7b710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002469201a860 .functor AND 32, L_0000024691fb3910, L_0000024691fb39b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024691f7f2a0_0 .net "in1", 31 0, L_0000024691fb3910;  1 drivers
v0000024691f7f520_0 .net "in2", 31 0, L_0000024691fb39b0;  1 drivers
v0000024691f7eda0_0 .net "out", 31 0, L_000002469201a860;  alias, 1 drivers
S_0000024691f7aa90 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024691f7b710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002469201ac50 .functor AND 32, L_0000024691fb4310, L_0000024691fb2650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024691f7ea80_0 .net "in1", 31 0, L_0000024691fb4310;  1 drivers
v0000024691f7eb20_0 .net "in2", 31 0, L_0000024691fb2650;  1 drivers
v0000024691f7f340_0 .net "out", 31 0, L_000002469201ac50;  alias, 1 drivers
S_0000024691f7fdd0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024691f7b710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002469201a8d0 .functor AND 32, L_0000024691fb4630, L_0000024691fb26f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024691f7f200_0 .net "in1", 31 0, L_0000024691fb4630;  1 drivers
v0000024691f7ebc0_0 .net "in2", 31 0, L_0000024691fb26f0;  1 drivers
v0000024691f7e9e0_0 .net "out", 31 0, L_000002469201a8d0;  alias, 1 drivers
S_0000024691f81220 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000024691f858f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024691f85928 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024691f85960 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024691f85998 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024691f859d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024691f85a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024691f85a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024691f85a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024691f85ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024691f85ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024691f85b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024691f85b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024691f85b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024691f85bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024691f85c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024691f85c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024691f85c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024691f85ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024691f85ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024691f85d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024691f85d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024691f85d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024691f85dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024691f85df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024691f85e30 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024691f834c0_0 .var "EX1_PC", 31 0;
v0000024691f83e20_0 .var "EX1_PFC", 31 0;
v0000024691f83ce0_0 .var "EX1_forward_to_B", 31 0;
v0000024691f82c00_0 .var "EX1_is_beq", 0 0;
v0000024691f83920_0 .var "EX1_is_bne", 0 0;
v0000024691f82ca0_0 .var "EX1_is_jal", 0 0;
v0000024691f81da0_0 .var "EX1_is_jr", 0 0;
v0000024691f828e0_0 .var "EX1_is_oper2_immed", 0 0;
v0000024691f82160_0 .var "EX1_memread", 0 0;
v0000024691f82d40_0 .var "EX1_memwrite", 0 0;
v0000024691f831a0_0 .var "EX1_opcode", 11 0;
v0000024691f840a0_0 .var "EX1_predicted", 0 0;
v0000024691f819e0_0 .var "EX1_rd_ind", 4 0;
v0000024691f839c0_0 .var "EX1_rd_indzero", 0 0;
v0000024691f82700_0 .var "EX1_regwrite", 0 0;
v0000024691f822a0_0 .var "EX1_rs1", 31 0;
v0000024691f83a60_0 .var "EX1_rs1_ind", 4 0;
v0000024691f83240_0 .var "EX1_rs2", 31 0;
v0000024691f83600_0 .var "EX1_rs2_ind", 4 0;
v0000024691f82de0_0 .net "FLUSH", 0 0, v0000024691f8eea0_0;  alias, 1 drivers
v0000024691f827a0_0 .net "ID_PC", 31 0, v0000024691f8ada0_0;  alias, 1 drivers
v0000024691f81c60_0 .net "ID_PFC_to_EX", 31 0, L_0000024691fb1250;  alias, 1 drivers
v0000024691f82e80_0 .net "ID_forward_to_B", 31 0, L_0000024691fb0170;  alias, 1 drivers
v0000024691f82980_0 .net "ID_is_beq", 0 0, L_0000024691fb1430;  alias, 1 drivers
v0000024691f83740_0 .net "ID_is_bne", 0 0, L_0000024691fb1750;  alias, 1 drivers
v0000024691f836a0_0 .net "ID_is_jal", 0 0, L_0000024691fb3a50;  alias, 1 drivers
v0000024691f83b00_0 .net "ID_is_jr", 0 0, L_0000024691fb17f0;  alias, 1 drivers
v0000024691f81f80_0 .net "ID_is_oper2_immed", 0 0, L_0000024691fb6480;  alias, 1 drivers
v0000024691f83560_0 .net "ID_memread", 0 0, L_0000024691fb3b90;  alias, 1 drivers
v0000024691f81a80_0 .net "ID_memwrite", 0 0, L_0000024691fb44f0;  alias, 1 drivers
v0000024691f83f60_0 .net "ID_opcode", 11 0, v0000024691fa7070_0;  alias, 1 drivers
v0000024691f832e0_0 .net "ID_predicted", 0 0, v0000024691f8dbe0_0;  alias, 1 drivers
v0000024691f83420_0 .net "ID_rd_ind", 4 0, v0000024691fa5450_0;  alias, 1 drivers
v0000024691f82660_0 .net "ID_rd_indzero", 0 0, L_0000024691fb2e70;  1 drivers
v0000024691f82fc0_0 .net "ID_regwrite", 0 0, L_0000024691fb20b0;  alias, 1 drivers
v0000024691f84000_0 .net "ID_rs1", 31 0, v0000024691f885a0_0;  alias, 1 drivers
v0000024691f82020_0 .net "ID_rs1_ind", 4 0, v0000024691fa5c70_0;  alias, 1 drivers
v0000024691f83380_0 .net "ID_rs2", 31 0, v0000024691f888c0_0;  alias, 1 drivers
v0000024691f81b20_0 .net "ID_rs2_ind", 4 0, v0000024691fa7750_0;  alias, 1 drivers
v0000024691f82340_0 .net "clk", 0 0, L_0000024691fb5ed0;  1 drivers
v0000024691f81bc0_0 .net "rst", 0 0, v0000024691faf450_0;  alias, 1 drivers
E_0000024691efc9f0 .event posedge, v0000024691f73e40_0, v0000024691f82340_0;
S_0000024691f80d70 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000024691f85e70 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024691f85ea8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024691f85ee0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024691f85f18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024691f85f50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024691f85f88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024691f85fc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024691f85ff8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024691f86030 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024691f86068 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024691f860a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024691f860d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024691f86110 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024691f86148 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024691f86180 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024691f861b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024691f861f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024691f86228 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024691f86260 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024691f86298 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024691f862d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024691f86308 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024691f86340 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024691f86378 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024691f863b0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024691f820c0_0 .net "EX1_ALU_OPER1", 31 0, L_0000024691fb71a0;  alias, 1 drivers
v0000024691f82200_0 .net "EX1_ALU_OPER2", 31 0, L_000002469201a780;  alias, 1 drivers
v0000024691f823e0_0 .net "EX1_PC", 31 0, v0000024691f834c0_0;  alias, 1 drivers
v0000024691f82480_0 .net "EX1_PFC_to_IF", 31 0, L_0000024691fb2790;  alias, 1 drivers
v0000024691f82840_0 .net "EX1_forward_to_B", 31 0, v0000024691f83ce0_0;  alias, 1 drivers
v0000024691f85220_0 .net "EX1_is_beq", 0 0, v0000024691f82c00_0;  alias, 1 drivers
v0000024691f84b40_0 .net "EX1_is_bne", 0 0, v0000024691f83920_0;  alias, 1 drivers
v0000024691f84320_0 .net "EX1_is_jal", 0 0, v0000024691f82ca0_0;  alias, 1 drivers
v0000024691f855e0_0 .net "EX1_is_jr", 0 0, v0000024691f81da0_0;  alias, 1 drivers
v0000024691f852c0_0 .net "EX1_is_oper2_immed", 0 0, v0000024691f828e0_0;  alias, 1 drivers
v0000024691f843c0_0 .net "EX1_memread", 0 0, v0000024691f82160_0;  alias, 1 drivers
v0000024691f84500_0 .net "EX1_memwrite", 0 0, v0000024691f82d40_0;  alias, 1 drivers
v0000024691f84e60_0 .net "EX1_opcode", 11 0, v0000024691f831a0_0;  alias, 1 drivers
v0000024691f85720_0 .net "EX1_predicted", 0 0, v0000024691f840a0_0;  alias, 1 drivers
v0000024691f84640_0 .net "EX1_rd_ind", 4 0, v0000024691f819e0_0;  alias, 1 drivers
v0000024691f84460_0 .net "EX1_rd_indzero", 0 0, v0000024691f839c0_0;  alias, 1 drivers
v0000024691f84960_0 .net "EX1_regwrite", 0 0, v0000024691f82700_0;  alias, 1 drivers
v0000024691f85400_0 .net "EX1_rs1", 31 0, v0000024691f822a0_0;  alias, 1 drivers
v0000024691f85360_0 .net "EX1_rs1_ind", 4 0, v0000024691f83a60_0;  alias, 1 drivers
v0000024691f84dc0_0 .net "EX1_rs2_ind", 4 0, v0000024691f83600_0;  alias, 1 drivers
v0000024691f85540_0 .net "EX1_rs2_out", 31 0, L_000002469201b350;  alias, 1 drivers
v0000024691f85680_0 .var "EX2_ALU_OPER1", 31 0;
v0000024691f845a0_0 .var "EX2_ALU_OPER2", 31 0;
v0000024691f857c0_0 .var "EX2_PC", 31 0;
v0000024691f84f00_0 .var "EX2_PFC_to_IF", 31 0;
v0000024691f846e0_0 .var "EX2_forward_to_B", 31 0;
v0000024691f84be0_0 .var "EX2_is_beq", 0 0;
v0000024691f84780_0 .var "EX2_is_bne", 0 0;
v0000024691f84140_0 .var "EX2_is_jal", 0 0;
v0000024691f841e0_0 .var "EX2_is_jr", 0 0;
v0000024691f84820_0 .var "EX2_is_oper2_immed", 0 0;
v0000024691f84c80_0 .var "EX2_memread", 0 0;
v0000024691f84280_0 .var "EX2_memwrite", 0 0;
v0000024691f854a0_0 .var "EX2_opcode", 11 0;
v0000024691f848c0_0 .var "EX2_predicted", 0 0;
v0000024691f84a00_0 .var "EX2_rd_ind", 4 0;
v0000024691f84fa0_0 .var "EX2_rd_indzero", 0 0;
v0000024691f84aa0_0 .var "EX2_regwrite", 0 0;
v0000024691f84d20_0 .var "EX2_rs1", 31 0;
v0000024691f85040_0 .var "EX2_rs1_ind", 4 0;
v0000024691f850e0_0 .var "EX2_rs2_ind", 4 0;
v0000024691f85180_0 .var "EX2_rs2_out", 31 0;
v0000024691f8f260_0 .net "FLUSH", 0 0, v0000024691f8efe0_0;  alias, 1 drivers
v0000024691f8d820_0 .net "clk", 0 0, L_000002469201b7b0;  1 drivers
v0000024691f8e400_0 .net "rst", 0 0, v0000024691faf450_0;  alias, 1 drivers
E_0000024691efd3b0 .event posedge, v0000024691f73e40_0, v0000024691f8d820_0;
S_0000024691f7ff60 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000024691f90410 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024691f90448 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024691f90480 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024691f904b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024691f904f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024691f90528 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024691f90560 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024691f90598 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024691f905d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024691f90608 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024691f90640 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024691f90678 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024691f906b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024691f906e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024691f90720 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024691f90758 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024691f90790 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024691f907c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024691f90800 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024691f90838 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024691f90870 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024691f908a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024691f908e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024691f90918 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024691f90950 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024691fb5610 .functor OR 1, L_0000024691fb1430, L_0000024691fb1750, C4<0>, C4<0>;
L_0000024691fb5920 .functor AND 1, L_0000024691fb5610, L_0000024691fb6250, C4<1>, C4<1>;
L_0000024691fb5680 .functor OR 1, L_0000024691fb1430, L_0000024691fb1750, C4<0>, C4<0>;
L_0000024691fb5990 .functor AND 1, L_0000024691fb5680, L_0000024691fb6250, C4<1>, C4<1>;
L_0000024691fb58b0 .functor OR 1, L_0000024691fb1430, L_0000024691fb1750, C4<0>, C4<0>;
L_0000024691fb6b80 .functor AND 1, L_0000024691fb58b0, v0000024691f8dbe0_0, C4<1>, C4<1>;
v0000024691f8d000_0 .net "EX1_memread", 0 0, v0000024691f82160_0;  alias, 1 drivers
v0000024691f8cb00_0 .net "EX1_opcode", 11 0, v0000024691f831a0_0;  alias, 1 drivers
v0000024691f8af80_0 .net "EX1_rd_ind", 4 0, v0000024691f819e0_0;  alias, 1 drivers
v0000024691f8c6a0_0 .net "EX1_rd_indzero", 0 0, v0000024691f839c0_0;  alias, 1 drivers
v0000024691f8bac0_0 .net "EX2_memread", 0 0, v0000024691f84c80_0;  alias, 1 drivers
v0000024691f8aee0_0 .net "EX2_opcode", 11 0, v0000024691f854a0_0;  alias, 1 drivers
v0000024691f8c560_0 .net "EX2_rd_ind", 4 0, v0000024691f84a00_0;  alias, 1 drivers
v0000024691f8c1a0_0 .net "EX2_rd_indzero", 0 0, v0000024691f84fa0_0;  alias, 1 drivers
v0000024691f8b8e0_0 .net "ID_EX1_flush", 0 0, v0000024691f8eea0_0;  alias, 1 drivers
v0000024691f8bde0_0 .net "ID_EX2_flush", 0 0, v0000024691f8efe0_0;  alias, 1 drivers
v0000024691f8b7a0_0 .net "ID_is_beq", 0 0, L_0000024691fb1430;  alias, 1 drivers
v0000024691f8b020_0 .net "ID_is_bne", 0 0, L_0000024691fb1750;  alias, 1 drivers
v0000024691f8ba20_0 .net "ID_is_j", 0 0, L_0000024691fb3f50;  alias, 1 drivers
v0000024691f8c600_0 .net "ID_is_jal", 0 0, L_0000024691fb3a50;  alias, 1 drivers
v0000024691f8b980_0 .net "ID_is_jr", 0 0, L_0000024691fb17f0;  alias, 1 drivers
v0000024691f8d1e0_0 .net "ID_opcode", 11 0, v0000024691fa7070_0;  alias, 1 drivers
v0000024691f8c240_0 .net "ID_rs1_ind", 4 0, v0000024691fa5c70_0;  alias, 1 drivers
v0000024691f8d0a0_0 .net "ID_rs2_ind", 4 0, v0000024691fa7750_0;  alias, 1 drivers
v0000024691f8c880_0 .net "IF_ID_flush", 0 0, v0000024691f8fe40_0;  alias, 1 drivers
v0000024691f8bb60_0 .net "IF_ID_write", 0 0, v0000024691f8fc60_0;  alias, 1 drivers
v0000024691f8b160_0 .net "PC_src", 2 0, L_0000024691faf8b0;  alias, 1 drivers
v0000024691f8d140_0 .net "PFC_to_EX", 31 0, L_0000024691fb1250;  alias, 1 drivers
v0000024691f8c2e0_0 .net "PFC_to_IF", 31 0, L_0000024691fb1110;  alias, 1 drivers
v0000024691f8b340_0 .net "WB_rd_ind", 4 0, v0000024691fa80b0_0;  alias, 1 drivers
v0000024691f8bf20_0 .net "Wrong_prediction", 0 0, L_000002469201c3f0;  alias, 1 drivers
v0000024691f8b480_0 .net *"_ivl_11", 0 0, L_0000024691fb5990;  1 drivers
v0000024691f8cf60_0 .net *"_ivl_13", 9 0, L_0000024691fafd10;  1 drivers
v0000024691f8ce20_0 .net *"_ivl_15", 9 0, L_0000024691fafbd0;  1 drivers
v0000024691f8bc00_0 .net *"_ivl_16", 9 0, L_0000024691fb0210;  1 drivers
v0000024691f8b840_0 .net *"_ivl_19", 9 0, L_0000024691fb16b0;  1 drivers
v0000024691f8b5c0_0 .net *"_ivl_20", 9 0, L_0000024691faf9f0;  1 drivers
v0000024691f8b660_0 .net *"_ivl_25", 0 0, L_0000024691fb58b0;  1 drivers
v0000024691f8bca0_0 .net *"_ivl_27", 0 0, L_0000024691fb6b80;  1 drivers
v0000024691f8b520_0 .net *"_ivl_29", 9 0, L_0000024691fafdb0;  1 drivers
v0000024691f8c380_0 .net *"_ivl_3", 0 0, L_0000024691fb5610;  1 drivers
L_0000024691fd01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000024691f8c420_0 .net/2u *"_ivl_30", 9 0, L_0000024691fd01f0;  1 drivers
v0000024691f8cec0_0 .net *"_ivl_32", 9 0, L_0000024691fb0d50;  1 drivers
v0000024691f8ad00_0 .net *"_ivl_35", 9 0, L_0000024691fb1890;  1 drivers
v0000024691f8b0c0_0 .net *"_ivl_37", 9 0, L_0000024691fb0490;  1 drivers
v0000024691f8b200_0 .net *"_ivl_38", 9 0, L_0000024691fb03f0;  1 drivers
v0000024691f8bd40_0 .net *"_ivl_40", 9 0, L_0000024691fb0a30;  1 drivers
L_0000024691fd0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8b3e0_0 .net/2s *"_ivl_45", 21 0, L_0000024691fd0238;  1 drivers
L_0000024691fd0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8c4c0_0 .net/2s *"_ivl_50", 21 0, L_0000024691fd0280;  1 drivers
v0000024691f8c740_0 .net *"_ivl_9", 0 0, L_0000024691fb5680;  1 drivers
v0000024691f8be80_0 .net "clk", 0 0, L_0000024691ef0ea0;  alias, 1 drivers
v0000024691f8bfc0_0 .net "forward_to_B", 31 0, L_0000024691fb0170;  alias, 1 drivers
v0000024691f8c060_0 .net "imm", 31 0, v0000024691f8a9e0_0;  1 drivers
v0000024691f8b2a0_0 .net "inst", 31 0, v0000024691f8ac60_0;  alias, 1 drivers
v0000024691f8d280_0 .net "is_branch_and_taken", 0 0, L_0000024691fb5920;  alias, 1 drivers
v0000024691f8c100_0 .net "is_oper2_immed", 0 0, L_0000024691fb6480;  alias, 1 drivers
v0000024691f8ae40_0 .net "mem_read", 0 0, L_0000024691fb3b90;  alias, 1 drivers
v0000024691f8c7e0_0 .net "mem_write", 0 0, L_0000024691fb44f0;  alias, 1 drivers
v0000024691f8b700_0 .net "pc", 31 0, v0000024691f8ada0_0;  alias, 1 drivers
v0000024691f8d320_0 .net "pc_write", 0 0, v0000024691f90020_0;  alias, 1 drivers
v0000024691f8c920_0 .net "predicted", 0 0, L_0000024691fb6250;  1 drivers
v0000024691f8d3c0_0 .net "predicted_to_EX", 0 0, v0000024691f8dbe0_0;  alias, 1 drivers
v0000024691f8c9c0_0 .net "reg_write", 0 0, L_0000024691fb20b0;  alias, 1 drivers
v0000024691f8ca60_0 .net "reg_write_from_wb", 0 0, v0000024691fa8150_0;  alias, 1 drivers
v0000024691f8cd80_0 .net "rs1", 31 0, v0000024691f885a0_0;  alias, 1 drivers
v0000024691f8cba0_0 .net "rs2", 31 0, v0000024691f888c0_0;  alias, 1 drivers
v0000024691f8cc40_0 .net "rst", 0 0, v0000024691faf450_0;  alias, 1 drivers
v0000024691f8cce0_0 .net "wr_reg_data", 31 0, L_000002469203bdc0;  alias, 1 drivers
L_0000024691fb0170 .functor MUXZ 32, v0000024691f888c0_0, v0000024691f8a9e0_0, L_0000024691fb6480, C4<>;
L_0000024691fafd10 .part v0000024691f8ada0_0, 0, 10;
L_0000024691fafbd0 .part v0000024691f8ac60_0, 0, 10;
L_0000024691fb0210 .arith/sum 10, L_0000024691fafd10, L_0000024691fafbd0;
L_0000024691fb16b0 .part v0000024691f8ac60_0, 0, 10;
L_0000024691faf9f0 .functor MUXZ 10, L_0000024691fb16b0, L_0000024691fb0210, L_0000024691fb5990, C4<>;
L_0000024691fafdb0 .part v0000024691f8ada0_0, 0, 10;
L_0000024691fb0d50 .arith/sum 10, L_0000024691fafdb0, L_0000024691fd01f0;
L_0000024691fb1890 .part v0000024691f8ada0_0, 0, 10;
L_0000024691fb0490 .part v0000024691f8ac60_0, 0, 10;
L_0000024691fb03f0 .arith/sum 10, L_0000024691fb1890, L_0000024691fb0490;
L_0000024691fb0a30 .functor MUXZ 10, L_0000024691fb03f0, L_0000024691fb0d50, L_0000024691fb6b80, C4<>;
L_0000024691fb1110 .concat8 [ 10 22 0 0], L_0000024691faf9f0, L_0000024691fd0238;
L_0000024691fb1250 .concat8 [ 10 22 0 0], L_0000024691fb0a30, L_0000024691fd0280;
S_0000024691f800f0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000024691f7ff60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000024691f90990 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024691f909c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024691f90a00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024691f90a38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024691f90a70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024691f90aa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024691f90ae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024691f90b18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024691f90b50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024691f90b88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024691f90bc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024691f90bf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024691f90c30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024691f90c68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024691f90ca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024691f90cd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024691f90d10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024691f90d48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024691f90d80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024691f90db8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024691f90df0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024691f90e28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024691f90e60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024691f90e98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024691f90ed0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024691fb5b50 .functor OR 1, L_0000024691fb6250, L_0000024691fb12f0, C4<0>, C4<0>;
L_0000024691fb6410 .functor OR 1, L_0000024691fb5b50, L_0000024691fb0670, C4<0>, C4<0>;
v0000024691f8e7c0_0 .net "EX1_opcode", 11 0, v0000024691f831a0_0;  alias, 1 drivers
v0000024691f8f4e0_0 .net "EX2_opcode", 11 0, v0000024691f854a0_0;  alias, 1 drivers
v0000024691f8ddc0_0 .net "ID_opcode", 11 0, v0000024691fa7070_0;  alias, 1 drivers
v0000024691f8fbc0_0 .net "PC_src", 2 0, L_0000024691faf8b0;  alias, 1 drivers
v0000024691f8d500_0 .net "Wrong_prediction", 0 0, L_000002469201c3f0;  alias, 1 drivers
L_0000024691fd03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000024691f8ea40_0 .net/2u *"_ivl_0", 2 0, L_0000024691fd03e8;  1 drivers
v0000024691f8f6c0_0 .net *"_ivl_10", 0 0, L_0000024691fb1e30;  1 drivers
L_0000024691fd0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000024691f8f760_0 .net/2u *"_ivl_12", 2 0, L_0000024691fd0508;  1 drivers
L_0000024691fd0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8f800_0 .net/2u *"_ivl_14", 11 0, L_0000024691fd0550;  1 drivers
v0000024691f8d8c0_0 .net *"_ivl_16", 0 0, L_0000024691fb12f0;  1 drivers
v0000024691f8d640_0 .net *"_ivl_19", 0 0, L_0000024691fb5b50;  1 drivers
L_0000024691fd0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8f120_0 .net/2u *"_ivl_2", 11 0, L_0000024691fd0430;  1 drivers
L_0000024691fd0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8d6e0_0 .net/2u *"_ivl_20", 11 0, L_0000024691fd0598;  1 drivers
v0000024691f8d780_0 .net *"_ivl_22", 0 0, L_0000024691fb0670;  1 drivers
v0000024691f8eae0_0 .net *"_ivl_25", 0 0, L_0000024691fb6410;  1 drivers
L_0000024691fd05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024691f8e040_0 .net/2u *"_ivl_26", 2 0, L_0000024691fd05e0;  1 drivers
L_0000024691fd0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024691f8dfa0_0 .net/2u *"_ivl_28", 2 0, L_0000024691fd0628;  1 drivers
v0000024691f8de60_0 .net *"_ivl_30", 2 0, L_0000024691fafe50;  1 drivers
v0000024691f8e0e0_0 .net *"_ivl_32", 2 0, L_0000024691fafef0;  1 drivers
v0000024691f8e180_0 .net *"_ivl_34", 2 0, L_0000024691fb1ed0;  1 drivers
v0000024691f8ecc0_0 .net *"_ivl_4", 0 0, L_0000024691fb0850;  1 drivers
L_0000024691fd0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024691f8e2c0_0 .net/2u *"_ivl_6", 2 0, L_0000024691fd0478;  1 drivers
L_0000024691fd04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024691f8e360_0 .net/2u *"_ivl_8", 11 0, L_0000024691fd04c0;  1 drivers
v0000024691f8e4a0_0 .net "clk", 0 0, L_0000024691ef0ea0;  alias, 1 drivers
v0000024691f8e5e0_0 .net "predicted", 0 0, L_0000024691fb6250;  alias, 1 drivers
v0000024691f8e860_0 .net "predicted_to_EX", 0 0, v0000024691f8dbe0_0;  alias, 1 drivers
v0000024691f8e900_0 .net "rst", 0 0, v0000024691faf450_0;  alias, 1 drivers
v0000024691f8f3a0_0 .net "state", 1 0, v0000024691f8e540_0;  1 drivers
L_0000024691fb0850 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0430;
L_0000024691fb1e30 .cmp/eq 12, v0000024691f831a0_0, L_0000024691fd04c0;
L_0000024691fb12f0 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0550;
L_0000024691fb0670 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0598;
L_0000024691fafe50 .functor MUXZ 3, L_0000024691fd0628, L_0000024691fd05e0, L_0000024691fb6410, C4<>;
L_0000024691fafef0 .functor MUXZ 3, L_0000024691fafe50, L_0000024691fd0508, L_0000024691fb1e30, C4<>;
L_0000024691fb1ed0 .functor MUXZ 3, L_0000024691fafef0, L_0000024691fd0478, L_0000024691fb0850, C4<>;
L_0000024691faf8b0 .functor MUXZ 3, L_0000024691fb1ed0, L_0000024691fd03e8, L_000002469201c3f0, C4<>;
S_0000024691f80280 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000024691f800f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000024691f90f10 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024691f90f48 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024691f90f80 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024691f90fb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024691f90ff0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024691f91028 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024691f91060 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024691f91098 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024691f910d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024691f91108 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024691f91140 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024691f91178 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024691f911b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024691f911e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024691f91220 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024691f91258 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024691f91290 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024691f912c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024691f91300 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024691f91338 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024691f91370 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024691f913a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024691f913e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024691f91418 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024691f91450 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024691fb6e90 .functor OR 1, L_0000024691fb19d0, L_0000024691fb1bb0, C4<0>, C4<0>;
L_0000024691fb61e0 .functor OR 1, L_0000024691fb05d0, L_0000024691fb0990, C4<0>, C4<0>;
L_0000024691fb64f0 .functor AND 1, L_0000024691fb6e90, L_0000024691fb61e0, C4<1>, C4<1>;
L_0000024691fb6aa0 .functor NOT 1, L_0000024691fb64f0, C4<0>, C4<0>, C4<0>;
L_0000024691fb6950 .functor OR 1, v0000024691faf450_0, L_0000024691fb6aa0, C4<0>, C4<0>;
L_0000024691fb6250 .functor NOT 1, L_0000024691fb6950, C4<0>, C4<0>, C4<0>;
v0000024691f8f9e0_0 .net "EX_opcode", 11 0, v0000024691f854a0_0;  alias, 1 drivers
v0000024691f8d460_0 .net "ID_opcode", 11 0, v0000024691fa7070_0;  alias, 1 drivers
v0000024691f8fa80_0 .net "Wrong_prediction", 0 0, L_000002469201c3f0;  alias, 1 drivers
L_0000024691fd02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8d960_0 .net/2u *"_ivl_0", 11 0, L_0000024691fd02c8;  1 drivers
L_0000024691fd0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024691f8f940_0 .net/2u *"_ivl_10", 1 0, L_0000024691fd0358;  1 drivers
v0000024691f8f8a0_0 .net *"_ivl_12", 0 0, L_0000024691fb05d0;  1 drivers
L_0000024691fd03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000024691f8db40_0 .net/2u *"_ivl_14", 1 0, L_0000024691fd03a0;  1 drivers
v0000024691f8e720_0 .net *"_ivl_16", 0 0, L_0000024691fb0990;  1 drivers
v0000024691f8dc80_0 .net *"_ivl_19", 0 0, L_0000024691fb61e0;  1 drivers
v0000024691f8d5a0_0 .net *"_ivl_2", 0 0, L_0000024691fb19d0;  1 drivers
v0000024691f8f620_0 .net *"_ivl_21", 0 0, L_0000024691fb64f0;  1 drivers
v0000024691f8e220_0 .net *"_ivl_22", 0 0, L_0000024691fb6aa0;  1 drivers
v0000024691f8fb20_0 .net *"_ivl_25", 0 0, L_0000024691fb6950;  1 drivers
L_0000024691fd0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8e680_0 .net/2u *"_ivl_4", 11 0, L_0000024691fd0310;  1 drivers
v0000024691f8f580_0 .net *"_ivl_6", 0 0, L_0000024691fb1bb0;  1 drivers
v0000024691f8daa0_0 .net *"_ivl_9", 0 0, L_0000024691fb6e90;  1 drivers
v0000024691f8ef40_0 .net "clk", 0 0, L_0000024691ef0ea0;  alias, 1 drivers
v0000024691f8dd20_0 .net "predicted", 0 0, L_0000024691fb6250;  alias, 1 drivers
v0000024691f8dbe0_0 .var "predicted_to_EX", 0 0;
v0000024691f8df00_0 .net "rst", 0 0, v0000024691faf450_0;  alias, 1 drivers
v0000024691f8e540_0 .var "state", 1 0;
E_0000024691efe670 .event posedge, v0000024691f8ef40_0, v0000024691f73e40_0;
L_0000024691fb19d0 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd02c8;
L_0000024691fb1bb0 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0310;
L_0000024691fb05d0 .cmp/eq 2, v0000024691f8e540_0, L_0000024691fd0358;
L_0000024691fb0990 .cmp/eq 2, v0000024691f8e540_0, L_0000024691fd03a0;
S_0000024691f7fab0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000024691f7ff60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000024691f994a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024691f994d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024691f99510 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024691f99548 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024691f99580 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024691f995b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024691f995f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024691f99628 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024691f99660 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024691f99698 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024691f996d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024691f99708 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024691f99740 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024691f99778 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024691f997b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024691f997e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024691f99820 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024691f99858 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024691f99890 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024691f998c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024691f99900 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024691f99938 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024691f99970 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024691f999a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024691f999e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024691f8e9a0_0 .net "EX1_memread", 0 0, v0000024691f82160_0;  alias, 1 drivers
v0000024691f8f300_0 .net "EX1_rd_ind", 4 0, v0000024691f819e0_0;  alias, 1 drivers
v0000024691f8eb80_0 .net "EX1_rd_indzero", 0 0, v0000024691f839c0_0;  alias, 1 drivers
v0000024691f8ec20_0 .net "EX2_memread", 0 0, v0000024691f84c80_0;  alias, 1 drivers
v0000024691f8ed60_0 .net "EX2_rd_ind", 4 0, v0000024691f84a00_0;  alias, 1 drivers
v0000024691f8ee00_0 .net "EX2_rd_indzero", 0 0, v0000024691f84fa0_0;  alias, 1 drivers
v0000024691f8eea0_0 .var "ID_EX1_flush", 0 0;
v0000024691f8efe0_0 .var "ID_EX2_flush", 0 0;
v0000024691f8f080_0 .net "ID_opcode", 11 0, v0000024691fa7070_0;  alias, 1 drivers
v0000024691f8f1c0_0 .net "ID_rs1_ind", 4 0, v0000024691fa5c70_0;  alias, 1 drivers
v0000024691f8f440_0 .net "ID_rs2_ind", 4 0, v0000024691fa7750_0;  alias, 1 drivers
v0000024691f8fc60_0 .var "IF_ID_Write", 0 0;
v0000024691f8fe40_0 .var "IF_ID_flush", 0 0;
v0000024691f90020_0 .var "PC_Write", 0 0;
v0000024691f8fd00_0 .net "Wrong_prediction", 0 0, L_000002469201c3f0;  alias, 1 drivers
E_0000024691efdb70/0 .event anyedge, v0000024691f79b10_0, v0000024691f82160_0, v0000024691f839c0_0, v0000024691f82020_0;
E_0000024691efdb70/1 .event anyedge, v0000024691f819e0_0, v0000024691f81b20_0, v0000024691e96bf0_0, v0000024691f84fa0_0;
E_0000024691efdb70/2 .event anyedge, v0000024691f740c0_0, v0000024691f83f60_0;
E_0000024691efdb70 .event/or E_0000024691efdb70/0, E_0000024691efdb70/1, E_0000024691efdb70/2;
S_0000024691f808c0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000024691f7ff60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000024691f99a20 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024691f99a58 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024691f99a90 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024691f99ac8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024691f99b00 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024691f99b38 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024691f99b70 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024691f99ba8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024691f99be0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024691f99c18 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024691f99c50 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024691f99c88 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024691f99cc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024691f99cf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024691f99d30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024691f99d68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024691f99da0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024691f99dd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024691f99e10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024691f99e48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024691f99e80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024691f99eb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024691f99ef0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024691f99f28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024691f99f60 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024691fb6020 .functor OR 1, L_0000024691fafa90, L_0000024691fafb30, C4<0>, C4<0>;
L_0000024691fb5df0 .functor OR 1, L_0000024691fb6020, L_0000024691faff90, C4<0>, C4<0>;
L_0000024691fb5760 .functor OR 1, L_0000024691fb5df0, L_0000024691fb0ad0, C4<0>, C4<0>;
L_0000024691fb62c0 .functor OR 1, L_0000024691fb5760, L_0000024691fb0030, C4<0>, C4<0>;
L_0000024691fb5c30 .functor OR 1, L_0000024691fb62c0, L_0000024691fb02b0, C4<0>, C4<0>;
L_0000024691fb63a0 .functor OR 1, L_0000024691fb5c30, L_0000024691fb0b70, C4<0>, C4<0>;
L_0000024691fb68e0 .functor OR 1, L_0000024691fb63a0, L_0000024691fb0df0, C4<0>, C4<0>;
L_0000024691fb6480 .functor OR 1, L_0000024691fb68e0, L_0000024691fb1390, C4<0>, C4<0>;
L_0000024691fb6a30 .functor OR 1, L_0000024691fb32d0, L_0000024691fb3690, C4<0>, C4<0>;
L_0000024691fb5d10 .functor OR 1, L_0000024691fb6a30, L_0000024691fb3af0, C4<0>, C4<0>;
L_0000024691fb6560 .functor OR 1, L_0000024691fb5d10, L_0000024691fb46d0, C4<0>, C4<0>;
L_0000024691fb65d0 .functor OR 1, L_0000024691fb6560, L_0000024691fb2d30, C4<0>, C4<0>;
v0000024691f90200_0 .net "ID_opcode", 11 0, v0000024691fa7070_0;  alias, 1 drivers
L_0000024691fd0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8ff80_0 .net/2u *"_ivl_0", 11 0, L_0000024691fd0670;  1 drivers
L_0000024691fd0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8fda0_0 .net/2u *"_ivl_10", 11 0, L_0000024691fd0700;  1 drivers
L_0000024691fd0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000024691f902a0_0 .net/2u *"_ivl_102", 11 0, L_0000024691fd0bc8;  1 drivers
L_0000024691fd0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024691f900c0_0 .net/2u *"_ivl_106", 11 0, L_0000024691fd0c10;  1 drivers
v0000024691f8fee0_0 .net *"_ivl_12", 0 0, L_0000024691faff90;  1 drivers
v0000024691f90160_0 .net *"_ivl_15", 0 0, L_0000024691fb5df0;  1 drivers
L_0000024691fd0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000024691f90340_0 .net/2u *"_ivl_16", 11 0, L_0000024691fd0748;  1 drivers
v0000024691f8abc0_0 .net *"_ivl_18", 0 0, L_0000024691fb0ad0;  1 drivers
v0000024691f89180_0 .net *"_ivl_2", 0 0, L_0000024691fafa90;  1 drivers
v0000024691f8a3a0_0 .net *"_ivl_21", 0 0, L_0000024691fb5760;  1 drivers
L_0000024691fd0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000024691f89220_0 .net/2u *"_ivl_22", 11 0, L_0000024691fd0790;  1 drivers
v0000024691f890e0_0 .net *"_ivl_24", 0 0, L_0000024691fb0030;  1 drivers
v0000024691f8a440_0 .net *"_ivl_27", 0 0, L_0000024691fb62c0;  1 drivers
L_0000024691fd07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024691f89b80_0 .net/2u *"_ivl_28", 11 0, L_0000024691fd07d8;  1 drivers
v0000024691f899a0_0 .net *"_ivl_30", 0 0, L_0000024691fb02b0;  1 drivers
v0000024691f8a120_0 .net *"_ivl_33", 0 0, L_0000024691fb5c30;  1 drivers
L_0000024691fd0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000024691f89900_0 .net/2u *"_ivl_34", 11 0, L_0000024691fd0820;  1 drivers
v0000024691f8a1c0_0 .net *"_ivl_36", 0 0, L_0000024691fb0b70;  1 drivers
v0000024691f88780_0 .net *"_ivl_39", 0 0, L_0000024691fb63a0;  1 drivers
L_0000024691fd06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000024691f894a0_0 .net/2u *"_ivl_4", 11 0, L_0000024691fd06b8;  1 drivers
L_0000024691fd0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000024691f89c20_0 .net/2u *"_ivl_40", 11 0, L_0000024691fd0868;  1 drivers
v0000024691f8a260_0 .net *"_ivl_42", 0 0, L_0000024691fb0df0;  1 drivers
v0000024691f8a300_0 .net *"_ivl_45", 0 0, L_0000024691fb68e0;  1 drivers
L_0000024691fd08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8a4e0_0 .net/2u *"_ivl_46", 11 0, L_0000024691fd08b0;  1 drivers
v0000024691f8a800_0 .net *"_ivl_48", 0 0, L_0000024691fb1390;  1 drivers
L_0000024691fd08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024691f89a40_0 .net/2u *"_ivl_52", 11 0, L_0000024691fd08f8;  1 drivers
L_0000024691fd0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8a6c0_0 .net/2u *"_ivl_56", 11 0, L_0000024691fd0940;  1 drivers
v0000024691f89cc0_0 .net *"_ivl_6", 0 0, L_0000024691fafb30;  1 drivers
L_0000024691fd0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024691f89f40_0 .net/2u *"_ivl_60", 11 0, L_0000024691fd0988;  1 drivers
L_0000024691fd09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000024691f892c0_0 .net/2u *"_ivl_64", 11 0, L_0000024691fd09d0;  1 drivers
L_0000024691fd0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024691f89360_0 .net/2u *"_ivl_68", 11 0, L_0000024691fd0a18;  1 drivers
L_0000024691fd0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024691f89d60_0 .net/2u *"_ivl_72", 11 0, L_0000024691fd0a60;  1 drivers
v0000024691f89400_0 .net *"_ivl_74", 0 0, L_0000024691fb32d0;  1 drivers
L_0000024691fd0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8a8a0_0 .net/2u *"_ivl_76", 11 0, L_0000024691fd0aa8;  1 drivers
v0000024691f89680_0 .net *"_ivl_78", 0 0, L_0000024691fb3690;  1 drivers
v0000024691f88820_0 .net *"_ivl_81", 0 0, L_0000024691fb6a30;  1 drivers
L_0000024691fd0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024691f8a940_0 .net/2u *"_ivl_82", 11 0, L_0000024691fd0af0;  1 drivers
v0000024691f8a580_0 .net *"_ivl_84", 0 0, L_0000024691fb3af0;  1 drivers
v0000024691f88960_0 .net *"_ivl_87", 0 0, L_0000024691fb5d10;  1 drivers
L_0000024691fd0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024691f88aa0_0 .net/2u *"_ivl_88", 11 0, L_0000024691fd0b38;  1 drivers
v0000024691f89540_0 .net *"_ivl_9", 0 0, L_0000024691fb6020;  1 drivers
v0000024691f8aa80_0 .net *"_ivl_90", 0 0, L_0000024691fb46d0;  1 drivers
v0000024691f88dc0_0 .net *"_ivl_93", 0 0, L_0000024691fb6560;  1 drivers
L_0000024691fd0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024691f895e0_0 .net/2u *"_ivl_94", 11 0, L_0000024691fd0b80;  1 drivers
v0000024691f88a00_0 .net *"_ivl_96", 0 0, L_0000024691fb2d30;  1 drivers
v0000024691f89fe0_0 .net *"_ivl_99", 0 0, L_0000024691fb65d0;  1 drivers
v0000024691f8a620_0 .net "is_beq", 0 0, L_0000024691fb1430;  alias, 1 drivers
v0000024691f88b40_0 .net "is_bne", 0 0, L_0000024691fb1750;  alias, 1 drivers
v0000024691f8a080_0 .net "is_j", 0 0, L_0000024691fb3f50;  alias, 1 drivers
v0000024691f89720_0 .net "is_jal", 0 0, L_0000024691fb3a50;  alias, 1 drivers
v0000024691f8a760_0 .net "is_jr", 0 0, L_0000024691fb17f0;  alias, 1 drivers
v0000024691f89e00_0 .net "is_oper2_immed", 0 0, L_0000024691fb6480;  alias, 1 drivers
v0000024691f89ae0_0 .net "memread", 0 0, L_0000024691fb3b90;  alias, 1 drivers
v0000024691f8ab20_0 .net "memwrite", 0 0, L_0000024691fb44f0;  alias, 1 drivers
v0000024691f897c0_0 .net "regwrite", 0 0, L_0000024691fb20b0;  alias, 1 drivers
L_0000024691fafa90 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0670;
L_0000024691fafb30 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd06b8;
L_0000024691faff90 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0700;
L_0000024691fb0ad0 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0748;
L_0000024691fb0030 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0790;
L_0000024691fb02b0 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd07d8;
L_0000024691fb0b70 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0820;
L_0000024691fb0df0 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0868;
L_0000024691fb1390 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd08b0;
L_0000024691fb1430 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd08f8;
L_0000024691fb1750 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0940;
L_0000024691fb17f0 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0988;
L_0000024691fb3a50 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd09d0;
L_0000024691fb3f50 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0a18;
L_0000024691fb32d0 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0a60;
L_0000024691fb3690 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0aa8;
L_0000024691fb3af0 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0af0;
L_0000024691fb46d0 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0b38;
L_0000024691fb2d30 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0b80;
L_0000024691fb20b0 .reduce/nor L_0000024691fb65d0;
L_0000024691fb3b90 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0bc8;
L_0000024691fb44f0 .cmp/eq 12, v0000024691fa7070_0, L_0000024691fd0c10;
S_0000024691f80410 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000024691f7ff60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000024691f99fa0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024691f99fd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024691f9a010 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024691f9a048 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024691f9a080 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024691f9a0b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024691f9a0f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024691f9a128 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024691f9a160 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024691f9a198 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024691f9a1d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024691f9a208 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024691f9a240 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024691f9a278 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024691f9a2b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024691f9a2e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024691f9a320 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024691f9a358 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024691f9a390 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024691f9a3c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024691f9a400 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024691f9a438 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024691f9a470 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024691f9a4a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024691f9a4e0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024691f8a9e0_0 .var "Immed", 31 0;
v0000024691f89ea0_0 .net "Inst", 31 0, v0000024691f8ac60_0;  alias, 1 drivers
v0000024691f89860_0 .net "opcode", 11 0, v0000024691fa7070_0;  alias, 1 drivers
E_0000024691efdf70 .event anyedge, v0000024691f83f60_0, v0000024691f89ea0_0;
S_0000024691f805a0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000024691f7ff60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000024691f885a0_0 .var "Read_data1", 31 0;
v0000024691f888c0_0 .var "Read_data2", 31 0;
v0000024691f88640_0 .net "Read_reg1", 4 0, v0000024691fa5c70_0;  alias, 1 drivers
v0000024691f886e0_0 .net "Read_reg2", 4 0, v0000024691fa7750_0;  alias, 1 drivers
v0000024691f88be0_0 .net "Write_data", 31 0, L_000002469203bdc0;  alias, 1 drivers
v0000024691f88c80_0 .net "Write_en", 0 0, v0000024691fa8150_0;  alias, 1 drivers
v0000024691f88d20_0 .net "Write_reg", 4 0, v0000024691fa80b0_0;  alias, 1 drivers
v0000024691f88e60_0 .net "clk", 0 0, L_0000024691ef0ea0;  alias, 1 drivers
v0000024691f88f00_0 .var/i "i", 31 0;
v0000024691f88fa0 .array "reg_file", 0 31, 31 0;
v0000024691f89040_0 .net "rst", 0 0, v0000024691faf450_0;  alias, 1 drivers
E_0000024691efdef0 .event posedge, v0000024691f8ef40_0;
S_0000024691f80a50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000024691f805a0;
 .timescale 0 0;
v0000024691f88500_0 .var/i "i", 31 0;
S_0000024691f80be0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000024691f9a520 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024691f9a558 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024691f9a590 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024691f9a5c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024691f9a600 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024691f9a638 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024691f9a670 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024691f9a6a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024691f9a6e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024691f9a718 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024691f9a750 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024691f9a788 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024691f9a7c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024691f9a7f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024691f9a830 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024691f9a868 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024691f9a8a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024691f9a8d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024691f9a910 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024691f9a948 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024691f9a980 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024691f9a9b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024691f9a9f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024691f9aa28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024691f9aa60 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024691f8ac60_0 .var "ID_INST", 31 0;
v0000024691f8ada0_0 .var "ID_PC", 31 0;
v0000024691fa7070_0 .var "ID_opcode", 11 0;
v0000024691fa5450_0 .var "ID_rd_ind", 4 0;
v0000024691fa5c70_0 .var "ID_rs1_ind", 4 0;
v0000024691fa7750_0 .var "ID_rs2_ind", 4 0;
v0000024691fa6df0_0 .net "IF_FLUSH", 0 0, v0000024691f8fe40_0;  alias, 1 drivers
v0000024691fa7430_0 .net "IF_INST", 31 0, L_0000024691fb55a0;  alias, 1 drivers
v0000024691fa5f90_0 .net "IF_PC", 31 0, v0000024691fa60d0_0;  alias, 1 drivers
v0000024691fa5bd0_0 .net "clk", 0 0, L_0000024691fb6100;  1 drivers
v0000024691fa5950_0 .net "if_id_Write", 0 0, v0000024691f8fc60_0;  alias, 1 drivers
v0000024691fa5db0_0 .net "rst", 0 0, v0000024691faf450_0;  alias, 1 drivers
E_0000024691efe3f0 .event posedge, v0000024691f73e40_0, v0000024691fa5bd0_0;
S_0000024691f813b0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000024691fa9f50_0 .net "EX1_PFC", 31 0, L_0000024691fb2790;  alias, 1 drivers
v0000024691fa83d0_0 .net "EX2_PFC", 31 0, v0000024691f84f00_0;  alias, 1 drivers
v0000024691fa8f10_0 .net "ID_PFC", 31 0, L_0000024691fb1110;  alias, 1 drivers
v0000024691fa7f70_0 .net "PC_src", 2 0, L_0000024691faf8b0;  alias, 1 drivers
v0000024691fa8d30_0 .net "PC_write", 0 0, v0000024691f90020_0;  alias, 1 drivers
L_0000024691fd0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024691fa7ed0_0 .net/2u *"_ivl_0", 31 0, L_0000024691fd0088;  1 drivers
v0000024691fa90f0_0 .net "clk", 0 0, L_0000024691ef0ea0;  alias, 1 drivers
v0000024691fa8470_0 .net "inst", 31 0, L_0000024691fb55a0;  alias, 1 drivers
v0000024691fa8fb0_0 .net "inst_mem_in", 31 0, v0000024691fa60d0_0;  alias, 1 drivers
v0000024691fa9b90_0 .net "pc_reg_in", 31 0, L_0000024691fb54c0;  1 drivers
v0000024691faa270_0 .net "rst", 0 0, v0000024691faf450_0;  alias, 1 drivers
L_0000024691fb0e90 .arith/sum 32, v0000024691fa60d0_0, L_0000024691fd0088;
S_0000024691f80730 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000024691f813b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000024691fb55a0 .functor BUFZ 32, L_0000024691fb1d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024691fa6490_0 .net "Data_Out", 31 0, L_0000024691fb55a0;  alias, 1 drivers
v0000024691fa72f0 .array "InstMem", 2047 0, 31 0;
v0000024691fa7570_0 .net *"_ivl_0", 31 0, L_0000024691fb1d90;  1 drivers
v0000024691fa6fd0_0 .net *"_ivl_3", 10 0, L_0000024691fb1b10;  1 drivers
v0000024691fa67b0_0 .net *"_ivl_4", 12 0, L_0000024691fafc70;  1 drivers
L_0000024691fd01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024691fa76b0_0 .net *"_ivl_7", 1 0, L_0000024691fd01a8;  1 drivers
v0000024691fa6350_0 .net "addr", 31 0, v0000024691fa60d0_0;  alias, 1 drivers
v0000024691fa6ad0_0 .net "clk", 0 0, L_0000024691ef0ea0;  alias, 1 drivers
v0000024691fa6030_0 .var/i "i", 31 0;
L_0000024691fb1d90 .array/port v0000024691fa72f0, L_0000024691fafc70;
L_0000024691fb1b10 .part v0000024691fa60d0_0, 0, 11;
L_0000024691fafc70 .concat [ 11 2 0 0], L_0000024691fb1b10, L_0000024691fd01a8;
S_0000024691f81540 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000024691f813b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000024691efd930 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000024691fa5ef0_0 .net "DataIn", 31 0, L_0000024691fb54c0;  alias, 1 drivers
v0000024691fa60d0_0 .var "DataOut", 31 0;
v0000024691fa7930_0 .net "PC_Write", 0 0, v0000024691f90020_0;  alias, 1 drivers
v0000024691fa6170_0 .net "clk", 0 0, L_0000024691ef0ea0;  alias, 1 drivers
v0000024691fa68f0_0 .net "rst", 0 0, v0000024691faf450_0;  alias, 1 drivers
S_0000024691f7fc40 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000024691f813b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000024691efe3b0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000024691ef25d0 .functor NOT 1, L_0000024691fb11b0, C4<0>, C4<0>, C4<0>;
L_0000024691ef2640 .functor NOT 1, L_0000024691fb00d0, C4<0>, C4<0>, C4<0>;
L_0000024691ef26b0 .functor AND 1, L_0000024691ef25d0, L_0000024691ef2640, C4<1>, C4<1>;
L_0000024691e8e410 .functor NOT 1, L_0000024691fb1570, C4<0>, C4<0>, C4<0>;
L_0000024691e8e640 .functor AND 1, L_0000024691ef26b0, L_0000024691e8e410, C4<1>, C4<1>;
L_0000024691e8eb80 .functor AND 32, L_0000024691fb0f30, L_0000024691fb0e90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024691e8ecd0 .functor NOT 1, L_0000024691fb1a70, C4<0>, C4<0>, C4<0>;
L_0000024691fb6f70 .functor NOT 1, L_0000024691fb0710, C4<0>, C4<0>, C4<0>;
L_0000024691fb69c0 .functor AND 1, L_0000024691e8ecd0, L_0000024691fb6f70, C4<1>, C4<1>;
L_0000024691fb6170 .functor AND 1, L_0000024691fb69c0, L_0000024691fb1f70, C4<1>, C4<1>;
L_0000024691fb5a00 .functor AND 32, L_0000024691fb08f0, L_0000024691fb1110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024691fb5840 .functor OR 32, L_0000024691e8eb80, L_0000024691fb5a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024691fb6db0 .functor NOT 1, L_0000024691fb0fd0, C4<0>, C4<0>, C4<0>;
L_0000024691fb56f0 .functor AND 1, L_0000024691fb6db0, L_0000024691faf950, C4<1>, C4<1>;
L_0000024691fb5a70 .functor NOT 1, L_0000024691fb0530, C4<0>, C4<0>, C4<0>;
L_0000024691fb6b10 .functor AND 1, L_0000024691fb56f0, L_0000024691fb5a70, C4<1>, C4<1>;
L_0000024691fb6fe0 .functor AND 32, L_0000024691fb0350, v0000024691fa60d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024691fb5ca0 .functor OR 32, L_0000024691fb5840, L_0000024691fb6fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024691fb5ae0 .functor NOT 1, L_0000024691fb1cf0, C4<0>, C4<0>, C4<0>;
L_0000024691fb57d0 .functor AND 1, L_0000024691fb5ae0, L_0000024691fb0c10, C4<1>, C4<1>;
L_0000024691fb7050 .functor AND 1, L_0000024691fb57d0, L_0000024691fb1c50, C4<1>, C4<1>;
L_0000024691fb5e60 .functor AND 32, L_0000024691fb2010, L_0000024691fb2790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024691fb5bc0 .functor OR 32, L_0000024691fb5ca0, L_0000024691fb5e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024691fb6330 .functor NOT 1, L_0000024691fb1610, C4<0>, C4<0>, C4<0>;
L_0000024691fb6e20 .functor AND 1, L_0000024691fb1070, L_0000024691fb6330, C4<1>, C4<1>;
L_0000024691fb5d80 .functor NOT 1, L_0000024691fb1930, C4<0>, C4<0>, C4<0>;
L_0000024691fb5530 .functor AND 1, L_0000024691fb6e20, L_0000024691fb5d80, C4<1>, C4<1>;
L_0000024691fb6720 .functor AND 32, L_0000024691fb14d0, v0000024691f84f00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024691fb54c0 .functor OR 32, L_0000024691fb5bc0, L_0000024691fb6720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024691fa59f0_0 .net *"_ivl_1", 0 0, L_0000024691fb11b0;  1 drivers
v0000024691fa6a30_0 .net *"_ivl_11", 0 0, L_0000024691fb1570;  1 drivers
v0000024691fa5e50_0 .net *"_ivl_12", 0 0, L_0000024691e8e410;  1 drivers
v0000024691fa6210_0 .net *"_ivl_14", 0 0, L_0000024691e8e640;  1 drivers
v0000024691fa74d0_0 .net *"_ivl_16", 31 0, L_0000024691fb0f30;  1 drivers
v0000024691fa7110_0 .net *"_ivl_18", 31 0, L_0000024691e8eb80;  1 drivers
v0000024691fa63f0_0 .net *"_ivl_2", 0 0, L_0000024691ef25d0;  1 drivers
v0000024691fa7890_0 .net *"_ivl_21", 0 0, L_0000024691fb1a70;  1 drivers
v0000024691fa58b0_0 .net *"_ivl_22", 0 0, L_0000024691e8ecd0;  1 drivers
v0000024691fa77f0_0 .net *"_ivl_25", 0 0, L_0000024691fb0710;  1 drivers
v0000024691fa6990_0 .net *"_ivl_26", 0 0, L_0000024691fb6f70;  1 drivers
v0000024691fa56d0_0 .net *"_ivl_28", 0 0, L_0000024691fb69c0;  1 drivers
v0000024691fa62b0_0 .net *"_ivl_31", 0 0, L_0000024691fb1f70;  1 drivers
v0000024691fa6530_0 .net *"_ivl_32", 0 0, L_0000024691fb6170;  1 drivers
v0000024691fa5310_0 .net *"_ivl_34", 31 0, L_0000024691fb08f0;  1 drivers
v0000024691fa65d0_0 .net *"_ivl_36", 31 0, L_0000024691fb5a00;  1 drivers
v0000024691fa79d0_0 .net *"_ivl_38", 31 0, L_0000024691fb5840;  1 drivers
v0000024691fa53b0_0 .net *"_ivl_41", 0 0, L_0000024691fb0fd0;  1 drivers
v0000024691fa54f0_0 .net *"_ivl_42", 0 0, L_0000024691fb6db0;  1 drivers
v0000024691fa6670_0 .net *"_ivl_45", 0 0, L_0000024691faf950;  1 drivers
v0000024691fa5a90_0 .net *"_ivl_46", 0 0, L_0000024691fb56f0;  1 drivers
v0000024691fa6850_0 .net *"_ivl_49", 0 0, L_0000024691fb0530;  1 drivers
v0000024691fa6710_0 .net *"_ivl_5", 0 0, L_0000024691fb00d0;  1 drivers
v0000024691fa5b30_0 .net *"_ivl_50", 0 0, L_0000024691fb5a70;  1 drivers
v0000024691fa5590_0 .net *"_ivl_52", 0 0, L_0000024691fb6b10;  1 drivers
v0000024691fa5770_0 .net *"_ivl_54", 31 0, L_0000024691fb0350;  1 drivers
v0000024691fa6b70_0 .net *"_ivl_56", 31 0, L_0000024691fb6fe0;  1 drivers
v0000024691fa5d10_0 .net *"_ivl_58", 31 0, L_0000024691fb5ca0;  1 drivers
v0000024691fa5810_0 .net *"_ivl_6", 0 0, L_0000024691ef2640;  1 drivers
v0000024691fa6c10_0 .net *"_ivl_61", 0 0, L_0000024691fb1cf0;  1 drivers
v0000024691fa6cb0_0 .net *"_ivl_62", 0 0, L_0000024691fb5ae0;  1 drivers
v0000024691fa6d50_0 .net *"_ivl_65", 0 0, L_0000024691fb0c10;  1 drivers
v0000024691fa5630_0 .net *"_ivl_66", 0 0, L_0000024691fb57d0;  1 drivers
v0000024691fa6e90_0 .net *"_ivl_69", 0 0, L_0000024691fb1c50;  1 drivers
v0000024691fa71b0_0 .net *"_ivl_70", 0 0, L_0000024691fb7050;  1 drivers
v0000024691fa6f30_0 .net *"_ivl_72", 31 0, L_0000024691fb2010;  1 drivers
v0000024691fa7250_0 .net *"_ivl_74", 31 0, L_0000024691fb5e60;  1 drivers
v0000024691fa7390_0 .net *"_ivl_76", 31 0, L_0000024691fb5bc0;  1 drivers
v0000024691fa7610_0 .net *"_ivl_79", 0 0, L_0000024691fb1070;  1 drivers
v0000024691fa9ff0_0 .net *"_ivl_8", 0 0, L_0000024691ef26b0;  1 drivers
v0000024691fa99b0_0 .net *"_ivl_81", 0 0, L_0000024691fb1610;  1 drivers
v0000024691fa94b0_0 .net *"_ivl_82", 0 0, L_0000024691fb6330;  1 drivers
v0000024691fa8830_0 .net *"_ivl_84", 0 0, L_0000024691fb6e20;  1 drivers
v0000024691fa9d70_0 .net *"_ivl_87", 0 0, L_0000024691fb1930;  1 drivers
v0000024691fa8ab0_0 .net *"_ivl_88", 0 0, L_0000024691fb5d80;  1 drivers
v0000024691fa7cf0_0 .net *"_ivl_90", 0 0, L_0000024691fb5530;  1 drivers
v0000024691fa9690_0 .net *"_ivl_92", 31 0, L_0000024691fb14d0;  1 drivers
v0000024691faa090_0 .net *"_ivl_94", 31 0, L_0000024691fb6720;  1 drivers
v0000024691fa7d90_0 .net "ina", 31 0, L_0000024691fb0e90;  1 drivers
v0000024691fa85b0_0 .net "inb", 31 0, L_0000024691fb1110;  alias, 1 drivers
v0000024691fa8dd0_0 .net "inc", 31 0, v0000024691fa60d0_0;  alias, 1 drivers
v0000024691fa9a50_0 .net "ind", 31 0, L_0000024691fb2790;  alias, 1 drivers
v0000024691fa8c90_0 .net "ine", 31 0, v0000024691f84f00_0;  alias, 1 drivers
L_0000024691fd00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024691fa8650_0 .net "inf", 31 0, L_0000024691fd00d0;  1 drivers
L_0000024691fd0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024691fa8330_0 .net "ing", 31 0, L_0000024691fd0118;  1 drivers
L_0000024691fd0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024691fa8e70_0 .net "inh", 31 0, L_0000024691fd0160;  1 drivers
v0000024691fa88d0_0 .net "out", 31 0, L_0000024691fb54c0;  alias, 1 drivers
v0000024691fa7e30_0 .net "sel", 2 0, L_0000024691faf8b0;  alias, 1 drivers
L_0000024691fb11b0 .part L_0000024691faf8b0, 2, 1;
L_0000024691fb00d0 .part L_0000024691faf8b0, 1, 1;
L_0000024691fb1570 .part L_0000024691faf8b0, 0, 1;
LS_0000024691fb0f30_0_0 .concat [ 1 1 1 1], L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640;
LS_0000024691fb0f30_0_4 .concat [ 1 1 1 1], L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640;
LS_0000024691fb0f30_0_8 .concat [ 1 1 1 1], L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640;
LS_0000024691fb0f30_0_12 .concat [ 1 1 1 1], L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640;
LS_0000024691fb0f30_0_16 .concat [ 1 1 1 1], L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640;
LS_0000024691fb0f30_0_20 .concat [ 1 1 1 1], L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640;
LS_0000024691fb0f30_0_24 .concat [ 1 1 1 1], L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640;
LS_0000024691fb0f30_0_28 .concat [ 1 1 1 1], L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640, L_0000024691e8e640;
LS_0000024691fb0f30_1_0 .concat [ 4 4 4 4], LS_0000024691fb0f30_0_0, LS_0000024691fb0f30_0_4, LS_0000024691fb0f30_0_8, LS_0000024691fb0f30_0_12;
LS_0000024691fb0f30_1_4 .concat [ 4 4 4 4], LS_0000024691fb0f30_0_16, LS_0000024691fb0f30_0_20, LS_0000024691fb0f30_0_24, LS_0000024691fb0f30_0_28;
L_0000024691fb0f30 .concat [ 16 16 0 0], LS_0000024691fb0f30_1_0, LS_0000024691fb0f30_1_4;
L_0000024691fb1a70 .part L_0000024691faf8b0, 2, 1;
L_0000024691fb0710 .part L_0000024691faf8b0, 1, 1;
L_0000024691fb1f70 .part L_0000024691faf8b0, 0, 1;
LS_0000024691fb08f0_0_0 .concat [ 1 1 1 1], L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170;
LS_0000024691fb08f0_0_4 .concat [ 1 1 1 1], L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170;
LS_0000024691fb08f0_0_8 .concat [ 1 1 1 1], L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170;
LS_0000024691fb08f0_0_12 .concat [ 1 1 1 1], L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170;
LS_0000024691fb08f0_0_16 .concat [ 1 1 1 1], L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170;
LS_0000024691fb08f0_0_20 .concat [ 1 1 1 1], L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170;
LS_0000024691fb08f0_0_24 .concat [ 1 1 1 1], L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170;
LS_0000024691fb08f0_0_28 .concat [ 1 1 1 1], L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170, L_0000024691fb6170;
LS_0000024691fb08f0_1_0 .concat [ 4 4 4 4], LS_0000024691fb08f0_0_0, LS_0000024691fb08f0_0_4, LS_0000024691fb08f0_0_8, LS_0000024691fb08f0_0_12;
LS_0000024691fb08f0_1_4 .concat [ 4 4 4 4], LS_0000024691fb08f0_0_16, LS_0000024691fb08f0_0_20, LS_0000024691fb08f0_0_24, LS_0000024691fb08f0_0_28;
L_0000024691fb08f0 .concat [ 16 16 0 0], LS_0000024691fb08f0_1_0, LS_0000024691fb08f0_1_4;
L_0000024691fb0fd0 .part L_0000024691faf8b0, 2, 1;
L_0000024691faf950 .part L_0000024691faf8b0, 1, 1;
L_0000024691fb0530 .part L_0000024691faf8b0, 0, 1;
LS_0000024691fb0350_0_0 .concat [ 1 1 1 1], L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10;
LS_0000024691fb0350_0_4 .concat [ 1 1 1 1], L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10;
LS_0000024691fb0350_0_8 .concat [ 1 1 1 1], L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10;
LS_0000024691fb0350_0_12 .concat [ 1 1 1 1], L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10;
LS_0000024691fb0350_0_16 .concat [ 1 1 1 1], L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10;
LS_0000024691fb0350_0_20 .concat [ 1 1 1 1], L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10;
LS_0000024691fb0350_0_24 .concat [ 1 1 1 1], L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10;
LS_0000024691fb0350_0_28 .concat [ 1 1 1 1], L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10, L_0000024691fb6b10;
LS_0000024691fb0350_1_0 .concat [ 4 4 4 4], LS_0000024691fb0350_0_0, LS_0000024691fb0350_0_4, LS_0000024691fb0350_0_8, LS_0000024691fb0350_0_12;
LS_0000024691fb0350_1_4 .concat [ 4 4 4 4], LS_0000024691fb0350_0_16, LS_0000024691fb0350_0_20, LS_0000024691fb0350_0_24, LS_0000024691fb0350_0_28;
L_0000024691fb0350 .concat [ 16 16 0 0], LS_0000024691fb0350_1_0, LS_0000024691fb0350_1_4;
L_0000024691fb1cf0 .part L_0000024691faf8b0, 2, 1;
L_0000024691fb0c10 .part L_0000024691faf8b0, 1, 1;
L_0000024691fb1c50 .part L_0000024691faf8b0, 0, 1;
LS_0000024691fb2010_0_0 .concat [ 1 1 1 1], L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050;
LS_0000024691fb2010_0_4 .concat [ 1 1 1 1], L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050;
LS_0000024691fb2010_0_8 .concat [ 1 1 1 1], L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050;
LS_0000024691fb2010_0_12 .concat [ 1 1 1 1], L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050;
LS_0000024691fb2010_0_16 .concat [ 1 1 1 1], L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050;
LS_0000024691fb2010_0_20 .concat [ 1 1 1 1], L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050;
LS_0000024691fb2010_0_24 .concat [ 1 1 1 1], L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050;
LS_0000024691fb2010_0_28 .concat [ 1 1 1 1], L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050, L_0000024691fb7050;
LS_0000024691fb2010_1_0 .concat [ 4 4 4 4], LS_0000024691fb2010_0_0, LS_0000024691fb2010_0_4, LS_0000024691fb2010_0_8, LS_0000024691fb2010_0_12;
LS_0000024691fb2010_1_4 .concat [ 4 4 4 4], LS_0000024691fb2010_0_16, LS_0000024691fb2010_0_20, LS_0000024691fb2010_0_24, LS_0000024691fb2010_0_28;
L_0000024691fb2010 .concat [ 16 16 0 0], LS_0000024691fb2010_1_0, LS_0000024691fb2010_1_4;
L_0000024691fb1070 .part L_0000024691faf8b0, 2, 1;
L_0000024691fb1610 .part L_0000024691faf8b0, 1, 1;
L_0000024691fb1930 .part L_0000024691faf8b0, 0, 1;
LS_0000024691fb14d0_0_0 .concat [ 1 1 1 1], L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530;
LS_0000024691fb14d0_0_4 .concat [ 1 1 1 1], L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530;
LS_0000024691fb14d0_0_8 .concat [ 1 1 1 1], L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530;
LS_0000024691fb14d0_0_12 .concat [ 1 1 1 1], L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530;
LS_0000024691fb14d0_0_16 .concat [ 1 1 1 1], L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530;
LS_0000024691fb14d0_0_20 .concat [ 1 1 1 1], L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530;
LS_0000024691fb14d0_0_24 .concat [ 1 1 1 1], L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530;
LS_0000024691fb14d0_0_28 .concat [ 1 1 1 1], L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530, L_0000024691fb5530;
LS_0000024691fb14d0_1_0 .concat [ 4 4 4 4], LS_0000024691fb14d0_0_0, LS_0000024691fb14d0_0_4, LS_0000024691fb14d0_0_8, LS_0000024691fb14d0_0_12;
LS_0000024691fb14d0_1_4 .concat [ 4 4 4 4], LS_0000024691fb14d0_0_16, LS_0000024691fb14d0_0_20, LS_0000024691fb14d0_0_24, LS_0000024691fb14d0_0_28;
L_0000024691fb14d0 .concat [ 16 16 0 0], LS_0000024691fb14d0_1_0, LS_0000024691fb14d0_1_4;
S_0000024691f80f00 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000024691fa7c50_0 .net "Write_Data", 31 0, v0000024691f729a0_0;  alias, 1 drivers
v0000024691fa95f0_0 .net "addr", 31 0, v0000024691f74020_0;  alias, 1 drivers
v0000024691fa8970_0 .net "clk", 0 0, L_0000024691ef0ea0;  alias, 1 drivers
v0000024691fa8790_0 .net "mem_out", 31 0, v0000024691fa8b50_0;  alias, 1 drivers
v0000024691fa8a10_0 .net "mem_read", 0 0, v0000024691f72400_0;  alias, 1 drivers
v0000024691fa9230_0 .net "mem_write", 0 0, v0000024691f73580_0;  alias, 1 drivers
S_0000024691f81090 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000024691f80f00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000024691fa9050 .array "DataMem", 2047 0, 31 0;
v0000024691fa9870_0 .net "Data_In", 31 0, v0000024691f729a0_0;  alias, 1 drivers
v0000024691fa8b50_0 .var "Data_Out", 31 0;
v0000024691fa8bf0_0 .net "Write_en", 0 0, v0000024691f73580_0;  alias, 1 drivers
v0000024691fa9910_0 .net "addr", 31 0, v0000024691f74020_0;  alias, 1 drivers
v0000024691fa7bb0_0 .net "clk", 0 0, L_0000024691ef0ea0;  alias, 1 drivers
v0000024691fa97d0_0 .var/i "i", 31 0;
S_0000024691f816d0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000024691facad0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024691facb08 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024691facb40 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024691facb78 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024691facbb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024691facbe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024691facc20 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024691facc58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024691facc90 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024691faccc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024691facd00 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024691facd38 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024691facd70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024691facda8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024691facde0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024691face18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024691face50 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024691face88 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024691facec0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024691facef8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024691facf30 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024691facf68 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024691facfa0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024691facfd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024691fad010 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024691fa81f0_0 .net "MEM_ALU_OUT", 31 0, v0000024691f74020_0;  alias, 1 drivers
v0000024691fa9eb0_0 .net "MEM_Data_mem_out", 31 0, v0000024691fa8b50_0;  alias, 1 drivers
v0000024691fa9190_0 .net "MEM_memread", 0 0, v0000024691f72400_0;  alias, 1 drivers
v0000024691fa8010_0 .net "MEM_opcode", 11 0, v0000024691f73ee0_0;  alias, 1 drivers
v0000024691fa92d0_0 .net "MEM_rd_ind", 4 0, v0000024691f72680_0;  alias, 1 drivers
v0000024691fa8510_0 .net "MEM_rd_indzero", 0 0, v0000024691f73f80_0;  alias, 1 drivers
v0000024691fa86f0_0 .net "MEM_regwrite", 0 0, v0000024691f734e0_0;  alias, 1 drivers
v0000024691fa9370_0 .var "WB_ALU_OUT", 31 0;
v0000024691fa9410_0 .var "WB_Data_mem_out", 31 0;
v0000024691fa9af0_0 .var "WB_memread", 0 0;
v0000024691fa80b0_0 .var "WB_rd_ind", 4 0;
v0000024691fa9c30_0 .var "WB_rd_indzero", 0 0;
v0000024691fa8150_0 .var "WB_regwrite", 0 0;
v0000024691fa9cd0_0 .net "clk", 0 0, L_000002469201c690;  1 drivers
v0000024691fa8290_0 .var "hlt", 0 0;
v0000024691fa9550_0 .net "rst", 0 0, v0000024691faf450_0;  alias, 1 drivers
E_0000024691efe0f0 .event posedge, v0000024691f73e40_0, v0000024691fa9cd0_0;
S_0000024691f7f920 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000024691c5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002469201c620 .functor AND 32, v0000024691fa9410_0, L_0000024692025740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002469201c460 .functor NOT 1, v0000024691fa9af0_0, C4<0>, C4<0>, C4<0>;
L_000002469201c4d0 .functor AND 32, v0000024691fa9370_0, L_0000024692025880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002469203bdc0 .functor OR 32, L_000002469201c620, L_000002469201c4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024691fa9730_0 .net "Write_Data_RegFile", 31 0, L_000002469203bdc0;  alias, 1 drivers
v0000024691faa130_0 .net *"_ivl_0", 31 0, L_0000024692025740;  1 drivers
v0000024691fa9e10_0 .net *"_ivl_2", 31 0, L_000002469201c620;  1 drivers
v0000024691faa1d0_0 .net *"_ivl_4", 0 0, L_000002469201c460;  1 drivers
v0000024691fa7b10_0 .net *"_ivl_6", 31 0, L_0000024692025880;  1 drivers
v0000024691faa3b0_0 .net *"_ivl_8", 31 0, L_000002469201c4d0;  1 drivers
v0000024691faa450_0 .net "alu_out", 31 0, v0000024691fa9370_0;  alias, 1 drivers
v0000024691faa6d0_0 .net "mem_out", 31 0, v0000024691fa9410_0;  alias, 1 drivers
v0000024691faa950_0 .net "mem_read", 0 0, v0000024691fa9af0_0;  alias, 1 drivers
LS_0000024692025740_0_0 .concat [ 1 1 1 1], v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0;
LS_0000024692025740_0_4 .concat [ 1 1 1 1], v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0;
LS_0000024692025740_0_8 .concat [ 1 1 1 1], v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0;
LS_0000024692025740_0_12 .concat [ 1 1 1 1], v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0;
LS_0000024692025740_0_16 .concat [ 1 1 1 1], v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0;
LS_0000024692025740_0_20 .concat [ 1 1 1 1], v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0;
LS_0000024692025740_0_24 .concat [ 1 1 1 1], v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0;
LS_0000024692025740_0_28 .concat [ 1 1 1 1], v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0, v0000024691fa9af0_0;
LS_0000024692025740_1_0 .concat [ 4 4 4 4], LS_0000024692025740_0_0, LS_0000024692025740_0_4, LS_0000024692025740_0_8, LS_0000024692025740_0_12;
LS_0000024692025740_1_4 .concat [ 4 4 4 4], LS_0000024692025740_0_16, LS_0000024692025740_0_20, LS_0000024692025740_0_24, LS_0000024692025740_0_28;
L_0000024692025740 .concat [ 16 16 0 0], LS_0000024692025740_1_0, LS_0000024692025740_1_4;
LS_0000024692025880_0_0 .concat [ 1 1 1 1], L_000002469201c460, L_000002469201c460, L_000002469201c460, L_000002469201c460;
LS_0000024692025880_0_4 .concat [ 1 1 1 1], L_000002469201c460, L_000002469201c460, L_000002469201c460, L_000002469201c460;
LS_0000024692025880_0_8 .concat [ 1 1 1 1], L_000002469201c460, L_000002469201c460, L_000002469201c460, L_000002469201c460;
LS_0000024692025880_0_12 .concat [ 1 1 1 1], L_000002469201c460, L_000002469201c460, L_000002469201c460, L_000002469201c460;
LS_0000024692025880_0_16 .concat [ 1 1 1 1], L_000002469201c460, L_000002469201c460, L_000002469201c460, L_000002469201c460;
LS_0000024692025880_0_20 .concat [ 1 1 1 1], L_000002469201c460, L_000002469201c460, L_000002469201c460, L_000002469201c460;
LS_0000024692025880_0_24 .concat [ 1 1 1 1], L_000002469201c460, L_000002469201c460, L_000002469201c460, L_000002469201c460;
LS_0000024692025880_0_28 .concat [ 1 1 1 1], L_000002469201c460, L_000002469201c460, L_000002469201c460, L_000002469201c460;
LS_0000024692025880_1_0 .concat [ 4 4 4 4], LS_0000024692025880_0_0, LS_0000024692025880_0_4, LS_0000024692025880_0_8, LS_0000024692025880_0_12;
LS_0000024692025880_1_4 .concat [ 4 4 4 4], LS_0000024692025880_0_16, LS_0000024692025880_0_20, LS_0000024692025880_0_24, LS_0000024692025880_0_28;
L_0000024692025880 .concat [ 16 16 0 0], LS_0000024692025880_1_0, LS_0000024692025880_1_4;
    .scope S_0000024691f81540;
T_0 ;
    %wait E_0000024691efe670;
    %load/vec4 v0000024691fa68f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024691fa60d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024691fa7930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000024691fa5ef0_0;
    %assign/vec4 v0000024691fa60d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024691f80730;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024691fa6030_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000024691fa6030_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024691fa6030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %load/vec4 v0000024691fa6030_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024691fa6030_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 538116098, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 41220130, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 65013802, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 270532625, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 2389180416, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 576913407, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 577961985, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa72f0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000024691f80be0;
T_2 ;
    %wait E_0000024691efe3f0;
    %load/vec4 v0000024691fa5db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000024691f8ada0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f8ac60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691fa5450_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691fa7750_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691fa5c70_0, 0;
    %assign/vec4 v0000024691fa7070_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024691fa5950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000024691fa6df0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000024691f8ada0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f8ac60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691fa5450_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691fa7750_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691fa5c70_0, 0;
    %assign/vec4 v0000024691fa7070_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000024691fa5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000024691fa7430_0;
    %assign/vec4 v0000024691f8ac60_0, 0;
    %load/vec4 v0000024691fa5f90_0;
    %assign/vec4 v0000024691f8ada0_0, 0;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000024691fa7750_0, 0;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024691fa7070_0, 4, 5;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024691fa7070_0, 4, 5;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000024691fa7430_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000024691fa5c70_0, 0;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000024691fa5450_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000024691fa5450_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000024691fa7430_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000024691fa5450_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024691f805a0;
T_3 ;
    %wait E_0000024691efe670;
    %load/vec4 v0000024691f89040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024691f88f00_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000024691f88f00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024691f88f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691f88fa0, 0, 4;
    %load/vec4 v0000024691f88f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024691f88f00_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024691f88d20_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000024691f88c80_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000024691f88be0_0;
    %load/vec4 v0000024691f88d20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691f88fa0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691f88fa0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024691f805a0;
T_4 ;
    %wait E_0000024691efdef0;
    %load/vec4 v0000024691f88d20_0;
    %load/vec4 v0000024691f88640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000024691f88d20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000024691f88c80_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000024691f88be0_0;
    %assign/vec4 v0000024691f885a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024691f88640_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024691f88fa0, 4;
    %assign/vec4 v0000024691f885a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024691f805a0;
T_5 ;
    %wait E_0000024691efdef0;
    %load/vec4 v0000024691f88d20_0;
    %load/vec4 v0000024691f886e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000024691f88d20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000024691f88c80_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000024691f88be0_0;
    %assign/vec4 v0000024691f888c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024691f886e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024691f88fa0, 4;
    %assign/vec4 v0000024691f888c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024691f805a0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000024691f80a50;
    %jmp t_0;
    .scope S_0000024691f80a50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024691f88500_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000024691f88500_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000024691f88500_0;
    %ix/getv/s 4, v0000024691f88500_0;
    %load/vec4a v0000024691f88fa0, 4;
    %ix/getv/s 4, v0000024691f88500_0;
    %load/vec4a v0000024691f88fa0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024691f88500_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024691f88500_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000024691f805a0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000024691f80410;
T_7 ;
    %wait E_0000024691efdf70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024691f8a9e0_0, 0, 32;
    %load/vec4 v0000024691f89860_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024691f89860_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024691f89ea0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024691f8a9e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000024691f89860_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024691f89860_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024691f89860_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024691f89ea0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024691f8a9e0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000024691f89860_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024691f89860_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024691f89860_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024691f89860_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024691f89860_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024691f89860_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000024691f89ea0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000024691f89ea0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024691f8a9e0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024691f80280;
T_8 ;
    %wait E_0000024691efe670;
    %load/vec4 v0000024691f8df00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024691f8e540_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024691f8f9e0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024691f8f9e0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000024691f8e540_0;
    %load/vec4 v0000024691f8fa80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024691f8e540_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024691f8e540_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024691f8e540_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000024691f8e540_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024691f8e540_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024691f8e540_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024691f80280;
T_9 ;
    %wait E_0000024691efe670;
    %load/vec4 v0000024691f8df00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f8dbe0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000024691f8dd20_0;
    %assign/vec4 v0000024691f8dbe0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024691f7fab0;
T_10 ;
    %wait E_0000024691efdb70;
    %load/vec4 v0000024691f8fd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024691f90020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024691f8fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f8fe40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024691f8eea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024691f8efe0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024691f8e9a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000024691f8eb80_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000024691f8f1c0_0;
    %load/vec4 v0000024691f8f300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000024691f8f440_0;
    %load/vec4 v0000024691f8f300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000024691f8ec20_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000024691f8ee00_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000024691f8f1c0_0;
    %load/vec4 v0000024691f8ed60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000024691f8f440_0;
    %load/vec4 v0000024691f8ed60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f90020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f8fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f8fe40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024691f8eea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f8efe0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000024691f8f080_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f90020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024691f8fc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024691f8fe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f8eea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f8efe0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024691f90020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024691f8fc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f8fe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f8eea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f8efe0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000024691f81220;
T_11 ;
    %wait E_0000024691efc9f0;
    %load/vec4 v0000024691f81bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000024691f839c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f83ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f82ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f81da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f83920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f82c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f828e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f840a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f83e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f82d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f82160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f82700_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f83240_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f822a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f834c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f819e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f83600_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f83a60_0, 0;
    %assign/vec4 v0000024691f831a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000024691f82de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000024691f83f60_0;
    %assign/vec4 v0000024691f831a0_0, 0;
    %load/vec4 v0000024691f82020_0;
    %assign/vec4 v0000024691f83a60_0, 0;
    %load/vec4 v0000024691f81b20_0;
    %assign/vec4 v0000024691f83600_0, 0;
    %load/vec4 v0000024691f83420_0;
    %assign/vec4 v0000024691f819e0_0, 0;
    %load/vec4 v0000024691f827a0_0;
    %assign/vec4 v0000024691f834c0_0, 0;
    %load/vec4 v0000024691f84000_0;
    %assign/vec4 v0000024691f822a0_0, 0;
    %load/vec4 v0000024691f83380_0;
    %assign/vec4 v0000024691f83240_0, 0;
    %load/vec4 v0000024691f82fc0_0;
    %assign/vec4 v0000024691f82700_0, 0;
    %load/vec4 v0000024691f83560_0;
    %assign/vec4 v0000024691f82160_0, 0;
    %load/vec4 v0000024691f81a80_0;
    %assign/vec4 v0000024691f82d40_0, 0;
    %load/vec4 v0000024691f81c60_0;
    %assign/vec4 v0000024691f83e20_0, 0;
    %load/vec4 v0000024691f832e0_0;
    %assign/vec4 v0000024691f840a0_0, 0;
    %load/vec4 v0000024691f81f80_0;
    %assign/vec4 v0000024691f828e0_0, 0;
    %load/vec4 v0000024691f82980_0;
    %assign/vec4 v0000024691f82c00_0, 0;
    %load/vec4 v0000024691f83740_0;
    %assign/vec4 v0000024691f83920_0, 0;
    %load/vec4 v0000024691f83b00_0;
    %assign/vec4 v0000024691f81da0_0, 0;
    %load/vec4 v0000024691f836a0_0;
    %assign/vec4 v0000024691f82ca0_0, 0;
    %load/vec4 v0000024691f82e80_0;
    %assign/vec4 v0000024691f83ce0_0, 0;
    %load/vec4 v0000024691f82660_0;
    %assign/vec4 v0000024691f839c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000024691f839c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f83ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f82ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f81da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f83920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f82c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f828e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f840a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f83e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f82d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f82160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f82700_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f83240_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f822a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f834c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f819e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f83600_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f83a60_0, 0;
    %assign/vec4 v0000024691f831a0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000024691f80d70;
T_12 ;
    %wait E_0000024691efd3b0;
    %load/vec4 v0000024691f8e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000024691f84fa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f84f00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f846e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f841e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f848c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84aa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f85180_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f84d20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f857c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f84a00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f850e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f85040_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000024691f854a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f845a0_0, 0;
    %assign/vec4 v0000024691f85680_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000024691f8f260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000024691f820c0_0;
    %assign/vec4 v0000024691f85680_0, 0;
    %load/vec4 v0000024691f82200_0;
    %assign/vec4 v0000024691f845a0_0, 0;
    %load/vec4 v0000024691f84e60_0;
    %assign/vec4 v0000024691f854a0_0, 0;
    %load/vec4 v0000024691f85360_0;
    %assign/vec4 v0000024691f85040_0, 0;
    %load/vec4 v0000024691f84dc0_0;
    %assign/vec4 v0000024691f850e0_0, 0;
    %load/vec4 v0000024691f84640_0;
    %assign/vec4 v0000024691f84a00_0, 0;
    %load/vec4 v0000024691f823e0_0;
    %assign/vec4 v0000024691f857c0_0, 0;
    %load/vec4 v0000024691f85400_0;
    %assign/vec4 v0000024691f84d20_0, 0;
    %load/vec4 v0000024691f85540_0;
    %assign/vec4 v0000024691f85180_0, 0;
    %load/vec4 v0000024691f84960_0;
    %assign/vec4 v0000024691f84aa0_0, 0;
    %load/vec4 v0000024691f843c0_0;
    %assign/vec4 v0000024691f84c80_0, 0;
    %load/vec4 v0000024691f84500_0;
    %assign/vec4 v0000024691f84280_0, 0;
    %load/vec4 v0000024691f85720_0;
    %assign/vec4 v0000024691f848c0_0, 0;
    %load/vec4 v0000024691f852c0_0;
    %assign/vec4 v0000024691f84820_0, 0;
    %load/vec4 v0000024691f85220_0;
    %assign/vec4 v0000024691f84be0_0, 0;
    %load/vec4 v0000024691f84b40_0;
    %assign/vec4 v0000024691f84780_0, 0;
    %load/vec4 v0000024691f855e0_0;
    %assign/vec4 v0000024691f841e0_0, 0;
    %load/vec4 v0000024691f84320_0;
    %assign/vec4 v0000024691f84140_0, 0;
    %load/vec4 v0000024691f82840_0;
    %assign/vec4 v0000024691f846e0_0, 0;
    %load/vec4 v0000024691f82480_0;
    %assign/vec4 v0000024691f84f00_0, 0;
    %load/vec4 v0000024691f84460_0;
    %assign/vec4 v0000024691f84fa0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000024691f84fa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f84f00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f846e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f841e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f848c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f84aa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f85180_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f84d20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f857c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f84a00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f850e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f85040_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000024691f854a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f845a0_0, 0;
    %assign/vec4 v0000024691f85680_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024691d38450;
T_13 ;
    %wait E_0000024691efd830;
    %load/vec4 v0000024691f76af0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024691f769b0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000024691d382c0;
T_14 ;
    %wait E_0000024691efd170;
    %load/vec4 v0000024691f76410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000024691f762d0_0;
    %pad/u 33;
    %load/vec4 v0000024691f764b0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000024691f767d0_0, 0;
    %assign/vec4 v0000024691f76550_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000024691f762d0_0;
    %pad/u 33;
    %load/vec4 v0000024691f764b0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000024691f767d0_0, 0;
    %assign/vec4 v0000024691f76550_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000024691f762d0_0;
    %pad/u 33;
    %load/vec4 v0000024691f764b0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000024691f767d0_0, 0;
    %assign/vec4 v0000024691f76550_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000024691f762d0_0;
    %pad/u 33;
    %load/vec4 v0000024691f764b0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000024691f767d0_0, 0;
    %assign/vec4 v0000024691f76550_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000024691f762d0_0;
    %pad/u 33;
    %load/vec4 v0000024691f764b0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000024691f767d0_0, 0;
    %assign/vec4 v0000024691f76550_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000024691f762d0_0;
    %pad/u 33;
    %load/vec4 v0000024691f764b0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000024691f767d0_0, 0;
    %assign/vec4 v0000024691f76550_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000024691f764b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000024691f76550_0;
    %load/vec4 v0000024691f764b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024691f762d0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000024691f764b0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000024691f764b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000024691f76550_0, 0;
    %load/vec4 v0000024691f762d0_0;
    %ix/getv 4, v0000024691f764b0_0;
    %shiftl 4;
    %assign/vec4 v0000024691f767d0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000024691f764b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000024691f76550_0;
    %load/vec4 v0000024691f764b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024691f762d0_0;
    %load/vec4 v0000024691f764b0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000024691f764b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000024691f76550_0, 0;
    %load/vec4 v0000024691f762d0_0;
    %ix/getv 4, v0000024691f764b0_0;
    %shiftr 4;
    %assign/vec4 v0000024691f767d0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f76550_0, 0;
    %load/vec4 v0000024691f762d0_0;
    %load/vec4 v0000024691f764b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000024691f767d0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024691f76550_0, 0;
    %load/vec4 v0000024691f764b0_0;
    %load/vec4 v0000024691f762d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000024691f767d0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000024691d39b60;
T_15 ;
    %wait E_0000024691efcd30;
    %load/vec4 v0000024691f73e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000024691f73f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f734e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f73580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691f72400_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000024691f73ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691f72680_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691f729a0_0, 0;
    %assign/vec4 v0000024691f74020_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000024691e96970_0;
    %assign/vec4 v0000024691f74020_0, 0;
    %load/vec4 v0000024691f73b20_0;
    %assign/vec4 v0000024691f729a0_0, 0;
    %load/vec4 v0000024691f740c0_0;
    %assign/vec4 v0000024691f72680_0, 0;
    %load/vec4 v0000024691e80e90_0;
    %assign/vec4 v0000024691f73ee0_0, 0;
    %load/vec4 v0000024691e96bf0_0;
    %assign/vec4 v0000024691f72400_0, 0;
    %load/vec4 v0000024691e7fb30_0;
    %assign/vec4 v0000024691f73580_0, 0;
    %load/vec4 v0000024691f72e00_0;
    %assign/vec4 v0000024691f734e0_0, 0;
    %load/vec4 v0000024691f72900_0;
    %assign/vec4 v0000024691f73f80_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000024691f81090;
T_16 ;
    %wait E_0000024691efdef0;
    %load/vec4 v0000024691fa8bf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000024691fa9870_0;
    %load/vec4 v0000024691fa9910_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa9050, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000024691f81090;
T_17 ;
    %wait E_0000024691efdef0;
    %load/vec4 v0000024691fa9910_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000024691fa9050, 4;
    %assign/vec4 v0000024691fa8b50_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000024691f81090;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024691fa97d0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000024691fa97d0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024691fa97d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa9050, 0, 4;
    %load/vec4 v0000024691fa97d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024691fa97d0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa9050, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa9050, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa9050, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa9050, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa9050, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa9050, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa9050, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa9050, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa9050, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024691fa9050, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000024691f81090;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024691fa97d0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000024691fa97d0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000024691fa97d0_0;
    %load/vec4a v0000024691fa9050, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000024691fa97d0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024691fa97d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024691fa97d0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000024691f816d0;
T_20 ;
    %wait E_0000024691efe0f0;
    %load/vec4 v0000024691fa9550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000024691fa9c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691fa8290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691fa8150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024691fa9af0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024691fa80b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024691fa9410_0, 0;
    %assign/vec4 v0000024691fa9370_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000024691fa81f0_0;
    %assign/vec4 v0000024691fa9370_0, 0;
    %load/vec4 v0000024691fa9eb0_0;
    %assign/vec4 v0000024691fa9410_0, 0;
    %load/vec4 v0000024691fa9190_0;
    %assign/vec4 v0000024691fa9af0_0, 0;
    %load/vec4 v0000024691fa92d0_0;
    %assign/vec4 v0000024691fa80b0_0, 0;
    %load/vec4 v0000024691fa86f0_0;
    %assign/vec4 v0000024691fa8150_0, 0;
    %load/vec4 v0000024691fa8510_0;
    %assign/vec4 v0000024691fa9c30_0, 0;
    %load/vec4 v0000024691fa8010_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000024691fa8290_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000024691c5d800;
T_21 ;
    %wait E_0000024691efcbf0;
    %load/vec4 v0000024691faf270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024691faf630_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000024691faf630_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024691faf630_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000024691d4a010;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024691fae690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024691faf450_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000024691d4a010;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000024691fae690_0;
    %inv;
    %assign/vec4 v0000024691fae690_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000024691d4a010;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./InsertionSort(SiliCore_version)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024691faf450_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024691faf450_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000024691fae4b0_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
