<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p883" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_883{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_883{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_883{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_883{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_883{left:96px;bottom:1035px;letter-spacing:0.14px;}
#t6_883{left:168px;bottom:1035px;letter-spacing:0.2px;word-spacing:-0.03px;}
#t7_883{left:96px;bottom:999px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t8_883{left:96px;bottom:977px;letter-spacing:0.12px;word-spacing:-0.73px;}
#t9_883{left:96px;bottom:956px;letter-spacing:0.13px;word-spacing:-0.78px;}
#ta_883{left:96px;bottom:934px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tb_883{left:96px;bottom:904px;}
#tc_883{left:124px;bottom:904px;letter-spacing:0.13px;word-spacing:-0.48px;}
#td_883{left:96px;bottom:876px;}
#te_883{left:124px;bottom:876px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tf_883{left:124px;bottom:849px;}
#tg_883{left:151px;bottom:849px;letter-spacing:0.13px;word-spacing:-0.47px;}
#th_883{left:124px;bottom:821px;}
#ti_883{left:151px;bottom:821px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tj_883{left:124px;bottom:794px;}
#tk_883{left:151px;bottom:794px;letter-spacing:0.13px;word-spacing:-0.51px;}
#tl_883{left:124px;bottom:766px;}
#tm_883{left:151px;bottom:766px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tn_883{left:96px;bottom:731px;letter-spacing:0.13px;word-spacing:-0.47px;}
#to_883{left:96px;bottom:710px;letter-spacing:0.1px;word-spacing:-0.92px;}
#tp_883{left:96px;bottom:688px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tq_883{left:96px;bottom:667px;letter-spacing:0.1px;word-spacing:-0.45px;}
#tr_883{left:96px;bottom:632px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ts_883{left:96px;bottom:610px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tt_883{left:96px;bottom:589px;letter-spacing:0.1px;word-spacing:-1.08px;}
#tu_883{left:96px;bottom:568px;letter-spacing:0.12px;word-spacing:-0.6px;}
#tv_883{left:96px;bottom:546px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_883{left:96px;bottom:511px;letter-spacing:0.13px;word-spacing:-0.89px;}
#tx_883{left:96px;bottom:490px;letter-spacing:0.1px;word-spacing:-0.43px;}
#ty_883{left:96px;bottom:468px;}
#tz_883{left:96px;bottom:433px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t10_883{left:96px;bottom:412px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t11_883{left:96px;bottom:390px;letter-spacing:0.12px;word-spacing:-0.8px;}
#t12_883{left:96px;bottom:369px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t13_883{left:96px;bottom:334px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t14_883{left:386px;bottom:334px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t15_883{left:96px;bottom:312px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t16_883{left:96px;bottom:291px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t17_883{left:96px;bottom:270px;letter-spacing:0.1px;word-spacing:-0.49px;}
#t18_883{left:96px;bottom:248px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t19_883{left:96px;bottom:227px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_883{left:96px;bottom:181px;letter-spacing:0.14px;}
#t1b_883{left:168px;bottom:181px;letter-spacing:0.19px;word-spacing:-0.01px;}
#t1c_883{left:96px;bottom:145px;letter-spacing:0.13px;word-spacing:-0.8px;}
#t1d_883{left:96px;bottom:123px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t1e_883{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_883{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_883{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_883{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_883{font-size:21px;font-family:Arial-Bold_61q;color:#000;}
.s5_883{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_883{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_883{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts883" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg883Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg883" style="-webkit-user-select: none;"><object width="935" height="1210" data="883/883.svg" type="image/svg+xml" id="pdf883" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_883" class="t s1_883">Software Debug and Performance Resources </span><span id="t2_883" class="t s2_883">428 </span>
<span id="t3_883" class="t s3_883">24593—Rev. 3.41—June 2023 </span><span id="t4_883" class="t s3_883">AMD64 Technology </span>
<span id="t5_883" class="t s4_883">13.3.3 </span><span id="t6_883" class="t s4_883">IBS Execution Sampling </span>
<span id="t7_883" class="t s5_883">Instruction execution performance is measured by tagging an op associated with an instruction. The </span>
<span id="t8_883" class="t s5_883">tagged op joins other ops in a queue waiting to be dispatched and executed. Instructions that decode to </span>
<span id="t9_883" class="t s5_883">more than one op may return different performance data depending upon which op associated with the </span>
<span id="ta_883" class="t s5_883">instruction is tagged. IBS returns the following performance information for each retired tagged op: </span>
<span id="tb_883" class="t s6_883">• </span><span id="tc_883" class="t s5_883">Branch status for branch ops. </span>
<span id="td_883" class="t s6_883">• </span><span id="te_883" class="t s5_883">For a load or store op: </span>
<span id="tf_883" class="t s5_883">- </span><span id="tg_883" class="t s5_883">Whether the load or store missed in the data cache. </span>
<span id="th_883" class="t s5_883">- </span><span id="ti_883" class="t s5_883">Whether the load or store address hit or missed in the TLBs. </span>
<span id="tj_883" class="t s5_883">- </span><span id="tk_883" class="t s5_883">The linear and physical address of the data operand associated with the load or store operation. </span>
<span id="tl_883" class="t s5_883">- </span><span id="tm_883" class="t s5_883">Source information for cache, DRAM, MMIO, or I/O accesses. </span>
<span id="tn_883" class="t s5_883">IBS selects and tags an op at a programmable rate. When enabled by the IBS Execution Control </span>
<span id="to_883" class="t s5_883">Register (IbsOpEn = 1 and IbsOpVal = 0), an internal 27-bit op interval counter increments either once </span>
<span id="tp_883" class="t s5_883">for every core clock cycle, if IbsOpCntCtl is cleared, or once for every dispatched op, if IbsOpCntCtl </span>
<span id="tq_883" class="t s5_883">is set. </span>
<span id="tr_883" class="t s5_883">When the value in bits 26:4 of the op counter equals the value in the IbsOpMaxCnt field of the IBS </span>
<span id="ts_883" class="t s5_883">Execution Control Register, an op is tagged in the next cycle. When the op is retired, the execution </span>
<span id="tt_883" class="t s5_883">status of the op is written to the IBS execution registers, and IbsOpVal bit of the IBS Execution Control </span>
<span id="tu_883" class="t s5_883">Register is set. When this is complete, an interrupt is signaled to the local APIC. The local APIC </span>
<span id="tv_883" class="t s5_883">should be programmed to deliver this interrupt to the processor core. </span>
<span id="tw_883" class="t s5_883">The interrupt service routine must save the performance information stored in IBS execution registers. </span>
<span id="tx_883" class="t s5_883">Software can then initiate another sample by resetting the IbsOpVal bit in the IBS Execution Control </span>
<span id="ty_883" class="t s5_883">Register. </span>
<span id="tz_883" class="t s5_883">Aborted ops do not produce an IBS execution sample. If the tagged op aborts (i.e., does not retire), </span>
<span id="t10_883" class="t s5_883">hardware resets bits 26:7 of the op interval counter to zero, and bits 6:0 to a random value. The op </span>
<span id="t11_883" class="t s5_883">counter continues to increment and another op is selected when the value in bits 26:4 of the op interval </span>
<span id="t12_883" class="t s5_883">counter equals the value in the IbsOpMaxCnt field. </span>
<span id="t13_883" class="t s6_883">Randomization of sampling interval: </span><span id="t14_883" class="t s5_883">A degree of randomization of the sampling interval is </span>
<span id="t15_883" class="t s5_883">necessary to ensure fairness in sampling, especially for loop-intensive code. For execution sampling </span>
<span id="t16_883" class="t s5_883">this must be done by software. This is accomplished when writing the IbsOpCtl register to clear the </span>
<span id="t17_883" class="t s5_883">IbsOpVal bit and initiate a new sampling interval. At that time software can provide a small random </span>
<span id="t18_883" class="t s5_883">number (4-6 bits) in the IbsOpCurCnt field to offset the starting count, thereby randomizing the point </span>
<span id="t19_883" class="t s5_883">at which the count reaches the IbsOpMaxCnt value and triggers a sample. </span>
<span id="t1a_883" class="t s4_883">13.3.4 </span><span id="t1b_883" class="t s4_883">IBS Execution Sampling Registers </span>
<span id="t1c_883" class="t s5_883">The IBS execution sampling registers consist of the control register (IBS Execution Control Register), </span>
<span id="t1d_883" class="t s5_883">the linear address register (IBS Op Linear Address Register), and three execution data registers (IBS </span>
<span id="t1e_883" class="t s7_883">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
