OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 54 270
[INFO GPL-0004] CoreAreaLxLy: 2052 2160
[INFO GPL-0005] CoreAreaUxUy: 97956 97740
[INFO GPL-0006] NumInstances: 16425
[INFO GPL-0007] NumPlaceInstances: 15183
[INFO GPL-0008] NumFixedInstances: 1242
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 15221
[INFO GPL-0011] NumPins: 59532
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 100000 100000
[INFO GPL-0014] CoreAreaLxLy: 2052 2160
[INFO GPL-0015] CoreAreaUxUy: 97956 97740
[INFO GPL-0016] CoreArea: 9166504320
[INFO GPL-0017] NonPlaceInstsArea: 36216720
[INFO GPL-0018] PlaceInstsArea: 3568105080
[INFO GPL-0019] Util(%): 39.08
[INFO GPL-0020] StdInstsArea: 3568105080
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00005025 HPWL: 60989603
[InitialPlace]  Iter: 2 CG residual: 0.00000145 HPWL: 21611476
[InitialPlace]  Iter: 3 CG residual: 0.00000134 HPWL: 21524919
[InitialPlace]  Iter: 4 CG residual: 0.00000203 HPWL: 21534973
[InitialPlace]  Iter: 5 CG residual: 0.00000485 HPWL: 21527731
[INFO GPL-0031] FillerInit: NumGCells: 23240
[INFO GPL-0032] FillerInit: NumGNets: 15221
[INFO GPL-0033] FillerInit: NumGPins: 59532
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 235006
[INFO GPL-0025] IdealBinArea: 391677
[INFO GPL-0026] IdealBinCnt: 23403
[INFO GPL-0027] TotalBinArea: 9166504320
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 750 747
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.99322 HPWL: 5033658
[NesterovSolve] Iter: 10 overflow: 0.987313 HPWL: 7676119
[NesterovSolve] Iter: 20 overflow: 0.986589 HPWL: 8715803
[NesterovSolve] Iter: 30 overflow: 0.986414 HPWL: 9079388
[NesterovSolve] Iter: 40 overflow: 0.986236 HPWL: 9071658
[NesterovSolve] Iter: 50 overflow: 0.986064 HPWL: 8972247
[NesterovSolve] Iter: 60 overflow: 0.986134 HPWL: 8939019
[NesterovSolve] Iter: 70 overflow: 0.986008 HPWL: 8993372
[NesterovSolve] Iter: 80 overflow: 0.985984 HPWL: 9065145
[NesterovSolve] Iter: 90 overflow: 0.986268 HPWL: 9108097
[NesterovSolve] Iter: 100 overflow: 0.986198 HPWL: 9131438
[NesterovSolve] Iter: 110 overflow: 0.98614 HPWL: 9171555
[NesterovSolve] Iter: 120 overflow: 0.986055 HPWL: 9236247
[NesterovSolve] Iter: 130 overflow: 0.986141 HPWL: 9305797
[NesterovSolve] Iter: 140 overflow: 0.985947 HPWL: 9360860
[NesterovSolve] Iter: 150 overflow: 0.985785 HPWL: 9440044
[NesterovSolve] Iter: 160 overflow: 0.985644 HPWL: 9573737
[NesterovSolve] Iter: 170 overflow: 0.984898 HPWL: 9797667
[NesterovSolve] Iter: 180 overflow: 0.983939 HPWL: 10139558
[NesterovSolve] Iter: 190 overflow: 0.982794 HPWL: 10569641
[NesterovSolve] Iter: 200 overflow: 0.981075 HPWL: 11086682
[NesterovSolve] Iter: 210 overflow: 0.978599 HPWL: 11727443
[NesterovSolve] Iter: 220 overflow: 0.974946 HPWL: 12540716
[NesterovSolve] Iter: 230 overflow: 0.968934 HPWL: 13630340
[NesterovSolve] Iter: 240 overflow: 0.960111 HPWL: 15141509
[NesterovSolve] Iter: 250 overflow: 0.94866 HPWL: 17106484
[NesterovSolve] Iter: 260 overflow: 0.934599 HPWL: 19332821
[NesterovSolve] Iter: 270 overflow: 0.920333 HPWL: 21679712
[NesterovSolve] Iter: 280 overflow: 0.900308 HPWL: 24518718
[NesterovSolve] Iter: 290 overflow: 0.877823 HPWL: 28306463
[NesterovSolve] Iter: 300 overflow: 0.851468 HPWL: 31390519
[NesterovSolve] Iter: 310 overflow: 0.821719 HPWL: 35033111
[NesterovSolve] Iter: 320 overflow: 0.78789 HPWL: 38331689
[INFO GPL-0100] worst slack -2.08e-17
[INFO GPL-0103] Weighted 1999 nets.
[NesterovSolve] Iter: 330 overflow: 0.80974 HPWL: 39862882
[NesterovSolve] Iter: 340 overflow: 0.743966 HPWL: 41854111
[NesterovSolve] Iter: 350 overflow: 0.694922 HPWL: 44380056
[NesterovSolve] Iter: 360 overflow: 0.652722 HPWL: 45980481
[INFO GPL-0100] worst slack -6.94e-18
[INFO GPL-0103] Weighted 1998 nets.
[NesterovSolve] Iter: 370 overflow: 0.604087 HPWL: 47204016
[NesterovSolve] Snapshot saved at iter = 370
[NesterovSolve] Iter: 380 overflow: 0.546272 HPWL: 47715452
[INFO GPL-0100] worst slack -6.94e-18
[INFO GPL-0103] Weighted 1999 nets.
[NesterovSolve] Iter: 390 overflow: 0.473347 HPWL: 47161554
[NesterovSolve] Iter: 400 overflow: 0.401112 HPWL: 46395121
[NesterovSolve] Iter: 410 overflow: 0.347687 HPWL: 46236414
[NesterovSolve] Iter: 420 overflow: 0.306466 HPWL: 45880275
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 1998 nets.
[NesterovSolve] Iter: 430 overflow: 0.270127 HPWL: 45757768
[NesterovSolve] Iter: 440 overflow: 0.238429 HPWL: 45588261
[NesterovSolve] Iter: 450 overflow: 0.207411 HPWL: 45542869
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 1999 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 540 540
[INFO GPL-0038] TileCnt: 185 185
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 34225
[INFO GPL-0063] TotalRouteOverflowH2: 38.19091176986694
[INFO GPL-0064] TotalRouteOverflowV2: 0.09090912342071533
[INFO GPL-0065] OverflowTileCnt2: 156
[INFO GPL-0066] 0.5%RC: 1.076997805987635
[INFO GPL-0067] 1.0%RC: 1.0384989029938174
[INFO GPL-0068] 2.0%RC: 1.019259158734174
[INFO GPL-0069] 5.0%RC: 1.0077059951109497
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0577483
[NesterovSolve] Iter: 460 overflow: 0.18047 HPWL: 45572773
[NesterovSolve] Iter: 470 overflow: 0.156748 HPWL: 45616987
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 1999 nets.
[NesterovSolve] Iter: 480 overflow: 0.13651 HPWL: 45720336
[NesterovSolve] Iter: 490 overflow: 0.119181 HPWL: 45807594
[NesterovSolve] Iter: 500 overflow: 0.101334 HPWL: 45907850
[NesterovSolve] Finished with Overflow: 0.098314

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -608874.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -2943.71

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -2943.71

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23319_/CLK ^
  67.89
_23319_/CLK ^
  28.01      0.00      39.87


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23331_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.18                           rst_ni (net)
                  0.77    0.24  100.24 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.68   10.87  111.12 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.77                           _00545_ (net)
                 22.74    0.66  111.78 v _23331_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                111.78   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23331_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         48.62   48.62   library removal time
                                 48.62   data required time
-----------------------------------------------------------------------------
                                 48.62   data required time
                               -111.78   data arrival time
-----------------------------------------------------------------------------
                                 63.16   slack (MET)


Startpoint: _22806_ (negative level-sensitive latch clocked by clk)
Endpoint: _14857_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22806_/CLK (DLLx1_ASAP7_75t_R)
                 10.63   25.57  525.57 ^ _22806_/Q (DLLx1_ASAP7_75t_R)
     1    0.54                           cg_we_global.en_latch (net)
                 10.63    0.00  525.57 ^ _14857_/B (AND2x2_ASAP7_75t_R)
                                525.57   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14857_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.57   data arrival time
-----------------------------------------------------------------------------
                                 25.57   slack (MET)


Startpoint: we_a_i (input port clocked by clk)
Endpoint: _22806_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v we_a_i (in)
    18   15.20                           we_a_i (net)
                  3.78    1.19  101.19 v _14849_/B (OR2x2_ASAP7_75t_R)
                  8.17   20.35  121.54 v _14849_/Y (OR2x2_ASAP7_75t_R)
     1    0.58                           _00000_ (net)
                  8.17    0.00  121.54 v _22806_/D (DLLx1_ASAP7_75t_R)
                                121.54   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22806_/CLK (DLLx1_ASAP7_75t_R)
                          0.28    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                               -121.54   data arrival time
-----------------------------------------------------------------------------
                                121.26   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23330_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.18                           rst_ni (net)
                  0.77    0.24  100.24 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.68   10.87  111.12 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.77                           _00545_ (net)
                 22.90    1.25  112.37 v _23330_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.37   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23330_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.52 1031.52   library recovery time
                               1031.52   data required time
-----------------------------------------------------------------------------
                               1031.52   data required time
                               -112.37   data arrival time
-----------------------------------------------------------------------------
                                919.15   slack (MET)


Startpoint: _19535_ (negative level-sensitive latch clocked by clk)
Endpoint: _14376_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v clk_i (in)
   546  191.87                           clk_i (net)
                         67.80  567.80   time given to startpoint
                 34.82    0.00  567.80 ^ _19535_/D (DLLx1_ASAP7_75t_R)
                211.80  116.09  683.88 ^ _19535_/Q (DLLx1_ASAP7_75t_R)
    33   22.63                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                211.84    1.69  685.58 ^ _14376_/B (AND3x1_ASAP7_75t_R)
                                685.58   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14376_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -685.58   data arrival time
-----------------------------------------------------------------------------
                                314.42   slack (MET)


Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
    11   17.65                           raddr_a_i[1] (net)
                 16.29    5.14  105.14 ^ _07258_/A (AND3x1_ASAP7_75t_R)
               4801.16 1910.71 2015.84 ^ _07258_/Y (AND3x1_ASAP7_75t_R)
   620  507.94                           _07140_ (net)
               4801.53   25.43 2041.27 ^ _07314_/C (AND3x1_ASAP7_75t_R)
               2370.43 1228.79 3270.06 ^ _07314_/Y (AND3x1_ASAP7_75t_R)
   256  250.47                           _07196_ (net)
               2397.70  144.04 3414.10 ^ _12729_/A2 (AO22x1_ASAP7_75t_R)
                 63.57  236.81 3650.92 ^ _12729_/Y (AO22x1_ASAP7_75t_R)
     1    0.57                           _05937_ (net)
                 63.57    0.01 3650.93 ^ _12730_/C (AO221x1_ASAP7_75t_R)
                 66.02   32.82 3683.75 ^ _12730_/Y (AO221x1_ASAP7_75t_R)
     1    0.67                           _05938_ (net)
                 66.02    0.01 3683.76 ^ _12735_/B (OR4x1_ASAP7_75t_R)
                 10.00   26.09 3709.86 ^ _12735_/Y (OR4x1_ASAP7_75t_R)
     1    0.58                           _05943_ (net)
                 10.00    0.01 3709.86 ^ _12745_/A (OR2x2_ASAP7_75t_R)
                  9.34   19.54 3729.41 ^ _12745_/Y (OR2x2_ASAP7_75t_R)
     1    1.06                           _05953_ (net)
                  9.34    0.09 3729.50 ^ _12746_/B1 (AO22x1_ASAP7_75t_R)
                 31.60   29.55 3759.05 ^ _12746_/Y (AO22x1_ASAP7_75t_R)
     1    2.51                           _05954_ (net)
                 31.63    0.57 3759.62 ^ _12747_/C (AO221x1_ASAP7_75t_R)
                 37.40   36.16 3795.78 ^ _12747_/Y (AO221x1_ASAP7_75t_R)
     1    3.13                           _05955_ (net)
                 37.46    0.89 3796.67 ^ _12910_/B (OR4x1_ASAP7_75t_R)
                 60.27   43.55 3840.22 ^ _12910_/Y (OR4x1_ASAP7_75t_R)
     1    6.14                           rdata_a_o[2] (net)
                 60.91    3.49 3843.71 ^ rdata_a_o[2] (out)
                               3843.71   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3843.71   data arrival time
-----------------------------------------------------------------------------
                               -2943.71   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23330_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.18                           rst_ni (net)
                  0.77    0.24  100.24 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.68   10.87  111.12 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.77                           _00545_ (net)
                 22.90    1.25  112.37 v _23330_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.37   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23330_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.52 1031.52   library recovery time
                               1031.52   data required time
-----------------------------------------------------------------------------
                               1031.52   data required time
                               -112.37   data arrival time
-----------------------------------------------------------------------------
                                919.15   slack (MET)


Startpoint: _19535_ (negative level-sensitive latch clocked by clk)
Endpoint: _14376_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v clk_i (in)
   546  191.87                           clk_i (net)
                         67.80  567.80   time given to startpoint
                 34.82    0.00  567.80 ^ _19535_/D (DLLx1_ASAP7_75t_R)
                211.80  116.09  683.88 ^ _19535_/Q (DLLx1_ASAP7_75t_R)
    33   22.63                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                211.84    1.69  685.58 ^ _14376_/B (AND3x1_ASAP7_75t_R)
                                685.58   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14376_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -685.58   data arrival time
-----------------------------------------------------------------------------
                                314.42   slack (MET)


Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
    11   17.65                           raddr_a_i[1] (net)
                 16.29    5.14  105.14 ^ _07258_/A (AND3x1_ASAP7_75t_R)
               4801.16 1910.71 2015.84 ^ _07258_/Y (AND3x1_ASAP7_75t_R)
   620  507.94                           _07140_ (net)
               4801.53   25.43 2041.27 ^ _07314_/C (AND3x1_ASAP7_75t_R)
               2370.43 1228.79 3270.06 ^ _07314_/Y (AND3x1_ASAP7_75t_R)
   256  250.47                           _07196_ (net)
               2397.70  144.04 3414.10 ^ _12729_/A2 (AO22x1_ASAP7_75t_R)
                 63.57  236.81 3650.92 ^ _12729_/Y (AO22x1_ASAP7_75t_R)
     1    0.57                           _05937_ (net)
                 63.57    0.01 3650.93 ^ _12730_/C (AO221x1_ASAP7_75t_R)
                 66.02   32.82 3683.75 ^ _12730_/Y (AO221x1_ASAP7_75t_R)
     1    0.67                           _05938_ (net)
                 66.02    0.01 3683.76 ^ _12735_/B (OR4x1_ASAP7_75t_R)
                 10.00   26.09 3709.86 ^ _12735_/Y (OR4x1_ASAP7_75t_R)
     1    0.58                           _05943_ (net)
                 10.00    0.01 3709.86 ^ _12745_/A (OR2x2_ASAP7_75t_R)
                  9.34   19.54 3729.41 ^ _12745_/Y (OR2x2_ASAP7_75t_R)
     1    1.06                           _05953_ (net)
                  9.34    0.09 3729.50 ^ _12746_/B1 (AO22x1_ASAP7_75t_R)
                 31.60   29.55 3759.05 ^ _12746_/Y (AO22x1_ASAP7_75t_R)
     1    2.51                           _05954_ (net)
                 31.63    0.57 3759.62 ^ _12747_/C (AO221x1_ASAP7_75t_R)
                 37.40   36.16 3795.78 ^ _12747_/Y (AO221x1_ASAP7_75t_R)
     1    3.13                           _05955_ (net)
                 37.46    0.89 3796.67 ^ _12910_/B (OR4x1_ASAP7_75t_R)
                 60.27   43.55 3840.22 ^ _12910_/Y (OR4x1_ASAP7_75t_R)
     1    6.14                           rdata_a_o[2] (net)
                 60.91    3.49 3843.71 ^ rdata_a_o[2] (out)
                               3843.71   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3843.71   data arrival time
-----------------------------------------------------------------------------
                               -2943.71   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.07e-03   1.17e-04   1.25e-06   5.18e-03  61.2%
Combinational          7.62e-04   2.53e-03   7.26e-07   3.29e-03  38.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.83e-03   2.65e-03   1.98e-06   8.48e-03 100.0%
                          68.8%      31.2%       0.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 2719 u^2 30% utilization.
Core area = 9166504320

Elapsed time: 1:58.77[h:]min:sec. CPU time: user 118.58 sys 0.19 (99%). Peak memory: 435812KB.
