Version 3.2 HI-TECH Software Intermediate Code
"414 ../../MRF89_Drv\MRF89XA.h
[v _RxPacket `uc ~T0 @X0 -> 0 `x e ]
"15 ../svc_comm.h
[v _NEG_RESP `(v ~T0 @X0 0 ef1`uc ]
"61 ../svc_uds.c
[c E2781 0 1 .. ]
[n E2781 _BOOL FALSE TRUE  ]
"17 ../svc_comm.h
[v _POS_RESP `(v ~T0 @X0 0 ef1`uc ]
"11 ../main.h
[v _u16Tics `us ~T0 @X0 0 e ]
"12 ../drv_io.h
[v _IO_GetTempMeas `(s ~T0 @X0 0 ef ]
"413 ../../MRF89_Drv\MRF89XA.h
[v _TxPacket `uc ~T0 @X0 -> 0 `x e ]
"33 ../svc_nvm.h
[v _NVM_WriteBlock `(v ~T0 @X0 0 ef1`uc ]
"23
[v _NVM_Task `(v ~T0 @X0 0 ef ]
"79 ../svc_uds.c
[c E2949 0 1 2 3 4 5 .. ]
[n E2949 . NVM_NWDATA NVM_PARAM NVM_PIRDATA NVM_TEMPPROG NVM_ACTNAD NVM_NUM_BLOCKS  ]
"19 ../svc_nvm.h
[v _NVM_BlockStatus `uc ~T0 @X0 -> 0 `x e ]
"22 ../nvm_block_cfg.h
[v _RAM_NWID `uc ~T0 @X0 -> 0 `x e ]
"59
[v _RAM_ACTNAD `uc ~T0 @X0 -> 0 `x e ]
"40
[s S359 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S359 . CTRL NAD1 NAD2 NAD3 NAD4 PIR_TIME ]
"48
[v _RAM_PIRDATA `S359 ~T0 @X0 0 e ]
"424 ../../MRF89_Drv\MRF89XA.h
[v _MRF89XARegisterSet `(v ~T0 @X0 0 ef2`uc`uc ]
"415
[v _MRF89XA_RSSI `uc ~T0 @X0 0 e ]
"13 ../app_RTC.h
[v _RTC_Status `uc ~T0 @X0 0 e ]
"12 ../app_Presence.h
[v _PRS_RoomPresence `(uc ~T0 @X0 0 ef ]
"12 ../app_TempReg.h
[v _REG_GetLevel `(uc ~T0 @X0 0 ef ]
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1847.h
[; <" INDF0 equ 00h ;# ">
"72
[; <" INDF1 equ 01h ;# ">
"92
[; <" PCL equ 02h ;# ">
"112
[; <" STATUS equ 03h ;# ">
"175
[; <" FSR0L equ 04h ;# ">
"195
[; <" FSR0H equ 05h ;# ">
"219
[; <" FSR1L equ 06h ;# ">
"239
[; <" FSR1H equ 07h ;# ">
"259
[; <" BSR equ 08h ;# ">
"311
[; <" WREG equ 09h ;# ">
"331
[; <" PCLATH equ 0Ah ;# ">
"351
[; <" INTCON equ 0Bh ;# ">
"429
[; <" PORTA equ 0Ch ;# ">
"491
[; <" PORTB equ 0Dh ;# ">
"553
[; <" PIR1 equ 011h ;# ">
"615
[; <" PIR2 equ 012h ;# ">
"666
[; <" PIR3 equ 013h ;# ">
"706
[; <" PIR4 equ 014h ;# ">
"732
[; <" TMR0 equ 015h ;# ">
"752
[; <" TMR1 equ 016h ;# ">
"759
[; <" TMR1L equ 016h ;# ">
"779
[; <" TMR1H equ 017h ;# ">
"799
[; <" T1CON equ 018h ;# ">
"871
[; <" T1GCON equ 019h ;# ">
"948
[; <" TMR2 equ 01Ah ;# ">
"968
[; <" PR2 equ 01Bh ;# ">
"988
[; <" T2CON equ 01Ch ;# ">
"1059
[; <" CPSCON0 equ 01Eh ;# ">
"1119
[; <" CPSCON1 equ 01Fh ;# ">
"1165
[; <" TRISA equ 08Ch ;# ">
"1227
[; <" TRISB equ 08Dh ;# ">
"1289
[; <" PIE1 equ 091h ;# ">
"1351
[; <" PIE2 equ 092h ;# ">
"1402
[; <" PIE3 equ 093h ;# ">
"1442
[; <" PIE4 equ 094h ;# ">
"1468
[; <" OPTION_REG equ 095h ;# ">
"1551
[; <" PCON equ 096h ;# ">
"1602
[; <" WDTCON equ 097h ;# ">
"1661
[; <" OSCTUNE equ 098h ;# ">
"1719
[; <" OSCCON equ 099h ;# ">
"1791
[; <" OSCSTAT equ 09Ah ;# ">
"1853
[; <" ADRES equ 09Bh ;# ">
"1860
[; <" ADRESL equ 09Bh ;# ">
"1880
[; <" ADRESH equ 09Ch ;# ">
"1900
[; <" ADCON0 equ 09Dh ;# ">
"1980
[; <" ADCON1 equ 09Eh ;# ">
"2052
[; <" LATA equ 010Ch ;# ">
"2109
[; <" LATB equ 010Dh ;# ">
"2171
[; <" CM1CON0 equ 0111h ;# ">
"2228
[; <" CM1CON1 equ 0112h ;# ">
"2294
[; <" CM2CON0 equ 0113h ;# ">
"2351
[; <" CM2CON1 equ 0114h ;# ">
"2417
[; <" CMOUT equ 0115h ;# ">
"2443
[; <" BORCON equ 0116h ;# ">
"2470
[; <" FVRCON equ 0117h ;# ">
"2546
[; <" DACCON0 equ 0118h ;# ">
"2607
[; <" DACCON1 equ 0119h ;# ">
"2659
[; <" SRCON0 equ 011Ah ;# ">
"2730
[; <" SRCON1 equ 011Bh ;# ">
"2792
[; <" APFCON0 equ 011Dh ;# ">
"2854
[; <" APFCON1 equ 011Eh ;# ">
"2874
[; <" ANSELA equ 018Ch ;# ">
"2926
[; <" ANSELB equ 018Dh ;# ">
"2991
[; <" EEADR equ 0191h ;# ">
"2998
[; <" EEADRL equ 0191h ;# ">
"3018
[; <" EEADRH equ 0192h ;# ">
"3038
[; <" EEDAT equ 0193h ;# ">
"3045
[; <" EEDATL equ 0193h ;# ">
"3050
[; <" EEDATA equ 0193h ;# ">
"3083
[; <" EEDATH equ 0194h ;# ">
"3103
[; <" EECON1 equ 0195h ;# ">
"3165
[; <" EECON2 equ 0196h ;# ">
"3185
[; <" RCREG equ 0199h ;# ">
"3205
[; <" TXREG equ 019Ah ;# ">
"3225
[; <" SP1BRG equ 019Bh ;# ">
"3232
[; <" SP1BRGL equ 019Bh ;# ">
"3237
[; <" SPBRG equ 019Bh ;# ">
"3241
[; <" SPBRGL equ 019Bh ;# ">
"3286
[; <" SP1BRGH equ 019Ch ;# ">
"3291
[; <" SPBRGH equ 019Ch ;# ">
"3324
[; <" RCSTA equ 019Dh ;# ">
"3386
[; <" TXSTA equ 019Eh ;# ">
"3448
[; <" BAUDCON equ 019Fh ;# ">
"3500
[; <" WPUA equ 020Ch ;# ">
"3529
[; <" WPUB equ 020Dh ;# ">
"3599
[; <" SSP1BUF equ 0211h ;# ">
"3604
[; <" SSPBUF equ 0211h ;# ">
"3637
[; <" SSP1ADD equ 0212h ;# ">
"3642
[; <" SSPADD equ 0212h ;# ">
"3675
[; <" SSP1MSK equ 0213h ;# ">
"3680
[; <" SSPMSK equ 0213h ;# ">
"3713
[; <" SSP1STAT equ 0214h ;# ">
"3718
[; <" SSPSTAT equ 0214h ;# ">
"3835
[; <" SSP1CON1 equ 0215h ;# ">
"3840
[; <" SSPCON1 equ 0215h ;# ">
"3844
[; <" SSPCON equ 0215h ;# ">
"4039
[; <" SSP1CON2 equ 0216h ;# ">
"4044
[; <" SSPCON2 equ 0216h ;# ">
"4161
[; <" SSP1CON3 equ 0217h ;# ">
"4166
[; <" SSPCON3 equ 0217h ;# ">
"4283
[; <" SSP2BUF equ 0219h ;# ">
"4303
[; <" SSP2ADD equ 021Ah ;# ">
"4323
[; <" SSP2MSK equ 021Bh ;# ">
"4343
[; <" SSP2STAT equ 021Ch ;# ">
"4405
[; <" SSP2CON1 equ 021Dh ;# ">
"4475
[; <" SSP2CON2 equ 021Eh ;# ">
"4537
[; <" SSP2CON3 equ 021Fh ;# ">
"4599
[; <" CCPR1 equ 0291h ;# ">
"4606
[; <" CCPR1L equ 0291h ;# ">
"4626
[; <" CCPR1H equ 0292h ;# ">
"4646
[; <" CCP1CON equ 0293h ;# ">
"4728
[; <" PWM1CON equ 0294h ;# ">
"4798
[; <" CCP1AS equ 0295h ;# ">
"4803
[; <" ECCP1AS equ 0295h ;# ">
"4960
[; <" PSTR1CON equ 0296h ;# ">
"5004
[; <" CCPR2 equ 0298h ;# ">
"5011
[; <" CCPR2L equ 0298h ;# ">
"5031
[; <" CCPR2H equ 0299h ;# ">
"5051
[; <" CCP2CON equ 029Ah ;# ">
"5133
[; <" PWM2CON equ 029Bh ;# ">
"5203
[; <" CCP2AS equ 029Ch ;# ">
"5208
[; <" ECCP2AS equ 029Ch ;# ">
"5365
[; <" PSTR2CON equ 029Dh ;# ">
"5409
[; <" CCPTMRS equ 029Eh ;# ">
"5414
[; <" CCPTMRS0 equ 029Eh ;# ">
"5583
[; <" CCPR3 equ 0311h ;# ">
"5590
[; <" CCPR3L equ 0311h ;# ">
"5610
[; <" CCPR3H equ 0312h ;# ">
"5630
[; <" CCP3CON equ 0313h ;# ">
"5694
[; <" CCPR4 equ 0318h ;# ">
"5701
[; <" CCPR4L equ 0318h ;# ">
"5721
[; <" CCPR4H equ 0319h ;# ">
"5741
[; <" CCP4CON equ 031Ah ;# ">
"5805
[; <" IOCBP equ 0394h ;# ">
"5875
[; <" IOCBN equ 0395h ;# ">
"5945
[; <" IOCBF equ 0396h ;# ">
"6015
[; <" CLKRCON equ 039Ah ;# ">
"6091
[; <" MDCON equ 039Ch ;# ">
"6142
[; <" MDSRC equ 039Dh ;# ">
"6195
[; <" MDCARL equ 039Eh ;# ">
"6260
[; <" MDCARH equ 039Fh ;# ">
"6325
[; <" TMR4 equ 0415h ;# ">
"6345
[; <" PR4 equ 0416h ;# ">
"6365
[; <" T4CON equ 0417h ;# ">
"6436
[; <" TMR6 equ 041Ch ;# ">
"6456
[; <" PR6 equ 041Dh ;# ">
"6476
[; <" T6CON equ 041Eh ;# ">
"6547
[; <" STATUS_SHAD equ 0FE4h ;# ">
"6579
[; <" WREG_SHAD equ 0FE5h ;# ">
"6599
[; <" BSR_SHAD equ 0FE6h ;# ">
"6619
[; <" PCLATH_SHAD equ 0FE7h ;# ">
"6639
[; <" FSR0L_SHAD equ 0FE8h ;# ">
"6659
[; <" FSR0H_SHAD equ 0FE9h ;# ">
"6679
[; <" FSR1L_SHAD equ 0FEAh ;# ">
"6699
[; <" FSR1H_SHAD equ 0FEBh ;# ">
"6719
[; <" STKPTR equ 0FEDh ;# ">
"6739
[; <" TOSL equ 0FEEh ;# ">
"6759
[; <" TOSH equ 0FEFh ;# ">
"23 ../svc_uds.c
[v _seed `ul ~T0 @X0 1 s ]
"25
[v _UDS_Init `(v ~T0 @X0 1 ef ]
{
[e :U _UDS_Init ]
[f ]
"27
[e :UE 361 ]
}
"29
[v _ROL `(v ~T0 @X0 1 sf1`uc ]
{
[e :U _ROL ]
[v _num `uc ~T0 @X0 1 r1 ]
[f ]
"30
[e $U 363  ]
[e :U 364 ]
{
"31
[e $ ! != & _seed -> -2147483648 `ul -> -> 0 `i `ul 366  ]
{
"32
[e =<< _seed -> 1 `i ]
"33
[e =| _seed -> -> -> 1 `i `l `ul ]
"34
}
[e $U 367  ]
[e :U 366 ]
{
"35
[e =<< _seed -> 1 `i ]
"36
}
[e :U 367 ]
"37
}
[e :U 363 ]
"30
[e $ != -> -- _num -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 364  ]
[e :U 365 ]
"38
[e :UE 362 ]
}
"40
[v _Calc_Key `(v ~T0 @X0 1 sf ]
{
[e :U _Calc_Key ]
[f ]
"41
[e ( _ROL (1 -> -> 7 `i `uc ]
"42
[e = _seed ^ _seed -> -903651036 `ul ]
"43
[e ( _ROL (1 -> -> 5 `i `uc ]
"44
[e = _seed ^ _seed -> -1406003647 `ul ]
"45
[e ( _ROL (1 -> -> 3 `i `uc ]
"46
[e = _seed ^ _seed -> -> 17826066 `l `ul ]
"47
[e ( _ROL (1 -> -> 1 `i `uc ]
"48
[e :UE 368 ]
}
"50
[v _UDS_CompareKey `(uc ~T0 @X0 1 ef ]
{
[e :U _UDS_CompareKey ]
[f ]
"51
[v _s1 `ul ~T0 @X0 1 a ]
"52
[e ( _Calc_Key ..  ]
"56
[e = _s1 | | | << -> *U + &U _RxPacket * -> -> + -> 5 `i -> 3 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux `ul -> 24 `i << -> *U + &U _RxPacket * -> -> + -> 5 `i -> 2 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux `ul -> 16 `i << -> *U + &U _RxPacket * -> -> + -> 5 `i -> 1 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux `ul -> 8 `i -> *U + &U _RxPacket * -> -> -> 5 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux `ul ]
"58
[e $ ! != _seed _s1 370  ]
{
"59
[e = _seed -> -> -> 0 `i `l `ul ]
"60
[e ( _NEG_RESP (1 -> -> 34 `i `uc ]
"61
[e ) -> . `E2781 0 `uc ]
[e $UE 369  ]
"62
}
[e $U 371  ]
[e :U 370 ]
{
"63
[e ( _POS_RESP (1 -> -> 0 `i `uc ]
"64
[e ) -> . `E2781 1 `uc ]
[e $UE 369  ]
"65
}
[e :U 371 ]
"66
[e :UE 369 ]
}
"68
[v _UDS_GetSeed `(v ~T0 @X0 1 ef ]
{
[e :U _UDS_GetSeed ]
[f ]
"69
[e = _seed | << -> _u16Tics `ul -> 16 `i -> -> ( _IO_GetTempMeas ..  `us `ul ]
"70
[e = *U + &U _TxPacket * -> -> + -> 5 `i -> 3 `i `ui `ux -> -> # *U &U _TxPacket `ui `ux -> >> _seed -> 24 `i `uc ]
"71
[e = *U + &U _TxPacket * -> -> + -> 5 `i -> 2 `i `ui `ux -> -> # *U &U _TxPacket `ui `ux -> >> _seed -> 16 `i `uc ]
"72
[e = *U + &U _TxPacket * -> -> + -> 5 `i -> 1 `i `ui `ux -> -> # *U &U _TxPacket `ui `ux -> >> _seed -> 8 `i `uc ]
"73
[e = *U + &U _TxPacket * -> -> + -> 5 `i -> 0 `i `ui `ux -> -> # *U &U _TxPacket `ui `ux -> _seed `uc ]
"74
[e ( _POS_RESP (1 -> -> 4 `i `uc ]
"75
[e :UE 372 ]
}
"77
[v _WriteNVMBlockSync `(v ~T0 @X0 1 sf1`uc ]
{
[e :U _WriteNVMBlockSync ]
[v _block `uc ~T0 @X0 1 r1 ]
[f ]
"78
[e ( _NVM_WriteBlock (1 _block ]
"79
[e $U 374  ]
[e :U 375 ]
{
"80
[e ( _NVM_Task ..  ]
"81
}
[e :U 374 ]
"79
[e $ != & -> *U + &U _NVM_BlockStatus * -> _block `ux -> -> # *U &U _NVM_BlockStatus `ui `ux `i -> 4 `i -> 0 `i 375  ]
[e :U 376 ]
"82
[e :UE 373 ]
}
"84
[v _UDS_WDBID `(v ~T0 @X0 1 ef ]
{
[e :U _UDS_WDBID ]
[f ]
"85
[v _k `uc ~T0 @X0 1 a ]
[v _i `uc ~T0 @X0 1 a ]
[v _j `uc ~T0 @X0 1 a ]
"87
[e = _k -> - -> *U + &U _RxPacket * -> -> -> 0 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux `i -> 5 `i `uc ]
"88
[e $U 379  ]
"89
{
"90
[e :U 380 ]
"91
[e $ ! == -> _k `i -> 5 `i 381  ]
"92
{
"93
[e = *U + &U _RAM_NWID * -> -> -> 0 `i `ui `ux -> -> # *U &U _RAM_NWID `ui `ux *U + &U _RxPacket * -> -> -> 6 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"94
[e = *U + &U _RAM_NWID * -> -> -> 1 `i `ui `ux -> -> # *U &U _RAM_NWID `ui `ux *U + &U _RxPacket * -> -> -> 7 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"95
[e = *U + &U _RAM_NWID * -> -> -> 2 `i `ui `ux -> -> # *U &U _RAM_NWID `ui `ux *U + &U _RxPacket * -> -> -> 8 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"96
[e = *U + &U _RAM_NWID * -> -> -> 3 `i `ui `ux -> -> # *U &U _RAM_NWID `ui `ux *U + &U _RxPacket * -> -> -> 9 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"97
[e = *U + &U _RAM_NWID * -> -> -> 4 `i `ui `ux -> -> # *U &U _RAM_NWID `ui `ux *U + &U _RxPacket * -> -> -> 10 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"98
[e ( _WriteNVMBlockSync (1 -> . `E2949 0 `uc ]
"99
[e ( _POS_RESP (1 -> -> 0 `i `uc ]
"100
}
[e :U 381 ]
"101
[e $U 378  ]
"102
[e :U 382 ]
"103
[e $ ! == -> _k `i -> 1 `i 383  ]
{
"104
[e = *U + &U _RAM_ACTNAD * -> -> -> 0 `i `ui `ux -> -> # *U &U _RAM_ACTNAD `ui `ux *U + &U _RxPacket * -> -> -> 6 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"105
[e ( _WriteNVMBlockSync (1 -> . `E2949 4 `uc ]
"106
[e ( _POS_RESP (1 -> -> 0 `i `uc ]
"107
}
[e :U 383 ]
"108
[e $U 378  ]
"109
[e :U 384 ]
"110
[e $ ! == -> _k `i -> 6 `i 385  ]
{
"111
[e = . _RAM_PIRDATA 0 *U + &U _RxPacket * -> -> -> 6 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"112
[e = . _RAM_PIRDATA 1 *U + &U _RxPacket * -> -> -> 7 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"113
[e = . _RAM_PIRDATA 2 *U + &U _RxPacket * -> -> -> 8 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"114
[e = . _RAM_PIRDATA 3 *U + &U _RxPacket * -> -> -> 9 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"115
[e = . _RAM_PIRDATA 4 *U + &U _RxPacket * -> -> -> 10 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"116
[e = . _RAM_PIRDATA 5 *U + &U _RxPacket * -> -> -> 11 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"117
[e ( _WriteNVMBlockSync (1 -> . `E2949 2 `uc ]
"118
[e ( _POS_RESP (1 -> -> 0 `i `uc ]
"119
}
[e :U 385 ]
"120
[e $U 378  ]
"121
[e :U 386 ]
"122
[e $ ! == -> _k `i -> 2 `i 387  ]
{
"123
[e ( _MRF89XARegisterSet (2 , *U + &U _RxPacket * -> -> -> 6 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux *U + &U _RxPacket * -> -> -> 7 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux ]
"124
[e ( _POS_RESP (1 -> -> 0 `i `uc ]
"125
}
[e :U 387 ]
"126
[e $U 378  ]
"127
}
[e $U 378  ]
"88
[e :U 379 ]
[e [\ *U + &U _RxPacket * -> -> -> 5 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux , $ -> -> 2 `i `uc 380
 , $ -> -> 3 `i `uc 382
 , $ -> -> 4 `i `uc 384
 , $ -> -> 240 `i `uc 386
 378 ]
"127
[e :U 378 ]
"128
[e :UE 377 ]
}
"130
[v _UDS_RDBID `(v ~T0 @X0 1 ef ]
{
[e :U _UDS_RDBID ]
[f ]
"131
[v _k `us ~T0 @X0 1 a ]
"133
[e $U 390  ]
{
"134
[e :U 391 ]
"136
[e = *U + &U _TxPacket * -> -> + -> 5 `i -> 0 `i `ui `ux -> -> # *U &U _TxPacket `ui `ux -> -> 1 `i `uc ]
"137
[e = *U + &U _TxPacket * -> -> + -> 5 `i -> 1 `i `ui `ux -> -> # *U &U _TxPacket `ui `ux _MRF89XA_RSSI ]
"139
[e = _k -> | -> 2 `i -> 4 `i `us ]
"140
[e $ ! != & -> _RTC_Status `i -> 1 `i -> 0 `i 392  ]
{
"141
[e =| _k -> -> 1 `i `us ]
"142
}
[e :U 392 ]
"144
[e = *U + &U _TxPacket * -> -> + -> 5 `i -> 2 `i `ui `ux -> -> # *U &U _TxPacket `ui `ux -> >> -> _k `ui -> 8 `i `uc ]
"145
[e = *U + &U _TxPacket * -> -> + -> 5 `i -> 3 `i `ui `ux -> -> # *U &U _TxPacket `ui `ux -> _k `uc ]
"146
[e ( _POS_RESP (1 -> -> 4 `i `uc ]
"147
[e $U 389  ]
"149
[e :U 393 ]
"150
[e = _k -> ( _IO_GetTempMeas ..  `us ]
"151
[e = *U + &U _TxPacket * -> -> + -> 5 `i -> 0 `i `ui `ux -> -> # *U &U _TxPacket `ui `ux -> >> -> _k `ui -> 8 `i `uc ]
"152
[e = *U + &U _TxPacket * -> -> + -> 5 `i -> 1 `i `ui `ux -> -> # *U &U _TxPacket `ui `ux -> _k `uc ]
"153
[e = *U + &U _TxPacket * -> -> + -> 5 `i -> 2 `i `ui `ux -> -> # *U &U _TxPacket `ui `ux ( _PRS_RoomPresence ..  ]
"154
[e = *U + &U _TxPacket * -> -> + -> 5 `i -> 3 `i `ui `ux -> -> # *U &U _TxPacket `ui `ux ( _REG_GetLevel ..  ]
"155
[e ( _POS_RESP (1 -> -> 4 `i `uc ]
"156
[e $U 389  ]
"157
}
[e $U 389  ]
"133
[e :U 390 ]
[e [\ *U + &U _RxPacket * -> -> -> 5 `i `ui `ux -> -> # *U &U _RxPacket `ui `ux , $ -> -> 1 `i `uc 391
 , $ -> -> 5 `i `uc 393
 389 ]
"157
[e :U 389 ]
"158
[e :UE 388 ]
}
