\hypertarget{union__hw__ftm__invctrl}{}\section{\+\_\+hw\+\_\+ftm\+\_\+invctrl Union Reference}
\label{union__hw__ftm__invctrl}\index{\+\_\+hw\+\_\+ftm\+\_\+invctrl@{\+\_\+hw\+\_\+ftm\+\_\+invctrl}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+I\+N\+V\+C\+T\+RL -\/ F\+TM Inverting Control (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__invctrl_1_1__hw__ftm__invctrl__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+invctrl\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__invctrl_ae19557b1f0f3953c5ac959e6b7e960b6}{}\label{union__hw__ftm__invctrl_ae19557b1f0f3953c5ac959e6b7e960b6}

\item 
struct \hyperlink{struct__hw__ftm__invctrl_1_1__hw__ftm__invctrl__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+invctrl\+::\+\_\+hw\+\_\+ftm\+\_\+invctrl\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__invctrl_a287b8c336401635f02af06dbb8c61a85}{}\label{union__hw__ftm__invctrl_a287b8c336401635f02af06dbb8c61a85}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+I\+N\+V\+C\+T\+RL -\/ F\+TM Inverting Control (RW) 

Reset value\+: 0x00000000U

This register controls when the channel (n) output becomes the channel (n+1) output, and channel (n+1) output becomes the channel (n) output. Each I\+N\+Vm\+EN bit enables the inverting operation for the corresponding pair channels m. This register has a write buffer. The I\+N\+Vm\+EN bit is updated by the I\+N\+V\+C\+T\+RL register synchronization. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
