{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530757061197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530757061202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 04 23:17:41 2018 " "Processing started: Wed Jul 04 23:17:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530757061202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757061202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757061202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530757061809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530757061809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outvalue.v 1 1 " "Found 1 design units, including 1 entities, in source file outvalue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Outvalue " "Found entity 1: Outvalue" {  } { { "OutValue.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/OutValue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072859 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1530757072864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions.v 1 1 " "Found 1 design units, including 1 entities, in source file instructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instructions " "Found entity 1: Instructions" {  } { { "Instructions.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Instructions.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt HALT Control.v(5) " "Verilog HDL Declaration information at Control.v(5): object \"Halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "Control.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1530757072879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file branchcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchControl " "Found entity 1: BranchControl" {  } { { "BranchControl.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/BranchControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.v 1 1 " "Found 1 design units, including 1 entities, in source file banco.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco " "Found entity 1: Banco" {  } { { "Banco.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Banco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inout.v 1 1 " "Found 1 design units, including 1 entities, in source file inout.v" { { "Info" "ISGN_ENTITY_NAME" "1 InOut " "Found entity 1: InOut" {  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender14.v 1 1 " "Found 1 design units, including 1 entities, in source file extender14.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender14 " "Found entity 1: Extender14" {  } { { "Extender14.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Extender14.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayf.v 1 1 " "Found 1 design units, including 1 entities, in source file displayf.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayF " "Found entity 1: DisplayF" {  } { { "DisplayF.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/DisplayF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.v 1 1 " "Found 1 design units, including 1 entities, in source file temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temp " "Found entity 1: Temp" {  } { { "Temp.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Temp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757072919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757072919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530757072966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp Temp:t1 " "Elaborating entity \"Temp\" for hierarchy \"Temp:t1\"" {  } { { "Processador.v" "t1" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Temp.v(11) " "Verilog HDL assignment warning at Temp.v(11): truncated value with size 32 to match size of target (26)" {  } { { "Temp.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Temp.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530757073003 "|Processador|Temp:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:bc " "Elaborating entity \"Control\" for hierarchy \"Control:bc\"" {  } { { "Processador.v" "bc" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073068 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.v(37) " "Verilog HDL Case Statement warning at Control.v(37): incomplete case statement has no default case item" {  } { { "Control.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Control.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1530757073069 "|Processador|Control:bc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instructions Instructions:bi " "Elaborating entity \"Instructions\" for hierarchy \"Instructions:bi\"" {  } { { "Processador.v" "bi" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073086 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ramInstrucoes.data_a 0 Instructions.v(6) " "Net \"ramInstrucoes.data_a\" at Instructions.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instructions.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Instructions.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530757073093 "|Processador|Instructions:bi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ramInstrucoes.waddr_a 0 Instructions.v(6) " "Net \"ramInstrucoes.waddr_a\" at Instructions.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instructions.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Instructions.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530757073093 "|Processador|Instructions:bi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ramInstrucoes.we_a 0 Instructions.v(6) " "Net \"ramInstrucoes.we_a\" at Instructions.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instructions.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Instructions.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530757073093 "|Processador|Instructions:bi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco Banco:bb " "Elaborating entity \"Banco\" for hierarchy \"Banco:bb\"" {  } { { "Processador.v" "bb" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:balu " "Elaborating entity \"ula\" for hierarchy \"ula:balu\"" {  } { { "Processador.v" "balu" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:mR " "Elaborating entity \"MUX\" for hierarchy \"MUX:mR\"" {  } { { "Processador.v" "mR" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:bRAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:bRAM\"" {  } { { "Processador.v" "bRAM" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:bExtender " "Elaborating entity \"Extender\" for hierarchy \"Extender:bExtender\"" {  } { { "Processador.v" "bExtender" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:bPC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:bPC\"" {  } { { "Processador.v" "bPC" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ProgramCounter.v(15) " "Verilog HDL assignment warning at ProgramCounter.v(15): truncated value with size 32 to match size of target (11)" {  } { { "ProgramCounter.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ProgramCounter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530757073226 "|Processador|ProgramCounter:bPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchControl BranchControl:bBC " "Elaborating entity \"BranchControl\" for hierarchy \"BranchControl:bBC\"" {  } { { "Processador.v" "bBC" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 BranchControl.v(11) " "Verilog HDL assignment warning at BranchControl.v(11): truncated value with size 32 to match size of target (11)" {  } { { "BranchControl.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/BranchControl.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530757073244 "|Processador|BranchControl:bBC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 11 BranchControl.v(14) " "Verilog HDL assignment warning at BranchControl.v(14): truncated value with size 26 to match size of target (11)" {  } { { "BranchControl.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/BranchControl.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530757073244 "|Processador|BranchControl:bBC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 BranchControl.v(17) " "Verilog HDL assignment warning at BranchControl.v(17): truncated value with size 32 to match size of target (11)" {  } { { "BranchControl.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/BranchControl.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530757073244 "|Processador|BranchControl:bBC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InOut InOut:bIO " "Elaborating entity \"InOut\" for hierarchy \"InOut:bIO\"" {  } { { "Processador.v" "bIO" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073286 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data InOut.v(16) " "Verilog HDL Always Construct warning at InOut.v(16): inferring latch(es) for variable \"Data\", which holds its previous value in one or more paths through the always construct" {  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530757073287 "|Processador|InOut:bIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\] InOut.v(20) " "Inferred latch for \"Data\[0\]\" at InOut.v(20)" {  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757073287 "|Processador|InOut:bIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\] InOut.v(20) " "Inferred latch for \"Data\[1\]\" at InOut.v(20)" {  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757073289 "|Processador|InOut:bIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\] InOut.v(20) " "Inferred latch for \"Data\[2\]\" at InOut.v(20)" {  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757073289 "|Processador|InOut:bIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\] InOut.v(20) " "Inferred latch for \"Data\[3\]\" at InOut.v(20)" {  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757073289 "|Processador|InOut:bIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\] InOut.v(20) " "Inferred latch for \"Data\[4\]\" at InOut.v(20)" {  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757073289 "|Processador|InOut:bIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\] InOut.v(20) " "Inferred latch for \"Data\[5\]\" at InOut.v(20)" {  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757073289 "|Processador|InOut:bIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\] InOut.v(20) " "Inferred latch for \"Data\[6\]\" at InOut.v(20)" {  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757073289 "|Processador|InOut:bIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\] InOut.v(20) " "Inferred latch for \"Data\[7\]\" at InOut.v(20)" {  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757073289 "|Processador|InOut:bIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\] InOut.v(20) " "Inferred latch for \"Data\[8\]\" at InOut.v(20)" {  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757073289 "|Processador|InOut:bIO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\] InOut.v(20) " "Inferred latch for \"Data\[9\]\" at InOut.v(20)" {  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757073289 "|Processador|InOut:bIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD InOut:bIO\|BCD:bBCD2 " "Elaborating entity \"BCD\" for hierarchy \"InOut:bIO\|BCD:bBCD2\"" {  } { { "InOut.v" "bBCD2" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(26) " "Verilog HDL assignment warning at BCD.v(26): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/BCD.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530757073305 "|Processador|InOut:bIO|BCD:bBCD2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(24) " "Verilog HDL assignment warning at BCD.v(24): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/BCD.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530757073306 "|Processador|InOut:bIO|BCD:bBCD2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayF InOut:bIO\|DisplayF:vD1 " "Elaborating entity \"DisplayF\" for hierarchy \"InOut:bIO\|DisplayF:vD1\"" {  } { { "InOut.v" "vD1" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757073331 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Banco:bb\|regs " "RAM logic \"Banco:bb\|regs\" is uninferred due to asynchronous read logic" {  } { { "Banco.v" "regs" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Banco.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1530757074701 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:bRAM\|ramD " "RAM logic \"RAM:bRAM\|ramD\" is uninferred due to asynchronous read logic" {  } { { "RAM.v" "ramD" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/RAM.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1530757074701 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1530757074701 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/db/Processador.ram0_Instructions_ace9d50a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/db/Processador.ram0_Instructions_ace9d50a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1530757074704 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ula:balu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ula:balu\|Mult0\"" {  } { { "ula.v" "Mult0" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ula.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530757076003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ula:balu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ula:balu\|Div0\"" {  } { { "ula.v" "Div0" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ula.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530757076003 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ula:balu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ula:balu\|Mod0\"" {  } { { "ula.v" "Mod0" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ula.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530757076003 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1530757076003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula:balu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ula:balu\|lpm_mult:Mult0\"" {  } { { "ula.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ula.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757076202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula:balu\|lpm_mult:Mult0 " "Instantiated megafunction \"ula:balu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076202 ""}  } { { "ula.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ula.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530757076202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757076282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757076282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula:balu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ula:balu\|lpm_divide:Div0\"" {  } { { "ula.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ula.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757076962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula:balu\|lpm_divide:Div0 " "Instantiated megafunction \"ula:balu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757076962 ""}  } { { "ula.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ula.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530757076962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757077025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757077025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757077059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757077059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757077167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757077167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757077412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757077412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757077496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757077496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula:balu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ula:balu\|lpm_divide:Mod0\"" {  } { { "ula.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ula.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757077552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula:balu\|lpm_divide:Mod0 " "Instantiated megafunction \"ula:balu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757077552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757077552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757077552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530757077552 ""}  } { { "ula.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ula.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530757077552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530757077612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757077612 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula:balu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ula:balu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ula.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ula.v" 14 -1 0 } } { "Processador.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530757077854 "|Processador|ula:balu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula:balu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ula:balu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ula.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ula.v" 14 -1 0 } } { "Processador.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 22 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530757077854 "|Processador|ula:balu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1530757077854 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1530757077854 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1530757078742 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1530757078777 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1530757078777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InOut:bIO\|Data\[6\] " "Latch InOut:bIO\|Data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:bPC\|PCValue\[3\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:bPC\|PCValue\[3\]" {  } { { "ProgramCounter.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ProgramCounter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530757078791 ""}  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530757078791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InOut:bIO\|Data\[5\] " "Latch InOut:bIO\|Data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:bPC\|PCValue\[3\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:bPC\|PCValue\[3\]" {  } { { "ProgramCounter.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ProgramCounter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530757078791 ""}  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530757078791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InOut:bIO\|Data\[4\] " "Latch InOut:bIO\|Data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:bPC\|PCValue\[3\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:bPC\|PCValue\[3\]" {  } { { "ProgramCounter.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ProgramCounter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530757078791 ""}  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530757078791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InOut:bIO\|Data\[3\] " "Latch InOut:bIO\|Data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:bPC\|PCValue\[3\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:bPC\|PCValue\[3\]" {  } { { "ProgramCounter.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ProgramCounter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530757078791 ""}  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530757078791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InOut:bIO\|Data\[2\] " "Latch InOut:bIO\|Data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:bPC\|PCValue\[3\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:bPC\|PCValue\[3\]" {  } { { "ProgramCounter.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ProgramCounter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530757078792 ""}  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530757078792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InOut:bIO\|Data\[1\] " "Latch InOut:bIO\|Data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:bPC\|PCValue\[3\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:bPC\|PCValue\[3\]" {  } { { "ProgramCounter.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ProgramCounter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530757078792 ""}  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530757078792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "InOut:bIO\|Data\[0\] " "Latch InOut:bIO\|Data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:bPC\|PCValue\[3\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:bPC\|PCValue\[3\]" {  } { { "ProgramCounter.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/ProgramCounter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530757078792 ""}  } { { "InOut.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/InOut.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530757078792 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[0\] VCC " "Pin \"Hex3\[0\]\" is stuck at VCC" {  } { { "Processador.v" "" { Text "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530757082180 "|Processador|Hex3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530757082180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530757082507 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530757088384 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.map.smsg " "Generated suppressed messages file D:/Onedrive Unifesp/OneDrive - unifesp.br/Faculdade/Laboratorio AOC/FiboRes2/ApresentacaoFibonnaci3_restored/Processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757088530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530757089151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530757089151 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3733 " "Implemented 3733 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530757089548 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530757089548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3681 " "Implemented 3681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530757089548 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1530757089548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530757089548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530757089603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 04 23:18:09 2018 " "Processing ended: Wed Jul 04 23:18:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530757089603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530757089603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530757089603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530757089603 ""}
