<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4335' type='4320'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11968'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11976'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='26546'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='92'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='267679' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='267679' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='267731' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='267731' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1720'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5046' c='_ZL17hasUndefRegUpdatejjb'/>
