Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb  4 17:26:37 2020
| Host         : ALYSSAUNGERER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u0/clk_out_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u2/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.727        0.000                      0                  110        0.139        0.000                      0                  110        3.000        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
mmcm_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mmcm_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.062        0.000                      0                   67        0.139        0.000                      0                   67       19.500        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   5.727        0.000                      0                   43        0.280        0.000                      0                   43        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mmcm_inst/inst/clk_in1
  To Clock:  mmcm_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.062ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.890ns (20.275%)  route 3.500ns (79.725%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.624    -2.346    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518    -1.828 f  D1/display/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.983    -0.845    D1/display/Q[4]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124    -0.721 f  D1/display/HS_i_3/O
                         net (fo=3, routed)           1.140     0.419    D1/display/HS_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     0.543 r  D1/display/hcounter[10]_i_3/O
                         net (fo=2, routed)           0.444     0.987    D1/display/hcounter[10]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     1.111 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.933     2.044    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  D1/display/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.508    37.125    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/hcounter_reg[2]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                 35.062    

Slack (MET) :             35.062ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.890ns (20.275%)  route 3.500ns (79.725%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.624    -2.346    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518    -1.828 f  D1/display/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.983    -0.845    D1/display/Q[4]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124    -0.721 f  D1/display/HS_i_3/O
                         net (fo=3, routed)           1.140     0.419    D1/display/HS_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     0.543 r  D1/display/hcounter[10]_i_3/O
                         net (fo=2, routed)           0.444     0.987    D1/display/hcounter[10]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     1.111 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.933     2.044    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  D1/display/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.508    37.125    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/hcounter_reg[3]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                 35.062    

Slack (MET) :             35.062ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.890ns (20.275%)  route 3.500ns (79.725%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 37.125 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.624    -2.346    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518    -1.828 f  D1/display/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.983    -0.845    D1/display/Q[4]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124    -0.721 f  D1/display/HS_i_3/O
                         net (fo=3, routed)           1.140     0.419    D1/display/HS_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     0.543 r  D1/display/hcounter[10]_i_3/O
                         net (fo=2, routed)           0.444     0.987    D1/display/hcounter[10]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     1.111 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.933     2.044    D1/display/hcounter[10]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  D1/display/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.508    37.125    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/hcounter_reg[5]/C
                         clock pessimism              0.507    37.632    
                         clock uncertainty           -0.098    37.535    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.429    37.106    D1/display/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.106    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                 35.062    

Slack (MET) :             35.103ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.890ns (20.471%)  route 3.458ns (79.529%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 37.124 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.624    -2.346    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518    -1.828 f  D1/display/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.983    -0.845    D1/display/Q[4]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124    -0.721 f  D1/display/HS_i_3/O
                         net (fo=3, routed)           1.140     0.419    D1/display/HS_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     0.543 r  D1/display/hcounter[10]_i_3/O
                         net (fo=2, routed)           0.444     0.987    D1/display/hcounter[10]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     1.111 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.891     2.002    D1/display/hcounter[10]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  D1/display/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.507    37.124    D1/display/CLK
    SLICE_X1Y28          FDRE                                         r  D1/display/hcounter_reg[0]/C
                         clock pessimism              0.507    37.631    
                         clock uncertainty           -0.098    37.534    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    37.105    D1/display/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -2.002    
  -------------------------------------------------------------------
                         slack                                 35.103    

Slack (MET) :             35.103ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.890ns (20.471%)  route 3.458ns (79.529%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 37.124 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.624    -2.346    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518    -1.828 f  D1/display/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.983    -0.845    D1/display/Q[4]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124    -0.721 f  D1/display/HS_i_3/O
                         net (fo=3, routed)           1.140     0.419    D1/display/HS_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     0.543 r  D1/display/hcounter[10]_i_3/O
                         net (fo=2, routed)           0.444     0.987    D1/display/hcounter[10]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     1.111 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.891     2.002    D1/display/hcounter[10]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  D1/display/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.507    37.124    D1/display/CLK
    SLICE_X1Y28          FDRE                                         r  D1/display/hcounter_reg[1]/C
                         clock pessimism              0.507    37.631    
                         clock uncertainty           -0.098    37.534    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    37.105    D1/display/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -2.002    
  -------------------------------------------------------------------
                         slack                                 35.103    

Slack (MET) :             35.268ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.890ns (21.653%)  route 3.220ns (78.347%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 37.124 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.624    -2.346    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518    -1.828 f  D1/display/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.983    -0.845    D1/display/Q[4]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124    -0.721 f  D1/display/HS_i_3/O
                         net (fo=3, routed)           1.140     0.419    D1/display/HS_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     0.543 r  D1/display/hcounter[10]_i_3/O
                         net (fo=2, routed)           0.444     0.987    D1/display/hcounter[10]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     1.111 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.654     1.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.507    37.124    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[10]/C
                         clock pessimism              0.530    37.654    
                         clock uncertainty           -0.098    37.557    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    37.033    D1/display/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         37.033    
                         arrival time                          -1.764    
  -------------------------------------------------------------------
                         slack                                 35.268    

Slack (MET) :             35.268ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.890ns (21.653%)  route 3.220ns (78.347%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 37.124 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.624    -2.346    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518    -1.828 f  D1/display/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.983    -0.845    D1/display/Q[4]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124    -0.721 f  D1/display/HS_i_3/O
                         net (fo=3, routed)           1.140     0.419    D1/display/HS_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     0.543 r  D1/display/hcounter[10]_i_3/O
                         net (fo=2, routed)           0.444     0.987    D1/display/hcounter[10]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     1.111 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.654     1.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.507    37.124    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
                         clock pessimism              0.530    37.654    
                         clock uncertainty           -0.098    37.557    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    37.033    D1/display/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.033    
                         arrival time                          -1.764    
  -------------------------------------------------------------------
                         slack                                 35.268    

Slack (MET) :             35.268ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.890ns (21.653%)  route 3.220ns (78.347%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 37.124 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.624    -2.346    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518    -1.828 f  D1/display/hcounter_reg[4]/Q
                         net (fo=8, routed)           0.983    -0.845    D1/display/Q[4]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.124    -0.721 f  D1/display/HS_i_3/O
                         net (fo=3, routed)           1.140     0.419    D1/display/HS_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     0.543 r  D1/display/hcounter[10]_i_3/O
                         net (fo=2, routed)           0.444     0.987    D1/display/hcounter[10]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     1.111 r  D1/display/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.654     1.764    D1/display/hcounter[10]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.507    37.124    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[8]/C
                         clock pessimism              0.530    37.654    
                         clock uncertainty           -0.098    37.557    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    37.033    D1/display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         37.033    
                         arrival time                          -1.764    
  -------------------------------------------------------------------
                         slack                                 35.268    

Slack (MET) :             35.278ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.126ns (27.717%)  route 2.937ns (72.283%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns = ( 37.123 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.624    -2.346    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518    -1.828 f  D1/display/hcounter_reg[10]/Q
                         net (fo=10, routed)          0.846    -0.982    D1/display/Q[10]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.152    -0.830 r  D1/display/HS_i_2/O
                         net (fo=2, routed)           0.734    -0.096    D1/display/HS_i_2_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I1_O)        0.332     0.236 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.263     0.499    D1/display/vcounter[10]_i_5_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.124     0.623 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          1.094     1.717    D1/display/vcounter[10]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  D1/display/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.506    37.123    D1/display/CLK
    SLICE_X6Y30          FDRE                                         r  D1/display/vcounter_reg[0]/C
                         clock pessimism              0.493    37.616    
                         clock uncertainty           -0.098    37.519    
    SLICE_X6Y30          FDRE (Setup_fdre_C_R)       -0.524    36.995    D1/display/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         36.995    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                 35.278    

Slack (MET) :             35.278ns  (required time - arrival time)
  Source:                 D1/display/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.126ns (27.717%)  route 2.937ns (72.283%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns = ( 37.123 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.624    -2.346    D1/display/CLK
    SLICE_X2Y28          FDRE                                         r  D1/display/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518    -1.828 f  D1/display/hcounter_reg[10]/Q
                         net (fo=10, routed)          0.846    -0.982    D1/display/Q[10]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.152    -0.830 r  D1/display/HS_i_2/O
                         net (fo=2, routed)           0.734    -0.096    D1/display/HS_i_2_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I1_O)        0.332     0.236 r  D1/display/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.263     0.499    D1/display/vcounter[10]_i_5_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.124     0.623 r  D1/display/vcounter[10]_i_1/O
                         net (fo=11, routed)          1.094     1.717    D1/display/vcounter[10]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  D1/display/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          1.506    37.123    D1/display/CLK
    SLICE_X6Y30          FDRE                                         r  D1/display/vcounter_reg[1]/C
                         clock pessimism              0.493    37.616    
                         clock uncertainty           -0.098    37.519    
    SLICE_X6Y30          FDRE (Setup_fdre_C_R)       -0.524    36.995    D1/display/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         36.995    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                 35.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.554    -0.854    u2/CLK
    SLICE_X55Y23         FDCE                                         r  u2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  u2/count_reg[3]/Q
                         net (fo=5, routed)           0.087    -0.626    u2/count[3]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.581 r  u2/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.581    u2/count[4]_i_1_n_0
    SLICE_X54Y23         FDCE                                         r  u2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.822    -1.282    u2/CLK
    SLICE_X54Y23         FDCE                                         r  u2/count_reg[4]/C
                         clock pessimism              0.441    -0.841    
    SLICE_X54Y23         FDCE (Hold_fdce_C_D)         0.121    -0.720    u2/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.114%)  route 0.123ns (39.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.585    -0.823    D1/display/CLK
    SLICE_X5Y30          FDRE                                         r  D1/display/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  D1/display/vcounter_reg[4]/Q
                         net (fo=5, routed)           0.123    -0.558    D1/display/x[4]
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.513 r  D1/display/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.513    D1/display/plusOp__0[5]
    SLICE_X6Y30          FDRE                                         r  D1/display/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -1.250    D1/display/CLK
    SLICE_X6Y30          FDRE                                         r  D1/display/vcounter_reg[5]/C
                         clock pessimism              0.441    -0.809    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.688    D1/display/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u2/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.554    -0.854    u2/CLK
    SLICE_X54Y23         FDCE                                         r  u2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDCE (Prop_fdce_C_Q)         0.164    -0.690 r  u2/count_reg[4]/Q
                         net (fo=4, routed)           0.084    -0.606    u2/count[4]
    SLICE_X55Y23         LUT6 (Prop_lut6_I2_O)        0.045    -0.561 r  u2/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.561    u2/count_0[5]
    SLICE_X55Y23         FDCE                                         r  u2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.822    -1.282    u2/CLK
    SLICE_X55Y23         FDCE                                         r  u2/count_reg[5]/C
                         clock pessimism              0.441    -0.841    
    SLICE_X55Y23         FDCE (Hold_fdce_C_D)         0.091    -0.750    u2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.588    -0.820    D1/display/CLK
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  D1/display/vcounter_reg[9]/Q
                         net (fo=7, routed)           0.134    -0.545    D1/display/x[9]
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.045    -0.500 r  D1/display/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.500    D1/display/plusOp__0[9]
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.857    -1.247    D1/display/CLK
    SLICE_X3Y31          FDRE                                         r  D1/display/vcounter_reg[9]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.092    -0.728    D1/display/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.587    -0.821    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.693 r  D1/display/hcounter_reg[3]/Q
                         net (fo=8, routed)           0.099    -0.594    D1/display/Q[3]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.099    -0.495 r  D1/display/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.495    D1/display/plusOp[5]
    SLICE_X3Y30          FDRE                                         r  D1/display/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.856    -1.248    D1/display/CLK
    SLICE_X3Y30          FDRE                                         r  D1/display/hcounter_reg[5]/C
                         clock pessimism              0.427    -0.821    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.092    -0.729    D1/display/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 D1/display/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.081%)  route 0.106ns (31.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.583    -0.825    D1/display/CLK
    SLICE_X4Y28          FDRE                                         r  D1/display/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.128    -0.697 r  D1/display/hcounter_reg[7]/Q
                         net (fo=13, routed)          0.106    -0.590    D1/display/Q[7]
    SLICE_X4Y28          LUT6 (Prop_lut6_I4_O)        0.099    -0.491 r  D1/display/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.491    D1/display/plusOp[9]
    SLICE_X4Y28          FDRE                                         r  D1/display/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.852    -1.252    D1/display/CLK
    SLICE_X4Y28          FDRE                                         r  D1/display/hcounter_reg[9]/C
                         clock pessimism              0.427    -0.825    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.092    -0.733    D1/display/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u2/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.554    -0.854    u2/CLK
    SLICE_X55Y23         FDCE                                         r  u2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  u2/count_reg[5]/Q
                         net (fo=3, routed)           0.154    -0.559    u2/count[5]
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.045    -0.514 r  u2/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.514    u2/count_0[6]
    SLICE_X55Y23         FDCE                                         r  u2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.822    -1.282    u2/CLK
    SLICE_X55Y23         FDCE                                         r  u2/count_reg[6]/C
                         clock pessimism              0.428    -0.854    
    SLICE_X55Y23         FDCE (Hold_fdce_C_D)         0.092    -0.762    u2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.585    -0.823    D1/display/CLK
    SLICE_X6Y30          FDRE                                         r  D1/display/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.659 r  D1/display/vcounter_reg[6]/Q
                         net (fo=10, routed)          0.161    -0.497    D1/display/x[6]
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.045    -0.452 r  D1/display/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.452    D1/display/plusOp__0[6]
    SLICE_X6Y30          FDRE                                         r  D1/display/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -1.250    D1/display/CLK
    SLICE_X6Y30          FDRE                                         r  D1/display/vcounter_reg[6]/C
                         clock pessimism              0.427    -0.823    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121    -0.702    D1/display/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 D1/display/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D1/display/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.212ns (56.048%)  route 0.166ns (43.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.585    -0.823    D1/display/CLK
    SLICE_X6Y30          FDRE                                         r  D1/display/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.659 r  D1/display/vcounter_reg[2]/Q
                         net (fo=7, routed)           0.166    -0.493    D1/display/x[2]
    SLICE_X5Y30          LUT5 (Prop_lut5_I3_O)        0.048    -0.445 r  D1/display/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.445    D1/display/plusOp__0[4]
    SLICE_X5Y30          FDRE                                         r  D1/display/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.854    -1.250    D1/display/CLK
    SLICE_X5Y30          FDRE                                         r  D1/display/vcounter_reg[4]/C
                         clock pessimism              0.441    -0.809    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.105    -0.704    D1/display/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.249ns (62.206%)  route 0.151ns (37.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.554    -0.854    u2/CLK
    SLICE_X54Y23         FDCE                                         r  u2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDCE (Prop_fdce_C_Q)         0.148    -0.706 r  u2/count_reg[0]/Q
                         net (fo=8, routed)           0.151    -0.555    u2/count[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.101    -0.454 r  u2/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    u2/count_0[2]
    SLICE_X54Y23         FDCE                                         r  u2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=34, routed)          0.822    -1.282    u2/CLK
    SLICE_X54Y23         FDCE                                         r  u2/count_reg[2]/C
                         clock pessimism              0.428    -0.854    
    SLICE_X54Y23         FDCE (Hold_fdce_C_D)         0.131    -0.723    u2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      D1/display/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y30      D1/display/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y30      D1/display/blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y28      D1/display/hcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y28      D1/display/hcounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y30      D1/display/hcounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y30      D1/display/hcounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y28      D1/display/hcounter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      D1/display/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y30      D1/display/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y30      D1/display/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      D1/display/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      D1/display/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y28      D1/display/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y28      D1/display/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y30      D1/display/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y30      D1/display/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y30      D1/display/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      D1/display/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      D1/display/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y30      D1/display/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y30      D1/display/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      D1/display/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y30      D1/display/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y28      D1/display/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y28      D1/display/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y28      D1/display/hcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y28      D1/display/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 u0/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.704ns (18.485%)  route 3.104ns (81.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.104     2.563    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     3.019 r  u0/period_count_reg[17]/Q
                         net (fo=2, routed)           1.174     4.192    u0/period_count_reg[17]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.316 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           0.750     5.067    u0/period_count[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.180     6.371    u0/period_count[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.961    12.349    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[16]/C
                         clock pessimism              0.213    12.563    
                         clock uncertainty           -0.035    12.527    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    12.098    u0/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 u0/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.704ns (18.485%)  route 3.104ns (81.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.104     2.563    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     3.019 r  u0/period_count_reg[17]/Q
                         net (fo=2, routed)           1.174     4.192    u0/period_count_reg[17]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.316 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           0.750     5.067    u0/period_count[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.180     6.371    u0/period_count[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.961    12.349    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[17]/C
                         clock pessimism              0.213    12.563    
                         clock uncertainty           -0.035    12.527    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    12.098    u0/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 u0/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.704ns (18.485%)  route 3.104ns (81.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.104     2.563    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     3.019 r  u0/period_count_reg[17]/Q
                         net (fo=2, routed)           1.174     4.192    u0/period_count_reg[17]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.316 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           0.750     5.067    u0/period_count[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.180     6.371    u0/period_count[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.961    12.349    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[18]/C
                         clock pessimism              0.213    12.563    
                         clock uncertainty           -0.035    12.527    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    12.098    u0/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 u0/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.704ns (18.485%)  route 3.104ns (81.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.104     2.563    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     3.019 r  u0/period_count_reg[17]/Q
                         net (fo=2, routed)           1.174     4.192    u0/period_count_reg[17]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.316 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           0.750     5.067    u0/period_count[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.180     6.371    u0/period_count[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.961    12.349    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[19]/C
                         clock pessimism              0.213    12.563    
                         clock uncertainty           -0.035    12.527    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    12.098    u0/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 u0/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.704ns (19.986%)  route 2.818ns (80.014%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.104     2.563    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     3.019 r  u0/period_count_reg[17]/Q
                         net (fo=2, routed)           1.174     4.192    u0/period_count_reg[17]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.316 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           0.750     5.067    u0/period_count[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.894     6.085    u0/period_count[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.972    12.360    u0/clk
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[12]/C
                         clock pessimism              0.122    12.482    
                         clock uncertainty           -0.035    12.447    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    12.018    u0/period_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 u0/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.704ns (19.986%)  route 2.818ns (80.014%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.104     2.563    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     3.019 r  u0/period_count_reg[17]/Q
                         net (fo=2, routed)           1.174     4.192    u0/period_count_reg[17]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.316 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           0.750     5.067    u0/period_count[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.894     6.085    u0/period_count[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.972    12.360    u0/clk
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[13]/C
                         clock pessimism              0.122    12.482    
                         clock uncertainty           -0.035    12.447    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    12.018    u0/period_count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 u0/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.704ns (19.986%)  route 2.818ns (80.014%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.104     2.563    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     3.019 r  u0/period_count_reg[17]/Q
                         net (fo=2, routed)           1.174     4.192    u0/period_count_reg[17]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.316 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           0.750     5.067    u0/period_count[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.894     6.085    u0/period_count[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.972    12.360    u0/clk
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[14]/C
                         clock pessimism              0.122    12.482    
                         clock uncertainty           -0.035    12.447    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    12.018    u0/period_count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 u0/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.704ns (19.986%)  route 2.818ns (80.014%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.104     2.563    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     3.019 r  u0/period_count_reg[17]/Q
                         net (fo=2, routed)           1.174     4.192    u0/period_count_reg[17]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.316 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           0.750     5.067    u0/period_count[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.894     6.085    u0/period_count[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.972    12.360    u0/clk
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[15]/C
                         clock pessimism              0.122    12.482    
                         clock uncertainty           -0.035    12.447    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    12.018    u0/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 u0/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.277%)  route 2.768ns (79.723%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 12.328 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.104     2.563    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     3.019 r  u0/period_count_reg[17]/Q
                         net (fo=2, routed)           1.174     4.192    u0/period_count_reg[17]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.316 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           0.750     5.067    u0/period_count[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.844     6.035    u0/period_count[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  u0/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.940    12.328    u0/clk
    SLICE_X62Y26         FDRE                                         r  u0/period_count_reg[20]/C
                         clock pessimism              0.143    12.472    
                         clock uncertainty           -0.035    12.436    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    12.007    u0/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 u0/period_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.704ns (20.804%)  route 2.680ns (79.197%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.407ns = ( 12.407 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.104     2.563    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     3.019 r  u0/period_count_reg[17]/Q
                         net (fo=2, routed)           1.174     4.192    u0/period_count_reg[17]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.316 r  u0/period_count[0]_i_5/O
                         net (fo=1, routed)           0.750     5.067    u0/period_count[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.191 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.756     5.947    u0/period_count[0]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  u0/period_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.019    12.407    u0/clk
    SLICE_X62Y23         FDRE                                         r  u0/period_count_reg[10]/C
                         clock pessimism              0.122    12.529    
                         clock uncertainty           -0.035    12.494    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    12.065    u0/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  6.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.484     0.711    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     0.852 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.133     0.984    u0/period_count_reg[18]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.095 r  u0/period_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.095    u0/period_count_reg[16]_i_1_n_5
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.557     0.971    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[18]/C
                         clock pessimism             -0.261     0.711    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     0.816    u0/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.526     0.752    u0/clk
    SLICE_X62Y22         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.026    u0/period_count_reg[6]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.137 r  u0/period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.137    u0/period_count_reg[4]_i_1_n_5
    SLICE_X62Y22         FDRE                                         r  u0/period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.602     1.016    u0/clk
    SLICE_X62Y22         FDRE                                         r  u0/period_count_reg[6]/C
                         clock pessimism             -0.264     0.752    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     0.857    u0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u0/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.526     0.752    u0/clk
    SLICE_X62Y23         FDRE                                         r  u0/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  u0/period_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.026    u0/period_count_reg[10]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.137 r  u0/period_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.137    u0/period_count_reg[8]_i_1_n_5
    SLICE_X62Y23         FDRE                                         r  u0/period_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.601     1.015    u0/clk
    SLICE_X62Y23         FDRE                                         r  u0/period_count_reg[10]/C
                         clock pessimism             -0.263     0.752    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     0.857    u0/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.525     0.752    u0/clk
    SLICE_X62Y21         FDRE                                         r  u0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  u0/period_count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.026    u0/period_count_reg[2]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.137 r  u0/period_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.137    u0/period_count_reg[0]_i_2_n_5
    SLICE_X62Y21         FDRE                                         r  u0/period_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.604     1.018    u0/clk
    SLICE_X62Y21         FDRE                                         r  u0/period_count_reg[2]/C
                         clock pessimism             -0.267     0.752    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     0.857    u0/period_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u0/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.483     0.710    u0/clk
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     0.851 r  u0/period_count_reg[14]/Q
                         net (fo=2, routed)           0.134     0.984    u0/period_count_reg[14]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.095 r  u0/period_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.095    u0/period_count_reg[12]_i_1_n_5
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.556     0.970    u0/clk
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[14]/C
                         clock pessimism             -0.261     0.710    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     0.815    u0/period_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.484     0.711    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     0.852 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.133     0.984    u0/period_count_reg[18]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.128 r  u0/period_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.128    u0/period_count_reg[16]_i_1_n_4
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.557     0.971    u0/clk
    SLICE_X62Y25         FDRE                                         r  u0/period_count_reg[19]/C
                         clock pessimism             -0.261     0.711    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     0.816    u0/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.526     0.752    u0/clk
    SLICE_X62Y22         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.026    u0/period_count_reg[6]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.170 r  u0/period_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.170    u0/period_count_reg[4]_i_1_n_4
    SLICE_X62Y22         FDRE                                         r  u0/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.602     1.016    u0/clk
    SLICE_X62Y22         FDRE                                         r  u0/period_count_reg[7]/C
                         clock pessimism             -0.264     0.752    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     0.857    u0/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u0/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.015ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.526     0.752    u0/clk
    SLICE_X62Y23         FDRE                                         r  u0/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  u0/period_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.026    u0/period_count_reg[10]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.170 r  u0/period_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.170    u0/period_count_reg[8]_i_1_n_4
    SLICE_X62Y23         FDRE                                         r  u0/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.601     1.015    u0/clk
    SLICE_X62Y23         FDRE                                         r  u0/period_count_reg[11]/C
                         clock pessimism             -0.263     0.752    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     0.857    u0/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.525     0.752    u0/clk
    SLICE_X62Y21         FDRE                                         r  u0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     0.893 r  u0/period_count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.026    u0/period_count_reg[2]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.170 r  u0/period_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.170    u0/period_count_reg[0]_i_2_n_4
    SLICE_X62Y21         FDRE                                         r  u0/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.604     1.018    u0/clk
    SLICE_X62Y21         FDRE                                         r  u0/period_count_reg[3]/C
                         clock pessimism             -0.267     0.752    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     0.857    u0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u0/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.483     0.710    u0/clk
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     0.851 r  u0/period_count_reg[14]/Q
                         net (fo=2, routed)           0.134     0.984    u0/period_count_reg[14]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.128 r  u0/period_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.128    u0/period_count_reg[12]_i_1_n_4
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.556     0.970    u0/clk
    SLICE_X62Y24         FDRE                                         r  u0/period_count_reg[15]/C
                         clock pessimism             -0.261     0.710    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     0.815    u0/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25  u0/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21  u0/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23  u0/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23  u0/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24  u0/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24  u0/period_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24  u0/period_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24  u0/period_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25  u0/period_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25  u0/period_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21  u0/period_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23  u0/period_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23  u0/period_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21  u0/period_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21  u0/period_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21  u0/period_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22  u0/period_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22  u0/period_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22  u0/period_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22  u0/period_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25  u0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24  u0/period_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24  u0/period_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24  u0/period_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24  u0/period_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25  u0/period_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25  u0/period_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25  u0/period_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25  u0/period_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26  u0/period_count_reg[20]/C



