rule_1: ExGntd = true -> ExGntd = true
rule_2: ExGntd = true -> ExGntd = true
rule_3: CurCmd = ReqE -> CurCmd != ReqS
rule_4: CurCmd = ReqS -> CurCmd != ReqE
rule_5: ExGntd = false -> ExGntd = false
rule_6: ExGntd = false -> ExGntd = false
rule_7: CurCmd = ReqS -> CurCmd != Empty
rule_8: CurCmd = ReqE -> CurCmd != Empty
rule_9: CurCmd = Empty -> CurCmd != ReqS
rule_10: CurCmd = Empty -> CurCmd != ReqE
rule_11: MemData != AuxData -> ExGntd = true
rule_12: ExGntd = false -> MemData = AuxData
rule_13: MemData != AuxData -> ExGntd = true
rule_14: ExGntd = false -> MemData = AuxData
rule_15: ExGntd = false -> MemData = AuxData
rule_16: Cache[NODE_2].State = E -> ExGntd = true
rule_17: Cache[NODE_2].State = E -> ExGntd = true
rule_18: Cache[NODE_1].State = E -> ExGntd = true
rule_19: Cache[NODE_1].State = E -> ExGntd = true
rule_20: Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_21: Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_22: Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_23: Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_24: ExGntd = true -> Cache[NODE_2].State != S
rule_25: ExGntd = true -> Cache[NODE_2].State != S
rule_26: Cache[NODE_2].State = S -> ExGntd = false
rule_27: Cache[NODE_2].State = S -> ExGntd = false
rule_28: ExGntd = true -> Cache[NODE_1].State != S
rule_29: Cache[NODE_1].State = S -> ExGntd = false
rule_30: ExGntd = true -> Cache[NODE_1].State != S
rule_31: Cache[NODE_1].State = S -> ExGntd = false
rule_32: ExGntd = true -> Cache[NODE_2].State != S
rule_33: ExGntd = true -> Cache[NODE_1].State != S
rule_34: CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_35: Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_36: ExGntd = false -> Cache[NODE_2].State != E
rule_37: ExGntd = false -> Cache[NODE_2].State != E
rule_38: CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_39: Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_40: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_41: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_42: Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_43: ExGntd = false -> Cache[NODE_1].State != E
rule_44: Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_45: Cache[NODE_1].State = E -> CurCmd != Empty
rule_46: CurCmd = Empty -> Cache[NODE_1].State != E
rule_47: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_48: Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_49: ExGntd = false -> Cache[NODE_1].State != E
rule_50: Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_51: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_52: ExGntd = false -> Cache[NODE_2].State != E
rule_53: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_54: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_55: ExGntd = false -> Cache[NODE_1].State != E
rule_56: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_57: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_58: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_59: CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_60: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_61: Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_62: CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_63: CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_64: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_65: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_66: Cache[NODE_2].State = S -> MemData = AuxData
rule_67: Cache[NODE_1].State = S -> MemData = AuxData
rule_68: Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_69: Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_70: Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_71: Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_72: Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_73: Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_74: Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_75: Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_76: Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_77: CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_78: CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_79: Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_80: Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_81: Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_82: InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_83: InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_84: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_85: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_86: ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_87: ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_88: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_89: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_90: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_91: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_92: MemData != AuxData -> Cache[NODE_2].State != S
rule_93: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_94: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_95: ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_96: ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_97: InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_98: InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_99: MemData != AuxData -> Cache[NODE_1].State != S
rule_100: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_101: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_102: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_103: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_104: CurCmd = ReqS & ExGntd = true -> ExGntd = true
rule_105: CurCmd = ReqS & ExGntd = true -> ExGntd = true
rule_106: CurCmd = ReqE & ExGntd = true -> ExGntd = true
rule_107: CurCmd = ReqE & ExGntd = true -> ExGntd = true
rule_108: MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_109: Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_110: MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_111: Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_112: MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_113: MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_114: CurCmd = Empty & ExGntd = true -> ExGntd = true
rule_115: CurCmd = Empty & ExGntd = true -> ExGntd = true
rule_116: CurCmd = ReqE & ExGntd = true -> CurCmd != ReqS
rule_117: CurCmd != ReqS & ExGntd = true -> ExGntd = true
rule_118: CurCmd != ReqS & ExGntd = true -> ExGntd = true
rule_119: CurCmd = ReqS & ExGntd = true -> CurCmd != ReqE
rule_120: ExGntd = true & CurCmd != ReqE -> ExGntd = true
rule_121: ExGntd = true & CurCmd != ReqE -> ExGntd = true
rule_122: CurCmd = ReqE & ExGntd = true -> CurCmd != ReqS
rule_123: CurCmd = ReqS & ExGntd = true -> CurCmd != ReqE
rule_124: InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_125: InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_126: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_127: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_128: ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_129: ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_130: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_131: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_132: Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_133: Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_134: Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_135: Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_136: Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_137: Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_138: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_139: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_140: Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_141: Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_142: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_143: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_144: Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_145: Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_146: ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_147: ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_148: Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_149: Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_150: InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_151: InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_152: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_153: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_154: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_155: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_156: CurCmd = ReqS & ExGntd = true -> CurCmd != Empty
rule_157: CurCmd = ReqE & ExGntd = true -> CurCmd != Empty
rule_158: CurCmd != Empty & ExGntd = true -> ExGntd = true
rule_159: CurCmd != Empty & ExGntd = true -> ExGntd = true
rule_160: CurCmd = Empty & ExGntd = true -> CurCmd != ReqS
rule_161: CurCmd = Empty & ExGntd = true -> CurCmd != ReqE
rule_162: CurCmd = ReqE & ExGntd = false -> CurCmd != ReqS
rule_163: CurCmd = ReqS & ExGntd = false -> CurCmd != ReqE
rule_164: CurCmd = ReqS & ExGntd = false -> ExGntd = false
rule_165: CurCmd = ReqS & ExGntd = false -> ExGntd = false
rule_166: CurCmd = ReqE & ExGntd = false -> ExGntd = false
rule_167: CurCmd = ReqE & ExGntd = false -> ExGntd = false
rule_168: CurCmd = ReqS & ExGntd = true -> CurCmd != Empty
rule_169: CurCmd = ReqE & ExGntd = true -> CurCmd != Empty
rule_170: CurCmd = Empty & ExGntd = true -> CurCmd != ReqS
rule_171: CurCmd = Empty & ExGntd = true -> CurCmd != ReqE
rule_172: CurCmd = ReqE & ExGntd = false -> CurCmd != ReqS
rule_173: CurCmd = ReqS & ExGntd = false -> CurCmd != ReqE
rule_174: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_175: InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_176: InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_177: Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_178: Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_179: Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_180: Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_181: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_182: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_183: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_184: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_185: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_186: Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_187: Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_188: ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_189: Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_190: InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_191: InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_192: Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_193: Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_194: Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_195: ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_196: Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_197: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_198: Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_199: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_200: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_201: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_202: InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_203: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_204: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_205: Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_206: Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_207: Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_208: InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_209: Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_210: Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_211: Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_212: InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_213: Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_214: InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_215: Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_216: Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_217: InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_218: InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_219: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_220: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_221: ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_222: InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_223: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_224: CurCmd = ReqS & ExGntd = false -> CurCmd != Empty
rule_225: CurCmd = ReqE & ExGntd = false -> CurCmd != Empty
rule_226: CurCmd = Empty & ExGntd = false -> CurCmd != ReqS
rule_227: CurCmd = Empty & ExGntd = false -> CurCmd != ReqE
rule_228: CurCmd = Empty & ExGntd = false -> ExGntd = false
rule_229: CurCmd = Empty & ExGntd = false -> ExGntd = false
rule_230: CurCmd != ReqS & ExGntd = false -> ExGntd = false
rule_231: CurCmd != ReqS & ExGntd = false -> ExGntd = false
rule_232: ExGntd = false & CurCmd != ReqE -> ExGntd = false
rule_233: ExGntd = false & CurCmd != ReqE -> ExGntd = false
rule_234: CurCmd != ReqS & CurCmd != Empty -> CurCmd = ReqE
rule_235: CurCmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_236: CurCmd != ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_237: CurCmd = ReqS & CurCmd != Empty -> CurCmd != ReqE
rule_238: CurCmd != Empty & CurCmd != ReqE -> CurCmd = ReqS
rule_239: CurCmd = ReqS & CurCmd != ReqE -> CurCmd != Empty
rule_240: CurCmd = ReqS & ExGntd = false -> CurCmd != Empty
rule_241: CurCmd = ReqE & ExGntd = false -> CurCmd != Empty
rule_242: CurCmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_243: CurCmd = Empty & CurCmd != ReqE -> CurCmd != ReqS
rule_244: CurCmd != ReqS & CurCmd != ReqE -> CurCmd = Empty
rule_245: CurCmd = Empty & ExGntd = false -> CurCmd != ReqS
rule_246: CurCmd = Empty & ExGntd = false -> CurCmd != ReqE
rule_247: InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_248: InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_249: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_250: Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_251: Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_252: InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_253: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_254: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_255: Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_256: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_257: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_258: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_259: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_260: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_261: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_262: ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_263: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_264: ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_265: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_266: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_267: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_268: InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_269: InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_270: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_271: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_272: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_273: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_274: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_275: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_276: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_277: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_278: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_279: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_280: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_281: Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_282: InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_283: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_284: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_285: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_286: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_287: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_288: ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_289: InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_290: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_291: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_292: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_293: MemData = AuxData & ExGntd = true -> ExGntd = true
rule_294: MemData = AuxData & ExGntd = true -> ExGntd = true
rule_295: CurCmd != Empty & ExGntd = false -> ExGntd = false
rule_296: CurCmd != Empty & ExGntd = false -> ExGntd = false
rule_297: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_298: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_299: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_300: Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_301: Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_302: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_303: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_304: Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_305: Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_306: Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_307: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_308: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_309: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_310: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_311: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_312: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_313: Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_314: Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_315: Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_316: Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_317: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_318: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_319: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_320: Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_321: Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_322: Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_323: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_324: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_325: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_326: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_327: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_328: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_329: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_330: Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_331: Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_332: Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_333: Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_334: Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_335: Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_336: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_337: Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_338: Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_339: Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_340: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_341: Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_342: Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_343: Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_344: Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_345: Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_346: Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_347: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_348: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_349: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_350: Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_351: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_352: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_353: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_354: Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_355: Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_356: Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_357: Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_358: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_359: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_360: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_361: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_362: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_363: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_364: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_365: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_366: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_367: CurCmd = ReqS & MemData != AuxData -> ExGntd = true
rule_368: CurCmd = ReqE & MemData != AuxData -> ExGntd = true
rule_369: ExGntd = true & MemData != AuxData -> ExGntd = true
rule_370: ExGntd = true & MemData != AuxData -> ExGntd = true
rule_371: CurCmd = ReqS & ExGntd = false -> MemData = AuxData
rule_372: CurCmd = ReqE & ExGntd = false -> MemData = AuxData
rule_373: MemData = AuxData & CurCmd = ReqE -> CurCmd != ReqS
rule_374: CurCmd = ReqS & MemData = AuxData -> CurCmd != ReqE
rule_375: CurCmd = ReqS & MemData != AuxData -> ExGntd = true
rule_376: CurCmd = ReqS & ExGntd = false -> MemData = AuxData
rule_377: CurCmd = ReqE & MemData != AuxData -> ExGntd = true
rule_378: CurCmd = ReqE & ExGntd = false -> MemData = AuxData
rule_379: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_380: Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_381: Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_382: Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_383: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_384: Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_385: Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_386: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_387: Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_388: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_389: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_390: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_391: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_392: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_393: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_394: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_395: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_396: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_397: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_398: Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_399: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_400: Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_401: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_402: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_403: Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_404: Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_405: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_406: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_407: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_408: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_409: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_410: Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_411: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_412: Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_413: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_414: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_415: Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_416: Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_417: Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_418: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_419: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_420: Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_421: Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_422: Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_423: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_424: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_425: Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_426: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_427: Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_428: Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_429: Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_430: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_431: Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_432: Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_433: Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_434: Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_435: Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_436: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_437: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_438: Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_439: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_440: CurCmd = Empty & MemData != AuxData -> ExGntd = true
rule_441: CurCmd != ReqS & MemData != AuxData -> ExGntd = true
rule_442: MemData != AuxData & CurCmd != ReqE -> ExGntd = true
rule_443: CurCmd = Empty & ExGntd = false -> MemData = AuxData
rule_444: CurCmd != ReqS & ExGntd = false -> MemData = AuxData
rule_445: ExGntd = false & CurCmd != ReqE -> MemData = AuxData
rule_446: MemData = AuxData & ExGntd = false -> ExGntd = false
rule_447: MemData = AuxData & ExGntd = false -> ExGntd = false
rule_448: CurCmd = ReqS & MemData = AuxData -> CurCmd != Empty
rule_449: MemData = AuxData & CurCmd = ReqE -> CurCmd != Empty
rule_450: CurCmd = Empty & MemData = AuxData -> CurCmd != ReqS
rule_451: CurCmd = Empty & MemData = AuxData -> CurCmd != ReqE
rule_452: CurCmd = Empty & MemData != AuxData -> ExGntd = true
rule_453: CurCmd = Empty & ExGntd = false -> MemData = AuxData
rule_454: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_455: CurCmd = ReqE & MemData != AuxData -> CurCmd != ReqS
rule_456: CurCmd != ReqS & MemData != AuxData -> ExGntd = true
rule_457: CurCmd != ReqS & ExGntd = false -> MemData = AuxData
rule_458: CurCmd = ReqS & MemData != AuxData -> CurCmd != ReqE
rule_459: MemData != AuxData & CurCmd != ReqE -> ExGntd = true
rule_460: ExGntd = false & CurCmd != ReqE -> MemData = AuxData
rule_461: Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_462: Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_463: Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_464: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_465: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_466: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_467: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_468: Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_469: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_470: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_471: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_472: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_473: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_474: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_475: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_476: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_477: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_478: Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_479: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_480: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_481: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_482: Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_483: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_484: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_485: Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_486: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_487: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_488: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_489: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_490: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_491: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_492: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_493: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_494: Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_495: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_496: Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_497: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_498: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_499: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_500: Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_501: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_502: Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_503: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_504: Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_505: Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_506: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_507: Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_508: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_509: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_510: Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_511: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_512: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_513: CurCmd != Empty & MemData != AuxData -> ExGntd = true
rule_514: CurCmd != Empty & ExGntd = false -> MemData = AuxData
rule_515: CurCmd = ReqS & MemData != AuxData -> CurCmd != Empty
rule_516: CurCmd = ReqE & MemData != AuxData -> CurCmd != Empty
rule_517: CurCmd != Empty & MemData != AuxData -> ExGntd = true
rule_518: CurCmd != Empty & ExGntd = false -> MemData = AuxData
rule_519: CurCmd = Empty & MemData != AuxData -> CurCmd != ReqS
rule_520: CurCmd = Empty & MemData != AuxData -> CurCmd != ReqE
rule_521: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_522: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_523: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_524: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_525: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_526: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_527: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_528: Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_529: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_530: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_531: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_532: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_533: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_534: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_535: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_536: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_537: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_538: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_539: Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_540: Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_541: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_542: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_543: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_544: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_545: Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_546: Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_547: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_548: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_549: Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_550: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_551: Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_552: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_553: Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_554: Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_555: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_556: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_557: Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_558: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_559: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_560: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_561: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_562: Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_563: Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_564: Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_565: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_566: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_567: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_568: Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_569: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_570: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_571: Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_572: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_573: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_574: Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_575: ExGntd = true & InvSet[NODE_1] = true -> ExGntd = true
rule_576: ExGntd = true & InvSet[NODE_1] = true -> ExGntd = true
rule_577: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_578: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_579: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_580: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_581: ExGntd = true & InvSet[NODE_1] = true -> ExGntd = true
rule_582: ExGntd = true & InvSet[NODE_1] = true -> ExGntd = true
rule_583: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_584: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_585: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_586: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_587: InvSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_588: InvSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_589: InvSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_590: InvSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_591: Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_592: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_593: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_594: Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_595: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_596: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_597: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_598: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_599: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_600: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_601: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_602: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_603: Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_604: Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_605: Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_606: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_607: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_608: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_609: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_610: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_611: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_612: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_613: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_614: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_615: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_616: Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_617: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_618: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_619: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_620: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_621: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_622: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_623: Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_624: Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_625: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_626: Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_627: Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_628: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_629: CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_630: CurCmd = ReqS & InvSet[NODE_1] = true -> CurCmd != ReqE
rule_631: InvSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_632: InvSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_633: ShrSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_634: ShrSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_635: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_636: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_637: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_638: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_639: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_640: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_641: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_642: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_643: ShrSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_644: ShrSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_645: InvSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_646: InvSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_647: CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_648: CurCmd = ReqS & InvSet[NODE_1] = true -> CurCmd != ReqE
rule_649: ShrSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_650: ShrSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_651: ExGntd = true & ShrSet[NODE_1] = false -> ExGntd = true
rule_652: ExGntd = true & ShrSet[NODE_1] = false -> ExGntd = true
rule_653: ShrSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_654: ExGntd = true & ShrSet[NODE_1] = false -> ExGntd = true
rule_655: InvSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_656: InvSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_657: InvSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_658: InvSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_659: ShrSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_660: ShrSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_661: InvSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_662: InvSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_663: InvSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_664: InvSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_665: Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_666: Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_667: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_668: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_669: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_670: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_671: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_672: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_673: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_674: Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_675: Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_676: Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_677: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_678: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_679: Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_680: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_681: Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_682: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_683: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_684: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_685: Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_686: Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_687: Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_688: Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_689: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_690: Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_691: Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_692: Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_693: Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_694: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_695: Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_696: ExGntd = true & InvSet[NODE_1] = true -> CurCmd != Empty
rule_697: CurCmd = Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_698: ExGntd = false & InvSet[NODE_1] = true -> ExGntd = false
rule_699: ExGntd = false & InvSet[NODE_1] = true -> ExGntd = false
rule_700: CurCmd = ReqS & InvSet[NODE_1] = true -> CurCmd != Empty
rule_701: CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != Empty
rule_702: ExGntd = true & InvSet[NODE_1] = true -> CurCmd != Empty
rule_703: CurCmd = Empty & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_704: CurCmd = Empty & InvSet[NODE_1] = true -> CurCmd != ReqE
rule_705: CurCmd = Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_706: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_707: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_708: InvSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_709: InvSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_710: ExGntd = true & Cache[NODE_1].State = I -> ExGntd = true
rule_711: ExGntd = true & Cache[NODE_1].State = I -> ExGntd = true
rule_712: ShrSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_713: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_714: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_715: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_716: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_717: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
rule_718: ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
rule_719: ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
rule_720: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_721: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ExGntd = true
rule_722: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ExGntd = true
rule_723: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_724: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_725: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_726: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_727: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
rule_728: ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
rule_729: ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
rule_730: ShrSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_731: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_732: Cache[NODE_2].State = E & CurCmd = ReqS -> ExGntd = true
rule_733: Cache[NODE_2].State = E & CurCmd = ReqE -> ExGntd = true
rule_734: Cache[NODE_2].State = E & ExGntd = true -> ExGntd = true
rule_735: Cache[NODE_2].State = E & ExGntd = true -> ExGntd = true
rule_736: Cache[NODE_2].State = E & CurCmd = ReqS -> ExGntd = true
rule_737: Cache[NODE_2].State = E & CurCmd = ReqE -> ExGntd = true
rule_738: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_739: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> ExGntd = true
rule_740: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_741: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_742: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_743: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_744: InvSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_745: InvSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_746: ExGntd = true & InvSet[NODE_1] = true -> CurCmd != Empty
rule_747: CurCmd = Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_748: ExGntd = false & InvSet[NODE_1] = true -> ExGntd = false
rule_749: ExGntd = false & InvSet[NODE_1] = true -> ExGntd = false
rule_750: CurCmd = ReqS & InvSet[NODE_1] = true -> CurCmd != Empty
rule_751: CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != Empty
rule_752: ExGntd = true & InvSet[NODE_1] = true -> CurCmd != Empty
rule_753: CurCmd = Empty & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_754: CurCmd = Empty & InvSet[NODE_1] = true -> CurCmd != ReqE
rule_755: CurCmd = Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_756: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_757: ShrSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_758: ShrSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_759: ShrSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_760: ShrSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != Empty
rule_761: ShrSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != Empty
rule_762: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_763: ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqS
rule_764: ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqE
rule_765: ShrSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_766: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_767: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_768: CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != ReqS
rule_769: CurCmd = ReqS & ShrSet[NODE_1] = false -> CurCmd != ReqE
rule_770: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_771: InvSet[NODE_2] = true & ExGntd = true -> CurCmd != Empty
rule_772: InvSet[NODE_2] = true & ExGntd = true -> CurCmd != Empty
rule_773: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_774: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_775: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_776: CurCmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_777: Cache[NODE_2].State = I & ExGntd = true -> ExGntd = true
rule_778: ExGntd = true & Cache[NODE_2].State = I -> ExGntd = true
rule_779: CurCmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_780: ExGntd = true & Cache[NODE_1].State = E -> ExGntd = true
rule_781: ExGntd = true & Cache[NODE_1].State = E -> ExGntd = true
rule_782: ShrSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_783: InvSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
rule_784: InvSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
rule_785: ShrSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_786: ShrSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_787: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_788: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_789: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_790: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_791: ShrSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != Empty
rule_792: ShrSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != Empty
rule_793: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_794: InvSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_795: InvSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
rule_796: InvSet[NODE_2] = true & ExGntd = true -> CurCmd != Empty
rule_797: InvSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_798: InvSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
rule_799: InvSet[NODE_2] = true & ExGntd = true -> CurCmd != Empty
rule_800: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_801: ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqS
rule_802: ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqE
rule_803: ShrSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_804: InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
rule_805: InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
rule_806: InvSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
rule_807: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_808: InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
rule_809: InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
rule_810: InvSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
rule_811: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_812: CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != ReqS
rule_813: CurCmd = ReqS & ShrSet[NODE_1] = false -> CurCmd != ReqE
rule_814: InvSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_815: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_816: InvSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_817: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_818: CurCmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_819: CurCmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_820: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_821: Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_822: Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_823: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_824: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_825: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_826: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_827: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_828: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_829: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_830: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_831: Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_832: Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_833: Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_834: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_835: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_836: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_837: Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_838: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_839: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_840: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_841: Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_842: Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_843: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_844: InvSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_845: InvSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_846: InvSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_847: InvSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != Empty
rule_848: InvSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqS
rule_849: InvSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqE
rule_850: Cache[NODE_1].State != I & ExGntd = true -> ExGntd = true
rule_851: Cache[NODE_1].State != I & ExGntd = true -> ExGntd = true
rule_852: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_853: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_854: CurCmd = ReqE & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_855: CurCmd = ReqS & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_856: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_857: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_858: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_859: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_860: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_861: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_862: ShrSet[NODE_2] = false & ExGntd = true -> CurCmd != Empty
rule_863: ShrSet[NODE_2] = false & CurCmd = Empty -> ExGntd = false
rule_864: ShrSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_865: ShrSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_866: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_867: ShrSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != Empty
rule_868: ShrSet[NODE_2] = false & ExGntd = true -> CurCmd != Empty
rule_869: ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_870: ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_871: ShrSet[NODE_2] = false & CurCmd = Empty -> ExGntd = false
rule_872: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_873: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_874: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ExGntd = true
rule_875: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd = ReqE
rule_876: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_877: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> CurCmd != ReqS
rule_878: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqE
rule_879: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> CurCmd = ReqS
rule_880: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ExGntd = true
rule_881: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd = ReqE
rule_882: ShrSet[NODE_2] = false & ExGntd = true -> CurCmd != Empty
rule_883: ShrSet[NODE_2] = false & CurCmd = Empty -> ExGntd = false
rule_884: ShrSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_885: ShrSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_886: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_887: ShrSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != Empty
rule_888: ShrSet[NODE_2] = false & ExGntd = true -> CurCmd != Empty
rule_889: ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_890: ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_891: ShrSet[NODE_2] = false & CurCmd = Empty -> ExGntd = false
rule_892: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ExGntd = true
rule_893: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ExGntd = true
rule_894: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ExGntd = true
rule_895: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ExGntd = true
rule_896: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ExGntd = true
rule_897: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ExGntd = true
rule_898: CurCmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_899: CurCmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_900: ExGntd = true & Cache[NODE_2].State != S -> ExGntd = true
rule_901: ExGntd = true & Cache[NODE_2].State != S -> ExGntd = true
rule_902: CurCmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_903: CurCmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_904: CurCmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_905: CurCmd = ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_906: CurCmd = ReqE & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_907: CurCmd = ReqS & Cache[NODE_2].State = S -> CurCmd != ReqE
rule_908: CurCmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_909: CurCmd = ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_910: Cache[NODE_2].State != E & ExGntd = true -> ExGntd = true
rule_911: Cache[NODE_2].State != E & ExGntd = true -> ExGntd = true
rule_912: Cache[NODE_2].State = E & CurCmd = Empty -> ExGntd = true
rule_913: Cache[NODE_2].State = E & CurCmd != ReqS -> ExGntd = true
rule_914: Cache[NODE_2].State = E & CurCmd != ReqE -> ExGntd = true
rule_915: Cache[NODE_2].State = E & CurCmd = Empty -> ExGntd = true
rule_916: Cache[NODE_2].State = E & CurCmd = ReqE -> CurCmd != ReqS
rule_917: Cache[NODE_2].State = E & CurCmd != ReqS -> ExGntd = true
rule_918: Cache[NODE_2].State = E & CurCmd = ReqS -> CurCmd != ReqE
rule_919: Cache[NODE_2].State = E & CurCmd != ReqE -> ExGntd = true
rule_920: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ExGntd = true
rule_921: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ExGntd = true
rule_922: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> ExGntd = true
rule_923: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_924: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_925: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_926: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqE
rule_927: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> CurCmd = ReqS
rule_928: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> ExGntd = true
rule_929: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_930: InvSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_931: InvSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_932: InvSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_933: InvSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != Empty
rule_934: InvSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqS
rule_935: InvSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqE
rule_936: ExGntd = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_937: ExGntd = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_938: CurCmd = ReqS & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_939: CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_940: CurCmd = Empty & ShrSet[NODE_1] = false -> CurCmd != ReqS
rule_941: CurCmd = Empty & ShrSet[NODE_1] = false -> CurCmd != ReqE
rule_942: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> ExGntd = true
rule_943: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_944: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_945: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_946: CurCmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_947: CurCmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_948: Cache[NODE_1].State != S & ExGntd = true -> ExGntd = true
rule_949: Cache[NODE_1].State != S & ExGntd = true -> ExGntd = true
rule_950: CurCmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_951: ExGntd = true & Cache[NODE_2].State != I -> ExGntd = true
rule_952: ExGntd = true & Cache[NODE_2].State != I -> ExGntd = true
rule_953: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> ExGntd = true
rule_954: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> ExGntd = true
rule_955: CurCmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_956: Cache[NODE_1].State != E & ExGntd = true -> ExGntd = true
rule_957: Cache[NODE_1].State != E & ExGntd = true -> ExGntd = true
rule_958: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_959: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_960: ExGntd = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_961: ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_962: InvSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_963: InvSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_964: CurCmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_965: Cache[NODE_1].State = S & CurCmd = ReqE -> ExGntd = false
rule_966: InvSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_967: InvSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_968: CurCmd = ReqS & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_969: CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_970: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_971: InvSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != Empty
rule_972: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_973: InvSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != Empty
rule_974: CurCmd = Empty & ShrSet[NODE_1] = false -> CurCmd != ReqS
rule_975: CurCmd = Empty & ShrSet[NODE_1] = false -> CurCmd != ReqE
rule_976: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_977: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_978: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_979: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_980: CurCmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_981: CurCmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_982: Cache[NODE_1].State = S & CurCmd = ReqE -> CurCmd != ReqS
rule_983: CurCmd = ReqS & Cache[NODE_1].State = S -> CurCmd != ReqE
rule_984: CurCmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_985: Cache[NODE_1].State = S & CurCmd = ReqE -> ExGntd = false
rule_986: CurCmd = ReqE & Cache[NODE_2].State = I -> CurCmd != ReqS
rule_987: CurCmd != ReqS & Cache[NODE_1].State = E -> CurCmd = ReqE
rule_988: CurCmd = ReqE & Cache[NODE_1].State = E -> CurCmd != ReqS
rule_989: CurCmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_990: CurCmd = ReqS & Cache[NODE_2].State = I -> CurCmd != ReqE
rule_991: CurCmd = ReqS & Cache[NODE_1].State = E -> CurCmd != ReqE
rule_992: CurCmd != ReqE & Cache[NODE_1].State = E -> CurCmd = ReqS
rule_993: CurCmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_994: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_995: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_996: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_997: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_998: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_999: CurCmd = ReqE & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_1000: CurCmd = ReqS & Cache[NODE_1].State != I -> CurCmd != ReqE
rule_1001: ExGntd = false & Cache[NODE_1].State = I -> ExGntd = false
rule_1002: ExGntd = false & Cache[NODE_1].State = I -> ExGntd = false
rule_1003: CurCmd = ReqS & Cache[NODE_1].State = I -> CurCmd != Empty
rule_1004: CurCmd = ReqE & Cache[NODE_1].State = I -> CurCmd != Empty
rule_1005: CurCmd = Empty & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_1006: CurCmd = Empty & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_1007: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ExGntd = true
rule_1008: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ExGntd = true
rule_1009: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1010: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1011: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> ExGntd = true
rule_1012: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1013: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_1014: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1015: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_1016: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> ExGntd = true
rule_1017: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_1018: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_1019: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_1020: CurCmd = ReqE & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqS
rule_1021: CurCmd = ReqS & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqE
rule_1022: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_1023: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> CurCmd != Empty
rule_1024: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != ReqS
rule_1025: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ExGntd = false
rule_1026: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ExGntd = false
rule_1027: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1028: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> CurCmd != Empty
rule_1029: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> CurCmd != Empty
rule_1030: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != ReqS
rule_1031: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_1032: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_1033: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1034: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ExGntd = true
rule_1035: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd = ReqE
rule_1036: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> CurCmd != ReqS
rule_1037: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1038: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_1039: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> CurCmd = ReqS
rule_1040: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ExGntd = true
rule_1041: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_1042: CurCmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_1043: ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_1044: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_1045: CurCmd = ReqE & Cache[NODE_2].State != S -> CurCmd != ReqS
rule_1046: CurCmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_1047: CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != ReqE
rule_1048: ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_1049: CurCmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_1050: CurCmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_1051: Cache[NODE_2].State = S & CurCmd != ReqE -> ExGntd = false
rule_1052: ExGntd = false & Cache[NODE_2].State = S -> ExGntd = false
rule_1053: ExGntd = false & Cache[NODE_2].State = S -> ExGntd = false
rule_1054: CurCmd = ReqS & Cache[NODE_2].State = S -> CurCmd != Empty
rule_1055: CurCmd = ReqE & Cache[NODE_2].State = S -> CurCmd != Empty
rule_1056: CurCmd = Empty & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_1057: CurCmd = Empty & Cache[NODE_2].State = S -> CurCmd != ReqE
rule_1058: CurCmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_1059: CurCmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_1060: Cache[NODE_2].State = S & CurCmd != ReqE -> ExGntd = false
rule_1061: CurCmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_1062: CurCmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_1063: Cache[NODE_2].State != E & CurCmd = ReqE -> CurCmd != ReqS
rule_1064: CurCmd = ReqS & Cache[NODE_2].State != E -> CurCmd != ReqE
rule_1065: CurCmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_1066: CurCmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_1067: Cache[NODE_2].State = E & CurCmd != Empty -> ExGntd = true
rule_1068: Cache[NODE_2].State = E & CurCmd = ReqS -> CurCmd != Empty
rule_1069: Cache[NODE_2].State = E & CurCmd = ReqE -> CurCmd != Empty
rule_1070: Cache[NODE_2].State = E & CurCmd != Empty -> ExGntd = true
rule_1071: Cache[NODE_2].State = E & CurCmd = Empty -> CurCmd != ReqS
rule_1072: Cache[NODE_2].State = E & CurCmd = Empty -> CurCmd != ReqE
rule_1073: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_1074: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_1075: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_1076: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> CurCmd != ReqS
rule_1077: CurCmd = ReqS & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqE
rule_1078: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_1079: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> CurCmd != Empty
rule_1080: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_1081: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_1082: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_1083: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1084: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1085: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1086: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_1087: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_1088: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_1089: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1090: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1091: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1092: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1093: CurCmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_1094: ExGntd = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1095: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_1096: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_1097: CurCmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1098: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1099: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ExGntd = true
rule_1100: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ExGntd = true
rule_1101: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1102: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1103: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_1104: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_1105: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_1106: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_1107: CurCmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_1108: ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_1109: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1110: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1111: CurCmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1112: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_1113: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_1114: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1115: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_1116: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_1117: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1118: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_1119: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_1120: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_1121: Cache[NODE_1].State = S & CurCmd = Empty -> ExGntd = false
rule_1122: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
rule_1123: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> ExGntd = false
rule_1124: CurCmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_1125: Cache[NODE_1].State = S & CurCmd != ReqE -> ExGntd = false
rule_1126: Cache[NODE_1].State = S & ExGntd = false -> ExGntd = false
rule_1127: Cache[NODE_1].State = S & ExGntd = false -> ExGntd = false
rule_1128: CurCmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_1129: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1130: Cache[NODE_2].State = I & ExGntd = false -> ExGntd = false
rule_1131: Cache[NODE_2].State = I & ExGntd = false -> ExGntd = false
rule_1132: CurCmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_1133: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1134: CurCmd = ReqS & Cache[NODE_1].State = S -> CurCmd != Empty
rule_1135: Cache[NODE_1].State = S & CurCmd = ReqE -> CurCmd != Empty
rule_1136: CurCmd = ReqS & Cache[NODE_2].State = I -> CurCmd != Empty
rule_1137: CurCmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1138: CurCmd = ReqE & Cache[NODE_2].State = I -> CurCmd != Empty
rule_1139: CurCmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1140: CurCmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_1141: ExGntd = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1142: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_1143: Cache[NODE_1].State = S & CurCmd = Empty -> CurCmd != ReqS
rule_1144: Cache[NODE_1].State = S & CurCmd = Empty -> CurCmd != ReqE
rule_1145: Cache[NODE_1].State = S & CurCmd = Empty -> ExGntd = false
rule_1146: CurCmd = Empty & Cache[NODE_2].State = I -> CurCmd != ReqS
rule_1147: CurCmd = Empty & Cache[NODE_2].State = I -> CurCmd != ReqE
rule_1148: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_1149: CurCmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1150: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1151: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> CurCmd != ReqS
rule_1152: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_1153: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
rule_1154: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> ExGntd = false
rule_1155: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
rule_1156: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
rule_1157: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqS
rule_1158: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqE
rule_1159: Cache[NODE_1].State != S & CurCmd = ReqE -> CurCmd != ReqS
rule_1160: CurCmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_1161: CurCmd = ReqS & Cache[NODE_1].State != S -> CurCmd != ReqE
rule_1162: ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_1163: CurCmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_1164: Cache[NODE_1].State = S & CurCmd != ReqE -> ExGntd = false
rule_1165: CurCmd = ReqE & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_1166: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
rule_1167: Cache[NODE_1].State != E & CurCmd = ReqE -> CurCmd != ReqS
rule_1168: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqS
rule_1169: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_1170: CurCmd = ReqS & Cache[NODE_2].State != I -> CurCmd != ReqE
rule_1171: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
rule_1172: Cache[NODE_1].State != E & CurCmd = ReqS -> CurCmd != ReqE
rule_1173: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqE
rule_1174: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqE
rule_1175: CurCmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_1176: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1177: CurCmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1178: CurCmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_1179: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1180: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1181: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1182: Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1183: Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1184: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1185: Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1186: MemData != AuxData & InvSet[NODE_1] = true -> ExGntd = true
rule_1187: ExGntd = false & InvSet[NODE_1] = true -> MemData = AuxData
rule_1188: CurCmd = Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_1189: MemData != AuxData & InvSet[NODE_1] = true -> ExGntd = true
rule_1190: ExGntd = false & InvSet[NODE_1] = true -> MemData = AuxData
rule_1191: Cache[NODE_1].State != I & ExGntd = true -> CurCmd != Empty
rule_1192: CurCmd = Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_1193: Cache[NODE_1].State != I & ExGntd = false -> ExGntd = false
rule_1194: Cache[NODE_1].State != I & ExGntd = false -> ExGntd = false
rule_1195: CurCmd = ReqS & Cache[NODE_1].State != I -> CurCmd != Empty
rule_1196: CurCmd = ReqE & Cache[NODE_1].State != I -> CurCmd != Empty
rule_1197: Cache[NODE_1].State != I & ExGntd = true -> CurCmd != Empty
rule_1198: CurCmd = Empty & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_1199: CurCmd = Empty & Cache[NODE_1].State != I -> CurCmd != ReqE
rule_1200: CurCmd = Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_1201: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1202: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1203: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> CurCmd != ReqS
rule_1204: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_1205: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1206: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1207: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1208: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_1209: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_1210: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1211: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_1212: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_1213: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1214: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1215: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1216: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1217: CurCmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_1218: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_1219: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_1220: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_1221: CurCmd = ReqS & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_1222: CurCmd = ReqE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_1223: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqS
rule_1224: CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1225: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqE
rule_1226: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_1227: CurCmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_1228: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_1229: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_1230: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != Empty
rule_1231: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1232: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> CurCmd != Empty
rule_1233: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != Empty
rule_1234: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1235: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1236: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1237: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1238: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_1239: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1240: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1241: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_1242: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
rule_1243: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqE
rule_1244: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1245: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1246: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ExGntd = true
rule_1247: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> CurCmd != Empty
rule_1248: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> CurCmd != Empty
rule_1249: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> CurCmd != Empty
rule_1250: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ExGntd = true
rule_1251: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> CurCmd != Empty
rule_1252: CurCmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_1253: ExGntd = false & Cache[NODE_2].State != S -> ExGntd = false
rule_1254: ExGntd = false & Cache[NODE_2].State != S -> ExGntd = false
rule_1255: CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != Empty
rule_1256: CurCmd = ReqE & Cache[NODE_2].State != S -> CurCmd != Empty
rule_1257: CurCmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_1258: CurCmd = Empty & Cache[NODE_2].State != S -> CurCmd != ReqS
rule_1259: CurCmd = Empty & Cache[NODE_2].State != S -> CurCmd != ReqE
rule_1260: CurCmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_1261: CurCmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_1262: CurCmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_1263: CurCmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_1264: ExGntd = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_1265: Cache[NODE_2].State != E & ExGntd = false -> ExGntd = false
rule_1266: Cache[NODE_2].State != E & ExGntd = false -> ExGntd = false
rule_1267: CurCmd = ReqS & Cache[NODE_2].State != E -> CurCmd != Empty
rule_1268: Cache[NODE_2].State != E & CurCmd = ReqE -> CurCmd != Empty
rule_1269: Cache[NODE_2].State != E & CurCmd = Empty -> CurCmd != ReqS
rule_1270: Cache[NODE_2].State != E & CurCmd = Empty -> CurCmd != ReqE
rule_1271: CurCmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_1272: CurCmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_1273: ExGntd = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_1274: CurCmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_1275: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1276: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_1277: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_1278: CurCmd = ReqS & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_1279: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> CurCmd != Empty
rule_1280: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqS
rule_1281: CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_1282: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqE
rule_1283: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1284: CurCmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_1285: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1286: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1287: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1288: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1289: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> CurCmd != Empty
rule_1290: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1291: MemData != AuxData & InvSet[NODE_1] = true -> ExGntd = true
rule_1292: ExGntd = false & InvSet[NODE_1] = true -> MemData = AuxData
rule_1293: CurCmd = Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_1294: MemData != AuxData & InvSet[NODE_1] = true -> ExGntd = true
rule_1295: ExGntd = false & InvSet[NODE_1] = true -> MemData = AuxData
rule_1296: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1297: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1298: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1299: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1300: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1301: ShrSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1302: ShrSet[NODE_1] = true & CurCmd = Empty -> MemData = AuxData
rule_1303: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1304: ShrSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1305: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1306: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1307: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_1308: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1309: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1310: CurCmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_1311: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1312: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_1313: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_1314: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1315: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1316: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_1317: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1318: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_1319: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1320: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1321: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1322: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ExGntd = true
rule_1323: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1324: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1325: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1326: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1327: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_1328: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1329: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1330: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_1331: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1332: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_1333: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_1334: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1335: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1336: CurCmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_1337: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ExGntd = false
rule_1338: CurCmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_1339: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1340: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ExGntd = false
rule_1341: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
rule_1342: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1343: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1344: ShrSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1345: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1346: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1347: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> ExGntd = false
rule_1348: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_1349: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_1350: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_1351: Cache[NODE_1].State != S & ExGntd = false -> ExGntd = false
rule_1352: Cache[NODE_1].State != S & ExGntd = false -> ExGntd = false
rule_1353: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1354: CurCmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_1355: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1356: ExGntd = false & Cache[NODE_2].State != I -> ExGntd = false
rule_1357: ExGntd = false & Cache[NODE_2].State != I -> ExGntd = false
rule_1358: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> ExGntd = false
rule_1359: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> ExGntd = false
rule_1360: ExGntd = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_1361: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
rule_1362: Cache[NODE_1].State != E & ExGntd = false -> ExGntd = false
rule_1363: Cache[NODE_1].State != E & ExGntd = false -> ExGntd = false
rule_1364: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_1365: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_1366: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1367: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1368: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1369: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_1370: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1371: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1372: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1373: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1374: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> CurCmd != Empty
rule_1375: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> CurCmd != Empty
rule_1376: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_1377: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_1378: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_1379: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_1380: CurCmd = ReqS & Cache[NODE_1].State != S -> CurCmd != Empty
rule_1381: Cache[NODE_1].State != S & CurCmd = ReqE -> CurCmd != Empty
rule_1382: CurCmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_1383: CurCmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_1384: CurCmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1385: CurCmd = ReqS & Cache[NODE_2].State != I -> CurCmd != Empty
rule_1386: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_1387: Cache[NODE_1].State != E & CurCmd = ReqS -> CurCmd != Empty
rule_1388: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_1389: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> CurCmd != Empty
rule_1390: CurCmd = ReqE & Cache[NODE_2].State != I -> CurCmd != Empty
rule_1391: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_1392: CurCmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1393: Cache[NODE_1].State != E & CurCmd = ReqE -> CurCmd != Empty
rule_1394: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_1395: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> CurCmd != Empty
rule_1396: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1397: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqS
rule_1398: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqE
rule_1399: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ExGntd = false
rule_1400: ShrSet[NODE_1] = true & CurCmd = Empty -> MemData = AuxData
rule_1401: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_1402: InvSet[NODE_2] = true & CurCmd = Empty -> MemData = AuxData
rule_1403: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
rule_1404: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
rule_1405: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqS
rule_1406: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqE
rule_1407: Cache[NODE_1].State != S & CurCmd = Empty -> CurCmd != ReqS
rule_1408: Cache[NODE_1].State != S & CurCmd = Empty -> CurCmd != ReqE
rule_1409: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_1410: CurCmd = Empty & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_1411: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
rule_1412: Cache[NODE_1].State != E & CurCmd = Empty -> CurCmd != ReqS
rule_1413: CurCmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_1414: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqS
rule_1415: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_1416: CurCmd = Empty & Cache[NODE_2].State != I -> CurCmd != ReqE
rule_1417: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
rule_1418: Cache[NODE_1].State != E & CurCmd = Empty -> CurCmd != ReqE
rule_1419: CurCmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_1420: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqE
rule_1421: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqE
rule_1422: CurCmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_1423: InvSet[NODE_2] = true & CurCmd = Empty -> MemData = AuxData
rule_1424: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1425: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1426: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqS
rule_1427: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1428: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqE
rule_1429: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_1430: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ExGntd = false
rule_1431: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
rule_1432: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1433: ShrSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1434: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_1435: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1436: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1437: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1438: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1439: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1440: Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqE -> CurCmd != ReqS
rule_1441: Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqS -> CurCmd != ReqE
rule_1442: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqE -> CurCmd != ReqS
rule_1443: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqS -> CurCmd != ReqE
rule_1444: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ExGntd = true
rule_1445: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1446: CurCmd = ReqS & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1447: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1448: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> CurCmd != ReqS
rule_1449: CurCmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_1450: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqE -> CurCmd != ReqS
rule_1451: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1452: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqS
rule_1453: CurCmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_1454: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1455: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1456: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> CurCmd != ReqE
rule_1457: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1458: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqS -> CurCmd != ReqE
rule_1459: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1460: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqE
rule_1461: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_1462: ExGntd = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_1463: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
rule_1464: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_1465: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1466: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1467: InvSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1468: InvSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1469: InvSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1470: InvSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1471: CurCmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1472: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1473: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_1474: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> ExGntd = false
rule_1475: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> ExGntd = false
rule_1476: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != Empty
rule_1477: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> CurCmd != Empty
rule_1478: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqS
rule_1479: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqE
rule_1480: CurCmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1481: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1482: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_1483: ShrSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1484: ShrSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1485: ShrSet[NODE_2] = false & CurCmd = Empty -> MemData = AuxData
rule_1486: ShrSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1487: ShrSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1488: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_1489: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_1490: ShrSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1491: ShrSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1492: ShrSet[NODE_2] = false & CurCmd = Empty -> MemData = AuxData
rule_1493: ShrSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1494: ShrSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1495: CurCmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1496: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1497: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1498: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_1499: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_1500: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_1501: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_1502: CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_1503: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
rule_1504: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1505: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqE
rule_1506: CurCmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1507: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1508: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1509: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1510: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_1511: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> CurCmd != Empty
rule_1512: CurCmd = ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_1513: CurCmd = ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_1514: CurCmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_1515: CurCmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_1516: Cache[NODE_2].State = E & MemData = AuxData -> ExGntd = true
rule_1517: Cache[NODE_2].State = E & MemData = AuxData -> ExGntd = true
rule_1518: InvSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1519: InvSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1520: InvSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1521: InvSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1522: Chan1[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1523: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_1524: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_1525: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_1526: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1527: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1528: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1529: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1530: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1531: ExGntd = false & ShrSet[NODE_1] = false -> MemData = AuxData
rule_1532: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1533: ExGntd = false & ShrSet[NODE_1] = false -> MemData = AuxData
rule_1534: CurCmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1535: CurCmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1536: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1537: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
rule_1538: InvSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1539: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
rule_1540: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ExGntd = true
rule_1541: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ExGntd = true
rule_1542: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1543: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_1544: MemData = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_1545: InvSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1546: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ExGntd = true
rule_1547: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ExGntd = true
rule_1548: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1549: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1550: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1551: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1552: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_1553: CurCmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_1554: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1555: CurCmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1556: CurCmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1557: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_1558: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_1559: ShrSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1560: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_1561: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1562: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1563: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1564: InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1565: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> ExGntd = false
rule_1566: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> ExGntd = false
rule_1567: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1568: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1569: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_1570: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1571: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1572: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1573: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1574: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1575: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_1576: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_1577: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> ExGntd = false
rule_1578: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> ExGntd = false
rule_1579: InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1580: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1581: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1582: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_1583: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_1584: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_1585: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_1586: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1587: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1588: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1589: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1590: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1591: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1592: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1593: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1594: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1595: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1596: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_1597: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_1598: CurCmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1599: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_1600: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1601: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1602: Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqS -> CurCmd != Empty
rule_1603: Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqE -> CurCmd != Empty
rule_1604: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqS -> CurCmd != Empty
rule_1605: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_1606: CurCmd = ReqS & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1607: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1608: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_1609: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqS -> CurCmd != Empty
rule_1610: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1611: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_1612: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_1613: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqE -> CurCmd != Empty
rule_1614: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1615: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_1616: CurCmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_1617: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1618: CurCmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1619: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqS
rule_1620: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqE
rule_1621: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1622: CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1623: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1624: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1625: CurCmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1626: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqS
rule_1627: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqE
rule_1628: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqS
rule_1629: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_1630: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1631: CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1632: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1633: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1634: CurCmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1635: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqS
rule_1636: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqS
rule_1637: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1638: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqS
rule_1639: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_1640: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqE
rule_1641: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1642: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqE
rule_1643: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1644: ExGntd = false & ShrSet[NODE_1] = false -> MemData = AuxData
rule_1645: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_1646: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1647: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1648: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> CurCmd = ReqS
rule_1649: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
rule_1650: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_1651: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1652: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1653: InvSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1654: InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1655: CurCmd = ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_1656: Cache[NODE_1].State = S & CurCmd = ReqE -> MemData = AuxData
rule_1657: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_1658: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1659: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_1660: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> CurCmd = ReqS
rule_1661: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
rule_1662: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_1663: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1664: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1665: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_1666: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_1667: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_1668: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_1669: Chan1[NODE_2].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1670: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqE
rule_1671: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqS
rule_1672: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqE
rule_1673: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqS
rule_1674: Chan1[NODE_2].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1675: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1676: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_1677: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_1678: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_1679: MemData = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_1680: InvSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1681: InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1682: MemData != AuxData & InvSet[NODE_1] = true -> CurCmd != Empty
rule_1683: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_1684: Cache[NODE_1].State = I & MemData != AuxData -> ExGntd = true
rule_1685: ExGntd = false & Cache[NODE_1].State = I -> MemData = AuxData
rule_1686: Cache[NODE_1].State = I & MemData != AuxData -> ExGntd = true
rule_1687: ExGntd = false & Cache[NODE_1].State = I -> MemData = AuxData
rule_1688: CurCmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1689: CurCmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1690: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1691: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1692: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1693: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1694: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1695: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1696: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ExGntd = true
rule_1697: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> MemData = AuxData
rule_1698: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ExGntd = true
rule_1699: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> MemData = AuxData
rule_1700: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1701: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1702: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1703: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1704: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1705: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1706: Cache[NODE_2].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1707: Cache[NODE_2].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1708: CurCmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1709: CurCmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1710: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> MemData = AuxData
rule_1711: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_1712: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> MemData = AuxData
rule_1713: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> MemData = AuxData
rule_1714: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_1715: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> MemData = AuxData
rule_1716: MemData = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_1717: MemData = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_1718: MemData = AuxData & Cache[NODE_2].State = S -> ExGntd = false
rule_1719: ExGntd = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_1720: CurCmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_1721: CurCmd != ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_1722: Cache[NODE_2].State = S & CurCmd != ReqE -> MemData = AuxData
rule_1723: MemData = AuxData & Cache[NODE_2].State = S -> ExGntd = false
rule_1724: ExGntd = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_1725: Cache[NODE_2].State = E & MemData != AuxData -> ExGntd = true
rule_1726: Cache[NODE_2].State = E & MemData != AuxData -> ExGntd = true
rule_1727: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> ExGntd = true
rule_1728: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_1729: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> ExGntd = true
rule_1730: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_1731: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_1732: MemData != AuxData & InvSet[NODE_1] = true -> CurCmd != Empty
rule_1733: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1734: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1735: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1736: Chan1[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1737: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1738: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1739: ShrSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_1740: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_1741: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1742: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1743: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1744: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1745: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1746: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_1747: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_1748: MemData = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_1749: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1750: Cache[NODE_2].State = I & MemData != AuxData -> ExGntd = true
rule_1751: ExGntd = true & Cache[NODE_1].Data = AuxData -> ExGntd = true
rule_1752: ExGntd = true & Cache[NODE_1].Data = AuxData -> ExGntd = true
rule_1753: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1754: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1755: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1756: MemData != AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_1757: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_1758: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_1759: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_1760: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1761: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1762: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1763: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1764: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_1765: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1766: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1767: Cache[NODE_1].State = S & MemData = AuxData -> ExGntd = false
rule_1768: Cache[NODE_1].State = S & ExGntd = false -> MemData = AuxData
rule_1769: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_1770: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1771: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1772: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_1773: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_1774: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1775: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1776: Cache[NODE_2].State = I & ExGntd = false -> MemData = AuxData
rule_1777: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_1778: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_1779: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_1780: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_1781: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1782: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1783: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1784: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1785: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1786: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_1787: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_1788: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_1789: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1790: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1791: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1792: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1793: ShrSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_1794: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1795: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1796: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1797: InvSet[NODE_2] = true & MemData != AuxData -> CurCmd != Empty
rule_1798: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1799: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1800: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1801: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1802: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1803: Chan1[NODE_2].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1804: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1805: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1806: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1807: Chan1[NODE_2].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1808: InvSet[NODE_2] = true & MemData != AuxData -> CurCmd != Empty
rule_1809: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1810: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_1811: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_1812: Cache[NODE_1].State = S & CurCmd = Empty -> MemData = AuxData
rule_1813: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1814: CurCmd = Empty & Cache[NODE_2].State = I -> MemData = AuxData
rule_1815: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_1816: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1817: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_1818: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_1819: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> MemData = AuxData
rule_1820: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> MemData = AuxData
rule_1821: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_1822: MemData = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_1823: CurCmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_1824: Cache[NODE_1].State = S & CurCmd != ReqE -> MemData = AuxData
rule_1825: Cache[NODE_1].State = S & MemData = AuxData -> ExGntd = false
rule_1826: Cache[NODE_1].State = S & ExGntd = false -> MemData = AuxData
rule_1827: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_1828: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> CurCmd != ReqS
rule_1829: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_1830: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqE -> CurCmd != ReqS
rule_1831: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_1832: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1833: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqE
rule_1834: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1835: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqS -> CurCmd != ReqE
rule_1836: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_1837: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1838: Cache[NODE_2].State = I & MemData != AuxData -> ExGntd = true
rule_1839: Cache[NODE_2].State = I & ExGntd = false -> MemData = AuxData
rule_1840: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1841: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_1842: MemData != AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_1843: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1844: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1845: CurCmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1846: CurCmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1847: CurCmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1848: CurCmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1849: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1850: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1851: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1852: CurCmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1853: CurCmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1854: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1855: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1856: CurCmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1857: CurCmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1858: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1859: Cache[NODE_1].State != I & MemData != AuxData -> ExGntd = true
rule_1860: Cache[NODE_1].State != I & ExGntd = false -> MemData = AuxData
rule_1861: CurCmd = Empty & Cache[NODE_1].State != I -> MemData = AuxData
rule_1862: Cache[NODE_1].State != I & MemData != AuxData -> ExGntd = true
rule_1863: Cache[NODE_1].State != I & ExGntd = false -> MemData = AuxData
rule_1864: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_1865: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1866: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1867: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> MemData = AuxData
rule_1868: ShrSet[NODE_2] = false & MemData != AuxData -> CurCmd != Empty
rule_1869: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1870: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1871: ShrSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1872: ShrSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1873: ShrSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1874: ShrSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1875: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1876: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1877: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1878: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1879: InvSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1880: InvSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1881: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1882: InvSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1883: InvSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1884: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1885: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_1886: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_1887: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_1888: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_1889: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_1890: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> CurCmd != Empty
rule_1891: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1892: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1893: InvSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1894: InvSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1895: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1896: InvSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1897: InvSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1898: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1899: ShrSet[NODE_2] = false & MemData != AuxData -> CurCmd != Empty
rule_1900: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1901: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> ExGntd = true
rule_1902: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_1903: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_1904: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1905: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_1906: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> CurCmd = ReqS
rule_1907: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> ExGntd = true
rule_1908: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> CurCmd != ReqS
rule_1909: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> CurCmd != ReqE
rule_1910: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_1911: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> MemData = AuxData
rule_1912: MemData != AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_1913: ExGntd = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_1914: ExGntd = false & Cache[NODE_2].State != S -> MemData = AuxData
rule_1915: CurCmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_1916: CurCmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_1917: MemData != AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_1918: ExGntd = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_1919: ExGntd = false & Cache[NODE_2].State != S -> MemData = AuxData
rule_1920: CurCmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_1921: Cache[NODE_2].State != E & MemData != AuxData -> ExGntd = true
rule_1922: Cache[NODE_2].State != E & ExGntd = false -> MemData = AuxData
rule_1923: MemData = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_1924: Cache[NODE_2].State != E & CurCmd = Empty -> MemData = AuxData
rule_1925: Cache[NODE_2].State != E & MemData != AuxData -> ExGntd = true
rule_1926: Cache[NODE_2].State != E & ExGntd = false -> MemData = AuxData
rule_1927: MemData = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_1928: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State = E
rule_1929: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_1930: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> MemData = AuxData
rule_1931: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_1932: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_1933: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> MemData = AuxData
rule_1934: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1935: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1936: CurCmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1937: CurCmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1938: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1939: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1940: CurCmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1941: CurCmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1942: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1943: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1944: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1945: ShrSet[NODE_1] = true & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_1946: ShrSet[NODE_1] = true & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_1947: ShrSet[NODE_1] = true & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1948: ShrSet[NODE_1] = true & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1949: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1950: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1951: MemData = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1952: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_2] = true
rule_1953: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_2] = true
rule_1954: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> ExGntd = true
rule_1955: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_1956: Cache[NODE_1].State != S & MemData != AuxData -> ExGntd = true
rule_1957: ExGntd = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_1958: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1959: Cache[NODE_2].State != I & MemData != AuxData -> ExGntd = true
rule_1960: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1961: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_1962: Cache[NODE_1].State != E & MemData != AuxData -> ExGntd = true
rule_1963: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_1964: MemData = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1965: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_1966: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_1967: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1968: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1969: CurCmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1970: CurCmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1971: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_1972: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_1973: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> MemData = AuxData
rule_1974: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_1975: Cache[NODE_1].State != S & ExGntd = false -> MemData = AuxData
rule_1976: ExGntd = false & Cache[NODE_2].State != I -> MemData = AuxData
rule_1977: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> MemData = AuxData
rule_1978: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_1979: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> ExGntd = false
rule_1980: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> ExGntd = false
rule_1981: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_1982: Cache[NODE_1].State != E & ExGntd = false -> MemData = AuxData
rule_1983: MemData = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_1984: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_1985: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1986: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_1987: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> ExGntd = false
rule_1988: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> ExGntd = false
rule_1989: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1990: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> CurCmd != Empty
rule_1991: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_1992: CurCmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_1993: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1994: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> CurCmd != Empty
rule_1995: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_1996: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1997: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1998: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_1999: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqS -> CurCmd != Empty
rule_2000: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> CurCmd != Empty
rule_2001: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_2002: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_2003: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_2004: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqE -> CurCmd != Empty
rule_2005: MemData = AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_2006: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_2007: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> MemData = AuxData
rule_2008: CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_2009: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqS
rule_2010: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqS
rule_2011: CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_2012: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqE
rule_2013: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_2014: CurCmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_2015: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqE
rule_2016: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2017: CurCmd = Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_2018: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_2019: CurCmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_2020: MemData = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_2021: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> MemData = AuxData
rule_2022: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> MemData = AuxData
rule_2023: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_2024: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_2025: InvSet[NODE_2] = true & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_2026: InvSet[NODE_2] = true & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_2027: InvSet[NODE_2] = true & CurCmd = ReqE -> InvSet[NODE_2] = true
rule_2028: InvSet[NODE_2] = true & CurCmd = ReqE -> InvSet[NODE_2] = true
rule_2029: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_2] = true
rule_2030: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_2] = true
rule_2031: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> ExGntd = true
rule_2032: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_2033: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_2034: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_2035: CurCmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_2036: CurCmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_2037: Cache[NODE_1].State != S & MemData != AuxData -> ExGntd = true
rule_2038: ExGntd = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_2039: Cache[NODE_1].State != S & ExGntd = false -> MemData = AuxData
rule_2040: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_2041: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_2042: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_2043: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_2044: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_2045: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2046: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_2047: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_2048: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_2049: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_2050: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd = ReqS
rule_2051: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_2052: Cache[NODE_2].State != I & MemData != AuxData -> ExGntd = true
rule_2053: ExGntd = false & Cache[NODE_2].State != I -> MemData = AuxData
rule_2054: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_2055: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_2056: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> MemData = AuxData
rule_2057: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_2058: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> MemData = AuxData
rule_2059: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_2060: Cache[NODE_1].State != E & MemData != AuxData -> ExGntd = true
rule_2061: Cache[NODE_1].State != E & ExGntd = false -> MemData = AuxData
rule_2062: MemData = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_2063: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_2064: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_2065: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_2066: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_2067: MemData = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_2068: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2069: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2070: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2071: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_2072: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2073: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2074: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_2075: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2076: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2077: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2078: ExGntd = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2079: ExGntd = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2080: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2081: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2082: CurCmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2083: CurCmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2084: CurCmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2085: InvSet[NODE_1] = true & CurCmd != ReqE -> InvSet[NODE_1] = true
rule_2086: ExGntd = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2087: ExGntd = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2088: ExGntd = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2089: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2090: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2091: CurCmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2092: ExGntd = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2093: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2094: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2095: ExGntd = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2096: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2097: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2098: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2099: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_2100: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_2101: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2102: CurCmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2103: ExGntd = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2104: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2105: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2106: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2107: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2108: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2109: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2110: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2111: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2112: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2113: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2114: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2115: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2116: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_2117: ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2118: MemData = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_2119: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_2120: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2121: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2122: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_2123: ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2124: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_2125: MemData = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_2126: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_2127: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2128: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2129: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2130: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_2131: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2132: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_2133: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_2134: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2135: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_2136: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2137: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2138: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2139: ShrSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2140: ShrSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2141: ShrSet[NODE_2] = true & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2142: CurCmd != ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2143: ShrSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2144: ShrSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2145: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2146: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2147: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2148: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2149: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2150: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_2151: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2152: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2153: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2154: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2155: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_2156: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2157: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_2158: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2159: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2160: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2161: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2162: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2163: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2164: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2165: InvSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2166: InvSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2167: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_2168: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2169: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2170: InvSet[NODE_2] = true & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2171: InvSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2172: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2173: InvSet[NODE_2] = true & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2174: InvSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2175: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2176: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_2177: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> CurCmd != Empty
rule_2178: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2179: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2180: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2181: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_2182: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2183: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2184: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2185: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2186: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2187: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_2188: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2189: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_2190: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2191: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_2192: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2193: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2194: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2195: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2196: InvSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2197: InvSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2198: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2199: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_2200: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_2201: InvSet[NODE_2] = true & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2202: InvSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2203: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2204: InvSet[NODE_2] = true & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2205: InvSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2206: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_2207: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2208: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_2209: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2210: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_2211: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2212: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_2213: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_2214: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2215: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_2216: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_2217: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_2218: ExGntd = true & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2219: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2220: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2221: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_2222: ExGntd = true & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2223: Cache[NODE_2].Data = AuxData & ExGntd = false -> ExGntd = false
rule_2224: Cache[NODE_2].Data = AuxData & ExGntd = false -> ExGntd = false
rule_2225: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> CurCmd != Empty
rule_2226: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> CurCmd != Empty
rule_2227: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> CurCmd != ReqS
rule_2228: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> CurCmd != ReqE
rule_2229: ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2230: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_2231: MemData = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_2232: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_2233: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2234: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2235: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2236: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_2237: ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2238: MemData = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_2239: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_2240: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> MemData = AuxData
rule_2241: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> CurCmd != Empty
rule_2242: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_2243: CurCmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_2244: MemData != AuxData & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_2245: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_2246: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> CurCmd != Empty
rule_2247: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2248: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2249: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2250: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_2251: ExGntd = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2252: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2253: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2254: InvSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_2255: ExGntd = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2256: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2257: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2258: ExGntd = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2259: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2260: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2261: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2262: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_2263: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_2264: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2265: InvSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_2266: ExGntd = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2267: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2268: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2269: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_2270: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_2271: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2272: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_2273: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2274: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_2275: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2276: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2277: ShrSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2278: ShrSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2279: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ExGntd = false
rule_2280: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ExGntd = false
rule_2281: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2282: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2283: ShrSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2284: ShrSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2285: ShrSet[NODE_1] = true & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_2286: ShrSet[NODE_1] = true & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_2287: ShrSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_2288: ShrSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_2289: ShrSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2290: ShrSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_2291: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ExGntd = false
rule_2292: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2293: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ExGntd = false
rule_2294: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2295: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2296: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2297: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2298: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2299: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2300: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2301: ExGntd = true & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2302: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_2303: ExGntd = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2304: ExGntd = true & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2305: ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2306: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> ExGntd = true
rule_2307: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2308: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2309: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2310: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2311: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2312: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_2313: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_2314: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2315: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_2316: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_2317: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2318: ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2319: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_2320: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2321: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2322: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_2323: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_2324: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> MemData = AuxData
rule_2325: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2326: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2327: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2328: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_2329: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_2330: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_2331: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_2332: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2333: ExGntd = false & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_2334: ExGntd = false & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_2335: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_2336: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_2337: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2338: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_2339: ExGntd = false & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_2340: ExGntd = false & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_2341: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2342: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2343: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2344: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2345: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> MemData = AuxData
rule_2346: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2347: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2348: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2349: Cache[NODE_2].State = I & MemData != AuxData -> CurCmd != Empty
rule_2350: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2351: ExGntd = true & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2352: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2353: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_2354: ExGntd = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2355: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2356: MemData != AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_2357: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_2358: ExGntd = true & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2359: ShrSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2360: ShrSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2361: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2362: InvSet[NODE_2] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2363: InvSet[NODE_2] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2364: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_2365: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_2366: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_2367: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_2368: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != I
rule_2369: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_2370: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_2371: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_2372: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_2373: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_2374: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2375: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2376: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> ExGntd = true
rule_2377: ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2378: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> MemData = AuxData
rule_2379: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2380: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_2381: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2382: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2383: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_2384: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_2385: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2386: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2387: InvSet[NODE_2] = true & CurCmd != ReqS -> InvSet[NODE_2] = true
rule_2388: InvSet[NODE_2] = true & CurCmd != ReqS -> InvSet[NODE_2] = true
rule_2389: InvSet[NODE_2] = true & CurCmd != ReqE -> InvSet[NODE_2] = true
rule_2390: InvSet[NODE_2] = true & CurCmd != ReqE -> InvSet[NODE_2] = true
rule_2391: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_2392: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_2393: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_2394: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_2395: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_2396: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_2397: CurCmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_2398: MemData != AuxData & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_2399: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2400: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2401: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2402: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_2403: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_2404: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2405: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_2406: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_2407: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_2408: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_2409: ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2410: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_2411: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_2412: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_2413: CurCmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2414: CurCmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2415: CurCmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2416: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_2417: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> ExGntd = true
rule_2418: CurCmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2419: CurCmd = ReqS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_2420: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_2421: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> ExGntd = true
rule_2422: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2423: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2424: InvSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2425: InvSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2426: InvSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_2427: InvSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_2428: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2429: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2430: ExGntd = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2431: CurCmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2432: CurCmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2433: ExGntd = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2434: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2435: CurCmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2436: CurCmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2437: ExGntd = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2438: Cache[NODE_1].State != I & MemData != AuxData -> CurCmd != Empty
rule_2439: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2440: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2441: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2442: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2443: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2444: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2445: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2446: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_2447: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2448: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2449: MemData != AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2450: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_2451: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_2452: CurCmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2453: CurCmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2454: ShrSet[NODE_2] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_2455: ShrSet[NODE_2] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_2456: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_2457: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_2458: ShrSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2459: ShrSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2460: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2461: ShrSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_2462: ShrSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2463: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2464: ShrSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_2465: ShrSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2466: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = true
rule_2467: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2468: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_2469: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = true
rule_2470: ShrSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2471: ShrSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2472: CurCmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2473: CurCmd = ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2474: Cache[NODE_2].State = E & ExGntd = true -> ShrSet[NODE_2] = true
rule_2475: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> ExGntd = true
rule_2476: Cache[NODE_2].State = E & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_2477: Cache[NODE_2].State = E & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_2478: Cache[NODE_2].State = E & ExGntd = true -> ShrSet[NODE_2] = true
rule_2479: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> ExGntd = true
rule_2480: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2481: InvSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2482: InvSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2483: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = true
rule_2484: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2485: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_2486: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = true
rule_2487: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_2488: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_2489: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_2490: CurCmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2491: CurCmd = ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2492: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2493: Cache[NODE_2].State = E & ExGntd = true -> ShrSet[NODE_2] = true
rule_2494: Cache[NODE_2].State = E & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_2495: Cache[NODE_2].State = E & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_2496: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2497: Cache[NODE_2].State = E & ExGntd = true -> ShrSet[NODE_2] = true
rule_2498: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2499: InvSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2500: InvSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2501: ShrSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2502: ShrSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2503: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2504: ShrSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_2505: ShrSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2506: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2507: ShrSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_2508: ShrSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2509: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2510: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> CurCmd != Empty
rule_2511: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2512: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2513: MemData != AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2514: CurCmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_2515: CurCmd = ReqS & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_2516: CurCmd = ReqS & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_2517: Cache[NODE_2].State != E & MemData != AuxData -> CurCmd != Empty
rule_2518: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2519: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2520: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2521: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2522: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = true
rule_2523: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2524: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2525: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2526: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = true
rule_2527: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2528: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2529: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2530: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2531: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2532: ExGntd = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2533: CurCmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2534: CurCmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2535: ExGntd = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2536: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_2537: CurCmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2538: CurCmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2539: ExGntd = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2540: CurCmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2541: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_2542: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2543: CurCmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2544: CurCmd = ReqS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_2545: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_2546: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2547: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2548: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2549: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2550: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2551: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_2552: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2553: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2554: ShrSet[NODE_1] = true & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_2555: ShrSet[NODE_1] = true & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_2556: CurCmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2557: Cache[NODE_1].State = S & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2558: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2559: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_2560: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2561: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2562: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2563: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2564: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = false
rule_2565: CurCmd = ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2566: CurCmd = ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2567: CurCmd = ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2568: CurCmd = ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2569: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2570: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2571: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2572: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2573: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_2574: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2575: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2576: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2577: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2578: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2579: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2580: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_2581: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_2582: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2583: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2584: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2585: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2586: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2587: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_2588: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_2589: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2590: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_2591: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2592: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2593: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_2594: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_2595: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2596: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2597: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_2598: InvSet[NODE_2] = true & CurCmd != Empty -> InvSet[NODE_2] = true
rule_2599: InvSet[NODE_2] = true & CurCmd != Empty -> InvSet[NODE_2] = true
rule_2600: CurCmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_2601: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2602: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_2603: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2604: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_2605: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_2606: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2607: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2608: MemData != AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_2609: CurCmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2610: Cache[NODE_1].State = S & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2611: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2612: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_2613: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2614: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2615: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_2616: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2617: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2618: CurCmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2619: CurCmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2620: InvSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_2621: InvSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_2622: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2623: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_2624: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2625: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2626: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2627: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_2628: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_2629: MemData != AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_2630: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_2631: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2632: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_2633: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_2634: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2635: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2636: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2637: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2638: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ExGntd = false
rule_2639: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_2640: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ExGntd = false
rule_2641: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2642: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ExGntd = true
rule_2643: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = true
rule_2644: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_2645: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_2646: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ExGntd = true
rule_2647: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = true
rule_2648: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2649: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2650: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2651: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2652: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2653: CurCmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2654: CurCmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2655: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2656: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2657: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2658: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2659: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2660: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_2661: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2662: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2663: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2664: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_2665: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_2666: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_2667: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2668: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2669: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_2670: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_2671: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_2672: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2673: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2674: Cache[NODE_2].State = E & ExGntd = true -> InvSet[NODE_1] = false
rule_2675: Cache[NODE_2].State = E & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2676: Cache[NODE_2].State = E & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_2677: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2678: Cache[NODE_2].State = E & ExGntd = true -> InvSet[NODE_1] = false
rule_2679: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_2680: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2681: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2682: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2683: InvSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2684: InvSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2685: InvSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2686: InvSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2687: InvSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_2688: InvSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_2689: InvSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2690: InvSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2691: InvSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2692: InvSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2693: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2694: CurCmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2695: CurCmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2696: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2697: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2698: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2699: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2700: CurCmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2701: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2702: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2703: CurCmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2704: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2705: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2706: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2707: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_1] = true
rule_2708: CurCmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2709: CurCmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2710: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_1] = true
rule_2711: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_1] = true
rule_2712: CurCmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2713: CurCmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2714: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_1] = true
rule_2715: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2716: CurCmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2717: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2718: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2719: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_2720: CurCmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2721: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2722: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2723: CurCmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2724: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2725: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2726: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2727: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2728: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2729: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2730: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2731: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2732: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2733: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2734: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2735: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2736: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2737: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2738: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2739: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2740: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2741: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2742: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2743: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2744: ShrSet[NODE_2] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_2745: ShrSet[NODE_2] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_2746: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_2747: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_2748: CurCmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2749: CurCmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2750: ShrSet[NODE_2] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_2751: ShrSet[NODE_2] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_2752: ShrSet[NODE_2] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_2753: ShrSet[NODE_2] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_2754: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = false
rule_2755: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2756: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2757: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2758: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2759: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2760: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_2761: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2762: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_2763: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_2764: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2765: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2766: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_2767: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2768: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2769: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2770: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2771: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2772: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2773: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_2774: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2775: ShrSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_2776: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2777: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2778: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2779: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2780: ShrSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_2781: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_2782: ShrSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_2783: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2784: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2785: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2786: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2787: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ShrSet[NODE_2] = true
rule_2788: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2789: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2790: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ShrSet[NODE_2] = true
rule_2791: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2792: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2793: ExGntd = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2794: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2795: CurCmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2796: CurCmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2797: Cache[NODE_2].State = S & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2798: ExGntd = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2799: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2800: Cache[NODE_2].State = E & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2801: Cache[NODE_2].State = E & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2802: Cache[NODE_2].State = E & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2803: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2804: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2805: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2806: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2807: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_2808: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2809: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2810: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2811: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2812: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2813: Cache[NODE_1].State = S & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2814: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2815: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2816: CurCmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2817: ShrSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_2818: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_2819: CurCmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2820: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2821: ShrSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2822: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_2823: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2824: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2825: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2826: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2827: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2828: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2829: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2830: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2831: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2832: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2833: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2834: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2835: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2836: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2837: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2838: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2839: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2840: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2841: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ShrSet[NODE_2] = true
rule_2842: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2843: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2844: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ShrSet[NODE_2] = true
rule_2845: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_2846: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_2847: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_2848: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ExGntd = false
rule_2849: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_2850: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ExGntd = false
rule_2851: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2852: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_2853: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2854: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = false
rule_2855: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_2856: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = false
rule_2857: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = false
rule_2858: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_2859: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_2860: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2861: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_2862: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = false
rule_2863: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_2864: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2865: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2866: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_2867: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_2868: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2869: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_2870: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_2871: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2872: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2873: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2874: ExGntd = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2875: CurCmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2876: CurCmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2877: Cache[NODE_2].State = S & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2878: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2879: ExGntd = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2880: Cache[NODE_2].State = E & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2881: Cache[NODE_2].State = E & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2882: Cache[NODE_2].State = E & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2883: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2884: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2885: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2886: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2887: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_2888: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2889: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2890: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2891: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2892: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2893: Cache[NODE_1].State = S & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2894: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2895: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2896: CurCmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2897: ShrSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_2898: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_2899: CurCmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2900: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2901: ShrSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2902: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_2903: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2904: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = false
rule_2905: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2906: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2907: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2908: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2909: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2910: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_2911: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2912: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_2913: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_2914: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2915: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2916: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_2917: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2918: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2919: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2920: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2921: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2922: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2923: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_2924: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2925: ShrSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_2926: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2927: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2928: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2929: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2930: ShrSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_2931: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_2932: ShrSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_2933: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2934: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2935: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2936: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2937: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_2938: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_2939: CurCmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2940: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ExGntd = true
rule_2941: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = true
rule_2942: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_2943: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_2944: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ExGntd = true
rule_2945: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = true
rule_2946: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2947: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_2948: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_2949: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2950: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2951: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_2952: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_2953: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2954: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_2955: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2956: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2957: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_2958: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2959: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2960: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2961: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2962: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2963: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2964: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2965: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2966: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2967: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2968: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2969: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2970: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2971: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2972: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2973: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2974: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2975: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2976: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2977: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2978: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2979: CurCmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2980: CurCmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2981: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2982: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_2983: ShrSet[NODE_1] = true & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2984: ShrSet[NODE_1] = true & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_2985: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_2986: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_2987: ShrSet[NODE_1] = true & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2988: ShrSet[NODE_1] = true & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_2989: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_2990: Cache[NODE_2].State = E & ExGntd = true -> InvSet[NODE_1] = false
rule_2991: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2992: Cache[NODE_2].State = E & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2993: Cache[NODE_2].State = E & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_2994: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2995: Cache[NODE_2].State = E & ExGntd = true -> InvSet[NODE_1] = false
rule_2996: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ExGntd = true
rule_2997: Cache[NODE_2].State = E & ExGntd = true -> ShrSet[NODE_1] = false
rule_2998: Cache[NODE_2].State = E & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_2999: Cache[NODE_2].State = E & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3000: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ExGntd = true
rule_3001: Cache[NODE_2].State = E & ExGntd = true -> ShrSet[NODE_1] = false
rule_3002: Cache[NODE_2].State = E & ExGntd = true -> ShrSet[NODE_1] = false
rule_3003: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ExGntd = true
rule_3004: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ExGntd = true
rule_3005: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ExGntd = true
rule_3006: Cache[NODE_2].State = E & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_3007: Cache[NODE_2].State = E & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_3008: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ExGntd = true
rule_3009: Cache[NODE_2].State = E & ExGntd = true -> ShrSet[NODE_1] = false
rule_3010: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ExGntd = true
rule_3011: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ExGntd = true
rule_3012: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3013: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3014: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3015: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3016: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3017: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3018: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3019: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3020: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3021: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3022: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_3023: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3024: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3025: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3026: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3027: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3028: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3029: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3030: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_3031: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_3032: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3033: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3034: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3035: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3036: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3037: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3038: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_3039: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3040: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_3041: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_3042: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_3043: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_3044: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3045: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_3046: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3047: CurCmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3048: CurCmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3049: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3050: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3051: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3052: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_3053: CurCmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3054: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3055: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3056: CurCmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3057: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3058: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_3059: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3060: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_3061: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_3062: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_3063: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_3064: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_3065: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_3066: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_3067: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_3068: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_3069: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_3070: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_3071: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_3072: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_3073: Cache[NODE_1].State = S & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_3074: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_3075: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_3076: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_3077: CurCmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_3078: Cache[NODE_1].State = S & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3079: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_3080: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_3081: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3082: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3083: ExGntd = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_3084: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
rule_3085: CurCmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_3086: CurCmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_3087: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_3088: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_3089: CurCmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_3090: CurCmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_3091: ShrSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_3092: ShrSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_3093: ExGntd = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_3094: ExGntd = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_3095: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_3096: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_3097: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_3098: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3099: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3100: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_3101: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_3102: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> ExGntd = true
rule_3103: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_3104: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3105: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3106: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> ExGntd = true
rule_3107: ExGntd = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3108: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_3109: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_3110: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_3111: InvSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_3112: InvSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_3113: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_3114: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_3115: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_3116: CurCmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_3117: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_3118: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_3119: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> CurCmd != Empty
rule_3120: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> CurCmd != Empty
rule_3121: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_3122: CurCmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_3123: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_3124: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_3125: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_3126: Cache[NODE_1].State = S & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_3127: Cache[NODE_1].State = S & CurCmd = Empty -> InvSet[NODE_2] = true
rule_3128: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3129: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3130: Cache[NODE_1].State = S & CurCmd = Empty -> InvSet[NODE_2] = true
rule_3131: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3132: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_3133: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_3134: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_3135: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_3136: CurCmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_3137: Cache[NODE_1].State = S & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3138: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_3139: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_3140: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3141: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3142: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_3143: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_3144: InvSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3145: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_3146: InvSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_3147: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_3148: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_3149: CurCmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3150: CurCmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3151: CurCmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3152: InvSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3153: InvSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3154: CurCmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3155: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3156: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3157: InvSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_3158: InvSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_3159: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_3160: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_3161: InvSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3162: CurCmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3163: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3164: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_3165: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_3166: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> ExGntd = true
rule_3167: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_3168: InvSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_3169: CurCmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3170: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3171: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_3172: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_3173: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_3174: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3175: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> ExGntd = true
rule_3176: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_3177: ExGntd = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3178: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3179: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3180: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3181: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3182: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3183: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3184: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3185: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd != Empty
rule_3186: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3187: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_3188: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_1] = true
rule_3189: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3190: CurCmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3191: CurCmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3192: CurCmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3193: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3194: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3195: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3196: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3197: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3198: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3199: MemData = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_3200: MemData = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_3201: MemData = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3202: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_3203: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_3204: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3205: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3206: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_3207: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3208: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ExGntd = false
rule_3209: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_3210: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3211: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_3212: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> CurCmd != Empty
rule_3213: CurCmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_3214: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_3215: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3216: MemData = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3217: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3218: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3219: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3220: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3221: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3222: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3223: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ExGntd = false
rule_3224: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_3225: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3226: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3227: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_3228: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3229: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3230: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3231: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3232: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3233: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3234: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3235: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3236: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3237: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3238: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3239: Cache[NODE_2].State = E & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3240: Cache[NODE_2].State = E & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3241: Cache[NODE_2].State = E & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3242: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3243: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3244: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3245: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3246: InvSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3247: InvSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3248: CurCmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3249: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3250: ExGntd = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_3251: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3252: CurCmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3253: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_3254: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3255: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_3256: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3257: ExGntd = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_3258: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3259: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3260: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3261: CurCmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_3262: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3263: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3264: CurCmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_3265: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3266: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3267: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_2] = false
rule_3268: Cache[NODE_1].State != I & ExGntd = false -> ShrSet[NODE_1] = true
rule_3269: CurCmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3270: CurCmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3271: Cache[NODE_1].State != I & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3272: Cache[NODE_1].State != I & ExGntd = false -> ShrSet[NODE_1] = true
rule_3273: Cache[NODE_1].State != I & ExGntd = true -> InvSet[NODE_2] = false
rule_3274: Cache[NODE_1].State != I & ExGntd = true -> InvSet[NODE_2] = false
rule_3275: Cache[NODE_1].State != I & ExGntd = false -> ShrSet[NODE_1] = true
rule_3276: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3277: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3278: CurCmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3279: CurCmd = Empty & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_3280: CurCmd = Empty & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_3281: CurCmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3282: Cache[NODE_1].State != I & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3283: Cache[NODE_1].State != I & ExGntd = false -> ShrSet[NODE_1] = true
rule_3284: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3285: Cache[NODE_1].State != I & ExGntd = true -> InvSet[NODE_2] = false
rule_3286: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_3287: Cache[NODE_1].State != I & ExGntd = true -> InvSet[NODE_2] = false
rule_3288: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3289: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State = I
rule_3290: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_3291: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State = I
rule_3292: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3293: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> ExGntd = true
rule_3294: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_1].State = I
rule_3295: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3296: Cache[NODE_2].State = E & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_3297: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> ExGntd = true
rule_3298: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_1].State = I
rule_3299: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3300: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3301: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3302: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_3303: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3304: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_3305: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3306: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3307: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3308: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3309: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_3310: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3311: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3312: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3313: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3314: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3315: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3316: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3317: ShrSet[NODE_1] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3318: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3319: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3320: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3321: ShrSet[NODE_1] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3322: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3323: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3324: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3325: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_3326: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3327: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_3328: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_3329: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3330: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3331: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3332: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3333: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3334: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3335: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3336: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3337: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3338: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3339: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3340: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3341: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3342: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3343: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3344: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3345: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3346: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3347: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3348: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3349: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3350: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3351: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_3352: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3353: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3354: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_3355: CurCmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3356: CurCmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3357: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_3358: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_3359: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3360: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3361: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_3362: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_3363: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3364: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3365: ShrSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_3366: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3367: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_3368: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3369: ShrSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_3370: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_3371: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3372: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3373: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ExGntd = false
rule_3374: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State = I
rule_3375: CurCmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3376: CurCmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3377: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_3378: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3379: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ExGntd = false
rule_3380: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3381: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3382: ShrSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_3383: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State = I
rule_3384: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3385: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3386: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_3387: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3388: ShrSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3389: ShrSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3390: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3391: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3392: ShrSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3393: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3394: CurCmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_3395: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3396: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3397: Cache[NODE_2].State = E & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3398: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3399: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3400: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3401: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3402: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> MemData = AuxData
rule_3403: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3404: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3405: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3406: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3407: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ExGntd = false
rule_3408: ExGntd = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3409: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3410: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_3411: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3412: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3413: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3414: CurCmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3415: ShrSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3416: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3417: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3418: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ExGntd = false
rule_3419: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> MemData = AuxData
rule_3420: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3421: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3422: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3423: CurCmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3424: CurCmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_3425: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3426: Cache[NODE_2].State != I & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_3427: ExGntd = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3428: ShrSet[NODE_2] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_3429: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_3430: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3431: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3432: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_3433: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3434: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3435: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3436: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_3437: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3438: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3439: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_3440: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_3441: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3442: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3443: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3444: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3445: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3446: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3447: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3448: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3449: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3450: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_3451: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3452: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3453: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_3454: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3455: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3456: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3457: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_3458: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd = ReqE
rule_3459: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_3460: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State = E
rule_3461: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = E
rule_3462: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_3463: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State = E
rule_3464: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_3465: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3466: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd != Empty
rule_3467: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3468: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_3469: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_3470: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_3471: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3472: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_3473: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_3474: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3475: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_3476: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_3477: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_3478: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3479: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_3480: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3481: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3482: ShrSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3483: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3484: CurCmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_3485: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3486: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3487: Cache[NODE_2].State = E & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3488: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3489: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3490: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3491: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3492: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> MemData = AuxData
rule_3493: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3494: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3495: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3496: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3497: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ExGntd = false
rule_3498: ExGntd = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3499: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3500: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3501: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_3502: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3503: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_3504: CurCmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3505: ShrSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3506: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3507: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3508: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ExGntd = false
rule_3509: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> MemData = AuxData
rule_3510: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3511: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3512: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3513: CurCmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3514: ShrSet[NODE_2] = true & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_3515: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3516: Cache[NODE_2].State != I & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_3517: ExGntd = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_3518: ShrSet[NODE_2] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_3519: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_3520: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3521: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3522: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3523: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_3524: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3525: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_3526: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_3527: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_3528: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_3529: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_3530: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_3531: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3532: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3533: ShrSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_3534: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3535: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_3536: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3537: ShrSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_3538: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_3539: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3540: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3541: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ExGntd = false
rule_3542: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State = I
rule_3543: CurCmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3544: CurCmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_3545: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_3546: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3547: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ExGntd = false
rule_3548: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3549: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3550: ShrSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_3551: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State = I
rule_3552: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3553: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3554: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3555: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3556: Cache[NODE_2].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_3557: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_3558: Cache[NODE_2].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_3559: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3560: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3561: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3562: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3563: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3564: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3565: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3566: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3567: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_3568: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_1] = true
rule_3569: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3570: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3571: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_3572: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_3573: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_3574: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_3575: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3576: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3577: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3578: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3579: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_3580: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_3581: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_3582: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_3583: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_3584: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_3585: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3586: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3587: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_3588: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_3589: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3590: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3591: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3592: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_3593: CurCmd = ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3594: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3595: CurCmd = ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3596: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_3597: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd = ReqE
rule_3598: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3599: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3600: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3601: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3602: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3603: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3604: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3605: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3606: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_3607: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3608: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_3609: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_3610: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3611: CurCmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3612: CurCmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3613: InvSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_3614: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3615: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3616: ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3617: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_3618: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_3619: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3620: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3621: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3622: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3623: ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3624: InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3625: InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3626: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_3627: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_3628: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3629: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3630: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_3631: Cache[NODE_2].State = E & CurCmd = Empty -> InvSet[NODE_1] = false
rule_3632: Cache[NODE_2].State = E & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_3633: Cache[NODE_2].State = E & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3634: Cache[NODE_2].State = E & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_3635: Cache[NODE_2].State = E & CurCmd != ReqS -> ShrSet[NODE_1] = false
rule_3636: Cache[NODE_2].State = E & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_3637: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> CurCmd != Empty
rule_3638: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> CurCmd != Empty
rule_3639: Cache[NODE_2].State = E & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_3640: Cache[NODE_2].State = E & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3641: Cache[NODE_2].State = E & CurCmd = Empty -> InvSet[NODE_2] = false
rule_3642: Cache[NODE_2].State = E & CurCmd != ReqS -> ShrSet[NODE_1] = false
rule_3643: Cache[NODE_2].State = E & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_3644: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3645: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3646: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3647: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3648: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3649: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3650: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3651: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3652: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3653: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3654: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3655: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3656: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3657: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3658: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3659: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3660: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3661: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3662: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3663: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3664: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3665: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3666: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3667: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3668: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3669: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State = I
rule_3670: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_3671: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State = E
rule_3672: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3673: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3674: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3675: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3676: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3677: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_3678: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_3679: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_3680: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_3681: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3682: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_3683: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_3684: CurCmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3685: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3686: ExGntd = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_3687: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3688: CurCmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3689: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_3690: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3691: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_3692: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3693: ExGntd = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_3694: MemData = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3695: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_3696: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_3697: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3698: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3699: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_3700: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3701: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ExGntd = false
rule_3702: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_3703: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3704: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_3705: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3706: CurCmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_3707: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_3708: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3709: MemData = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3710: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3711: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3712: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3713: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3714: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3715: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3716: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ExGntd = false
rule_3717: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_3718: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_3719: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_3720: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_3721: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3722: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3723: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3724: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3725: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3726: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_3727: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_3728: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3729: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3730: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3731: CurCmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_3732: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3733: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3734: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_3735: ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3736: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3737: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_3738: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3739: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3740: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_3741: ShrSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3742: ShrSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3743: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3744: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3745: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> MemData = AuxData
rule_3746: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_3747: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3748: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> MemData = AuxData
rule_3749: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3750: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3751: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3752: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_3753: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3754: CurCmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_3755: CurCmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_3756: CurCmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3757: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3758: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3759: CurCmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3760: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_3761: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3762: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3763: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3764: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3765: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3766: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3767: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3768: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3769: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3770: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_3771: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_3772: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3773: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3774: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3775: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3776: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3777: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3778: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3779: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3780: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3781: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3782: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ExGntd = true
rule_3783: MemData != AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = true
rule_3784: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_3785: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3786: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_3787: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3788: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3789: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3790: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_3791: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3792: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3793: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3794: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3795: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3796: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3797: ExGntd = false & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_3798: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3799: ExGntd = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3800: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3801: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_3802: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3803: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3804: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_3805: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3806: CurCmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_3807: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3808: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3809: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_3810: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3811: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3812: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_3813: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_3814: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_3815: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_3816: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> InvSet[NODE_2] = true
rule_3817: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> InvSet[NODE_2] = true
rule_3818: ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3819: InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3820: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_3821: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_3822: InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3823: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_3824: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3825: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3826: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3827: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3828: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_3829: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3830: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_3831: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_3832: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3833: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3834: CurCmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3835: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3836: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3837: CurCmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3838: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_3839: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3840: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3841: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3842: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3843: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3844: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_3845: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3846: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_3847: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3848: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3849: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3850: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_3851: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3852: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3853: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_3854: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3855: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3856: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3857: InvSet[NODE_2] = true & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_3858: InvSet[NODE_2] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_3859: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3860: InvSet[NODE_2] = true & MemData = AuxData -> InvSet[NODE_2] = true
rule_3861: InvSet[NODE_2] = true & MemData = AuxData -> InvSet[NODE_2] = true
rule_3862: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3863: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3864: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3865: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3866: CurCmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3867: CurCmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3868: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_3869: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_3870: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3871: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3872: InvSet[NODE_2] = true & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_3873: CurCmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3874: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3875: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3876: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3877: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3878: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ExGntd = true
rule_3879: MemData != AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = true
rule_3880: ExGntd = false & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_3881: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_3882: InvSet[NODE_2] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_3883: CurCmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3884: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> MemData = AuxData
rule_3885: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_3886: ExGntd = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3887: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3888: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3889: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3890: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3891: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3892: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3893: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3894: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_3895: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_3896: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_3897: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> CurCmd != Empty
rule_3898: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_1] = true
rule_3899: CurCmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3900: CurCmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3901: MemData != AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_3902: MemData != AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_3903: MemData != AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3904: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3905: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_1] = true
rule_3906: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3907: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3908: MemData != AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3909: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_3910: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3911: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3912: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3913: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3914: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_3915: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3916: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3917: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3918: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3919: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3920: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3921: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3922: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3923: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3924: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_3925: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_3926: Cache[NODE_2].State = E & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3927: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3928: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3929: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_3930: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3931: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3932: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3933: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_3934: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3935: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3936: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_3937: InvSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3938: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_3939: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_3940: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3941: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_3942: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_3943: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3944: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_3945: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3946: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3947: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd = ReqE
rule_3948: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != I
rule_3949: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_3950: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_3951: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_3952: CurCmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3953: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State = I
rule_3954: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ExGntd = true
rule_3955: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3956: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].State = E
rule_3957: CurCmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3958: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_3959: Cache[NODE_1].State = S & CurCmd = ReqE -> Cache[NODE_1].State != I
rule_3960: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3961: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State = I
rule_3962: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3963: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ExGntd = true
rule_3964: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3965: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].State = E
rule_3966: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3967: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_3968: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_3969: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_3970: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3971: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_3972: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_3973: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ExGntd = true
rule_3974: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State = I
rule_3975: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3976: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_3977: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ExGntd = true
rule_3978: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State = I
rule_3979: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_3980: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_3981: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> ExGntd = false
rule_3982: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> ExGntd = false
rule_3983: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3984: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_3985: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_3986: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3987: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3988: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3989: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3990: CurCmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3991: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_3992: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_3993: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State = I
rule_3994: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_3995: CurCmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_3996: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_3997: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_3998: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_3999: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4000: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_4001: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4002: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State = I
rule_4003: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4004: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4005: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4006: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4007: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4008: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4009: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4010: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4011: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4012: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4013: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4014: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4015: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4016: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4017: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4018: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4019: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4020: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4021: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4022: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4023: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_4024: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4025: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4026: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4027: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4028: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4029: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4030: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4031: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4032: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_4033: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4034: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4035: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4036: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4037: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4038: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4039: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4040: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4041: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_4042: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_4043: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4044: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4045: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_4046: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4047: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4048: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_4049: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4050: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4051: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_4052: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_4053: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_4054: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_4055: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4056: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd = Empty
rule_4057: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
rule_4058: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd = Empty
rule_4059: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
rule_4060: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4061: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_4062: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_4063: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_4064: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_4065: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4066: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4067: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4068: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4069: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_4070: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_4071: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4072: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4073: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4074: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_4075: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_4076: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_4077: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != S
rule_4078: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_4079: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4080: ShrSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_4081: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != S
rule_4082: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4083: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_4084: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4085: ShrSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_4086: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4087: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4088: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4089: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_4090: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4091: ShrSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4092: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4093: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4094: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4095: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4096: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_4097: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_4098: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_4099: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4100: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_4101: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4102: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_4103: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4104: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4105: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4106: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4107: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4108: ShrSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4109: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4110: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4111: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4112: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4113: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4114: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4115: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4116: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4117: CurCmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_4118: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4119: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4120: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_4121: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_4122: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4123: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4124: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4125: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_4126: CurCmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_4127: ShrSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_4128: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_4129: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4130: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4131: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4132: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_4133: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_4134: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4135: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_4136: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4137: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4138: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4139: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4140: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4141: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4142: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_4143: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4144: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4145: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4146: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_4147: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_4148: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_4149: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_4150: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4151: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_4152: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_4153: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4154: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_4155: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4156: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_4157: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4158: InvSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_4159: InvSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_4160: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_4161: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4162: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4163: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_4164: CurCmd = ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_4165: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4166: CurCmd = ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_4167: ExGntd = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_4168: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4169: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_4170: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4171: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ExGntd = true
rule_4172: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_4173: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != S
rule_4174: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ExGntd = true
rule_4175: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_4176: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State = S
rule_4177: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_4178: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_4179: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_4180: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State = S
rule_4181: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_4182: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State = E
rule_4183: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4184: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_4185: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4186: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4187: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_4188: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4189: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4190: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_4191: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_4192: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != I
rule_4193: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != E
rule_4194: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_4195: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_4196: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_4197: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4198: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_4199: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4200: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_4201: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_4202: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_4203: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_4204: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_4205: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_4206: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_4207: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Cache[NODE_2].State != I
rule_4208: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != I
rule_4209: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4210: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != E
rule_4211: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4212: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4213: ShrSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4214: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4215: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4216: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_4217: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_4218: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4219: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4220: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4221: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_4222: CurCmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_4223: ShrSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_4224: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_4225: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4226: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4227: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4228: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_4229: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_4230: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4231: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_4232: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4233: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4234: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4235: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4236: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4237: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4238: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_4239: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_4240: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != S
rule_4241: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_4242: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4243: ShrSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_4244: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != S
rule_4245: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4246: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_4247: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4248: ShrSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_4249: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4250: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4251: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4252: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_4253: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4254: ShrSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4255: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4256: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4257: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4258: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4259: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_4260: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_4261: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_4262: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4263: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_4264: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4265: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_4266: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4267: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4268: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_4269: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4270: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4271: ShrSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4272: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4273: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4274: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4275: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4276: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_4277: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_4278: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4279: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4280: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4281: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4282: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_4283: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_4284: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_4285: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4286: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4287: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4288: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4289: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4290: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4291: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4292: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4293: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4294: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4295: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4296: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4297: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4298: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4299: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4300: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4301: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4302: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4303: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4304: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4305: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4306: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4307: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4308: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4309: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_1] = true
rule_4310: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> CurCmd != Empty
rule_4311: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_4312: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_4313: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State = I
rule_4314: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ExGntd = true
rule_4315: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_4316: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_4317: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4318: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4319: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4320: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_4321: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_4322: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ExGntd = true
rule_4323: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State = I
rule_4324: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4325: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> ExGntd = true
rule_4326: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_2].State != S
rule_4327: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_4328: Cache[NODE_2].State = E & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_4329: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> ExGntd = true
rule_4330: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_2].State != S
rule_4331: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_4332: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_4333: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_4334: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_4335: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> ExGntd = true
rule_4336: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4337: CurCmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_4338: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4339: CurCmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_4340: ExGntd = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_4341: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4342: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> ExGntd = true
rule_4343: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4344: CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_4345: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_4346: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_4347: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_4348: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_4349: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_4350: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> ExGntd = false
rule_4351: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> ExGntd = false
rule_4352: CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_4353: CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_4354: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_4355: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_4356: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != E
rule_4357: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4358: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4359: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4360: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4361: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4362: CurCmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_4363: ShrSet[NODE_1] = true & CurCmd != Empty -> Cache[NODE_2].State != E
rule_4364: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_4365: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_4366: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_2].State = I
rule_4367: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != E
rule_4368: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ExGntd = true
rule_4369: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4370: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4371: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4372: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4373: ShrSet[NODE_1] = true & CurCmd != Empty -> Cache[NODE_2].State != E
rule_4374: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_4375: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4376: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_4377: Cache[NODE_1].State = S & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4378: CurCmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_4379: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4380: CurCmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_4381: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_2].State = I
rule_4382: ExGntd = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_4383: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4384: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ExGntd = true
rule_4385: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4386: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_4387: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_4388: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4389: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4390: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4391: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_4392: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4393: Cache[NODE_2].State = E & CurCmd != Empty -> InvSet[NODE_1] = false
rule_4394: Cache[NODE_2].State = E & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4395: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_4396: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_4397: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> ExGntd = true
rule_4398: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_1].State != S
rule_4399: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_2].State != I
rule_4400: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> ExGntd = true
rule_4401: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = E
rule_4402: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_4403: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ExGntd = true
rule_4404: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_1].State != E
rule_4405: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_4406: Cache[NODE_2].State = E & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4407: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_4408: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_4409: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_4410: Cache[NODE_2].State = E & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_4411: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> ExGntd = true
rule_4412: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_1].State != S
rule_4413: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_2].State != I
rule_4414: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_4415: Cache[NODE_2].State = E & CurCmd = ReqE -> Cache[NODE_2].State != I
rule_4416: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> ExGntd = true
rule_4417: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_2].State != I
rule_4418: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = E
rule_4419: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_4420: Cache[NODE_2].State = E & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4421: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ExGntd = true
rule_4422: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_1].State != E
rule_4423: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_4424: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4425: CurCmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_4426: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_4427: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_4428: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_4429: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4430: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_4431: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_4432: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_4433: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_4434: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4435: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4436: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_4437: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4438: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_4439: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_4440: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_4441: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_4442: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4443: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_4444: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_4445: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4446: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_4447: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4448: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4449: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_4450: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_4451: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_4452: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_4453: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4454: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_4455: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd = ReqE
rule_4456: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_4457: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State = E
rule_4458: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_4459: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_4460: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4461: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4462: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4463: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4464: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4465: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4466: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd = Empty
rule_4467: InvSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4468: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_4469: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4470: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4471: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_4472: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_4473: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_4474: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4475: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4476: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4477: MemData != AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_4478: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4479: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_1] = true
rule_4480: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_4481: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4482: MemData != AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_4483: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_4484: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4485: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4486: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4487: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4488: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_4489: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4490: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4491: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4492: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4493: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4494: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4495: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_4496: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4497: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4498: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_4499: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_4500: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_4501: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4502: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4503: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_4504: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4505: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4506: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4507: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4508: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_4509: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4510: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4511: ExGntd = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4512: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_4513: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_4514: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4515: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_4516: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4517: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4518: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4519: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_4520: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4521: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4522: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4523: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4524: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_4525: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_4526: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_4527: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4528: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4529: ExGntd = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4530: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4531: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4532: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4533: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_4534: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_4535: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4536: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_4537: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4538: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4539: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4540: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4541: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4542: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4543: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4544: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4545: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_4546: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_4547: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_4548: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_4549: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4550: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_4551: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_4552: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4553: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4554: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4555: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_4556: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4557: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_4558: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4559: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4560: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4561: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4562: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> ExGntd = false
rule_4563: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4564: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4565: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4566: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4567: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4568: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4569: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4570: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4571: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_4572: InvSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_4573: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_4574: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> CurCmd != Empty
rule_4575: CurCmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_4576: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4577: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> CurCmd != Empty
rule_4578: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_4579: InvSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_4580: CurCmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_4581: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4582: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_4583: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_4584: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_4585: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4586: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4587: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4588: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4589: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4590: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4591: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_4592: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4593: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> CurCmd = Empty
rule_4594: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_4595: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4596: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4597: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> CurCmd = Empty
rule_4598: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4599: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4600: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4601: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4602: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4603: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4604: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_4605: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_4606: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_4607: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_4608: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4609: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4610: ExGntd = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4611: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4612: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4613: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_4614: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_4615: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_4616: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_4617: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4618: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4619: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_4620: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_4621: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4622: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4623: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4624: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_4625: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4626: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4627: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4628: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4629: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4630: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4631: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_4632: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4633: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4634: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_2] = true
rule_4635: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_2] = true
rule_4636: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_4637: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4638: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqE
rule_4639: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4640: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4641: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4642: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4643: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_4644: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_4645: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4646: ExGntd = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_4647: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4648: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_4649: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4650: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_4651: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> ExGntd = false
rule_4652: Cache[NODE_1].State = S & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4653: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_4654: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4655: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_4656: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_4657: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4658: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_4659: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_4660: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4661: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqE
rule_4662: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4663: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_4664: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_4665: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4666: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4667: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> MemData = AuxData
rule_4668: CurCmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4669: MemData != AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_4670: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> MemData = AuxData
rule_4671: MemData != AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_4672: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> MemData = AuxData
rule_4673: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4674: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4675: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_4676: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_4677: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
rule_4678: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_4679: CurCmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4680: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_4681: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_4682: MemData != AuxData & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_4683: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> MemData = AuxData
rule_4684: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_4685: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4686: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4687: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4688: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4689: MemData != AuxData & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_4690: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
rule_4691: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4692: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4693: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4694: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4695: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_4696: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_4697: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4698: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4699: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4700: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4701: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4702: InvSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_4703: InvSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_4704: MemData = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_4705: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4706: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4707: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4708: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4709: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4710: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4711: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4712: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4713: MemData = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_4714: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_4715: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4716: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_4717: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_4718: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4719: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4720: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4721: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4722: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4723: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4724: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_4725: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4726: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
rule_4727: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4728: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_4729: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4730: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ExGntd = false
rule_4731: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_4732: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ExGntd = false
rule_4733: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
rule_4734: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State != S
rule_4735: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State != S
rule_4736: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ExGntd = false
rule_4737: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ExGntd = false
rule_4738: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State != E
rule_4739: CurCmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_4740: CurCmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_4741: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State != E
rule_4742: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4743: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4744: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != I
rule_4745: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4746: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ExGntd = true
rule_4747: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].State != S
rule_4748: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ExGntd = false
rule_4749: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != I
rule_4750: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State = S
rule_4751: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
rule_4752: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
rule_4753: Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_1].State != I
rule_4754: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_4755: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ExGntd = true
rule_4756: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].State != S
rule_4757: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_4758: Cache[NODE_1].State = S & CurCmd != ReqE -> Cache[NODE_1].State != I
rule_4759: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ExGntd = false
rule_4760: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != I
rule_4761: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State = S
rule_4762: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4763: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4764: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_4765: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_4766: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_4767: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_4768: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> CurCmd != Empty
rule_4769: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_4770: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_4771: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_4772: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_4773: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_1].State = I
rule_4774: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_4775: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_4776: CurCmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_4777: Cache[NODE_1].State = I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4778: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_4779: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> MemData = AuxData
rule_4780: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_4781: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_4782: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
rule_4783: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State = I
rule_4784: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4785: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4786: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
rule_4787: Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_1].State = I
rule_4788: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4789: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4790: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_4791: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
rule_4792: CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4793: Cache[NODE_1].State = I & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_4794: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State = I
rule_4795: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4796: CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4797: Cache[NODE_1].State = I & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4798: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4799: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
rule_4800: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_4801: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4802: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4803: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4804: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4805: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4806: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4807: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4808: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4809: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4810: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4811: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4812: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4813: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4814: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4815: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4816: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4817: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_4818: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4819: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_4820: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4821: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_4822: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4823: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4824: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4825: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4826: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4827: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4828: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4829: CurCmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4830: ShrSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_4831: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_4832: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_4833: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_4834: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4835: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4836: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4837: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4838: ShrSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_4839: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_4840: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4841: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4842: Cache[NODE_1].State = S & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4843: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4844: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4845: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_4846: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4847: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4848: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4849: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_4850: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_4851: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_4852: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4853: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_4854: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
rule_4855: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_4856: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_4857: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_4858: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
rule_4859: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_4860: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4861: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4862: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4863: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4864: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4865: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4866: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4867: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4868: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4869: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4870: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4871: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4872: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4873: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4874: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4875: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_4876: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4877: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4878: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4879: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4880: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_4881: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_4882: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4883: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4884: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4885: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_4886: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4887: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4888: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4889: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4890: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4891: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_4892: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_4893: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4894: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_4895: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4896: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_4897: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_4898: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4899: ShrSet[NODE_2] = false & MemData = AuxData -> ShrSet[NODE_2] = false
rule_4900: ShrSet[NODE_2] = false & MemData = AuxData -> ShrSet[NODE_2] = false
rule_4901: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4902: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4903: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4904: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_4905: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_4906: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_4907: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_4908: MemData != AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_4909: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_4910: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_1] = true
rule_4911: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> MemData = AuxData
rule_4912: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_4913: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_4914: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_4915: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_4916: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4917: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_4918: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_4919: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_4920: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_4921: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4922: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_4923: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_4924: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_4925: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_4926: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4927: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4928: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_4929: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> MemData = AuxData
rule_4930: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_1] = true
rule_4931: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_4932: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4933: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4934: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4935: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_4936: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_4937: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_4938: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4939: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_4940: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_4941: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4942: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_4943: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_4944: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_2] = true
rule_4945: ShrSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_4946: MemData = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_4947: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_4948: Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_2] = true
rule_4949: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_4950: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_4951: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4952: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_4953: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_4954: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_4955: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_4956: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_4957: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_4958: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_4959: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4960: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4961: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_4962: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4963: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4964: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_4965: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_4966: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4967: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_4968: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4969: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_4970: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_4971: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_4972: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_4973: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_4974: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_4975: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4976: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_4977: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_4978: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_4979: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4980: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4981: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_4982: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_4983: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4984: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4985: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4986: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_4987: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4988: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_4989: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_4990: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_4991: CurCmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_4992: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4993: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_4994: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4995: CurCmd = ReqS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_4996: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4997: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4998: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4999: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_5000: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5001: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_5002: Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5003: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_5004: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_5005: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_5006: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5007: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5008: CurCmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_5009: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_5010: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_5011: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5012: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_5013: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_5014: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_5015: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5016: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_5017: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5018: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5019: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_5020: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_5021: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd != Empty
rule_5022: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_5023: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_5024: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_5025: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_5026: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_5027: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5028: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5029: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5030: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> MemData = AuxData
rule_5031: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_5032: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_5033: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5034: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5035: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5036: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5037: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_5038: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != I
rule_5039: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_5040: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_5041: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_5042: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5043: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5044: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5045: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_5046: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_5047: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_5048: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_5049: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5050: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5051: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_5052: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_5053: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5054: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_5055: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_5056: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5057: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != I
rule_5058: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != I
rule_5059: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5060: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5061: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_5062: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5063: ShrSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5064: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_5065: MemData = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_5066: Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5067: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_5068: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5069: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5070: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_5071: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5072: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5073: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_5074: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_5075: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_5076: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5077: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_5078: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5079: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5080: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5081: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5082: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_5083: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_5084: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5085: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_5086: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_5087: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_5088: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_5089: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_5090: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_5091: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_5092: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_5093: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_5094: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_5095: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5096: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5097: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_5098: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_5099: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5100: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5101: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5102: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_5103: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_5104: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_5105: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_5106: MemData != AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_5107: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5108: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_1] = true
rule_5109: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> MemData = AuxData
rule_5110: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5111: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5112: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_5113: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_5114: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_5115: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_5116: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5117: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_5118: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_5119: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5120: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_5121: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_5122: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_5123: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5124: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5125: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5126: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_5127: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> MemData = AuxData
rule_5128: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_1] = true
rule_5129: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5130: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5131: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5132: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_5133: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5134: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_5135: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_5136: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_5137: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_5138: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_5139: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5140: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5141: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_5142: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> CurCmd != Empty
rule_5143: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5144: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5145: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_5146: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_5147: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5148: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5149: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_5150: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_5151: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_5152: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5153: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5154: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5155: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5156: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5157: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5158: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5159: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5160: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5161: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5162: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5163: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5164: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5165: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5166: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_5167: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5168: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5169: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5170: InvSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5171: InvSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5172: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5173: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5174: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5175: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5176: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5177: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5178: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5179: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5180: Cache[NODE_1].State = S & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5181: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5182: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5183: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_5184: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5185: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5186: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
rule_5187: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_5188: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_5189: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_5190: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
rule_5191: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_5192: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ExGntd = true
rule_5193: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != E
rule_5194: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_5195: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_5196: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ExGntd = true
rule_5197: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != E
rule_5198: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_5199: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5200: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5201: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5202: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_5203: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5204: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_5205: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_5206: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
rule_5207: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_5208: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_5209: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5210: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != E
rule_5211: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_5212: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_5213: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> CurCmd != Empty
rule_5214: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_5215: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> CurCmd != Empty
rule_5216: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_5217: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_5218: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_5219: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_5220: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
rule_5221: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_5222: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_5223: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_5224: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_5225: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_5226: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_5227: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5228: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != E
rule_5229: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_5230: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_5231: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_5232: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_2].State != S
rule_5233: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_5234: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_5235: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_5236: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_5237: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_5238: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_5239: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_5240: ExGntd = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_5241: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_2].State != S
rule_5242: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ExGntd = true
rule_5243: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != S
rule_5244: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_5245: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_5246: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_5247: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> ExGntd = false
rule_5248: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_5249: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != S
rule_5250: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_5251: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_5252: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_5253: ExGntd = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_5254: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_2].State != S
rule_5255: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> ExGntd = false
rule_5256: CurCmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_5257: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_5258: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ExGntd = true
rule_5259: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != S
rule_5260: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_5261: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_5262: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != S
rule_5263: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_5264: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_5265: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_5266: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_5267: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> ExGntd = false
rule_5268: ExGntd = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_5269: CurCmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_5270: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_5271: Cache[NODE_2].State = S & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5272: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> ExGntd = false
rule_5273: ExGntd = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_5274: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_5275: CurCmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_5276: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5277: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_5278: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd != Empty
rule_5279: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> MemData = AuxData
rule_5280: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_5281: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_5282: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_5283: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5284: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> ExGntd = false
rule_5285: ExGntd = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_5286: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> ExGntd = false
rule_5287: ExGntd = false & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_5288: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_5289: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> ExGntd = false
rule_5290: ExGntd = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_5291: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5292: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_5293: CurCmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_5294: CurCmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_5295: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_5296: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_5297: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_5298: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_5299: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_5300: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_5301: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5302: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> ExGntd = false
rule_5303: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5304: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_5305: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_5306: Cache[NODE_2].State = S & CurCmd != ReqE -> Cache[NODE_2].State != I
rule_5307: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> ExGntd = false
rule_5308: ExGntd = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_5309: ExGntd = false & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_5310: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_5311: Cache[NODE_2].State = S & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5312: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> ExGntd = false
rule_5313: ExGntd = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_5314: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5315: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_5316: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_5317: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_5318: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_5319: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5320: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_5321: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_5322: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ExGntd = false
rule_5323: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_5324: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_5325: Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5326: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_5327: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_5328: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_5329: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_5330: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_5331: Cache[NODE_1].State = S & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5332: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ExGntd = false
rule_5333: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_5334: CurCmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_5335: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_5336: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_5337: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5338: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_5339: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_5340: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_5341: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5342: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5343: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5344: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_5345: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_5346: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_5347: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> ExGntd = true
rule_5348: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_5349: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5350: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_5351: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> ExGntd = true
rule_5352: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5353: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_5354: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_5355: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_5356: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5357: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_5358: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_5359: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_5360: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5361: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_5362: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_5363: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5364: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_5365: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> ExGntd = true
rule_5366: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_5367: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_1].State != S
rule_5368: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_2].State != I
rule_5369: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5370: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5371: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5372: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_5373: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5374: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5375: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5376: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> ExGntd = true
rule_5377: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5378: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_5379: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_5380: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_5381: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_5382: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5383: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5384: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_5385: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5386: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_2].State != I
rule_5387: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_5388: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5389: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_2].State != I
rule_5390: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_5391: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5392: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5393: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_5394: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_5395: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_5396: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5397: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_5398: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_5399: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_5400: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5401: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_5402: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_5403: Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5404: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_5405: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5406: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5407: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_5408: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5409: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_5410: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_5411: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5412: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_5413: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_5414: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5415: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_5416: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_5417: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5418: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5419: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5420: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5421: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> ExGntd = false
rule_5422: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5423: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_5424: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5425: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_5426: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_5427: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5428: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5429: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5430: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5431: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5432: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5433: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_5434: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_5435: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_5436: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_5437: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_5438: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_5439: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_5440: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_5441: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_5442: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_5443: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_5444: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5445: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> ExGntd = false
rule_5446: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5447: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_5448: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_5449: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_5450: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5451: MemData = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_5452: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5453: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5454: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5455: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5456: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5457: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5458: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5459: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5460: MemData = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_5461: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_5462: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5463: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5464: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_5465: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_5466: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_5467: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5468: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5469: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5470: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5471: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_5472: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5473: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5474: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5475: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_5476: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_5477: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_5478: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_5479: CurCmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_5480: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_5481: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_5482: MemData != AuxData & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_5483: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> MemData = AuxData
rule_5484: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_5485: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5486: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5487: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5488: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5489: MemData != AuxData & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_5490: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_5491: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5492: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5493: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5494: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5495: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5496: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5497: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_5498: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5499: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5500: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_5501: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_5502: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_5503: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_5504: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5505: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5506: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_5507: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_5508: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_5509: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_5510: Cache[NODE_1].State = S & MemData = AuxData -> ShrSet[NODE_1] = true
rule_5511: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_5512: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_5513: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5514: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5515: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_5516: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_5517: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5518: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5519: MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_5520: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_5521: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_5522: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5523: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_5524: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_5525: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_5526: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5527: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_5528: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_5529: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5530: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5531: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5532: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5533: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_5534: CurCmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_5535: CurCmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_5536: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_5537: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_5538: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_5539: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_5540: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5541: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_5542: MemData = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_5543: MemData = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_5544: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5545: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_5546: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5547: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_5548: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5549: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_5550: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_5551: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5552: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_5553: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5554: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5555: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5556: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_5557: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5558: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5559: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5560: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5561: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_5562: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_5563: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_5564: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5565: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5566: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5567: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5568: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5569: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5570: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5571: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5572: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5573: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5574: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_5575: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_5576: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_5577: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_5578: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_5579: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_5580: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_5581: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_5582: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5583: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5584: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5585: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5586: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5587: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_5588: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5589: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5590: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_5591: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5592: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5593: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_5594: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5595: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5596: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5597: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5598: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5599: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_5600: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5601: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_5602: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_5603: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> ExGntd = false
rule_5604: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_5605: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_5606: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5607: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5608: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_5609: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_5610: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5611: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5612: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5613: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> ExGntd = false
rule_5614: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5615: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ExGntd = false
rule_5616: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_5617: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5618: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5619: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_5620: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_5621: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> ExGntd = false
rule_5622: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5623: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_5624: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_5625: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_5626: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_5627: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_5628: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5629: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5630: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5631: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5632: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5633: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5634: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_5635: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_5636: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5637: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5638: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_5639: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5640: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_5641: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5642: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5643: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5644: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5645: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5646: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_5647: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_5648: CurCmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_5649: CurCmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_5650: InvSet[NODE_2] = true & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_5651: InvSet[NODE_2] = true & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_5652: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_5653: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5654: MemData != AuxData & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_5655: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_5656: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_5657: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5658: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5659: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_5660: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_5661: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5662: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5663: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5664: Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5665: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5666: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_5667: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_5668: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5669: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_5670: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5671: ExGntd = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_5672: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5673: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_5674: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5675: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_5676: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_5677: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> ExGntd = false
rule_5678: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_5679: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_5680: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_5681: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5682: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_5683: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5684: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_5685: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_5686: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5687: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_5688: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_5689: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_5690: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_5691: Cache[NODE_1].State = S & MemData = AuxData -> ShrSet[NODE_1] = true
rule_5692: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_5693: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_5694: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_5695: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_5696: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5697: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_5698: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_5699: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5700: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_5701: MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_5702: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_5703: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_5704: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5705: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5706: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5707: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5708: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5709: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_5710: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5711: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_5712: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5713: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5714: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5715: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5716: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_5717: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_5718: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_5719: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_5720: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_5721: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_5722: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> MemData = AuxData
rule_5723: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5724: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5725: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_5726: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5727: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_5728: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5729: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5730: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5731: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5732: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5733: InvSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5734: InvSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_5735: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5736: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_5737: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_5738: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5739: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_5740: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_5741: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_5742: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_5743: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_5744: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_5745: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_5746: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_5747: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_5748: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5749: Cache[NODE_1].State = S & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5750: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_5751: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> ExGntd = false
rule_5752: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5753: Cache[NODE_1].State = S & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5754: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ExGntd = false
rule_5755: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_5756: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_5757: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_5758: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5759: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_5760: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_5761: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_5762: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_5763: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5764: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5765: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5766: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5767: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_5768: CurCmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5769: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_5770: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5771: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_5772: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5773: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_5774: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5775: CurCmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5776: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5777: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_5778: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> MemData = AuxData
rule_5779: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> ExGntd = false
rule_5780: ExGntd = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_5781: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_5782: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5783: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5784: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5785: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_5786: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5787: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_5788: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5789: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_5790: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5791: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_5792: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5793: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5794: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5795: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> MemData = AuxData
rule_5796: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = true
rule_5797: MemData = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_5798: MemData = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_5799: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_5800: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5801: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd != Empty
rule_5802: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != Empty
rule_5803: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5804: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5805: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
rule_5806: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5807: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_5808: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> MemData = AuxData
rule_5809: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_5810: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5811: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5812: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5813: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_5814: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> MemData = AuxData
rule_5815: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State = E
rule_5816: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
rule_5817: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_5818: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5819: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_5820: Cache[NODE_2].State = E & MemData = AuxData -> InvSet[NODE_1] = false
rule_5821: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_5822: InvSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_5823: InvSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_5824: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_5825: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_5826: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5827: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_5828: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_5829: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_5830: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_5831: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_5832: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_5833: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_5834: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5835: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5836: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5837: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5838: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_5839: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5840: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5841: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_5842: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
rule_5843: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_5844: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5845: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd != Empty
rule_5846: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
rule_5847: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_5848: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5849: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5850: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_5851: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_5852: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_5853: CurCmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_5854: Cache[NODE_1].State != I & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5855: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_5856: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_5857: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5858: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_5859: MemData = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_5860: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_5861: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5862: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5863: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5864: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5865: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
rule_5866: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ExGntd = false
rule_5867: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ExGntd = false
rule_5868: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_5869: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
rule_5870: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_5871: CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_5872: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5873: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_5874: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_5875: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5876: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
rule_5877: MemData = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_5878: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_5879: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5880: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
rule_5881: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_5882: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_5883: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5884: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ExGntd = false
rule_5885: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ExGntd = false
rule_5886: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_5887: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
rule_5888: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
rule_5889: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5890: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_5891: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_5892: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_5893: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_5894: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_5895: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_5896: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_5897: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_5898: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_5899: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> CurCmd != Empty
rule_5900: CurCmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_5901: MemData = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_5902: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_5903: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_5904: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_5905: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5906: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5907: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_5908: CurCmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_5909: CurCmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_5910: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_5911: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_5912: MemData = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_5913: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_5914: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_5915: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_5916: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_5917: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_5918: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_5919: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5920: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5921: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5922: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5923: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_5924: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5925: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5926: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5927: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5928: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5929: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5930: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5931: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5932: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_5933: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5934: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5935: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5936: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_5937: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_5938: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_5939: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> ExGntd = false
rule_5940: ExGntd = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5941: CurCmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5942: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5943: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5944: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> ExGntd = false
rule_5945: ExGntd = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5946: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_5947: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5948: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5949: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5950: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5951: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5952: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5953: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_5954: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5955: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_5956: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5957: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5958: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_5959: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_5960: Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_5961: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5962: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5963: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_5964: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5965: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5966: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_5967: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5968: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5969: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5970: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_5971: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5972: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5973: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5974: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5975: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_5976: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_5977: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_5978: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5979: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5980: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5981: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_5982: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_5983: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_5984: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_5985: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_5986: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_5987: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_5988: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_5989: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5990: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5991: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_5992: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_5993: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_5994: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5995: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5996: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5997: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5998: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5999: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6000: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6001: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6002: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6003: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6004: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6005: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6006: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6007: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6008: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6009: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6010: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6011: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6012: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6013: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6014: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_6015: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6016: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6017: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6018: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6019: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_6020: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_6021: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_6022: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6023: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6024: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6025: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6026: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6027: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6028: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6029: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6030: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_6031: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6032: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6033: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_6034: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_6035: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6036: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6037: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6038: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6039: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_6040: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6041: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6042: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_6043: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6044: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6045: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_6046: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6047: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_6048: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6049: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_2] = false
rule_6050: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_2] = false
rule_6051: ShrSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_6052: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_6053: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6054: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_6055: ShrSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_6056: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> MemData = AuxData
rule_6057: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6058: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6059: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State = I
rule_6060: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_6061: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_6062: MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_6063: ShrSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_6064: ShrSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_6065: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_2] = true
rule_6066: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6067: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6068: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6069: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6070: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6071: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6072: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_6073: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_6074: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_6075: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_6076: Cache[NODE_2].State = E & MemData != AuxData -> ShrSet[NODE_2] = true
rule_6077: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_6078: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_6079: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6080: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_6081: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6082: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_6083: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6084: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6085: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6086: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> MemData = AuxData
rule_6087: MemData = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_6088: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6089: ShrSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_6090: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_6091: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_6092: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_6093: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6094: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_6095: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_6096: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_6097: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_6098: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6099: Cache[NODE_2].State != E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6100: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_6101: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_6102: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6103: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_6104: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_6105: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_6106: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_6107: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_6108: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_6109: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_6110: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_6111: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6112: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6113: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_6114: CurCmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_6115: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6116: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_6117: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6118: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6119: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6120: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6121: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_6122: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_6123: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_6124: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6125: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6126: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_6127: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_6128: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6129: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_6130: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6131: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_6132: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6133: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_6134: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6135: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_6136: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_6137: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_6138: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_2] = true
rule_6139: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6140: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6141: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6142: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6143: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> CurCmd != Empty
rule_6144: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6145: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6146: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != Empty
rule_6147: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_6148: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_6149: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_6150: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_6151: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_6152: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_6153: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != Empty
rule_6154: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6155: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_6156: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_6157: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> CurCmd != Empty
rule_6158: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_6159: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd != Empty
rule_6160: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_6161: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6162: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_6163: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_6164: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6165: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_6166: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6167: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_6168: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> InvSet[NODE_2] = false
rule_6169: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_6170: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6171: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_6172: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_6173: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6174: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> InvSet[NODE_2] = false
rule_6175: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_6176: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6177: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6178: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6179: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6180: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6181: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6182: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_6183: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_6184: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_6185: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_6186: Cache[NODE_2].State = E & MemData != AuxData -> ShrSet[NODE_2] = true
rule_6187: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_6188: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6189: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_6190: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_6191: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6192: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6193: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_6194: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6195: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6196: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> MemData = AuxData
rule_6197: MemData = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_6198: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6199: ShrSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_6200: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_6201: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_6202: ShrSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_6203: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_6204: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_6205: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_6206: ShrSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_6207: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> MemData = AuxData
rule_6208: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_6209: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6210: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State = I
rule_6211: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_6212: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_6213: MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_6214: ShrSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_6215: ShrSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_6216: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_6217: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_6218: ExGntd = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6219: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_6220: CurCmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6221: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6222: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6223: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_6224: ExGntd = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6225: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6226: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_6227: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6228: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6229: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6230: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6231: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6232: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_6233: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_6234: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_6235: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6236: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6237: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_6238: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6239: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_6240: Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6241: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_6242: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_6243: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6244: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_6245: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6246: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6247: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_6248: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6249: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6250: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6251: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6252: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6253: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6254: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6255: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6256: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6257: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_6258: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_6259: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_6260: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_6261: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_6262: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6263: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> MemData = AuxData
rule_6264: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = true
rule_6265: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_6266: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_6267: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_6268: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = true
rule_6269: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_6270: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_6271: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6272: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_6273: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> ExGntd = true
rule_6274: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_6275: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6276: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6277: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_6278: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_6279: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_6280: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6281: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_6282: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6283: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_6284: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_6285: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_6286: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_6287: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_6288: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_6289: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> CurCmd != Empty
rule_6290: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_6291: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6292: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_6293: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6294: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = true
rule_6295: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_6296: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6297: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6298: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> ExGntd = true
rule_6299: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_6300: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6301: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6302: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_6303: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_6304: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6305: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6306: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_6307: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_6308: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_6309: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6310: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_6311: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_6312: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6313: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6314: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_6315: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_6316: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6317: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_6318: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_6319: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_2].State != S
rule_6320: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_6321: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> CurCmd != Empty
rule_6322: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_6323: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_6324: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6325: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6326: ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_6327: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_6328: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6329: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_6330: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_6331: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6332: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_6333: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_6334: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6335: ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_6336: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_6337: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_6338: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_6339: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_6340: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6341: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6342: CurCmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_6343: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> CurCmd != Empty
rule_6344: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_6345: CurCmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_6346: ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_6347: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_6348: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_6349: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6350: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_6351: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_6352: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6353: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_6354: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_6355: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_6356: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_6357: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6358: ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_6359: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_6360: CurCmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_6361: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_6362: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6363: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6364: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_6365: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6366: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6367: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_6368: ExGntd = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_6369: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6370: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_6371: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_6372: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6373: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_6374: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_6375: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6376: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_6377: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6378: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6379: CurCmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_6380: CurCmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_6381: CurCmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_6382: CurCmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_6383: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_6384: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_6385: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_6386: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6387: ExGntd = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_6388: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6389: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_6390: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_6391: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_6392: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> CurCmd = ReqE
rule_6393: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6394: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6395: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_6396: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_6397: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_6398: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_6399: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6400: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_6401: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_6402: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6403: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_6404: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6405: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_6406: MemData = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_6407: ShrSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_6408: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6409: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6410: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
rule_6411: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_6412: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_6413: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_6414: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_6415: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> ExGntd = false
rule_6416: ExGntd = false & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_6417: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_6418: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != E
rule_6419: Cache[NODE_2].State != E & ExGntd = false -> Cache[NODE_1].State != E
rule_6420: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_6421: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6422: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_6423: CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_6424: CurCmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_6425: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6426: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_6427: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_6428: Cache[NODE_2].State != E & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6429: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_6430: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6431: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_6432: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_6433: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
rule_6434: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_6435: ShrSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_6436: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> MemData = AuxData
rule_6437: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_6438: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_6439: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_6440: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_6441: ExGntd = false & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_6442: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> ExGntd = false
rule_6443: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_6444: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_6445: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != E
rule_6446: Cache[NODE_2].State != E & ExGntd = false -> Cache[NODE_1].State != E
rule_6447: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_6448: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> MemData = AuxData
rule_6449: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6450: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_6451: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6452: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6453: Cache[NODE_2].State = E & MemData = AuxData -> InvSet[NODE_1] = false
rule_6454: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_6455: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_6456: Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_1] = false
rule_6457: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
rule_6458: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_6459: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_6460: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_6461: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_6462: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
rule_6463: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_6464: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_1].State != S
rule_6465: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_2].State != I
rule_6466: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_1].State != E
rule_6467: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_6468: Cache[NODE_2].State = E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6469: Cache[NODE_2].State = E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6470: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6471: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_6472: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6473: Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_1] = false
rule_6474: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6475: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6476: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State = E
rule_6477: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6478: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6479: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6480: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6481: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State = E
rule_6482: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_6483: MemData = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_6484: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_6485: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6486: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6487: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_6488: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6489: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6490: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_6491: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6492: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6493: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6494: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_6495: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6496: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6497: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6498: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6499: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6500: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_6501: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6502: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6503: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6504: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6505: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_6506: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6507: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_6508: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6509: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_6510: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6511: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6512: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6513: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6514: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6515: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_6516: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6517: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6518: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_6519: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_1] = true
rule_6520: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_6521: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_6522: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_6523: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_6524: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_6525: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_6526: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_6527: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_6528: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6529: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_6530: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6531: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd != Empty
rule_6532: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6533: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6534: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_6535: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6536: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_6537: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6538: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_6539: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_1] = true
rule_6540: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_6541: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6542: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_6543: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6544: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_6545: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6546: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_6547: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_6548: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_6549: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_6550: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6551: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_6552: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6553: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_6554: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_6555: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6556: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_6557: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_6558: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_6559: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_6560: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_6561: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_6562: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6563: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd != Empty
rule_6564: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6565: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6566: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_6567: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
rule_6568: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6569: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_6570: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> MemData = AuxData
rule_6571: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_6572: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6573: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6574: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_6575: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_6576: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> MemData = AuxData
rule_6577: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State = E
rule_6578: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
rule_6579: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_6580: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6581: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6582: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_6583: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6584: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_6585: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6586: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6587: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_6588: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6589: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6590: CurCmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_6591: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6592: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_6593: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_6594: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6595: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_6596: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6597: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6598: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6599: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6600: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_1] = true
rule_6601: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6602: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6603: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6604: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> MemData = AuxData
rule_6605: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_6606: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6607: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6608: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6609: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_6610: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6611: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_6612: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6613: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_6614: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_6615: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6616: ExGntd = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6617: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_6618: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_6619: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_6620: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_1] = false
rule_6621: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_1] = false
rule_6622: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_6623: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6624: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6625: ExGntd = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6626: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_6627: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6628: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6629: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6630: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_6631: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6632: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6633: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_6634: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6635: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_6636: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_6637: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6638: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6639: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6640: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_6641: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6642: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6643: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_6644: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6645: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6646: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6647: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6648: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_6649: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_6650: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_6651: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6652: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_6653: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6654: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6655: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_6656: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_6657: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6658: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6659: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_6660: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6661: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6662: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_6663: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6664: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6665: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6666: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_6667: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6668: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6669: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6670: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6671: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6672: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_6673: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_6674: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6675: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_6676: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
rule_6677: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_6678: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_6679: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6680: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6681: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6682: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6683: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_6684: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_6685: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6686: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6687: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6688: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_6689: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_6690: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6691: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_6692: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_6693: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_6694: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_6695: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6696: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_6697: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_6698: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_6699: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_6700: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_6701: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_6702: ExGntd = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_6703: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_6704: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_6705: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6706: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_6707: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6708: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6709: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6710: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6711: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6712: CurCmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_6713: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6714: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6715: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_6716: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6717: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6718: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_6719: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6720: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_6721: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6722: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6723: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_6724: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_6725: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6726: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_6727: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_6728: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_6729: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6730: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6731: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_6732: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6733: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_6734: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6735: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6736: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6737: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_6738: CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_6739: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_6740: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6741: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6742: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6743: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_6744: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6745: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6746: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6747: Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6748: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_6749: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6750: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6751: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_6752: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_6753: Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6754: Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6755: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_6756: CurCmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_6757: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_6758: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6759: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_6760: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_6761: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6762: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6763: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_6764: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6765: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_6766: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_6767: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_6768: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_6769: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6770: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_6771: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6772: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6773: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_1] = true
rule_6774: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> MemData = AuxData
rule_6775: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6776: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6777: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6778: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_6779: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
rule_6780: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6781: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6782: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_6783: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_6784: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_6785: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_6786: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6787: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6788: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6789: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6790: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6791: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_6792: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6793: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6794: ExGntd = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6795: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_6796: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6797: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6798: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6799: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> MemData = AuxData
rule_6800: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_6801: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6802: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6803: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6804: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6805: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_6806: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_6807: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6808: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_6809: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_6810: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6811: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6812: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6813: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_6814: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> CurCmd = ReqE
rule_6815: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_6816: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_6817: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_6818: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6819: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6820: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_6821: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6822: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6823: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6824: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_6825: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6826: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_6827: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6828: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6829: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_6830: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_6831: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_6832: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6833: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_6834: InvSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_6835: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_6836: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6837: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_6838: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6839: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6840: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6841: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6842: MemData = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_6843: InvSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_6844: InvSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_6845: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6846: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_6847: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_6848: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_6849: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_6850: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_6851: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6852: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6853: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6854: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_6855: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_6856: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6857: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_6858: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_6859: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_6860: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_6861: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_6862: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6863: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_6864: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_6865: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_6866: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6867: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6868: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6869: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_6870: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_6871: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6872: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_6873: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_6874: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_6875: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_6876: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_6877: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_6878: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_6879: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_6880: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_6881: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_6882: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6883: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_6884: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6885: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_6886: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6887: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_6888: CurCmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_6889: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_6890: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_6891: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_6892: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6893: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6894: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6895: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6896: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6897: Cache[NODE_2].State != I & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_6898: ExGntd = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_6899: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_6900: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_6901: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6902: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6903: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6904: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6905: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6906: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6907: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_6908: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_6909: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6910: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6911: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6912: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6913: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_6914: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_6915: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_6916: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6917: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_6918: InvSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_6919: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6920: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6921: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6922: MemData = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_6923: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_6924: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_6925: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6926: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_6927: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6928: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6929: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_6930: MemData = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_6931: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_6932: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_6933: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6934: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6935: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6936: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6937: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_6938: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_6939: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_6940: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6941: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6942: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6943: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6944: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_6945: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_6946: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ExGntd = false
rule_6947: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ExGntd = false
rule_6948: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_6949: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_6950: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_6951: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6952: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6953: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6954: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6955: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6956: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6957: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6958: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6959: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6960: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6961: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6962: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6963: CurCmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_6964: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6965: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6966: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_6967: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_6968: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_6969: MemData = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_6970: Cache[NODE_1].State = I & MemData != AuxData -> InvSet[NODE_1] = false
rule_6971: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_6972: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_6973: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_1] = false
rule_6974: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6975: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_6976: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_6977: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_6978: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6979: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_6980: Cache[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_6981: Cache[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_6982: Cache[NODE_2].State = E & MemData != AuxData -> InvSet[NODE_1] = false
rule_6983: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> InvSet[NODE_1] = false
rule_6984: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_6985: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_6986: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6987: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_6988: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_6989: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6990: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_6991: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6992: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6993: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6994: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6995: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_6996: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_6997: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_6998: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_6999: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_7000: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7001: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7002: CurCmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7003: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7004: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7005: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7006: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7007: CurCmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7008: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7009: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7010: CurCmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_7011: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_7012: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_1] = true
rule_7013: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_7014: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> CurCmd != Empty
rule_7015: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_7016: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_7017: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_1] = true
rule_7018: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> CurCmd = ReqE
rule_7019: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7020: CurCmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_7021: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7022: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_7023: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_7024: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> MemData = AuxData
rule_7025: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State = I
rule_7026: Cache[NODE_1].State = I & MemData != AuxData -> InvSet[NODE_1] = false
rule_7027: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State = I
rule_7028: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_7029: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7030: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State = I
rule_7031: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_7032: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_7033: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_7034: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_7035: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7036: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7037: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7038: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7039: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_7040: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7041: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_7042: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_7043: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7044: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_7045: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7046: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_7047: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_7048: CurCmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_7049: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7050: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_7051: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7052: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_7053: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7054: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7055: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7056: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7057: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_7058: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7059: MemData = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_7060: ShrSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7061: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_7062: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7063: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7064: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7065: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7066: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7067: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7068: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7069: ExGntd = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7070: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7071: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7072: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_7073: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7074: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7075: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7076: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7077: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7078: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_7079: CurCmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_7080: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_7081: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7082: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7083: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7084: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7085: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_7086: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7087: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7088: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7089: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7090: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7091: ShrSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7092: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7093: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_7094: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7095: CurCmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7096: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_7097: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7098: ExGntd = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7099: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7100: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7101: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7102: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_7103: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7104: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7105: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7106: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7107: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_7108: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_7109: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_7110: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7111: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_7112: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_7113: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_7114: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_7115: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7116: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7117: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7118: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7119: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_7120: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7121: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7122: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7123: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_7124: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_7125: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_7126: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7127: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7128: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7129: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7130: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_7131: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_7132: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_7133: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_7134: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_7135: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_7136: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_7137: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7138: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_7139: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7140: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_7141: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7142: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7143: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_7144: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7145: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_7146: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7147: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7148: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7149: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7150: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = false
rule_7151: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> MemData = AuxData
rule_7152: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != S
rule_7153: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != E
rule_7154: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_2] = false
rule_7155: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7156: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7157: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7158: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7159: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_7160: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7161: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7162: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7163: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7164: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7165: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> MemData = AuxData
rule_7166: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7167: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7168: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State = I
rule_7169: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7170: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7171: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7172: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7173: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7174: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_7175: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_7176: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7177: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7178: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7179: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7180: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7181: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7182: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7183: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7184: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7185: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7186: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7187: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7188: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_7189: Cache[NODE_2].Data = AuxData & ExGntd = false -> ShrSet[NODE_2] = true
rule_7190: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_7191: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7192: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_7193: Cache[NODE_2].Data = AuxData & ExGntd = false -> ShrSet[NODE_2] = true
rule_7194: ShrSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7195: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7196: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7197: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7198: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7199: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7200: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7201: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7202: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7203: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7204: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7205: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7206: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7207: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_7208: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_7209: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7210: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7211: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7212: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7213: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7214: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_2] = true
rule_7215: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7216: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_7217: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7218: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7219: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_7220: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_7221: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_7222: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_7223: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_7224: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7225: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_7226: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7227: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7228: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7229: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7230: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7231: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7232: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7233: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_7234: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7235: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7236: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7237: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7238: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7239: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7240: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_7241: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_7242: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_7243: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_7244: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7245: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7246: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7247: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_7248: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7249: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7250: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7251: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7252: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_7253: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7254: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7255: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7256: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7257: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7258: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7259: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_7260: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7261: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7262: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7263: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7264: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7265: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7266: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_7267: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_7268: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> MemData = AuxData
rule_7269: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_7270: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_1] = false
rule_7271: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_7272: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_1] = false
rule_7273: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_7274: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_7275: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_7276: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_7277: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_7278: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_7279: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_7280: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_7281: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7282: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_7283: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_7284: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_7285: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_7286: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_7287: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7288: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7289: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7290: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_7291: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7292: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7293: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7294: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_7295: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_7296: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_1] = false
rule_7297: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_2] = false
rule_7298: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_7299: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_7300: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_7301: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_7302: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7303: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7304: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_7305: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_7306: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7307: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_2] = false
rule_7308: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_7309: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7310: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_7311: Cache[NODE_2].Data = AuxData & ExGntd = false -> ShrSet[NODE_2] = true
rule_7312: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_7313: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7314: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_7315: Cache[NODE_2].Data = AuxData & ExGntd = false -> ShrSet[NODE_2] = true
rule_7316: ShrSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7317: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7318: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7319: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7320: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7321: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7322: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7323: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7324: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7325: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7326: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7327: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7328: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7329: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_7330: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_7331: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7332: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7333: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7334: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7335: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7336: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_2] = true
rule_7337: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7338: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_7339: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7340: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> MemData = AuxData
rule_7341: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = false
rule_7342: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != S
rule_7343: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != E
rule_7344: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_2] = false
rule_7345: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7346: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7347: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7348: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7349: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_7350: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7351: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7352: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7353: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7354: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7355: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> MemData = AuxData
rule_7356: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7357: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7358: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State = I
rule_7359: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7360: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7361: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7362: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7363: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7364: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_7365: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_7366: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7367: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7368: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7369: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7370: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7371: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7372: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7373: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7374: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7375: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7376: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7377: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7378: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7379: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7380: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7381: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7382: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7383: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7384: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7385: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7386: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7387: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7388: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7389: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7390: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7391: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7392: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7393: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7394: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7395: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7396: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7397: Cache[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_7398: Cache[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_7399: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ExGntd = false
rule_7400: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ExGntd = false
rule_7401: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7402: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7403: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_7404: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_7405: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_7406: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7407: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_7408: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7409: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_7410: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_7411: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_7412: CurCmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_7413: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7414: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_7415: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7416: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7417: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_7418: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7419: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7420: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7421: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_7422: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7423: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_7424: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_7425: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_7426: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_7427: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_7428: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7429: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7430: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7431: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7432: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7433: ExGntd = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7434: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7435: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7436: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_7437: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7438: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7439: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7440: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7441: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7442: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_7443: CurCmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_7444: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_7445: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7446: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7447: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7448: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7449: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7450: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7451: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7452: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7453: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_7454: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7455: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_7456: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_7457: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7458: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7459: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7460: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7461: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7462: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7463: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_7464: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7465: CurCmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7466: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_7467: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7468: ExGntd = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7469: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7470: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7471: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7472: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_7473: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7474: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7475: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7476: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_7477: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_7478: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> CurCmd != Empty
rule_7479: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_7480: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> CurCmd != Empty
rule_7481: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7482: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7483: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_7484: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_7485: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_7486: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_7487: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ExGntd = true
rule_7488: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7489: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_7490: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_7491: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_7492: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ExGntd = true
rule_7493: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_7494: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_7495: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_7496: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_7497: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> CurCmd != Empty
rule_7498: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_7499: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_7500: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_7501: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7502: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_7503: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_7504: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7505: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_7506: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7507: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> MemData = AuxData
rule_7508: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_2] = false
rule_7509: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_7510: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7511: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_7512: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7513: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> MemData = AuxData
rule_7514: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_2] = false
rule_7515: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7516: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_7517: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7518: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7519: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7520: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7521: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7522: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7523: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7524: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7525: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7526: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7527: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7528: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7529: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_7530: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_7531: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7532: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7533: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_7534: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7535: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7536: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_7537: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7538: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7539: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7540: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7541: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7542: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_7543: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7544: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_7545: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> MemData = AuxData
rule_7546: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7547: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7548: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7549: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7550: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7551: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_7552: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7553: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7554: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7555: CurCmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_7556: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> MemData = AuxData
rule_7557: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_7558: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7559: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_7560: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_7561: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7562: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_7563: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7564: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_7565: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_7566: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_7567: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_7568: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_7569: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_7570: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_7571: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_7572: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7573: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7574: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7575: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7576: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_7577: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7578: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_7579: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_7580: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7581: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_7582: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_7583: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7584: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_7585: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_7586: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_7587: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_7588: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7589: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7590: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_7591: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_7592: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7593: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7594: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_7595: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_7596: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_7597: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_7598: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_7599: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7600: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_7601: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_7602: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_7603: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_7604: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_7605: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7606: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7607: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7608: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_7609: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7610: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7611: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7612: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_7613: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7614: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_7615: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7616: Cache[NODE_2].State = E & MemData != AuxData -> InvSet[NODE_1] = false
rule_7617: Cache[NODE_2].State = E & MemData != AuxData -> ShrSet[NODE_1] = false
rule_7618: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_7619: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_7620: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_7621: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_7622: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_7623: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_7624: Cache[NODE_2].State = E & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_7625: Cache[NODE_2].State = E & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_7626: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_7627: Cache[NODE_2].State = E & MemData != AuxData -> ShrSet[NODE_1] = false
rule_7628: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_7629: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_7630: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7631: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_7632: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_7633: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7634: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_7635: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_7636: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_7637: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7638: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_7639: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7640: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7641: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7642: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7643: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7644: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_7645: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7646: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7647: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7648: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_7649: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7650: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7651: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7652: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7653: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_7654: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7655: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7656: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7657: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7658: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7659: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7660: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7661: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7662: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7663: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_7664: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_7665: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7666: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7667: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7668: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7669: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7670: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_7671: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7672: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7673: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7674: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7675: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7676: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7677: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> InvSet[NODE_1] = false
rule_7678: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_7679: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_7680: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_7681: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_7682: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7683: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7684: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_7685: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_7686: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_7687: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_7688: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_7689: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7690: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7691: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_7692: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7693: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7694: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7695: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7696: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_7697: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7698: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7699: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7700: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7701: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_7702: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_7703: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7704: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> InvSet[NODE_2] = false
rule_7705: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_7706: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_7707: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7708: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7709: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7710: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7711: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> InvSet[NODE_2] = false
rule_7712: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_7713: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7714: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7715: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7716: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7717: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_7718: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7719: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_7720: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7721: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7722: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7723: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7724: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_7725: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7726: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7727: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7728: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7729: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_7730: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7731: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7732: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7733: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7734: CurCmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_7735: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7736: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7737: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7738: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_7739: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_7740: MemData = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_7741: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7742: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != Empty
rule_7743: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7744: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7745: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7746: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7747: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7748: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7749: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7750: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != Empty
rule_7751: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7752: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7753: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7754: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7755: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7756: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7757: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_7758: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7759: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_7760: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7761: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7762: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7763: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_7764: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7765: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7766: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7767: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7768: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7769: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7770: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7771: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_7772: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7773: ExGntd = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7774: ExGntd = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7775: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7776: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7777: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7778: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7779: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7780: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7781: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7782: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7783: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_7784: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7785: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7786: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7787: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_7788: ExGntd = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7789: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7790: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_7791: ExGntd = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7792: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7793: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_7794: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7795: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7796: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7797: MemData = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_7798: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7799: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7800: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7801: MemData = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_7802: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> MemData = AuxData
rule_7803: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7804: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7805: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7806: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7807: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_7808: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7809: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7810: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7811: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7812: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7813: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7814: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7815: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7816: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7817: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7818: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_7819: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7820: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_7821: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7822: ExGntd = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7823: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7824: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7825: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7826: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_7827: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7828: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != Empty
rule_7829: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_7830: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7831: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_7832: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7833: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7834: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7835: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7836: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_7837: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7838: ExGntd = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7839: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7840: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7841: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7842: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7843: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_7844: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_7845: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_7846: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_7847: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7848: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7849: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7850: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7851: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_7852: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7853: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7854: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_7855: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_7856: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7857: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_7858: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7859: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_7860: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_7861: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_7862: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_7863: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_7864: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_7865: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7866: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_7867: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_7868: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_7869: ExGntd = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7870: ExGntd = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7871: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7872: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State = I
rule_7873: ExGntd = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_7874: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7875: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7876: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_7877: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7878: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7879: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_7880: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_7881: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7882: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_7883: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_7884: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7885: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_7886: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_7887: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7888: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7889: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_7890: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7891: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_7892: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7893: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7894: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan1[NODE_1].Cmd != ReqE
rule_7895: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_7896: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7897: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_7898: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7899: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7900: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7901: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7902: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7903: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_7904: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_7905: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7906: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_7907: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7908: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7909: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7910: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7911: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7912: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7913: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7914: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7915: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_7916: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_7917: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7918: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_7919: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7920: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_7921: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_7922: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7923: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_7924: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_7925: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7926: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_7927: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7928: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7929: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7930: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7931: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_7932: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7933: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_7934: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_7935: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7936: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_7937: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7938: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_7939: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7940: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7941: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_7942: InvSet[NODE_2] = true & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7943: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7944: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7945: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_7946: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7947: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7948: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7949: CurCmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_7950: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7951: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_7952: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7953: CurCmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_7954: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7955: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7956: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_7957: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7958: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7959: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_7960: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7961: InvSet[NODE_2] = true & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7962: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_7963: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7964: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_7965: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7966: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7967: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7968: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_7969: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7970: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7971: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7972: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_7973: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7974: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_7975: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_7976: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7977: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7978: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_7979: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_7980: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_7981: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_7982: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7983: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7984: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_7985: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7986: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_7987: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7988: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7989: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_7990: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7991: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_7992: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_7993: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7994: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_7995: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_7996: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_7997: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_7998: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_7999: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_8000: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_8001: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8002: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_8003: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_8004: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_8005: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_8006: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8007: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8008: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8009: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8010: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8011: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8012: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_8013: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8014: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8015: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8016: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8017: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_8018: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_8019: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8020: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_8021: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_8022: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_8023: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_8024: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8025: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8026: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_8027: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_8028: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_8029: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_8030: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8031: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_8032: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_8033: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_8034: MemData = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_8035: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_8036: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8037: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_8038: MemData = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_8039: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> MemData = AuxData
rule_8040: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_8041: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_8042: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_8043: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8044: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8045: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8046: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_8047: ExGntd = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8048: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8049: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_8050: ExGntd = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8051: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_8052: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_8053: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_8054: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_8055: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_8056: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8057: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_8058: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State = I
rule_8059: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_8060: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_8061: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8062: CurCmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_8063: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_8064: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8065: ExGntd = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_8066: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8067: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8068: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8069: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8070: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_8071: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8072: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_8073: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != I
rule_8074: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_8075: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_8076: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_8077: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8078: Cache[NODE_2].State = I & MemData != AuxData -> InvSet[NODE_2] = false
rule_8079: ExGntd = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8080: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8081: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8082: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8083: MemData != AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_8084: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_8085: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8086: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_8087: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_8088: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_8089: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_8090: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_8091: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_8092: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8093: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_8094: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8095: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_8096: Chan1[NODE_2].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_8097: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_8098: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_8099: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_8100: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_8101: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_8102: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_8103: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_8104: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8105: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_8106: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8107: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_8108: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_8109: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_8110: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_8111: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_8112: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_8113: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8114: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8115: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8116: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8117: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_8118: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8119: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_8120: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_8121: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_8122: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8123: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> MemData = AuxData
rule_8124: Cache[NODE_1].State = S & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8125: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_8126: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_8127: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_8128: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd = ReqE
rule_8129: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_8130: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_8131: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd = ReqE
rule_8132: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_8133: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8134: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8135: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8136: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8137: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8138: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_8139: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_8140: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_8141: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8142: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8143: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8144: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8145: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8146: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_8147: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != I
rule_8148: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_8149: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_8150: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_8151: Cache[NODE_2].State = I & MemData != AuxData -> InvSet[NODE_2] = false
rule_8152: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_8153: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_8154: ExGntd = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8155: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8156: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8157: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8158: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_8159: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_8160: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_8161: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8162: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8163: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_8164: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan1[NODE_1].Cmd != ReqE
rule_8165: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8166: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_8167: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8168: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8169: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_8170: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8171: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8172: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8173: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_8174: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_8175: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8176: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_8177: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8178: MemData != AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_8179: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_8180: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8181: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8182: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8183: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_8184: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_8185: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8186: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_8187: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8188: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_8189: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8190: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8191: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8192: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8193: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8194: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8195: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8196: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8197: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_8198: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8199: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8200: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8201: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8202: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8203: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8204: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_8205: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
rule_8206: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_8207: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_8208: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_8209: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_8210: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8211: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8212: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_8213: MemData != AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_8214: MemData != AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_8215: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_8216: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> MemData = AuxData
rule_8217: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8218: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8219: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8220: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8221: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8222: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8223: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_8224: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_8225: InvSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8226: InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8227: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8228: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8229: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_8230: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> CurCmd = Empty
rule_8231: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8232: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8233: InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8234: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8235: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_8236: Cache[NODE_2].State != I & MemData != AuxData -> InvSet[NODE_1] = false
rule_8237: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8238: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_8239: Cache[NODE_1].State != E & MemData != AuxData -> InvSet[NODE_1] = false
rule_8240: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_8241: CurCmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_8242: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_2] = false
rule_8243: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> MemData = AuxData
rule_8244: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_2] = false
rule_8245: CurCmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_8246: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> MemData = AuxData
rule_8247: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_8248: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8249: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8250: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_8251: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_8252: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_8253: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_8254: CurCmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_8255: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_8256: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_8257: Cache[NODE_1].State != I & MemData != AuxData -> InvSet[NODE_2] = false
rule_8258: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> MemData = AuxData
rule_8259: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].State != I
rule_8260: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_8261: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8262: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8263: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8264: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8265: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_8266: Cache[NODE_1].State != I & MemData != AuxData -> InvSet[NODE_2] = false
rule_8267: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_8268: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8269: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8270: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_8271: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State = I
rule_8272: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8273: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_8274: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_8275: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_8276: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8277: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_8278: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = I
rule_8279: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = I
rule_8280: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> MemData = AuxData
rule_8281: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State = I
rule_8282: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_1].State = I
rule_8283: MemData = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_8284: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8285: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8286: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8287: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> CurCmd != Empty
rule_8288: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_8289: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> CurCmd != Empty
rule_8290: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_8291: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8292: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8293: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_8294: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_8295: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> MemData = AuxData
rule_8296: MemData = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_8297: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8298: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8299: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8300: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8301: MemData = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_8302: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> MemData = AuxData
rule_8303: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8304: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8305: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8306: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8307: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8308: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8309: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_8310: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8311: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8312: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_8313: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8314: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8315: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_8316: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8317: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8318: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8319: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8320: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8321: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8322: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8323: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8324: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8325: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8326: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8327: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8328: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8329: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8330: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8331: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8332: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8333: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8334: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_8335: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8336: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8337: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8338: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8339: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8340: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8341: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8342: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8343: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8344: CurCmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_8345: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_8346: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8347: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8348: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8349: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8350: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8351: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8352: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8353: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8354: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8355: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8356: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8357: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8358: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8359: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8360: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8361: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8362: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8363: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8364: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8365: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8366: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8367: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8368: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8369: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8370: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_8371: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8372: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_8373: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8374: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_8375: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_8376: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8377: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_8378: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_8379: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_8380: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_8381: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_8382: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_8383: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_8384: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_8385: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8386: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8387: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_8388: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8389: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8390: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_8391: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8392: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8393: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_8394: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8395: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8396: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8397: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != E
rule_8398: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8399: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8400: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8401: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8402: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8403: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_8404: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8405: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8406: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8407: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8408: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8409: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8410: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8411: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8412: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8413: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8414: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8415: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_8416: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_8417: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_8418: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_8419: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8420: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_8421: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_8422: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8423: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8424: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8425: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8426: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8427: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8428: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8429: MemData = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_8430: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8431: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8432: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8433: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8434: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8435: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8436: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_8437: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8438: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_8439: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8440: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_8441: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8442: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_8443: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_8444: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8445: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8446: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8447: CurCmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8448: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8449: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_8450: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8451: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_8452: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_8453: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8454: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_8455: MemData = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_8456: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_8457: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_8458: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_8459: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_8460: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].Data = AuxData
rule_8461: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_8462: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_8463: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].Data = AuxData
rule_8464: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_8465: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State = E
rule_8466: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_8467: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_8468: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8469: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8470: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_8471: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8472: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8473: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_8474: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_8475: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_8476: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].State != I
rule_8477: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_8478: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8479: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8480: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_8481: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].State != E
rule_8482: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_8483: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_8484: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8485: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_8486: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8487: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8488: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8489: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8490: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8491: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8492: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8493: MemData = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_8494: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8495: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8496: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8497: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
rule_8498: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8499: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8500: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_8501: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8502: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_8503: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8504: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != E
rule_8505: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8506: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8507: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8508: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8509: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8510: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_8511: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8512: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8513: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8514: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8515: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8516: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_8517: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_8518: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_8519: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_8520: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_8521: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8522: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_8523: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_8524: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8525: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_8526: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8527: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_8528: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_8529: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_8530: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8531: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_8532: CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_8533: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_8534: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_2].Data = AuxData
rule_8535: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_8536: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = E
rule_8537: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_8538: Cache[NODE_2].State = E & CurCmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_8539: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_8540: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_2].Data = AuxData
rule_8541: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = E
rule_8542: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_8543: InvSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8544: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_8545: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8546: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8547: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8548: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8549: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_8550: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8551: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8552: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8553: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8554: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8555: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8556: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8557: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8558: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8559: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8560: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8561: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8562: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8563: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8564: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8565: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_8566: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8567: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8568: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8569: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8570: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8571: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8572: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8573: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8574: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8575: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8576: CurCmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_8577: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_8578: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_8579: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8580: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_8581: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8582: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8583: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8584: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_8585: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8586: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8587: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8588: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_8589: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8590: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_8591: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8592: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8593: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8594: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8595: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8596: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8597: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8598: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8599: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8600: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8601: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8602: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8603: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8604: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8605: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8606: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8607: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8608: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8609: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8610: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8611: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8612: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_8613: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8614: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_8615: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8616: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_8617: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8618: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8619: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_8620: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_8621: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_8622: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8623: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8624: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_8625: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_8626: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8627: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8628: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8629: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8630: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_8631: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_8632: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_8633: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_8634: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8635: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_8636: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8637: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8638: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State = I
rule_8639: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> MemData = AuxData
rule_8640: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8641: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_8642: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8643: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8644: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_8645: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8646: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].State != S
rule_8647: InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8648: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8649: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_8650: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_8651: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != S
rule_8652: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_8653: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8654: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_8655: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_8656: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != S
rule_8657: InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8658: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> MemData = AuxData
rule_8659: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_8660: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_8661: MemData = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_8662: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_8663: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_8664: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_8665: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_8666: InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_8667: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_8668: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_8669: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> MemData = AuxData
rule_8670: MemData = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_8671: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> MemData = AuxData
rule_8672: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> ExGntd = false
rule_8673: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> ExGntd = false
rule_8674: ExGntd = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8675: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> CurCmd != Empty
rule_8676: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8677: CurCmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_8678: CurCmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8679: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> MemData = AuxData
rule_8680: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_8681: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_8682: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> MemData = AuxData
rule_8683: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8684: MemData = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_8685: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> MemData = AuxData
rule_8686: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_8687: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8688: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> ExGntd = false
rule_8689: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8690: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> MemData = AuxData
rule_8691: MemData = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_8692: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_8693: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> MemData = AuxData
rule_8694: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> ExGntd = false
rule_8695: ExGntd = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_8696: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_8697: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8698: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8699: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8700: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8701: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8702: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8703: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8704: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8705: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8706: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_8707: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_8708: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8709: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8710: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8711: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8712: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8713: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8714: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8715: Cache[NODE_2].State != E & MemData != AuxData -> InvSet[NODE_2] = false
rule_8716: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> MemData = AuxData
rule_8717: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_2].State != E
rule_8718: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_8719: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8720: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8721: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8722: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8723: MemData = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_8724: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8725: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8726: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8727: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_8728: Cache[NODE_2].State != E & MemData != AuxData -> InvSet[NODE_2] = false
rule_8729: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8730: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_8731: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8732: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8733: Cache[NODE_2].State = E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8734: Cache[NODE_2].State = E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8735: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State != S
rule_8736: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8737: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8738: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].State != I
rule_8739: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8740: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8741: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State != E
rule_8742: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8743: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8744: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8745: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8746: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8747: CurCmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8748: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8749: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8750: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8751: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8752: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8753: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> MemData = AuxData
rule_8754: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_8755: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8756: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_8757: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8758: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8759: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8760: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8761: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8762: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_1].Data = AuxData
rule_8763: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8764: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_8765: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8766: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8767: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8768: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8769: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8770: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8771: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_8772: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> MemData = AuxData
rule_8773: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State = I
rule_8774: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_8775: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_8776: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8777: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8778: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8779: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_8780: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State = E
rule_8781: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_8782: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_8783: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8784: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_8785: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> CurCmd = Empty
rule_8786: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_8787: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_8788: InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8789: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8790: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_8791: Cache[NODE_2].State != I & MemData != AuxData -> InvSet[NODE_1] = false
rule_8792: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8793: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_8794: Cache[NODE_1].State != E & MemData != AuxData -> InvSet[NODE_1] = false
rule_8795: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_8796: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8797: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8798: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_8799: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
rule_8800: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_8801: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_8802: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_8803: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_8804: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8805: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8806: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_8807: MemData != AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_8808: MemData != AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_8809: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_8810: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_8811: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8812: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8813: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8814: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan1[NODE_1].Cmd != Empty
rule_8815: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8816: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_8817: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8818: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8819: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8820: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_8821: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_8822: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8823: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_8824: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_8825: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_8826: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_1].Cmd != Empty
rule_8827: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan1[NODE_1].Cmd != Empty
rule_8828: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_1].Cmd != Empty
rule_8829: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8830: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_8831: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8832: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8833: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8834: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8835: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8836: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8837: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8838: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8839: CurCmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8840: CurCmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8841: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_8842: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8843: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_8844: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8845: MemData = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_8846: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8847: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8848: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8849: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_8850: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8851: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8852: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8853: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8854: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8855: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8856: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8857: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8858: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8859: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_8860: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_8861: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8862: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_8863: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_8864: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_8865: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_8866: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_8867: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_8868: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_8869: MemData = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_8870: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_1] = false
rule_8871: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != E
rule_8872: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8873: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8874: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8875: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8876: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8877: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8878: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8879: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8880: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8881: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8882: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8883: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8884: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8885: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8886: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8887: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8888: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_8889: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_8890: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8891: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8892: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_8893: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_8894: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8895: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8896: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8897: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8898: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8899: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_8900: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_8901: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8902: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_8903: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8904: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8905: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8906: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8907: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8908: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_8909: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_8910: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = E
rule_8911: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_8912: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_8913: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_8914: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8915: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_8916: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_8917: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_8918: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8919: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_8920: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_8921: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_8922: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8923: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8924: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_8925: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_8926: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_8927: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_8928: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8929: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8930: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_8931: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_8932: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_8933: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_8934: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_8935: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_8936: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_8937: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_8938: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> ExGntd = false
rule_8939: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_8940: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8941: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8942: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_8943: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8944: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_8945: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8946: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8947: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8948: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8949: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8950: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_8951: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = GntS
rule_8952: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_8953: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8954: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_8955: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_8956: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_8957: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_8958: MemData = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_8959: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8960: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8961: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8962: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8963: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8964: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8965: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_8966: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_8967: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8968: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_8969: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8970: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8971: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_8972: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8973: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8974: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8975: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8976: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_8977: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_8978: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_8979: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8980: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8981: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8982: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8983: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_8984: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8985: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8986: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8987: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8988: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8989: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8990: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8991: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8992: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_8993: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8994: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_8995: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_8996: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8997: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8998: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_8999: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9000: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9001: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9002: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_9003: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_9004: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9005: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_9006: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_9007: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9008: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_9009: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_9010: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9011: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9012: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9013: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_9014: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9015: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9016: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_9017: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9018: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9019: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_9020: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_9021: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_9022: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_9023: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_9024: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_9025: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9026: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_9027: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9028: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_9029: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_9030: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9031: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_9032: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_9033: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_9034: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9035: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_9036: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> CurCmd != Empty
rule_9037: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_9038: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> CurCmd != Empty
rule_9039: CurCmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_9040: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_9041: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_9042: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_9043: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9044: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> CurCmd != Empty
rule_9045: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9046: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_9047: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9048: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_9049: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_9050: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_9051: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_9052: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_9053: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9054: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9055: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9056: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9057: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9058: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9059: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9060: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_9061: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9062: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_9063: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_9064: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9065: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_9066: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_9067: Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9068: Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9069: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9070: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9071: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9072: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_9073: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_9074: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_9075: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_9076: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_9077: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9078: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9079: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9080: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9081: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9082: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_9083: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9084: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9085: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9086: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9087: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9088: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9089: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9090: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9091: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_9092: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_9093: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_9094: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_9095: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_9096: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_9097: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> MemData = AuxData
rule_9098: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9099: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_9100: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_9101: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_9102: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_9103: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_9104: MemData = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_9105: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_1] = false
rule_9106: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != E
rule_9107: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9108: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9109: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_9110: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_9111: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9112: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_9113: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_9114: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9115: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9116: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_9117: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9118: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9119: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9120: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_9121: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9122: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9123: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9124: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_9125: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9126: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_9127: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9128: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_9129: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9130: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_9131: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9132: InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_9133: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_9134: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_9135: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_9136: Chan1[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_9137: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_9138: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_9139: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_9140: Chan1[NODE_2].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_9141: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_9142: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_9143: Chan1[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_9144: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_9145: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_9146: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_9147: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_9148: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_9149: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_9150: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_9151: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_9152: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_9153: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_9154: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_9155: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_9156: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_9157: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_9158: InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_9159: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_9160: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_9161: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_9162: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> MemData = AuxData
rule_9163: Cache[NODE_1].State = S & CurCmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_9164: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_9165: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9166: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_9167: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_9168: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9169: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> MemData = AuxData
rule_9170: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].State != E
rule_9171: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_9172: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9173: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> ExGntd = false
rule_9174: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_9175: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_9176: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_9177: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9178: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_9179: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9180: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_9181: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_9182: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_9183: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9184: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_9185: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9186: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_9187: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_9188: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_9189: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_9190: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_9191: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_9192: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_9193: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_9194: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9195: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_9196: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9197: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_9198: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_9199: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9200: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_9201: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9202: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9203: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_9204: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_9205: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_9206: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9207: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9208: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9209: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9210: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_9211: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> MemData = AuxData
rule_9212: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9213: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_9214: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_9215: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = E
rule_9216: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_9217: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_9218: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_9219: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_9220: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_9221: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_9222: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_9223: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9224: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_9225: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_9226: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_9227: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9228: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_9229: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_9230: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9231: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_9232: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9233: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9234: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9235: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9236: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9237: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9238: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_9239: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_9240: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9241: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9242: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9243: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9244: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9245: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9246: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9247: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9248: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9249: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9250: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9251: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9252: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9253: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9254: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9255: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9256: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9257: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9258: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9259: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9260: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9261: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_9262: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9263: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9264: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9265: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9266: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9267: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9268: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9269: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9270: MemData = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_9271: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9272: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9273: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9274: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9275: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9276: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9277: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9278: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9279: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9280: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9281: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_9282: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9283: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_9284: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9285: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_9286: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_9287: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9288: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9289: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9290: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9291: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9292: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9293: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9294: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_9295: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9296: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9297: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9298: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> InvSet[NODE_1] = false
rule_9299: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_9300: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9301: MemData = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_9302: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != I
rule_9303: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_9304: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].Data = AuxData
rule_9305: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_9306: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> CurCmd != Empty
rule_9307: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9308: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9309: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_9310: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> MemData = AuxData
rule_9311: CurCmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9312: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_9313: CurCmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_9314: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> MemData = AuxData
rule_9315: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State = I
rule_9316: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_9317: CurCmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_9318: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_9319: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].Data = AuxData
rule_9320: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9321: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_9322: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9323: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> MemData = AuxData
rule_9324: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_9325: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].State = E
rule_9326: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> MemData = AuxData
rule_9327: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_9328: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_9329: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_9330: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_9331: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_9332: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_9333: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_9334: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_9335: Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_2].State != S
rule_9336: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9337: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9338: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9339: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_9340: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_9341: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> InvSet[NODE_2] = true
rule_9342: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> InvSet[NODE_2] = true
rule_9343: Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_1].State != S
rule_9344: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_9345: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State = I
rule_9346: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_9347: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_1].State = I
rule_9348: Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_1].State != E
rule_9349: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9350: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9351: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9352: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> MemData = AuxData
rule_9353: MemData = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_9354: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9355: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_9356: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9357: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9358: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9359: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9360: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9361: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9362: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9363: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9364: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9365: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9366: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9367: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9368: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9369: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9370: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9371: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9372: CurCmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_9373: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9374: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9375: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9376: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9377: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9378: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> MemData = AuxData
rule_9379: Cache[NODE_1].State = S & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9380: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9381: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9382: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9383: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9384: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9385: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9386: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9387: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9388: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_9389: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9390: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9391: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_9392: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9393: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_9394: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> MemData = AuxData
rule_9395: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_9396: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9397: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_9398: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_9399: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9400: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_9401: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9402: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9403: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9404: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_9405: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9406: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_9407: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9408: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9409: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9410: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9411: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9412: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9413: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_9414: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_9415: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_9416: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_9417: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9418: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9419: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9420: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9421: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9422: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9423: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9424: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9425: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9426: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9427: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9428: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_9429: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9430: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9431: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9432: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9433: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9434: ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9435: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9436: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9437: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9438: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9439: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9440: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9441: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9442: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9443: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9444: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9445: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9446: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9447: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9448: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9449: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_9450: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_9451: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9452: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9453: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9454: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9455: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9456: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9457: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9458: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9459: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9460: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9461: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9462: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9463: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9464: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9465: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9466: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9467: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_9468: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9469: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_9470: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9471: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_9472: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9473: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9474: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9475: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_9476: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_9477: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9478: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9479: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9480: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9481: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9482: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9483: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_9484: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9485: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9486: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9487: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9488: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9489: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9490: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_9491: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_9492: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_9493: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9494: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9495: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_9496: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_9497: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9498: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_9499: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9500: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_9501: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9502: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9503: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9504: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9505: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9506: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9507: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9508: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9509: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_9510: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_9511: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_9512: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9513: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9514: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9515: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9516: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_9517: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_9518: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_9519: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_9520: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9521: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_9522: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9523: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9524: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9525: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9526: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9527: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9528: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_9529: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_9530: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_9531: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_9532: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9533: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_9534: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_9535: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_9536: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != I
rule_9537: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9538: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != E
rule_9539: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9540: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_9541: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9542: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9543: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9544: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9545: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9546: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9547: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9548: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9549: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9550: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9551: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9552: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9553: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9554: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9555: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9556: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9557: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_9558: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9559: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_9560: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9561: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_9562: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9563: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9564: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9565: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_9566: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_9567: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9568: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9569: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9570: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9571: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9572: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9573: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9574: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_9575: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9576: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9577: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9578: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9579: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9580: ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9581: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9582: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_9583: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_9584: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_9585: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_9586: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_9587: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_9588: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9589: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9590: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9591: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9592: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9593: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9594: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9595: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9596: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9597: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9598: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9599: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9600: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_9601: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9602: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_9603: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9604: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9605: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_9606: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9607: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_9608: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9609: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9610: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9611: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_9612: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_9613: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9614: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_9615: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9616: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_9617: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9618: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9619: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_9620: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_9621: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_9622: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9623: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_9624: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_9625: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9626: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_9627: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9628: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9629: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9630: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9631: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_9632: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_9633: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_9634: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_9635: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_9636: ExGntd = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_9637: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> ExGntd = false
rule_9638: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State = S
rule_9639: CurCmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_9640: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_9641: Cache[NODE_2].State = S & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_9642: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> ExGntd = false
rule_9643: ExGntd = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_9644: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State = S
rule_9645: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_2].Data = AuxData
rule_9646: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_9647: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_9648: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_9649: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_9650: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_9651: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_9652: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_9653: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_9654: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_9655: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != I
rule_9656: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_9657: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != E
rule_9658: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_9659: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_9660: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_9661: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State != I
rule_9662: CurCmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_9663: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_9664: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Cache[NODE_2].State != I
rule_9665: CurCmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_9666: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != I
rule_9667: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_9668: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_9669: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != E
rule_9670: MemData = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_9671: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_9672: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9673: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_9674: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9675: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9676: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9677: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9678: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9679: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9680: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9681: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9682: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9683: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9684: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9685: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9686: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9687: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9688: CurCmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9689: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9690: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9691: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9692: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9693: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_9694: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9695: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9696: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9697: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9698: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9699: Cache[NODE_1].State = S & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9700: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_9701: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9702: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9703: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9704: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9705: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9706: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9707: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9708: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9709: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_9710: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9711: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9712: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9713: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> MemData = AuxData
rule_9714: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != S
rule_9715: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> MemData = AuxData
rule_9716: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != E
rule_9717: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_9718: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9719: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9720: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntE
rule_9721: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_9722: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Data = AuxData
rule_9723: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_9724: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9725: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_9726: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_9727: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_9728: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> MemData = AuxData
rule_9729: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != S
rule_9730: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9731: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9732: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_9733: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_9734: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9735: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9736: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_9737: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9738: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != E
rule_9739: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_9740: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntE
rule_9741: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_9742: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Data = AuxData
rule_9743: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_2].State != S
rule_9744: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_9745: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9746: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_9747: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9748: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9749: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> CurCmd != Empty
rule_9750: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_9751: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> CurCmd != Empty
rule_9752: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> CurCmd != Empty
rule_9753: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> CurCmd != Empty
rule_9754: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_9755: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_9756: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_9757: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> MemData = AuxData
rule_9758: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9759: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_2].State != S
rule_9760: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9761: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9762: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_9763: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9764: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_9765: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> MemData = AuxData
rule_9766: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9767: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9768: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9769: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9770: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_9771: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_9772: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9773: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_9774: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9775: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9776: CurCmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_9777: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> MemData = AuxData
rule_9778: MemData = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_9779: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9780: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_9781: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_9782: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_9783: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_9784: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9785: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9786: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_9787: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_9788: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9789: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_9790: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_9791: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != E
rule_9792: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9793: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9794: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9795: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9796: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_9797: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_9798: CurCmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_9799: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> CurCmd != Empty
rule_9800: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_9801: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9802: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_9803: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9804: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_9805: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9806: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_9807: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9808: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9809: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> MemData = AuxData
rule_9810: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Cache[NODE_2].State != E
rule_9811: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9812: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9813: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9814: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> MemData = AuxData
rule_9815: Cache[NODE_2].State != E & MemData != AuxData -> Cache[NODE_2].State = I
rule_9816: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_2].State != E
rule_9817: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9818: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9819: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9820: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9821: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9822: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_9823: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9824: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_9825: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9826: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_9827: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_9828: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9829: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9830: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9831: Cache[NODE_2].State = E & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9832: Cache[NODE_2].State = E & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9833: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9834: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9835: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_2] = true
rule_9836: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_2] = true
rule_9837: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_1].State != S
rule_9838: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9839: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_2].State != I
rule_9840: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].State = E
rule_9841: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_1].State != E
rule_9842: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9843: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9844: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9845: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9846: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9847: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_9848: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9849: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_9850: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9851: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9852: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9853: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9854: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9855: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9856: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9857: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_9858: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9859: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9860: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9861: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9862: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9863: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9864: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9865: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9866: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9867: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9868: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9869: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9870: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9871: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_9872: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_9873: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_9874: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_9875: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9876: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9877: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_9878: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_9879: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_9880: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_9881: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9882: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_9883: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9884: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9885: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9886: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_9887: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9888: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9889: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9890: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9891: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> InvSet[NODE_1] = false
rule_9892: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_9893: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9894: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9895: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9896: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9897: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9898: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9899: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9900: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9901: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9902: MemData = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_9903: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_9904: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_9905: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9906: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9907: CurCmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_9908: CurCmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_9909: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9910: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9911: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9912: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9913: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_9914: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_9915: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9916: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9917: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9918: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9919: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9920: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9921: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9922: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_9923: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9924: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9925: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9926: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9927: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9928: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9929: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9930: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9931: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9932: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9933: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = InvAck
rule_9934: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_9935: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_9936: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_9937: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9938: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9939: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> ExGntd = true
rule_9940: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9941: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9942: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9943: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_9944: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = InvAck
rule_9945: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_9946: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_9947: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9948: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9949: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9950: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9951: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9952: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9953: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9954: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9955: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_9956: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_9957: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_9958: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_9959: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_9960: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_9961: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_9962: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9963: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_9964: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_9965: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_9966: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_9967: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9968: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_9969: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_9970: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_9971: ExGntd = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_9972: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_9973: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_9974: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_9975: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_9976: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_9977: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9978: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_9979: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9980: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9981: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9982: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_9983: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9984: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9985: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9986: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_9987: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_9988: CurCmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_9989: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9990: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_9991: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9992: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9993: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_9994: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_9995: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_9996: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_9997: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_9998: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_9999: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_10000: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_10001: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_10002: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_10003: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_10004: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10005: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_10006: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_10007: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10008: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_10009: CurCmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_10010: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_10011: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10012: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_10013: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_10014: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10015: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_10016: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_10017: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_10018: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_10019: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_10020: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10021: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10022: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_10023: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_10024: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> CurCmd != Empty
rule_10025: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_10026: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_10027: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10028: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_10029: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10030: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_10031: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10032: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10033: CurCmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_10034: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_10035: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10036: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10037: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_10038: CurCmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_10039: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_10040: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10041: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10042: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_10043: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10044: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_10045: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10046: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_10047: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10048: CurCmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_10049: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd != Empty
rule_10050: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_10051: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10052: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_10053: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_10054: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != Empty
rule_10055: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10056: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10057: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_10058: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10059: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10060: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10061: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_10062: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> CurCmd != Empty
rule_10063: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10064: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_10065: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10066: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10067: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10068: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_10069: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> CurCmd != Empty
rule_10070: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_10071: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10072: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10073: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10074: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10075: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10076: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10077: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10078: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10079: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10080: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10081: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10082: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_10083: Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_1].Data = AuxData
rule_10084: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_10085: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_10086: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_10087: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10088: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10089: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10090: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Cache[NODE_1].State != E
rule_10091: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10092: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_10093: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10094: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Cache[NODE_1].State != E
rule_10095: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10096: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_10097: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10098: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10099: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10100: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_10101: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_10102: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10103: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_10104: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_10105: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10106: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_10107: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_10108: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_10109: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_10110: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10111: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10112: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_10113: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_10114: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> MemData = AuxData
rule_10115: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10116: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_10117: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> MemData = AuxData
rule_10118: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_10119: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10120: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_10121: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_10122: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10123: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_10124: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_10125: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Cache[NODE_1].State != E
rule_10126: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_10127: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10128: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_10129: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10130: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10131: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10132: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10133: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10134: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10135: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_10136: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_10137: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> InvSet[NODE_2] = false
rule_10138: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_10139: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10140: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_10141: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_10142: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_10143: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_10144: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10145: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_10146: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_10147: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> InvSet[NODE_2] = false
rule_10148: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_10149: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = InvAck
rule_10150: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_10151: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_10152: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10153: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10154: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10155: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_10156: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10157: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10158: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_10159: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10160: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_10161: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_10162: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_10163: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> InvSet[NODE_2] = true
rule_10164: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> InvSet[NODE_2] = true
rule_10165: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10166: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10167: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_10168: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_10169: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10170: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_10171: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_10172: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10173: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_10174: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_10175: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_1].State != S
rule_10176: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> ExGntd = true
rule_10177: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_10178: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_10179: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10180: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_10181: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_10182: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10183: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_10184: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10185: Cache[NODE_1].State = S & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10186: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_10187: Cache[NODE_1].State = S & CurCmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_10188: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_10189: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_10190: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_10191: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_10192: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_10193: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_10194: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_10195: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10196: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_10197: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_10198: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_10199: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_10200: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = InvAck
rule_10201: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_10202: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10203: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_10204: CurCmd = ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10205: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10206: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10207: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10208: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_10209: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10210: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10211: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_10212: CurCmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_10213: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_10214: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_10215: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_10216: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_10217: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10218: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10219: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10220: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10221: MemData = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_10222: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> MemData = AuxData
rule_10223: ExGntd = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_10224: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_10225: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_10226: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10227: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10228: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10229: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10230: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10231: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10232: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10233: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_10234: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_10235: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10236: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_10237: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_10238: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10239: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_10240: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10241: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10242: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_10243: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_10244: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10245: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_10246: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_10247: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10248: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10249: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_10250: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_10251: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_10252: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_10253: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10254: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10255: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10256: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10257: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10258: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_10259: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_10260: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10261: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10262: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10263: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10264: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10265: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10266: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10267: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10268: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10269: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10270: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10271: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10272: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10273: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10274: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10275: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10276: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10277: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10278: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_10279: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_10280: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> MemData = AuxData
rule_10281: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10282: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10283: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10284: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_10285: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10286: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_10287: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10288: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
rule_10289: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10290: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10291: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10292: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10293: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10294: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10295: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10296: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10297: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10298: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10299: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10300: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10301: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10302: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10303: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10304: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10305: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10306: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10307: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10308: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10309: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10310: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10311: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10312: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10313: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10314: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10315: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10316: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10317: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10318: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10319: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10320: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10321: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10322: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10323: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10324: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10325: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10326: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10327: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10328: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10329: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10330: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10331: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10332: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10333: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10334: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10335: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10336: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10337: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10338: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10339: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10340: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10341: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10342: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10343: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10344: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_10345: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10346: MemData != AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_10347: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10348: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10349: MemData != AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_10350: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> MemData = AuxData
rule_10351: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_10352: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10353: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10354: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10355: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10356: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10357: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10358: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10359: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10360: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10361: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10362: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10363: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_10364: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10365: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10366: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10367: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10368: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10369: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10370: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10371: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10372: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10373: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10374: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10375: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10376: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10377: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10378: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10379: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10380: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10381: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10382: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10383: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10384: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10385: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10386: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10387: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10388: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10389: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10390: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10391: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10392: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10393: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10394: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_10395: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_10396: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10397: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10398: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_10399: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_10400: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10401: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10402: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10403: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10404: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_10405: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10406: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10407: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_10408: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_10409: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_10410: MemData = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_10411: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_10412: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_10413: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10414: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10415: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_10416: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_10417: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10418: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10419: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10420: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_10421: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_10422: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> ExGntd = false
rule_10423: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> ExGntd = false
rule_10424: MemData = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_10425: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State != S
rule_10426: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State != E
rule_10427: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10428: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10429: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10430: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10431: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10432: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10433: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_10434: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_10435: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10436: CurCmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_10437: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_10438: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_10439: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10440: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10441: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_10442: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_10443: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].State != S
rule_10444: MemData = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_10445: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_10446: CurCmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_10447: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != I
rule_10448: Cache[NODE_1].State != I & CurCmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_10449: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_10450: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_10451: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10452: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10453: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10454: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10455: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10456: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10457: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_10458: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10459: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10460: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10461: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10462: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> MemData = AuxData
rule_10463: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10464: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_10465: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10466: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10467: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10468: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10469: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State = I
rule_10470: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_10471: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10472: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10473: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10474: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10475: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10476: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10477: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10478: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10479: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_10480: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_10481: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10482: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_10483: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10484: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10485: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10486: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10487: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10488: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10489: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10490: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10491: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10492: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10493: CurCmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10494: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10495: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10496: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_10497: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10498: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_10499: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10500: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_10501: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10502: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10503: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10504: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10505: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_10506: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10507: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10508: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10509: MemData = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_10510: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10511: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10512: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10513: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10514: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10515: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10516: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10517: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10518: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_10519: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10520: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_10521: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10522: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10523: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10524: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10525: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10526: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10527: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10528: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10529: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_10530: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_10531: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10532: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_10533: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10534: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_10535: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_10536: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_10537: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10538: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10539: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_10540: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_10541: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_10542: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10543: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10544: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10545: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_10546: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10547: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10548: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10549: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_10550: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_10551: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10552: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10553: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_10554: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_10555: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_10556: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_10557: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10558: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10559: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10560: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10561: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10562: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10563: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10564: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10565: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10566: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10567: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_10568: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10569: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10570: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10571: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10572: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10573: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_10574: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_10575: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10576: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10577: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10578: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10579: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10580: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10581: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10582: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10583: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10584: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10585: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10586: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10587: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_10588: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10589: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10590: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10591: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10592: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10593: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10594: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10595: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10596: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10597: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10598: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10599: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10600: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10601: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10602: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_10603: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_10604: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10605: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10606: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10607: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10608: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10609: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10610: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10611: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10612: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10613: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10614: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10615: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10616: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10617: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10618: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10619: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10620: Cache[NODE_1].State != E & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10621: Cache[NODE_1].State != E & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10622: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10623: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10624: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10625: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10626: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_10627: Cache[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = true
rule_10628: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_10629: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_10630: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10631: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10632: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10633: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10634: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10635: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10636: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_10637: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_10638: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10639: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10640: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10641: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_10642: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10643: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_10644: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10645: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_10646: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10647: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10648: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10649: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10650: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10651: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10652: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10653: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10654: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10655: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10656: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10657: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10658: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10659: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10660: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10661: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10662: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10663: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10664: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10665: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10666: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10667: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10668: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10669: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10670: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10671: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10672: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10673: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10674: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10675: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10676: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10677: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10678: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_10679: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10680: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10681: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10682: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10683: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10684: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10685: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10686: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10687: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10688: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10689: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10690: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10691: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_10692: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10693: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_10694: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10695: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10696: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10697: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10698: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10699: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10700: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10701: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10702: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10703: MemData = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_10704: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10705: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10706: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10707: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10708: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = true
rule_10709: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = true
rule_10710: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_10711: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10712: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_10713: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10714: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_10715: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10716: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10717: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10718: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10719: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10720: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10721: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10722: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_10723: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_10724: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10725: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10726: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10727: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10728: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10729: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10730: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10731: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_10732: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10733: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10734: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10735: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10736: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10737: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10738: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10739: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10740: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_10741: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10742: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_10743: Cache[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = true
rule_10744: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_10745: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_10746: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10747: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10748: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10749: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10750: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10751: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10752: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_10753: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_10754: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10755: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_10756: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10757: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10758: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10759: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10760: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10761: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10762: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10763: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10764: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10765: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10766: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_10767: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10768: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10769: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10770: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_10771: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10772: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10773: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10774: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10775: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10776: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10777: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10778: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10779: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10780: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10781: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10782: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10783: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10784: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10785: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10786: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10787: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10788: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10789: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10790: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10791: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10792: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10793: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10794: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_10795: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10796: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10797: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10798: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10799: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_10800: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10801: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10802: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10803: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10804: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10805: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10806: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10807: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10808: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_10809: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10810: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10811: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10812: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10813: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10814: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_10815: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_10816: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10817: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10818: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10819: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10820: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10821: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10822: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10823: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10824: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10825: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10826: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10827: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10828: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_10829: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10830: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10831: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_10832: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10833: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10834: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_10835: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10836: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_10837: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_10838: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_10839: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_10840: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10841: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10842: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10843: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10844: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10845: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10846: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10847: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10848: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10849: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10850: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10851: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10852: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10853: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10854: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10855: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10856: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10857: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10858: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_10859: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10860: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10861: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10862: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10863: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10864: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10865: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10866: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10867: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_10868: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10869: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10870: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10871: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10872: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10873: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10874: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10875: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_10876: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_10877: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10878: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10879: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10880: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10881: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10882: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10883: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10884: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_10885: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10886: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10887: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10888: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_10889: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10890: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_10891: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_10892: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10893: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_10894: CurCmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_10895: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = false
rule_10896: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_10897: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = false
rule_10898: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_10899: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
rule_10900: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_10901: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_10902: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_10903: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> MemData = AuxData
rule_10904: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_10905: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_10906: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10907: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10908: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10909: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10910: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_10911: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != I
rule_10912: ExGntd = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_10913: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_10914: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_10915: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_10916: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Cache[NODE_2].State != I
rule_10917: CurCmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_10918: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State != E
rule_10919: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_10920: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_10921: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_10922: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_10923: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10924: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_10925: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_10926: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_10927: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_10928: CurCmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_10929: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10930: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != I
rule_10931: Cache[NODE_2].State != I & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_10932: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != I
rule_10933: ExGntd = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_10934: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_10935: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_10936: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_10937: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_10938: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10939: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10940: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10941: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10942: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10943: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10944: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10945: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10946: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10947: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_10948: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10949: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_10950: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_10951: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10952: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_10953: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10954: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10955: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_10956: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10957: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_10958: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10959: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_10960: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10961: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10962: MemData = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_10963: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10964: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10965: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10966: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10967: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10968: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10969: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10970: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_10971: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_10972: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_10973: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10974: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_10975: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10976: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10977: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_10978: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10979: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_10980: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_10981: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_10982: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10983: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10984: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_10985: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_10986: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10987: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_10988: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10989: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> MemData = AuxData
rule_10990: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10991: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10992: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10993: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_10994: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10995: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_10996: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_10997: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_10998: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10999: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_11000: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11001: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_11002: Cache[NODE_2].State != E & MemData != AuxData -> Cache[NODE_2].State != S
rule_11003: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_11004: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_11005: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_11006: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_11007: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_11008: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> InvSet[NODE_2] = true
rule_11009: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> InvSet[NODE_2] = true
rule_11010: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_11011: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_11012: MemData != AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_11013: Cache[NODE_1].State != S & MemData != AuxData -> Cache[NODE_2].State != S
rule_11014: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_11015: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].State != S
rule_11016: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_11017: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_11018: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_2].State != S
rule_11019: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_11020: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_11021: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_11022: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_11023: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_11024: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_11025: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_11026: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11027: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11028: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11029: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11030: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11031: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11032: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_11033: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_11034: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11035: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11036: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11037: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11038: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11039: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11040: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11041: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11042: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> InvSet[NODE_2] = true
rule_11043: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> InvSet[NODE_2] = true
rule_11044: Cache[NODE_2].State != E & MemData != AuxData -> Cache[NODE_1].State != S
rule_11045: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11046: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11047: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11048: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_11049: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11050: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11051: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_11052: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11053: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11054: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11055: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11056: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11057: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11058: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11059: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11060: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11061: Cache[NODE_2].State = E & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11062: Cache[NODE_2].State = E & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11063: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11064: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11065: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11066: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11067: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11068: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11069: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11070: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_11071: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_11072: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11073: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11074: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11075: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11076: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = true
rule_11077: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = true
rule_11078: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_11079: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11080: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11081: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11082: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11083: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11084: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11085: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11086: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11087: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11088: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11089: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11090: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11091: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11092: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11093: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11094: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_11095: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_11096: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11097: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11098: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_11099: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11100: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11101: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11102: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_11103: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11104: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11105: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11106: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_11107: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11108: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11109: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11110: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11111: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11112: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11113: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_11114: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_11115: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11116: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11117: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11118: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11119: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_11120: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11121: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11122: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_11123: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_11124: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_11125: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11126: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11127: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11128: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11129: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11130: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11131: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11132: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11133: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11134: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11135: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11136: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11137: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11138: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11139: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11140: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11141: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11142: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11143: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11144: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_11145: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11146: MemData != AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_11147: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11148: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11149: MemData != AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_11150: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> MemData = AuxData
rule_11151: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_11152: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_11153: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11154: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_11155: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_11156: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11157: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11158: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11159: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11160: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_11161: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11162: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_11163: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11164: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11165: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11166: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11167: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_11168: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_11169: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_11170: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_11171: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_11172: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_11173: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_11174: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_11175: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_11176: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_11177: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11178: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11179: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_11180: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_11181: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11182: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11183: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11184: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_11185: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11186: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11187: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11188: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11189: MemData = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11190: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11191: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11192: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11193: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11194: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11195: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11196: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11197: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_11198: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_11199: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11200: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11201: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11202: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11203: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_11204: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_11205: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_11206: MemData = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_11207: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_11208: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11209: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11210: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11211: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11212: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11213: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11214: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11215: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11216: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11217: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11218: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11219: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11220: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11221: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11222: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_11223: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11224: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11225: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11226: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11227: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11228: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11229: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11230: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11231: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11232: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11233: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11234: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11235: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11236: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11237: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11238: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11239: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_11240: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_11241: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11242: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_11243: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_11244: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_11245: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_11246: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_11247: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11248: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_11249: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_11250: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Data = AuxData
rule_11251: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_11252: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_11253: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = InvAck
rule_11254: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_11255: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_11256: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_11257: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = InvAck
rule_11258: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_11259: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_11260: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_11261: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11262: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11263: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_11264: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11265: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11266: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11267: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_11268: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11269: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_11270: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_11271: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11272: CurCmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_11273: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_11274: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_11275: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11276: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_11277: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_11278: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11279: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11280: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11281: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11282: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11283: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_11284: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11285: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_11286: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_11287: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11288: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_11289: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11290: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11291: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11292: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11293: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11294: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11295: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11296: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11297: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11298: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_11299: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_11300: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11301: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11302: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_11303: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_11304: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_11305: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11306: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11307: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> MemData = AuxData
rule_11308: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11309: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_11310: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11311: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11312: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11313: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_11314: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_11315: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_11316: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11317: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11318: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_11319: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11320: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11321: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_11322: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11323: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11324: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11325: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11326: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11327: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11328: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_11329: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11330: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_11331: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_11332: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_11333: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_11334: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11335: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11336: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11337: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11338: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11339: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_11340: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_11341: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11342: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_11343: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_11344: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_11345: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11346: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11347: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11348: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11349: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11350: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11351: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11352: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11353: CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_11354: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11355: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11356: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11357: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_11358: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11359: CurCmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_11360: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_11361: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11362: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_11363: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_11364: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11365: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11366: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11367: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11368: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_11369: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11370: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_11371: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11372: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_11373: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11374: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_11375: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_11376: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_11377: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_11378: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11379: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_11380: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_11381: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11382: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11383: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11384: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11385: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11386: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11387: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_11388: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_11389: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11390: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11391: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11392: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11393: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11394: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11395: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_11396: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11397: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11398: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11399: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_11400: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11401: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11402: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11403: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11404: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11405: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11406: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_11407: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11408: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_11409: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11410: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11411: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11412: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> MemData = AuxData
rule_11413: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = true
rule_11414: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = true
rule_11415: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_11416: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> MemData = AuxData
rule_11417: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_11418: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11419: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_11420: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11421: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_11422: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_11423: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_11424: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_11425: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_11426: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_11427: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_11428: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Data = AuxData
rule_11429: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_11430: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_11431: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_11432: MemData = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_11433: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_11434: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11435: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_11436: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11437: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11438: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11439: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11440: MemData = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11441: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11442: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11443: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11444: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11445: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11446: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_11447: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11448: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_11449: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11450: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_11451: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_11452: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_11453: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_11454: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_11455: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_11456: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11457: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State = I
rule_11458: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11459: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_11460: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_11461: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_11462: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11463: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = InvAck
rule_11464: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_11465: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_11466: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11467: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11468: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11469: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11470: MemData = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_11471: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11472: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11473: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11474: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11475: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_11476: Chan3[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11477: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_11478: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11479: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_11480: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_11481: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_11482: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11483: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = true
rule_11484: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = true
rule_11485: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = true
rule_11486: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = true
rule_11487: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> InvSet[NODE_2] = true
rule_11488: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> InvSet[NODE_2] = true
rule_11489: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_11490: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_11491: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_11492: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = true
rule_11493: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = true
rule_11494: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11495: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11496: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11497: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = true
rule_11498: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = true
rule_11499: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11500: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11501: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_11502: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_11503: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11504: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_11505: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_11506: MemData = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_11507: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11508: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11509: MemData = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_11510: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_11511: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11512: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11513: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_11514: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_11515: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State != S
rule_11516: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_11517: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_11518: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_1].State != S
rule_11519: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_11520: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_11521: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_11522: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_11523: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_11524: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_11525: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11526: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_11527: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_11528: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = InvAck
rule_11529: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_11530: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_11531: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_11532: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11533: CurCmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11534: CurCmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_11535: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11536: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11537: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11538: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11539: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_11540: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_11541: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_11542: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_11543: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11544: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_11545: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11546: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11547: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11548: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_11549: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11550: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11551: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_11552: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_11553: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11554: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State != E
rule_11555: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_11556: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11557: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_11558: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11559: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11560: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_11561: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11562: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11563: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11564: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11565: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11566: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11567: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11568: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_11569: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11570: MemData = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_11571: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11572: MemData = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_11573: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11574: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_11575: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_11576: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_11577: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_11578: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_11579: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11580: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_11581: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11582: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11583: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_11584: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11585: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11586: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_11587: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11588: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11589: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11590: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11591: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11592: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11593: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11594: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11595: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11596: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11597: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11598: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11599: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_11600: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11601: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_11602: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11603: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11604: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11605: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11606: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11607: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11608: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_11609: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11610: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11611: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_11612: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11613: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_11614: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11615: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11616: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11617: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11618: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = true
rule_11619: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11620: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11621: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11622: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11623: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_11624: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11625: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_11626: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11627: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11628: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11629: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11630: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11631: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11632: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11633: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11634: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11635: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11636: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11637: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11638: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11639: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11640: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11641: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11642: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11643: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11644: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11645: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11646: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11647: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11648: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11649: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11650: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11651: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11652: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11653: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11654: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11655: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11656: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11657: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11658: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11659: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11660: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11661: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11662: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11663: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11664: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11665: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11666: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11667: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11668: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11669: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11670: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11671: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11672: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11673: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11674: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11675: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11676: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11677: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11678: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11679: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11680: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11681: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11682: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11683: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_11684: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_11685: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11686: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11687: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_11688: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_11689: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11690: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11691: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_11692: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_11693: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11694: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_11695: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11696: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_11697: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11698: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11699: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11700: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11701: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11702: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11703: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11704: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11705: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11706: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11707: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11708: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11709: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11710: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11711: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11712: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_11713: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_11714: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11715: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11716: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11717: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11718: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11719: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11720: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11721: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11722: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11723: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11724: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11725: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_11726: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_11727: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_11728: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_11729: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_11730: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11731: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11732: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11733: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11734: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11735: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11736: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11737: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11738: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_11739: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_11740: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11741: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11742: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11743: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11744: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> InvSet[NODE_1] = false
rule_11745: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> InvSet[NODE_1] = false
rule_11746: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_11747: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_11748: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_11749: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_11750: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11751: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11752: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11753: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = true
rule_11754: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = true
rule_11755: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11756: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11757: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11758: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_11759: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11760: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11761: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11762: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11763: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11764: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11765: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11766: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11767: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11768: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11769: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11770: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11771: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11772: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> MemData = AuxData
rule_11773: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11774: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_11775: CurCmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_11776: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11777: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11778: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11779: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> MemData = AuxData
rule_11780: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11781: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11782: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11783: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_11784: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_11785: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_11786: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11787: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11788: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_11789: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_11790: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_11791: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11792: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_11793: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_11794: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_11795: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11796: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_11797: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_11798: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11799: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11800: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_11801: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_11802: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_11803: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_11804: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_11805: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11806: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_11807: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11808: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_11809: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_11810: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11811: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11812: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_11813: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11814: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11815: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_11816: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_11817: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_11818: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_11819: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_11820: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_11821: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11822: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11823: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11824: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_11825: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_11826: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11827: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11828: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11829: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11830: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_11831: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_11832: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11833: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11834: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11835: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11836: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11837: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11838: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11839: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11840: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_11841: MemData != AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_11842: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Cache[NODE_2].State != S
rule_11843: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11844: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11845: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11846: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11847: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11848: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11849: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11850: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11851: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_11852: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11853: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_11854: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_11855: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11856: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11857: MemData = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_11858: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11859: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11860: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11861: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11862: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = true
rule_11863: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11864: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11865: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11866: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11867: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Cache[NODE_1].State != S
rule_11868: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11869: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11870: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11871: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11872: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11873: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11874: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11875: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11876: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11877: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11878: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_11879: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11880: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11881: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11882: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11883: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11884: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11885: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11886: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11887: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11888: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11889: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11890: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11891: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11892: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11893: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11894: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11895: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11896: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11897: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_11898: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11899: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11900: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11901: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11902: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_11903: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11904: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11905: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11906: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11907: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_11908: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_11909: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_11910: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_11911: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11912: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11913: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_11914: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_11915: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11916: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11917: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_11918: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11919: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_11920: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11921: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_11922: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11923: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_11924: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_11925: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_11926: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11927: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11928: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11929: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11930: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11931: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_11932: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_11933: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11934: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11935: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_11936: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11937: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_11938: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_11939: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_11940: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11941: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11942: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_11943: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11944: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11945: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11946: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11947: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_11948: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_11949: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11950: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11951: ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11952: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11953: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11954: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11955: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11956: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11957: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11958: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11959: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11960: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11961: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11962: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11963: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11964: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11965: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11966: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11967: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11968: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11969: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_11970: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11971: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11972: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11973: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11974: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11975: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_11976: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_11977: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11978: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11979: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11980: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11981: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11982: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_11983: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_11984: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_11985: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11986: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11987: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11988: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11989: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11990: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_11991: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11992: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11993: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11994: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_11995: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_11996: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_11997: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_11998: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11999: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12000: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12001: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12002: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12003: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12004: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12005: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12006: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12007: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12008: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12009: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12010: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12011: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12012: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12013: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12014: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12015: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12016: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12017: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12018: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12019: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12020: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12021: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12022: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12023: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12024: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12025: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12026: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12027: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12028: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12029: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12030: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12031: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12032: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12033: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12034: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12035: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12036: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12037: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12038: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12039: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12040: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12041: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12042: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12043: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12044: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12045: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12046: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12047: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12048: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12049: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12050: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12051: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12052: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_12053: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12054: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12055: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12056: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12057: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12058: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12059: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12060: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12061: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12062: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_12063: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12064: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12065: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12066: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12067: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_12068: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_12069: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_12070: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12071: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12072: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12073: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12074: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12075: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12076: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12077: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12078: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12079: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_12080: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_12081: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Inv
rule_12082: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != Empty
rule_12083: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_12084: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_12085: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12086: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12087: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12088: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12089: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_12090: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_12091: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12092: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12093: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12094: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12095: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_12096: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12097: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_12098: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12099: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12100: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12101: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12102: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_12103: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12104: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12105: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12106: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12107: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12108: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12109: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12110: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12111: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12112: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12113: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12114: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12115: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12116: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12117: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12118: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12119: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12120: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12121: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12122: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12123: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12124: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12125: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12126: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12127: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12128: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12129: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12130: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12131: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12132: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12133: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12134: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12135: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12136: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12137: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12138: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12139: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12140: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12141: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12142: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12143: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12144: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12145: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12146: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12147: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12148: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12149: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_12150: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_12151: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12152: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12153: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_12154: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_12155: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12156: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12157: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12158: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12159: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12160: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12161: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12162: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12163: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12164: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12165: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12166: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12167: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12168: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_12169: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12170: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_12171: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12172: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12173: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_12174: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12175: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12176: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12177: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12178: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_12179: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_12180: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12181: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12182: ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12183: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12184: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12185: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12186: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> CurCmd != Empty
rule_12187: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_12188: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12189: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_12190: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12191: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12192: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_12193: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12194: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12195: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_12196: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12197: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Data = AuxData
rule_12198: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_12199: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_12200: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Data = AuxData
rule_12201: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_12202: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12203: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12204: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_12205: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12206: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_12207: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12208: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_12209: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12210: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_12211: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12212: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12213: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_12214: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_12215: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12216: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_12217: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_12218: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Data = AuxData
rule_12219: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_12220: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_12221: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12222: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Data = AuxData
rule_12223: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_12224: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_12225: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12226: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12227: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12228: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Data = AuxData
rule_12229: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_12230: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12231: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_12232: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_12233: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_12234: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Data = AuxData
rule_12235: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_12236: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_12237: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12238: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_12239: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12240: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12241: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_12242: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12243: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != I
rule_12244: CurCmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_12245: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
rule_12246: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_12247: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_12248: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12249: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12250: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_12251: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_12252: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_12253: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12254: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_12255: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_12256: MemData != AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_12257: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_12258: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12259: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12260: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_12261: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_12262: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12263: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12264: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_12265: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_12266: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12267: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12268: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12269: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12270: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12271: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12272: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12273: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12274: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12275: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12276: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = true
rule_12277: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = true
rule_12278: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12279: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12280: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12281: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_12282: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12283: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12284: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12285: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12286: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12287: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12288: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12289: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12290: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_12291: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12292: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_12293: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12294: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_12295: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12296: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_12297: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12298: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_12299: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12300: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_12301: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12302: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12303: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12304: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12305: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_12306: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12307: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_12308: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12309: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_12310: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_12311: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12312: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12313: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12314: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> CurCmd != Empty
rule_12315: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_12316: MemData != AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_12317: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Cache[NODE_2].State != S
rule_12318: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != S
rule_12319: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12320: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_12321: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_12322: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12323: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_12324: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_12325: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_12326: MemData != AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_12327: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_12328: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_12329: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_12330: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_12331: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_12332: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_12333: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_12334: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_1] = false
rule_12335: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_1] = false
rule_12336: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_12337: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> InvSet[NODE_2] = false
rule_12338: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> InvSet[NODE_2] = false
rule_12339: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> MemData = AuxData
rule_12340: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> MemData = AuxData
rule_12341: MemData = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_12342: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_12343: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12344: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12345: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12346: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12347: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12348: MemData = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_12349: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12350: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12351: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_12352: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12353: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_12354: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_12355: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12356: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12357: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12358: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_12359: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_12360: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_12361: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12362: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_12363: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12364: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12365: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12366: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12367: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_12368: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_12369: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12370: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12371: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_12372: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_12373: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = E
rule_12374: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_12375: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_12376: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12377: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12378: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12379: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12380: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12381: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12382: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12383: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12384: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12385: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12386: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12387: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12388: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12389: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12390: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12391: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12392: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12393: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12394: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_12395: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12396: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12397: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12398: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12399: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12400: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12401: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12402: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Inv
rule_12403: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12404: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12405: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12406: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_12407: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12408: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12409: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_12410: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_12411: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_12412: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12413: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_12414: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_12415: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_12416: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12417: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12418: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12419: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_12420: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12421: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12422: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12423: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12424: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12425: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12426: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12427: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12428: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12429: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12430: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12431: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12432: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12433: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12434: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12435: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12436: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12437: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12438: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12439: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12440: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12441: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_12442: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12443: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12444: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12445: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12446: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12447: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12448: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12449: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12450: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12451: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12452: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12453: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12454: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12455: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12456: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_12457: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12458: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12459: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_12460: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12461: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_12462: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12463: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12464: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12465: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12466: MemData = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_12467: MemData = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_12468: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_12469: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12470: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12471: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_12472: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_12473: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_12474: MemData = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_12475: MemData = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_12476: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12477: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12478: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12479: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12480: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_12481: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_12482: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12483: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12484: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12485: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12486: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_12487: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_12488: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_12489: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12490: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12491: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12492: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_12493: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_12494: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_12495: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12496: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12497: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12498: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_12499: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_12500: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12501: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12502: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_12503: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12504: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12505: MemData != AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_12506: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_12507: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12508: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12509: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12510: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12511: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12512: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12513: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12514: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12515: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12516: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_12517: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Data = AuxData
rule_12518: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_12519: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12520: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_12521: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12522: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_12523: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_12524: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12525: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12526: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_12527: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_12528: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12529: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12530: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12531: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12532: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12533: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12534: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> MemData = AuxData
rule_12535: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_12536: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12537: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_12538: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12539: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12540: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12541: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = E
rule_12542: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12543: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_12544: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12545: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_12546: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_12547: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_12548: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12549: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12550: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12551: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12552: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12553: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12554: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12555: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12556: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12557: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12558: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12559: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12560: MemData = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_12561: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_12562: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_12563: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_12564: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_12565: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_12566: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_12567: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12568: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12569: MemData = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_12570: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_12571: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_12572: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12573: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_12574: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_12575: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_12576: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12577: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_12578: CurCmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12579: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12580: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12581: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12582: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12583: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_12584: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_12585: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_12586: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12587: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_12588: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_12589: CurCmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12590: CurCmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_12591: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12592: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12593: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_12594: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12595: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_12596: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12597: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_12598: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_12599: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12600: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12601: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12602: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12603: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12604: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12605: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = true
rule_12606: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = true
rule_12607: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12608: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12609: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12610: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Cache[NODE_1].State != S
rule_12611: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12612: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12613: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12614: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12615: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12616: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_12617: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12618: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_12619: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12620: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_12621: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12622: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12623: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12624: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12625: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12626: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12627: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12628: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12629: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_12630: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12631: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12632: MemData != AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_12633: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_12634: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_12635: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_12636: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12637: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_12638: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_12639: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_12640: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_12641: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_12642: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12643: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12644: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12645: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12646: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_12647: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = true
rule_12648: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = true
rule_12649: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = true
rule_12650: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = true
rule_12651: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_12652: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_12653: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = true
rule_12654: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = true
rule_12655: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = true
rule_12656: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12657: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_12658: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_12659: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = true
rule_12660: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = true
rule_12661: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_12662: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_12663: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_12664: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_12665: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_12666: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12667: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12668: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12669: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_12670: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_12671: Chan1[NODE_2].Cmd = Empty & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_12672: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_12673: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12674: MemData = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_12675: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_12676: Chan1[NODE_2].Cmd = Empty & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_12677: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12678: MemData = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_12679: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != S
rule_12680: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_12681: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_12682: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_12683: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_12684: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_12685: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12686: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_12687: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_12688: Cache[NODE_1].State = S & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12689: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> MemData = AuxData
rule_12690: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_12691: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Data = AuxData
rule_12692: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> MemData = AuxData
rule_12693: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_12694: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_12695: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12696: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_12697: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Data = AuxData
rule_12698: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12699: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_12700: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_12701: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12702: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12703: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12704: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12705: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12706: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_12707: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12708: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12709: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_12710: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_12711: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_12712: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12713: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_12714: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_12715: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_12716: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_12717: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12718: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_12719: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_12720: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12721: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_12722: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_12723: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_12724: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_12725: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12726: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_12727: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_12728: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_12729: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_12730: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_12731: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_12732: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12733: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_12734: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_12735: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_12736: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12737: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_12738: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_12739: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_12740: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_12741: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_1] = true
rule_12742: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12743: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12744: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_12745: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12746: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12747: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12748: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12749: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12750: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_12751: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12752: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12753: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12754: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12755: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12756: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12757: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12758: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12759: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12760: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12761: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = true
rule_12762: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_12763: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12764: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12765: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12766: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_12767: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_12768: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12769: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12770: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12771: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_12772: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_1] = true
rule_12773: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_12774: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_12775: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_12776: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12777: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12778: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_12779: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_12780: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12781: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12782: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12783: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12784: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12785: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12786: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12787: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_12788: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12789: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12790: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12791: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12792: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12793: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12794: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12795: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12796: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12797: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = true
rule_12798: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12799: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12800: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12801: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12802: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12803: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12804: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12805: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12806: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12807: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12808: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12809: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_12810: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12811: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12812: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12813: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12814: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12815: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_12816: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12817: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12818: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12819: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> InvSet[NODE_1] = false
rule_12820: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> InvSet[NODE_1] = false
rule_12821: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_12822: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_12823: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12824: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12825: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12826: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12827: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12828: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12829: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_12830: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12831: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12832: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12833: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12834: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12835: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12836: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12837: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12838: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_12839: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_12840: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_12841: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_12842: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_12843: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12844: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12845: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12846: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12847: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_12848: Cache[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_12849: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12850: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12851: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12852: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12853: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_12854: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_12855: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_12856: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_12857: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_12858: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_12859: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_12860: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12861: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12862: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_12863: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_12864: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12865: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12866: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12867: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12868: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12869: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12870: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_12871: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_12872: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_12873: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12874: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12875: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12876: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_12877: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_12878: InvSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_12879: InvSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_12880: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_12881: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_12882: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_12883: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_12884: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12885: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12886: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12887: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12888: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_12889: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_12890: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12891: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_12892: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12893: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12894: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_12895: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12896: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12897: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12898: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12899: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12900: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12901: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_12902: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12903: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12904: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_12905: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12906: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12907: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12908: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12909: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12910: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12911: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12912: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_12913: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12914: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_12915: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_12916: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_12917: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_12918: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_12919: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_12920: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_12921: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12922: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_12923: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_12924: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_12925: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_12926: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12927: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12928: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12929: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_12930: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_12931: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_12932: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_12933: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_12934: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_12935: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_12936: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12937: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_12938: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12939: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_12940: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_12941: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_12942: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_12943: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_12944: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12945: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_12946: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_12947: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12948: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_12949: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != I
rule_12950: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12951: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_12952: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_12953: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12954: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_12955: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_12956: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_12957: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_12958: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_12959: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_12960: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_12961: MemData = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_12962: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12963: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_12964: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_12965: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12966: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_12967: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_12968: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_12969: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_12970: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_12971: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_12972: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12973: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_12974: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_12975: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_12976: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_12977: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12978: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12979: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_12980: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_12981: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_12982: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_12983: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_12984: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12985: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_12986: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_12987: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_12988: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_12989: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_1] = true
rule_12990: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_12991: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_12992: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_12993: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_12994: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_12995: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
rule_12996: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
rule_12997: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12998: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_12999: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_13000: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_13001: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13002: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13003: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_13004: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_13005: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13006: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_13007: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_13008: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13009: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13010: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13011: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13012: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13013: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_13014: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13015: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_13016: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_13017: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13018: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13019: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_13020: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13021: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_13022: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13023: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_13024: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_13025: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13026: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_13027: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_13028: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_13029: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13030: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13031: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13032: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13033: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13034: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13035: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13036: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13037: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13038: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13039: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13040: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13041: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_13042: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_13043: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13044: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13045: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13046: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13047: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13048: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13049: MemData = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_13050: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13051: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13052: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13053: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13054: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13055: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13056: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13057: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13058: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13059: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13060: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13061: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13062: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13063: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13064: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13065: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13066: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13067: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13068: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13069: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13070: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13071: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_13072: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13073: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13074: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_13075: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_13076: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13077: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13078: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13079: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13080: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13081: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13082: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13083: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13084: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13085: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13086: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13087: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13088: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13089: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_13090: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
rule_13091: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
rule_13092: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_13093: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_13094: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_13095: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_13096: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_13097: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_13098: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_13099: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13100: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_13101: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_13102: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13103: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13104: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13105: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13106: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13107: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13108: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_13109: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_13110: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_13111: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_13112: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13113: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13114: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13115: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13116: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_13117: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_13118: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_13119: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_13120: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_13121: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_13122: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_13123: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_13124: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13125: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13126: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_13127: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_13128: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13129: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13130: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13131: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13132: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13133: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_13134: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_13135: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_13136: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13137: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_13138: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13139: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13140: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_13141: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_13142: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13143: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13144: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13145: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13146: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13147: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13148: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13149: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13150: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_13151: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13152: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_13153: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_13154: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13155: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_13156: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13157: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13158: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_13159: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13160: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13161: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13162: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13163: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13164: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13165: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13166: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13167: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_13168: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13169: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13170: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_13171: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13172: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13173: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13174: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13175: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13176: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_13177: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13178: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13179: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13180: MemData != AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_13181: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_13182: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13183: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13184: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13185: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13186: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13187: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13188: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_13189: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13190: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13191: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13192: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13193: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13194: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_13195: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13196: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13197: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13198: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13199: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13200: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13201: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13202: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13203: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13204: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13205: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13206: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13207: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13208: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13209: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13210: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13211: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13212: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13213: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13214: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13215: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13216: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13217: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13218: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13219: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13220: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13221: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13222: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_13223: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_13224: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13225: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13226: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_13227: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13228: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13229: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13230: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13231: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13232: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13233: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_13234: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13235: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13236: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13237: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13238: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13239: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13240: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13241: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13242: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13243: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_13244: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13245: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13246: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_13247: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_13248: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13249: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_13250: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13251: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13252: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13253: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13254: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13255: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_13256: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13257: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13258: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13259: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13260: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13261: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13262: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13263: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13264: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13265: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13266: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13267: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13268: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13269: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13270: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13271: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13272: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13273: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13274: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13275: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13276: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13277: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13278: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13279: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13280: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13281: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13282: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13283: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13284: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13285: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13286: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13287: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13288: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_13289: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13290: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13291: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_13292: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_13293: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13294: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13295: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13296: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13297: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13298: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13299: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_13300: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_13301: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13302: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13303: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13304: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13305: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_13306: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_13307: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13308: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13309: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_13310: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_13311: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_13312: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_13313: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_13314: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_13315: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_13316: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13317: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_13318: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13319: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13320: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13321: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_13322: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_13323: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13324: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_13325: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13326: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13327: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13328: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13329: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_13330: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13331: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13332: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13333: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_13334: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_13335: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13336: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_13337: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_13338: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_13339: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13340: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13341: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13342: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13343: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13344: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_13345: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13346: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13347: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13348: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13349: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13350: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13351: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_13352: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> InvSet[NODE_2] = false
rule_13353: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> InvSet[NODE_2] = false
rule_13354: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13355: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_13356: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_13357: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_13358: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_13359: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_13360: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13361: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13362: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13363: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13364: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_13365: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_13366: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = true
rule_13367: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_13368: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13369: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13370: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13371: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13372: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13373: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13374: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13375: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13376: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13377: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_13378: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13379: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13380: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13381: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13382: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13383: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13384: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13385: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13386: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_13387: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13388: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13389: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_13390: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13391: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13392: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13393: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13394: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13395: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13396: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_13397: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13398: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13399: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13400: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13401: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13402: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13403: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13404: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13405: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13406: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13407: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_13408: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13409: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13410: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_13411: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_13412: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13413: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13414: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13415: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13416: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_13417: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_13418: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13419: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_13420: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13421: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13422: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_13423: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13424: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13425: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13426: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13427: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13428: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13429: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13430: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13431: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13432: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13433: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13434: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13435: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13436: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13437: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13438: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13439: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13440: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13441: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13442: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13443: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13444: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13445: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13446: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13447: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13448: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13449: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13450: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13451: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13452: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_13453: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13454: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13455: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_13456: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_13457: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13458: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13459: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13460: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13461: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13462: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13463: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13464: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_13465: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_13466: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_13467: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13468: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_13469: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13470: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13471: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_13472: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_13473: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13474: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13475: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13476: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13477: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13478: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13479: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13480: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13481: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_13482: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13483: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_13484: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_13485: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13486: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_13487: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13488: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13489: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_13490: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13491: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13492: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13493: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13494: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13495: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13496: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13497: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13498: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_13499: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13500: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13501: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_13502: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13503: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13504: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13505: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13506: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13507: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_13508: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13509: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13510: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13511: MemData != AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_13512: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_13513: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13514: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13515: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13516: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13517: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_13518: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_13519: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13520: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_13521: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13522: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_13523: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_13524: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13525: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13526: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_13527: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13528: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13529: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13530: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13531: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13532: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13533: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13534: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13535: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_13536: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13537: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_13538: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_13539: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_13540: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Data = AuxData
rule_13541: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_13542: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_13543: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_13544: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13545: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_13546: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13547: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_13548: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13549: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Data = AuxData
rule_13550: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_13551: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_13552: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13553: MemData = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_13554: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> MemData = AuxData
rule_13555: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_13556: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_13557: Cache[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_13558: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_13559: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13560: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13561: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_13562: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_13563: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_13564: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_13565: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13566: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_13567: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> MemData = AuxData
rule_13568: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_13569: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_13570: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_13571: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_13572: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_13573: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_13574: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_13575: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_13576: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_13577: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13578: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_13579: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13580: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13581: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13582: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13583: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13584: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13585: MemData = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_13586: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13587: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13588: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13589: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13590: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13591: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_13592: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13593: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13594: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13595: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13596: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13597: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13598: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13599: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13600: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13601: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_13602: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13603: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13604: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_13605: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_13606: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_13607: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13608: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_1] = true
rule_13609: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_13610: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_13611: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_13612: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_13613: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13614: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13615: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_13616: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13617: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_13618: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13619: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13620: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13621: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_13622: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_13623: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_13624: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_13625: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_13626: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_13627: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_13628: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_13629: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_13630: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_13631: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13632: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_13633: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_13634: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_13635: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_13636: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_13637: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_13638: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_13639: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_13640: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13641: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_13642: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_13643: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_13644: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13645: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_13646: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_13647: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_13648: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13649: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_13650: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_13651: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_13652: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13653: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_13654: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_13655: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_13656: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_13657: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13658: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_13659: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_13660: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_13661: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13662: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_13663: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_13664: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_13665: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13666: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_13667: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_13668: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_13669: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13670: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_13671: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13672: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_13673: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_13674: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_13675: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13676: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13677: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_13678: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13679: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13680: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13681: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13682: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13683: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13684: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13685: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13686: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13687: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13688: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_13689: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_13690: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13691: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13692: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13693: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_13694: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13695: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13696: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_13697: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_13698: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13699: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13700: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13701: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_13702: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_13703: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13704: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13705: InvSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13706: InvSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_13707: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13708: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_13709: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13710: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_13711: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_13712: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13713: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13714: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_13715: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13716: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_13717: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_13718: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13719: Cache[NODE_2].State = E & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13720: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_13721: Cache[NODE_2].State = E & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13722: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13723: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13724: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13725: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13726: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13727: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13728: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_13729: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13730: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13731: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13732: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13733: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13734: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13735: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13736: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_13737: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13738: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13739: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13740: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13741: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_13742: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13743: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13744: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_13745: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_13746: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_13747: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13748: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13749: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_13750: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_13751: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13752: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_13753: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13754: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_13755: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13756: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13757: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_13758: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13759: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13760: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_13761: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13762: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_13763: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13764: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13765: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_13766: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13767: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_13768: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_13769: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13770: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_13771: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13772: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_13773: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13774: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13775: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_13776: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13777: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_13778: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13779: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13780: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_13781: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13782: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13783: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13784: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13785: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13786: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13787: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_13788: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13789: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13790: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_13791: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13792: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13793: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13794: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13795: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13796: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13797: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13798: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_13799: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13800: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_13801: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_13802: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13803: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13804: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13805: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13806: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13807: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13808: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13809: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13810: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13811: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_13812: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13813: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13814: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13815: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13816: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_13817: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_13818: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_13819: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13820: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_13821: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13822: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13823: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_13824: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_13825: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_13826: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_1].Cmd != Empty
rule_13827: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_13828: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13829: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13830: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_13831: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_13832: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13833: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13834: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13835: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13836: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13837: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13838: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13839: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13840: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_13841: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13842: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13843: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13844: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13845: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13846: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13847: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13848: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13849: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13850: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13851: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13852: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13853: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_13854: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_13855: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13856: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_13857: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13858: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13859: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_13860: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_13861: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_13862: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13863: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_13864: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_13865: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_13866: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13867: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13868: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13869: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13870: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_13871: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13872: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13873: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13874: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13875: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13876: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_13877: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_13878: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_13879: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13880: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13881: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_13882: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_13883: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13884: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13885: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13886: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13887: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_13888: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_13889: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13890: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13891: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13892: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13893: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13894: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13895: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13896: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = false
rule_13897: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13898: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13899: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13900: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = false
rule_13901: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13902: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13903: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_13904: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13905: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13906: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13907: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_13908: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_13909: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_13910: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_13911: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_13912: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_13913: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_13914: CurCmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13915: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_13916: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_13917: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13918: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13919: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_13920: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_13921: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_13922: MemData = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_13923: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_13924: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_13925: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_13926: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_13927: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13928: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13929: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13930: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13931: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_13932: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_13933: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13934: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13935: MemData = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_13936: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_13937: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_13938: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_13939: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != I
rule_13940: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_13941: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_13942: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_13943: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13944: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_13945: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13946: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_13947: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13948: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_13949: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13950: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13951: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13952: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_13953: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13954: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13955: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13956: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13957: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_13958: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13959: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13960: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13961: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13962: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13963: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13964: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13965: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_13966: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_13967: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13968: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13969: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13970: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13971: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13972: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13973: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13974: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13975: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13976: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13977: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_13978: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13979: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13980: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13981: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_13982: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13983: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_13984: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13985: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13986: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13987: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_13988: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_13989: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13990: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13991: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13992: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13993: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13994: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = false
rule_13995: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13996: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13997: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13998: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = false
rule_13999: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14000: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_14001: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14002: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14003: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14004: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14005: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14006: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14007: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14008: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_14009: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14010: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14011: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_14012: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14013: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14014: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14015: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14016: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_14017: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14018: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14019: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_14020: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_14021: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_14022: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_14023: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_14024: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14025: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_14026: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14027: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_14028: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_14029: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_14030: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_14031: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_14032: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_14033: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_14034: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_14035: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_14036: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14037: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14038: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_14039: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_14040: InvSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_14041: InvSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_14042: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> InvSet[NODE_2] = false
rule_14043: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> InvSet[NODE_2] = false
rule_14044: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_14045: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14046: MemData != AuxData & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_14047: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_14048: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_14049: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_14050: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14051: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14052: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14053: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14054: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = false
rule_14055: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = false
rule_14056: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_14057: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14058: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_2].Cmd != Empty
rule_14059: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_14060: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14061: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_2].Cmd != Empty
rule_14062: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_14063: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_14064: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_14065: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_14066: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_14067: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].Data = AuxData
rule_14068: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_14069: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14070: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_14071: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_14072: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_14073: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Data = AuxData
rule_14074: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_14075: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14076: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_14077: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_14078: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_14079: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14080: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14081: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14082: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14083: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14084: MemData = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_14085: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_14086: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_14087: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_14088: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14089: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14090: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14091: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14092: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_14093: MemData != AuxData & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_14094: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_14095: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14096: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_14097: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_14098: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14099: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_14100: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_14101: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14102: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14103: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14104: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_14105: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_14106: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14107: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_14108: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_14109: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_14110: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14111: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14112: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_14113: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_14114: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_14115: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_14116: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14117: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14118: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14119: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
rule_14120: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14121: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14122: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14123: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14124: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14125: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14126: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14127: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14128: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14129: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = true
rule_14130: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14131: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14132: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14133: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14134: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14135: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_14136: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14137: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_14138: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14139: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14140: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14141: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14142: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_14143: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
rule_14144: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14145: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
rule_14146: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14147: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = true
rule_14148: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = true
rule_14149: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = true
rule_14150: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_14151: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
rule_14152: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_14153: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14154: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_14155: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
rule_14156: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14157: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14158: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_14159: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14160: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14161: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14162: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14163: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14164: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14165: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14166: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14167: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14168: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14169: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14170: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14171: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14172: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14173: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14174: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14175: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14176: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14177: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14178: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14179: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14180: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_14181: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_14182: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_14183: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_14184: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14185: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14186: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14187: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
rule_14188: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_14189: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_14190: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_14191: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14192: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14193: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14194: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14195: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14196: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14197: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_14198: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14199: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14200: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14201: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14202: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14203: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14204: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14205: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14206: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_14207: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_14208: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14209: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_14210: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14211: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14212: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_14213: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14214: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14215: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14216: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14217: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_14218: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14219: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14220: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14221: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14222: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_14223: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14224: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14225: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14226: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_14227: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14228: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14229: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14230: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14231: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14232: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14233: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14234: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14235: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14236: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14237: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14238: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_14239: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_14240: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14241: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14242: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_14243: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_14244: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_14245: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14246: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14247: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14248: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14249: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14250: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14251: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14252: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14253: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14254: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14255: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_14256: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_14257: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14258: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_14259: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14260: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_14261: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14262: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14263: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_14264: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_14265: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_14266: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_14267: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_14268: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_14269: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_14270: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_14271: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_14272: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14273: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_14274: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_14275: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_14276: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_14277: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_14278: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_14279: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_14280: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_14281: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14282: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_14283: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_14284: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_14285: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14286: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_14287: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_14288: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14289: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_14290: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14291: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_14292: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14293: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14294: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_14295: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14296: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14297: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14298: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14299: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14300: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14301: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14302: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_14303: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_14304: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14305: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14306: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_14307: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_14308: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_14309: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14310: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14311: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14312: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_14313: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_14314: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_14315: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14316: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14317: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14318: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14319: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14320: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14321: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14322: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14323: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14324: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14325: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_14326: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14327: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_14328: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14329: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14330: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14331: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14332: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14333: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14334: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14335: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14336: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14337: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14338: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14339: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14340: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14341: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14342: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_14343: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14344: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14345: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14346: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14347: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14348: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14349: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14350: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14351: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14352: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14353: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14354: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14355: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14356: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14357: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14358: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14359: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14360: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_14361: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14362: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14363: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14364: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14365: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_14366: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14367: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14368: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14369: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_14370: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_14371: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14372: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14373: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_14374: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14375: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_14376: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_14377: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14378: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14379: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_14380: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_14381: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_14382: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_14383: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_14384: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14385: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_14386: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_14387: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14388: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_14389: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_14390: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14391: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14392: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> MemData = AuxData
rule_14393: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_14394: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_14395: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14396: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_14397: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14398: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14399: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_14400: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_14401: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_14402: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14403: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14404: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14405: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14406: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14407: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14408: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14409: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_14410: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14411: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
rule_14412: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14413: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14414: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14415: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14416: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_14417: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14418: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14419: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14420: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14421: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14422: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14423: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_14424: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14425: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_14426: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14427: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14428: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_14429: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14430: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_14431: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_14432: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_14433: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14434: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14435: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_14436: MemData = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_14437: MemData = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_14438: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14439: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_14440: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14441: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_14442: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14443: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14444: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_14445: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14446: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_14447: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_14448: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14449: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14450: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14451: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_14452: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_14453: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14454: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14455: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14456: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14457: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14458: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14459: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_14460: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_14461: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14462: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14463: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14464: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14465: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14466: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_14467: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_14468: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_14469: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14470: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14471: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_14472: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_14473: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_14474: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14475: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14476: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14477: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = I
rule_14478: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = I
rule_14479: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14480: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14481: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14482: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14483: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_14484: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_14485: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_14486: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_14487: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14488: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14489: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14490: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14491: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14492: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14493: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14494: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14495: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14496: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14497: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14498: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14499: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14500: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14501: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_14502: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14503: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14504: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_14505: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14506: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14507: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14508: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_14509: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14510: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_14511: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_14512: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14513: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14514: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_14515: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14516: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14517: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14518: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_14519: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14520: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_14521: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_14522: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14523: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14524: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
rule_14525: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14526: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_14527: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14528: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
rule_14529: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14530: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14531: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14532: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14533: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14534: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14535: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14536: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14537: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14538: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14539: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14540: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14541: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14542: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14543: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_14544: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14545: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14546: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14547: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14548: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14549: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14550: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14551: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14552: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14553: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14554: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14555: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14556: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14557: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14558: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14559: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14560: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14561: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14562: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14563: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14564: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14565: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14566: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14567: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14568: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14569: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14570: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14571: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14572: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14573: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14574: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14575: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14576: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14577: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14578: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14579: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14580: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14581: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14582: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14583: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14584: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14585: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_14586: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14587: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14588: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14589: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14590: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14591: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14592: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14593: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14594: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_14595: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_14596: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14597: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14598: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14599: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14600: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14601: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14602: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14603: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_14604: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_14605: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14606: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14607: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14608: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_14609: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_14610: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14611: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_14612: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14613: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_14614: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14615: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_14616: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14617: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_14618: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14619: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14620: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_14621: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14622: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14623: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14624: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14625: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14626: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_14627: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_14628: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_14629: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14630: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_14631: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14632: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14633: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_14634: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14635: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_14636: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14637: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14638: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_14639: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14640: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_14641: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_14642: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_14643: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_14644: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_14645: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_14646: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_14647: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14648: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_14649: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_14650: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_14651: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_14652: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_14653: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_14654: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_14655: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_14656: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_14657: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_14658: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_14659: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14660: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_14661: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14662: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14663: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14664: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_14665: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_14666: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14667: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14668: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14669: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14670: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14671: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14672: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_14673: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_14674: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14675: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14676: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14677: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14678: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14679: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14680: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14681: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14682: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14683: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14684: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14685: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14686: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14687: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_14688: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_14689: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_14690: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14691: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14692: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14693: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_14694: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_14695: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_14696: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14697: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_14698: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14699: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_14700: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_14701: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_14702: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_14703: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_14704: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14705: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_14706: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_14707: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14708: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_14709: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14710: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14711: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_14712: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14713: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_14714: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14715: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14716: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14717: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14718: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14719: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14720: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_14721: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_14722: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_14723: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14724: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_14725: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14726: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_14727: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14728: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_14729: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14730: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14731: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_14732: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14733: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14734: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14735: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14736: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14737: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_14738: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_14739: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14740: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_14741: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14742: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_14743: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14744: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_14745: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14746: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14747: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14748: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14749: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14750: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14751: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14752: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14753: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14754: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14755: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14756: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_14757: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14758: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_14759: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14760: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14761: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_14762: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14763: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_14764: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14765: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14766: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14767: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14768: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_14769: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14770: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_14771: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14772: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14773: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14774: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14775: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14776: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14777: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_14778: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14779: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_14780: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14781: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14782: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_14783: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14784: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14785: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14786: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14787: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14788: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_14789: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14790: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14791: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14792: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14793: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14794: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14795: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14796: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_14797: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14798: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14799: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_14800: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_14801: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_14802: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14803: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_14804: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14805: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14806: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14807: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14808: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_14809: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_14810: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_14811: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14812: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14813: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14814: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14815: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14816: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_14817: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14818: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14819: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14820: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14821: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14822: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14823: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14824: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_14825: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14826: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_14827: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14828: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_14829: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14830: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14831: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_14832: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14833: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14834: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_14835: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14836: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14837: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_14838: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14839: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14840: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_14841: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_14842: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14843: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14844: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14845: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_14846: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_14847: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14848: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14849: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_14850: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14851: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14852: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14853: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14854: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14855: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14856: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14857: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14858: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14859: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14860: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14861: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14862: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14863: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14864: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14865: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14866: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14867: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14868: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_14869: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14870: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14871: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_14872: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14873: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_14874: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14875: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14876: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14877: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14878: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_14879: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14880: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_14881: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14882: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_14883: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_14884: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_14885: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14886: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_14887: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14888: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14889: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14890: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14891: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_14892: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14893: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14894: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_14895: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14896: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14897: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_14898: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14899: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_14900: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_14901: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_14902: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14903: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14904: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_14905: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14906: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_14907: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_14908: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14909: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_14910: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14911: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_14912: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14913: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14914: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14915: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14916: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = true
rule_14917: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14918: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14919: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14920: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14921: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14922: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14923: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14924: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14925: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14926: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14927: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14928: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_14929: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_14930: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_14931: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_14932: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_14933: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_14934: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_14935: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14936: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_14937: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_14938: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_14939: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14940: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14941: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14942: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14943: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14944: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_14945: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_14946: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14947: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14948: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_14949: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14950: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_14951: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14952: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14953: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_14954: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14955: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_14956: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14957: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_14958: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14959: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14960: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14961: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14962: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_14963: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14964: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14965: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_14966: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14967: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14968: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14969: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_14970: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14971: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14972: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14973: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_14974: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14975: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14976: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14977: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_14978: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14979: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14980: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14981: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_14982: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14983: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14984: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14985: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14986: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14987: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14988: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14989: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_14990: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14991: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_14992: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14993: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14994: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14995: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_14996: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_14997: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_14998: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_14999: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15000: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = S
rule_15001: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_15002: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15003: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15004: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15005: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15006: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15007: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15008: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_15009: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_15010: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15011: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15012: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15013: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_15014: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15015: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15016: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15017: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_15018: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15019: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15020: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15021: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15022: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_15023: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15024: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15025: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15026: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15027: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15028: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_15029: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_15030: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> InvSet[NODE_2] = false
rule_15031: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15032: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15033: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15034: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15035: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15036: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15037: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_15038: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_15039: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> InvSet[NODE_2] = false
rule_15040: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_15041: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15042: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15043: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_15044: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15045: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_15046: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15047: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_15048: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15049: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15050: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15051: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_15052: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_15053: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_15054: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15055: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15056: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15057: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15058: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15059: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15060: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15061: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15062: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15063: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15064: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15065: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15066: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_15067: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_15068: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15069: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_15070: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_15071: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_15072: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15073: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15074: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15075: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15076: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15077: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_15078: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15079: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15080: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_15081: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15082: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15083: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15084: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_15085: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_15086: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_15087: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15088: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_15089: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_15090: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_15091: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15092: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_15093: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_15094: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15095: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15096: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15097: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15098: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_15099: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15100: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_15101: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15102: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15103: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15104: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_15105: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15106: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15107: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15108: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15109: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15110: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_15111: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15112: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_15113: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15114: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15115: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15116: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15117: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_15118: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_15119: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15120: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15121: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_15122: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15123: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15124: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_15125: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_15126: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15127: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_15128: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15129: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_15130: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_15131: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15132: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15133: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15134: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15135: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_15136: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15137: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15138: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_15139: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_15140: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15141: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_15142: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_15143: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_15144: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_15145: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15146: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15147: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_15148: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15149: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15150: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15151: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_15152: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_15153: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15154: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_15155: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_15156: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15157: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_15158: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15159: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_15160: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15161: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15162: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15163: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_15164: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15165: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15166: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15167: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15168: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15169: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_15170: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15171: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15172: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15173: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15174: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15175: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15176: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15177: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15178: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15179: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15180: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_15181: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15182: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_15183: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15184: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_15185: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15186: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15187: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15188: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15189: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_15190: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15191: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15192: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15193: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15194: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15195: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_15196: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_15197: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15198: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_15199: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15200: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_15201: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15202: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15203: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15204: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15205: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15206: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15207: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15208: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15209: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15210: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15211: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15212: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15213: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15214: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_15215: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15216: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_15217: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15218: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15219: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_15220: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15221: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_15222: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15223: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_15224: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15225: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15226: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_15227: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15228: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_15229: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15230: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15231: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15232: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15233: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15234: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15235: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_15236: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_15237: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_15238: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15239: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_15240: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_15241: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_15242: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_15243: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_15244: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_15245: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_15246: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15247: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
rule_15248: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_15249: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_15250: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> MemData = AuxData
rule_15251: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_15252: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = E
rule_15253: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_15254: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_15255: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_15256: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_15257: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_15258: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_15259: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15260: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != I
rule_15261: MemData = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_15262: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_15263: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_15264: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
rule_15265: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_15266: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_15267: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15268: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15269: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15270: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15271: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15272: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15273: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15274: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15275: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_15276: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_15277: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15278: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15279: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15280: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_15281: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15282: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_15283: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15284: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15285: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15286: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_15287: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15288: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15289: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15290: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_15291: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15292: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15293: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_15294: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_15295: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15296: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15297: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15298: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15299: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15300: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15301: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_15302: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15303: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15304: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15305: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15306: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15307: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15308: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_15309: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_15310: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15311: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15312: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15313: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_15314: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_15315: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15316: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
rule_15317: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_15318: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_15319: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_15320: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_15321: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_15322: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
rule_15323: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15324: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_15325: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_15326: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_15327: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_15328: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = true
rule_15329: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15330: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_15331: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_15332: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_15333: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_15334: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = true
rule_15335: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = true
rule_15336: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
rule_15337: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_15338: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_15339: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_15340: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15341: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
rule_15342: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15343: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15344: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_15345: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_15346: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15347: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_15348: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_15349: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15350: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15351: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15352: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_15353: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_15354: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15355: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_15356: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_15357: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15358: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15359: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_15360: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15361: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_15362: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15363: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Data = AuxData
rule_15364: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_15365: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_15366: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_15367: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_15368: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15369: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_15370: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15371: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_15372: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15373: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15374: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15375: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_15376: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_15377: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15378: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15379: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_15380: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15381: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_15382: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_15383: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_15384: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15385: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15386: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15387: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15388: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_15389: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Cache[NODE_2].State != S
rule_15390: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_15391: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_15392: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15393: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Cache[NODE_2].State != S
rule_15394: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> MemData = AuxData
rule_15395: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_15396: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_15397: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_15398: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_15399: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_15400: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_15401: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_15402: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State = S
rule_15403: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_15404: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15405: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_15406: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15407: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15408: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
rule_15409: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_15410: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15411: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
rule_15412: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_15413: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15414: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15415: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15416: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15417: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_15418: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15419: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_15420: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15421: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15422: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15423: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_15424: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_15425: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15426: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15427: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15428: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15429: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_15430: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15431: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15432: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15433: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15434: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15435: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15436: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15437: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15438: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15439: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15440: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15441: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_15442: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_15443: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15444: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15445: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_15446: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_15447: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15448: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15449: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15450: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_15451: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15452: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_15453: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15454: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_15455: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_15456: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_15457: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15458: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15459: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_15460: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_15461: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15462: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15463: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15464: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_15465: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_15466: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_15467: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_15468: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15469: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15470: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15471: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_15472: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15473: MemData = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_15474: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_15475: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_15476: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15477: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15478: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15479: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_15480: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_15481: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_15482: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15483: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15484: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_15485: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_15486: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15487: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15488: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15489: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15490: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15491: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_15492: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_15493: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_15494: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15495: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15496: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15497: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15498: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15499: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15500: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15501: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15502: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_15503: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_15504: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_15505: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15506: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15507: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15508: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15509: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15510: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15511: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15512: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15513: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15514: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15515: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15516: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15517: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_15518: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15519: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_15520: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_15521: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_15522: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15523: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15524: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_15525: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15526: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15527: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15528: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15529: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15530: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_15531: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15532: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_15533: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15534: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_15535: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_15536: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15537: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15538: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15539: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15540: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15541: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15542: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15543: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15544: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15545: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15546: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15547: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_15548: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15549: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_15550: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15551: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15552: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_15553: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15554: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_15555: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_15556: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15557: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_15558: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15559: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_15560: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15561: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15562: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_15563: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15564: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_15565: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15566: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_15567: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15568: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15569: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_15570: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15571: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15572: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15573: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15574: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15575: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15576: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15577: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15578: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15579: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15580: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15581: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15582: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15583: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15584: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_15585: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15586: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15587: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15588: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15589: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15590: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15591: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15592: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15593: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15594: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15595: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15596: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15597: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15598: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_15599: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15600: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15601: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15602: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_15603: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_15604: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15605: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_15606: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_15607: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15608: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15609: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15610: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_15611: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15612: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15613: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15614: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15615: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15616: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15617: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15618: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15619: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15620: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15621: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15622: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15623: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15624: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15625: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15626: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15627: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_15628: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15629: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15630: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15631: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15632: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15633: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15634: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15635: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_15636: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15637: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15638: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15639: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15640: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15641: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15642: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15643: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_15644: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_15645: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15646: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_15647: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15648: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15649: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_15650: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15651: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_15652: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_15653: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_15654: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15655: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15656: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15657: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15658: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_15659: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15660: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15661: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15662: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15663: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15664: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15665: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_15666: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15667: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_15668: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15669: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15670: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15671: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15672: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15673: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15674: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15675: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15676: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15677: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15678: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15679: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15680: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15681: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15682: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15683: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15684: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15685: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15686: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_15687: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_15688: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15689: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15690: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15691: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15692: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15693: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15694: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15695: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15696: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15697: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15698: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15699: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_15700: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15701: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15702: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15703: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15704: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_15705: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_15706: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15707: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15708: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_15709: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15710: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15711: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_15712: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_15713: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_15714: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_15715: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15716: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15717: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15718: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15719: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15720: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15721: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15722: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15723: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15724: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15725: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15726: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15727: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15728: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15729: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15730: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_15731: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15732: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15733: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_15734: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15735: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15736: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15737: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15738: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15739: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15740: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_15741: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15742: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15743: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15744: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15745: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15746: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15747: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15748: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15749: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15750: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15751: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15752: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15753: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15754: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15755: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15756: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15757: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15758: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15759: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15760: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15761: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15762: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15763: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15764: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15765: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15766: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15767: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15768: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15769: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15770: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15771: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_15772: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_15773: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15774: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15775: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15776: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15777: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15778: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15779: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_15780: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_15781: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_15782: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15783: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15784: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15785: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_15786: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15787: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15788: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15789: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_15790: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_15791: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15792: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15793: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15794: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15795: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_15796: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15797: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15798: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_15799: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_15800: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_15801: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15802: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15803: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_15804: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15805: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_15806: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15807: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15808: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15809: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15810: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_15811: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15812: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15813: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_15814: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_15815: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_15816: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15817: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15818: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_15819: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15820: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_15821: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_15822: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15823: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_15824: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_15825: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15826: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15827: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15828: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15829: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15830: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15831: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_15832: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15833: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15834: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15835: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_15836: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_15837: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15838: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_15839: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_15840: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15841: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15842: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15843: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_15844: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_15845: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15846: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15847: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15848: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15849: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15850: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_15851: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_15852: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_15853: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_15854: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15855: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Data = AuxData
rule_15856: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_15857: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15858: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15859: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15860: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15861: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15862: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15863: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15864: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15865: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15866: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15867: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15868: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15869: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15870: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15871: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15872: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15873: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15874: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15875: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15876: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_15877: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15878: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_15879: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_15880: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15881: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15882: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15883: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15884: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15885: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15886: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_15887: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15888: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15889: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15890: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_15891: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15892: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15893: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_15894: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15895: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_15896: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15897: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_15898: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_15899: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15900: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_15901: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15902: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15903: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15904: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15905: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_15906: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_15907: Chan3[NODE_2].Cmd != InvAck & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15908: Chan3[NODE_2].Cmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15909: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15910: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15911: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_15912: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15913: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15914: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_15915: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15916: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = true
rule_15917: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = true
rule_15918: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15919: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_15920: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = true
rule_15921: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = true
rule_15922: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15923: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15924: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15925: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15926: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15927: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15928: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15929: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_15930: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_15931: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15932: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_15933: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State = I
rule_15934: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_15935: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_15936: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15937: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15938: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15939: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15940: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15941: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15942: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_15943: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_15944: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15945: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15946: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15947: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15948: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15949: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15950: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_15951: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Cache[NODE_1].State != S
rule_15952: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_15953: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15954: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_15955: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Cache[NODE_1].State != S
rule_15956: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15957: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15958: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_15959: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_15960: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_15961: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15962: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_15963: Chan3[NODE_1].Cmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15964: Chan3[NODE_1].Cmd != InvAck & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15965: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_15966: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15967: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15968: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15969: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_15970: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15971: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15972: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15973: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15974: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_15975: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_15976: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_15977: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State = I
rule_15978: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_15979: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15980: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_15981: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_15982: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = E
rule_15983: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_15984: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_15985: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_15986: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_15987: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15988: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_15989: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15990: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_15991: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15992: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_15993: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_15994: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_15995: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15996: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15997: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_15998: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_15999: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16000: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_16001: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_16002: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16003: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_16004: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16005: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16006: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_16007: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16008: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_16009: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16010: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16011: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16012: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16013: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16014: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16015: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16016: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16017: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16018: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16019: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16020: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16021: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16022: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16023: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16024: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16025: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16026: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16027: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16028: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_16029: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16030: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16031: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_16032: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_16033: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16034: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16035: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_16036: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_16037: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16038: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16039: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16040: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16041: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16042: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16043: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16044: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_16045: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_16046: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_16047: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_16048: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
rule_16049: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_16050: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_16051: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16052: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16053: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16054: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_16055: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = true
rule_16056: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16057: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_16058: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_16059: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = true
rule_16060: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16061: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16062: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16063: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16064: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16065: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16066: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16067: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16068: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16069: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16070: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16071: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16072: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16073: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16074: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16075: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16076: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16077: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16078: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16079: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16080: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16081: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16082: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16083: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16084: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16085: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16086: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16087: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_16088: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_16089: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_16090: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_16091: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16092: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16093: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16094: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16095: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_16096: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16097: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_16098: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_16099: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16100: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_16101: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_16102: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16103: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16104: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16105: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16106: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16107: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16108: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16109: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16110: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_16111: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_16112: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_16113: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16114: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_16115: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_16116: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16117: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16118: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16119: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16120: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16121: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16122: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16123: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16124: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16125: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16126: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16127: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_16128: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_16129: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16130: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16131: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16132: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16133: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16134: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_16135: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16136: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16137: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16138: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16139: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_16140: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_16141: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16142: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16143: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_16144: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_16145: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16146: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16147: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_16148: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_16149: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16150: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16151: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16152: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16153: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_16154: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16155: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_16156: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16157: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_16158: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16159: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_16160: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_16161: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_16162: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_16163: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16164: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_16165: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16166: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16167: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16168: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_16169: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16170: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16171: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_16172: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16173: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16174: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16175: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_16176: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16177: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16178: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16179: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_16180: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_16181: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_16182: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16183: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16184: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16185: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16186: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16187: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16188: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16189: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16190: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16191: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16192: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16193: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16194: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_16195: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16196: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16197: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16198: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16199: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16200: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16201: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16202: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16203: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16204: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16205: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16206: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16207: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16208: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16209: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_16210: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16211: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16212: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16213: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16214: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16215: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16216: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16217: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16218: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_16219: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntS
rule_16220: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16221: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_16222: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_16223: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16224: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16225: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16226: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16227: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16228: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16229: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16230: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16231: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16232: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_16233: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_16234: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16235: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16236: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_16237: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16238: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_16239: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16240: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16241: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_16242: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16243: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16244: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16245: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16246: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16247: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16248: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16249: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16250: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16251: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_16252: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_16253: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_16254: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_16255: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16256: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16257: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_16258: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State = S
rule_16259: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_16260: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_16261: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != I
rule_16262: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16263: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16264: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_16265: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_16266: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_16267: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16268: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16269: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_16270: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_16271: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16272: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16273: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16274: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != I
rule_16275: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_1].State = S
rule_16276: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Cache[NODE_1].State != I
rule_16277: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_16278: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_16279: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_16280: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_16281: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_16282: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16283: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_16284: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16285: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16286: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_16287: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16288: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16289: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16290: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16291: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16292: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16293: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16294: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16295: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16296: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16297: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16298: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_16299: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16300: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16301: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16302: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16303: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16304: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16305: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16306: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16307: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16308: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16309: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16310: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_16311: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16312: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16313: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16314: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_16315: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_16316: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Cache[NODE_1].State != I
rule_16317: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16318: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16319: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16320: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_16321: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_16322: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_16323: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_16324: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16325: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16326: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_16327: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_16328: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_16329: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_16330: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_16331: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_16332: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_16333: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16334: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16335: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16336: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_16337: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16338: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_16339: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16340: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_16341: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16342: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_16343: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_16344: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_16345: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_16346: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16347: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16348: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16349: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_16350: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_16351: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_16352: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_16353: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_16354: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_16355: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_16356: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_16357: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_16358: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_16359: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_16360: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_16361: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_16362: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_16363: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_16364: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
rule_16365: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
rule_16366: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_16367: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_16368: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_16369: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16370: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_16371: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16372: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16373: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_16374: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16375: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_16376: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_16377: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16378: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16379: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_16380: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16381: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16382: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_16383: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_16384: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_16385: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_16386: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_16387: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16388: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_16389: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16390: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16391: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_16392: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16393: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16394: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_16395: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16396: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16397: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16398: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16399: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16400: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16401: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16402: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16403: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16404: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_16405: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_16406: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_16407: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16408: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16409: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_16410: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16411: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16412: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16413: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16414: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16415: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16416: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16417: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16418: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16419: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_16420: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_16421: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16422: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16423: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16424: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16425: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16426: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16427: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16428: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_16429: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16430: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16431: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16432: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16433: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_16434: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16435: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16436: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_16437: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16438: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16439: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16440: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16441: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16442: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16443: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_16444: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_16445: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_16446: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16447: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16448: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16449: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16450: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16451: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_16452: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16453: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_16454: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_16455: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16456: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16457: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16458: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16459: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16460: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16461: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16462: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16463: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_16464: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16465: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16466: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16467: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16468: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16469: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16470: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_16471: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16472: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16473: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_16474: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_16475: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_16476: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_16477: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16478: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16479: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16480: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16481: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16482: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16483: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16484: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_16485: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_16486: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_16487: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16488: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16489: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16490: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16491: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16492: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16493: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16494: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16495: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16496: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16497: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16498: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_16499: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_16500: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16501: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16502: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16503: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16504: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16505: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16506: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16507: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16508: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16509: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16510: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16511: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16512: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16513: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16514: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16515: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16516: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16517: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_16518: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_16519: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_16520: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16521: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_16522: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16523: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_16524: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16525: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16526: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16527: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16528: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16529: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_16530: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_16531: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_16532: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16533: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_16534: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16535: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_16536: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16537: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16538: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_16539: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16540: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16541: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16542: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16543: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16544: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16545: MemData = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16546: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16547: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16548: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16549: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16550: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16551: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16552: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_16553: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16554: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16555: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_16556: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_16557: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16558: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16559: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_16560: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16561: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_16562: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16563: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_16564: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16565: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16566: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16567: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16568: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16569: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16570: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16571: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_16572: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_16573: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16574: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16575: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16576: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16577: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16578: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16579: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16580: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16581: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_16582: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_16583: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16584: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_16585: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16586: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_16587: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16588: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16589: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_16590: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16591: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16592: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16593: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16594: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16595: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16596: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16597: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_16598: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_16599: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_16600: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_16601: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_16602: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_16603: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_16604: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_16605: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_16606: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_16607: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_16608: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_16609: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16610: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16611: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16612: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16613: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16614: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16615: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16616: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16617: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16618: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16619: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16620: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16621: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16622: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16623: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16624: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16625: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16626: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_16627: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16628: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16629: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16630: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16631: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_16632: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_16633: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16634: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_16635: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16636: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16637: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16638: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16639: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_16640: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_16641: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_16642: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_16643: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_16644: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_16645: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16646: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_16647: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16648: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16649: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16650: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16651: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_16652: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_16653: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_16654: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_16655: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16656: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_16657: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16658: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_16659: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16660: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16661: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_16662: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_16663: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_16664: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16665: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_16666: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_16667: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_16668: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_16669: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16670: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16671: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16672: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16673: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_16674: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16675: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16676: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16677: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16678: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16679: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_16680: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_16681: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_16682: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_16683: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_16684: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_16685: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16686: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_16687: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16688: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16689: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_16690: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16691: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16692: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_16693: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16694: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_16695: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16696: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_16697: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16698: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_16699: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_16700: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_16701: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_16702: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_16703: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16704: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16705: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_16706: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_16707: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_16708: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16709: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16710: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_16711: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_16712: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_16713: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_16714: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16715: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_16716: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16717: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16718: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_16719: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_16720: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_16721: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_16722: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16723: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_16724: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_16725: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_16726: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16727: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_16728: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16729: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_16730: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16731: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16732: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16733: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16734: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16735: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16736: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_16737: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16738: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16739: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_16740: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_16741: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16742: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16743: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16744: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_16745: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_16746: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16747: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_16748: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_16749: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16750: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16751: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_16752: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16753: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16754: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16755: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_16756: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16757: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16758: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_16759: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_16760: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16761: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16762: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16763: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16764: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16765: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16766: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16767: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_16768: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_16769: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16770: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16771: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16772: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16773: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16774: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_16775: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_16776: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16777: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_16778: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16779: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16780: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16781: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16782: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16783: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_16784: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16785: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16786: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16787: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16788: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_16789: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16790: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16791: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16792: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16793: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16794: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16795: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_16796: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16797: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16798: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16799: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16800: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_16801: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16802: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16803: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16804: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16805: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_16806: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_16807: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_16808: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16809: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_16810: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16811: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_16812: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_16813: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16814: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16815: Cache[NODE_1].State != E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16816: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_16817: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_16818: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_16819: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16820: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_16821: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_16822: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_16823: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_16824: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16825: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_16826: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16827: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16828: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_16829: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16830: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_16831: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16832: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16833: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16834: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16835: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16836: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_16837: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16838: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16839: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16840: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16841: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16842: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16843: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16844: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_16845: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16846: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_16847: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16848: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_16849: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16850: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_16851: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16852: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16853: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16854: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_16855: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_16856: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_16857: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16858: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16859: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_16860: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16861: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16862: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16863: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16864: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_16865: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16866: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16867: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16868: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_16869: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16870: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16871: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16872: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16873: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16874: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16875: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16876: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16877: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16878: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16879: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_16880: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16881: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_16882: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16883: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_16884: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_16885: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16886: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_16887: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16888: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_16889: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_16890: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16891: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_16892: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16893: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_16894: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16895: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_16896: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16897: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_16898: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_16899: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_16900: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_16901: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16902: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16903: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16904: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16905: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_16906: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16907: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16908: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16909: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_16910: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_16911: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_16912: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_16913: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_16914: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_16915: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16916: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_16917: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16918: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_16919: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_16920: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_16921: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_16922: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_16923: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_16924: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16925: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16926: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16927: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16928: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16929: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_16930: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_16931: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_16932: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16933: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16934: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16935: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16936: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16937: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_16938: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_16939: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_16940: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_16941: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_16942: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_16943: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16944: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_16945: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16946: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16947: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16948: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16949: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16950: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16951: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16952: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_16953: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_16954: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16955: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16956: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16957: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16958: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16959: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_16960: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_16961: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_16962: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16963: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16964: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_16965: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16966: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_16967: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16968: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16969: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16970: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_16971: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16972: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16973: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16974: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16975: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16976: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16977: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16978: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_16979: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16980: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_16981: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
rule_16982: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != S
rule_16983: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_16984: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_16985: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_16986: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_16987: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_16988: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_16989: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_16990: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_16991: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_16992: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_16993: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_16994: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
rule_16995: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_16996: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16997: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_16998: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_16999: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_17000: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17001: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17002: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17003: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_17004: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17005: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17006: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17007: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17008: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_17009: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17010: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_17011: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17012: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17013: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17014: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17015: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_17016: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17017: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_17018: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_17019: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_17020: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17021: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_17022: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17023: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17024: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17025: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17026: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17027: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17028: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17029: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17030: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17031: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17032: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17033: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17034: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17035: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_17036: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17037: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17038: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_17039: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_17040: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_17041: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17042: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17043: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17044: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17045: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_17046: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_17047: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17048: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17049: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17050: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17051: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17052: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_17053: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17054: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17055: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17056: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17057: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17058: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17059: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_17060: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17061: Cache[NODE_1].State != E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17062: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_17063: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17064: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17065: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_17066: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_17067: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_17068: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_17069: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_17070: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17071: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_17072: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17073: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17074: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_17075: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17076: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17077: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17078: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17079: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17080: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17081: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17082: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_17083: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17084: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17085: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17086: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17087: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17088: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17089: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17090: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_17091: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17092: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17093: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17094: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_17095: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17096: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_17097: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17098: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17099: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17100: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_17101: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_17102: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_17103: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17104: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17105: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17106: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17107: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_17108: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17109: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17110: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_17111: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17112: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17113: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17114: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17115: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17116: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17117: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17118: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17119: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17120: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17121: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17122: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17123: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17124: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17125: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_17126: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_17127: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17128: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17129: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17130: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17131: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17132: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17133: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17134: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17135: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_17136: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17137: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17138: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17139: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17140: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_17141: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_17142: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17143: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17144: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_17145: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17146: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_17147: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17148: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17149: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_17150: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17151: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17152: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_17153: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17154: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_17155: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_17156: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17157: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_17158: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_17159: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_17160: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17161: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17162: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_17163: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_17164: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_17165: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_17166: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17167: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_17168: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17169: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17170: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_17171: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17172: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_17173: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17174: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17175: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_17176: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17177: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_17178: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17179: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17180: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17181: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17182: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17183: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_17184: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17185: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17186: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17187: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17188: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_17189: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17190: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17191: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17192: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17193: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17194: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17195: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17196: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_17197: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_17198: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17199: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17200: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_17201: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17202: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17203: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17204: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17205: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17206: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17207: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_17208: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17209: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17210: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17211: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17212: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17213: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17214: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17215: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17216: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17217: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_17218: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17219: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17220: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_17221: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17222: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_17223: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17224: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17225: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_17226: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_17227: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_17228: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17229: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17230: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17231: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17232: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17233: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17234: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17235: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17236: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_17237: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
rule_17238: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_17239: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_17240: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_17241: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_17242: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_17243: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17244: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_17245: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_17246: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != E
rule_17247: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_17248: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17249: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_17250: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_17251: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_17252: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_17253: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_17254: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_17255: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_17256: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_17257: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_17258: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_17259: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_17260: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_17261: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_17262: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != I
rule_17263: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_17264: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_17265: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != E
rule_17266: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_17267: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17268: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17269: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17270: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17271: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17272: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17273: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17274: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_17275: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_17276: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_17277: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_17278: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_17279: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_17280: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17281: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17282: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_17283: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17284: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_17285: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_17286: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_17287: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_17288: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17289: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17290: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_17291: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17292: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17293: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17294: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17295: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_17296: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17297: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_17298: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_17299: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_17300: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17301: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_17302: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17303: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17304: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17305: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_17306: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_17307: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17308: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17309: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17310: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17311: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17312: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17313: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17314: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17315: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17316: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17317: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17318: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_17319: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17320: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17321: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17322: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17323: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17324: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17325: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17326: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17327: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17328: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17329: MemData = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17330: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17331: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17332: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17333: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17334: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_17335: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17336: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17337: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17338: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17339: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_17340: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17341: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_17342: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17343: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_17344: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17345: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_17346: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17347: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_17348: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17349: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17350: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_17351: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17352: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_17353: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_17354: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_17355: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_17356: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_17357: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
rule_17358: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_17359: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17360: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_17361: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_17362: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_17363: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17364: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = true
rule_17365: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_17366: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_17367: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_17368: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = true
rule_17369: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17370: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17371: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17372: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_17373: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17374: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_17375: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17376: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_17377: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17378: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17379: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_17380: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17381: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_17382: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17383: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17384: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_17385: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_17386: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17387: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_17388: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_17389: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17390: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17391: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_17392: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17393: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17394: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17395: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_17396: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_17397: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17398: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17399: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_17400: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_17401: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17402: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17403: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_17404: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17405: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17406: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17407: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17408: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17409: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17410: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17411: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_17412: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17413: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17414: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17415: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17416: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17417: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17418: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17419: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_17420: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_17421: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17422: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_17423: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_17424: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_17425: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_17426: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_17427: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_17428: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_17429: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_17430: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_17431: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_17432: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != S
rule_17433: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_17434: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_17435: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_17436: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17437: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_17438: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_17439: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != S
rule_17440: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_17441: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_17442: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_17443: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_17444: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_17445: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_17446: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_17447: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_17448: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17449: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = Empty
rule_17450: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_17451: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_17452: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_17453: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_17454: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = Empty
rule_17455: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_17456: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_17457: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_17458: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_17459: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17460: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_17461: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_17462: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntS
rule_17463: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_17464: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_17465: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_17466: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntS
rule_17467: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17468: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17469: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_17470: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_17471: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17472: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17473: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_17474: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17475: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17476: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17477: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17478: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17479: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17480: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17481: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17482: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17483: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17484: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17485: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17486: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17487: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17488: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17489: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17490: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17491: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_17492: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17493: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17494: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_17495: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17496: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_17497: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17498: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17499: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_17500: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17501: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17502: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17503: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17504: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17505: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_17506: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17507: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17508: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17509: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17510: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17511: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17512: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_17513: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17514: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17515: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_17516: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17517: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17518: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_17519: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_17520: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_17521: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_17522: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_17523: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17524: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17525: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_17526: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_17527: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_17528: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_17529: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_17530: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_17531: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_17532: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_17533: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17534: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_17535: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17536: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_17537: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17538: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_17539: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_17540: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_17541: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17542: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_17543: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17544: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_17545: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17546: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17547: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17548: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17549: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17550: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17551: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_17552: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_17553: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17554: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_17555: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17556: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17557: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17558: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_17559: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17560: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17561: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_17562: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_17563: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17564: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17565: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_17566: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_17567: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17568: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_17569: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17570: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_17571: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_17572: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17573: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_17574: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_17575: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17576: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17577: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17578: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_17579: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17580: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_17581: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_17582: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_17583: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17584: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17585: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_17586: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17587: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_17588: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17589: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17590: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_17591: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17592: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17593: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17594: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17595: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17596: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17597: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17598: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17599: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17600: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17601: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17602: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17603: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17604: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17605: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17606: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17607: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17608: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17609: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_17610: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17611: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17612: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17613: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17614: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17615: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17616: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17617: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17618: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17619: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_17620: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17621: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17622: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17623: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17624: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_17625: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17626: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17627: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17628: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17629: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17630: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_17631: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_17632: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_17633: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17634: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_17635: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_17636: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_17637: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17638: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17639: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17640: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17641: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17642: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17643: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17644: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17645: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17646: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17647: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_17648: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_17649: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17650: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17651: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17652: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17653: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17654: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17655: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17656: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17657: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17658: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17659: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17660: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_17661: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17662: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17663: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_17664: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17665: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17666: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17667: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17668: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17669: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_17670: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_17671: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_17672: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State = S
rule_17673: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_17674: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_17675: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_17676: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17677: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17678: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17679: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17680: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17681: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17682: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_17683: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17684: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17685: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17686: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntS
rule_17687: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17688: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17689: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17690: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17691: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_17692: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17693: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17694: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17695: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17696: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17697: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17698: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_17699: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17700: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_17701: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17702: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_17703: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_17704: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_17705: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_17706: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17707: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17708: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17709: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_17710: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_17711: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17712: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_17713: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_17714: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_17715: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17716: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_17717: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17718: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_17719: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_17720: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17721: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17722: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17723: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17724: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17725: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17726: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17727: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17728: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_17729: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_17730: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_17731: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17732: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_17733: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_17734: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17735: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17736: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_17737: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_17738: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17739: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17740: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17741: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17742: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17743: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17744: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17745: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17746: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17747: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17748: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_17749: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_17750: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17751: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17752: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17753: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_17754: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_17755: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_17756: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17757: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_17758: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17759: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17760: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_17761: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17762: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17763: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17764: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17765: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17766: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17767: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_17768: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_17769: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17770: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_17771: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17772: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17773: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_17774: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17775: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17776: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_17777: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_17778: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17779: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_17780: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17781: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17782: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17783: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_17784: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17785: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17786: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17787: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17788: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17789: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17790: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17791: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_17792: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_17793: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17794: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17795: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17796: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17797: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17798: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17799: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17800: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17801: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17802: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_17803: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_17804: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_17805: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17806: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17807: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17808: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17809: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17810: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17811: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_17812: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17813: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17814: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17815: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17816: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17817: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17818: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_17819: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17820: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_17821: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_17822: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17823: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17824: MemData = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_17825: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17826: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17827: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17828: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_17829: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17830: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17831: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17832: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Empty
rule_17833: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17834: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17835: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Empty
rule_17836: MemData = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_17837: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17838: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_17839: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17840: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_17841: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17842: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17843: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_17844: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_17845: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_17846: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17847: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17848: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17849: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17850: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_17851: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_17852: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17853: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_17854: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17855: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_17856: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17857: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17858: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17859: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17860: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_17861: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17862: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17863: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17864: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17865: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17866: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_17867: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_17868: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17869: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17870: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_17871: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17872: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17873: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_17874: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_17875: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_17876: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_17877: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17878: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_17879: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17880: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17881: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_17882: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17883: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17884: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17885: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17886: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17887: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_17888: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_17889: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_17890: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17891: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17892: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17893: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17894: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17895: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17896: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_17897: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17898: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17899: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17900: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17901: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17902: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17903: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_17904: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_17905: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17906: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_17907: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17908: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17909: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_17910: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17911: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17912: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_17913: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_17914: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17915: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_17916: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17917: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17918: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17919: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_17920: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17921: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17922: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17923: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_17924: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_17925: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17926: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17927: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_17928: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17929: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17930: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17931: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17932: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17933: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_17934: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17935: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17936: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17937: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17938: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_17939: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17940: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_17941: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17942: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17943: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17944: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17945: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17946: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17947: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_17948: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17949: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17950: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_17951: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_17952: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17953: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17954: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17955: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17956: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_17957: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_17958: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17959: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17960: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17961: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17962: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17963: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_17964: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_17965: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_17966: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17967: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17968: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
rule_17969: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_17970: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_17971: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17972: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17973: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17974: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_17975: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_17976: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17977: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17978: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17979: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_17980: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17981: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17982: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17983: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17984: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17985: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17986: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17987: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17988: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_17989: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17990: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17991: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17992: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17993: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17994: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_17995: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17996: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17997: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17998: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17999: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18000: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_18001: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_18002: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
rule_18003: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_18004: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_18005: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_18006: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_18007: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_18008: MemData = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18009: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_18010: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18011: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_18012: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18013: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_18014: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_18015: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_18016: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_18017: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18018: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18019: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_18020: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_18021: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18022: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_18023: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_18024: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18025: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_18026: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18027: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18028: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_18029: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_18030: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_18031: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_18032: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_18033: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_18034: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18035: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_18036: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_18037: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_18038: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_18039: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_18040: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18041: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18042: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18043: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18044: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18045: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18046: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18047: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18048: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18049: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18050: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18051: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18052: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18053: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18054: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18055: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_18056: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18057: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18058: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18059: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18060: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_18061: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_18062: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18063: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_18064: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_18065: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_18066: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_18067: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18068: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_18069: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18070: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18071: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18072: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18073: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18074: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18075: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18076: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18077: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18078: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18079: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18080: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18081: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18082: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18083: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != Empty
rule_18084: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != Empty
rule_18085: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18086: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_18087: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_18088: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_18089: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18090: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_18091: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18092: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18093: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_18094: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18095: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_18096: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18097: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_18098: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = true
rule_18099: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18100: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18101: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_18102: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18103: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_18104: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_18105: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18106: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_18107: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_18108: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18109: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18110: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18111: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18112: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18113: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18114: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18115: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_18116: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18117: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_18118: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18119: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18120: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_18121: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18122: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_18123: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_18124: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_18125: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18126: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_18127: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18128: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_18129: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_18130: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_18131: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18132: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_18133: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18134: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18135: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18136: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_18137: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18138: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18139: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18140: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18141: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18142: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18143: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18144: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18145: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18146: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_18147: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18148: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18149: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_18150: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18151: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_18152: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18153: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18154: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_18155: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18156: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18157: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18158: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_18159: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18160: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_18161: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18162: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18163: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_18164: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18165: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_18166: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18167: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18168: InvSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18169: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18170: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18171: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18172: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18173: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_18174: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_18175: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18176: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18177: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_18178: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_18179: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18180: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_18181: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_18182: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_18183: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_18184: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_18185: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18186: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_18187: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18188: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18189: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18190: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18191: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18192: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18193: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_18194: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18195: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18196: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_18197: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_18198: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_18199: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_18200: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_18201: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_18202: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_18203: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18204: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_18205: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_18206: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18207: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18208: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_18209: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18210: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_18211: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_18212: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_18213: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_18214: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_18215: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_18216: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_18217: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18218: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_18219: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18220: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18221: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_18222: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18223: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18224: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18225: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18226: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18227: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18228: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_18229: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_18230: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18231: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_18232: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_18233: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_18234: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18235: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_18236: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_18237: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18238: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18239: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18240: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18241: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != I
rule_18242: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_18243: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_18244: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_18245: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18246: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18247: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_18248: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_18249: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18250: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_18251: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18252: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18253: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18254: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != I
rule_18255: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_1].State != I
rule_18256: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_18257: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_18258: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State != I
rule_18259: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18260: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_18261: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_18262: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_18263: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_18264: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_18265: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18266: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18267: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != I
rule_18268: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_18269: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18270: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18271: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18272: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18273: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18274: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != I
rule_18275: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18276: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != I
rule_18277: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18278: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18279: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_18280: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18281: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_18282: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18283: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18284: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18285: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18286: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18287: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18288: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18289: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18290: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18291: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18292: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18293: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_18294: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18295: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18296: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_18297: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18298: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_18299: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != I
rule_18300: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18301: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != I
rule_18302: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18303: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_18304: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18305: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].State = E
rule_18306: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18307: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].State != I
rule_18308: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_1].State = S
rule_18309: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
rule_18310: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18311: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_18312: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_18313: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_18314: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != I
rule_18315: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_18316: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18317: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18318: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18319: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_18320: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18321: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18322: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18323: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_18324: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18325: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_18326: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_18327: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_18328: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18329: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_18330: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18331: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18332: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18333: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_18334: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18335: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_18336: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18337: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18338: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_18339: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_18340: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_18341: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_18342: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_18343: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18344: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_18345: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_18346: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_18347: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18348: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_18349: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18350: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18351: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_18352: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_18353: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18354: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_18355: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_18356: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_18357: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_18358: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_18359: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_18360: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18361: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_18362: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_18363: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_18364: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_18365: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18366: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_18367: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_18368: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18369: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_18370: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18371: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_18372: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_18373: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_18374: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_18375: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18376: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_18377: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18378: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18379: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_18380: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_18381: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_18382: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_18383: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_18384: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_18385: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_18386: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_18387: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18388: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_18389: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_18390: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_18391: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_18392: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_18393: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_18394: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_18395: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18396: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_18397: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18398: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18399: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_18400: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18401: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18402: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_18403: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18404: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18405: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18406: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18407: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18408: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_18409: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_18410: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18411: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_18412: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18413: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18414: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18415: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18416: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18417: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_18418: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18419: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18420: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_18421: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18422: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18423: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18424: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_18425: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18426: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_18427: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_18428: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_18429: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_18430: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_18431: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18432: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18433: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18434: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18435: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18436: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_18437: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_18438: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18439: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_18440: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18441: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18442: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_18443: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
rule_18444: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18445: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_18446: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_18447: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18448: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_18449: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18450: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18451: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_18452: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18453: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_18454: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18455: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18456: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18457: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_18458: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18459: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_18460: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18461: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18462: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18463: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18464: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18465: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_18466: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18467: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18468: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18469: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18470: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18471: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_18472: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18473: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18474: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18475: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18476: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18477: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18478: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18479: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18480: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18481: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_18482: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18483: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_18484: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18485: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18486: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18487: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18488: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18489: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_18490: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18491: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18492: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18493: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18494: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18495: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_18496: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_18497: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_18498: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_18499: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18500: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18501: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18502: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18503: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18504: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18505: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18506: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18507: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18508: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18509: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18510: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18511: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_18512: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18513: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_18514: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18515: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18516: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18517: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18518: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18519: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18520: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18521: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18522: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18523: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18524: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18525: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18526: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18527: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18528: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18529: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18530: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18531: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_18532: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18533: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18534: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18535: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18536: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18537: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18538: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18539: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_18540: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18541: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18542: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18543: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_18544: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18545: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18546: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18547: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18548: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_18549: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18550: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18551: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18552: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18553: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_18554: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_18555: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18556: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18557: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18558: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18559: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18560: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18561: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18562: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_18563: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_18564: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18565: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18566: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_18567: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18568: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18569: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18570: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18571: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18572: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_18573: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_18574: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18575: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18576: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_18577: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18578: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18579: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_18580: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18581: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18582: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_18583: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_18584: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_18585: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_18586: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_18587: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_18588: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_18589: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_18590: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_18591: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_18592: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_18593: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_18594: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18595: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_18596: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18597: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18598: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18599: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_18600: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18601: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18602: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18603: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18604: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_18605: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18606: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18607: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18608: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18609: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18610: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18611: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_18612: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18613: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_18614: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18615: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18616: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_18617: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18618: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18619: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18620: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18621: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_18622: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18623: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18624: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18625: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18626: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18627: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18628: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18629: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18630: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_18631: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_18632: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18633: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_18634: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_18635: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_18636: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_18637: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18638: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18639: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18640: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18641: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18642: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_18643: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18644: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18645: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18646: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18647: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18648: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18649: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18650: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18651: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_18652: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_18653: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_18654: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18655: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18656: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18657: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_18658: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18659: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_18660: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18661: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18662: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18663: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_18664: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_18665: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18666: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_18667: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18668: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18669: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_18670: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18671: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_18672: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_18673: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18674: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18675: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18676: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18677: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18678: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18679: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18680: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_18681: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_18682: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_18683: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_18684: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_18685: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_18686: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_18687: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_18688: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_18689: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18690: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18691: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18692: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_18693: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_18694: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18695: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18696: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18697: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18698: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18699: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18700: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_18701: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_18702: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_18703: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_18704: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18705: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_18706: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18707: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_18708: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_18709: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_18710: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_18711: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18712: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18713: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18714: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_18715: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18716: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18717: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18718: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_18719: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_18720: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_18721: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18722: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_18723: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_18724: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_18725: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18726: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_18727: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18728: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18729: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_18730: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18731: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18732: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18733: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_18734: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_18735: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18736: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18737: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18738: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18739: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_18740: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18741: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_18742: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18743: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18744: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18745: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_18746: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18747: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18748: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18749: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18750: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_18751: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18752: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18753: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_18754: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_18755: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_18756: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_18757: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18758: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_18759: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18760: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_18761: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18762: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18763: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18764: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18765: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18766: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_18767: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18768: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_18769: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_18770: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_18771: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_18772: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18773: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_18774: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_18775: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18776: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18777: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_18778: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_18779: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_18780: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_18781: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_18782: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_18783: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_18784: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18785: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18786: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18787: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_18788: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_18789: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18790: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_18791: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_18792: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_18793: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18794: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_18795: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_18796: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18797: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18798: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_18799: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_18800: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_18801: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_18802: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18803: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_18804: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18805: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_18806: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18807: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_18808: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18809: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_18810: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18811: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_18812: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18813: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18814: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_18815: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_18816: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_18817: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18818: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18819: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18820: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_18821: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18822: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18823: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18824: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18825: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18826: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18827: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18828: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_18829: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_18830: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_18831: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_18832: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_18833: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_18834: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_18835: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_18836: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_18837: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18838: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18839: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_18840: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_18841: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18842: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_18843: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18844: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_18845: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_18846: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18847: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_18848: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18849: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18850: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18851: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18852: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_18853: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18854: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_18855: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_18856: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_18857: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_18858: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18859: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_18860: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_18861: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_18862: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_18863: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_18864: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_18865: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18866: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18867: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_18868: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18869: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_18870: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_18871: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18872: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_18873: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18874: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18875: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18876: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_18877: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_18878: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_18879: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18880: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18881: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18882: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_18883: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_18884: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_18885: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_18886: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18887: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18888: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_18889: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_18890: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18891: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_18892: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_18893: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18894: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_18895: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_18896: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18897: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18898: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18899: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_18900: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18901: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_18902: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18903: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_18904: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18905: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_18906: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18907: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18908: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_18909: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_18910: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18911: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_18912: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_18913: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_18914: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18915: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18916: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_18917: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_18918: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18919: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18920: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_18921: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18922: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_18923: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_18924: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18925: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18926: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18927: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18928: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18929: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18930: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18931: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_18932: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_18933: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18934: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18935: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18936: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_18937: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18938: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_18939: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18940: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18941: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_18942: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18943: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18944: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18945: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_18946: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
rule_18947: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_18948: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_18949: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_18950: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_18951: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_18952: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18953: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18954: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18955: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_18956: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_18957: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
rule_18958: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_18959: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18960: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18961: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_18962: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_18963: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18964: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_18965: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_18966: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18967: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18968: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18969: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18970: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18971: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18972: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_18973: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_18974: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18975: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_18976: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_18977: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18978: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18979: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18980: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_18981: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18982: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18983: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18984: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18985: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18986: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_18987: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18988: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_18989: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18990: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_18991: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18992: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_18993: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18994: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_18995: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18996: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_18997: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18998: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18999: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19000: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19001: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19002: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19003: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_19004: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_19005: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19006: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19007: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19008: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19009: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19010: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19011: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_19012: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19013: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19014: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_19015: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_19016: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19017: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19018: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19019: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19020: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19021: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_19022: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_19023: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State != I
rule_19024: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_19025: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19026: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntS
rule_19027: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_19028: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19029: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19030: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_19031: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19032: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_19033: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_19034: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_19035: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_19036: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_19037: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19038: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19039: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19040: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_19041: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_19042: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_19043: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_19044: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_19045: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19046: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19047: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19048: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_19049: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_19050: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19051: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_19052: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_19053: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_19054: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_19055: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19056: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_19057: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19058: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_19059: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19060: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19061: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19062: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_19063: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_19064: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_19065: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_19066: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
rule_19067: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19068: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != I
rule_19069: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19070: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_19071: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_19072: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_19073: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_19074: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_19075: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_19076: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19077: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_19078: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_19079: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19080: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_19081: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19082: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_19083: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_19084: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19085: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_19086: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19087: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_19088: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19089: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_19090: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19091: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_19092: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19093: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19094: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19095: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_19096: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_19097: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_19098: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19099: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19100: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19101: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_19102: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19103: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19104: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19105: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19106: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19107: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19108: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19109: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_19110: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_19111: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_19112: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_19113: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_19114: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_19115: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_19116: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_19117: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_19118: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19119: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19120: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19121: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_19122: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19123: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19124: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19125: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19126: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19127: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_19128: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_19129: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19130: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19131: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19132: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19133: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_19134: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19135: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19136: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_19137: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_19138: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19139: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19140: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_19141: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_19142: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19143: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19144: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_19145: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_19146: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19147: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19148: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_19149: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19150: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19151: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_19152: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19153: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_19154: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19155: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19156: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19157: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19158: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_19159: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_19160: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_19161: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19162: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19163: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19164: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_19165: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_19166: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_19167: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19168: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19169: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_19170: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_19171: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19172: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_19173: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_19174: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19175: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_19176: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_19177: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_19178: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19179: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_19180: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_19181: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19182: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_19183: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19184: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_19185: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19186: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19187: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19188: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19189: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19190: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19191: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19192: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_19193: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_19194: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_19195: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_19196: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19197: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19198: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19199: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_19200: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_19201: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19202: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19203: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19204: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19205: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19206: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_19207: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_19208: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19209: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_19210: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19211: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_19212: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_19213: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19214: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_19215: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_19216: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_19217: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_19218: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19219: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19220: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19221: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_19222: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19223: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19224: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19225: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_19226: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_19227: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_19228: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19229: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19230: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_19231: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_19232: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19233: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_19234: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19235: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19236: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_19237: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19238: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19239: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19240: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_19241: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_19242: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_19243: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19244: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19245: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19246: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19247: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19248: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_19249: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19250: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_19251: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19252: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_19253: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19254: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19255: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19256: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19257: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_19258: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_19259: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19260: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_19261: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_19262: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_19263: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_19264: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19265: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_19266: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19267: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_19268: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19269: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19270: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19271: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19272: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19273: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_19274: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19275: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19276: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19277: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_19278: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19279: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19280: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19281: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_19282: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_19283: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19284: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_19285: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_19286: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_19287: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_19288: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_19289: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_19290: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_19291: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19292: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19293: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19294: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_19295: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_19296: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19297: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_19298: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_19299: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_19300: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19301: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19302: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_19303: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_19304: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19305: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_19306: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_19307: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_19308: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_19309: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19310: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_19311: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_19312: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_19313: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_19314: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_19315: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_19316: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_19317: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_19318: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19319: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19320: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19321: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19322: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19323: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_19324: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19325: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19326: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_19327: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19328: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_19329: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19330: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_19331: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19332: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19333: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19334: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19335: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19336: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19337: InvSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19338: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19339: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19340: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19341: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19342: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_19343: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_19344: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_19345: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19346: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19347: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19348: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19349: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19350: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19351: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_19352: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19353: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19354: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19355: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_19356: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19357: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19358: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19359: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19360: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19361: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19362: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19363: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_19364: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_19365: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_19366: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_19367: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19368: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19369: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19370: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_19371: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19372: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19373: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19374: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_19375: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19376: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19377: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19378: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_19379: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19380: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_19381: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19382: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19383: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19384: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19385: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19386: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19387: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_19388: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19389: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_19390: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19391: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19392: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_19393: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19394: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19395: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19396: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19397: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19398: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_19399: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19400: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19401: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_19402: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19403: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_19404: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_19405: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19406: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_19407: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19408: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_19409: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19410: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_19411: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19412: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_19413: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_19414: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19415: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19416: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_19417: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_19418: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_19419: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19420: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_19421: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_19422: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19423: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19424: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19425: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19426: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19427: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_19428: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_19429: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_19430: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_19431: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_19432: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19433: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19434: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19435: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19436: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19437: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19438: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_19439: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_19440: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_19441: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19442: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19443: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19444: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_19445: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19446: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_19447: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19448: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_19449: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_19450: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_19451: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_19452: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_19453: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_19454: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_19455: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_19456: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_19457: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_19458: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19459: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_19460: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19461: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_19462: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_19463: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_19464: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_19465: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_19466: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19467: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_19468: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19469: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_19470: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_19471: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19472: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19473: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_19474: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_19475: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_2].State != I
rule_19476: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
rule_19477: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_2].State != S
rule_19478: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19479: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_19480: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19481: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19482: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19483: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19484: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_19485: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_19486: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_19487: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19488: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_19489: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19490: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19491: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_19492: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_19493: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19494: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_19495: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19496: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_19497: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19498: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_19499: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19500: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_19501: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_19502: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19503: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19504: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_19505: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19506: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19507: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19508: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19509: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19510: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_19511: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19512: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_19513: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19514: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19515: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19516: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_19517: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19518: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19519: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19520: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19521: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19522: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19523: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19524: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19525: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19526: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_19527: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_19528: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19529: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19530: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19531: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19532: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19533: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_19534: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_19535: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19536: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19537: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_19538: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19539: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19540: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_19541: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19542: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19543: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19544: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_19545: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19546: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_19547: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19548: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_19549: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19550: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_19551: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19552: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19553: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != I
rule_19554: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19555: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19556: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19557: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19558: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19559: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19560: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_19561: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_19562: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19563: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_19564: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19565: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19566: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19567: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_19568: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19569: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19570: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19571: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19572: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19573: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19574: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_19575: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19576: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19577: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19578: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19579: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19580: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19581: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19582: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19583: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19584: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19585: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19586: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19587: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19588: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19589: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19590: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19591: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19592: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19593: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19594: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19595: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19596: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19597: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19598: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19599: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19600: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19601: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19602: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19603: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19604: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19605: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19606: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19607: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19608: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19609: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19610: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19611: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19612: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19613: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19614: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19615: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19616: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19617: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19618: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19619: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19620: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19621: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19622: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19623: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19624: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19625: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19626: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19627: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19628: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19629: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19630: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_19631: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19632: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19633: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_19634: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19635: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_19636: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19637: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19638: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19639: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19640: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19641: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19642: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19643: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19644: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19645: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19646: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_19647: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_19648: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
rule_19649: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_19650: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19651: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19652: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_19653: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19654: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_19655: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_19656: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_19657: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_19658: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_19659: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_19660: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_19661: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_19662: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19663: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19664: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_19665: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19666: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19667: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_19668: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
rule_19669: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19670: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_19671: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != I
rule_19672: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19673: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_19674: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_19675: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_19676: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_19677: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19678: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_19679: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_19680: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19681: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_19682: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_19683: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19684: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19685: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19686: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19687: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19688: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19689: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19690: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19691: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19692: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_19693: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19694: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19695: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19696: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19697: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19698: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19699: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_19700: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19701: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19702: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19703: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19704: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19705: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19706: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19707: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19708: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19709: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19710: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19711: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19712: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19713: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19714: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_19715: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19716: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19717: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19718: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19719: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19720: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19721: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19722: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19723: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_19724: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19725: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19726: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19727: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19728: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19729: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19730: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19731: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19732: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_19733: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_19734: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19735: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19736: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19737: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_19738: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19739: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_19740: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19741: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_19742: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19743: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_19744: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19745: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19746: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19747: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19748: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19749: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19750: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19751: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19752: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_19753: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_19754: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19755: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19756: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_19757: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19758: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19759: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19760: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_19761: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19762: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_19763: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_19764: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_19765: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19766: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19767: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19768: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_19769: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_19770: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_19771: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19772: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_19773: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19774: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_19775: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_19776: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19777: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_19778: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19779: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_19780: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19781: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19782: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_19783: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19784: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_19785: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_19786: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_19787: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19788: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19789: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19790: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_19791: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19792: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_19793: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19794: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19795: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_19796: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19797: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_19798: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19799: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_19800: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_19801: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_19802: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_19803: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_19804: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19805: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_19806: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19807: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19808: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_19809: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != Empty
rule_19810: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != Empty
rule_19811: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19812: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_19813: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_19814: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19815: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19816: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_19817: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19818: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19819: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_19820: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19821: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_19822: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19823: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_19824: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = true
rule_19825: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_19826: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19827: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_19828: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19829: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_19830: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_19831: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19832: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_19833: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_19834: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19835: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19836: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19837: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19838: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19839: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19840: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19841: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19842: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19843: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_19844: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19845: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19846: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_19847: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19848: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19849: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_19850: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19851: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19852: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_19853: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_19854: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19855: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19856: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_19857: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_19858: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_19859: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19860: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19861: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_19862: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19863: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_19864: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19865: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19866: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19867: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_19868: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_19869: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19870: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19871: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19872: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19873: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19874: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_19875: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19876: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19877: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_19878: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19879: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_19880: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19881: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19882: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19883: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19884: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_19885: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19886: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19887: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_19888: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_19889: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19890: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19891: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19892: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19893: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19894: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_19895: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19896: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19897: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_19898: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19899: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19900: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_19901: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_19902: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_19903: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19904: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_19905: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19906: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_19907: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19908: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_19909: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_19910: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_19911: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_19912: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_19913: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_19914: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19915: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19916: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19917: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19918: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19919: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19920: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_19921: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19922: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19923: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_19924: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_19925: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19926: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19927: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19928: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19929: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19930: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_19931: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19932: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19933: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19934: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_19935: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19936: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19937: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_19938: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19939: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19940: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19941: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_19942: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19943: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19944: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19945: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19946: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_19947: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19948: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19949: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_19950: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19951: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19952: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19953: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_19954: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19955: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_19956: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_19957: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_19958: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_19959: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_19960: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19961: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19962: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19963: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_19964: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19965: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_19966: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19967: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19968: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_19969: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19970: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19971: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19972: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_19973: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19974: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19975: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19976: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19977: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_19978: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_19979: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_19980: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19981: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19982: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19983: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19984: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19985: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_19986: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19987: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19988: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqE
rule_19989: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19990: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19991: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19992: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_19993: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19994: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_19995: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_19996: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_19997: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_19998: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_19999: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20000: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_20001: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20002: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20003: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_20004: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20005: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_20006: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_20007: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_20008: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_20009: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_20010: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_20011: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_20012: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_20013: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_20014: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_20015: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20016: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20017: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20018: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_20019: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_20020: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20021: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20022: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_20023: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20024: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20025: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20026: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_20027: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20028: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20029: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20030: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd = Empty
rule_20031: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20032: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_20033: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd = Empty
rule_20034: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20035: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20036: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_20037: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20038: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_20039: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_20040: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_20041: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20042: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_20043: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_20044: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_20045: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20046: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20047: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20048: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20049: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20050: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20051: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20052: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20053: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_20054: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_20055: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20056: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_20057: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_20058: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20059: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20060: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_20061: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20062: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20063: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20064: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_20065: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20066: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_20067: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_20068: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_20069: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20070: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20071: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_20072: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_20073: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_20074: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20075: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20076: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20077: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20078: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20079: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20080: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_20081: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_20082: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20083: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_20084: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20085: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20086: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20087: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_20088: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20089: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20090: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20091: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20092: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20093: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20094: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20095: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20096: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20097: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20098: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20099: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20100: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20101: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20102: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_20103: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20104: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20105: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20106: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20107: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20108: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20109: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_20110: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20111: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20112: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqE
rule_20113: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20114: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20115: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_20116: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_20117: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20118: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20119: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20120: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20121: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20122: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_20123: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_20124: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20125: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20126: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_20127: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_20128: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20129: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_20130: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20131: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_20132: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20133: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_20134: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_20135: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_20136: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_20137: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_20138: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_20139: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20140: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_20141: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_20142: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_20143: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20144: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20145: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20146: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20147: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20148: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_20149: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20150: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20151: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_20152: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20153: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20154: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_20155: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_20156: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20157: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20158: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_20159: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_20160: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_20161: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_20162: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_20163: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_20164: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_20165: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_20166: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_20167: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20168: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20169: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20170: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20171: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20172: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20173: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_20174: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20175: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_20176: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20177: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20178: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20179: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20180: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20181: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20182: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_20183: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_20184: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20185: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_20186: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_20187: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20188: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_20189: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_20190: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20191: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_20192: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_20193: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_20194: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_20195: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_20196: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_20197: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_20198: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_20199: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_20200: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_20201: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_20202: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20203: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20204: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20205: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20206: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20207: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_20208: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_20209: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20210: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20211: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20212: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20213: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_20214: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_20215: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_20216: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_20217: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20218: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20219: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_20220: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20221: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20222: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20223: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20224: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20225: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_20226: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20227: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_20228: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_20229: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_20230: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20231: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_20232: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20233: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_20234: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_20235: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_20236: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_20237: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20238: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_20239: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_20240: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20241: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_20242: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_20243: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_20244: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_20245: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20246: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20247: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_20248: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20249: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_20250: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20251: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_20252: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20253: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20254: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20255: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20256: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_20257: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_20258: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20259: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_20260: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_20261: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_20262: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_20263: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20264: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20265: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_20266: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_20267: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_20268: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_20269: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20270: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_20271: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_20272: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_20273: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20274: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_20275: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20276: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20277: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20278: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20279: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20280: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20281: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20282: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_20283: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_20284: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_20285: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_20286: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_20287: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_20288: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_20289: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20290: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
rule_20291: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20292: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_20293: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20294: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20295: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_20296: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_20297: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20298: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_20299: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_20300: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20301: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20302: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_20303: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20304: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_20305: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_20306: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20307: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20308: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20309: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20310: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20311: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20312: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_20313: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_20314: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20315: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_20316: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20317: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20318: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_20319: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20320: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20321: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20322: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20323: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20324: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_20325: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_20326: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20327: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_20328: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_20329: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_20330: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_20331: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20332: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20333: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_20334: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_20335: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20336: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_20337: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_20338: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20339: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20340: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20341: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20342: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_20343: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20344: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_20345: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20346: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_20347: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20348: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_20349: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20350: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20351: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20352: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20353: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_20354: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20355: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20356: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20357: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20358: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20359: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20360: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20361: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20362: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20363: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20364: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20365: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20366: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_20367: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_20368: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_20369: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_20370: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_20371: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_20372: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20373: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_20374: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20375: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_20376: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20377: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_20378: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20379: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_20380: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_20381: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20382: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20383: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20384: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_20385: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20386: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20387: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20388: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20389: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20390: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20391: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20392: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20393: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20394: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20395: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_20396: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20397: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_20398: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20399: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_20400: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20401: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20402: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_20403: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20404: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20405: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20406: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20407: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_20408: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20409: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20410: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20411: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_20412: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20413: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20414: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_20415: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20416: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_20417: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20418: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_20419: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_20420: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_20421: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_20422: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20423: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_20424: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_20425: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_20426: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20427: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20428: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20429: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20430: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20431: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20432: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_20433: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20434: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20435: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_20436: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20437: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20438: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20439: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20440: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20441: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20442: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20443: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_20444: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20445: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20446: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_20447: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_20448: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_20449: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_20450: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_20451: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20452: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20453: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20454: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_20455: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_20456: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20457: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20458: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != I
rule_20459: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20460: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != I
rule_20461: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_20462: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20463: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20464: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_20465: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_20466: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_20467: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20468: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20469: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20470: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_20471: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_20472: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20473: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_20474: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20475: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20476: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_20477: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20478: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_20479: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_20480: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20481: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_20482: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20483: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20484: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20485: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20486: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20487: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20488: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20489: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20490: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_20491: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != I
rule_20492: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20493: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_20494: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20495: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_20496: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_20497: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_20498: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_20499: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20500: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_20501: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20502: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20503: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != I
rule_20504: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20505: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20506: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_20507: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_20508: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_20509: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_20510: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_20511: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_20512: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20513: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20514: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20515: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_20516: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_20517: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20518: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20519: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20520: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20521: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20522: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20523: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_20524: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != I
rule_20525: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20526: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_20527: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != I
rule_20528: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_20529: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20530: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20531: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_20532: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20533: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_20534: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_20535: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20536: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20537: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20538: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_20539: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_20540: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20541: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_20542: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_20543: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20544: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_20545: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20546: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20547: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20548: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_20549: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_20550: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_20551: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20552: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_20553: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20554: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_20555: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20556: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20557: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_20558: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20559: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20560: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20561: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20562: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20563: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20564: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20565: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20566: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_20567: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_20568: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20569: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_20570: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_20571: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_20572: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Empty
rule_20573: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_20574: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20575: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_20576: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20577: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_20578: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_20579: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_20580: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_20581: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_20582: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20583: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_20584: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_20585: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_20586: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_20587: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_20588: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_20589: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_20590: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_20591: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_20592: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_20593: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_20594: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_20595: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_20596: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_20597: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_20598: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_20599: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_20600: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_20601: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
rule_20602: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20603: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_20604: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_20605: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_20606: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20607: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20608: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20609: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20610: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20611: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20612: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20613: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20614: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20615: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20616: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20617: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_20618: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_20619: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_20620: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20621: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_20622: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20623: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20624: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_20625: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_20626: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_20627: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20628: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20629: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20630: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20631: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20632: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20633: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_20634: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_20635: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_20636: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_20637: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20638: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_20639: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20640: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_20641: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20642: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20643: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20644: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_20645: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20646: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20647: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20648: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_20649: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20650: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20651: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20652: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20653: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20654: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20655: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_20656: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_20657: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20658: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20659: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_20660: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20661: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20662: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqE
rule_20663: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20664: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_20665: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_20666: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_20667: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20668: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20669: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20670: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20671: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_20672: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20673: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20674: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20675: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20676: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20677: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20678: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20679: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20680: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20681: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_20682: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20683: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20684: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20685: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20686: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20687: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20688: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_20689: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20690: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_20691: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_20692: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_20693: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_20694: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_20695: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20696: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_20697: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20698: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20699: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20700: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20701: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20702: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20703: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20704: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_20705: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20706: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20707: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20708: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_20709: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20710: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20711: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20712: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20713: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20714: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20715: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20716: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20717: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_20718: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_20719: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20720: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20721: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20722: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20723: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_20724: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20725: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20726: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20727: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20728: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20729: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20730: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20731: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20732: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20733: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_20734: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20735: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20736: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_20737: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_20738: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_20739: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20740: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_20741: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20742: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20743: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_20744: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20745: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20746: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20747: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_20748: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20749: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20750: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20751: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20752: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20753: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_20754: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20755: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20756: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20757: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_20758: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20759: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20760: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20761: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_20762: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_20763: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20764: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_20765: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20766: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_20767: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_20768: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_20769: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20770: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20771: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20772: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20773: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_20774: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20775: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20776: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20777: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_20778: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20779: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20780: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20781: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20782: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20783: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20784: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20785: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20786: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20787: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20788: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20789: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20790: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20791: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20792: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20793: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20794: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20795: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20796: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20797: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20798: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20799: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20800: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20801: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20802: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20803: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20804: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20805: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20806: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20807: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20808: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20809: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_20810: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20811: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20812: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20813: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20814: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20815: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20816: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_20817: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20818: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_20819: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20820: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20821: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_20822: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20823: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_20824: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20825: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20826: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20827: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20828: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20829: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20830: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20831: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_20832: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20833: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20834: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20835: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20836: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20837: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20838: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20839: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_20840: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20841: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20842: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20843: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20844: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20845: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20846: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20847: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_20848: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20849: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20850: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20851: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_20852: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_20853: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_20854: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_20855: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20856: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_20857: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20858: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20859: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20860: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20861: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20862: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_20863: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20864: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20865: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20866: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20867: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20868: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20869: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_20870: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_20871: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_20872: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_20873: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_20874: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_20875: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_20876: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20877: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_20878: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20879: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20880: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_20881: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_20882: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20883: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20884: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_20885: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20886: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_20887: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20888: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20889: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20890: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_20891: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20892: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20893: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20894: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20895: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20896: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_20897: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20898: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_20899: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20900: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20901: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20902: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20903: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20904: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_20905: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_20906: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_20907: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_20908: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_20909: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_20910: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_20911: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20912: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_20913: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_20914: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_20915: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_20916: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20917: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_20918: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_20919: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_20920: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_20921: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20922: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_20923: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_20924: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20925: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_20926: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_20927: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_20928: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20929: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20930: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20931: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20932: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_20933: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_20934: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20935: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20936: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20937: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_20938: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20939: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20940: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20941: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20942: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_20943: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_20944: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20945: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20946: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_20947: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_20948: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_20949: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20950: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_20951: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_20952: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_20953: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_20954: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20955: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20956: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20957: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20958: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20959: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20960: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_20961: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_20962: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_20963: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_20964: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_20965: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_20966: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_20967: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20968: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20969: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_20970: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_20971: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_20972: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20973: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20974: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_20975: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_20976: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_20977: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20978: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20979: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_20980: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20981: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_20982: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_20983: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20984: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_20985: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20986: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_20987: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20988: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_20989: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20990: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20991: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_20992: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20993: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_20994: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20995: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20996: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_20997: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20998: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20999: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21000: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21001: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_21002: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21003: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21004: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21005: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21006: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_21007: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_21008: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_21009: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21010: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21011: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21012: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21013: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21014: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21015: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21016: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_21017: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21018: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_21019: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21020: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21021: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_21022: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21023: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_21024: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21025: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21026: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_21027: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_21028: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_21029: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21030: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21031: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_21032: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21033: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_21034: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_21035: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_21036: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21037: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_21038: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21039: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21040: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_21041: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_21042: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_21043: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_21044: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21045: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21046: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21047: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21048: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_21049: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21050: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_21051: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_21052: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21053: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_21054: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_21055: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_21056: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21057: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_21058: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_21059: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_21060: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21061: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21062: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_21063: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21064: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_21065: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21066: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21067: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21068: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21069: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21070: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21071: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_21072: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_21073: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_21074: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21075: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21076: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21077: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_21078: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21079: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21080: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_21081: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_21082: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21083: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21084: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21085: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_21086: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21087: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21088: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21089: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21090: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21091: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21092: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_21093: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21094: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_21095: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21096: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_21097: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_21098: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_21099: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_21100: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21101: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21102: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21103: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21104: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21105: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_21106: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21107: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21108: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_21109: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_21110: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21111: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21112: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_21113: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_21114: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21115: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_21116: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_21117: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21118: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21119: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_21120: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_21121: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_21122: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21123: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_21124: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_21125: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21126: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21127: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_21128: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21129: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21130: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21131: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21132: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21133: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_21134: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_21135: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_21136: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_21137: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_21138: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21139: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21140: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_21141: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_21142: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_21143: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_21144: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_21145: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_21146: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21147: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_21148: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_21149: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_21150: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_21151: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_21152: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21153: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21154: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_21155: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_21156: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_21157: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_21158: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_21159: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_21160: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_21161: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21162: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_21163: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_21164: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21165: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_21166: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_21167: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_21168: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_21169: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_21170: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21171: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_21172: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_21173: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_21174: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21175: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_21176: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21177: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21178: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21179: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21180: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21181: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21182: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21183: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21184: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21185: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21186: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21187: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_21188: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21189: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21190: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21191: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21192: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_21193: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21194: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_21195: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21196: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_21197: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21198: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_21199: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21200: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21201: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21202: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21203: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21204: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21205: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21206: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_21207: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21208: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21209: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21210: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21211: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21212: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21213: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_21214: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21215: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_21216: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21217: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21218: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21219: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21220: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_21221: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21222: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21223: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21224: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_21225: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21226: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21227: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21228: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_21229: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21230: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21231: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21232: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21233: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21234: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_21235: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21236: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21237: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_21238: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21239: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21240: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_21241: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_21242: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_21243: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_21244: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21245: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21246: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21247: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21248: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21249: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21250: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21251: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21252: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21253: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21254: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != I
rule_21255: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21256: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21257: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_21258: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21259: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_21260: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_21261: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_21262: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21263: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_21264: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_21265: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Empty
rule_21266: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_21267: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
rule_21268: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21269: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_21270: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Inv
rule_21271: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_21272: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_21273: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21274: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_21275: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_21276: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_21277: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21278: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_21279: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_21280: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_21281: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21282: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21283: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21284: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21285: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21286: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21287: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_21288: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
rule_21289: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_21290: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21291: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_21292: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_21293: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21294: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21295: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21296: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21297: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_21298: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_21299: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_21300: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_21301: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21302: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_21303: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21304: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21305: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_21306: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_21307: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_21308: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21309: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_21310: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21311: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21312: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21313: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_21314: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21315: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21316: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21317: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_21318: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_21319: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_21320: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21321: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21322: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21323: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_21324: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
rule_21325: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21326: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21327: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21328: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21329: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_21330: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21331: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21332: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_21333: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_21334: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_21335: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_21336: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21337: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_21338: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21339: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_21340: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_21341: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_21342: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21343: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_21344: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_21345: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21346: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21347: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21348: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_21349: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21350: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_21351: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21352: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21353: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21354: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21355: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21356: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_21357: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_21358: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_21359: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21360: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21361: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21362: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_21363: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21364: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21365: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_21366: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_21367: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21368: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21369: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21370: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_21371: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21372: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21373: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21374: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21375: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21376: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21377: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_21378: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21379: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_21380: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21381: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_21382: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_21383: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_21384: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_21385: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21386: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21387: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21388: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21389: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21390: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_21391: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21392: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_21393: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_21394: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_21395: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21396: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21397: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_21398: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_21399: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21400: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_21401: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_21402: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21403: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21404: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_21405: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_21406: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_21407: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21408: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_21409: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_21410: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21411: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_21412: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21413: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_21414: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_21415: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_21416: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_21417: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_21418: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_21419: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_21420: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_21421: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21422: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_21423: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_21424: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_21425: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21426: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21427: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21428: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21429: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_21430: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_21431: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_21432: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_21433: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_21434: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21435: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_21436: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_21437: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_21438: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_21439: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_21440: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21441: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21442: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21443: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21444: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_21445: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21446: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_21447: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21448: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21449: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_21450: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21451: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21452: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21453: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21454: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_21455: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21456: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21457: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_21458: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21459: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_21460: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_21461: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_21462: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21463: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21464: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21465: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21466: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21467: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21468: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21469: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_21470: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21471: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_21472: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21473: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21474: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_21475: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21476: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_21477: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_21478: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21479: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_21480: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_21481: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_21482: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21483: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21484: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_21485: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21486: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_21487: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_21488: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_21489: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21490: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_21491: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21492: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21493: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_21494: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_21495: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_21496: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_21497: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21498: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21499: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21500: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21501: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_21502: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_21503: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_21504: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_21505: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_21506: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_21507: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_21508: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_21509: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_21510: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_21511: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_21512: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_21513: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_21514: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_21515: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_21516: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_21517: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_21518: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_21519: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Data = AuxData
rule_21520: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != Empty
rule_21521: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_21522: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_21523: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_21524: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Data = AuxData
rule_21525: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_21526: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_21527: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_21528: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_21529: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_21530: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_21531: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_21532: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_21533: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_21534: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_21535: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_21536: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_21537: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_21538: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21539: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_21540: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_21541: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_21542: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_21543: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_21544: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_21545: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21546: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_21547: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_21548: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21549: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_21550: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21551: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21552: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_21553: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21554: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21555: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21556: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_21557: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21558: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21559: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21560: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21561: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21562: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21563: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != I
rule_21564: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21565: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21566: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_21567: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21568: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21569: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21570: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_21571: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_21572: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_21573: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_21574: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21575: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21576: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_21577: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_21578: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21579: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21580: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21581: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_21582: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21583: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != I
rule_21584: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21585: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21586: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_21587: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21588: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21589: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21590: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21591: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21592: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21593: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21594: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21595: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21596: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21597: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21598: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21599: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21600: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21601: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_21602: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21603: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21604: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21605: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21606: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21607: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21608: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21609: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_21610: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_21611: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_21612: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21613: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21614: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21615: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21616: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21617: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_21618: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21619: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21620: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21621: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_21622: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21623: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21624: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21625: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_21626: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21627: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21628: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21629: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_21630: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21631: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21632: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21633: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21634: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_21635: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21636: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21637: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21638: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_21639: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_21640: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21641: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21642: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_21643: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21644: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21645: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21646: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21647: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21648: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21649: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21650: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21651: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_21652: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21653: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_21654: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21655: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21656: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21657: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21658: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_21659: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21660: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21661: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21662: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_21663: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21664: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_21665: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21666: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21667: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21668: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21669: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21670: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21671: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21672: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21673: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21674: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21675: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21676: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21677: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_21678: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21679: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21680: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21681: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_21682: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21683: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_21684: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21685: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_21686: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21687: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21688: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21689: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21690: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_21691: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_21692: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_21693: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_21694: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_21695: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_21696: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_21697: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_21698: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_21699: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_21700: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_21701: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_21702: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_21703: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_21704: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21705: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_21706: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_21707: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_21708: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_21709: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_21710: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_21711: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21712: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_21713: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_21714: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_21715: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_21716: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_21717: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21718: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_21719: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_21720: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21721: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
rule_21722: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_21723: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21724: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_21725: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_21726: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_21727: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_21728: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_21729: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_21730: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_21731: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_21732: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_21733: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_21734: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_21735: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_21736: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_21737: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_21738: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_21739: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_21740: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_21741: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_21742: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_21743: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_21744: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_21745: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21746: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_21747: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_21748: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_21749: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_21750: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_21751: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_21752: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_21753: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_21754: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_21755: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_21756: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_21757: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_21758: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_21759: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_21760: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_21761: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_21762: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_21763: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_21764: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_21765: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21766: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_21767: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_21768: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_21769: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_21770: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_21771: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_21772: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_21773: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_21774: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_21775: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_21776: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_21777: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_21778: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21779: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_21780: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_21781: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_21782: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_21783: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_21784: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_21785: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_21786: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_21787: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_21788: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21789: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_21790: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_21791: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_21792: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_21793: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_21794: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_21795: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21796: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21797: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_21798: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21799: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21800: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21801: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_21802: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21803: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21804: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_21805: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21806: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_21807: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_21808: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_21809: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_21810: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_21811: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_21812: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_21813: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21814: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_21815: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21816: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_21817: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_21818: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_21819: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21820: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21821: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21822: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21823: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_21824: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21825: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21826: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21827: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21828: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_21829: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21830: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21831: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21832: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_21833: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21834: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_21835: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21836: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21837: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_21838: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_21839: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_21840: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_21841: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_21842: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21843: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21844: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21845: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21846: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21847: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21848: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21849: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21850: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21851: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21852: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21853: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21854: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_21855: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_21856: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21857: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Empty
rule_21858: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_21859: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_21860: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_21861: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21862: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21863: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_21864: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_21865: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21866: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21867: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21868: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21869: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21870: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21871: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21872: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_21873: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_21874: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_21875: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21876: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21877: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21878: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_21879: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21880: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_21881: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21882: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21883: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21884: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21885: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_21886: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21887: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_21888: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_21889: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21890: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21891: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_21892: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21893: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21894: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21895: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21896: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21897: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21898: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21899: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
rule_21900: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21901: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21902: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Chan1[NODE_1].Cmd != ReqE
rule_21903: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21904: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_21905: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_21906: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_21907: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_21908: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_21909: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_21910: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21911: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21912: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21913: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21914: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21915: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21916: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21917: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_21918: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21919: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21920: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21921: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21922: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_21923: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21924: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_21925: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_21926: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21927: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21928: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_21929: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_21930: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21931: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_21932: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_21933: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21934: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21935: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21936: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_21937: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_21938: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21939: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_21940: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21941: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21942: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21943: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21944: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21945: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21946: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21947: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21948: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_21949: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_21950: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21951: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21952: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21953: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21954: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_21955: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_21956: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_21957: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_21958: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_21959: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_21960: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21961: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_21962: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_21963: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_21964: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_21965: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_21966: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_21967: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_21968: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_21969: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_21970: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21971: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21972: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21973: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21974: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_21975: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21976: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_21977: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_21978: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_21979: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21980: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21981: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21982: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_21983: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21984: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21985: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21986: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_21987: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_21988: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_21989: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21990: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_21991: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21992: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21993: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_21994: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21995: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21996: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21997: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21998: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21999: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_22000: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_22001: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_22002: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_22003: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_22004: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22005: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22006: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_22007: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22008: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22009: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22010: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22011: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22012: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_22013: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_22014: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_22015: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22016: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_22017: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22018: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_22019: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22020: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22021: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_22022: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_22023: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22024: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_22025: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22026: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22027: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22028: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_22029: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22030: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22031: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22032: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_22033: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_22034: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_22035: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22036: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_22037: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_22038: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_22039: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_22040: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22041: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22042: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_22043: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22044: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_22045: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_22046: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_22047: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_22048: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_22049: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_22050: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_22051: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_22052: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22053: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22054: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_22055: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_22056: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_22057: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22058: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22059: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_22060: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_22061: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_22062: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
rule_22063: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_22064: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_22065: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22066: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_22067: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22068: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_22069: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22070: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_22071: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22072: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22073: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22074: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_22075: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_22076: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_22077: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22078: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22079: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22080: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22081: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22082: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22083: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22084: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_22085: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_22086: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != I
rule_22087: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_22088: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22089: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22090: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_22091: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_22092: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_22093: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22094: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22095: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_22096: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_22097: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_22098: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_22099: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_22100: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_22101: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_22102: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_22103: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_22104: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22105: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22106: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22107: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22108: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22109: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != I
rule_22110: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_22111: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_22112: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_22113: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
rule_22114: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_22115: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22116: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22117: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_22118: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22119: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22120: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22121: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22122: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_22123: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_22124: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22125: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22126: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_22127: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22128: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_22129: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22130: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_22131: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_22132: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22133: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22134: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22135: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22136: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_22137: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22138: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22139: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_22140: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22141: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22142: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22143: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22144: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22145: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22146: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22147: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_22148: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_22149: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22150: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22151: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_22152: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22153: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22154: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22155: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_22156: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22157: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22158: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22159: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22160: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_22161: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_22162: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_22163: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22164: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_22165: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_22166: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22167: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_22168: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_22169: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22170: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22171: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_22172: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22173: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22174: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_22175: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22176: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_22177: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22178: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_22179: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22180: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_22181: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_22182: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_22183: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_22184: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_22185: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_22186: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_22187: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22188: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_22189: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22190: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_22191: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22192: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22193: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22194: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22195: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22196: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_22197: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_22198: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_22199: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_22200: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22201: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_22202: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_22203: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22204: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_22205: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_22206: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22207: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22208: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22209: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22210: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = S
rule_22211: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22212: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22213: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22214: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22215: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22216: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_22217: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_22218: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22219: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqE
rule_22220: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22221: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22222: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22223: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22224: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22225: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
rule_22226: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22227: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22228: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_22229: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22230: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22231: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_22232: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_22233: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_22234: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22235: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22236: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_22237: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_22238: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22239: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22240: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_22241: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22242: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_22243: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22244: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_22245: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_22246: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_22247: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_22248: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22249: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_22250: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_22251: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_22252: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22253: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_22254: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_22255: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22256: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22257: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22258: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22259: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22260: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22261: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22262: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_22263: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22264: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22265: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_22266: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22267: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_22268: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_22269: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22270: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22271: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_22272: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22273: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22274: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22275: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_22276: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_22277: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_22278: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22279: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22280: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22281: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_22282: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22283: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22284: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22285: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22286: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22287: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_22288: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22289: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != Empty
rule_22290: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22291: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22292: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22293: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != Empty
rule_22294: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22295: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22296: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22297: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22298: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22299: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22300: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_22301: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22302: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22303: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_22304: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_22305: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22306: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_22307: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22308: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_22309: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22310: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22311: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_22312: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_22313: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22314: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_22315: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22316: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22317: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_22318: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22319: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22320: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22321: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22322: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22323: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22324: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22325: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22326: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22327: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22328: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22329: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22330: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_22331: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22332: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22333: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22334: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22335: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_22336: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_22337: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22338: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_22339: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22340: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22341: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_22342: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_22343: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22344: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_22345: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_22346: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_22347: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22348: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22349: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22350: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_22351: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_22352: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_22353: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22354: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22355: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22356: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22357: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22358: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22359: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22360: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_22361: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22362: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22363: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22364: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22365: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_22366: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_22367: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22368: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_22369: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22370: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22371: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_22372: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_22373: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22374: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22375: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22376: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22377: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22378: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_22379: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22380: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22381: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22382: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22383: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22384: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22385: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22386: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22387: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22388: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22389: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22390: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_22391: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22392: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22393: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_22394: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22395: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22396: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22397: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22398: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22399: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22400: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22401: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22402: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22403: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22404: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22405: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_22406: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22407: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22408: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22409: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22410: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_22411: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_22412: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22413: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_22414: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_22415: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_22416: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22417: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22418: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22419: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22420: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_22421: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22422: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22423: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22424: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22425: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22426: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_22427: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_22428: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22429: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22430: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22431: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22432: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_22433: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22434: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22435: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22436: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_22437: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22438: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22439: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_22440: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_22441: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_22442: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_22443: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22444: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22445: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22446: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22447: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22448: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22449: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22450: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22451: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22452: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22453: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22454: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22455: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_22456: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_22457: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_22458: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22459: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_22460: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22461: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_22462: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_22463: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22464: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22465: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_22466: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_22467: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22468: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22469: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_22470: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22471: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22472: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22473: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22474: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_22475: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22476: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_22477: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22478: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22479: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22480: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_22481: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_22482: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22483: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_22484: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22485: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22486: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22487: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22488: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22489: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22490: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22491: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22492: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22493: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22494: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22495: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22496: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22497: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22498: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22499: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22500: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22501: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_22502: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_22503: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_22504: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22505: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22506: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_22507: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22508: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22509: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22510: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22511: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22512: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_22513: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_22514: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22515: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22516: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22517: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_22518: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22519: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_22520: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22521: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22522: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22523: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22524: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22525: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22526: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_22527: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_22528: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_22529: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_22530: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22531: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_22532: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22533: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22534: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22535: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22536: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22537: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22538: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22539: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22540: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22541: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_22542: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_22543: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22544: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_22545: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_22546: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_22547: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22548: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22549: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22550: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_22551: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_22552: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22553: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22554: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22555: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_22556: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22557: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22558: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22559: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22560: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22561: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22562: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22563: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_22564: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22565: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22566: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22567: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22568: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_22569: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_22570: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22571: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22572: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_22573: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22574: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_22575: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_22576: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22577: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22578: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22579: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22580: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22581: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_22582: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22583: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22584: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_22585: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22586: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22587: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22588: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22589: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22590: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22591: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_22592: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_22593: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_22594: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22595: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22596: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_22597: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22598: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_22599: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22600: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22601: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22602: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22603: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22604: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22605: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_22606: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_22607: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22608: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_22609: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22610: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_22611: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22612: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22613: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_22614: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_22615: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_22616: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_22617: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_22618: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_22619: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_22620: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_22621: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22622: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_22623: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_22624: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22625: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_22626: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22627: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_22628: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_22629: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22630: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_22631: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_22632: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_22633: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22634: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_22635: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_22636: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_22637: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_22638: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_22639: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_22640: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22641: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22642: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_22643: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22644: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22645: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22646: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_22647: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_22648: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22649: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_22650: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_22651: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_22652: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_22653: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_22654: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22655: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_22656: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_22657: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22658: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22659: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_22660: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22661: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22662: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22663: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22664: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22665: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_22666: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22667: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_22668: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22669: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_22670: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_22671: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22672: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22673: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_22674: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_22675: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22676: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_22677: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22678: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_22679: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_22680: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22681: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22682: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22683: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22684: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_22685: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22686: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22687: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22688: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22689: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22690: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_22691: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22692: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22693: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22694: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_22695: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22696: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22697: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_22698: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_22699: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_22700: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_22701: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_22702: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22703: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22704: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_22705: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_22706: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22707: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_22708: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_22709: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Data = AuxData
rule_22710: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_22711: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22712: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22713: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22714: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22715: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22716: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_22717: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22718: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd != ReqE
rule_22719: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_22720: MemData = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_22721: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_22722: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_22723: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_22724: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_22725: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22726: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_22727: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22728: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_22729: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22730: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_22731: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22732: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_22733: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_22734: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_22735: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22736: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_22737: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22738: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_22739: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22740: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22741: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22742: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_22743: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_22744: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_22745: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22746: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_22747: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22748: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_22749: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_22750: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_22751: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22752: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22753: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22754: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_22755: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_22756: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_22757: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_22758: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_22759: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22760: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_22761: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_22762: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_22763: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_22764: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_22765: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_22766: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22767: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22768: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22769: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22770: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_22771: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_22772: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = InvAck
rule_22773: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
rule_22774: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22775: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22776: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_22777: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22778: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22779: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22780: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22781: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22782: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22783: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22784: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22785: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22786: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_22787: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_22788: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_22789: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_22790: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_22791: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_22792: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_22793: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22794: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22795: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22796: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22797: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_22798: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22799: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_22800: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_22801: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_22802: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_22803: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_22804: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_22805: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_22806: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_22807: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_22808: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_22809: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_22810: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_22811: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22812: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22813: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22814: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22815: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22816: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_22817: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_22818: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22819: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_22820: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22821: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_22822: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_22823: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_22824: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22825: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_22826: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_22827: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22828: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_22829: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22830: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22831: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_22832: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22833: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22834: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_22835: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_22836: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_22837: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_22838: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22839: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22840: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22841: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22842: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22843: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_22844: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22845: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22846: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22847: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22848: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22849: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22850: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_22851: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22852: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22853: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22854: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_22855: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_22856: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_22857: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_22858: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_22859: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22860: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22861: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22862: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22863: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22864: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_22865: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_22866: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_22867: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22868: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22869: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22870: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22871: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22872: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22873: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22874: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22875: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22876: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22877: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22878: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22879: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_22880: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_22881: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_22882: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_22883: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_22884: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_22885: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_22886: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_22887: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Empty
rule_22888: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_22889: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_22890: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_22891: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_22892: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_22893: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_22894: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_22895: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_22896: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22897: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_22898: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22899: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22900: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22901: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22902: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22903: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22904: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22905: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22906: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22907: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22908: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_22909: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22910: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22911: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22912: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22913: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22914: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22915: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22916: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22917: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22918: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22919: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22920: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22921: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_22922: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_22923: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22924: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22925: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_22926: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22927: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22928: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22929: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != I
rule_22930: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22931: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_22932: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_22933: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_22934: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_22935: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_22936: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_22937: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22938: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_22939: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_22940: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22941: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_22942: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_22943: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_22944: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_22945: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_22946: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_22947: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22948: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22949: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_22950: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_22951: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22952: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_22953: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_22954: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_22955: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22956: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22957: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22958: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_22959: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_22960: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_22961: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_22962: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22963: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22964: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22965: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22966: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_22967: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != I
rule_22968: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = S
rule_22969: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_22970: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22971: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22972: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22973: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22974: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22975: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_22976: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_22977: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_22978: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22979: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != ReqE
rule_22980: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_22981: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_22982: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_22983: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_22984: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_22985: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_22986: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_22987: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_22988: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_22989: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_22990: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_22991: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_22992: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_22993: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_22994: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_22995: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_22996: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_22997: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_22998: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_22999: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23000: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23001: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_23002: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_23003: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23004: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_23005: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23006: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23007: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_23008: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_23009: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23010: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_23011: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23012: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_23013: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_23014: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_23015: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_23016: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_23017: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_23018: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_23019: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_23020: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23021: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_23022: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23023: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23024: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23025: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_23026: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_23027: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_23028: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_23029: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23030: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23031: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23032: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23033: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23034: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23035: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23036: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23037: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23038: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23039: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_23040: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_23041: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_23042: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23043: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != Empty
rule_23044: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23045: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23046: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_23047: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_23048: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_23049: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23050: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23051: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_23052: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_23053: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23054: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23055: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Empty
rule_23056: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_23057: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_23058: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23059: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23060: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_23061: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23062: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_23063: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_23064: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23065: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != Empty
rule_23066: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_23067: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_23068: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23069: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23070: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23071: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23072: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23073: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_23074: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23075: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_23076: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23077: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_23078: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_23079: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23080: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23081: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_23082: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
rule_23083: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23084: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_23085: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23086: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23087: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23088: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_23089: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23090: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23091: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_23092: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23093: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23094: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23095: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23096: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23097: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23098: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_23099: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23100: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_23101: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23102: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_23103: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23104: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23105: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_23106: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23107: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23108: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23109: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23110: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23111: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23112: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23113: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23114: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23115: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23116: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23117: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_23118: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23119: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23120: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23121: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23122: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23123: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23124: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23125: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_23126: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23127: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_23128: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23129: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_23130: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23131: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_23132: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23133: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23134: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23135: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_23136: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_23137: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_23138: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23139: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_23140: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23141: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23142: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23143: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_23144: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23145: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_23146: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_23147: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23148: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23149: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23150: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23151: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23152: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23153: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23154: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23155: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_23156: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23157: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23158: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23159: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23160: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23161: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23162: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23163: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23164: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_23165: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_23166: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23167: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23168: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_23169: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23170: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_23171: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23172: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23173: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23174: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23175: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23176: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23177: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23178: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23179: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23180: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23181: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23182: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23183: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23184: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23185: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23186: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_23187: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_23188: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23189: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23190: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23191: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23192: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_23193: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23194: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23195: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23196: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23197: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23198: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23199: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23200: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23201: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23202: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23203: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23204: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23205: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23206: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23207: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_23208: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23209: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23210: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23211: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_23212: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_23213: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23214: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23215: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23216: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23217: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23218: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23219: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23220: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23221: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23222: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23223: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23224: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_23225: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23226: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_23227: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23228: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23229: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23230: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23231: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23232: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23233: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23234: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23235: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23236: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_23237: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23238: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23239: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_23240: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23241: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23242: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23243: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23244: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23245: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23246: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23247: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23248: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23249: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23250: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23251: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23252: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23253: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23254: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_23255: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23256: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23257: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23258: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23259: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23260: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23261: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23262: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23263: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23264: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23265: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23266: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23267: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_23268: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23269: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23270: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23271: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23272: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23273: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23274: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23275: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23276: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_23277: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23278: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23279: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23280: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23281: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23282: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23283: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_23284: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23285: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23286: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23287: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23288: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23289: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23290: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23291: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_23292: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23293: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_23294: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23295: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23296: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23297: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23298: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23299: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23300: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23301: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23302: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23303: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23304: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23305: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23306: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23307: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23308: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23309: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_23310: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_23311: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_23312: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23313: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_23314: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23315: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_23316: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23317: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23318: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23319: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_23320: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23321: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23322: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_23323: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_23324: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23325: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_23326: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23327: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_23328: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23329: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_23330: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23331: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23332: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23333: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_23334: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23335: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23336: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23337: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_23338: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_23339: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_23340: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23341: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23342: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23343: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23344: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23345: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23346: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23347: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23348: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23349: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23350: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23351: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23352: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23353: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23354: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23355: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_23356: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23357: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23358: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23359: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23360: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23361: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23362: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23363: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23364: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23365: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23366: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23367: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23368: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23369: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23370: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23371: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_23372: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_23373: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_23374: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_23375: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23376: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_23377: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23378: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23379: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_23380: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_23381: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_23382: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23383: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23384: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_23385: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23386: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23387: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23388: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23389: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23390: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_23391: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_23392: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_23393: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23394: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_23395: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23396: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23397: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23398: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23399: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23400: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_23401: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_23402: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_23403: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_23404: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23405: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23406: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_23407: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23408: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23409: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23410: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23411: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23412: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_23413: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_23414: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23415: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_23416: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23417: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23418: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_23419: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23420: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23421: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23422: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23423: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_23424: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_23425: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23426: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23427: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23428: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23429: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23430: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23431: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_23432: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23433: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23434: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23435: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_23436: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_23437: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23438: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23439: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_23440: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23441: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_23442: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23443: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23444: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23445: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_23446: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_23447: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23448: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23449: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23450: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_23451: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23452: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23453: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_23454: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23455: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_23456: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23457: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_23458: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_23459: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_23460: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_23461: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_23462: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_23463: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23464: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_23465: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23466: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23467: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23468: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23469: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_23470: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23471: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_23472: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23473: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_23474: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23475: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_23476: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23477: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23478: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_23479: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23480: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23481: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_23482: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_23483: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23484: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_23485: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_23486: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_23487: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_23488: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_23489: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_23490: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_23491: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_23492: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_23493: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_23494: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_23495: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_23496: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_23497: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23498: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_23499: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23500: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23501: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23502: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_23503: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_23504: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_23505: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23506: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_23507: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23508: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23509: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23510: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_23511: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23512: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_23513: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23514: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23515: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23516: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23517: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_23518: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_23519: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_23520: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23521: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23522: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_23523: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_23524: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_23525: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_23526: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_23527: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_23528: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23529: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_23530: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23531: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_23532: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23533: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_23534: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23535: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23536: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23537: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23538: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23539: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23540: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23541: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23542: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23543: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23544: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23545: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23546: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_23547: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Data = AuxData
rule_23548: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23549: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23550: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23551: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_23552: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_23553: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23554: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_23555: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23556: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_23557: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_23558: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23559: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23560: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23561: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_23562: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_23563: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23564: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_23565: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23566: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23567: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_23568: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23569: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23570: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23571: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_23572: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_23573: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23574: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_23575: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23576: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23577: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_23578: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23579: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_23580: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_23581: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23582: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_23583: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23584: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_23585: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_23586: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_23587: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23588: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23589: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23590: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_23591: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23592: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_23593: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23594: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23595: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_23596: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_23597: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_23598: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23599: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_23600: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23601: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_23602: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_23603: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23604: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_23605: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_23606: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23607: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23608: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23609: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23610: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23611: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23612: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_23613: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_23614: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23615: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_23616: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23617: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23618: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_23619: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23620: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_23621: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23622: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23623: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23624: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23625: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_23626: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23627: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23628: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23629: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23630: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23631: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_23632: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_23633: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_23634: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_23635: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_23636: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23637: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23638: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23639: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_23640: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23641: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_23642: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23643: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23644: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_23645: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23646: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23647: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_23648: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23649: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_23650: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23651: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23652: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23653: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_1].Cmd != ReqE
rule_23654: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_23655: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23656: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23657: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23658: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_23659: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_23660: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_23661: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_23662: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_23663: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_23664: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_23665: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23666: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23667: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_23668: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_23669: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23670: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23671: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23672: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23673: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23674: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23675: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23676: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_23677: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_23678: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
rule_23679: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_23680: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23681: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_23682: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23683: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23684: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23685: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23686: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_23687: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23688: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23689: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23690: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23691: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_23692: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_23693: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_23694: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23695: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23696: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_23697: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_23698: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23699: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23700: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_23701: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_23702: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_23703: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23704: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_23705: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_23706: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_23707: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_23708: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
rule_23709: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_23710: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Empty
rule_23711: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_23712: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23713: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_23714: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_23715: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_23716: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_23717: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23718: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23719: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23720: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23721: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23722: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23723: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_23724: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_23725: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23726: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23727: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_23728: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_23729: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23730: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_23731: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_23732: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23733: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_23734: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_23735: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23736: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23737: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_23738: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_23739: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23740: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != I
rule_23741: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_23742: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23743: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_23744: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_23745: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_23746: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_23747: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23748: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_23749: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_23750: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_23751: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_23752: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23753: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23754: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23755: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23756: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_23757: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23758: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_23759: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23760: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23761: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23762: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23763: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_23764: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_23765: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_23766: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23767: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23768: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_23769: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_23770: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_23771: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_23772: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_23773: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_23774: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23775: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23776: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_23777: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_23778: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23779: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_23780: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23781: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23782: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23783: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23784: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23785: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23786: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23787: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23788: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23789: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23790: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23791: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23792: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_23793: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Data = AuxData
rule_23794: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23795: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23796: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_23797: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23798: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_23799: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_23800: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_23801: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23802: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_23803: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_23804: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23805: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23806: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23807: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_23808: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_23809: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23810: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_23811: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23812: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23813: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_23814: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_23815: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23816: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23817: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23818: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_23819: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_23820: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23821: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_23822: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_23823: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_23824: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_23825: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_23826: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_23827: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23828: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_23829: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23830: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23831: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23832: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23833: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_23834: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23835: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_23836: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23837: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_23838: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23839: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_23840: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23841: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23842: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_23843: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23844: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23845: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_23846: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_23847: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23848: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_23849: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_23850: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_23851: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_23852: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_23853: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_23854: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_23855: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_23856: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_23857: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_23858: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_23859: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_23860: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_23861: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23862: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_23863: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_23864: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_23865: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_23866: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_23867: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23868: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_23869: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23870: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_23871: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23872: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_23873: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23874: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_23875: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_23876: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_23877: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_23878: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_23879: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_23880: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_23881: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_23882: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_23883: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_23884: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_23885: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_23886: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23887: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23888: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_23889: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_23890: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_23891: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_23892: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_23893: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_23894: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_23895: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_23896: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_23897: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_23898: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_23899: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23900: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_23901: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_23902: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_23903: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23904: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_23905: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_23906: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23907: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_23908: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_23909: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_23910: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_23911: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_23912: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23913: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_23914: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_23915: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_23916: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_23917: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_23918: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_23919: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23920: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23921: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23922: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23923: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_23924: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23925: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23926: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23927: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23928: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23929: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23930: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23931: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_23932: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_23933: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_23934: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23935: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23936: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_23937: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23938: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_23939: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23940: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23941: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_23942: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_23943: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23944: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_23945: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_23946: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23947: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23948: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_23949: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23950: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23951: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23952: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_23953: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_23954: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_23955: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_23956: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23957: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23958: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23959: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23960: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23961: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_23962: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23963: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23964: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23965: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23966: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_23967: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23968: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23969: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23970: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_23971: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23972: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23973: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23974: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23975: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_23976: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23977: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_23978: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23979: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23980: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23981: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_23982: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23983: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23984: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23985: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23986: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23987: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23988: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23989: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23990: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23991: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_23992: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23993: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23994: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23995: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23996: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23997: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23998: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_23999: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_24000: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24001: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24002: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24003: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24004: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_24005: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24006: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24007: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24008: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_24009: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24010: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24011: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24012: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24013: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24014: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24015: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_24016: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24017: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_24018: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24019: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24020: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24021: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24022: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24023: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24024: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24025: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24026: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24027: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24028: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24029: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24030: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24031: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24032: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24033: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24034: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24035: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24036: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24037: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24038: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24039: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_24040: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24041: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24042: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24043: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_24044: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24045: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24046: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24047: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24048: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24049: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_24050: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24051: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24052: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24053: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24054: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24055: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24056: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24057: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_24058: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24059: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24060: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24061: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24062: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24063: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24064: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24065: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24066: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24067: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_24068: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_24069: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_24070: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_24071: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_24072: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_24073: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_24074: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_24075: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_24076: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_24077: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_24078: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_24079: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_24080: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_24081: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_24082: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_24083: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_24084: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24085: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_24086: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_24087: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_24088: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24089: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_24090: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_24091: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_24092: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_24093: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_24094: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_24095: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_24096: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24097: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_24098: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_24099: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24100: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24101: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_24102: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_24103: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_24104: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24105: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_24106: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24107: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24108: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24109: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_24110: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24111: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24112: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24113: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_24114: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_24115: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_24116: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_24117: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_24118: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_24119: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24120: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24121: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_24122: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Empty
rule_24123: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_24124: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_24125: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_24126: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_24127: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_24128: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_24129: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_24130: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_24131: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_24132: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24133: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_24134: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_24135: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_24136: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_24137: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24138: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_24139: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24140: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24141: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_24142: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24143: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24144: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_24145: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_24146: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24147: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24148: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_24149: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24150: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24151: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_24152: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_24153: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24154: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24155: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_24156: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_24157: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24158: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_24159: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24160: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_24161: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_24162: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24163: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_24164: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_24165: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_24166: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_24167: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_24168: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_24169: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_24170: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_24171: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24172: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_24173: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24174: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_24175: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_24176: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_24177: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24178: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24179: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_24180: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24181: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_24182: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_24183: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_24184: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_24185: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_24186: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24187: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_24188: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24189: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_24190: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_24191: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_24192: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_24193: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_24194: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_24195: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_24196: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_24197: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_24198: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_24199: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_24200: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_24201: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_24202: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_24203: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_24204: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_24205: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_24206: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_24207: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_24208: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_24209: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_24210: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_24211: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_24212: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_24213: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_24214: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_24215: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_24216: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_24217: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_24218: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_24219: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_24220: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_24221: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_24222: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_24223: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_24224: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_24225: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_24226: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_24227: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_24228: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_24229: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_24230: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_24231: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_24232: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqS
rule_24233: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqE
rule_24234: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_24235: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_24236: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_24237: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_24238: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_24239: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24240: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_24241: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_24242: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24243: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_24244: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_24245: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_24246: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Chan1[NODE_1].Cmd != Empty
rule_24247: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_24248: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24249: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24250: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24251: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24252: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Empty
rule_24253: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_24254: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_24255: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_24256: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_24257: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24258: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_24259: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_24260: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Empty
rule_24261: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24262: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntS
rule_24263: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24264: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24265: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24266: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24267: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24268: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24269: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24270: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_24271: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_24272: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != Empty
rule_24273: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_24274: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_24275: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
rule_24276: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_24277: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_24278: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_24279: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_24280: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_24281: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_24282: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != I
rule_24283: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
rule_24284: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_24285: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24286: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_24287: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_24288: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24289: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24290: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24291: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24292: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24293: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24294: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24295: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_24296: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_24297: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_24298: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_24299: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_24300: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_24301: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_24302: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24303: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24304: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24305: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24306: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24307: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24308: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24309: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_24310: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_24311: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_24312: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_24313: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24314: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_24315: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24316: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_24317: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24318: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_24319: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_24320: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_24321: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_24322: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_24323: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24324: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_24325: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_24326: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24327: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24328: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24329: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24330: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24331: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24332: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24333: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_24334: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_24335: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_24336: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24337: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_24338: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_24339: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24340: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24341: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24342: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_24343: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24344: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_24345: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24346: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_24347: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_24348: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_24349: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24350: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_24351: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24352: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_24353: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24354: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24355: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_24356: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24357: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_24358: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_24359: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24360: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_24361: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24362: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24363: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_24364: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_24365: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_24366: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24367: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24368: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24369: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_24370: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24371: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24372: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24373: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24374: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24375: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24376: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_24377: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_24378: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24379: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_24380: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24381: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_24382: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24383: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_24384: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24385: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_24386: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24387: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_24388: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_24389: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24390: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_24391: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_24392: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24393: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24394: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24395: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24396: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24397: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24398: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_24399: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_24400: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24401: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24402: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_24403: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_24404: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24405: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24406: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_24407: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_24408: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24409: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24410: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24411: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24412: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24413: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24414: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24415: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24416: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_24417: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_24418: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24419: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24420: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24421: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24422: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_24423: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24424: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_24425: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_24426: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24427: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24428: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24429: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24430: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_24431: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_24432: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_24433: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_24434: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24435: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24436: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_24437: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_24438: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24439: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24440: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24441: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24442: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24443: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24444: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24445: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_24446: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_24447: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_24448: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24449: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_24450: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_24451: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24452: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24453: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_24454: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24455: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24456: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24457: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_24458: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24459: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24460: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_24461: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24462: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24463: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24464: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_24465: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24466: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_24467: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_24468: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24469: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24470: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24471: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24472: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24473: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24474: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24475: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_24476: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24477: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24478: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24479: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_24480: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24481: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_24482: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24483: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24484: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24485: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_24486: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_24487: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != Empty
rule_24488: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24489: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24490: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24491: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24492: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24493: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24494: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_24495: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24496: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Empty
rule_24497: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24498: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24499: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_24500: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24501: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_24502: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24503: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24504: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24505: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_24506: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24507: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24508: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24509: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24510: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24511: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24512: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24513: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24514: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_24515: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_24516: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24517: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_24518: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24519: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_24520: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_24521: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24522: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_24523: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_24524: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24525: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24526: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24527: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24528: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_24529: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24530: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_24531: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24532: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24533: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_24534: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_24535: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24536: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24537: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_24538: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24539: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_24540: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24541: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24542: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_24543: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_24544: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24545: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_24546: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24547: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_24548: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24549: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24550: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_24551: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_24552: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24553: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24554: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24555: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24556: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24557: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24558: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24559: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24560: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24561: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_24562: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24563: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24564: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24565: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_24566: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_24567: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_24568: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_24569: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_24570: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24571: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24572: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24573: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24574: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_24575: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_24576: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24577: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24578: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24579: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24580: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_24581: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_24582: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = InvAck
rule_24583: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_24584: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24585: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_24586: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24587: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24588: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24589: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24590: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_24591: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_24592: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24593: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24594: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24595: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_24596: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_24597: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24598: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24599: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24600: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24601: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24602: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24603: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24604: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24605: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24606: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24607: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24608: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24609: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_24610: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24611: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_24612: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24613: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd != Empty
rule_24614: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24615: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != Empty
rule_24616: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != Empty
rule_24617: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24618: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24619: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24620: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24621: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24622: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24623: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24624: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24625: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24626: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24627: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24628: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24629: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24630: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24631: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24632: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_24633: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24634: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_24635: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24636: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24637: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24638: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24639: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24640: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24641: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24642: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24643: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24644: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24645: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24646: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_24647: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24648: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24649: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_24650: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_24651: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24652: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24653: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24654: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24655: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24656: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24657: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24658: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24659: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24660: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24661: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_24662: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24663: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_24664: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_24665: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24666: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24667: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24668: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24669: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24670: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24671: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24672: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24673: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24674: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_24675: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24676: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24677: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24678: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24679: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24680: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24681: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24682: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24683: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24684: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24685: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_24686: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24687: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24688: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24689: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_24690: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24691: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24692: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_24693: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24694: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_24695: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_24696: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24697: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_24698: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24699: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24700: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_24701: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24702: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_24703: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24704: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_24705: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_24706: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24707: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24708: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_24709: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_24710: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24711: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24712: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_24713: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24714: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24715: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_24716: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24717: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_24718: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24719: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Empty
rule_24720: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Empty
rule_24721: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24722: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24723: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24724: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24725: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24726: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_24727: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24728: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24729: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24730: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24731: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24732: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24733: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_24734: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24735: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24736: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_24737: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_24738: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24739: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24740: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24741: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24742: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_24743: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_24744: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24745: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24746: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_24747: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24748: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24749: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_24750: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_24751: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24752: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24753: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24754: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24755: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_24756: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24757: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24758: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24759: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24760: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24761: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24762: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_24763: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_24764: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Empty
rule_24765: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24766: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24767: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_24768: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_24769: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_24770: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24771: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_24772: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24773: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_24774: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24775: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24776: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24777: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24778: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_24779: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24780: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24781: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24782: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24783: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24784: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24785: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24786: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_24787: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24788: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24789: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24790: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24791: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24792: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24793: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24794: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_24795: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24796: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_24797: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_24798: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_24799: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_24800: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24801: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24802: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_24803: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24804: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_24805: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24806: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24807: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24808: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_24809: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24810: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24811: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24812: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24813: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24814: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_24815: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_24816: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24817: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24818: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24819: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24820: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_24821: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24822: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24823: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24824: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_24825: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24826: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24827: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_24828: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_24829: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_24830: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_24831: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24832: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24833: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_24834: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24835: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_24836: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_24837: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24838: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_24839: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_24840: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24841: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_24842: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_24843: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_24844: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_24845: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_24846: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_24847: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24848: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24849: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24850: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24851: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_24852: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_24853: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_24854: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_24855: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24856: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_24857: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24858: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_24859: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24860: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_24861: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_24862: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24863: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24864: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_24865: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_24866: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24867: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24868: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_24869: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24870: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24871: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_24872: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24873: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_24874: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24875: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24876: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_24877: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_24878: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24879: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24880: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24881: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24882: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24883: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24884: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24885: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24886: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24887: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24888: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_24889: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24890: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24891: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_24892: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_24893: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24894: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24895: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24896: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24897: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24898: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24899: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24900: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24901: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_24902: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24903: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24904: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24905: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24906: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24907: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24908: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24909: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_24910: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24911: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24912: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_24913: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24914: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24915: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24916: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24917: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24918: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24919: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24920: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24921: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_24922: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24923: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24924: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24925: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_24926: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_24927: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_24928: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_24929: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_24930: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24931: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_24932: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_24933: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_24934: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24935: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_24936: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24937: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_24938: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24939: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24940: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24941: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24942: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24943: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24944: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24945: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24946: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24947: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24948: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_24949: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_24950: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24951: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24952: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24953: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24954: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24955: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24956: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24957: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24958: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_24959: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24960: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_24961: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_24962: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24963: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24964: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24965: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_24966: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24967: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24968: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24969: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_24970: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_24971: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_24972: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_24973: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24974: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24975: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24976: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24977: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_24978: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_24979: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24980: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_24981: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_24982: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24983: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_24984: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24985: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24986: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_24987: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24988: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24989: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_24990: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_24991: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_24992: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_24993: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_24994: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24995: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_24996: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_24997: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24998: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_24999: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25000: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25001: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25002: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_25003: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_25004: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_25005: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_25006: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_25007: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_25008: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_25009: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_25010: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25011: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_25012: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_25013: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_25014: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_25015: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25016: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25017: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25018: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25019: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_25020: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25021: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25022: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25023: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25024: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25025: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25026: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25027: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25028: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_25029: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != Empty
rule_25030: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_25031: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_25032: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25033: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_25034: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_25035: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_25036: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_25037: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25038: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25039: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25040: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25041: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25042: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25043: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25044: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25045: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != Empty
rule_25046: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_25047: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25048: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25049: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25050: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25051: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_25052: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_25053: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_25054: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25055: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_25056: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_25057: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_25058: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25059: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_25060: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_25061: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_25062: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_25063: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25064: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_25065: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25066: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25067: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25068: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_25069: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25070: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25071: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25072: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25073: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25074: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25075: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_25076: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25077: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_1].Cmd != ReqE
rule_25078: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_25079: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_25080: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_25081: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_25082: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_25083: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25084: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25085: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_25086: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25087: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25088: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25089: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25090: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_25091: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25092: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25093: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_25094: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_25095: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_25096: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_25097: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_25098: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_25099: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_25100: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_25101: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25102: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_25103: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25104: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25105: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25106: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25107: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25108: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_25109: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_25110: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25111: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_25112: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_25113: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_25114: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25115: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25116: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_25117: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25118: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_25119: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25120: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25121: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25122: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25123: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25124: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25125: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_25126: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_25127: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_25128: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_25129: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_25130: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_25131: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_25132: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25133: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25134: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_25135: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25136: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_25137: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_25138: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25139: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_25140: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_25141: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25142: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25143: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_25144: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_25145: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25146: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25147: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25148: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25149: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25150: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_25151: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_25152: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_25153: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25154: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25155: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25156: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25157: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_25158: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25159: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_25160: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25161: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25162: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_25163: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_25164: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_25165: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_25166: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_25167: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_25168: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25169: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25170: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_25171: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_25172: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25173: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25174: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25175: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25176: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25177: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25178: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25179: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25180: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25181: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_25182: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25183: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_25184: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_25185: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25186: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25187: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_25188: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_25189: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_25190: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25191: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25192: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25193: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25194: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_25195: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_25196: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_25197: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_25198: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25199: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25200: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25201: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25202: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25203: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25204: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25205: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_25206: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25207: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25208: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25209: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_25210: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25211: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_25212: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25213: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25214: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25215: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25216: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25217: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25218: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25219: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25220: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25221: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25222: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25223: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25224: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_25225: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_25226: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_25227: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_25228: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25229: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_25230: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_25231: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_25232: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_25233: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25234: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25235: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25236: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25237: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25238: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25239: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25240: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25241: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_25242: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25243: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25244: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25245: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_25246: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_25247: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_25248: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25249: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25250: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_25251: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25252: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_25253: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_25254: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25255: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_25256: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25257: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_25258: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_25259: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_25260: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_25261: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != Empty
rule_25262: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25263: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_25264: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25265: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25266: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Empty
rule_25267: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_25268: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25269: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_25270: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Empty
rule_25271: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25272: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_25273: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25274: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_25275: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25276: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_25277: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_25278: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25279: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_25280: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25281: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25282: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_25283: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25284: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_25285: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != I
rule_25286: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_25287: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25288: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25289: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25290: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_25291: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_25292: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_25293: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_25294: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25295: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_25296: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25297: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_25298: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25299: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25300: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25301: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25302: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25303: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25304: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25305: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25306: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25307: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_25308: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_25309: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25310: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
rule_25311: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_25312: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_25313: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_25314: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
rule_25315: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_25316: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_25317: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_25318: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_25319: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_25320: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25321: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25322: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25323: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_25324: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_25325: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_25326: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_25327: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_25328: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_25329: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_25330: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25331: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_25332: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_25333: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25334: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_25335: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25336: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_25337: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25338: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_25339: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25340: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_25341: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_25342: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_25343: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_25344: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25345: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_25346: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_25347: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25348: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25349: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25350: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25351: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25352: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25353: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_25354: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_25355: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25356: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25357: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25358: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_25359: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_25360: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_25361: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_25362: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25363: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_25364: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25365: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25366: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25367: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_25368: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_25369: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25370: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25371: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_25372: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25373: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25374: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25375: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25376: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_25377: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25378: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25379: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_25380: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25381: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25382: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25383: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25384: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_25385: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25386: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25387: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25388: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25389: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25390: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25391: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25392: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25393: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25394: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_25395: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_25396: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25397: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_25398: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25399: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25400: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25401: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25402: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25403: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_25404: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25405: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_25406: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25407: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_25408: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25409: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25410: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_25411: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25412: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_25413: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25414: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25415: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_25416: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_25417: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25418: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25419: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25420: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_25421: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25422: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25423: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_25424: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_25425: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25426: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25427: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25428: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25429: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25430: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25431: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25432: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25433: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25434: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_25435: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25436: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25437: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25438: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25439: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25440: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25441: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25442: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25443: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25444: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_25445: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_25446: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25447: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_25448: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25449: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25450: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25451: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25452: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25453: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25454: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25455: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25456: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25457: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25458: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25459: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25460: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_25461: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25462: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25463: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25464: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25465: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25466: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25467: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25468: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25469: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25470: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25471: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25472: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25473: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25474: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25475: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25476: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25477: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25478: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25479: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25480: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25481: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25482: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_25483: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25484: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25485: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25486: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25487: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25488: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25489: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25490: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25491: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_25492: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25493: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25494: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_25495: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25496: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25497: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25498: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25499: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_25500: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25501: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25502: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25503: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25504: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25505: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25506: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_25507: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25508: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25509: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25510: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25511: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25512: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25513: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_25514: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25515: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25516: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25517: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25518: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_25519: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25520: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25521: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_25522: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25523: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25524: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25525: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25526: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25527: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25528: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25529: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25530: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_25531: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25532: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25533: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_25534: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25535: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_25536: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25537: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25538: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25539: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_25540: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25541: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25542: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25543: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_25544: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_25545: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_25546: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
rule_25547: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_25548: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_25549: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_25550: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_25551: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25552: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_25553: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25554: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25555: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25556: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25557: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_25558: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_1].Cmd != Empty
rule_25559: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_25560: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25561: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25562: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25563: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25564: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25565: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_25566: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_25567: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25568: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25569: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25570: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25571: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25572: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25573: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25574: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25575: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25576: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25577: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25578: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25579: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_25580: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25581: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25582: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_25583: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_25584: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25585: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25586: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_25587: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25588: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_25589: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25590: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25591: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25592: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25593: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25594: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25595: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25596: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25597: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25598: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25599: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_25600: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25601: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25602: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25603: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25604: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25605: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25606: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25607: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25608: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_25609: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25610: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_25611: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25612: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
rule_25613: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25614: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_25615: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25616: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25617: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_25618: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25619: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25620: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25621: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25622: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_25623: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_25624: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25625: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_25626: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25627: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25628: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_25629: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25630: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25631: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25632: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25633: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25634: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25635: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25636: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25637: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_25638: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_25639: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_25640: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_25641: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_25642: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25643: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25644: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25645: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25646: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25647: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25648: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25649: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25650: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25651: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_25652: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_25653: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25654: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25655: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_25656: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_25657: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_25658: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25659: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25660: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25661: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25662: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25663: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25664: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25665: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_25666: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_25667: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_25668: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25669: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25670: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25671: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25672: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25673: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_25674: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25675: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25676: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25677: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_25678: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25679: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25680: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_25681: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25682: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_25683: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25684: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25685: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25686: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_25687: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25688: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_25689: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25690: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_25691: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25692: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25693: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25694: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25695: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25696: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25697: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25698: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_25699: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_25700: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_25701: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_25702: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25703: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25704: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25705: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_25706: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25707: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_25708: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25709: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25710: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25711: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_25712: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25713: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25714: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_25715: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25716: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25717: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25718: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_25719: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_25720: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25721: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_25722: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25723: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25724: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_25725: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25726: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25727: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25728: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25729: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25730: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25731: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_25732: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25733: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_25734: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25735: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_25736: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25737: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_25738: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25739: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_25740: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_25741: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25742: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_25743: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25744: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25745: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_25746: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_25747: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_25748: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_25749: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_25750: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_25751: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_25752: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25753: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_25754: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_25755: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_25756: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_25757: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_25758: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25759: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25760: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25761: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25762: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25763: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25764: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_25765: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25766: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25767: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25768: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25769: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25770: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25771: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_1].Cmd != Empty
rule_25772: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25773: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_25774: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25775: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25776: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25777: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_25778: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25779: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25780: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_25781: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_25782: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_25783: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_25784: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25785: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25786: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25787: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25788: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25789: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25790: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25791: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25792: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_25793: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_25794: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25795: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25796: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25797: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25798: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_25799: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_25800: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_25801: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25802: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_25803: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25804: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25805: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_25806: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25807: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_25808: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_25809: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25810: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25811: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_25812: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25813: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25814: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25815: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_25816: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_25817: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_25818: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_25819: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25820: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25821: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25822: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25823: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_25824: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25825: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25826: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25827: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25828: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25829: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_25830: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25831: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_25832: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_25833: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_25834: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_25835: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_25836: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_25837: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25838: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25839: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_25840: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25841: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25842: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_25843: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_25844: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_25845: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_25846: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_25847: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25848: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25849: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_25850: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_25851: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_25852: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_25853: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25854: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25855: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25856: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_25857: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_25858: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_25859: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_25860: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25861: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_25862: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_25863: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_25864: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_25865: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_25866: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_25867: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_25868: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25869: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_25870: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25871: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_25872: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25873: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25874: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25875: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_25876: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_25877: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25878: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25879: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_25880: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_25881: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_25882: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25883: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_25884: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_25885: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_25886: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25887: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_25888: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25889: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25890: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_25891: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25892: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_25893: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25894: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_25895: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25896: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_25897: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25898: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25899: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_25900: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_25901: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25902: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25903: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25904: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25905: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25906: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25907: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25908: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25909: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_25910: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_25911: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25912: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_25913: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25914: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25915: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25916: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_25917: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25918: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25919: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25920: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25921: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25922: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_25923: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25924: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25925: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_25926: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25927: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25928: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25929: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_25930: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_25931: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25932: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_25933: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25934: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25935: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_25936: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25937: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25938: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_25939: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_25940: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_25941: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_25942: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_25943: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25944: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25945: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25946: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25947: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25948: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25949: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25950: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25951: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25952: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_25953: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_25954: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25955: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25956: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_25957: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_25958: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_25959: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25960: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25961: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25962: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25963: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25964: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25965: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25966: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_25967: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_25968: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_25969: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25970: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_25971: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25972: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25973: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25974: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_25975: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25976: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25977: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_25978: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_25979: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25980: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25981: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_25982: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25983: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_25984: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_25985: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_25986: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_25987: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_25988: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_25989: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_25990: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_25991: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_25992: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_25993: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25994: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_25995: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_25996: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_25997: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_25998: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_25999: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26000: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_26001: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26002: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_26003: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_26004: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26005: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26006: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26007: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26008: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26009: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26010: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26011: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26012: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26013: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_26014: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_26015: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_26016: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_26017: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_26018: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_26019: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26020: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_26021: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26022: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_26023: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26024: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_26025: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26026: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26027: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26028: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_26029: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26030: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_26031: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26032: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_26033: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26034: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26035: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26036: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_26037: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26038: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_26039: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26040: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_26041: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26042: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26043: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26044: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_26045: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26046: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_26047: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26048: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_26049: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26050: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26051: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26052: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_26053: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_26054: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26055: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26056: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26057: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26058: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_26059: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_26060: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_26061: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_26062: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = S
rule_26063: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_26064: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State = S
rule_26065: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_26066: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_26067: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_26068: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_26069: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_26070: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26071: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_26072: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_26073: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26074: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_26075: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_26076: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_26077: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_26078: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_26079: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_26080: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_26081: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_26082: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_26083: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_26084: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26085: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26086: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26087: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_26088: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_26089: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26090: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_26091: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_26092: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_26093: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_26094: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26095: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26096: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26097: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26098: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26099: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26100: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_26101: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26102: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26103: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26104: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26105: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_26106: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26107: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_26108: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26109: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26110: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26111: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26112: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26113: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26114: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26115: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_26116: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26117: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26118: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26119: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26120: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26121: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26122: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_26123: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26124: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26125: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_26126: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_26127: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26128: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_26129: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26130: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26131: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26132: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_26133: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_26134: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26135: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_26136: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26137: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26138: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26139: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26140: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_26141: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26142: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26143: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26144: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26145: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26146: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26147: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_26148: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26149: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_26150: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_26151: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26152: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26153: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_26154: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_26155: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26156: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_26157: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_26158: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26159: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26160: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26161: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_26162: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26163: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_26164: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_26165: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26166: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_26167: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26168: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_26169: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26170: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26171: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_26172: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26173: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26174: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_26175: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26176: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26177: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26178: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26179: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_26180: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26181: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26182: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26183: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26184: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26185: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_26186: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26187: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_26188: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26189: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26190: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqS
rule_26191: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26192: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_26193: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26194: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26195: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26196: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26197: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_26198: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_26199: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_26200: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_26201: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26202: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
rule_26203: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26204: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_26205: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26206: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_26207: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26208: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_26209: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_26210: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26211: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26212: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26213: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_26214: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26215: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26216: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_26217: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26218: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26219: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26220: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_26221: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_26222: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_26223: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_26224: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_26225: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_26226: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26227: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_26228: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26229: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_26230: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26231: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_26232: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26233: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26234: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_26235: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_26236: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_26237: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_26238: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_26239: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26240: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_26241: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26242: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_26243: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26244: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26245: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26246: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_26247: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26248: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26249: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26250: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_26251: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_26252: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26253: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26254: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_26255: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26256: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_26257: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26258: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26259: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26260: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_26261: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26262: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26263: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26264: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26265: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_26266: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_26267: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26268: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26269: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_26270: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_26271: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_26272: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_26273: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26274: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_26275: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26276: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_26277: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_26278: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_26279: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_26280: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_26281: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_26282: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_26283: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_26284: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26285: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26286: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26287: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26288: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26289: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_26290: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26291: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26292: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_26293: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26294: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_26295: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_26296: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_26297: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_26298: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_26299: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_26300: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_26301: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26302: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_26303: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_26304: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_26305: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != Empty
rule_26306: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != Empty
rule_26307: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqS
rule_26308: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqE
rule_26309: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_26310: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_26311: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_26312: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
rule_26313: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_26314: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_26315: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26316: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26317: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_26318: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_26319: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_26320: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_26321: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_26322: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_26323: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_26324: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_26325: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_26326: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26327: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != Empty
rule_26328: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_26329: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26330: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != Empty
rule_26331: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_26332: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_26333: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26334: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_26335: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_26336: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_26337: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_26338: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_26339: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_26340: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26341: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_26342: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_26343: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_26344: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_26345: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26346: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_26347: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_26348: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26349: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_26350: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_26351: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26352: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26353: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_1].Data = AuxData
rule_26354: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_26355: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_26356: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_26357: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = Empty
rule_26358: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26359: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_26360: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_26361: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26362: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26363: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26364: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_26365: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26366: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_26367: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26368: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26369: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26370: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_26371: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Cache[NODE_1].Data = AuxData
rule_26372: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_26373: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_26374: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26375: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26376: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_26377: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26378: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_26379: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_26380: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26381: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26382: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26383: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26384: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26385: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26386: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26387: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26388: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26389: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_26390: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_26391: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26392: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26393: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26394: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26395: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26396: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26397: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26398: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_26399: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26400: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26401: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
rule_26402: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26403: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26404: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26405: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26406: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_26407: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26408: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26409: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26410: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26411: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_26412: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26413: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26414: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_26415: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_26416: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26417: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26418: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26419: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26420: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26421: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26422: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_26423: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26424: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_26425: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26426: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26427: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26428: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26429: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26430: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26431: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqE
rule_26432: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26433: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26434: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26435: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_26436: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqS
rule_26437: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26438: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26439: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26440: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_26441: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26442: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_26443: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26444: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_26445: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26446: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_26447: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_26448: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_26449: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_26450: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_26451: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26452: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26453: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_26454: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_26455: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26456: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_26457: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_26458: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26459: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26460: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26461: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26462: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26463: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26464: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_26465: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26466: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26467: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26468: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26469: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26470: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26471: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_26472: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26473: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26474: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26475: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_26476: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26477: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26478: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_26479: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26480: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26481: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_26482: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26483: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26484: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26485: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26486: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_26487: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_26488: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26489: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26490: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26491: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_26492: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_26493: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26494: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_26495: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26496: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26497: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_26498: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_26499: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_26500: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_26501: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_26502: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != I
rule_26503: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26504: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_26505: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26506: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26507: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26508: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26509: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_26510: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26511: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26512: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_26513: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_26514: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_26515: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26516: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26517: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26518: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26519: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26520: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26521: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26522: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26523: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26524: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_26525: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26526: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26527: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26528: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26529: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_26530: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26531: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26532: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26533: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26534: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26535: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26536: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26537: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_26538: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26539: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26540: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26541: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_26542: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26543: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26544: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26545: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26546: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_26547: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26548: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26549: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26550: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26551: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26552: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26553: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26554: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_26555: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26556: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_26557: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26558: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_26559: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26560: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_26561: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26562: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_26563: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26564: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26565: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_26566: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_26567: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26568: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26569: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_26570: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_26571: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26572: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26573: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26574: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26575: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26576: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26577: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26578: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26579: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26580: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26581: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26582: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26583: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_26584: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_26585: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_26586: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26587: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26588: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_26589: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26590: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26591: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26592: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26593: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_26594: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26595: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26596: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26597: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_26598: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_26599: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_26600: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_26601: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_26602: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26603: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_26604: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26605: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_26606: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_26607: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_26608: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26609: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26610: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26611: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26612: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_26613: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_26614: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_26615: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26616: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26617: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_26618: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_26619: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26620: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26621: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26622: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26623: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26624: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_26625: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26626: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26627: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_26628: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26629: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_26630: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Data = AuxData
rule_26631: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26632: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26633: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_26634: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_26635: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26636: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26637: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26638: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26639: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26640: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_26641: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_26642: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26643: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_26644: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_26645: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26646: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_26647: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26648: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_26649: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26650: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26651: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_26652: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26653: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26654: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26655: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_26656: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26657: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26658: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_26659: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26660: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_26661: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_26662: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26663: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_26664: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_26665: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_26666: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_26667: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_26668: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_26669: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26670: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26671: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26672: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26673: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26674: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_26675: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26676: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26677: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26678: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26679: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26680: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26681: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26682: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26683: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_26684: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_26685: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_1].Cmd != Empty
rule_26686: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_26687: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26688: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26689: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_1].Cmd != Empty
rule_26690: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26691: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_26692: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_26693: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26694: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26695: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26696: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26697: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26698: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26699: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26700: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_26701: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26702: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26703: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26704: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26705: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26706: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26707: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_26708: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26709: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_26710: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26711: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26712: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26713: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26714: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_26715: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26716: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26717: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26718: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan1[NODE_1].Cmd != ReqS
rule_26719: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan1[NODE_1].Cmd != ReqE
rule_26720: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_26721: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26722: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26723: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26724: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26725: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26726: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_26727: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_26728: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26729: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_26730: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26731: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26732: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26733: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26734: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_26735: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26736: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26737: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_26738: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26739: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26740: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26741: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26742: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26743: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26744: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26745: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26746: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26747: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26748: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26749: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26750: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_26751: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26752: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26753: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26754: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26755: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26756: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26757: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26758: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_26759: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26760: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26761: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26762: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_26763: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26764: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26765: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_26766: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26767: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26768: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_26769: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_26770: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26771: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_26772: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26773: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26774: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_26775: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_26776: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_26777: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_26778: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26779: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_26780: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26781: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26782: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26783: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26784: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_26785: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_26786: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26787: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26788: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26789: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26790: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_26791: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_26792: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_26793: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_26794: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_26795: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Empty
rule_26796: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_26797: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26798: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26799: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_26800: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26801: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_26802: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26803: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_26804: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26805: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26806: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_26807: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26808: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26809: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26810: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26811: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_26812: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_26813: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_26814: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26815: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26816: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_26817: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26818: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26819: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_26820: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26821: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_26822: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_26823: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26824: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26825: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_26826: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_26827: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_26828: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26829: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_26830: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26831: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_26832: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26833: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_26834: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26835: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_26836: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26837: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26838: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd = Empty
rule_26839: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26840: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_26841: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26842: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26843: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26844: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_26845: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26846: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26847: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_26848: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26849: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26850: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_26851: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26852: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_26853: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26854: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_26855: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26856: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_26857: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Empty
rule_26858: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26859: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_26860: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26861: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_26862: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_26863: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_26864: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26865: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_26866: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26867: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26868: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26869: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26870: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_26871: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26872: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
rule_26873: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_26874: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_26875: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26876: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26877: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26878: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_26879: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_26880: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26881: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26882: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_26883: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_26884: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26885: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26886: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26887: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26888: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26889: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_26890: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_26891: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26892: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_26893: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_26894: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26895: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26896: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_26897: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26898: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_26899: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26900: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_26901: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26902: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26903: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_26904: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26905: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_26906: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26907: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26908: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_26909: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26910: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_26911: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26912: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26913: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26914: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_26915: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_26916: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26917: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_26918: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26919: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_26920: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_26921: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_26922: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_26923: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_26924: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26925: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26926: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_26927: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_26928: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_26929: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26930: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_26931: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26932: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26933: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26934: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26935: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_26936: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_26937: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26938: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26939: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26940: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26941: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26942: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26943: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26944: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26945: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26946: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26947: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26948: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26949: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26950: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26951: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_26952: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26953: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26954: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26955: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26956: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26957: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26958: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26959: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_26960: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26961: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26962: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26963: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26964: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_26965: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26966: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_26967: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26968: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26969: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_26970: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26971: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26972: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26973: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_26974: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_26975: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26976: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_26977: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26978: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_26979: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26980: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_26981: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_26982: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_26983: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_26984: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_26985: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_26986: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_26987: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_26988: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_26989: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_26990: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_26991: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26992: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_26993: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26994: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_26995: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_26996: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_26997: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26998: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26999: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_27000: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27001: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_27002: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_27003: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_27004: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27005: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_27006: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_27007: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_27008: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_27009: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_27010: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_27011: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_27012: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_27013: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27014: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_27015: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_27016: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27017: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_27018: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_27019: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27020: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_27021: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27022: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_27023: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27024: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27025: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27026: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_27027: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27028: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27029: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27030: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27031: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27032: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_27033: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_27034: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27035: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_27036: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27037: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27038: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27039: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27040: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27041: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27042: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_27043: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27044: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_27045: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_27046: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_27047: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_27048: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_27049: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_27050: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_27051: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_27052: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_27053: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27054: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_27055: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27056: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_27057: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_27058: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27059: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27060: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27061: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_27062: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27063: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27064: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27065: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27066: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27067: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != Empty
rule_27068: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27069: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27070: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27071: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27072: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27073: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27074: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27075: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27076: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27077: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_27078: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_27079: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_27080: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_27081: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27082: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_27083: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27084: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27085: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_27086: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_27087: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27088: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27089: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27090: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_27091: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27092: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27093: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27094: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27095: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27096: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27097: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27098: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27099: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27100: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27101: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_27102: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_27103: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27104: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27105: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27106: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
rule_27107: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27108: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27109: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27110: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_27111: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27112: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27113: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_27114: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27115: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27116: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27117: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27118: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27119: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27120: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_27121: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27122: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_27123: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27124: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27125: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Cache[NODE_1].Data = AuxData
rule_27126: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27127: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27128: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27129: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27130: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27131: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_27132: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27133: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27134: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_27135: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_27136: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_27137: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27138: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_27139: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_27140: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27141: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_27142: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_27143: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27144: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_27145: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27146: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27147: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27148: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_27149: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27150: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27151: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_27152: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_27153: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_27154: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_27155: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_27156: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_27157: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_27158: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_27159: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27160: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27161: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27162: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27163: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27164: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_27165: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqS
rule_27166: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27167: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27168: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27169: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27170: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27171: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqE
rule_27172: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27173: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27174: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27175: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_27176: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_27177: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27178: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27179: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_27180: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27181: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_27182: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27183: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_27184: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_27185: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_27186: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_27187: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_27188: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = true
rule_27189: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27190: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27191: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27192: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27193: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27194: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27195: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27196: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27197: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_27198: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27199: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27200: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27201: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27202: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27203: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27204: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27205: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27206: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27207: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27208: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27209: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27210: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27211: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27212: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27213: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_27214: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27215: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27216: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27217: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27218: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27219: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27220: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27221: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27222: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27223: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27224: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27225: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27226: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27227: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27228: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27229: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27230: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27231: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27232: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27233: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27234: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27235: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_27236: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27237: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27238: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27239: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27240: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27241: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27242: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27243: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_27244: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27245: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27246: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27247: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27248: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27249: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27250: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27251: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].Data = AuxData
rule_27252: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27253: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_27254: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27255: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State = S
rule_27256: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_27257: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_27258: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_27259: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27260: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27261: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27262: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27263: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27264: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27265: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27266: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27267: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_1].Data = AuxData
rule_27268: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27269: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_27270: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_27271: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27272: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27273: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27274: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27275: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27276: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_27277: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27278: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_27279: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_27280: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27281: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27282: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_27283: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27284: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27285: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27286: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27287: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27288: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_27289: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27290: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_27291: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27292: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27293: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27294: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27295: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27296: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Cache[NODE_1].Data = AuxData
rule_27297: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_27298: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_27299: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27300: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27301: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27302: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27303: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27304: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27305: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27306: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27307: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27308: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27309: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_27310: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_27311: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27312: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_27313: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27314: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27315: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27316: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_27317: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27318: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_27319: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27320: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27321: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27322: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_27323: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_27324: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_27325: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_27326: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_27327: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_27328: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27329: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_27330: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27331: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_27332: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_27333: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_27334: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27335: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27336: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27337: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27338: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27339: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27340: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27341: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_27342: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_27343: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_27344: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_27345: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27346: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_27347: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = InvAck
rule_27348: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_27349: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_27350: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_27351: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27352: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27353: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27354: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_27355: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27356: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_27357: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = InvAck
rule_27358: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_27359: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27360: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_27361: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27362: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_27363: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_27364: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27365: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27366: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27367: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27368: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_27369: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_27370: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27371: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27372: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27373: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27374: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27375: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27376: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27377: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27378: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27379: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27380: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27381: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27382: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_27383: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_27384: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27385: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27386: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27387: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27388: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27389: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27390: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27391: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27392: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27393: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27394: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27395: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27396: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27397: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27398: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27399: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27400: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_27401: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_27402: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_27403: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_27404: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_27405: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_27406: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27407: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_27408: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27409: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_27410: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27411: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27412: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_27413: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27414: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27415: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27416: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_27417: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_27418: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_27419: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27420: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27421: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27422: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_27423: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_27424: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27425: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27426: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27427: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27428: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27429: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27430: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27431: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27432: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_27433: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27434: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27435: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27436: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27437: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27438: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27439: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27440: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27441: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27442: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_27443: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_27444: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27445: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27446: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27447: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27448: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27449: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27450: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_27451: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27452: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_27453: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27454: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27455: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27456: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_27457: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27458: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27459: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27460: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27461: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27462: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27463: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27464: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27465: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27466: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27467: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27468: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27469: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27470: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27471: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_27472: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27473: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27474: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27475: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27476: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27477: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27478: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27479: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27480: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27481: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27482: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_27483: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27484: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27485: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27486: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27487: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27488: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27489: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27490: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27491: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27492: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27493: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27494: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27495: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27496: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27497: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27498: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27499: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27500: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27501: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27502: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27503: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27504: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27505: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27506: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27507: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27508: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27509: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27510: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27511: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27512: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27513: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27514: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_27515: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27516: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27517: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27518: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27519: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27520: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_27521: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27522: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27523: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27524: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27525: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27526: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27527: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27528: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27529: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_27530: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27531: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27532: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27533: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27534: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27535: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27536: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_27537: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27538: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27539: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27540: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_27541: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27542: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_27543: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27544: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_27545: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_27546: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_27547: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_27548: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_27549: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27550: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_27551: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27552: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_27553: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27554: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_27555: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_27556: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27557: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27558: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_27559: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_27560: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27561: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_27562: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_27563: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_27564: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_27565: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_27566: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27567: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_27568: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27569: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_27570: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_27571: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27572: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_27573: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27574: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27575: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27576: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_27577: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27578: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27579: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27580: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27581: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_27582: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_27583: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_27584: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_27585: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27586: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27587: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27588: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27589: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27590: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_27591: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27592: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_27593: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_27594: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27595: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27596: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27597: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_27598: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27599: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27600: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_27601: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27602: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_27603: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27604: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27605: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27606: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27607: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27608: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27609: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27610: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27611: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27612: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27613: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27614: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27615: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27616: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27617: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27618: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27619: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27620: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27621: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27622: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27623: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27624: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27625: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27626: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27627: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27628: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27629: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27630: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27631: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27632: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27633: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27634: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_27635: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27636: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27637: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27638: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27639: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_27640: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_27641: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_27642: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27643: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27644: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27645: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27646: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27647: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_27648: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27649: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_27650: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27651: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27652: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27653: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27654: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_27655: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_27656: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27657: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27658: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_27659: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_27660: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_27661: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_27662: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_27663: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_27664: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27665: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27666: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27667: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27668: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27669: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27670: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_27671: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_27672: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27673: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27674: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27675: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27676: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_27677: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27678: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_27679: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_27680: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27681: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_27682: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_27683: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27684: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27685: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27686: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_27687: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27688: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27689: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_27690: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_27691: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_27692: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27693: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27694: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27695: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27696: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27697: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_27698: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27699: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27700: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_27701: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_27702: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27703: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27704: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_27705: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27706: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27707: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27708: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27709: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27710: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27711: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_27712: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_27713: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27714: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_27715: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27716: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27717: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_27718: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27719: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27720: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27721: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
rule_27722: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_27723: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_27724: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_27725: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_27726: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_27727: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_27728: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_27729: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27730: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_27731: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_27732: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_27733: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_27734: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_27735: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_27736: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27737: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27738: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27739: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27740: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_27741: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27742: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_27743: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27744: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_27745: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Empty
rule_27746: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_27747: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27748: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_27749: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Data = AuxData
rule_27750: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_27751: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_27752: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27753: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27754: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27755: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_27756: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27757: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27758: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_27759: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27760: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_27761: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_27762: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27763: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27764: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_27765: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27766: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27767: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27768: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_27769: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27770: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27771: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27772: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_27773: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_27774: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_27775: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27776: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27777: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27778: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27779: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27780: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_27781: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27782: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_27783: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27784: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27785: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27786: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27787: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_27788: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_27789: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27790: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27791: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27792: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27793: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27794: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27795: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27796: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27797: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27798: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27799: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27800: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27801: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27802: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27803: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27804: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27805: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27806: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27807: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27808: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27809: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27810: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27811: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27812: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27813: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27814: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27815: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27816: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27817: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27818: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27819: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27820: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_27821: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27822: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_27823: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_27824: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27825: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27826: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_27827: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27828: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_27829: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27830: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_27831: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27832: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_27833: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_27834: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_27835: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27836: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_27837: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27838: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27839: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27840: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27841: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27842: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27843: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27844: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27845: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27846: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27847: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27848: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27849: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27850: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27851: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27852: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27853: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27854: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_27855: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27856: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27857: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27858: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27859: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27860: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27861: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27862: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27863: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27864: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27865: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27866: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27867: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27868: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27869: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27870: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27871: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27872: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27873: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_27874: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27875: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27876: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27877: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27878: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27879: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27880: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27881: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27882: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27883: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27884: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27885: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27886: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27887: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27888: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27889: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27890: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27891: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27892: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27893: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27894: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27895: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27896: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27897: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27898: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27899: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27900: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_27901: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27902: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27903: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27904: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27905: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27906: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27907: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27908: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27909: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_27910: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27911: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27912: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27913: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_27914: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27915: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_27916: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27917: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27918: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27919: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27920: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27921: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_27922: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27923: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27924: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27925: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27926: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_27927: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27928: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_27929: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_27930: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_27931: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_27932: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
rule_27933: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
rule_27934: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_27935: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27936: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_27937: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = S
rule_27938: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27939: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27940: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_27941: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27942: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_27943: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27944: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_27945: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27946: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27947: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27948: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_27949: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_27950: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27951: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State = S
rule_27952: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_27953: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_27954: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_27955: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27956: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_27957: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_27958: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_27959: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_27960: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_27961: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27962: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_27963: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27964: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27965: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_27966: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
rule_27967: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27968: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_27969: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27970: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27971: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27972: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_27973: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_27974: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_27975: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_27976: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27977: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27978: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_27979: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_27980: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_27981: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_27982: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27983: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_27984: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_27985: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_27986: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27987: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != I
rule_27988: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27989: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_27990: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27991: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27992: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27993: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_27994: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27995: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27996: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27997: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_27998: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_27999: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_28000: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28001: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_28002: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28003: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_28004: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_28005: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28006: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_28007: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28008: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28009: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28010: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28011: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28012: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28013: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_28014: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28015: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28016: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28017: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28018: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_28019: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28020: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28021: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28022: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_28023: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28024: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_28025: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28026: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28027: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28028: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28029: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28030: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_28031: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != Empty
rule_28032: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != Empty
rule_28033: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28034: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28035: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqS
rule_28036: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_28037: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_28038: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28039: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_28040: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28041: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28042: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_28043: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_28044: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28045: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28046: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28047: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28048: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28049: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28050: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28051: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_28052: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28053: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28054: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28055: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28056: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_28057: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28058: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28059: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_28060: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28061: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28062: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_28063: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_28064: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28065: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28066: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28067: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28068: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28069: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_28070: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28071: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28072: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_28073: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28074: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28075: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28076: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28077: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_28078: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28079: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28080: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28081: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_28082: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_28083: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28084: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28085: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28086: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_28087: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28088: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_28089: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28090: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28091: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28092: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28093: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28094: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_28095: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_28096: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28097: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28098: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_28099: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_28100: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28101: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28102: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_28103: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28104: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28105: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28106: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28107: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28108: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_28109: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28110: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28111: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28112: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28113: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28114: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28115: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28116: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_28117: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28118: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28119: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28120: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_28121: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_28122: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_28123: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_28124: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_28125: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28126: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_28127: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_28128: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28129: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28130: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_28131: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28132: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28133: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28134: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28135: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28136: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28137: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28138: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28139: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28140: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_28141: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28142: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28143: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28144: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_28145: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_28146: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28147: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28148: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_28149: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_28150: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28151: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_28152: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28153: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_28154: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_28155: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_28156: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28157: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28158: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28159: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28160: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_28161: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_28162: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_28163: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_28164: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_28165: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28166: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Data = AuxData
rule_28167: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28168: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28169: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28170: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28171: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28172: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28173: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_28174: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28175: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_28176: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].Data = AuxData
rule_28177: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28178: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28179: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_28180: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28181: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_28182: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_28183: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28184: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_28185: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_28186: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28187: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_28188: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28189: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_28190: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_28191: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_28192: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28193: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_28194: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_28195: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_28196: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_28197: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_28198: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_28199: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_28200: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_28201: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_28202: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28203: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28204: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_1].Data = AuxData
rule_28205: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28206: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_28207: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_28208: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_28209: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_28210: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_28211: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_28212: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_28213: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_28214: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].Data = AuxData
rule_28215: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_28216: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28217: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28218: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_28219: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28220: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_28221: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28222: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28223: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28224: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28225: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28226: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28227: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28228: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28229: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_28230: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Data = AuxData
rule_28231: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_28232: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_28233: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28234: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28235: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28236: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = InvAck
rule_28237: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_28238: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28239: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_28240: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28241: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_28242: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_28243: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_28244: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_28245: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28246: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28247: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28248: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28249: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28250: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28251: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28252: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28253: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28254: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28255: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28256: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28257: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28258: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28259: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28260: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28261: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28262: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28263: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28264: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28265: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28266: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28267: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28268: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_28269: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28270: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28271: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28272: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28273: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28274: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28275: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28276: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28277: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_28278: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28279: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28280: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28281: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28282: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_28283: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28284: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_28285: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28286: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28287: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28288: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_28289: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28290: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_28291: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28292: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28293: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_28294: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_28295: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28296: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_28297: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_28298: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_28299: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28300: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28301: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28302: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28303: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28304: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28305: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28306: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28307: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28308: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].Data = AuxData
rule_28309: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28310: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28311: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28312: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28313: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_28314: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28315: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28316: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28317: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28318: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28319: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28320: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_28321: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28322: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28323: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28324: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_28325: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28326: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28327: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28328: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28329: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_28330: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28331: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28332: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28333: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28334: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28335: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28336: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28337: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28338: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_28339: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28340: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28341: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28342: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28343: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28344: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_28345: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28346: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28347: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28348: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_28349: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28350: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28351: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28352: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28353: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28354: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28355: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28356: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_28357: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28358: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28359: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28360: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28361: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28362: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28363: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28364: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28365: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28366: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_28367: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28368: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28369: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28370: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28371: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28372: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28373: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28374: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28375: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28376: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28377: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28378: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28379: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28380: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28381: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28382: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28383: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28384: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28385: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28386: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_28387: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28388: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28389: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28390: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28391: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28392: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28393: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28394: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28395: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28396: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28397: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28398: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28399: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28400: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28401: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28402: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28403: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28404: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_28405: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28406: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28407: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28408: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28409: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28410: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28411: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28412: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28413: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28414: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28415: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28416: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_28417: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28418: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_28419: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_28420: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Empty
rule_28421: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_28422: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28423: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28424: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_28425: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_28426: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = InvAck
rule_28427: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_28428: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28429: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_28430: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28431: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28432: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28433: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28434: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_28435: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28436: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28437: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_28438: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_28439: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].Data = AuxData
rule_28440: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28441: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28442: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_28443: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28444: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28445: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28446: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28447: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28448: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28449: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28450: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_28451: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28452: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28453: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28454: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_28455: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28456: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28457: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28458: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28459: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28460: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28461: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28462: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28463: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_28464: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28465: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28466: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28467: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28468: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28469: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28470: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28471: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_28472: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_28473: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_28474: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_28475: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_28476: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = true
rule_28477: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28478: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28479: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28480: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28481: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28482: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28483: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_28484: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28485: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28486: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28487: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28488: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28489: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28490: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28491: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28492: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_28493: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_28494: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28495: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28496: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_28497: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28498: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28499: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28500: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28501: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28502: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28503: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28504: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28505: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_28506: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_1].Cmd = ReqE
rule_28507: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28508: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28509: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = ReqS
rule_28510: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_28511: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28512: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28513: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != Empty
rule_28514: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28515: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != Empty
rule_28516: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28517: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28518: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28519: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28520: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28521: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_28522: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28523: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28524: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28525: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28526: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28527: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28528: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28529: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28530: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28531: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28532: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28533: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28534: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_28535: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28536: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28537: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28538: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28539: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_28540: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28541: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28542: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28543: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28544: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28545: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28546: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28547: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28548: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_1].Cmd = Empty
rule_28549: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28550: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqS
rule_28551: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28552: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28553: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28554: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28555: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28556: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqE
rule_28557: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28558: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28559: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28560: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28561: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28562: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28563: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28564: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_28565: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28566: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_28567: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28568: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_28569: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28570: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28571: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_28572: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28573: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28574: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28575: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28576: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_28577: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28578: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28579: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28580: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_28581: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_28582: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28583: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28584: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_28585: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28586: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_28587: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_28588: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28589: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28590: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28591: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_28592: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_28593: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28594: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28595: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28596: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28597: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28598: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28599: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_28600: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28601: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_28602: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28603: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28604: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28605: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28606: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_28607: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28608: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28609: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28610: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28611: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28612: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28613: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28614: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28615: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28616: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28617: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28618: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28619: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28620: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28621: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28622: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_28623: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28624: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_28625: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28626: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28627: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28628: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28629: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28630: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28631: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_28632: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28633: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28634: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28635: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_28636: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28637: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28638: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28639: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_28640: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_28641: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28642: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28643: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_28644: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd = Empty
rule_28645: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28646: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_28647: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28648: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28649: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28650: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28651: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28652: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28653: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28654: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28655: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28656: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28657: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28658: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28659: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28660: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28661: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28662: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28663: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28664: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28665: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_28666: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28667: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_28668: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28669: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28670: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28671: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28672: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_28673: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28674: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28675: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28676: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28677: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28678: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28679: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28680: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28681: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28682: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28683: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28684: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28685: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28686: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28687: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28688: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28689: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_28690: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28691: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28692: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28693: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28694: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28695: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28696: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28697: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28698: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_28699: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28700: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28701: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28702: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_28703: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28704: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28705: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_28706: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28707: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28708: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28709: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28710: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28711: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28712: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28713: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28714: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_28715: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28716: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28717: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28718: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28719: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28720: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28721: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_28722: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28723: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28724: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28725: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_28726: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28727: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28728: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28729: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28730: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_28731: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28732: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28733: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28734: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_28735: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28736: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28737: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28738: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_28739: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28740: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28741: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28742: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_28743: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_28744: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28745: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28746: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28747: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_28748: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28749: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28750: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28751: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_28752: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_28753: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28754: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_28755: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_28756: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_28757: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28758: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28759: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28760: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28761: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28762: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_28763: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28764: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28765: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28766: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28767: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28768: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_28769: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28770: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28771: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28772: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28773: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28774: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28775: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_28776: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_28777: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28778: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_28779: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Data = AuxData
rule_28780: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28781: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28782: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28783: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28784: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Data = AuxData
rule_28785: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28786: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28787: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28788: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28789: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28790: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_28791: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28792: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28793: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28794: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_28795: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_28796: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28797: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28798: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28799: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_28800: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_28801: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28802: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28803: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_28804: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28805: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_28806: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28807: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28808: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28809: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28810: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28811: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28812: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28813: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28814: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_28815: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = InvAck
rule_28816: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_28817: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_28818: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_28819: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_28820: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_28821: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = InvAck
rule_28822: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_28823: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_28824: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_28825: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28826: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_28827: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28828: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_28829: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28830: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_28831: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28832: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_28833: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_28834: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28835: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28836: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28837: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28838: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28839: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28840: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_28841: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28842: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28843: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_28844: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28845: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_28846: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28847: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_28848: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28849: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_28850: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_28851: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_28852: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28853: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28854: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28855: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_28856: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28857: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28858: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28859: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_28860: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_28861: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_28862: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28863: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28864: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28865: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28866: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28867: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28868: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28869: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28870: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28871: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28872: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_28873: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28874: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28875: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28876: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_28877: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28878: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_28879: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_28880: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = ReqS
rule_28881: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28882: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_28883: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_28884: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28885: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28886: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28887: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28888: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28889: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28890: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28891: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28892: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28893: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28894: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28895: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_28896: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28897: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_28898: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_28899: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28900: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_2].Cmd = ReqE
rule_28901: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28902: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_28903: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28904: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28905: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28906: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28907: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28908: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28909: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28910: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28911: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_28912: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_28913: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28914: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28915: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28916: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28917: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28918: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28919: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28920: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28921: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28922: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28923: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28924: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_28925: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_28926: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28927: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28928: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28929: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28930: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28931: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28932: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28933: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28934: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_28935: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_28936: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_28937: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_28938: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_28939: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28940: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28941: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28942: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_28943: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28944: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = E
rule_28945: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_28946: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28947: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28948: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28949: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28950: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28951: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28952: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28953: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28954: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_28955: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_28956: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].Data = AuxData
rule_28957: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_28958: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28959: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_28960: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28961: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_28962: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_28963: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].Data = AuxData
rule_28964: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28965: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28966: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28967: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28968: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28969: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = InvAck
rule_28970: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_28971: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_28972: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28973: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28974: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_28975: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28976: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28977: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_28978: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_28979: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_28980: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28981: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28982: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_28983: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28984: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_28985: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28986: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28987: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28988: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_28989: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28990: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_28991: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28992: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28993: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28994: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28995: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28996: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28997: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_28998: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28999: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_29000: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29001: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29002: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29003: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29004: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29005: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29006: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29007: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29008: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29009: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29010: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_29011: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29012: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29013: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_29014: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_29015: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_29016: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_29017: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29018: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29019: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29020: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_29021: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29022: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29023: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_29024: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29025: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_29026: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_29027: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29028: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29029: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29030: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29031: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29032: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_29033: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29034: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29035: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29036: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29037: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29038: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_29039: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29040: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29041: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29042: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29043: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29044: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29045: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29046: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29047: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29048: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29049: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_29050: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_29051: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_29052: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29053: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_29054: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_29055: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29056: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_29057: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_29058: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29059: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_29060: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29061: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29062: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29063: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_29064: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_29065: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_29066: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29067: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_29068: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != I
rule_29069: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29070: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_29071: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_29072: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29073: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_29074: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].Data = AuxData
rule_29075: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != I
rule_29076: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29077: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29078: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29079: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29080: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29081: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29082: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29083: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29084: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29085: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29086: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29087: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29088: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29089: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_29090: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Data = AuxData
rule_29091: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = InvAck
rule_29092: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29093: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29094: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_29095: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29096: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29097: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29098: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_29099: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29100: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29101: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_29102: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29103: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29104: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29105: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_29106: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_29107: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29108: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_1].Data = AuxData
rule_29109: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29110: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29111: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29112: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29113: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_29114: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_29115: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29116: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29117: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29118: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29119: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29120: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29121: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29122: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29123: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29124: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_29125: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29126: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29127: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29128: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29129: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_29130: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29131: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29132: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29133: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29134: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29135: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29136: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29137: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29138: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29139: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29140: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29141: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29142: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29143: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29144: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29145: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_29146: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_29147: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_29148: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29149: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29150: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29151: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_29152: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29153: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29154: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_29155: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29156: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29157: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29158: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29159: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29160: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29161: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29162: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29163: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29164: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_29165: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29166: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29167: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29168: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29169: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29170: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29171: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_29172: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29173: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_29174: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29175: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29176: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29177: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29178: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29179: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_29180: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29181: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29182: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_29183: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_29184: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_29185: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29186: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29187: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_29188: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29189: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_29190: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29191: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29192: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29193: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29194: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29195: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29196: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_29197: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29198: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29199: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29200: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29201: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29202: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29203: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29204: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29205: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29206: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29207: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29208: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29209: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29210: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29211: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29212: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29213: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29214: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29215: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29216: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29217: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29218: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29219: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29220: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29221: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29222: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29223: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29224: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29225: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29226: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29227: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_29228: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29229: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29230: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29231: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29232: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29233: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29234: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29235: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29236: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29237: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29238: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29239: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29240: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29241: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29242: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29243: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29244: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29245: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29246: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29247: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29248: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29249: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29250: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29251: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29252: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29253: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29254: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29255: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29256: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29257: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29258: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29259: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29260: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29261: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29262: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29263: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29264: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29265: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29266: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_29267: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_29268: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29269: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29270: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29271: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29272: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29273: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_29274: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29275: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29276: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29277: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_29278: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29279: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29280: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29281: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29282: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_29283: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29284: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29285: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29286: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29287: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_29288: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29289: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_29290: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29291: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_29292: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29293: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29294: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_29295: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29296: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_29297: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29298: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_29299: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29300: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_29301: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_29302: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29303: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29304: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_29305: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_29306: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29307: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29308: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29309: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29310: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29311: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29312: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_29313: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_29314: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29315: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29316: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29317: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29318: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29319: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_29320: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29321: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29322: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29323: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_29324: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29325: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29326: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_29327: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29328: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_29329: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29330: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_29331: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29332: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_29333: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_29334: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29335: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_29336: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_29337: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29338: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29339: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29340: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29341: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29342: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29343: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29344: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29345: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29346: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29347: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_29348: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29349: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29350: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29351: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29352: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29353: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_29354: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
rule_29355: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29356: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_29357: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_29358: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_29359: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29360: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29361: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29362: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29363: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29364: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29365: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29366: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29367: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29368: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29369: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29370: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29371: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29372: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29373: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29374: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29375: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29376: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_29377: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_29378: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29379: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29380: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
rule_29381: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29382: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29383: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29384: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29385: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_29386: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29387: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29388: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29389: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29390: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29391: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
rule_29392: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29393: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29394: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29395: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_29396: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29397: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29398: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29399: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29400: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29401: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29402: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29403: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29404: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29405: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_29406: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_29407: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29408: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29409: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_29410: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_29411: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29412: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29413: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29414: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29415: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29416: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29417: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29418: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_29419: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_29420: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29421: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29422: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29423: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29424: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29425: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_29426: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29427: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_29428: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29429: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29430: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29431: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29432: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29433: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29434: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_29435: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29436: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29437: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29438: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_29439: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_29440: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_29441: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29442: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29443: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29444: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29445: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_29446: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29447: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_29448: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_29449: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29450: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29451: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29452: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_29453: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29454: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_29455: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29456: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29457: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29458: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29459: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_29460: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_29461: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29462: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29463: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_29464: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29465: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_29466: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29467: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29468: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29469: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_29470: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29471: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29472: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29473: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29474: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29475: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29476: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29477: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_29478: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29479: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29480: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29481: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29482: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29483: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29484: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29485: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29486: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_29487: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_29488: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_29489: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_29490: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29491: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29492: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29493: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29494: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29495: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29496: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_29497: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_29498: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_29499: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29500: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29501: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29502: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29503: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29504: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29505: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29506: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29507: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_29508: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_29509: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_29510: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29511: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29512: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_29513: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29514: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_29515: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_29516: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_29517: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29518: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29519: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29520: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29521: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29522: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_29523: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_29524: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29525: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29526: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29527: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_29528: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29529: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29530: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29531: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29532: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29533: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_29534: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29535: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29536: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_29537: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_29538: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_29539: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29540: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_29541: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_29542: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29543: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_29544: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_29545: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_29546: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29547: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_29548: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != I
rule_29549: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
rule_29550: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_29551: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29552: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29553: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29554: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29555: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_29556: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29557: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29558: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29559: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29560: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29561: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29562: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29563: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_29564: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29565: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != I
rule_29566: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29567: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_29568: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_29569: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29570: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29571: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29572: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29573: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_29574: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29575: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29576: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29577: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_29578: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29579: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29580: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29581: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_29582: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29583: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29584: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29585: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_29586: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29587: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29588: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
rule_29589: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29590: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_29591: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_29592: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_29593: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_29594: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_29595: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_29596: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29597: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29598: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29599: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29600: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29601: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29602: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29603: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_29604: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29605: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
rule_29606: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29607: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_29608: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != I
rule_29609: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_29610: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_29611: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_29612: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29613: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_29614: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_29615: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_29616: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29617: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29618: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29619: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_29620: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_29621: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_29622: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != I
rule_29623: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29624: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_29625: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_29626: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_29627: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29628: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29629: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29630: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29631: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_29632: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29633: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29634: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29635: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29636: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29637: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29638: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_29639: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29640: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29641: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_29642: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29643: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29644: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29645: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29646: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29647: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29648: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29649: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_29650: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29651: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29652: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29653: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29654: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29655: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29656: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29657: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29658: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_29659: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29660: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29661: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29662: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29663: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29664: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29665: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_29666: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29667: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29668: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29669: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29670: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29671: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29672: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29673: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29674: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29675: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_29676: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29677: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29678: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_29679: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29680: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29681: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29682: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29683: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29684: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29685: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29686: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29687: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29688: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29689: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_29690: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29691: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29692: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29693: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29694: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29695: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29696: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_29697: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_29698: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29699: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29700: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29701: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29702: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_29703: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29704: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29705: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29706: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_29707: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29708: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29709: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29710: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29711: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_29712: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29713: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29714: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29715: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29716: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Data = AuxData
rule_29717: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29718: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29719: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Data = AuxData
rule_29720: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29721: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_29722: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_29723: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29724: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29725: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_29726: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29727: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29728: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_29729: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29730: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29731: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29732: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_29733: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29734: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29735: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29736: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_29737: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29738: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29739: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29740: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_29741: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29742: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29743: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_29744: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Data = AuxData
rule_29745: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29746: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29747: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29748: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_29749: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29750: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_29751: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_29752: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_29753: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29754: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29755: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29756: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29757: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_29758: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29759: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29760: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_29761: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29762: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_29763: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29764: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_29765: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_29766: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29767: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_29768: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29769: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29770: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_29771: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29772: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29773: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_29774: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29775: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Data = AuxData
rule_29776: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_29777: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29778: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_29779: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != Empty
rule_29780: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29781: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29782: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_29783: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_29784: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29785: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29786: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29787: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_29788: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29789: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_29790: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != Empty
rule_29791: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29792: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_29793: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_29794: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29795: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_29796: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29797: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29798: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29799: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_29800: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29801: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_29802: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_29803: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_29804: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_29805: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29806: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29807: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_29808: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29809: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29810: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_29811: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_29812: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29813: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29814: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29815: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29816: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29817: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29818: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29819: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29820: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29821: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29822: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29823: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29824: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29825: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29826: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29827: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29828: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29829: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29830: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Data = AuxData
rule_29831: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29832: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29833: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = InvAck
rule_29834: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29835: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29836: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29837: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_29838: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_29839: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29840: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29841: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29842: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29843: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29844: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29845: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29846: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29847: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29848: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29849: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29850: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29851: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29852: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29853: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29854: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29855: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_29856: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29857: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29858: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29859: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29860: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29861: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29862: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29863: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29864: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29865: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29866: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29867: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29868: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29869: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29870: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29871: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29872: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29873: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29874: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29875: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29876: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29877: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29878: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29879: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29880: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29881: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29882: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29883: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_29884: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29885: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29886: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29887: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29888: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_29889: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29890: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29891: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29892: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29893: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_29894: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29895: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29896: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29897: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29898: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29899: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29900: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29901: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29902: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29903: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29904: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29905: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29906: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29907: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29908: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29909: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29910: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29911: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29912: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29913: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29914: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29915: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29916: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29917: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29918: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29919: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29920: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29921: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29922: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_29923: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_29924: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29925: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_29926: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29927: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29928: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29929: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29930: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29931: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29932: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29933: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29934: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29935: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29936: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29937: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29938: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29939: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29940: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_29941: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_29942: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29943: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29944: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_29945: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29946: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_29947: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29948: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_29949: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29950: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29951: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29952: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_29953: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_29954: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29955: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29956: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_29957: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29958: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29959: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_29960: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29961: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29962: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29963: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29964: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29965: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29966: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_29967: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29968: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_29969: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29970: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_29971: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_29972: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29973: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29974: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29975: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29976: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != Empty
rule_29977: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_1].Cmd != Empty
rule_29978: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29979: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29980: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29981: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != Empty
rule_29982: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29983: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29984: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_1].Cmd != Empty
rule_29985: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29986: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29987: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29988: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29989: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_29990: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29991: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29992: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29993: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29994: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29995: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29996: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29997: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29998: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29999: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_30000: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_30001: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30002: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30003: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_30004: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_30005: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30006: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30007: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30008: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_30009: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_30010: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_30011: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_30012: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_30013: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_30014: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30015: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30016: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30017: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30018: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30019: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30020: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30021: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30022: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30023: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30024: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30025: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_30026: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_30027: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_30028: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30029: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30030: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30031: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_30032: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Empty
rule_30033: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_30034: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_30035: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30036: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_30037: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30038: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_30039: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_30040: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30041: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30042: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_30043: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30044: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30045: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30046: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30047: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_30048: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_30049: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_30050: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30051: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_30052: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_30053: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30054: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30055: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30056: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_30057: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30058: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30059: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30060: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_30061: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30062: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30063: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30064: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30065: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30066: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30067: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30068: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30069: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30070: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30071: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30072: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30073: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30074: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30075: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30076: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30077: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_30078: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30079: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30080: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30081: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30082: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30083: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30084: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30085: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30086: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30087: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30088: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30089: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30090: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30091: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30092: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30093: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30094: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30095: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_30096: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_30097: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_30098: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30099: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_30100: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_30101: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_30102: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30103: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30104: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30105: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_30106: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_30107: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30108: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Empty
rule_30109: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30110: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_30111: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_30112: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30113: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30114: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30115: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30116: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30117: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30118: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30119: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30120: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30121: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_30122: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30123: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_30124: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30125: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30126: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30127: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30128: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30129: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30130: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30131: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30132: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_30133: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30134: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30135: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30136: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30137: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30138: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30139: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30140: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30141: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_30142: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30143: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30144: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30145: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30146: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30147: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30148: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_30149: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30150: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30151: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30152: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_30153: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30154: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30155: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30156: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30157: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_30158: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30159: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30160: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30161: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30162: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30163: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30164: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30165: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30166: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30167: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30168: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30169: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30170: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30171: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_30172: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30173: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_30174: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Data = AuxData
rule_30175: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30176: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30177: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30178: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_30179: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Data = AuxData
rule_30180: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30181: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30182: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_30183: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30184: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30185: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30186: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30187: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30188: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_30189: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_30190: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30191: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30192: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30193: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30194: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30195: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30196: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30197: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30198: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30199: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30200: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30201: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30202: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_30203: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30204: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_30205: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30206: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_30207: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30208: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30209: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_30210: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30211: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_30212: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_30213: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_30214: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_30215: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30216: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_30217: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_30218: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30219: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_30220: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30221: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30222: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_30223: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30224: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30225: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30226: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30227: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30228: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30229: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30230: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_30231: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30232: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30233: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30234: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30235: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30236: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30237: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30238: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_30239: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30240: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30241: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_30242: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_30243: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30244: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30245: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30246: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_30247: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30248: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30249: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30250: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_30251: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30252: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30253: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30254: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_30255: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_30256: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30257: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30258: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30259: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30260: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30261: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30262: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_30263: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_30264: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_30265: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30266: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30267: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_30268: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_30269: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_30270: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30271: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_30272: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30273: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30274: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30275: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_30276: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30277: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_30278: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30279: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30280: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30281: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30282: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_30283: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30284: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_30285: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30286: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30287: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30288: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_30289: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30290: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_30291: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30292: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30293: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30294: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30295: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30296: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_30297: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30298: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_30299: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30300: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30301: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_30302: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30303: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_30304: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30305: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30306: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30307: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_30308: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30309: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_30310: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30311: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30312: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_30313: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_30314: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_30315: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30316: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30317: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30318: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30319: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30320: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30321: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_30322: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_30323: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30324: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30325: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30326: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30327: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].Data = AuxData
rule_30328: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30329: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30330: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_30331: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_30332: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_30333: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = InvAck
rule_30334: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30335: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30336: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_30337: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_30338: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30339: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30340: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30341: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30342: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_30343: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30344: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = InvAck
rule_30345: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30346: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30347: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_30348: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30349: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_30350: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30351: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30352: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30353: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_30354: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30355: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30356: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30357: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30358: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30359: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30360: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30361: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30362: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_30363: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30364: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30365: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30366: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30367: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30368: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30369: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30370: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30371: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30372: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30373: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30374: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30375: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30376: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_30377: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30378: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30379: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30380: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30381: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30382: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_30383: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30384: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30385: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_30386: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30387: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_30388: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30389: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30390: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30391: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_30392: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_30393: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30394: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30395: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_30396: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30397: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_30398: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_30399: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30400: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30401: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30402: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_30403: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30404: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30405: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_30406: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30407: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30408: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30409: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_30410: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30411: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30412: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_30413: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30414: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_30415: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30416: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30417: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_30418: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30419: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30420: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30421: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_30422: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30423: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30424: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30425: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30426: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_30427: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_30428: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_30429: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30430: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != I
rule_30431: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_30432: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30433: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30434: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30435: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30436: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30437: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30438: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30439: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30440: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30441: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30442: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30443: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30444: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30445: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30446: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30447: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30448: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30449: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30450: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30451: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30452: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30453: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30454: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30455: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30456: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30457: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30458: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30459: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30460: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30461: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30462: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != I
rule_30463: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_30464: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_30465: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30466: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30467: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30468: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_30469: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_30470: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_30471: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30472: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_30473: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_30474: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30475: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_30476: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_30477: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30478: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_30479: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_30480: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30481: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30482: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30483: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30484: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_30485: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30486: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30487: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30488: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30489: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30490: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30491: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30492: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30493: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30494: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30495: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30496: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30497: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30498: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30499: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30500: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30501: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30502: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30503: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30504: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_30505: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_30506: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30507: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30508: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30509: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30510: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30511: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30512: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_30513: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30514: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30515: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30516: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30517: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_30518: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30519: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_30520: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30521: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30522: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30523: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30524: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30525: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30526: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30527: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30528: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30529: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30530: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30531: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30532: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30533: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30534: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30535: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30536: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30537: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30538: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30539: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30540: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30541: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30542: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30543: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30544: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30545: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30546: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30547: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_30548: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30549: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30550: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30551: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30552: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30553: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30554: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30555: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30556: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30557: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30558: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30559: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30560: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30561: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30562: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30563: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30564: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30565: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30566: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30567: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30568: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30569: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30570: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30571: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30572: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30573: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30574: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30575: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30576: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30577: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30578: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30579: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30580: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30581: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30582: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30583: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30584: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30585: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30586: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30587: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30588: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30589: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30590: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30591: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30592: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30593: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30594: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30595: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30596: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30597: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_30598: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30599: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_30600: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30601: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30602: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30603: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30604: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_30605: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30606: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30607: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30608: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_30609: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_30610: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30611: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_30612: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30613: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30614: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30615: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30616: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30617: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30618: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30619: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30620: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30621: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30622: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30623: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30624: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30625: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30626: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30627: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_30628: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_30629: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30630: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_30631: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30632: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30633: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30634: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30635: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_30636: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30637: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30638: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_30639: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30640: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30641: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30642: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30643: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30644: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30645: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30646: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_30647: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30648: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30649: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30650: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30651: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30652: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30653: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30654: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30655: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30656: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30657: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30658: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_30659: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_30660: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30661: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30662: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_30663: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30664: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_30665: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_30666: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_30667: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_30668: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_30669: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_30670: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_30671: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_30672: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30673: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30674: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_30675: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30676: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30677: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30678: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30679: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_30680: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30681: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_30682: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30683: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_30684: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30685: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30686: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30687: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_30688: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30689: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30690: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_30691: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30692: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30693: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_30694: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30695: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30696: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30697: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_30698: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30699: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30700: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30701: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30702: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30703: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30704: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30705: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30706: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30707: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_30708: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30709: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30710: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30711: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30712: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30713: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30714: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30715: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30716: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30717: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30718: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30719: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30720: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30721: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30722: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30723: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_30724: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30725: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30726: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30727: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30728: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30729: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30730: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30731: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30732: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30733: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30734: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30735: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30736: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30737: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30738: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30739: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30740: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30741: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_30742: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_30743: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30744: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30745: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30746: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_30747: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30748: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_30749: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30750: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30751: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30752: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30753: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30754: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30755: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30756: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30757: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30758: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30759: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30760: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30761: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30762: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30763: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30764: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_30765: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30766: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30767: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30768: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30769: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30770: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30771: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30772: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_30773: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_30774: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_30775: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30776: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_30777: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_30778: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30779: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30780: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_30781: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30782: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30783: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30784: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30785: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30786: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30787: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30788: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30789: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30790: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30791: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30792: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30793: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_30794: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30795: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30796: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30797: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30798: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_30799: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_30800: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_30801: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30802: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_30803: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_30804: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30805: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30806: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_30807: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30808: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30809: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30810: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_30811: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30812: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30813: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_30814: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_30815: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30816: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30817: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30818: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30819: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_30820: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_30821: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != I
rule_30822: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30823: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30824: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_30825: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30826: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_30827: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_30828: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_30829: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30830: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30831: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30832: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30833: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30834: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_30835: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30836: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30837: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_30838: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_30839: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
rule_30840: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30841: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_30842: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30843: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30844: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30845: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30846: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_30847: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_30848: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30849: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_30850: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30851: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30852: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30853: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30854: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30855: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30856: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_30857: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30858: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30859: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_30860: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30861: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30862: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
rule_30863: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30864: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_30865: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30866: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30867: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30868: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30869: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30870: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30871: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30872: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30873: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30874: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_30875: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30876: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_30877: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30878: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30879: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30880: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30881: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_30882: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30883: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_30884: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30885: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30886: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30887: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30888: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30889: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30890: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30891: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_30892: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30893: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30894: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != I
rule_30895: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30896: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30897: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30898: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_30899: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30900: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
rule_30901: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_30902: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_30903: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_30904: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_30905: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30906: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30907: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_30908: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30909: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30910: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30911: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30912: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30913: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_30914: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30915: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30916: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_30917: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30918: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30919: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30920: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_30921: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30922: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30923: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30924: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30925: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30926: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30927: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30928: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30929: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30930: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30931: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30932: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30933: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30934: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30935: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30936: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = GntS
rule_30937: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Data = AuxData
rule_30938: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30939: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30940: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30941: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = InvAck
rule_30942: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30943: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30944: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_30945: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30946: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30947: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30948: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30949: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30950: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30951: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30952: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30953: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30954: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = InvAck
rule_30955: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30956: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30957: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30958: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30959: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_30960: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30961: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30962: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30963: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30964: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30965: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30966: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30967: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30968: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30969: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30970: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30971: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30972: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_30973: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30974: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30975: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30976: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30977: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30978: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_30979: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30980: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_30981: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30982: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30983: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30984: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntE
rule_30985: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30986: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
rule_30987: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30988: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30989: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_30990: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_30991: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30992: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30993: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_30994: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30995: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_30996: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30997: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30998: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
rule_30999: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_31000: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31001: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_31002: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_31003: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31004: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_31005: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_31006: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31007: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_31008: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31009: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31010: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_31011: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_31012: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31013: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31014: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31015: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_31016: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_31017: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31018: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31019: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31020: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_31021: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31022: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_31023: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31024: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_31025: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31026: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31027: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31028: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31029: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31030: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31031: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31032: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31033: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31034: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31035: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31036: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31037: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31038: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31039: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31040: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31041: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31042: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31043: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_31044: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31045: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31046: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31047: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31048: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31049: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31050: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31051: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31052: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31053: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31054: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31055: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31056: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31057: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31058: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31059: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31060: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31061: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31062: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_31063: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31064: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31065: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31066: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31067: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31068: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31069: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_31070: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_31071: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31072: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31073: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_31074: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_31075: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31076: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31077: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31078: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31079: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31080: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31081: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31082: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31083: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31084: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31085: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31086: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31087: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31088: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31089: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31090: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31091: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31092: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31093: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31094: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31095: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31096: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31097: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31098: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31099: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31100: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31101: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31102: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31103: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31104: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31105: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31106: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31107: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31108: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31109: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_31110: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31111: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31112: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31113: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31114: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31115: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].Data = AuxData
rule_31116: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31117: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31118: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31119: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_31120: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31121: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31122: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31123: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_31124: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31125: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31126: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31127: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31128: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31129: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31130: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31131: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31132: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31133: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31134: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_31135: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_31136: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31137: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_31138: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31139: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31140: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31141: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31142: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31143: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31144: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_31145: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31146: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31147: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31148: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31149: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31150: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31151: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31152: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31153: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31154: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31155: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31156: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31157: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31158: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31159: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31160: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_31161: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31162: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31163: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31164: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31165: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_31166: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31167: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_31168: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31169: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31170: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31171: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_31172: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31173: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31174: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31175: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31176: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31177: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_31178: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_31179: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31180: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_31181: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31182: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31183: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_31184: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31185: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31186: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31187: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31188: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31189: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31190: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31191: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31192: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31193: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31194: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31195: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31196: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31197: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31198: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31199: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31200: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31201: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31202: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31203: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31204: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31205: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31206: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31207: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31208: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31209: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31210: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31211: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31212: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31213: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31214: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31215: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31216: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31217: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31218: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31219: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31220: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31221: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31222: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31223: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31224: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31225: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_31226: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_31227: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31228: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31229: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_31230: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31231: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31232: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_31233: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31234: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_31235: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_31236: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31237: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31238: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31239: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31240: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31241: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31242: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31243: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31244: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31245: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31246: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31247: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31248: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31249: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31250: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31251: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31252: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31253: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31254: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31255: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31256: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31257: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31258: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31259: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31260: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31261: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31262: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31263: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31264: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31265: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = InvAck
rule_31266: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31267: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31268: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31269: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31270: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31271: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31272: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31273: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31274: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31275: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
rule_31276: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31277: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31278: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31279: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31280: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31281: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31282: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31283: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31284: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31285: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31286: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31287: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31288: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31289: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31290: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_31291: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_31292: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_31293: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31294: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31295: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_31296: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_31297: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31298: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31299: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_31300: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_31301: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
rule_31302: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_31303: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31304: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31305: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31306: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31307: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_31308: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_31309: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31310: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31311: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31312: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31313: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31314: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_31315: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31316: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_31317: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31318: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31319: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31320: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31321: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31322: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31323: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = InvAck
rule_31324: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31325: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31326: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_31327: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31328: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31329: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31330: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31331: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31332: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31333: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31334: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31335: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31336: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31337: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31338: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31339: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31340: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31341: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31342: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31343: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31344: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31345: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31346: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31347: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31348: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31349: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_31350: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31351: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31352: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31353: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31354: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31355: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31356: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31357: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31358: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31359: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_31360: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31361: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31362: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31363: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31364: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31365: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31366: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31367: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31368: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31369: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31370: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31371: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_31372: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31373: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31374: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31375: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31376: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31377: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31378: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31379: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31380: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31381: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31382: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31383: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31384: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31385: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31386: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31387: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31388: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_31389: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31390: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31391: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31392: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31393: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31394: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31395: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31396: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31397: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31398: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31399: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31400: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31401: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31402: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31403: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31404: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31405: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_31406: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = S
rule_31407: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].Data = AuxData
rule_31408: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_31409: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_31410: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_31411: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31412: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31413: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31414: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31415: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31416: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31417: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31418: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31419: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
rule_31420: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31421: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31422: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31423: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31424: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31425: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31426: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31427: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31428: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31429: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31430: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31431: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31432: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31433: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31434: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31435: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31436: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31437: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31438: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31439: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31440: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31441: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_31442: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31443: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31444: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_31445: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_31446: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31447: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31448: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31449: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_31450: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_31451: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31452: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31453: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_31454: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31455: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31456: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31457: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31458: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31459: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31460: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31461: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31462: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31463: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_31464: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31465: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31466: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_31467: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31468: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_31469: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_31470: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_31471: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31472: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_31473: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31474: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31475: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31476: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31477: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_31478: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31479: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31480: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31481: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31482: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31483: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31484: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31485: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31486: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31487: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31488: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31489: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != I
rule_31490: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].Data = AuxData
rule_31491: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31492: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31493: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_31494: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31495: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_31496: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_31497: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_31498: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31499: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31500: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31501: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31502: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31503: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31504: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31505: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31506: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31507: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31508: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31509: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31510: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31511: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31512: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31513: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31514: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31515: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31516: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31517: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31518: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31519: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31520: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31521: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31522: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31523: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31524: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31525: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31526: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31527: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31528: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31529: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31530: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31531: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31532: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31533: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31534: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31535: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31536: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31537: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31538: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31539: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31540: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31541: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31542: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31543: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31544: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31545: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31546: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31547: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31548: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31549: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31550: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31551: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31552: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31553: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31554: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31555: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31556: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31557: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31558: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31559: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31560: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31561: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31562: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31563: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31564: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31565: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31566: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31567: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31568: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31569: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31570: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31571: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31572: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31573: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31574: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31575: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31576: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31577: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31578: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31579: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31580: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31581: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31582: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31583: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31584: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31585: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31586: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31587: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31588: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_31589: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31590: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31591: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31592: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31593: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_31594: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31595: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31596: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31597: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31598: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31599: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31600: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31601: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_31602: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31603: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31604: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31605: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_31606: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_31607: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_31608: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_31609: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31610: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31611: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31612: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31613: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31614: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_31615: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31616: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31617: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31618: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_31619: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31620: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31621: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31622: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31623: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31624: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31625: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31626: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31627: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_31628: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31629: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31630: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != Empty
rule_31631: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31632: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_31633: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_31634: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31635: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31636: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31637: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31638: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31639: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_31640: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31641: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31642: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31643: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31644: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31645: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31646: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31647: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31648: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31649: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31650: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31651: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31652: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31653: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31654: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31655: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31656: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31657: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31658: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31659: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31660: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31661: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31662: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31663: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31664: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31665: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31666: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31667: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31668: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31669: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_31670: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31671: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31672: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31673: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31674: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31675: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31676: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31677: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31678: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31679: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31680: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31681: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_31682: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31683: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31684: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31685: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31686: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31687: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31688: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31689: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31690: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_31691: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31692: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_31693: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31694: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31695: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31696: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31697: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31698: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_31699: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31700: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31701: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31702: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31703: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31704: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31705: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31706: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31707: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_31708: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31709: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31710: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_31711: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31712: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31713: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31714: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31715: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31716: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31717: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_31718: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31719: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31720: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31721: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31722: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_31723: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31724: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31725: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_31726: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31727: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31728: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31729: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31730: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31731: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31732: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31733: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31734: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31735: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31736: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31737: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31738: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31739: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31740: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_31741: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_31742: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_31743: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31744: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31745: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_31746: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_31747: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31748: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_31749: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31750: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_31751: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31752: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31753: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_31754: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_31755: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31756: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31757: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31758: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31759: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31760: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31761: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31762: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31763: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31764: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_31765: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31766: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31767: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31768: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_31769: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31770: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31771: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_31772: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31773: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31774: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31775: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31776: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31777: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31778: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31779: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31780: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31781: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31782: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31783: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31784: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31785: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31786: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31787: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_31788: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_31789: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_31790: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_31791: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31792: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31793: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != I
rule_31794: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_31795: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31796: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31797: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_31798: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31799: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31800: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31801: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31802: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31803: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31804: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31805: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31806: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31807: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_31808: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31809: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31810: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31811: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31812: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31813: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31814: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31815: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31816: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31817: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31818: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31819: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31820: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31821: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31822: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31823: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31824: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31825: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31826: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31827: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31828: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31829: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31830: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31831: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31832: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31833: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31834: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31835: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31836: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31837: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31838: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31839: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31840: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31841: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31842: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_31843: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31844: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_31845: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31846: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31847: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != Empty
rule_31848: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31849: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_31850: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_31851: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31852: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31853: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_31854: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31855: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31856: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31857: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31858: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31859: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31860: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31861: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31862: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31863: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31864: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31865: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31866: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31867: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31868: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31869: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31870: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_31871: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31872: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31873: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31874: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31875: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_31876: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31877: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31878: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31879: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31880: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31881: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31882: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31883: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31884: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31885: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31886: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31887: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31888: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31889: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31890: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31891: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31892: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31893: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31894: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31895: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31896: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31897: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31898: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31899: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31900: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31901: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31902: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31903: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31904: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31905: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31906: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31907: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31908: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31909: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31910: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31911: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31912: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31913: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31914: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31915: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31916: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31917: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31918: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31919: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31920: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31921: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31922: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31923: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31924: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31925: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31926: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31927: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31928: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31929: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31930: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31931: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31932: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31933: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31934: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31935: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31936: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31937: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31938: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31939: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31940: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31941: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31942: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31943: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31944: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31945: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31946: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31947: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31948: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31949: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31950: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31951: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31952: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31953: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_31954: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31955: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31956: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31957: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31958: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31959: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31960: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31961: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31962: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31963: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31964: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31965: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31966: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31967: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31968: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31969: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31970: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31971: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31972: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31973: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31974: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_31975: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31976: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31977: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31978: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31979: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31980: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31981: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31982: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31983: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31984: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31985: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31986: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31987: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31988: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31989: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31990: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31991: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31992: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31993: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31994: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31995: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31996: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31997: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31998: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31999: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32000: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32001: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32002: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32003: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32004: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32005: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32006: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32007: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32008: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32009: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32010: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32011: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32012: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32013: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32014: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32015: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32016: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32017: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32018: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32019: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32020: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32021: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32022: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32023: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32024: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32025: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_32026: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32027: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_32028: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_32029: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32030: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = GntS
rule_32031: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Data = AuxData
rule_32032: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_32033: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_32034: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32035: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32036: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32037: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32038: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32039: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32040: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32041: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = InvAck
rule_32042: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32043: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32044: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32045: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32046: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32047: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32048: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32049: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32050: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32051: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32052: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32053: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32054: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32055: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32056: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32057: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32058: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32059: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32060: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32061: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32062: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32063: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_32064: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_32065: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32066: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_32067: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32068: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_32069: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32070: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_32071: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_32072: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32073: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32074: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_32075: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_32076: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32077: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_32078: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32079: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_32080: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32081: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_32082: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_32083: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32084: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_32085: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32086: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_32087: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_32088: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32089: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_32090: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_32091: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32092: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32093: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32094: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32095: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32096: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = InvAck
rule_32097: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32098: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_32099: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32100: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32101: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32102: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32103: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_32104: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32105: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32106: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32107: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32108: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32109: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32110: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32111: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_32112: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_32113: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32114: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_32115: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32116: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32117: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_32118: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_32119: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_32120: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_32121: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_32122: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32123: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32124: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32125: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32126: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32127: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32128: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32129: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32130: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32131: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32132: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_32133: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32134: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_32135: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_32136: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32137: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_32138: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_32139: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_32140: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_32141: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32142: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32143: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32144: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32145: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32146: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32147: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32148: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32149: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32150: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32151: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32152: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32153: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32154: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32155: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32156: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32157: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32158: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32159: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32160: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32161: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32162: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32163: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32164: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32165: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32166: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32167: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32168: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32169: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32170: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32171: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32172: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32173: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32174: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_32175: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_32176: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32177: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32178: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_32179: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32180: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32181: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32182: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32183: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32184: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != Empty
rule_32185: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32186: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = InvAck
rule_32187: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32188: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32189: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_32190: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32191: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_32192: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32193: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32194: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32195: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32196: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32197: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32198: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32199: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32200: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32201: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32202: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32203: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_32204: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32205: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32206: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32207: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32208: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32209: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32210: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32211: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32212: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32213: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_32214: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32215: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32216: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32217: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32218: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32219: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32220: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32221: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32222: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32223: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32224: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != Empty
rule_32225: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32226: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32227: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32228: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32229: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32230: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_32231: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32232: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32233: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32234: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32235: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32236: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32237: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32238: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32239: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32240: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32241: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32242: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = InvAck
rule_32243: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32244: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32245: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32246: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32247: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32248: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32249: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32250: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32251: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32252: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32253: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_32254: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32255: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_32256: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_32257: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_32258: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_32259: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32260: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32261: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32262: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32263: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_32264: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32265: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32266: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_32267: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32268: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32269: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32270: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32271: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32272: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32273: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32274: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32275: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_32276: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_32277: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != I
rule_32278: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_32279: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_32280: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_32281: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_32282: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32283: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32284: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32285: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32286: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32287: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32288: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32289: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32290: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32291: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_32292: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32293: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32294: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32295: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32296: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32297: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32298: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32299: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32300: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32301: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32302: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32303: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32304: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32305: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32306: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32307: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_32308: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32309: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32310: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_32311: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32312: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32313: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32314: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32315: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32316: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32317: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32318: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32319: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32320: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32321: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32322: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32323: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32324: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32325: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32326: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32327: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32328: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32329: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32330: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32331: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32332: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32333: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32334: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32335: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32336: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32337: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32338: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32339: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32340: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32341: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32342: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32343: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32344: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32345: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32346: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32347: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32348: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32349: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32350: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32351: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32352: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32353: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32354: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_32355: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32356: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32357: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32358: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32359: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32360: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32361: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32362: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32363: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32364: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32365: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32366: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32367: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32368: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32369: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32370: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32371: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32372: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32373: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32374: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32375: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32376: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32377: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32378: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32379: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32380: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32381: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32382: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32383: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32384: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32385: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32386: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32387: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32388: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = InvAck
rule_32389: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32390: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32391: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32392: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32393: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32394: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32395: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32396: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32397: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32398: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32399: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32400: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32401: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32402: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32403: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32404: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32405: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32406: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32407: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32408: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32409: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32410: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32411: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_32412: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32413: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_32414: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32415: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32416: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32417: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32418: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32419: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32420: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_32421: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32422: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32423: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32424: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32425: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32426: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32427: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32428: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32429: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32430: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32431: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32432: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32433: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32434: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32435: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32436: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32437: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32438: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32439: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32440: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32441: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32442: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32443: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32444: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32445: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32446: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32447: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32448: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32449: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32450: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32451: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32452: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32453: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32454: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32455: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32456: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_32457: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_32458: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_32459: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32460: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32461: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32462: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32463: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32464: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32465: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32466: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32467: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32468: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32469: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32470: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32471: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32472: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32473: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32474: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32475: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32476: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32477: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32478: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32479: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32480: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32481: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32482: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32483: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32484: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32485: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32486: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32487: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32488: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32489: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32490: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32491: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32492: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32493: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32494: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32495: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32496: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32497: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32498: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32499: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32500: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32501: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32502: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32503: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32504: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32505: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32506: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32507: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_32508: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Data = AuxData
rule_32509: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32510: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32511: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32512: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32513: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32514: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_32515: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32516: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32517: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32518: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32519: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_32520: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32521: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_32522: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32523: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32524: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32525: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32526: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32527: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32528: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32529: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32530: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32531: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32532: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32533: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32534: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32535: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32536: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32537: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32538: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32539: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32540: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32541: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32542: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32543: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32544: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32545: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32546: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Empty
rule_32547: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32548: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32549: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32550: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32551: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32552: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32553: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32554: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32555: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32556: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32557: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32558: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32559: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32560: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32561: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_32562: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Data = AuxData
rule_32563: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32564: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32565: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32566: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32567: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32568: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32569: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32570: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32571: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32572: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32573: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32574: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32575: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32576: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32577: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32578: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32579: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32580: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32581: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32582: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32583: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32584: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32585: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32586: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32587: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32588: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32589: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32590: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32591: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32592: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32593: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32594: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32595: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32596: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32597: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32598: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32599: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32600: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32601: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32602: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32603: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32604: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32605: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32606: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32607: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32608: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32609: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32610: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32611: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32612: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32613: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32614: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32615: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32616: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32617: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32618: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32619: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32620: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32621: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32622: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32623: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32624: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32625: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32626: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32627: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32628: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32629: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32630: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32631: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32632: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32633: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32634: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32635: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32636: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32637: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32638: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32639: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32640: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32641: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32642: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32643: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32644: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32645: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32646: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32647: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32648: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32649: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32650: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32651: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32652: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32653: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32654: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32655: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32656: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32657: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32658: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32659: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32660: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
