// Seed: 602137987
module module_0 ();
  wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  final begin
    forever id_1 <= 1;
  end
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    output wor id_1,
    output tri id_2,
    input tri0 id_3,
    output uwire id_4,
    output tri1 id_5,
    output tri1 id_6,
    output tri id_7,
    input tri0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output wire id_11,
    input wire id_12,
    output uwire id_13,
    input supply0 id_14,
    input wand id_15,
    input tri0 id_16,
    output supply1 id_17,
    output wor id_18,
    output uwire id_19,
    input tri1 id_20,
    output tri id_21,
    input wor id_22,
    output tri1 id_23,
    input uwire id_24,
    input tri id_25
);
  assign id_13 = 1 == 1;
  module_0();
  assign id_1  = 1;
  assign id_23 = (id_8);
endmodule
