// Seed: 949864010
module module_0 #(
    parameter id_5 = 32'd91
) (
    output wire id_0,
    output supply1 id_1,
    input uwire id_2,
    input wor id_3
);
  logic _id_5 = 1 >> 1;
  parameter id_6 = 1;
  assign module_1.id_4 = 0;
  tri1 [1 : id_5] id_7 = -1;
  wire id_8;
  wire id_9;
  ;
  assign id_9 = id_7;
  assign id_5 = id_2;
  assign id_8 = 1;
  assign id_8 = id_8 ^ 1;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input wire id_4,
    input tri id_5,
    output tri0 id_6,
    output tri0 id_7
);
  wire id_9 = id_3;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_1,
      id_0
  );
endmodule
