
BowieGlove.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016500  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00023a38  080166d0  080166d0  000176d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803a108  0803a108  0003c264  2**0
                  CONTENTS
  4 .ARM          00000008  0803a108  0803a108  0003b108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803a110  0803a110  0003c264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803a110  0803a110  0003b110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0803a114  0803a114  0003b114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000264  20000000  0803a118  0003c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000be68  20000268  0803a37c  0003c268  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2000c0d0  0803a37c  0003d0d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003c264  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003663f  00000000  00000000  0003c294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008424  00000000  00000000  000728d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002838  00000000  00000000  0007acf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000326e8  00000000  00000000  0007d530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00037ede  00000000  00000000  000afc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0010ce5b  00000000  00000000  000e7af6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  001f4951  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00001f8f  00000000  00000000  001f4994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000b7cc  00000000  00000000  001f6924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  002020f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000268 	.word	0x20000268
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080166b8 	.word	0x080166b8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000026c 	.word	0x2000026c
 800020c:	080166b8 	.word	0x080166b8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <cobs_encode>:
 *                 operation and the length of the result (that was written to
 *                 dst_buf_ptr)
 */
cobs_encode_result cobs_encode(void * dst_buf_ptr, size_t dst_buf_len,
                               const void * src_ptr, size_t src_len)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b08f      	sub	sp, #60	@ 0x3c
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
 8000ee4:	603b      	str	r3, [r7, #0]
    cobs_encode_result  result              = { 0, COBS_ENCODE_OK };
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	613b      	str	r3, [r7, #16]
 8000eea:	2300      	movs	r3, #0
 8000eec:	753b      	strb	r3, [r7, #20]
    const uint8_t *     src_read_ptr        = src_ptr;
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	637b      	str	r3, [r7, #52]	@ 0x34
    const uint8_t *     src_end_ptr         = src_read_ptr + src_len;
 8000ef2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000ef4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ef6:	4413      	add	r3, r2
 8000ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t *           dst_buf_start_ptr   = dst_buf_ptr;
 8000efa:	68bb      	ldr	r3, [r7, #8]
 8000efc:	623b      	str	r3, [r7, #32]
    uint8_t *           dst_buf_end_ptr     = dst_buf_start_ptr + dst_buf_len;
 8000efe:	6a3a      	ldr	r2, [r7, #32]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4413      	add	r3, r2
 8000f04:	61fb      	str	r3, [r7, #28]
    uint8_t *           dst_code_write_ptr  = dst_buf_ptr;
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	633b      	str	r3, [r7, #48]	@ 0x30
    uint8_t *           dst_write_ptr       = dst_code_write_ptr + 1;
 8000f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint8_t             src_byte            = 0;
 8000f10:	2300      	movs	r3, #0
 8000f12:	76fb      	strb	r3, [r7, #27]
    uint8_t             search_len          = 1;
 8000f14:	2301      	movs	r3, #1
 8000f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b


    /* First, do a NULL pointer check and return immediately if it fails. */
    if ((dst_buf_ptr == NULL) || (src_ptr == NULL))
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d002      	beq.n	8000f26 <cobs_encode+0x4e>
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d10a      	bne.n	8000f3c <cobs_encode+0x64>
    {
        result.status = COBS_ENCODE_NULL_POINTER;
 8000f26:	2301      	movs	r3, #1
 8000f28:	753b      	strb	r3, [r7, #20]
        return result;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	f107 0310 	add.w	r3, r7, #16
 8000f32:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f36:	e882 0003 	stmia.w	r2, {r0, r1}
 8000f3a:	e066      	b.n	800100a <cobs_encode+0x132>
    }

    if (src_len != 0)
 8000f3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d040      	beq.n	8000fc4 <cobs_encode+0xec>
    {
        /* Iterate over the source bytes */
        for (;;)
        {
            /* Check for running out of output buffer space */
            if (dst_write_ptr >= dst_buf_end_ptr)
 8000f42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d305      	bcc.n	8000f56 <cobs_encode+0x7e>
            {
                result.status |= COBS_ENCODE_OUT_BUFFER_OVERFLOW;
 8000f4a:	7d3b      	ldrb	r3, [r7, #20]
 8000f4c:	f043 0302 	orr.w	r3, r3, #2
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	753b      	strb	r3, [r7, #20]
                break;
 8000f54:	e036      	b.n	8000fc4 <cobs_encode+0xec>
            }

            src_byte = *src_read_ptr++;
 8000f56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f58:	1c5a      	adds	r2, r3, #1
 8000f5a:	637a      	str	r2, [r7, #52]	@ 0x34
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	76fb      	strb	r3, [r7, #27]
            if (src_byte == 0)
 8000f60:	7efb      	ldrb	r3, [r7, #27]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d10f      	bne.n	8000f86 <cobs_encode+0xae>
            {
                /* We found a zero byte */
                *dst_code_write_ptr = search_len;
 8000f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f68:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000f6c:	701a      	strb	r2, [r3, #0]
                dst_code_write_ptr = dst_write_ptr++;
 8000f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f70:	1c5a      	adds	r2, r3, #1
 8000f72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000f74:	633b      	str	r3, [r7, #48]	@ 0x30
                search_len = 1;
 8000f76:	2301      	movs	r3, #1
 8000f78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                if (src_read_ptr >= src_end_ptr)
 8000f7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d3de      	bcc.n	8000f42 <cobs_encode+0x6a>
                {
                    break;
 8000f84:	e01e      	b.n	8000fc4 <cobs_encode+0xec>
                }
            }
            else
            {
                /* Copy the non-zero byte to the destination buffer */
                *dst_write_ptr++ = src_byte;
 8000f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f88:	1c5a      	adds	r2, r3, #1
 8000f8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000f8c:	7efa      	ldrb	r2, [r7, #27]
 8000f8e:	701a      	strb	r2, [r3, #0]
                search_len++;
 8000f90:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000f94:	3301      	adds	r3, #1
 8000f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                if (src_read_ptr >= src_end_ptr)
 8000f9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f9e:	429a      	cmp	r2, r3
 8000fa0:	d20f      	bcs.n	8000fc2 <cobs_encode+0xea>
                {
                    break;
                }
                if (search_len == 0xFF)
 8000fa2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000fa6:	2bff      	cmp	r3, #255	@ 0xff
 8000fa8:	d1cb      	bne.n	8000f42 <cobs_encode+0x6a>
                {
                    /* We have a long string of non-zero bytes, so we need
                     * to write out a length code of 0xFF. */
                    *dst_code_write_ptr = search_len;
 8000faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fac:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000fb0:	701a      	strb	r2, [r3, #0]
                    dst_code_write_ptr = dst_write_ptr++;
 8000fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fb4:	1c5a      	adds	r2, r3, #1
 8000fb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000fb8:	633b      	str	r3, [r7, #48]	@ 0x30
                    search_len = 1;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            if (dst_write_ptr >= dst_buf_end_ptr)
 8000fc0:	e7bf      	b.n	8000f42 <cobs_encode+0x6a>
                    break;
 8000fc2:	bf00      	nop

    /* We've reached the end of the source data (or possibly run out of output buffer)
     * Finalise the remaining output. In particular, write the code (length) byte.
     * Update the pointer to calculate the final output length.
     */
    if (dst_code_write_ptr >= dst_buf_end_ptr)
 8000fc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d307      	bcc.n	8000fdc <cobs_encode+0x104>
    {
        /* We've run out of output buffer to write the code byte. */
        result.status |= COBS_ENCODE_OUT_BUFFER_OVERFLOW;
 8000fcc:	7d3b      	ldrb	r3, [r7, #20]
 8000fce:	f043 0302 	orr.w	r3, r3, #2
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	753b      	strb	r3, [r7, #20]
        dst_write_ptr = dst_buf_end_ptr;
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000fda:	e00a      	b.n	8000ff2 <cobs_encode+0x11a>
    }
    else
    {
        /* Write the last code (length) byte. */
        *dst_code_write_ptr = search_len;
 8000fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fde:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000fe2:	701a      	strb	r2, [r3, #0]
        /* Write null byte terminator for frame */
        dst_code_write_ptr = dst_write_ptr++;
 8000fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fe6:	1c5a      	adds	r2, r3, #1
 8000fe8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000fea:	633b      	str	r3, [r7, #48]	@ 0x30
        *dst_code_write_ptr = 0x00;
 8000fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fee:	2200      	movs	r2, #0
 8000ff0:	701a      	strb	r2, [r3, #0]
    }

    /* Calculate the output length, from the value of dst_code_write_ptr */
    result.out_len = dst_write_ptr - dst_buf_start_ptr;
 8000ff2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ff4:	6a3b      	ldr	r3, [r7, #32]
 8000ff6:	1ad3      	subs	r3, r2, r3
 8000ff8:	613b      	str	r3, [r7, #16]

    return result;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	f107 0310 	add.w	r3, r7, #16
 8001002:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001006:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800100a:	68f8      	ldr	r0, [r7, #12]
 800100c:	373c      	adds	r7, #60	@ 0x3c
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <load_descriptor_values>:
 */

#include "pb_common.h"

static bool load_descriptor_values(pb_field_iter_t *iter)
{
 8001016:	b480      	push	{r7}
 8001018:	b08f      	sub	sp, #60	@ 0x3c
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
    uint32_t word0;
    uint32_t data_offset;
    int_least8_t size_offset;

    if (iter->index >= iter->descriptor->field_count)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	891a      	ldrh	r2, [r3, #8]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	8a1b      	ldrh	r3, [r3, #16]
 8001028:	429a      	cmp	r2, r3
 800102a:	d301      	bcc.n	8001030 <load_descriptor_values+0x1a>
        return false;
 800102c:	2300      	movs	r3, #0
 800102e:	e156      	b.n	80012de <load_descriptor_values+0x2c8>

    word0 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	895b      	ldrh	r3, [r3, #10]
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	4413      	add	r3, r2
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	62fb      	str	r3, [r7, #44]	@ 0x2c
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);
 8001042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001044:	0a1b      	lsrs	r3, r3, #8
 8001046:	b2da      	uxtb	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	759a      	strb	r2, [r3, #22]

    switch(word0 & 3)
 800104c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800104e:	f003 0303 	and.w	r3, r3, #3
 8001052:	2b02      	cmp	r3, #2
 8001054:	d05a      	beq.n	800110c <load_descriptor_values+0xf6>
 8001056:	2b02      	cmp	r3, #2
 8001058:	f200 8094 	bhi.w	8001184 <load_descriptor_values+0x16e>
 800105c:	2b00      	cmp	r3, #0
 800105e:	d002      	beq.n	8001066 <load_descriptor_values+0x50>
 8001060:	2b01      	cmp	r3, #1
 8001062:	d01f      	beq.n	80010a4 <load_descriptor_values+0x8e>
 8001064:	e08e      	b.n	8001184 <load_descriptor_values+0x16e>
    {
        case 0: {
            /* 1-word format */
            iter->array_size = 1;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2201      	movs	r2, #1
 800106a:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)((word0 >> 2) & 0x3F);
 800106c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800106e:	089b      	lsrs	r3, r3, #2
 8001070:	b29b      	uxth	r3, r3
 8001072:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001076:	b29a      	uxth	r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)((word0 >> 24) & 0x0F);
 800107c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800107e:	0e1b      	lsrs	r3, r3, #24
 8001080:	b25b      	sxtb	r3, r3
 8001082:	f003 030f 	and.w	r3, r3, #15
 8001086:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            data_offset = (word0 >> 16) & 0xFF;
 800108a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800108c:	0c1b      	lsrs	r3, r3, #16
 800108e:	b2db      	uxtb	r3, r3
 8001090:	637b      	str	r3, [r7, #52]	@ 0x34
            iter->data_size = (pb_size_t)((word0 >> 28) & 0x0F);
 8001092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001094:	0f1b      	lsrs	r3, r3, #28
 8001096:	b29b      	uxth	r3, r3
 8001098:	f003 030f 	and.w	r3, r3, #15
 800109c:	b29a      	uxth	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	825a      	strh	r2, [r3, #18]
            break;
 80010a2:	e0b4      	b.n	800120e <load_descriptor_values+0x1f8>
        }

        case 1: {
            /* 2-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	895b      	ldrh	r3, [r3, #10]
 80010ae:	3301      	adds	r3, #1
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	4413      	add	r3, r2
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	61fb      	str	r3, [r7, #28]

            iter->array_size = (pb_size_t)((word0 >> 16) & 0x0FFF);
 80010b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010ba:	0c1b      	lsrs	r3, r3, #16
 80010bc:	b29b      	uxth	r3, r3
 80010be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010c2:	b29a      	uxth	r2, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 28) << 6));
 80010c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010ca:	089b      	lsrs	r3, r3, #2
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	0f1b      	lsrs	r3, r3, #28
 80010d8:	b29b      	uxth	r3, r3
 80010da:	019b      	lsls	r3, r3, #6
 80010dc:	b29b      	uxth	r3, r3
 80010de:	4313      	orrs	r3, r2
 80010e0:	b29a      	uxth	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)((word0 >> 28) & 0x0F);
 80010e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010e8:	0f1b      	lsrs	r3, r3, #28
 80010ea:	b25b      	sxtb	r3, r3
 80010ec:	f003 030f 	and.w	r3, r3, #15
 80010f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            data_offset = word1 & 0xFFFF;
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	637b      	str	r3, [r7, #52]	@ 0x34
            iter->data_size = (pb_size_t)((word1 >> 16) & 0x0FFF);
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	0c1b      	lsrs	r3, r3, #16
 80010fe:	b29b      	uxth	r3, r3
 8001100:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001104:	b29a      	uxth	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	825a      	strh	r2, [r3, #18]
            break;
 800110a:	e080      	b.n	800120e <load_descriptor_values+0x1f8>
        }

        case 2: {
            /* 4-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	895b      	ldrh	r3, [r3, #10]
 8001116:	3301      	adds	r3, #1
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	4413      	add	r3, r2
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	895b      	ldrh	r3, [r3, #10]
 800112a:	3302      	adds	r3, #2
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	4413      	add	r3, r2
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	627b      	str	r3, [r7, #36]	@ 0x24
            uint32_t word3 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 3]);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	895b      	ldrh	r3, [r3, #10]
 800113e:	3303      	adds	r3, #3
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	4413      	add	r3, r2
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	623b      	str	r3, [r7, #32]

            iter->array_size = (pb_size_t)(word0 >> 16);
 8001148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800114a:	0c1b      	lsrs	r3, r3, #16
 800114c:	b29a      	uxth	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
 8001152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001154:	089b      	lsrs	r3, r3, #2
 8001156:	b29b      	uxth	r3, r3
 8001158:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800115c:	b29a      	uxth	r2, r3
 800115e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001160:	0a1b      	lsrs	r3, r3, #8
 8001162:	b29b      	uxth	r3, r3
 8001164:	019b      	lsls	r3, r3, #6
 8001166:	b29b      	uxth	r3, r3
 8001168:	4313      	orrs	r3, r2
 800116a:	b29a      	uxth	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)(word1 & 0xFF);
 8001170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001172:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            data_offset = word2;
 8001176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001178:	637b      	str	r3, [r7, #52]	@ 0x34
            iter->data_size = (pb_size_t)word3;
 800117a:	6a3b      	ldr	r3, [r7, #32]
 800117c:	b29a      	uxth	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	825a      	strh	r2, [r3, #18]
            break;
 8001182:	e044      	b.n	800120e <load_descriptor_values+0x1f8>
        }

        default: {
            /* 8-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	895b      	ldrh	r3, [r3, #10]
 800118e:	3301      	adds	r3, #1
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	4413      	add	r3, r2
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	61bb      	str	r3, [r7, #24]
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	895b      	ldrh	r3, [r3, #10]
 80011a2:	3302      	adds	r3, #2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	4413      	add	r3, r2
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	617b      	str	r3, [r7, #20]
            uint32_t word3 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 3]);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	895b      	ldrh	r3, [r3, #10]
 80011b6:	3303      	adds	r3, #3
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	4413      	add	r3, r2
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	613b      	str	r3, [r7, #16]
            uint32_t word4 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 4]);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	895b      	ldrh	r3, [r3, #10]
 80011ca:	3304      	adds	r3, #4
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	4413      	add	r3, r2
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	60fb      	str	r3, [r7, #12]

            iter->array_size = (pb_size_t)word4;
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
 80011dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011de:	089b      	lsrs	r3, r3, #2
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	0a1b      	lsrs	r3, r3, #8
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	019b      	lsls	r3, r3, #6
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	4313      	orrs	r3, r2
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)(word1 & 0xFF);
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            data_offset = word2;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	637b      	str	r3, [r7, #52]	@ 0x34
            iter->data_size = (pb_size_t)word3;
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	b29a      	uxth	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	825a      	strh	r2, [r3, #18]
            break;
 800120c:	bf00      	nop
        }
    }

    if (!iter->message)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d106      	bne.n	8001224 <load_descriptor_values+0x20e>
    {
        /* Avoid doing arithmetic on null pointers, it is undefined */
        iter->pField = NULL;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2200      	movs	r2, #0
 800121a:	619a      	str	r2, [r3, #24]
        iter->pSize = NULL;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2200      	movs	r2, #0
 8001220:	621a      	str	r2, [r3, #32]
 8001222:	e041      	b.n	80012a8 <load_descriptor_values+0x292>
    }
    else
    {
        iter->pField = (char*)iter->message + data_offset;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800122a:	441a      	add	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	619a      	str	r2, [r3, #24]

        if (size_offset)
 8001230:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8001234:	2b00      	cmp	r3, #0
 8001236:	d008      	beq.n	800124a <load_descriptor_values+0x234>
        {
            iter->pSize = (char*)iter->pField - size_offset;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	699a      	ldr	r2, [r3, #24]
 800123c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8001240:	425b      	negs	r3, r3
 8001242:	441a      	add	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	621a      	str	r2, [r3, #32]
 8001248:	e01a      	b.n	8001280 <load_descriptor_values+0x26a>
        }
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	7d9b      	ldrb	r3, [r3, #22]
 800124e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001252:	2b20      	cmp	r3, #32
 8001254:	d111      	bne.n	800127a <load_descriptor_values+0x264>
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	7d9b      	ldrb	r3, [r3, #22]
 800125a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
 800125e:	2b00      	cmp	r3, #0
 8001260:	d005      	beq.n	800126e <load_descriptor_values+0x258>
                  PB_ATYPE(iter->type) == PB_ATYPE_POINTER))
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	7d9b      	ldrb	r3, [r3, #22]
 8001266:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
 800126a:	2b80      	cmp	r3, #128	@ 0x80
 800126c:	d105      	bne.n	800127a <load_descriptor_values+0x264>
        {
            /* Fixed count array */
            iter->pSize = &iter->array_size;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f103 0214 	add.w	r2, r3, #20
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	621a      	str	r2, [r3, #32]
 8001278:	e002      	b.n	8001280 <load_descriptor_values+0x26a>
        }
        else
        {
            iter->pSize = NULL;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	621a      	str	r2, [r3, #32]
        }

        if (PB_ATYPE(iter->type) == PB_ATYPE_POINTER && iter->pField != NULL)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	7d9b      	ldrb	r3, [r3, #22]
 8001284:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001288:	2b80      	cmp	r3, #128	@ 0x80
 800128a:	d109      	bne.n	80012a0 <load_descriptor_values+0x28a>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d005      	beq.n	80012a0 <load_descriptor_values+0x28a>
        {
            iter->pData = *(void**)iter->pField;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	61da      	str	r2, [r3, #28]
 800129e:	e003      	b.n	80012a8 <load_descriptor_values+0x292>
        }
        else
        {
            iter->pData = iter->pField;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	699a      	ldr	r2, [r3, #24]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	61da      	str	r2, [r3, #28]
        }
    }

    if (PB_LTYPE_IS_SUBMSG(iter->type))
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	7d9b      	ldrb	r3, [r3, #22]
 80012ac:	f003 030f 	and.w	r3, r3, #15
 80012b0:	2b08      	cmp	r3, #8
 80012b2:	d005      	beq.n	80012c0 <load_descriptor_values+0x2aa>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	7d9b      	ldrb	r3, [r3, #22]
 80012b8:	f003 030f 	and.w	r3, r3, #15
 80012bc:	2b09      	cmp	r3, #9
 80012be:	d10a      	bne.n	80012d6 <load_descriptor_values+0x2c0>
    {
        iter->submsg_desc = iter->descriptor->submsg_info[iter->submessage_index];
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	685a      	ldr	r2, [r3, #4]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	89db      	ldrh	r3, [r3, #14]
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	4413      	add	r3, r2
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80012d4:	e002      	b.n	80012dc <load_descriptor_values+0x2c6>
    }
    else
    {
        iter->submsg_desc = NULL;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    return true;
 80012dc:	2301      	movs	r3, #1
}
 80012de:	4618      	mov	r0, r3
 80012e0:	373c      	adds	r7, #60	@ 0x3c
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <advance_iterator>:

static void advance_iterator(pb_field_iter_t *iter)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b085      	sub	sp, #20
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
    iter->index++;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	891b      	ldrh	r3, [r3, #8]
 80012f6:	3301      	adds	r3, #1
 80012f8:	b29a      	uxth	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	811a      	strh	r2, [r3, #8]

    if (iter->index >= iter->descriptor->field_count)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	891a      	ldrh	r2, [r3, #8]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	8a1b      	ldrh	r3, [r3, #16]
 8001308:	429a      	cmp	r2, r3
 800130a:	d30c      	bcc.n	8001326 <advance_iterator+0x3c>
    {
        /* Restart */
        iter->index = 0;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	811a      	strh	r2, [r3, #8]
        iter->field_info_index = 0;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2200      	movs	r2, #0
 8001316:	815a      	strh	r2, [r3, #10]
        iter->submessage_index = 0;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2200      	movs	r2, #0
 800131c:	81da      	strh	r2, [r3, #14]
        iter->required_field_index = 0;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2200      	movs	r2, #0
 8001322:	819a      	strh	r2, [r3, #12]
         */
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
    }
}
 8001324:	e03b      	b.n	800139e <advance_iterator+0xb4>
        uint32_t prev_descriptor = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	895b      	ldrh	r3, [r3, #10]
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4413      	add	r3, r2
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	60fb      	str	r3, [r7, #12]
        pb_type_t prev_type = (prev_descriptor >> 8) & 0xFF;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	0a1b      	lsrs	r3, r3, #8
 800133c:	72fb      	strb	r3, [r7, #11]
        pb_size_t descriptor_len = (pb_size_t)(1 << (prev_descriptor & 3));
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	f003 0303 	and.w	r3, r3, #3
 8001344:	2201      	movs	r2, #1
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	813b      	strh	r3, [r7, #8]
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	895a      	ldrh	r2, [r3, #10]
 8001350:	893b      	ldrh	r3, [r7, #8]
 8001352:	4413      	add	r3, r2
 8001354:	b29a      	uxth	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	815a      	strh	r2, [r3, #10]
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	899b      	ldrh	r3, [r3, #12]
 800135e:	7afa      	ldrb	r2, [r7, #11]
 8001360:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 8001364:	2a00      	cmp	r2, #0
 8001366:	bf0c      	ite	eq
 8001368:	2201      	moveq	r2, #1
 800136a:	2200      	movne	r2, #0
 800136c:	b2d2      	uxtb	r2, r2
 800136e:	4413      	add	r3, r2
 8001370:	b29a      	uxth	r2, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	819a      	strh	r2, [r3, #12]
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	89da      	ldrh	r2, [r3, #14]
 800137a:	7afb      	ldrb	r3, [r7, #11]
 800137c:	f003 030f 	and.w	r3, r3, #15
 8001380:	2b08      	cmp	r3, #8
 8001382:	d004      	beq.n	800138e <advance_iterator+0xa4>
 8001384:	7afb      	ldrb	r3, [r7, #11]
 8001386:	f003 030f 	and.w	r3, r3, #15
 800138a:	2b09      	cmp	r3, #9
 800138c:	d101      	bne.n	8001392 <advance_iterator+0xa8>
 800138e:	2301      	movs	r3, #1
 8001390:	e000      	b.n	8001394 <advance_iterator+0xaa>
 8001392:	2300      	movs	r3, #0
 8001394:	b29b      	uxth	r3, r3
 8001396:	4413      	add	r3, r2
 8001398:	b29a      	uxth	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	81da      	strh	r2, [r3, #14]
}
 800139e:	bf00      	nop
 80013a0:	3714      	adds	r7, #20
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr

080013aa <pb_field_iter_begin>:

bool pb_field_iter_begin(pb_field_iter_t *iter, const pb_msgdesc_t *desc, void *message)
{
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b084      	sub	sp, #16
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	60f8      	str	r0, [r7, #12]
 80013b2:	60b9      	str	r1, [r7, #8]
 80013b4:	607a      	str	r2, [r7, #4]
    memset(iter, 0, sizeof(*iter));
 80013b6:	2228      	movs	r2, #40	@ 0x28
 80013b8:	2100      	movs	r1, #0
 80013ba:	68f8      	ldr	r0, [r7, #12]
 80013bc:	f013 fa98 	bl	80148f0 <memset>

    iter->descriptor = desc;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	68ba      	ldr	r2, [r7, #8]
 80013c4:	601a      	str	r2, [r3, #0]
    iter->message = message;
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	687a      	ldr	r2, [r7, #4]
 80013ca:	605a      	str	r2, [r3, #4]

    return load_descriptor_values(iter);
 80013cc:	68f8      	ldr	r0, [r7, #12]
 80013ce:	f7ff fe22 	bl	8001016 <load_descriptor_values>
 80013d2:	4603      	mov	r3, r0
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <pb_field_iter_begin_extension>:

bool pb_field_iter_begin_extension(pb_field_iter_t *iter, pb_extension_t *extension)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
    const pb_msgdesc_t *msg = (const pb_msgdesc_t*)extension->type->arg;
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	613b      	str	r3, [r7, #16]
    bool status;

    uint32_t word0 = PB_PROGMEM_READU32(msg->field_info[0]);
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	60fb      	str	r3, [r7, #12]
    if (PB_ATYPE(word0 >> 8) == PB_ATYPE_POINTER)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	0a1b      	lsrs	r3, r3, #8
 80013fa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80013fe:	2b80      	cmp	r3, #128	@ 0x80
 8001400:	d109      	bne.n	8001416 <pb_field_iter_begin_extension+0x3a>
    {
        /* For pointer extensions, the pointer is stored directly
         * in the extension structure. This avoids having an extra
         * indirection. */
        status = pb_field_iter_begin(iter, msg, &extension->dest);
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	3304      	adds	r3, #4
 8001406:	461a      	mov	r2, r3
 8001408:	6939      	ldr	r1, [r7, #16]
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7ff ffcd 	bl	80013aa <pb_field_iter_begin>
 8001410:	4603      	mov	r3, r0
 8001412:	75fb      	strb	r3, [r7, #23]
 8001414:	e008      	b.n	8001428 <pb_field_iter_begin_extension+0x4c>
    }
    else
    {
        status = pb_field_iter_begin(iter, msg, extension->dest);
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	461a      	mov	r2, r3
 800141c:	6939      	ldr	r1, [r7, #16]
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff ffc3 	bl	80013aa <pb_field_iter_begin>
 8001424:	4603      	mov	r3, r0
 8001426:	75fb      	strb	r3, [r7, #23]
    }

    iter->pSize = &extension->found;
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	f103 020c 	add.w	r2, r3, #12
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	621a      	str	r2, [r3, #32]
    return status;
 8001432:	7dfb      	ldrb	r3, [r7, #23]
}
 8001434:	4618      	mov	r0, r3
 8001436:	3718      	adds	r7, #24
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <pb_field_iter_next>:

bool pb_field_iter_next(pb_field_iter_t *iter)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
    advance_iterator(iter);
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ff50 	bl	80012ea <advance_iterator>
    (void)load_descriptor_values(iter);
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff fde3 	bl	8001016 <load_descriptor_values>
    return iter->index != 0;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	891b      	ldrh	r3, [r3, #8]
 8001454:	2b00      	cmp	r3, #0
 8001456:	bf14      	ite	ne
 8001458:	2301      	movne	r3, #1
 800145a:	2300      	moveq	r3, #0
 800145c:	b2db      	uxtb	r3, r3
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <pb_const_cast>:
        return false;
    }
}

static void *pb_const_cast(const void *p)
{
 8001466:	b480      	push	{r7}
 8001468:	b085      	sub	sp, #20
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
     * to avoid spurious compiler warnings. */
    union {
        void *p1;
        const void *p2;
    } t;
    t.p2 = p;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	60fb      	str	r3, [r7, #12]
    return t.p1;
 8001472:	68fb      	ldr	r3, [r7, #12]
}
 8001474:	4618      	mov	r0, r3
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <pb_field_iter_begin_const>:

bool pb_field_iter_begin_const(pb_field_iter_t *iter, const pb_msgdesc_t *desc, const void *message)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
    return pb_field_iter_begin(iter, desc, pb_const_cast(message));
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff ffea 	bl	8001466 <pb_const_cast>
 8001492:	4603      	mov	r3, r0
 8001494:	461a      	mov	r2, r3
 8001496:	68b9      	ldr	r1, [r7, #8]
 8001498:	68f8      	ldr	r0, [r7, #12]
 800149a:	f7ff ff86 	bl	80013aa <pb_field_iter_begin>
 800149e:	4603      	mov	r3, r0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3710      	adds	r7, #16
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <pb_field_iter_begin_extension_const>:

bool pb_field_iter_begin_extension_const(pb_field_iter_t *iter, const pb_extension_t *extension)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
    return pb_field_iter_begin_extension(iter, (pb_extension_t*)pb_const_cast(extension));
 80014b2:	6838      	ldr	r0, [r7, #0]
 80014b4:	f7ff ffd7 	bl	8001466 <pb_const_cast>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4619      	mov	r1, r3
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ff8d 	bl	80013dc <pb_field_iter_begin_extension>
 80014c2:	4603      	mov	r3, r0
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <pb_default_field_callback>:

bool pb_default_field_callback(pb_istream_t *istream, pb_ostream_t *ostream, const pb_field_t *field)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	607a      	str	r2, [r7, #4]
    if (field->data_size == sizeof(pb_callback_t))
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	8a5b      	ldrh	r3, [r3, #18]
 80014dc:	2b08      	cmp	r3, #8
 80014de:	d125      	bne.n	800152c <pb_default_field_callback+0x60>
    {
        pb_callback_t *pCallback = (pb_callback_t*)field->pData;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	69db      	ldr	r3, [r3, #28]
 80014e4:	617b      	str	r3, [r7, #20]

        if (pCallback != NULL)
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d01f      	beq.n	800152c <pb_default_field_callback+0x60>
        {
            if (istream != NULL && pCallback->funcs.decode != NULL)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d00c      	beq.n	800150c <pb_default_field_callback+0x40>
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d008      	beq.n	800150c <pb_default_field_callback+0x40>
            {
                return pCallback->funcs.decode(istream, field, &pCallback->arg);
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	697a      	ldr	r2, [r7, #20]
 8001500:	3204      	adds	r2, #4
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	68f8      	ldr	r0, [r7, #12]
 8001506:	4798      	blx	r3
 8001508:	4603      	mov	r3, r0
 800150a:	e010      	b.n	800152e <pb_default_field_callback+0x62>
            }

            if (ostream != NULL && pCallback->funcs.encode != NULL)
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d00c      	beq.n	800152c <pb_default_field_callback+0x60>
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d008      	beq.n	800152c <pb_default_field_callback+0x60>
            {
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	697a      	ldr	r2, [r7, #20]
 8001520:	3204      	adds	r2, #4
 8001522:	6879      	ldr	r1, [r7, #4]
 8001524:	68b8      	ldr	r0, [r7, #8]
 8001526:	4798      	blx	r3
 8001528:	4603      	mov	r3, r0
 800152a:	e000      	b.n	800152e <pb_default_field_callback+0x62>
            }
        }
    }

    return true; /* Success, but didn't do anything */
 800152c:	2301      	movs	r3, #1

}
 800152e:	4618      	mov	r0, r3
 8001530:	3718      	adds	r7, #24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <buf_write>:
/*******************************
 * pb_ostream_t implementation *
 *******************************/

static bool checkreturn buf_write(pb_ostream_t *stream, const pb_byte_t *buf, size_t count)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b086      	sub	sp, #24
 800153a:	af00      	add	r7, sp, #0
 800153c:	60f8      	str	r0, [r7, #12]
 800153e:	60b9      	str	r1, [r7, #8]
 8001540:	607a      	str	r2, [r7, #4]
    pb_byte_t *dest = (pb_byte_t*)stream->state;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	617b      	str	r3, [r7, #20]
    stream->state = dest + count;
 8001548:	697a      	ldr	r2, [r7, #20]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	441a      	add	r2, r3
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	605a      	str	r2, [r3, #4]
    
    memcpy(dest, buf, count * sizeof(pb_byte_t));
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	68b9      	ldr	r1, [r7, #8]
 8001556:	6978      	ldr	r0, [r7, #20]
 8001558:	f013 fa9f 	bl	8014a9a <memcpy>
    
    return true;
 800155c:	2301      	movs	r3, #1
}
 800155e:	4618      	mov	r0, r3
 8001560:	3718      	adds	r7, #24
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <pb_ostream_from_buffer>:

pb_ostream_t pb_ostream_from_buffer(pb_byte_t *buf, size_t bufsize)
{
 8001568:	b4b0      	push	{r4, r5, r7}
 800156a:	b08b      	sub	sp, #44	@ 0x2c
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
     * NULL pointer marks a sizing field, so put a non-NULL value to mark a buffer stream.
     */
    static const int marker = 0;
    stream.callback = &marker;
#else
    stream.callback = &buf_write;
 8001574:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <pb_ostream_from_buffer+0x3c>)
 8001576:	617b      	str	r3, [r7, #20]
#endif
    stream.state = buf;
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	61bb      	str	r3, [r7, #24]
    stream.max_size = bufsize;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	61fb      	str	r3, [r7, #28]
    stream.bytes_written = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	623b      	str	r3, [r7, #32]
#ifndef PB_NO_ERRMSG
    stream.errmsg = NULL;
 8001584:	2300      	movs	r3, #0
 8001586:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
    return stream;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	461d      	mov	r5, r3
 800158c:	f107 0414 	add.w	r4, r7, #20
 8001590:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001592:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001594:	6823      	ldr	r3, [r4, #0]
 8001596:	602b      	str	r3, [r5, #0]
}
 8001598:	68f8      	ldr	r0, [r7, #12]
 800159a:	372c      	adds	r7, #44	@ 0x2c
 800159c:	46bd      	mov	sp, r7
 800159e:	bcb0      	pop	{r4, r5, r7}
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	08001537 	.word	0x08001537

080015a8 <pb_write>:

bool checkreturn pb_write(pb_ostream_t *stream, const pb_byte_t *buf, size_t count)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
    if (count > 0 && stream->callback != NULL)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d037      	beq.n	800162a <pb_write+0x82>
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d033      	beq.n	800162a <pb_write+0x82>
    {
        if (stream->bytes_written + count < stream->bytes_written ||
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	68da      	ldr	r2, [r3, #12]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	441a      	add	r2, r3
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d307      	bcc.n	80015e2 <pb_write+0x3a>
            stream->bytes_written + count > stream->max_size)
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	68da      	ldr	r2, [r3, #12]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	441a      	add	r2, r3
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	689b      	ldr	r3, [r3, #8]
        if (stream->bytes_written + count < stream->bytes_written ||
 80015de:	429a      	cmp	r2, r3
 80015e0:	d90b      	bls.n	80015fa <pb_write+0x52>
        {
            PB_RETURN_ERROR(stream, "stream full");
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d002      	beq.n	80015f0 <pb_write+0x48>
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	e000      	b.n	80015f2 <pb_write+0x4a>
 80015f0:	4b13      	ldr	r3, [pc, #76]	@ (8001640 <pb_write+0x98>)
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	6113      	str	r3, [r2, #16]
 80015f6:	2300      	movs	r3, #0
 80015f8:	e01e      	b.n	8001638 <pb_write+0x90>

#ifdef PB_BUFFER_ONLY
        if (!buf_write(stream, buf, count))
            PB_RETURN_ERROR(stream, "io error");
#else        
        if (!stream->callback(stream, buf, count))
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	68b9      	ldr	r1, [r7, #8]
 8001602:	68f8      	ldr	r0, [r7, #12]
 8001604:	4798      	blx	r3
 8001606:	4603      	mov	r3, r0
 8001608:	f083 0301 	eor.w	r3, r3, #1
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d00b      	beq.n	800162a <pb_write+0x82>
            PB_RETURN_ERROR(stream, "io error");
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	691b      	ldr	r3, [r3, #16]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d002      	beq.n	8001620 <pb_write+0x78>
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	691b      	ldr	r3, [r3, #16]
 800161e:	e000      	b.n	8001622 <pb_write+0x7a>
 8001620:	4b08      	ldr	r3, [pc, #32]	@ (8001644 <pb_write+0x9c>)
 8001622:	68fa      	ldr	r2, [r7, #12]
 8001624:	6113      	str	r3, [r2, #16]
 8001626:	2300      	movs	r3, #0
 8001628:	e006      	b.n	8001638 <pb_write+0x90>
#endif
    }
    
    stream->bytes_written += count;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	68da      	ldr	r2, [r3, #12]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	441a      	add	r2, r3
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	60da      	str	r2, [r3, #12]
    return true;
 8001636:	2301      	movs	r3, #1
}
 8001638:	4618      	mov	r0, r3
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	080166d0 	.word	0x080166d0
 8001644:	080166dc 	.word	0x080166dc

08001648 <safe_read_bool>:
/* Read a bool value without causing undefined behavior even if the value
 * is invalid. See issue #434 and
 * https://stackoverflow.com/questions/27661768/weird-results-for-conditional
 */
static bool safe_read_bool(const void *pSize)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
    const char *p = (const char *)pSize;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	60bb      	str	r3, [r7, #8]
    size_t i;
    for (i = 0; i < sizeof(bool); i++)
 8001654:	2300      	movs	r3, #0
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	e00a      	b.n	8001670 <safe_read_bool+0x28>
    {
        if (p[i] != 0)
 800165a:	68ba      	ldr	r2, [r7, #8]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	4413      	add	r3, r2
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <safe_read_bool+0x22>
            return true;
 8001666:	2301      	movs	r3, #1
 8001668:	e006      	b.n	8001678 <safe_read_bool+0x30>
    for (i = 0; i < sizeof(bool); i++)
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	3301      	adds	r3, #1
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d0f1      	beq.n	800165a <safe_read_bool+0x12>
    }
    return false;
 8001676:	2300      	movs	r3, #0
}
 8001678:	4618      	mov	r0, r3
 800167a:	3714      	adds	r7, #20
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <encode_array>:

/* Encode a static array. Handles the size calculations and possible packing. */
static bool checkreturn encode_array(pb_ostream_t *stream, pb_field_iter_t *field)
{
 8001684:	b5b0      	push	{r4, r5, r7, lr}
 8001686:	b08c      	sub	sp, #48	@ 0x30
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
    pb_size_t count;
#ifndef PB_ENCODE_ARRAYS_UNPACKED
    size_t size;
#endif

    count = *(pb_size_t*)field->pSize;
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	6a1b      	ldr	r3, [r3, #32]
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	84bb      	strh	r3, [r7, #36]	@ 0x24

    if (count == 0)
 8001696:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001698:	2b00      	cmp	r3, #0
 800169a:	d101      	bne.n	80016a0 <encode_array+0x1c>
        return true;
 800169c:	2301      	movs	r3, #1
 800169e:	e13d      	b.n	800191c <encode_array+0x298>

    if (PB_ATYPE(field->type) != PB_ATYPE_POINTER && count > field->array_size)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	7d9b      	ldrb	r3, [r3, #22]
 80016a4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80016a8:	2b80      	cmp	r3, #128	@ 0x80
 80016aa:	d010      	beq.n	80016ce <encode_array+0x4a>
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	8a9b      	ldrh	r3, [r3, #20]
 80016b0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d90b      	bls.n	80016ce <encode_array+0x4a>
        PB_RETURN_ERROR(stream, "array max size exceeded");
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	691b      	ldr	r3, [r3, #16]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d002      	beq.n	80016c4 <encode_array+0x40>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	e000      	b.n	80016c6 <encode_array+0x42>
 80016c4:	4b97      	ldr	r3, [pc, #604]	@ (8001924 <encode_array+0x2a0>)
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	6113      	str	r3, [r2, #16]
 80016ca:	2300      	movs	r3, #0
 80016cc:	e126      	b.n	800191c <encode_array+0x298>
    
#ifndef PB_ENCODE_ARRAYS_UNPACKED
    /* We always pack arrays if the datatype allows it. */
    if (PB_LTYPE(field->type) <= PB_LTYPE_LAST_PACKABLE)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	7d9b      	ldrb	r3, [r3, #22]
 80016d2:	f003 030f 	and.w	r3, r3, #15
 80016d6:	2b05      	cmp	r3, #5
 80016d8:	f200 80b3 	bhi.w	8001842 <encode_array+0x1be>
    {
        if (!pb_encode_tag(stream, PB_WT_STRING, field->tag))
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	8a1b      	ldrh	r3, [r3, #16]
 80016e0:	461a      	mov	r2, r3
 80016e2:	2102      	movs	r1, #2
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f000 fcdd 	bl	80020a4 <pb_encode_tag>
 80016ea:	4603      	mov	r3, r0
 80016ec:	f083 0301 	eor.w	r3, r3, #1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <encode_array+0x76>
            return false;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e110      	b.n	800191c <encode_array+0x298>
        
        /* Determine the total size of packed array. */
        if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32)
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	7d9b      	ldrb	r3, [r3, #22]
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	2b04      	cmp	r3, #4
 8001704:	d103      	bne.n	800170e <encode_array+0x8a>
        {
            size = 4 * (size_t)count;
 8001706:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800170c:	e047      	b.n	800179e <encode_array+0x11a>
        }
        else if (PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	7d9b      	ldrb	r3, [r3, #22]
 8001712:	f003 030f 	and.w	r3, r3, #15
 8001716:	2b05      	cmp	r3, #5
 8001718:	d103      	bne.n	8001722 <encode_array+0x9e>
        {
            size = 8 * (size_t)count;
 800171a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800171c:	00db      	lsls	r3, r3, #3
 800171e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001720:	e03d      	b.n	800179e <encode_array+0x11a>
        }
        else
        { 
            pb_ostream_t sizestream = PB_OSTREAM_SIZING;
 8001722:	f107 0308 	add.w	r3, r7, #8
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	60da      	str	r2, [r3, #12]
 8001730:	611a      	str	r2, [r3, #16]
            void *pData_orig = field->pData;
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	69db      	ldr	r3, [r3, #28]
 8001736:	61fb      	str	r3, [r7, #28]
            for (i = 0; i < count; i++)
 8001738:	2300      	movs	r3, #0
 800173a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800173c:	e026      	b.n	800178c <encode_array+0x108>
            {
                if (!pb_enc_varint(&sizestream, field))
 800173e:	f107 0308 	add.w	r3, r7, #8
 8001742:	6839      	ldr	r1, [r7, #0]
 8001744:	4618      	mov	r0, r3
 8001746:	f000 fdef 	bl	8002328 <pb_enc_varint>
 800174a:	4603      	mov	r3, r0
 800174c:	f083 0301 	eor.w	r3, r3, #1
 8001750:	b2db      	uxtb	r3, r3
 8001752:	2b00      	cmp	r3, #0
 8001754:	d010      	beq.n	8001778 <encode_array+0xf4>
                    PB_RETURN_ERROR(stream, PB_GET_ERROR(&sizestream));
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	691b      	ldr	r3, [r3, #16]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d002      	beq.n	8001764 <encode_array+0xe0>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	691b      	ldr	r3, [r3, #16]
 8001762:	e005      	b.n	8001770 <encode_array+0xec>
 8001764:	69bb      	ldr	r3, [r7, #24]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <encode_array+0xea>
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	e000      	b.n	8001770 <encode_array+0xec>
 800176e:	4b6e      	ldr	r3, [pc, #440]	@ (8001928 <encode_array+0x2a4>)
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	6113      	str	r3, [r2, #16]
 8001774:	2300      	movs	r3, #0
 8001776:	e0d1      	b.n	800191c <encode_array+0x298>
                field->pData = (char*)field->pData + field->data_size;
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	69db      	ldr	r3, [r3, #28]
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	8a52      	ldrh	r2, [r2, #18]
 8001780:	441a      	add	r2, r3
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	61da      	str	r2, [r3, #28]
            for (i = 0; i < count; i++)
 8001786:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001788:	3301      	adds	r3, #1
 800178a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800178c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800178e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001790:	429a      	cmp	r2, r3
 8001792:	d3d4      	bcc.n	800173e <encode_array+0xba>
            }
            field->pData = pData_orig;
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	69fa      	ldr	r2, [r7, #28]
 8001798:	61da      	str	r2, [r3, #28]
            size = sizestream.bytes_written;
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
        
        if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800179e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017a0:	2200      	movs	r2, #0
 80017a2:	461c      	mov	r4, r3
 80017a4:	4615      	mov	r5, r2
 80017a6:	4622      	mov	r2, r4
 80017a8:	462b      	mov	r3, r5
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f000 fbf7 	bl	8001f9e <pb_encode_varint>
 80017b0:	4603      	mov	r3, r0
 80017b2:	f083 0301 	eor.w	r3, r3, #1
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <encode_array+0x13c>
            return false;
 80017bc:	2300      	movs	r3, #0
 80017be:	e0ad      	b.n	800191c <encode_array+0x298>
        
        if (stream->callback == NULL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d106      	bne.n	80017d6 <encode_array+0x152>
            return pb_write(stream, NULL, size); /* Just sizing.. */
 80017c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80017ca:	2100      	movs	r1, #0
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff feeb 	bl	80015a8 <pb_write>
 80017d2:	4603      	mov	r3, r0
 80017d4:	e0a2      	b.n	800191c <encode_array+0x298>
        
        /* Write the data */
        for (i = 0; i < count; i++)
 80017d6:	2300      	movs	r3, #0
 80017d8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80017da:	e02d      	b.n	8001838 <encode_array+0x1b4>
        {
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	7d9b      	ldrb	r3, [r3, #22]
 80017e0:	f003 030f 	and.w	r3, r3, #15
 80017e4:	2b04      	cmp	r3, #4
 80017e6:	d005      	beq.n	80017f4 <encode_array+0x170>
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	7d9b      	ldrb	r3, [r3, #22]
 80017ec:	f003 030f 	and.w	r3, r3, #15
 80017f0:	2b05      	cmp	r3, #5
 80017f2:	d10b      	bne.n	800180c <encode_array+0x188>
            {
                if (!pb_enc_fixed(stream, field))
 80017f4:	6839      	ldr	r1, [r7, #0]
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f000 fe58 	bl	80024ac <pb_enc_fixed>
 80017fc:	4603      	mov	r3, r0
 80017fe:	f083 0301 	eor.w	r3, r3, #1
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b00      	cmp	r3, #0
 8001806:	d00d      	beq.n	8001824 <encode_array+0x1a0>
                    return false;
 8001808:	2300      	movs	r3, #0
 800180a:	e087      	b.n	800191c <encode_array+0x298>
            }
            else
            {
                if (!pb_enc_varint(stream, field))
 800180c:	6839      	ldr	r1, [r7, #0]
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f000 fd8a 	bl	8002328 <pb_enc_varint>
 8001814:	4603      	mov	r3, r0
 8001816:	f083 0301 	eor.w	r3, r3, #1
 800181a:	b2db      	uxtb	r3, r3
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <encode_array+0x1a0>
                    return false;
 8001820:	2300      	movs	r3, #0
 8001822:	e07b      	b.n	800191c <encode_array+0x298>
            }

            field->pData = (char*)field->pData + field->data_size;
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	69db      	ldr	r3, [r3, #28]
 8001828:	683a      	ldr	r2, [r7, #0]
 800182a:	8a52      	ldrh	r2, [r2, #18]
 800182c:	441a      	add	r2, r3
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	61da      	str	r2, [r3, #28]
        for (i = 0; i < count; i++)
 8001832:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001834:	3301      	adds	r3, #1
 8001836:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001838:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800183a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800183c:	429a      	cmp	r2, r3
 800183e:	d3cd      	bcc.n	80017dc <encode_array+0x158>
 8001840:	e06b      	b.n	800191a <encode_array+0x296>
        }
    }
    else /* Unpacked fields */
#endif
    {
        for (i = 0; i < count; i++)
 8001842:	2300      	movs	r3, #0
 8001844:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001846:	e064      	b.n	8001912 <encode_array+0x28e>
        {
            /* Normally the data is stored directly in the array entries, but
             * for pointer-type string and bytes fields, the array entries are
             * actually pointers themselves also. So we have to dereference once
             * more to get to the actual data. */
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	7d9b      	ldrb	r3, [r3, #22]
 800184c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001850:	2b80      	cmp	r3, #128	@ 0x80
 8001852:	d147      	bne.n	80018e4 <encode_array+0x260>
                (PB_LTYPE(field->type) == PB_LTYPE_STRING ||
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	7d9b      	ldrb	r3, [r3, #22]
 8001858:	f003 030f 	and.w	r3, r3, #15
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
 800185c:	2b07      	cmp	r3, #7
 800185e:	d005      	beq.n	800186c <encode_array+0x1e8>
                 PB_LTYPE(field->type) == PB_LTYPE_BYTES))
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	7d9b      	ldrb	r3, [r3, #22]
 8001864:	f003 030f 	and.w	r3, r3, #15
                (PB_LTYPE(field->type) == PB_LTYPE_STRING ||
 8001868:	2b06      	cmp	r3, #6
 800186a:	d13b      	bne.n	80018e4 <encode_array+0x260>
            {
                bool status;
                void *pData_orig = field->pData;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	69db      	ldr	r3, [r3, #28]
 8001870:	623b      	str	r3, [r7, #32]
                field->pData = *(void* const*)field->pData;
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	69db      	ldr	r3, [r3, #28]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	61da      	str	r2, [r3, #28]

                if (!field->pData)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	69db      	ldr	r3, [r3, #28]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d11c      	bne.n	80018be <encode_array+0x23a>
                {
                    /* Null pointer in array is treated as empty string / bytes */
                    status = pb_encode_tag_for_field(stream, field) &&
 8001884:	6839      	ldr	r1, [r7, #0]
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f000 fc36 	bl	80020f8 <pb_encode_tag_for_field>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00b      	beq.n	80018aa <encode_array+0x226>
                             pb_encode_varint(stream, 0);
 8001892:	f04f 0200 	mov.w	r2, #0
 8001896:	f04f 0300 	mov.w	r3, #0
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f000 fb7f 	bl	8001f9e <pb_encode_varint>
 80018a0:	4603      	mov	r3, r0
                    status = pb_encode_tag_for_field(stream, field) &&
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <encode_array+0x226>
 80018a6:	2301      	movs	r3, #1
 80018a8:	e000      	b.n	80018ac <encode_array+0x228>
 80018aa:	2300      	movs	r3, #0
 80018ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80018b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80018bc:	e006      	b.n	80018cc <encode_array+0x248>
                }
                else
                {
                    status = encode_basic_field(stream, field);
 80018be:	6839      	ldr	r1, [r7, #0]
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f000 f951 	bl	8001b68 <encode_basic_field>
 80018c6:	4603      	mov	r3, r0
 80018c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }

                field->pData = pData_orig;
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	6a3a      	ldr	r2, [r7, #32]
 80018d0:	61da      	str	r2, [r3, #28]

                if (!status)
 80018d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018d6:	f083 0301 	eor.w	r3, r3, #1
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d00d      	beq.n	80018fc <encode_array+0x278>
                    return false;
 80018e0:	2300      	movs	r3, #0
 80018e2:	e01b      	b.n	800191c <encode_array+0x298>
            }
            else
            {
                if (!encode_basic_field(stream, field))
 80018e4:	6839      	ldr	r1, [r7, #0]
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f000 f93e 	bl	8001b68 <encode_basic_field>
 80018ec:	4603      	mov	r3, r0
 80018ee:	f083 0301 	eor.w	r3, r3, #1
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d002      	beq.n	80018fe <encode_array+0x27a>
                    return false;
 80018f8:	2300      	movs	r3, #0
 80018fa:	e00f      	b.n	800191c <encode_array+0x298>
            {
 80018fc:	bf00      	nop
            }
            field->pData = (char*)field->pData + field->data_size;
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	8a52      	ldrh	r2, [r2, #18]
 8001906:	441a      	add	r2, r3
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	61da      	str	r2, [r3, #28]
        for (i = 0; i < count; i++)
 800190c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800190e:	3301      	adds	r3, #1
 8001910:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001912:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8001914:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001916:	429a      	cmp	r2, r3
 8001918:	d396      	bcc.n	8001848 <encode_array+0x1c4>
        }
    }
    
    return true;
 800191a:	2301      	movs	r3, #1
}
 800191c:	4618      	mov	r0, r3
 800191e:	3730      	adds	r7, #48	@ 0x30
 8001920:	46bd      	mov	sp, r7
 8001922:	bdb0      	pop	{r4, r5, r7, pc}
 8001924:	080166e8 	.word	0x080166e8
 8001928:	08016700 	.word	0x08016700

0800192c <pb_check_proto3_default_value>:

/* In proto3, all fields are optional and are only encoded if their value is "non-zero".
 * This function implements the check for the zero value. */
static bool checkreturn pb_check_proto3_default_value(const pb_field_iter_t *field)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b092      	sub	sp, #72	@ 0x48
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
    pb_type_t type = field->type;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	7d9b      	ldrb	r3, [r3, #22]
 8001938:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

    if (PB_ATYPE(type) == PB_ATYPE_STATIC)
 800193c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001940:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001944:	2b00      	cmp	r3, #0
 8001946:	f040 80c9 	bne.w	8001adc <pb_check_proto3_default_value+0x1b0>
    {
        if (PB_HTYPE(type) == PB_HTYPE_REQUIRED)
 800194a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800194e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <pb_check_proto3_default_value+0x2e>
        {
            /* Required proto2 fields inside proto3 submessage, pretty rare case */
            return false;
 8001956:	2300      	movs	r3, #0
 8001958:	e100      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED)
 800195a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800195e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001962:	2b20      	cmp	r3, #32
 8001964:	d108      	bne.n	8001978 <pb_check_proto3_default_value+0x4c>
        {
            /* Repeated fields inside proto3 submessage: present if count != 0 */
            return *(const pb_size_t*)field->pSize == 0;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a1b      	ldr	r3, [r3, #32]
 800196a:	881b      	ldrh	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	bf0c      	ite	eq
 8001970:	2301      	moveq	r3, #1
 8001972:	2300      	movne	r3, #0
 8001974:	b2db      	uxtb	r3, r3
 8001976:	e0f1      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_ONEOF)
 8001978:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800197c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001980:	2b30      	cmp	r3, #48	@ 0x30
 8001982:	d108      	bne.n	8001996 <pb_check_proto3_default_value+0x6a>
        {
            /* Oneof fields */
            return *(const pb_size_t*)field->pSize == 0;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a1b      	ldr	r3, [r3, #32]
 8001988:	881b      	ldrh	r3, [r3, #0]
 800198a:	2b00      	cmp	r3, #0
 800198c:	bf0c      	ite	eq
 800198e:	2301      	moveq	r3, #1
 8001990:	2300      	movne	r3, #0
 8001992:	b2db      	uxtb	r3, r3
 8001994:	e0e2      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && field->pSize != NULL)
 8001996:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800199a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800199e:	2b10      	cmp	r3, #16
 80019a0:	d115      	bne.n	80019ce <pb_check_proto3_default_value+0xa2>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a1b      	ldr	r3, [r3, #32]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d011      	beq.n	80019ce <pb_check_proto3_default_value+0xa2>
        {
            /* Proto2 optional fields inside proto3 message, or proto3
             * submessage fields. */
            return safe_read_bool(field->pSize) == false;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a1b      	ldr	r3, [r3, #32]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff fe4a 	bl	8001648 <safe_read_bool>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	bf14      	ite	ne
 80019ba:	2301      	movne	r3, #1
 80019bc:	2300      	moveq	r3, #0
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	f083 0301 	eor.w	r3, r3, #1
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	e0c6      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (field->descriptor->default_value)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <pb_check_proto3_default_value+0xb0>
            /* Proto3 messages do not have default values, but proto2 messages
             * can contain optional fields without has_fields (generator option 'proto3').
             * In this case they must always be encoded, to make sure that the
             * non-zero default value is overwritten.
             */
            return false;
 80019d8:	2300      	movs	r3, #0
 80019da:	e0bf      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }

        /* Rest is proto3 singular fields */
        if (PB_LTYPE(type) <= PB_LTYPE_LAST_PACKABLE)
 80019dc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80019e0:	f003 030f 	and.w	r3, r3, #15
 80019e4:	2b05      	cmp	r3, #5
 80019e6:	d81c      	bhi.n	8001a22 <pb_check_proto3_default_value+0xf6>
        {
            /* Simple integer / float fields */
            pb_size_t i;
            const char *p = (const char*)field->pData;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	69db      	ldr	r3, [r3, #28]
 80019ec:	637b      	str	r3, [r7, #52]	@ 0x34
            for (i = 0; i < field->data_size; i++)
 80019ee:	2300      	movs	r3, #0
 80019f0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80019f4:	e00d      	b.n	8001a12 <pb_check_proto3_default_value+0xe6>
            {
                if (p[i] != 0)
 80019f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80019fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80019fc:	4413      	add	r3, r2
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <pb_check_proto3_default_value+0xdc>
                {
                    return false;
 8001a04:	2300      	movs	r3, #0
 8001a06:	e0a9      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
            for (i = 0; i < field->data_size; i++)
 8001a08:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	8a5b      	ldrh	r3, [r3, #18]
 8001a16:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d3eb      	bcc.n	80019f6 <pb_check_proto3_default_value+0xca>
                }
            }

            return true;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e09c      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_LTYPE(type) == PB_LTYPE_BYTES)
 8001a22:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001a26:	f003 030f 	and.w	r3, r3, #15
 8001a2a:	2b06      	cmp	r3, #6
 8001a2c:	d10a      	bne.n	8001a44 <pb_check_proto3_default_value+0x118>
        {
            const pb_bytes_array_t *bytes = (const pb_bytes_array_t*)field->pData;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	69db      	ldr	r3, [r3, #28]
 8001a32:	63bb      	str	r3, [r7, #56]	@ 0x38
            return bytes->size == 0;
 8001a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	bf0c      	ite	eq
 8001a3c:	2301      	moveq	r3, #1
 8001a3e:	2300      	movne	r3, #0
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	e08b      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_LTYPE(type) == PB_LTYPE_STRING)
 8001a44:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001a48:	f003 030f 	and.w	r3, r3, #15
 8001a4c:	2b07      	cmp	r3, #7
 8001a4e:	d108      	bne.n	8001a62 <pb_check_proto3_default_value+0x136>
        {
            return *(const char*)field->pData == '\0';
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	69db      	ldr	r3, [r3, #28]
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	bf0c      	ite	eq
 8001a5a:	2301      	moveq	r3, #1
 8001a5c:	2300      	movne	r3, #0
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	e07c      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_LTYPE(type) == PB_LTYPE_FIXED_LENGTH_BYTES)
 8001a62:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001a66:	f003 030f 	and.w	r3, r3, #15
 8001a6a:	2b0b      	cmp	r3, #11
 8001a6c:	d107      	bne.n	8001a7e <pb_check_proto3_default_value+0x152>
        {
            /* Fixed length bytes is only empty if its length is fixed
             * as 0. Which would be pretty strange, but we can check
             * it anyway. */
            return field->data_size == 0;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	8a5b      	ldrh	r3, [r3, #18]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	bf0c      	ite	eq
 8001a76:	2301      	moveq	r3, #1
 8001a78:	2300      	movne	r3, #0
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	e06e      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (PB_LTYPE_IS_SUBMSG(type))
 8001a7e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001a82:	f003 030f 	and.w	r3, r3, #15
 8001a86:	2b08      	cmp	r3, #8
 8001a88:	d005      	beq.n	8001a96 <pb_check_proto3_default_value+0x16a>
 8001a8a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	2b09      	cmp	r3, #9
 8001a94:	d161      	bne.n	8001b5a <pb_check_proto3_default_value+0x22e>
             * because the C struct may contain padding bytes that must
             * be skipped. Note that usually proto3 submessages have
             * a separate has_field that is checked earlier in this if.
             */
            pb_field_iter_t iter;
            if (pb_field_iter_begin(&iter, field->submsg_desc, field->pData))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	69da      	ldr	r2, [r3, #28]
 8001a9e:	f107 030c 	add.w	r3, r7, #12
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff fc81 	bl	80013aa <pb_field_iter_begin>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d014      	beq.n	8001ad8 <pb_check_proto3_default_value+0x1ac>
            {
                do
                {
                    if (!pb_check_proto3_default_value(&iter))
 8001aae:	f107 030c 	add.w	r3, r7, #12
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff ff3a 	bl	800192c <pb_check_proto3_default_value>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	f083 0301 	eor.w	r3, r3, #1
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <pb_check_proto3_default_value+0x19c>
                    {
                        return false;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	e049      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
                    }
                } while (pb_field_iter_next(&iter));
 8001ac8:	f107 030c 	add.w	r3, r7, #12
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff fcb5 	bl	800143c <pb_field_iter_next>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d1ea      	bne.n	8001aae <pb_check_proto3_default_value+0x182>
            }
            return true;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e03f      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
    }
     else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
 8001adc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001ae0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001ae4:	2b80      	cmp	r3, #128	@ 0x80
 8001ae6:	d107      	bne.n	8001af8 <pb_check_proto3_default_value+0x1cc>
    {
        return field->pData == NULL;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	69db      	ldr	r3, [r3, #28]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	bf0c      	ite	eq
 8001af0:	2301      	moveq	r3, #1
 8001af2:	2300      	movne	r3, #0
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	e031      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
    }
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
 8001af8:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001afc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001b00:	2b40      	cmp	r3, #64	@ 0x40
 8001b02:	d12a      	bne.n	8001b5a <pb_check_proto3_default_value+0x22e>
    {
        if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
 8001b04:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001b08:	f003 030f 	and.w	r3, r3, #15
 8001b0c:	2b0a      	cmp	r3, #10
 8001b0e:	d10a      	bne.n	8001b26 <pb_check_proto3_default_value+0x1fa>
        {
            const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	69db      	ldr	r3, [r3, #28]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
            return extension == NULL;
 8001b18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	bf0c      	ite	eq
 8001b1e:	2301      	moveq	r3, #1
 8001b20:	2300      	movne	r3, #0
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	e01a      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else if (field->descriptor->field_callback == pb_default_field_callback)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b64 <pb_check_proto3_default_value+0x238>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d10a      	bne.n	8001b48 <pb_check_proto3_default_value+0x21c>
        {
            pb_callback_t *pCallback = (pb_callback_t*)field->pData;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	643b      	str	r3, [r7, #64]	@ 0x40
            return pCallback->funcs.encode == NULL;
 8001b38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	bf0c      	ite	eq
 8001b40:	2301      	moveq	r3, #1
 8001b42:	2300      	movne	r3, #0
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	e009      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
        else
        {
            return field->descriptor->field_callback == NULL;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	bf0c      	ite	eq
 8001b52:	2301      	moveq	r3, #1
 8001b54:	2300      	movne	r3, #0
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	e000      	b.n	8001b5c <pb_check_proto3_default_value+0x230>
        }
    }

    return false; /* Not typically reached, safe default for weird special cases. */
 8001b5a:	2300      	movs	r3, #0
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3748      	adds	r7, #72	@ 0x48
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	080014cd 	.word	0x080014cd

08001b68 <encode_basic_field>:

/* Encode a field with static or pointer allocation, i.e. one whose data
 * is available to the encoder directly. */
static bool checkreturn encode_basic_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
    if (!field->pData)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <encode_basic_field+0x16>
    {
        /* Missing pointer field */
        return true;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e061      	b.n	8001c42 <encode_basic_field+0xda>
    }

    if (!pb_encode_tag_for_field(stream, field))
 8001b7e:	6839      	ldr	r1, [r7, #0]
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f000 fab9 	bl	80020f8 <pb_encode_tag_for_field>
 8001b86:	4603      	mov	r3, r0
 8001b88:	f083 0301 	eor.w	r3, r3, #1
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <encode_basic_field+0x2e>
        return false;
 8001b92:	2300      	movs	r3, #0
 8001b94:	e055      	b.n	8001c42 <encode_basic_field+0xda>

    switch (PB_LTYPE(field->type))
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	7d9b      	ldrb	r3, [r3, #22]
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	2b0b      	cmp	r3, #11
 8001ba0:	d844      	bhi.n	8001c2c <encode_basic_field+0xc4>
 8001ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ba8 <encode_basic_field+0x40>)
 8001ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba8:	08001bd9 	.word	0x08001bd9
 8001bac:	08001be5 	.word	0x08001be5
 8001bb0:	08001be5 	.word	0x08001be5
 8001bb4:	08001be5 	.word	0x08001be5
 8001bb8:	08001bf1 	.word	0x08001bf1
 8001bbc:	08001bf1 	.word	0x08001bf1
 8001bc0:	08001bfd 	.word	0x08001bfd
 8001bc4:	08001c09 	.word	0x08001c09
 8001bc8:	08001c15 	.word	0x08001c15
 8001bcc:	08001c15 	.word	0x08001c15
 8001bd0:	08001c2d 	.word	0x08001c2d
 8001bd4:	08001c21 	.word	0x08001c21
    {
        case PB_LTYPE_BOOL:
            return pb_enc_bool(stream, field);
 8001bd8:	6839      	ldr	r1, [r7, #0]
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 fb8a 	bl	80022f4 <pb_enc_bool>
 8001be0:	4603      	mov	r3, r0
 8001be2:	e02e      	b.n	8001c42 <encode_basic_field+0xda>

        case PB_LTYPE_VARINT:
        case PB_LTYPE_UVARINT:
        case PB_LTYPE_SVARINT:
            return pb_enc_varint(stream, field);
 8001be4:	6839      	ldr	r1, [r7, #0]
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f000 fb9e 	bl	8002328 <pb_enc_varint>
 8001bec:	4603      	mov	r3, r0
 8001bee:	e028      	b.n	8001c42 <encode_basic_field+0xda>

        case PB_LTYPE_FIXED32:
        case PB_LTYPE_FIXED64:
            return pb_enc_fixed(stream, field);
 8001bf0:	6839      	ldr	r1, [r7, #0]
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f000 fc5a 	bl	80024ac <pb_enc_fixed>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	e022      	b.n	8001c42 <encode_basic_field+0xda>

        case PB_LTYPE_BYTES:
            return pb_enc_bytes(stream, field);
 8001bfc:	6839      	ldr	r1, [r7, #0]
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f000 fc82 	bl	8002508 <pb_enc_bytes>
 8001c04:	4603      	mov	r3, r0
 8001c06:	e01c      	b.n	8001c42 <encode_basic_field+0xda>

        case PB_LTYPE_STRING:
            return pb_enc_string(stream, field);
 8001c08:	6839      	ldr	r1, [r7, #0]
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 fcba 	bl	8002584 <pb_enc_string>
 8001c10:	4603      	mov	r3, r0
 8001c12:	e016      	b.n	8001c42 <encode_basic_field+0xda>

        case PB_LTYPE_SUBMESSAGE:
        case PB_LTYPE_SUBMSG_W_CB:
            return pb_enc_submessage(stream, field);
 8001c14:	6839      	ldr	r1, [r7, #0]
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 fd12 	bl	8002640 <pb_enc_submessage>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	e010      	b.n	8001c42 <encode_basic_field+0xda>

        case PB_LTYPE_FIXED_LENGTH_BYTES:
            return pb_enc_fixed_length_bytes(stream, field);
 8001c20:	6839      	ldr	r1, [r7, #0]
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f000 fd52 	bl	80026cc <pb_enc_fixed_length_bytes>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	e00a      	b.n	8001c42 <encode_basic_field+0xda>

        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d002      	beq.n	8001c3a <encode_basic_field+0xd2>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	e000      	b.n	8001c3c <encode_basic_field+0xd4>
 8001c3a:	4b04      	ldr	r3, [pc, #16]	@ (8001c4c <encode_basic_field+0xe4>)
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	6113      	str	r3, [r2, #16]
 8001c40:	2300      	movs	r3, #0
    }
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	08016708 	.word	0x08016708

08001c50 <encode_callback_field>:

/* Encode a field with callback semantics. This means that a user function is
 * called to provide and encode the actual data. */
static bool checkreturn encode_callback_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
    if (field->descriptor->field_callback != NULL)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d018      	beq.n	8001c96 <encode_callback_field+0x46>
    {
        if (!field->descriptor->field_callback(NULL, stream, field))
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	683a      	ldr	r2, [r7, #0]
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	2000      	movs	r0, #0
 8001c70:	4798      	blx	r3
 8001c72:	4603      	mov	r3, r0
 8001c74:	f083 0301 	eor.w	r3, r3, #1
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d00b      	beq.n	8001c96 <encode_callback_field+0x46>
            PB_RETURN_ERROR(stream, "callback error");
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d002      	beq.n	8001c8c <encode_callback_field+0x3c>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	e000      	b.n	8001c8e <encode_callback_field+0x3e>
 8001c8c:	4b04      	ldr	r3, [pc, #16]	@ (8001ca0 <encode_callback_field+0x50>)
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	6113      	str	r3, [r2, #16]
 8001c92:	2300      	movs	r3, #0
 8001c94:	e000      	b.n	8001c98 <encode_callback_field+0x48>
    }
    return true;
 8001c96:	2301      	movs	r3, #1
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	0801671c 	.word	0x0801671c

08001ca4 <encode_field>:

/* Encode a single field of any callback, pointer or static type. */
static bool checkreturn encode_field(pb_ostream_t *stream, pb_field_iter_t *field)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
    /* Check field presence */
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	7d9b      	ldrb	r3, [r3, #22]
 8001cb2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001cb6:	2b30      	cmp	r3, #48	@ 0x30
 8001cb8:	d108      	bne.n	8001ccc <encode_field+0x28>
    {
        if (*(const pb_size_t*)field->pSize != field->tag)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	6a1b      	ldr	r3, [r3, #32]
 8001cbe:	881a      	ldrh	r2, [r3, #0]
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	8a1b      	ldrh	r3, [r3, #16]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d026      	beq.n	8001d16 <encode_field+0x72>
        {
            /* Different type oneof field */
            return true;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e059      	b.n	8001d80 <encode_field+0xdc>
        }
    }
    else if (PB_HTYPE(field->type) == PB_HTYPE_OPTIONAL)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	7d9b      	ldrb	r3, [r3, #22]
 8001cd0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001cd4:	2b10      	cmp	r3, #16
 8001cd6:	d11e      	bne.n	8001d16 <encode_field+0x72>
    {
        if (field->pSize)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	6a1b      	ldr	r3, [r3, #32]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d00c      	beq.n	8001cfa <encode_field+0x56>
        {
            if (safe_read_bool(field->pSize) == false)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	6a1b      	ldr	r3, [r3, #32]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff fcaf 	bl	8001648 <safe_read_bool>
 8001cea:	4603      	mov	r3, r0
 8001cec:	f083 0301 	eor.w	r3, r3, #1
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d00f      	beq.n	8001d16 <encode_field+0x72>
            {
                /* Missing optional field */
                return true;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e042      	b.n	8001d80 <encode_field+0xdc>
            }
        }
        else if (PB_ATYPE(field->type) == PB_ATYPE_STATIC)
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	7d9b      	ldrb	r3, [r3, #22]
 8001cfe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d107      	bne.n	8001d16 <encode_field+0x72>
        {
            /* Proto3 singular field */
            if (pb_check_proto3_default_value(field))
 8001d06:	6838      	ldr	r0, [r7, #0]
 8001d08:	f7ff fe10 	bl	800192c <pb_check_proto3_default_value>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <encode_field+0x72>
                return true;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e034      	b.n	8001d80 <encode_field+0xdc>
        }
    }

    if (!field->pData)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d113      	bne.n	8001d46 <encode_field+0xa2>
    {
        if (PB_HTYPE(field->type) == PB_HTYPE_REQUIRED)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	7d9b      	ldrb	r3, [r3, #22]
 8001d22:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10b      	bne.n	8001d42 <encode_field+0x9e>
            PB_RETURN_ERROR(stream, "missing required field");
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d002      	beq.n	8001d38 <encode_field+0x94>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	e000      	b.n	8001d3a <encode_field+0x96>
 8001d38:	4b13      	ldr	r3, [pc, #76]	@ (8001d88 <encode_field+0xe4>)
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	6113      	str	r3, [r2, #16]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	e01e      	b.n	8001d80 <encode_field+0xdc>

        /* Pointer field set to NULL */
        return true;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e01c      	b.n	8001d80 <encode_field+0xdc>
    }

    /* Then encode field contents */
    if (PB_ATYPE(field->type) == PB_ATYPE_CALLBACK)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	7d9b      	ldrb	r3, [r3, #22]
 8001d4a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001d4e:	2b40      	cmp	r3, #64	@ 0x40
 8001d50:	d105      	bne.n	8001d5e <encode_field+0xba>
    {
        return encode_callback_field(stream, field);
 8001d52:	6839      	ldr	r1, [r7, #0]
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f7ff ff7b 	bl	8001c50 <encode_callback_field>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	e010      	b.n	8001d80 <encode_field+0xdc>
    }
    else if (PB_HTYPE(field->type) == PB_HTYPE_REPEATED)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	7d9b      	ldrb	r3, [r3, #22]
 8001d62:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001d66:	2b20      	cmp	r3, #32
 8001d68:	d105      	bne.n	8001d76 <encode_field+0xd2>
    {
        return encode_array(stream, field);
 8001d6a:	6839      	ldr	r1, [r7, #0]
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f7ff fc89 	bl	8001684 <encode_array>
 8001d72:	4603      	mov	r3, r0
 8001d74:	e004      	b.n	8001d80 <encode_field+0xdc>
    }
    else
    {
        return encode_basic_field(stream, field);
 8001d76:	6839      	ldr	r1, [r7, #0]
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7ff fef5 	bl	8001b68 <encode_basic_field>
 8001d7e:	4603      	mov	r3, r0
    }
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	0801672c 	.word	0x0801672c

08001d8c <default_extension_encoder>:

/* Default handler for extension fields. Expects to have a pb_msgdesc_t
 * pointer in the extension->type->arg field, pointing to a message with
 * only one field in it.  */
static bool checkreturn default_extension_encoder(pb_ostream_t *stream, const pb_extension_t *extension)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08c      	sub	sp, #48	@ 0x30
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
    pb_field_iter_t iter;

    if (!pb_field_iter_begin_extension_const(&iter, extension))
 8001d96:	f107 0308 	add.w	r3, r7, #8
 8001d9a:	6839      	ldr	r1, [r7, #0]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff fb83 	bl	80014a8 <pb_field_iter_begin_extension_const>
 8001da2:	4603      	mov	r3, r0
 8001da4:	f083 0301 	eor.w	r3, r3, #1
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d00b      	beq.n	8001dc6 <default_extension_encoder+0x3a>
        PB_RETURN_ERROR(stream, "invalid extension");
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	691b      	ldr	r3, [r3, #16]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d002      	beq.n	8001dbc <default_extension_encoder+0x30>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	e000      	b.n	8001dbe <default_extension_encoder+0x32>
 8001dbc:	4b07      	ldr	r3, [pc, #28]	@ (8001ddc <default_extension_encoder+0x50>)
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	6113      	str	r3, [r2, #16]
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	e006      	b.n	8001dd4 <default_extension_encoder+0x48>

    return encode_field(stream, &iter);
 8001dc6:	f107 0308 	add.w	r3, r7, #8
 8001dca:	4619      	mov	r1, r3
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f7ff ff69 	bl	8001ca4 <encode_field>
 8001dd2:	4603      	mov	r3, r0
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3730      	adds	r7, #48	@ 0x30
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	08016744 	.word	0x08016744

08001de0 <encode_extension_field>:


/* Walk through all the registered extensions and give them a chance
 * to encode themselves. */
static bool checkreturn encode_extension_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
    const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	60fb      	str	r3, [r7, #12]

    while (extension)
 8001df2:	e01e      	b.n	8001e32 <encode_extension_field+0x52>
    {
        bool status;
        if (extension->type->encode)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d008      	beq.n	8001e10 <encode_extension_field+0x30>
            status = extension->type->encode(stream, extension);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	68f9      	ldr	r1, [r7, #12]
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	4798      	blx	r3
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	72fb      	strb	r3, [r7, #11]
 8001e0e:	e005      	b.n	8001e1c <encode_extension_field+0x3c>
        else
            status = default_extension_encoder(stream, extension);
 8001e10:	68f9      	ldr	r1, [r7, #12]
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7ff ffba 	bl	8001d8c <default_extension_encoder>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	72fb      	strb	r3, [r7, #11]

        if (!status)
 8001e1c:	7afb      	ldrb	r3, [r7, #11]
 8001e1e:	f083 0301 	eor.w	r3, r3, #1
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <encode_extension_field+0x4c>
            return false;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	e006      	b.n	8001e3a <encode_extension_field+0x5a>
        
        extension = extension->next;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	60fb      	str	r3, [r7, #12]
    while (extension)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1dd      	bne.n	8001df4 <encode_extension_field+0x14>
    }
    
    return true;
 8001e38:	2301      	movs	r3, #1
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <pb_encode>:
/*********************
 * Encode all fields *
 *********************/

bool checkreturn pb_encode(pb_ostream_t *stream, const pb_msgdesc_t *fields, const void *src_struct)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b08e      	sub	sp, #56	@ 0x38
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	60f8      	str	r0, [r7, #12]
 8001e4a:	60b9      	str	r1, [r7, #8]
 8001e4c:	607a      	str	r2, [r7, #4]
    pb_field_iter_t iter;
    if (!pb_field_iter_begin_const(&iter, fields, src_struct))
 8001e4e:	f107 0310 	add.w	r3, r7, #16
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	68b9      	ldr	r1, [r7, #8]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff fb12 	bl	8001480 <pb_field_iter_begin_const>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	f083 0301 	eor.w	r3, r3, #1
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <pb_encode+0x2a>
        return true; /* Empty message type */
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e02a      	b.n	8001ec2 <pb_encode+0x80>
    
    do {
        if (PB_LTYPE(iter.type) == PB_LTYPE_EXTENSION)
 8001e6c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e70:	f003 030f 	and.w	r3, r3, #15
 8001e74:	2b0a      	cmp	r3, #10
 8001e76:	d10d      	bne.n	8001e94 <pb_encode+0x52>
        {
            /* Special case for the extension field placeholder */
            if (!encode_extension_field(stream, &iter))
 8001e78:	f107 0310 	add.w	r3, r7, #16
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	68f8      	ldr	r0, [r7, #12]
 8001e80:	f7ff ffae 	bl	8001de0 <encode_extension_field>
 8001e84:	4603      	mov	r3, r0
 8001e86:	f083 0301 	eor.w	r3, r3, #1
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d00f      	beq.n	8001eb0 <pb_encode+0x6e>
                return false;
 8001e90:	2300      	movs	r3, #0
 8001e92:	e016      	b.n	8001ec2 <pb_encode+0x80>
        }
        else
        {
            /* Regular field */
            if (!encode_field(stream, &iter))
 8001e94:	f107 0310 	add.w	r3, r7, #16
 8001e98:	4619      	mov	r1, r3
 8001e9a:	68f8      	ldr	r0, [r7, #12]
 8001e9c:	f7ff ff02 	bl	8001ca4 <encode_field>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	f083 0301 	eor.w	r3, r3, #1
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <pb_encode+0x6e>
                return false;
 8001eac:	2300      	movs	r3, #0
 8001eae:	e008      	b.n	8001ec2 <pb_encode+0x80>
        }
    } while (pb_field_iter_next(&iter));
 8001eb0:	f107 0310 	add.w	r3, r7, #16
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff fac1 	bl	800143c <pb_field_iter_next>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1d5      	bne.n	8001e6c <pb_encode+0x2a>
    
    return true;
 8001ec0:	2301      	movs	r3, #1
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3738      	adds	r7, #56	@ 0x38
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <pb_encode_varint_32>:
 * Helper functions *
 ********************/

/* This function avoids 64-bit shifts as they are quite slow on many platforms. */
static bool checkreturn pb_encode_varint_32(pb_ostream_t *stream, uint32_t low, uint32_t high)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b088      	sub	sp, #32
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	60f8      	str	r0, [r7, #12]
 8001ed2:	60b9      	str	r1, [r7, #8]
 8001ed4:	607a      	str	r2, [r7, #4]
    size_t i = 0;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61fb      	str	r3, [r7, #28]
    pb_byte_t buffer[10];
    pb_byte_t byte = (pb_byte_t)(low & 0x7F);
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001ee2:	76fb      	strb	r3, [r7, #27]
    low >>= 7;
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	09db      	lsrs	r3, r3, #7
 8001ee8:	60bb      	str	r3, [r7, #8]

    while (i < 4 && (low != 0 || high != 0))
 8001eea:	e013      	b.n	8001f14 <pb_encode_varint_32+0x4a>
    {
        byte |= 0x80;
 8001eec:	7efb      	ldrb	r3, [r7, #27]
 8001eee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ef2:	76fb      	strb	r3, [r7, #27]
        buffer[i++] = byte;
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	1c5a      	adds	r2, r3, #1
 8001ef8:	61fa      	str	r2, [r7, #28]
 8001efa:	3320      	adds	r3, #32
 8001efc:	443b      	add	r3, r7
 8001efe:	7efa      	ldrb	r2, [r7, #27]
 8001f00:	f803 2c10 	strb.w	r2, [r3, #-16]
        byte = (pb_byte_t)(low & 0x7F);
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f0c:	76fb      	strb	r3, [r7, #27]
        low >>= 7;
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	09db      	lsrs	r3, r3, #7
 8001f12:	60bb      	str	r3, [r7, #8]
    while (i < 4 && (low != 0 || high != 0))
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	2b03      	cmp	r3, #3
 8001f18:	d805      	bhi.n	8001f26 <pb_encode_varint_32+0x5c>
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1e5      	bne.n	8001eec <pb_encode_varint_32+0x22>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d1e2      	bne.n	8001eec <pb_encode_varint_32+0x22>
    }

    if (high)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d024      	beq.n	8001f76 <pb_encode_varint_32+0xac>
    {
        byte = (pb_byte_t)(byte | ((high & 0x07) << 4));
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	011b      	lsls	r3, r3, #4
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	7efb      	ldrb	r3, [r7, #27]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	76fb      	strb	r3, [r7, #27]
        high >>= 3;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	08db      	lsrs	r3, r3, #3
 8001f44:	607b      	str	r3, [r7, #4]

        while (high)
 8001f46:	e013      	b.n	8001f70 <pb_encode_varint_32+0xa6>
        {
            byte |= 0x80;
 8001f48:	7efb      	ldrb	r3, [r7, #27]
 8001f4a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f4e:	76fb      	strb	r3, [r7, #27]
            buffer[i++] = byte;
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	1c5a      	adds	r2, r3, #1
 8001f54:	61fa      	str	r2, [r7, #28]
 8001f56:	3320      	adds	r3, #32
 8001f58:	443b      	add	r3, r7
 8001f5a:	7efa      	ldrb	r2, [r7, #27]
 8001f5c:	f803 2c10 	strb.w	r2, [r3, #-16]
            byte = (pb_byte_t)(high & 0x7F);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f68:	76fb      	strb	r3, [r7, #27]
            high >>= 7;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	09db      	lsrs	r3, r3, #7
 8001f6e:	607b      	str	r3, [r7, #4]
        while (high)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1e8      	bne.n	8001f48 <pb_encode_varint_32+0x7e>
        }
    }

    buffer[i++] = byte;
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	1c5a      	adds	r2, r3, #1
 8001f7a:	61fa      	str	r2, [r7, #28]
 8001f7c:	3320      	adds	r3, #32
 8001f7e:	443b      	add	r3, r7
 8001f80:	7efa      	ldrb	r2, [r7, #27]
 8001f82:	f803 2c10 	strb.w	r2, [r3, #-16]

    return pb_write(stream, buffer, i);
 8001f86:	f107 0310 	add.w	r3, r7, #16
 8001f8a:	69fa      	ldr	r2, [r7, #28]
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f7ff fb0a 	bl	80015a8 <pb_write>
 8001f94:	4603      	mov	r3, r0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3720      	adds	r7, #32
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <pb_encode_varint>:

bool checkreturn pb_encode_varint(pb_ostream_t *stream, pb_uint64_t value)
{
 8001f9e:	b590      	push	{r4, r7, lr}
 8001fa0:	b087      	sub	sp, #28
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	60f8      	str	r0, [r7, #12]
 8001fa6:	e9c7 2300 	strd	r2, r3, [r7]
    if (value <= 0x7F)
 8001faa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fae:	2a80      	cmp	r2, #128	@ 0x80
 8001fb0:	f173 0300 	sbcs.w	r3, r3, #0
 8001fb4:	d20a      	bcs.n	8001fcc <pb_encode_varint+0x2e>
    {
        /* Fast path: single byte */
        pb_byte_t byte = (pb_byte_t)value;
 8001fb6:	783b      	ldrb	r3, [r7, #0]
 8001fb8:	75fb      	strb	r3, [r7, #23]
        return pb_write(stream, &byte, 1);
 8001fba:	f107 0317 	add.w	r3, r7, #23
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	68f8      	ldr	r0, [r7, #12]
 8001fc4:	f7ff faf0 	bl	80015a8 <pb_write>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	e00f      	b.n	8001fec <pb_encode_varint+0x4e>
    else
    {
#ifdef PB_WITHOUT_64BIT
        return pb_encode_varint_32(stream, value, 0);
#else
        return pb_encode_varint_32(stream, (uint32_t)value, (uint32_t)(value >> 32));
 8001fcc:	683c      	ldr	r4, [r7, #0]
 8001fce:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	f04f 0300 	mov.w	r3, #0
 8001fda:	000a      	movs	r2, r1
 8001fdc:	2300      	movs	r3, #0
 8001fde:	4613      	mov	r3, r2
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	4621      	mov	r1, r4
 8001fe4:	68f8      	ldr	r0, [r7, #12]
 8001fe6:	f7ff ff70 	bl	8001eca <pb_encode_varint_32>
 8001fea:	4603      	mov	r3, r0
#endif
    }
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	371c      	adds	r7, #28
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd90      	pop	{r4, r7, pc}

08001ff4 <pb_encode_svarint>:

bool checkreturn pb_encode_svarint(pb_ostream_t *stream, pb_int64_t value)
{
 8001ff4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ff8:	b08a      	sub	sp, #40	@ 0x28
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6178      	str	r0, [r7, #20]
 8001ffe:	e9c7 2302 	strd	r2, r3, [r7, #8]
    pb_uint64_t zigzagged;
    pb_uint64_t mask = ((pb_uint64_t)-1) >> 1; /* Satisfy clang -fsanitize=integer */
 8002002:	f04f 32ff 	mov.w	r2, #4294967295
 8002006:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800200a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if (value < 0)
 800200e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002012:	2b00      	cmp	r3, #0
 8002014:	da15      	bge.n	8002042 <pb_encode_svarint+0x4e>
        zigzagged = ~(((pb_uint64_t)value & mask) << 1);
 8002016:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800201a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800201e:	ea00 0402 	and.w	r4, r0, r2
 8002022:	ea01 0503 	and.w	r5, r1, r3
 8002026:	1923      	adds	r3, r4, r4
 8002028:	603b      	str	r3, [r7, #0]
 800202a:	eb45 0305 	adc.w	r3, r5, r5
 800202e:	607b      	str	r3, [r7, #4]
 8002030:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002034:	ea6f 0a02 	mvn.w	sl, r2
 8002038:	ea6f 0b03 	mvn.w	fp, r3
 800203c:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 8002040:	e007      	b.n	8002052 <pb_encode_svarint+0x5e>
    else
        zigzagged = (pb_uint64_t)value << 1;
 8002042:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002046:	eb12 0802 	adds.w	r8, r2, r2
 800204a:	eb43 0903 	adc.w	r9, r3, r3
 800204e:	e9c7 8908 	strd	r8, r9, [r7, #32]
    
    return pb_encode_varint(stream, zigzagged);
 8002052:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002056:	6978      	ldr	r0, [r7, #20]
 8002058:	f7ff ffa1 	bl	8001f9e <pb_encode_varint>
 800205c:	4603      	mov	r3, r0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3728      	adds	r7, #40	@ 0x28
 8002062:	46bd      	mov	sp, r7
 8002064:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002068 <pb_encode_fixed32>:

bool checkreturn pb_encode_fixed32(pb_ostream_t *stream, const void *value)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
#if defined(PB_LITTLE_ENDIAN_8BIT) && PB_LITTLE_ENDIAN_8BIT == 1
    /* Fast path if we know that we're on little endian */
    return pb_write(stream, (const pb_byte_t*)value, 4);
 8002072:	2204      	movs	r2, #4
 8002074:	6839      	ldr	r1, [r7, #0]
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7ff fa96 	bl	80015a8 <pb_write>
 800207c:	4603      	mov	r3, r0
    bytes[1] = (pb_byte_t)((val >> 8) & 0xFF);
    bytes[2] = (pb_byte_t)((val >> 16) & 0xFF);
    bytes[3] = (pb_byte_t)((val >> 24) & 0xFF);
    return pb_write(stream, bytes, 4);
#endif
}
 800207e:	4618      	mov	r0, r3
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <pb_encode_fixed64>:

#ifndef PB_WITHOUT_64BIT
bool checkreturn pb_encode_fixed64(pb_ostream_t *stream, const void *value)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b082      	sub	sp, #8
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
 800208e:	6039      	str	r1, [r7, #0]
#if defined(PB_LITTLE_ENDIAN_8BIT) && PB_LITTLE_ENDIAN_8BIT == 1
    /* Fast path if we know that we're on little endian */
    return pb_write(stream, (const pb_byte_t*)value, 8);
 8002090:	2208      	movs	r2, #8
 8002092:	6839      	ldr	r1, [r7, #0]
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f7ff fa87 	bl	80015a8 <pb_write>
 800209a:	4603      	mov	r3, r0
    bytes[5] = (pb_byte_t)((val >> 40) & 0xFF);
    bytes[6] = (pb_byte_t)((val >> 48) & 0xFF);
    bytes[7] = (pb_byte_t)((val >> 56) & 0xFF);
    return pb_write(stream, bytes, 8);
#endif
}
 800209c:	4618      	mov	r0, r3
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <pb_encode_tag>:
#endif

bool checkreturn pb_encode_tag(pb_ostream_t *stream, pb_wire_type_t wiretype, uint32_t field_number)
{
 80020a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020a8:	b088      	sub	sp, #32
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6178      	str	r0, [r7, #20]
 80020ae:	460b      	mov	r3, r1
 80020b0:	60fa      	str	r2, [r7, #12]
 80020b2:	74fb      	strb	r3, [r7, #19]
    pb_uint64_t tag = ((pb_uint64_t)field_number << 3) | wiretype;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2200      	movs	r2, #0
 80020b8:	469a      	mov	sl, r3
 80020ba:	4693      	mov	fp, r2
 80020bc:	ea4f 755a 	mov.w	r5, sl, lsr #29
 80020c0:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 80020c4:	7cfb      	ldrb	r3, [r7, #19]
 80020c6:	2200      	movs	r2, #0
 80020c8:	4698      	mov	r8, r3
 80020ca:	4691      	mov	r9, r2
 80020cc:	ea44 0308 	orr.w	r3, r4, r8
 80020d0:	603b      	str	r3, [r7, #0]
 80020d2:	ea45 0309 	orr.w	r3, r5, r9
 80020d6:	607b      	str	r3, [r7, #4]
 80020d8:	e9d7 3400 	ldrd	r3, r4, [r7]
 80020dc:	e9c7 3406 	strd	r3, r4, [r7, #24]
    return pb_encode_varint(stream, tag);
 80020e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020e4:	6978      	ldr	r0, [r7, #20]
 80020e6:	f7ff ff5a 	bl	8001f9e <pb_encode_varint>
 80020ea:	4603      	mov	r3, r0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3720      	adds	r7, #32
 80020f0:	46bd      	mov	sp, r7
 80020f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080020f8 <pb_encode_tag_for_field>:

bool pb_encode_tag_for_field ( pb_ostream_t* stream, const pb_field_iter_t* field )
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
    pb_wire_type_t wiretype;
    switch (PB_LTYPE(field->type))
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	7d9b      	ldrb	r3, [r3, #22]
 8002106:	f003 030f 	and.w	r3, r3, #15
 800210a:	2b0b      	cmp	r3, #11
 800210c:	d826      	bhi.n	800215c <pb_encode_tag_for_field+0x64>
 800210e:	a201      	add	r2, pc, #4	@ (adr r2, 8002114 <pb_encode_tag_for_field+0x1c>)
 8002110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002114:	08002145 	.word	0x08002145
 8002118:	08002145 	.word	0x08002145
 800211c:	08002145 	.word	0x08002145
 8002120:	08002145 	.word	0x08002145
 8002124:	0800214b 	.word	0x0800214b
 8002128:	08002151 	.word	0x08002151
 800212c:	08002157 	.word	0x08002157
 8002130:	08002157 	.word	0x08002157
 8002134:	08002157 	.word	0x08002157
 8002138:	08002157 	.word	0x08002157
 800213c:	0800215d 	.word	0x0800215d
 8002140:	08002157 	.word	0x08002157
    {
        case PB_LTYPE_BOOL:
        case PB_LTYPE_VARINT:
        case PB_LTYPE_UVARINT:
        case PB_LTYPE_SVARINT:
            wiretype = PB_WT_VARINT;
 8002144:	2300      	movs	r3, #0
 8002146:	73fb      	strb	r3, [r7, #15]
            break;
 8002148:	e014      	b.n	8002174 <pb_encode_tag_for_field+0x7c>
        
        case PB_LTYPE_FIXED32:
            wiretype = PB_WT_32BIT;
 800214a:	2305      	movs	r3, #5
 800214c:	73fb      	strb	r3, [r7, #15]
            break;
 800214e:	e011      	b.n	8002174 <pb_encode_tag_for_field+0x7c>
        
        case PB_LTYPE_FIXED64:
            wiretype = PB_WT_64BIT;
 8002150:	2301      	movs	r3, #1
 8002152:	73fb      	strb	r3, [r7, #15]
            break;
 8002154:	e00e      	b.n	8002174 <pb_encode_tag_for_field+0x7c>
        case PB_LTYPE_BYTES:
        case PB_LTYPE_STRING:
        case PB_LTYPE_SUBMESSAGE:
        case PB_LTYPE_SUBMSG_W_CB:
        case PB_LTYPE_FIXED_LENGTH_BYTES:
            wiretype = PB_WT_STRING;
 8002156:	2302      	movs	r3, #2
 8002158:	73fb      	strb	r3, [r7, #15]
            break;
 800215a:	e00b      	b.n	8002174 <pb_encode_tag_for_field+0x7c>
        
        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d002      	beq.n	800216a <pb_encode_tag_for_field+0x72>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	e000      	b.n	800216c <pb_encode_tag_for_field+0x74>
 800216a:	4b09      	ldr	r3, [pc, #36]	@ (8002190 <pb_encode_tag_for_field+0x98>)
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	6113      	str	r3, [r2, #16]
 8002170:	2300      	movs	r3, #0
 8002172:	e008      	b.n	8002186 <pb_encode_tag_for_field+0x8e>
    }
    
    return pb_encode_tag(stream, wiretype, field->tag);
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	8a1b      	ldrh	r3, [r3, #16]
 8002178:	461a      	mov	r2, r3
 800217a:	7bfb      	ldrb	r3, [r7, #15]
 800217c:	4619      	mov	r1, r3
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7ff ff90 	bl	80020a4 <pb_encode_tag>
 8002184:	4603      	mov	r3, r0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3710      	adds	r7, #16
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	08016708 	.word	0x08016708

08002194 <pb_encode_string>:

bool checkreturn pb_encode_string(pb_ostream_t *stream, const pb_byte_t *buffer, size_t size)
{
 8002194:	b5b0      	push	{r4, r5, r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	461c      	mov	r4, r3
 80021a6:	4615      	mov	r5, r2
 80021a8:	4622      	mov	r2, r4
 80021aa:	462b      	mov	r3, r5
 80021ac:	68f8      	ldr	r0, [r7, #12]
 80021ae:	f7ff fef6 	bl	8001f9e <pb_encode_varint>
 80021b2:	4603      	mov	r3, r0
 80021b4:	f083 0301 	eor.w	r3, r3, #1
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <pb_encode_string+0x2e>
        return false;
 80021be:	2300      	movs	r3, #0
 80021c0:	e005      	b.n	80021ce <pb_encode_string+0x3a>
    
    return pb_write(stream, buffer, size);
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	68b9      	ldr	r1, [r7, #8]
 80021c6:	68f8      	ldr	r0, [r7, #12]
 80021c8:	f7ff f9ee 	bl	80015a8 <pb_write>
 80021cc:	4603      	mov	r3, r0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080021d8 <pb_encode_submessage>:

bool checkreturn pb_encode_submessage(pb_ostream_t *stream, const pb_msgdesc_t *fields, const void *src_struct)
{
 80021d8:	b5b0      	push	{r4, r5, r7, lr}
 80021da:	b08c      	sub	sp, #48	@ 0x30
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]
    /* First calculate the message size using a non-writing substream. */
    pb_ostream_t substream = PB_OSTREAM_SIZING;
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
    size_t size;
    bool status;
    
    if (!pb_encode(&substream, fields, src_struct))
 80021f4:	f107 0314 	add.w	r3, r7, #20
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	68b9      	ldr	r1, [r7, #8]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff fe20 	bl	8001e42 <pb_encode>
 8002202:	4603      	mov	r3, r0
 8002204:	f083 0301 	eor.w	r3, r3, #1
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2b00      	cmp	r3, #0
 800220c:	d004      	beq.n	8002218 <pb_encode_submessage+0x40>
    {
#ifndef PB_NO_ERRMSG
        stream->errmsg = substream.errmsg;
 800220e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	611a      	str	r2, [r3, #16]
#endif
        return false;
 8002214:	2300      	movs	r3, #0
 8002216:	e065      	b.n	80022e4 <pb_encode_submessage+0x10c>
    }
    
    size = substream.bytes_written;
 8002218:	6a3b      	ldr	r3, [r7, #32]
 800221a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 800221c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800221e:	2200      	movs	r2, #0
 8002220:	461c      	mov	r4, r3
 8002222:	4615      	mov	r5, r2
 8002224:	4622      	mov	r2, r4
 8002226:	462b      	mov	r3, r5
 8002228:	68f8      	ldr	r0, [r7, #12]
 800222a:	f7ff feb8 	bl	8001f9e <pb_encode_varint>
 800222e:	4603      	mov	r3, r0
 8002230:	f083 0301 	eor.w	r3, r3, #1
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <pb_encode_submessage+0x66>
        return false;
 800223a:	2300      	movs	r3, #0
 800223c:	e052      	b.n	80022e4 <pb_encode_submessage+0x10c>
    
    if (stream->callback == NULL)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d106      	bne.n	8002254 <pb_encode_submessage+0x7c>
        return pb_write(stream, NULL, size); /* Just sizing */
 8002246:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002248:	2100      	movs	r1, #0
 800224a:	68f8      	ldr	r0, [r7, #12]
 800224c:	f7ff f9ac 	bl	80015a8 <pb_write>
 8002250:	4603      	mov	r3, r0
 8002252:	e047      	b.n	80022e4 <pb_encode_submessage+0x10c>
    
    if (stream->bytes_written + size > stream->max_size)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800225a:	441a      	add	r2, r3
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	429a      	cmp	r2, r3
 8002262:	d90b      	bls.n	800227c <pb_encode_submessage+0xa4>
        PB_RETURN_ERROR(stream, "stream full");
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	691b      	ldr	r3, [r3, #16]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d002      	beq.n	8002272 <pb_encode_submessage+0x9a>
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	e000      	b.n	8002274 <pb_encode_submessage+0x9c>
 8002272:	4b1e      	ldr	r3, [pc, #120]	@ (80022ec <pb_encode_submessage+0x114>)
 8002274:	68fa      	ldr	r2, [r7, #12]
 8002276:	6113      	str	r3, [r2, #16]
 8002278:	2300      	movs	r3, #0
 800227a:	e033      	b.n	80022e4 <pb_encode_submessage+0x10c>
        
    /* Use a substream to verify that a callback doesn't write more than
     * what it did the first time. */
    substream.callback = stream->callback;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	617b      	str	r3, [r7, #20]
    substream.state = stream->state;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	61bb      	str	r3, [r7, #24]
    substream.max_size = size;
 8002288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800228a:	61fb      	str	r3, [r7, #28]
    substream.bytes_written = 0;
 800228c:	2300      	movs	r3, #0
 800228e:	623b      	str	r3, [r7, #32]
#ifndef PB_NO_ERRMSG
    substream.errmsg = NULL;
 8002290:	2300      	movs	r3, #0
 8002292:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
    
    status = pb_encode(&substream, fields, src_struct);
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	68b9      	ldr	r1, [r7, #8]
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff fdd0 	bl	8001e42 <pb_encode>
 80022a2:	4603      	mov	r3, r0
 80022a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    
    stream->bytes_written += substream.bytes_written;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	68da      	ldr	r2, [r3, #12]
 80022ac:	6a3b      	ldr	r3, [r7, #32]
 80022ae:	441a      	add	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	60da      	str	r2, [r3, #12]
    stream->state = substream.state;
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	605a      	str	r2, [r3, #4]
#ifndef PB_NO_ERRMSG
    stream->errmsg = substream.errmsg;
 80022ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	611a      	str	r2, [r3, #16]
#endif
    
    if (substream.bytes_written != size)
 80022c0:	6a3b      	ldr	r3, [r7, #32]
 80022c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d00b      	beq.n	80022e0 <pb_encode_submessage+0x108>
        PB_RETURN_ERROR(stream, "submsg size changed");
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	691b      	ldr	r3, [r3, #16]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d002      	beq.n	80022d6 <pb_encode_submessage+0xfe>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	e000      	b.n	80022d8 <pb_encode_submessage+0x100>
 80022d6:	4b06      	ldr	r3, [pc, #24]	@ (80022f0 <pb_encode_submessage+0x118>)
 80022d8:	68fa      	ldr	r2, [r7, #12]
 80022da:	6113      	str	r3, [r2, #16]
 80022dc:	2300      	movs	r3, #0
 80022de:	e001      	b.n	80022e4 <pb_encode_submessage+0x10c>
    
    return status;
 80022e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3730      	adds	r7, #48	@ 0x30
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bdb0      	pop	{r4, r5, r7, pc}
 80022ec:	080166d0 	.word	0x080166d0
 80022f0:	08016758 	.word	0x08016758

080022f4 <pb_enc_bool>:

/* Field encoders */

static bool checkreturn pb_enc_bool(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 80022f4:	b5b0      	push	{r4, r5, r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
    uint32_t value = safe_read_bool(field->pData) ? 1 : 0;
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff f9a0 	bl	8001648 <safe_read_bool>
 8002308:	4603      	mov	r3, r0
 800230a:	60fb      	str	r3, [r7, #12]
    PB_UNUSED(field);
    return pb_encode_varint(stream, value);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2200      	movs	r2, #0
 8002310:	461c      	mov	r4, r3
 8002312:	4615      	mov	r5, r2
 8002314:	4622      	mov	r2, r4
 8002316:	462b      	mov	r3, r5
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f7ff fe40 	bl	8001f9e <pb_encode_varint>
 800231e:	4603      	mov	r3, r0
}
 8002320:	4618      	mov	r0, r3
 8002322:	3710      	adds	r7, #16
 8002324:	46bd      	mov	sp, r7
 8002326:	bdb0      	pop	{r4, r5, r7, pc}

08002328 <pb_enc_varint>:

static bool checkreturn pb_enc_varint(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8002328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800232c:	b08c      	sub	sp, #48	@ 0x30
 800232e:	af00      	add	r7, sp, #0
 8002330:	61f8      	str	r0, [r7, #28]
 8002332:	61b9      	str	r1, [r7, #24]
    if (PB_LTYPE(field->type) == PB_LTYPE_UVARINT)
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	7d9b      	ldrb	r3, [r3, #22]
 8002338:	f003 030f 	and.w	r3, r3, #15
 800233c:	2b02      	cmp	r3, #2
 800233e:	d152      	bne.n	80023e6 <pb_enc_varint+0xbe>
    {
        /* Perform unsigned integer extension */
        pb_uint64_t value = 0;
 8002340:	f04f 0200 	mov.w	r2, #0
 8002344:	f04f 0300 	mov.w	r3, #0
 8002348:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

        if (field->data_size == sizeof(uint_least8_t))
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	8a5b      	ldrh	r3, [r3, #18]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d10b      	bne.n	800236c <pb_enc_varint+0x44>
            value = *(const uint_least8_t*)field->pData;
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	69db      	ldr	r3, [r3, #28]
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2200      	movs	r2, #0
 800235e:	613b      	str	r3, [r7, #16]
 8002360:	617a      	str	r2, [r7, #20]
 8002362:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002366:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
 800236a:	e035      	b.n	80023d8 <pb_enc_varint+0xb0>
        else if (field->data_size == sizeof(uint_least16_t))
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	8a5b      	ldrh	r3, [r3, #18]
 8002370:	2b02      	cmp	r3, #2
 8002372:	d10b      	bne.n	800238c <pb_enc_varint+0x64>
            value = *(const uint_least16_t*)field->pData;
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	b29b      	uxth	r3, r3
 800237c:	2200      	movs	r2, #0
 800237e:	60bb      	str	r3, [r7, #8]
 8002380:	60fa      	str	r2, [r7, #12]
 8002382:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002386:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
 800238a:	e025      	b.n	80023d8 <pb_enc_varint+0xb0>
        else if (field->data_size == sizeof(uint32_t))
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	8a5b      	ldrh	r3, [r3, #18]
 8002390:	2b04      	cmp	r3, #4
 8002392:	d10a      	bne.n	80023aa <pb_enc_varint+0x82>
            value = *(const uint32_t*)field->pData;
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	69db      	ldr	r3, [r3, #28]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2200      	movs	r2, #0
 800239c:	603b      	str	r3, [r7, #0]
 800239e:	607a      	str	r2, [r7, #4]
 80023a0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80023a4:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
 80023a8:	e016      	b.n	80023d8 <pb_enc_varint+0xb0>
        else if (field->data_size == sizeof(pb_uint64_t))
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	8a5b      	ldrh	r3, [r3, #18]
 80023ae:	2b08      	cmp	r3, #8
 80023b0:	d106      	bne.n	80023c0 <pb_enc_varint+0x98>
            value = *(const pb_uint64_t*)field->pData;
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ba:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 80023be:	e00b      	b.n	80023d8 <pb_enc_varint+0xb0>
        else
            PB_RETURN_ERROR(stream, "invalid data_size");
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d002      	beq.n	80023ce <pb_enc_varint+0xa6>
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	e000      	b.n	80023d0 <pb_enc_varint+0xa8>
 80023ce:	4b36      	ldr	r3, [pc, #216]	@ (80024a8 <pb_enc_varint+0x180>)
 80023d0:	69fa      	ldr	r2, [r7, #28]
 80023d2:	6113      	str	r3, [r2, #16]
 80023d4:	2300      	movs	r3, #0
 80023d6:	e061      	b.n	800249c <pb_enc_varint+0x174>

        return pb_encode_varint(stream, value);
 80023d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023dc:	69f8      	ldr	r0, [r7, #28]
 80023de:	f7ff fdde 	bl	8001f9e <pb_encode_varint>
 80023e2:	4603      	mov	r3, r0
 80023e4:	e05a      	b.n	800249c <pb_enc_varint+0x174>
    }
    else
    {
        /* Perform signed integer extension */
        pb_int64_t value = 0;
 80023e6:	f04f 0200 	mov.w	r2, #0
 80023ea:	f04f 0300 	mov.w	r3, #0
 80023ee:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (field->data_size == sizeof(int_least8_t))
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	8a5b      	ldrh	r3, [r3, #18]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d10a      	bne.n	8002410 <pb_enc_varint+0xe8>
            value = *(const int_least8_t*)field->pData;
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	f993 3000 	ldrsb.w	r3, [r3]
 8002402:	b25b      	sxtb	r3, r3
 8002404:	17da      	asrs	r2, r3, #31
 8002406:	469a      	mov	sl, r3
 8002408:	4693      	mov	fp, r2
 800240a:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 800240e:	e032      	b.n	8002476 <pb_enc_varint+0x14e>
        else if (field->data_size == sizeof(int_least16_t))
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	8a5b      	ldrh	r3, [r3, #18]
 8002414:	2b02      	cmp	r3, #2
 8002416:	d10a      	bne.n	800242e <pb_enc_varint+0x106>
            value = *(const int_least16_t*)field->pData;
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002420:	b21b      	sxth	r3, r3
 8002422:	17da      	asrs	r2, r3, #31
 8002424:	4698      	mov	r8, r3
 8002426:	4691      	mov	r9, r2
 8002428:	e9c7 8908 	strd	r8, r9, [r7, #32]
 800242c:	e023      	b.n	8002476 <pb_enc_varint+0x14e>
        else if (field->data_size == sizeof(int32_t))
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	8a5b      	ldrh	r3, [r3, #18]
 8002432:	2b04      	cmp	r3, #4
 8002434:	d108      	bne.n	8002448 <pb_enc_varint+0x120>
            value = *(const int32_t*)field->pData;
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	69db      	ldr	r3, [r3, #28]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	17da      	asrs	r2, r3, #31
 800243e:	461c      	mov	r4, r3
 8002440:	4615      	mov	r5, r2
 8002442:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8002446:	e016      	b.n	8002476 <pb_enc_varint+0x14e>
        else if (field->data_size == sizeof(pb_int64_t))
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	8a5b      	ldrh	r3, [r3, #18]
 800244c:	2b08      	cmp	r3, #8
 800244e:	d106      	bne.n	800245e <pb_enc_varint+0x136>
            value = *(const pb_int64_t*)field->pData;
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	69db      	ldr	r3, [r3, #28]
 8002454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002458:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800245c:	e00b      	b.n	8002476 <pb_enc_varint+0x14e>
        else
            PB_RETURN_ERROR(stream, "invalid data_size");
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d002      	beq.n	800246c <pb_enc_varint+0x144>
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	e000      	b.n	800246e <pb_enc_varint+0x146>
 800246c:	4b0e      	ldr	r3, [pc, #56]	@ (80024a8 <pb_enc_varint+0x180>)
 800246e:	69fa      	ldr	r2, [r7, #28]
 8002470:	6113      	str	r3, [r2, #16]
 8002472:	2300      	movs	r3, #0
 8002474:	e012      	b.n	800249c <pb_enc_varint+0x174>

        if (PB_LTYPE(field->type) == PB_LTYPE_SVARINT)
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	7d9b      	ldrb	r3, [r3, #22]
 800247a:	f003 030f 	and.w	r3, r3, #15
 800247e:	2b03      	cmp	r3, #3
 8002480:	d106      	bne.n	8002490 <pb_enc_varint+0x168>
            return pb_encode_svarint(stream, value);
 8002482:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002486:	69f8      	ldr	r0, [r7, #28]
 8002488:	f7ff fdb4 	bl	8001ff4 <pb_encode_svarint>
 800248c:	4603      	mov	r3, r0
 800248e:	e005      	b.n	800249c <pb_enc_varint+0x174>
#ifdef PB_WITHOUT_64BIT
        else if (value < 0)
            return pb_encode_varint_32(stream, (uint32_t)value, (uint32_t)-1);
#endif
        else
            return pb_encode_varint(stream, (pb_uint64_t)value);
 8002490:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002494:	69f8      	ldr	r0, [r7, #28]
 8002496:	f7ff fd82 	bl	8001f9e <pb_encode_varint>
 800249a:	4603      	mov	r3, r0

    }
}
 800249c:	4618      	mov	r0, r3
 800249e:	3730      	adds	r7, #48	@ 0x30
 80024a0:	46bd      	mov	sp, r7
 80024a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024a6:	bf00      	nop
 80024a8:	0801676c 	.word	0x0801676c

080024ac <pb_enc_fixed>:

static bool checkreturn pb_enc_fixed(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
    {
        return pb_encode_float_as_double(stream, *(float*)field->pData);
    }
#endif

    if (field->data_size == sizeof(uint32_t))
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	8a5b      	ldrh	r3, [r3, #18]
 80024ba:	2b04      	cmp	r3, #4
 80024bc:	d107      	bne.n	80024ce <pb_enc_fixed+0x22>
    {
        return pb_encode_fixed32(stream, field->pData);
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	4619      	mov	r1, r3
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f7ff fdcf 	bl	8002068 <pb_encode_fixed32>
 80024ca:	4603      	mov	r3, r0
 80024cc:	e016      	b.n	80024fc <pb_enc_fixed+0x50>
    }
#ifndef PB_WITHOUT_64BIT
    else if (field->data_size == sizeof(uint64_t))
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	8a5b      	ldrh	r3, [r3, #18]
 80024d2:	2b08      	cmp	r3, #8
 80024d4:	d107      	bne.n	80024e6 <pb_enc_fixed+0x3a>
    {
        return pb_encode_fixed64(stream, field->pData);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	4619      	mov	r1, r3
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f7ff fdd2 	bl	8002086 <pb_encode_fixed64>
 80024e2:	4603      	mov	r3, r0
 80024e4:	e00a      	b.n	80024fc <pb_enc_fixed+0x50>
    }
#endif
    else
    {
        PB_RETURN_ERROR(stream, "invalid data_size");
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d002      	beq.n	80024f4 <pb_enc_fixed+0x48>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	e000      	b.n	80024f6 <pb_enc_fixed+0x4a>
 80024f4:	4b03      	ldr	r3, [pc, #12]	@ (8002504 <pb_enc_fixed+0x58>)
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	6113      	str	r3, [r2, #16]
 80024fa:	2300      	movs	r3, #0
    }
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	0801676c 	.word	0x0801676c

08002508 <pb_enc_bytes>:

static bool checkreturn pb_enc_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
    const pb_bytes_array_t *bytes = NULL;
 8002512:	2300      	movs	r3, #0
 8002514:	60fb      	str	r3, [r7, #12]

    bytes = (const pb_bytes_array_t*)field->pData;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	60fb      	str	r3, [r7, #12]
    
    if (bytes == NULL)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d106      	bne.n	8002530 <pb_enc_bytes+0x28>
    {
        /* Treat null pointer as an empty bytes field */
        return pb_encode_string(stream, NULL, 0);
 8002522:	2200      	movs	r2, #0
 8002524:	2100      	movs	r1, #0
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f7ff fe34 	bl	8002194 <pb_encode_string>
 800252c:	4603      	mov	r3, r0
 800252e:	e022      	b.n	8002576 <pb_enc_bytes+0x6e>
    }
    
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	7d9b      	ldrb	r3, [r3, #22]
 8002534:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d113      	bne.n	8002564 <pb_enc_bytes+0x5c>
        bytes->size > field->data_size - offsetof(pb_bytes_array_t, bytes))
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	881b      	ldrh	r3, [r3, #0]
 8002540:	461a      	mov	r2, r3
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	8a5b      	ldrh	r3, [r3, #18]
 8002546:	3b02      	subs	r3, #2
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 8002548:	429a      	cmp	r2, r3
 800254a:	d90b      	bls.n	8002564 <pb_enc_bytes+0x5c>
    {
        PB_RETURN_ERROR(stream, "bytes size exceeded");
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	691b      	ldr	r3, [r3, #16]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d002      	beq.n	800255a <pb_enc_bytes+0x52>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	691b      	ldr	r3, [r3, #16]
 8002558:	e000      	b.n	800255c <pb_enc_bytes+0x54>
 800255a:	4b09      	ldr	r3, [pc, #36]	@ (8002580 <pb_enc_bytes+0x78>)
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	6113      	str	r3, [r2, #16]
 8002560:	2300      	movs	r3, #0
 8002562:	e008      	b.n	8002576 <pb_enc_bytes+0x6e>
    }
    
    return pb_encode_string(stream, bytes->bytes, (size_t)bytes->size);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	1c99      	adds	r1, r3, #2
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	881b      	ldrh	r3, [r3, #0]
 800256c:	461a      	mov	r2, r3
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7ff fe10 	bl	8002194 <pb_encode_string>
 8002574:	4603      	mov	r3, r0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	08016780 	.word	0x08016780

08002584 <pb_enc_string>:

static bool checkreturn pb_enc_string(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b086      	sub	sp, #24
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
    size_t size = 0;
 800258e:	2300      	movs	r3, #0
 8002590:	617b      	str	r3, [r7, #20]
    size_t max_size = (size_t)field->data_size;
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	8a5b      	ldrh	r3, [r3, #18]
 8002596:	613b      	str	r3, [r7, #16]
    const char *str = (const char*)field->pData;
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	69db      	ldr	r3, [r3, #28]
 800259c:	60bb      	str	r3, [r7, #8]
    
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	7d9b      	ldrb	r3, [r3, #22]
 80025a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80025a6:	2b80      	cmp	r3, #128	@ 0x80
 80025a8:	d103      	bne.n	80025b2 <pb_enc_string+0x2e>
    {
        max_size = (size_t)-1;
 80025aa:	f04f 33ff 	mov.w	r3, #4294967295
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	e011      	b.n	80025d6 <pb_enc_string+0x52>
        /* pb_dec_string() assumes string fields end with a null
         * terminator when the type isn't PB_ATYPE_POINTER, so we
         * shouldn't allow more than max-1 bytes to be written to
         * allow space for the null terminator.
         */
        if (max_size == 0)
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d10b      	bne.n	80025d0 <pb_enc_string+0x4c>
            PB_RETURN_ERROR(stream, "zero-length string");
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d002      	beq.n	80025c6 <pb_enc_string+0x42>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	e000      	b.n	80025c8 <pb_enc_string+0x44>
 80025c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002638 <pb_enc_string+0xb4>)
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	6113      	str	r3, [r2, #16]
 80025cc:	2300      	movs	r3, #0
 80025ce:	e02f      	b.n	8002630 <pb_enc_string+0xac>

        max_size -= 1;
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	613b      	str	r3, [r7, #16]
    }


    if (str == NULL)
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d102      	bne.n	80025e2 <pb_enc_string+0x5e>
    {
        size = 0; /* Treat null pointer as an empty string */
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]
 80025e0:	e020      	b.n	8002624 <pb_enc_string+0xa0>
    }
    else
    {
        const char *p = str;
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	60fb      	str	r3, [r7, #12]

        /* strnlen() is not always available, so just use a loop */
        while (size < max_size && *p != '\0')
 80025e6:	e005      	b.n	80025f4 <pb_enc_string+0x70>
        {
            size++;
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	3301      	adds	r3, #1
 80025ec:	617b      	str	r3, [r7, #20]
            p++;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	3301      	adds	r3, #1
 80025f2:	60fb      	str	r3, [r7, #12]
        while (size < max_size && *p != '\0')
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d203      	bcs.n	8002604 <pb_enc_string+0x80>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1f1      	bne.n	80025e8 <pb_enc_string+0x64>
        }

        if (*p != '\0')
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00b      	beq.n	8002624 <pb_enc_string+0xa0>
        {
            PB_RETURN_ERROR(stream, "unterminated string");
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d002      	beq.n	800261a <pb_enc_string+0x96>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	e000      	b.n	800261c <pb_enc_string+0x98>
 800261a:	4b08      	ldr	r3, [pc, #32]	@ (800263c <pb_enc_string+0xb8>)
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	6113      	str	r3, [r2, #16]
 8002620:	2300      	movs	r3, #0
 8002622:	e005      	b.n	8002630 <pb_enc_string+0xac>
#ifdef PB_VALIDATE_UTF8
    if (!pb_validate_utf8(str))
        PB_RETURN_ERROR(stream, "invalid utf8");
#endif

    return pb_encode_string(stream, (const pb_byte_t*)str, size);
 8002624:	697a      	ldr	r2, [r7, #20]
 8002626:	68b9      	ldr	r1, [r7, #8]
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f7ff fdb3 	bl	8002194 <pb_encode_string>
 800262e:	4603      	mov	r3, r0
}
 8002630:	4618      	mov	r0, r3
 8002632:	3718      	adds	r7, #24
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	08016794 	.word	0x08016794
 800263c:	080167a8 	.word	0x080167a8

08002640 <pb_enc_submessage>:

static bool checkreturn pb_enc_submessage(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
    if (field->submsg_desc == NULL)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10b      	bne.n	800266a <pb_enc_submessage+0x2a>
        PB_RETURN_ERROR(stream, "invalid field descriptor");
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d002      	beq.n	8002660 <pb_enc_submessage+0x20>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	e000      	b.n	8002662 <pb_enc_submessage+0x22>
 8002660:	4b19      	ldr	r3, [pc, #100]	@ (80026c8 <pb_enc_submessage+0x88>)
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	6113      	str	r3, [r2, #16]
 8002666:	2300      	movs	r3, #0
 8002668:	e029      	b.n	80026be <pb_enc_submessage+0x7e>

    if (PB_LTYPE(field->type) == PB_LTYPE_SUBMSG_W_CB && field->pSize != NULL)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	7d9b      	ldrb	r3, [r3, #22]
 800266e:	f003 030f 	and.w	r3, r3, #15
 8002672:	2b09      	cmp	r3, #9
 8002674:	d11a      	bne.n	80026ac <pb_enc_submessage+0x6c>
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d016      	beq.n	80026ac <pb_enc_submessage+0x6c>
    {
        /* Message callback is stored right before pSize. */
        pb_callback_t *callback = (pb_callback_t*)field->pSize - 1;
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	6a1b      	ldr	r3, [r3, #32]
 8002682:	3b08      	subs	r3, #8
 8002684:	60fb      	str	r3, [r7, #12]
        if (callback->funcs.encode)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00e      	beq.n	80026ac <pb_enc_submessage+0x6c>
        {
            if (!callback->funcs.encode(stream, field, &callback->arg))
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68fa      	ldr	r2, [r7, #12]
 8002694:	3204      	adds	r2, #4
 8002696:	6839      	ldr	r1, [r7, #0]
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	4798      	blx	r3
 800269c:	4603      	mov	r3, r0
 800269e:	f083 0301 	eor.w	r3, r3, #1
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <pb_enc_submessage+0x6c>
                return false;
 80026a8:	2300      	movs	r3, #0
 80026aa:	e008      	b.n	80026be <pb_enc_submessage+0x7e>
        }
    }
    
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	69db      	ldr	r3, [r3, #28]
 80026b4:	461a      	mov	r2, r3
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f7ff fd8e 	bl	80021d8 <pb_encode_submessage>
 80026bc:	4603      	mov	r3, r0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	080167bc 	.word	0x080167bc

080026cc <pb_enc_fixed_length_bytes>:

static bool checkreturn pb_enc_fixed_length_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	69d9      	ldr	r1, [r3, #28]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	8a5b      	ldrh	r3, [r3, #18]
 80026de:	461a      	mov	r2, r3
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7ff fd57 	bl	8002194 <pb_encode_string>
 80026e6:	4603      	mov	r3, r0
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3708      	adds	r7, #8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <tud_cdc_connected>:
{
  return tud_cdc_n_write(itf, str, strlen(str));
}

static inline bool tud_cdc_connected (void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
  return tud_cdc_n_connected(0);
 80026f4:	2000      	movs	r0, #0
 80026f6:	f00c fa35 	bl	800eb64 <tud_cdc_n_connected>
 80026fa:	4603      	mov	r3, r0
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	bd80      	pop	{r7, pc}

08002700 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
	/* USER CODE END RTOS_TIMERS */

	/* USER CODE BEGIN RTOS_QUEUES */
	/* Create the queue(s) */
	/* creation of DeviceToHostCommsQueue */
	DeviceToHostCommsQueueHandle = osMessageQueueNew(USB_PACKET_QUEUE_SIZE,
 8002704:	4a10      	ldr	r2, [pc, #64]	@ (8002748 <MX_FREERTOS_Init+0x48>)
 8002706:	2148      	movs	r1, #72	@ 0x48
 8002708:	2040      	movs	r0, #64	@ 0x40
 800270a:	f009 f90f 	bl	800b92c <osMessageQueueNew>
 800270e:	4603      	mov	r3, r0
 8002710:	4a0e      	ldr	r2, [pc, #56]	@ (800274c <MX_FREERTOS_Init+0x4c>)
 8002712:	6013      	str	r3, [r2, #0]
			sizeof(bowie_Data), &DeviceToHostCommsQueue_attributes);
	/* USER CODE END RTOS_QUEUES */

	/* creation of USBTask */
	USBTaskHandle = osThreadNew(StartUSBTask, NULL, &USBTask_attributes);
 8002714:	4a0e      	ldr	r2, [pc, #56]	@ (8002750 <MX_FREERTOS_Init+0x50>)
 8002716:	2100      	movs	r1, #0
 8002718:	480e      	ldr	r0, [pc, #56]	@ (8002754 <MX_FREERTOS_Init+0x54>)
 800271a:	f009 f859 	bl	800b7d0 <osThreadNew>
 800271e:	4603      	mov	r3, r0
 8002720:	4a0d      	ldr	r2, [pc, #52]	@ (8002758 <MX_FREERTOS_Init+0x58>)
 8002722:	6013      	str	r3, [r2, #0]

	/* creation of CDCTask */
	CDCTaskHandle = osThreadNew(StartCDCTask, NULL, &CDCTask_attributes);
 8002724:	4a0d      	ldr	r2, [pc, #52]	@ (800275c <MX_FREERTOS_Init+0x5c>)
 8002726:	2100      	movs	r1, #0
 8002728:	480d      	ldr	r0, [pc, #52]	@ (8002760 <MX_FREERTOS_Init+0x60>)
 800272a:	f009 f851 	bl	800b7d0 <osThreadNew>
 800272e:	4603      	mov	r3, r0
 8002730:	4a0c      	ldr	r2, [pc, #48]	@ (8002764 <MX_FREERTOS_Init+0x64>)
 8002732:	6013      	str	r3, [r2, #0]

	/* creation of BowieTask */
	BowieTaskHandle = osThreadNew(StartBowieTask, NULL, &BowieTask_attributes);
 8002734:	4a0c      	ldr	r2, [pc, #48]	@ (8002768 <MX_FREERTOS_Init+0x68>)
 8002736:	2100      	movs	r1, #0
 8002738:	480c      	ldr	r0, [pc, #48]	@ (800276c <MX_FREERTOS_Init+0x6c>)
 800273a:	f009 f849 	bl	800b7d0 <osThreadNew>
 800273e:	4603      	mov	r3, r0
 8002740:	4a0b      	ldr	r2, [pc, #44]	@ (8002770 <MX_FREERTOS_Init+0x70>)
 8002742:	6013      	str	r3, [r2, #0]
	/* USER CODE END RTOS_THREADS */

	/* USER CODE BEGIN RTOS_EVENTS */
	/* USER CODE END RTOS_EVENTS */

}
 8002744:	bf00      	nop
 8002746:	bd80      	pop	{r7, pc}
 8002748:	08017030 	.word	0x08017030
 800274c:	2000348c 	.word	0x2000348c
 8002750:	08016fc4 	.word	0x08016fc4
 8002754:	08002775 	.word	0x08002775
 8002758:	20000288 	.word	0x20000288
 800275c:	08016fe8 	.word	0x08016fe8
 8002760:	08002795 	.word	0x08002795
 8002764:	20001334 	.word	0x20001334
 8002768:	0801700c 	.word	0x0801700c
 800276c:	08002809 	.word	0x08002809
 8002770:	200023e0 	.word	0x200023e0

08002774 <StartUSBTask>:
 * @brief  Function implementing the USBTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartUSBTask */
void StartUSBTask(void *argument) {
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartUSBTask */
	tud_init(BOARD_DEVICE_RHPORT_NUM);
 800277c:	2001      	movs	r0, #1
 800277e:	f00d feaf 	bl	80104e0 <tud_init>

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void)
{
  tud_task_ext(UINT32_MAX, false);
 8002782:	2100      	movs	r1, #0
 8002784:	f04f 30ff 	mov.w	r0, #4294967295
 8002788:	f00d ffc0 	bl	801070c <tud_task_ext>
}
 800278c:	bf00      	nop

	for (;;) {
		tud_task();
 800278e:	bf00      	nop
 8002790:	e7f7      	b.n	8002782 <StartUSBTask+0xe>
	...

08002794 <StartCDCTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartCDCTask */

void StartCDCTask(void *argument) {
 8002794:	b580      	push	{r7, lr}
 8002796:	b094      	sub	sp, #80	@ 0x50
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartCDCTask */
	bowie_Data msg = bowie_Data_init_zero;
 800279c:	f107 0308 	add.w	r3, r7, #8
 80027a0:	2248      	movs	r2, #72	@ 0x48
 80027a2:	2100      	movs	r1, #0
 80027a4:	4618      	mov	r0, r3
 80027a6:	f012 f8a3 	bl	80148f0 <memset>
	flush_buffer();
 80027aa:	f001 fe0b 	bl	80043c4 <flush_buffer>
	for (;;) {
		if (tud_cdc_connected()) {
 80027ae:	f7ff ff9f 	bl	80026f0 <tud_cdc_connected>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d013      	beq.n	80027e0 <StartCDCTask+0x4c>
			usb_handle_connection_change(true);
 80027b8:	2001      	movs	r0, #1
 80027ba:	f000 f849 	bl	8002850 <usb_handle_connection_change>
			if (xQueueReceive(DeviceToHostCommsQueueHandle, &msg, 100) == pdTRUE) {
 80027be:	4b0f      	ldr	r3, [pc, #60]	@ (80027fc <StartCDCTask+0x68>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f107 0108 	add.w	r1, r7, #8
 80027c6:	2264      	movs	r2, #100	@ 0x64
 80027c8:	4618      	mov	r0, r3
 80027ca:	f009 fd25 	bl	800c218 <xQueueReceive>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d1ec      	bne.n	80027ae <StartCDCTask+0x1a>
				glove_coms_write(&msg);
 80027d4:	f107 0308 	add.w	r3, r7, #8
 80027d8:	4618      	mov	r0, r3
 80027da:	f001 ff05 	bl	80045e8 <glove_coms_write>
 80027de:	e7e6      	b.n	80027ae <StartCDCTask+0x1a>
			}

		} else {
			usb_handle_connection_change(false);
 80027e0:	2000      	movs	r0, #0
 80027e2:	f000 f835 	bl	8002850 <usb_handle_connection_change>
			HAL_GPIO_TogglePin(GPIOA, BLUE_LED_STOP_Pin);
 80027e6:	2108      	movs	r1, #8
 80027e8:	4805      	ldr	r0, [pc, #20]	@ (8002800 <StartCDCTask+0x6c>)
 80027ea:	f002 fb1e 	bl	8004e2a <HAL_GPIO_TogglePin>
			osDelay(g_led_delay);
 80027ee:	4b05      	ldr	r3, [pc, #20]	@ (8002804 <StartCDCTask+0x70>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f009 f87f 	bl	800b8f6 <osDelay>
		if (tud_cdc_connected()) {
 80027f8:	e7d9      	b.n	80027ae <StartCDCTask+0x1a>
 80027fa:	bf00      	nop
 80027fc:	2000348c 	.word	0x2000348c
 8002800:	40020000 	.word	0x40020000
 8002804:	20000000 	.word	0x20000000

08002808 <StartBowieTask>:
 * @brief Function implementing the BowieTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBowieTask */
void StartBowieTask(void *argument) {
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartFinger2Task */

	HAL_GPIO_WritePin(GPIOA, YELLOW_LED_START_Pin, GPIO_PIN_SET);
 8002810:	2201      	movs	r2, #1
 8002812:	2104      	movs	r1, #4
 8002814:	480c      	ldr	r0, [pc, #48]	@ (8002848 <StartBowieTask+0x40>)
 8002816:	f002 faef 	bl	8004df8 <HAL_GPIO_WritePin>
//	glove_mux_reset();
	init_glove();
 800281a:	f001 fae3 	bl	8003de4 <init_glove>
//	flush_buffer();
	HAL_GPIO_WritePin(GPIOA, YELLOW_LED_START_Pin, GPIO_PIN_RESET);
 800281e:	2200      	movs	r2, #0
 8002820:	2104      	movs	r1, #4
 8002822:	4809      	ldr	r0, [pc, #36]	@ (8002848 <StartBowieTask+0x40>)
 8002824:	f002 fae8 	bl	8004df8 <HAL_GPIO_WritePin>
	flush_buffer();
 8002828:	f001 fdcc 	bl	80043c4 <flush_buffer>
	for (;;)
	{
		while (!g_host_connected)
 800282c:	e002      	b.n	8002834 <StartBowieTask+0x2c>
		{
			osDelay(5);
 800282e:	2005      	movs	r0, #5
 8002830:	f009 f861 	bl	800b8f6 <osDelay>
		while (!g_host_connected)
 8002834:	4b05      	ldr	r3, [pc, #20]	@ (800284c <StartBowieTask+0x44>)
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	f083 0301 	eor.w	r3, r3, #1
 800283c:	b2db      	uxtb	r3, r3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1f5      	bne.n	800282e <StartBowieTask+0x26>
		}
//		while(flag)
		glove_update_data();
 8002842:	f001 fddf 	bl	8004404 <glove_update_data>
		while (!g_host_connected)
 8002846:	e7f5      	b.n	8002834 <StartBowieTask+0x2c>
 8002848:	40020000 	.word	0x40020000
 800284c:	20000284 	.word	0x20000284

08002850 <usb_handle_connection_change>:
	/* USER CODE END StartFinger2Task */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void usb_handle_connection_change(bool state) {
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	4603      	mov	r3, r0
 8002858:	71fb      	strb	r3, [r7, #7]
	if (state == g_host_connected) {
 800285a:	4b0d      	ldr	r3, [pc, #52]	@ (8002890 <usb_handle_connection_change+0x40>)
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	79fa      	ldrb	r2, [r7, #7]
 8002860:	429a      	cmp	r2, r3
 8002862:	d010      	beq.n	8002886 <usb_handle_connection_change+0x36>
		return;
	}
	g_host_connected = state;
 8002864:	4a0a      	ldr	r2, [pc, #40]	@ (8002890 <usb_handle_connection_change+0x40>)
 8002866:	79fb      	ldrb	r3, [r7, #7]
 8002868:	7013      	strb	r3, [r2, #0]
	if (!g_host_connected) {
 800286a:	4b09      	ldr	r3, [pc, #36]	@ (8002890 <usb_handle_connection_change+0x40>)
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	f083 0301 	eor.w	r3, r3, #1
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b00      	cmp	r3, #0
 8002876:	d007      	beq.n	8002888 <usb_handle_connection_change+0x38>
		xQueueReset(DeviceToHostCommsQueueHandle);
 8002878:	4b06      	ldr	r3, [pc, #24]	@ (8002894 <usb_handle_connection_change+0x44>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2100      	movs	r1, #0
 800287e:	4618      	mov	r0, r3
 8002880:	f009 f9b0 	bl	800bbe4 <xQueueGenericReset>
 8002884:	e000      	b.n	8002888 <usb_handle_connection_change+0x38>
		return;
 8002886:	bf00      	nop
	}
}
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20000284 	.word	0x20000284
 8002894:	2000348c 	.word	0x2000348c

08002898 <tud_mount_cb>:

void tud_mount_cb(void) {
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
	usb_handle_connection_change(true);
 800289c:	2001      	movs	r0, #1
 800289e:	f7ff ffd7 	bl	8002850 <usb_handle_connection_change>
	g_led_delay = 250;
 80028a2:	4b02      	ldr	r3, [pc, #8]	@ (80028ac <tud_mount_cb+0x14>)
 80028a4:	22fa      	movs	r2, #250	@ 0xfa
 80028a6:	601a      	str	r2, [r3, #0]
}
 80028a8:	bf00      	nop
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	20000000 	.word	0x20000000

080028b0 <tud_umount_cb>:

void tud_umount_cb(void) {
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
	usb_handle_connection_change(false);
 80028b4:	2000      	movs	r0, #0
 80028b6:	f7ff ffcb 	bl	8002850 <usb_handle_connection_change>
	g_led_delay = 500;
 80028ba:	4b03      	ldr	r3, [pc, #12]	@ (80028c8 <tud_umount_cb+0x18>)
 80028bc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80028c0:	601a      	str	r2, [r3, #0]
}
 80028c2:	bf00      	nop
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	20000000 	.word	0x20000000

080028cc <tud_suspend_cb>:

void tud_suspend_cb(bool remote_wakeup_en) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	4603      	mov	r3, r0
 80028d4:	71fb      	strb	r3, [r7, #7]
	usb_handle_connection_change(false);
 80028d6:	2000      	movs	r0, #0
 80028d8:	f7ff ffba 	bl	8002850 <usb_handle_connection_change>
}
 80028dc:	bf00      	nop
 80028de:	3708      	adds	r7, #8
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <tud_resume_cb>:

void tud_resume_cb(void) {
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
	if (tud_mounted()) {
 80028e8:	f00d fdc4 	bl	8010474 <tud_mounted>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d00d      	beq.n	800290e <tud_resume_cb+0x2a>
		usb_handle_connection_change(true);
 80028f2:	2001      	movs	r0, #1
 80028f4:	f7ff ffac 	bl	8002850 <usb_handle_connection_change>
		//turn on the stop led and start led
		HAL_GPIO_WritePin(GPIOA,YELLOW_LED_START_Pin,GPIO_PIN_SET);
 80028f8:	2201      	movs	r2, #1
 80028fa:	2104      	movs	r1, #4
 80028fc:	4806      	ldr	r0, [pc, #24]	@ (8002918 <tud_resume_cb+0x34>)
 80028fe:	f002 fa7b 	bl	8004df8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,BLUE_LED_STOP_Pin,GPIO_PIN_SET);
 8002902:	2201      	movs	r2, #1
 8002904:	2108      	movs	r1, #8
 8002906:	4804      	ldr	r0, [pc, #16]	@ (8002918 <tud_resume_cb+0x34>)
 8002908:	f002 fa76 	bl	8004df8 <HAL_GPIO_WritePin>
	} else {
		usb_handle_connection_change(false);
	}
}
 800290c:	e002      	b.n	8002914 <tud_resume_cb+0x30>
		usb_handle_connection_change(false);
 800290e:	2000      	movs	r0, #0
 8002910:	f7ff ff9e 	bl	8002850 <usb_handle_connection_change>
}
 8002914:	bf00      	nop
 8002916:	bd80      	pop	{r7, pc}
 8002918:	40020000 	.word	0x40020000

0800291c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b08a      	sub	sp, #40	@ 0x28
 8002920:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002922:	f107 0314 	add.w	r3, r7, #20
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	605a      	str	r2, [r3, #4]
 800292c:	609a      	str	r2, [r3, #8]
 800292e:	60da      	str	r2, [r3, #12]
 8002930:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002932:	2300      	movs	r3, #0
 8002934:	613b      	str	r3, [r7, #16]
 8002936:	4b46      	ldr	r3, [pc, #280]	@ (8002a50 <MX_GPIO_Init+0x134>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	4a45      	ldr	r2, [pc, #276]	@ (8002a50 <MX_GPIO_Init+0x134>)
 800293c:	f043 0304 	orr.w	r3, r3, #4
 8002940:	6313      	str	r3, [r2, #48]	@ 0x30
 8002942:	4b43      	ldr	r3, [pc, #268]	@ (8002a50 <MX_GPIO_Init+0x134>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002946:	f003 0304 	and.w	r3, r3, #4
 800294a:	613b      	str	r3, [r7, #16]
 800294c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800294e:	2300      	movs	r3, #0
 8002950:	60fb      	str	r3, [r7, #12]
 8002952:	4b3f      	ldr	r3, [pc, #252]	@ (8002a50 <MX_GPIO_Init+0x134>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	4a3e      	ldr	r2, [pc, #248]	@ (8002a50 <MX_GPIO_Init+0x134>)
 8002958:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800295c:	6313      	str	r3, [r2, #48]	@ 0x30
 800295e:	4b3c      	ldr	r3, [pc, #240]	@ (8002a50 <MX_GPIO_Init+0x134>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002966:	60fb      	str	r3, [r7, #12]
 8002968:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800296a:	2300      	movs	r3, #0
 800296c:	60bb      	str	r3, [r7, #8]
 800296e:	4b38      	ldr	r3, [pc, #224]	@ (8002a50 <MX_GPIO_Init+0x134>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	4a37      	ldr	r2, [pc, #220]	@ (8002a50 <MX_GPIO_Init+0x134>)
 8002974:	f043 0301 	orr.w	r3, r3, #1
 8002978:	6313      	str	r3, [r2, #48]	@ 0x30
 800297a:	4b35      	ldr	r3, [pc, #212]	@ (8002a50 <MX_GPIO_Init+0x134>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	60bb      	str	r3, [r7, #8]
 8002984:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002986:	2300      	movs	r3, #0
 8002988:	607b      	str	r3, [r7, #4]
 800298a:	4b31      	ldr	r3, [pc, #196]	@ (8002a50 <MX_GPIO_Init+0x134>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	4a30      	ldr	r2, [pc, #192]	@ (8002a50 <MX_GPIO_Init+0x134>)
 8002990:	f043 0302 	orr.w	r3, r3, #2
 8002994:	6313      	str	r3, [r2, #48]	@ 0x30
 8002996:	4b2e      	ldr	r3, [pc, #184]	@ (8002a50 <MX_GPIO_Init+0x134>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	607b      	str	r3, [r7, #4]
 80029a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029a2:	2300      	movs	r3, #0
 80029a4:	603b      	str	r3, [r7, #0]
 80029a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002a50 <MX_GPIO_Init+0x134>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	4a29      	ldr	r2, [pc, #164]	@ (8002a50 <MX_GPIO_Init+0x134>)
 80029ac:	f043 0308 	orr.w	r3, r3, #8
 80029b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029b2:	4b27      	ldr	r3, [pc, #156]	@ (8002a50 <MX_GPIO_Init+0x134>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	603b      	str	r3, [r7, #0]
 80029bc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, YELLOW_LED_START_Pin|BLUE_LED_STOP_Pin|RED_LED_STATUS_Pin, GPIO_PIN_RESET);
 80029be:	2200      	movs	r2, #0
 80029c0:	211c      	movs	r1, #28
 80029c2:	4824      	ldr	r0, [pc, #144]	@ (8002a54 <MX_GPIO_Init+0x138>)
 80029c4:	f002 fa18 	bl	8004df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = YELLOW_LED_START_Pin|BLUE_LED_STOP_Pin|RED_LED_STATUS_Pin;
 80029c8:	231c      	movs	r3, #28
 80029ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029cc:	2301      	movs	r3, #1
 80029ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d0:	2300      	movs	r3, #0
 80029d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d4:	2300      	movs	r3, #0
 80029d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d8:	f107 0314 	add.w	r3, r7, #20
 80029dc:	4619      	mov	r1, r3
 80029de:	481d      	ldr	r0, [pc, #116]	@ (8002a54 <MX_GPIO_Init+0x138>)
 80029e0:	f002 f876 	bl	8004ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80029e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029ea:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f4:	2300      	movs	r3, #0
 80029f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029f8:	f107 0314 	add.w	r3, r7, #20
 80029fc:	4619      	mov	r1, r3
 80029fe:	4816      	ldr	r0, [pc, #88]	@ (8002a58 <MX_GPIO_Init+0x13c>)
 8002a00:	f002 f866 	bl	8004ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MUX Reset */
  GPIO_InitStruct.Pin = MUX_RESET_GPIO_Pin;
 8002a04:	2320      	movs	r3, #32
 8002a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a10:	2300      	movs	r3, #0
 8002a12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a14:	f107 0314 	add.w	r3, r7, #20
 8002a18:	4619      	mov	r1, r3
 8002a1a:	480f      	ldr	r0, [pc, #60]	@ (8002a58 <MX_GPIO_Init+0x13c>)
 8002a1c:	f002 f858 	bl	8004ad0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(MUX_RESET_GPIO_Port, MUX_RESET_GPIO_Pin, GPIO_PIN_SET);
 8002a20:	2201      	movs	r2, #1
 8002a22:	2120      	movs	r1, #32
 8002a24:	480c      	ldr	r0, [pc, #48]	@ (8002a58 <MX_GPIO_Init+0x13c>)
 8002a26:	f002 f9e7 	bl	8004df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002a2a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a30:	2300      	movs	r3, #0
 8002a32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a3c:	f107 0314 	add.w	r3, r7, #20
 8002a40:	4619      	mov	r1, r3
 8002a42:	4804      	ldr	r0, [pc, #16]	@ (8002a54 <MX_GPIO_Init+0x138>)
 8002a44:	f002 f844 	bl	8004ad0 <HAL_GPIO_Init>

}
 8002a48:	bf00      	nop
 8002a4a:	3728      	adds	r7, #40	@ 0x28
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40023800 	.word	0x40023800
 8002a54:	40020000 	.word	0x40020000
 8002a58:	40020400 	.word	0x40020400

08002a5c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a60:	4b17      	ldr	r3, [pc, #92]	@ (8002ac0 <MX_I2C1_Init+0x64>)
 8002a62:	4a18      	ldr	r2, [pc, #96]	@ (8002ac4 <MX_I2C1_Init+0x68>)
 8002a64:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002a66:	4b16      	ldr	r3, [pc, #88]	@ (8002ac0 <MX_I2C1_Init+0x64>)
 8002a68:	4a17      	ldr	r2, [pc, #92]	@ (8002ac8 <MX_I2C1_Init+0x6c>)
 8002a6a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a6c:	4b14      	ldr	r3, [pc, #80]	@ (8002ac0 <MX_I2C1_Init+0x64>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002a72:	4b13      	ldr	r3, [pc, #76]	@ (8002ac0 <MX_I2C1_Init+0x64>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a78:	4b11      	ldr	r3, [pc, #68]	@ (8002ac0 <MX_I2C1_Init+0x64>)
 8002a7a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002a7e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a80:	4b0f      	ldr	r3, [pc, #60]	@ (8002ac0 <MX_I2C1_Init+0x64>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002a86:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac0 <MX_I2C1_Init+0x64>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac0 <MX_I2C1_Init+0x64>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a92:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac0 <MX_I2C1_Init+0x64>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a98:	4809      	ldr	r0, [pc, #36]	@ (8002ac0 <MX_I2C1_Init+0x64>)
 8002a9a:	f002 f9e1 	bl	8004e60 <HAL_I2C_Init>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002aa4:	f000 fa05 	bl	8002eb2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	4805      	ldr	r0, [pc, #20]	@ (8002ac0 <MX_I2C1_Init+0x64>)
 8002aac:	f004 fc1e 	bl	80072ec <HAL_I2CEx_ConfigAnalogFilter>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002ab6:	f000 f9fc 	bl	8002eb2 <Error_Handler>
  }
  /* USER CODE END I2C1_Init 2 */

}
 8002aba:	bf00      	nop
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	20003490 	.word	0x20003490
 8002ac4:	40005400 	.word	0x40005400
 8002ac8:	00061a80 	.word	0x00061a80

08002acc <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002ad0:	4b12      	ldr	r3, [pc, #72]	@ (8002b1c <MX_I2C2_Init+0x50>)
 8002ad2:	4a13      	ldr	r2, [pc, #76]	@ (8002b20 <MX_I2C2_Init+0x54>)
 8002ad4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8002ad6:	4b11      	ldr	r3, [pc, #68]	@ (8002b1c <MX_I2C2_Init+0x50>)
 8002ad8:	4a12      	ldr	r2, [pc, #72]	@ (8002b24 <MX_I2C2_Init+0x58>)
 8002ada:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002adc:	4b0f      	ldr	r3, [pc, #60]	@ (8002b1c <MX_I2C2_Init+0x50>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8002b1c <MX_I2C2_Init+0x50>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b1c <MX_I2C2_Init+0x50>)
 8002aea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002aee:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002af0:	4b0a      	ldr	r3, [pc, #40]	@ (8002b1c <MX_I2C2_Init+0x50>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002af6:	4b09      	ldr	r3, [pc, #36]	@ (8002b1c <MX_I2C2_Init+0x50>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002afc:	4b07      	ldr	r3, [pc, #28]	@ (8002b1c <MX_I2C2_Init+0x50>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b02:	4b06      	ldr	r3, [pc, #24]	@ (8002b1c <MX_I2C2_Init+0x50>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002b08:	4804      	ldr	r0, [pc, #16]	@ (8002b1c <MX_I2C2_Init+0x50>)
 8002b0a:	f002 f9a9 	bl	8004e60 <HAL_I2C_Init>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d001      	beq.n	8002b18 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002b14:	f000 f9cd 	bl	8002eb2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002b18:	bf00      	nop
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	200034e4 	.word	0x200034e4
 8002b20:	40005800 	.word	0x40005800
 8002b24:	00061a80 	.word	0x00061a80

08002b28 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08c      	sub	sp, #48	@ 0x30
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b30:	f107 031c 	add.w	r3, r7, #28
 8002b34:	2200      	movs	r2, #0
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	605a      	str	r2, [r3, #4]
 8002b3a:	609a      	str	r2, [r3, #8]
 8002b3c:	60da      	str	r2, [r3, #12]
 8002b3e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a4e      	ldr	r2, [pc, #312]	@ (8002c80 <HAL_I2C_MspInit+0x158>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d134      	bne.n	8002bb4 <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	61bb      	str	r3, [r7, #24]
 8002b4e:	4b4d      	ldr	r3, [pc, #308]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b52:	4a4c      	ldr	r2, [pc, #304]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002b54:	f043 0302 	orr.w	r3, r3, #2
 8002b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b5a:	4b4a      	ldr	r3, [pc, #296]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	61bb      	str	r3, [r7, #24]
 8002b64:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b66:	23c0      	movs	r3, #192	@ 0xc0
 8002b68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b6a:	2312      	movs	r3, #18
 8002b6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b72:	2300      	movs	r3, #0
 8002b74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b76:	2304      	movs	r3, #4
 8002b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b7a:	f107 031c 	add.w	r3, r7, #28
 8002b7e:	4619      	mov	r1, r3
 8002b80:	4841      	ldr	r0, [pc, #260]	@ (8002c88 <HAL_I2C_MspInit+0x160>)
 8002b82:	f001 ffa5 	bl	8004ad0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	617b      	str	r3, [r7, #20]
 8002b8a:	4b3e      	ldr	r3, [pc, #248]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8e:	4a3d      	ldr	r2, [pc, #244]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002b90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b96:	4b3b      	ldr	r3, [pc, #236]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	697b      	ldr	r3, [r7, #20]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	2105      	movs	r1, #5
 8002ba6:	201f      	movs	r0, #31
 8002ba8:	f001 ff38 	bl	8004a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002bac:	201f      	movs	r0, #31
 8002bae:	f001 ff51 	bl	8004a54 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8002bb2:	e060      	b.n	8002c76 <HAL_I2C_MspInit+0x14e>
  else if(i2cHandle->Instance==I2C2)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a34      	ldr	r2, [pc, #208]	@ (8002c8c <HAL_I2C_MspInit+0x164>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d15b      	bne.n	8002c76 <HAL_I2C_MspInit+0x14e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	613b      	str	r3, [r7, #16]
 8002bc2:	4b30      	ldr	r3, [pc, #192]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc6:	4a2f      	ldr	r2, [pc, #188]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002bc8:	f043 0302 	orr.w	r3, r3, #2
 8002bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bce:	4b2d      	ldr	r3, [pc, #180]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	613b      	str	r3, [r7, #16]
 8002bd8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bda:	2300      	movs	r3, #0
 8002bdc:	60fb      	str	r3, [r7, #12]
 8002bde:	4b29      	ldr	r3, [pc, #164]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be2:	4a28      	ldr	r2, [pc, #160]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002be4:	f043 0304 	orr.w	r3, r3, #4
 8002be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bea:	4b26      	ldr	r3, [pc, #152]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bee:	f003 0304 	and.w	r3, r3, #4
 8002bf2:	60fb      	str	r3, [r7, #12]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002bf6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002bfc:	2312      	movs	r3, #18
 8002bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c00:	2300      	movs	r3, #0
 8002c02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c04:	2303      	movs	r3, #3
 8002c06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002c08:	2304      	movs	r3, #4
 8002c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c0c:	f107 031c 	add.w	r3, r7, #28
 8002c10:	4619      	mov	r1, r3
 8002c12:	481d      	ldr	r0, [pc, #116]	@ (8002c88 <HAL_I2C_MspInit+0x160>)
 8002c14:	f001 ff5c 	bl	8004ad0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c1e:	2312      	movs	r3, #18
 8002c20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c22:	2300      	movs	r3, #0
 8002c24:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c26:	2303      	movs	r3, #3
 8002c28:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002c2a:	2304      	movs	r3, #4
 8002c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c2e:	f107 031c 	add.w	r3, r7, #28
 8002c32:	4619      	mov	r1, r3
 8002c34:	4816      	ldr	r0, [pc, #88]	@ (8002c90 <HAL_I2C_MspInit+0x168>)
 8002c36:	f001 ff4b 	bl	8004ad0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	60bb      	str	r3, [r7, #8]
 8002c3e:	4b11      	ldr	r3, [pc, #68]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c42:	4a10      	ldr	r2, [pc, #64]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002c44:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c84 <HAL_I2C_MspInit+0x15c>)
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c52:	60bb      	str	r3, [r7, #8]
 8002c54:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8002c56:	2200      	movs	r2, #0
 8002c58:	2105      	movs	r1, #5
 8002c5a:	2021      	movs	r0, #33	@ 0x21
 8002c5c:	f001 fede 	bl	8004a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8002c60:	2021      	movs	r0, #33	@ 0x21
 8002c62:	f001 fef7 	bl	8004a54 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 8002c66:	2200      	movs	r2, #0
 8002c68:	2105      	movs	r1, #5
 8002c6a:	2022      	movs	r0, #34	@ 0x22
 8002c6c:	f001 fed6 	bl	8004a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8002c70:	2022      	movs	r0, #34	@ 0x22
 8002c72:	f001 feef 	bl	8004a54 <HAL_NVIC_EnableIRQ>
}
 8002c76:	bf00      	nop
 8002c78:	3730      	adds	r7, #48	@ 0x30
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	40005400 	.word	0x40005400
 8002c84:	40023800 	.word	0x40023800
 8002c88:	40020400 	.word	0x40020400
 8002c8c:	40005800 	.word	0x40005800
 8002c90:	40020800 	.word	0x40020800

08002c94 <tud_cdc_write>:
{
  return tud_cdc_n_write_char(0, ch);
}

static inline uint32_t tud_cdc_write (void const* buffer, uint32_t bufsize)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	6039      	str	r1, [r7, #0]
  return tud_cdc_n_write(0, buffer, bufsize);
 8002c9e:	683a      	ldr	r2, [r7, #0]
 8002ca0:	6879      	ldr	r1, [r7, #4]
 8002ca2:	2000      	movs	r0, #0
 8002ca4:	f00b ff9e 	bl	800ebe4 <tud_cdc_n_write>
 8002ca8:	4603      	mov	r3, r0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
	...

08002cb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cb8:	f001 fd92 	bl	80047e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cbc:	f000 f820 	bl	8002d00 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002cc0:	f000 f892 	bl	8002de8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cc4:	f7ff fe2a 	bl	800291c <MX_GPIO_Init>
  MX_I2C1_Init();
 8002cc8:	f7ff fec8 	bl	8002a5c <MX_I2C1_Init>
  MX_I2C2_Init();
 8002ccc:	f7ff fefe 	bl	8002acc <MX_I2C2_Init>
  MX_USB_OTG_HS_PCD_Init();
 8002cd0:	f000 fb9a 	bl	8003408 <MX_USB_OTG_HS_PCD_Init>
//  MX_SDIO_SD_Init();
  MX_TIM1_Init();
 8002cd4:	f000 faae 	bl	8003234 <MX_TIM1_Init>
  MX_TIM8_Init();
 8002cd8:	f000 fb08 	bl	80032ec <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8002cdc:	4806      	ldr	r0, [pc, #24]	@ (8002cf8 <main+0x44>)
 8002cde:	f005 fe59 	bl	8008994 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim8);
 8002ce2:	4806      	ldr	r0, [pc, #24]	@ (8002cfc <main+0x48>)
 8002ce4:	f005 febe 	bl	8008a64 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002ce8:	f008 fd28 	bl	800b73c <osKernelInitialize>

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8002cec:	f7ff fd08 	bl	8002700 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002cf0:	f008 fd48 	bl	800b784 <osKernelStart>
//    uint8_t idx = 0;
//    uint8_t work_buffer[WORK_BUFFER_SIZE];
//    uint8_t work_buffer2[WORK_BUFFER_SIZE];


    while(1){
 8002cf4:	bf00      	nop
 8002cf6:	e7fd      	b.n	8002cf4 <main+0x40>
 8002cf8:	20003584 	.word	0x20003584
 8002cfc:	200035cc 	.word	0x200035cc

08002d00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b094      	sub	sp, #80	@ 0x50
 8002d04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d06:	f107 031c 	add.w	r3, r7, #28
 8002d0a:	2234      	movs	r2, #52	@ 0x34
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f011 fdee 	bl	80148f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d14:	f107 0308 	add.w	r3, r7, #8
 8002d18:	2200      	movs	r2, #0
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	609a      	str	r2, [r3, #8]
 8002d20:	60da      	str	r2, [r3, #12]
 8002d22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d24:	2300      	movs	r3, #0
 8002d26:	607b      	str	r3, [r7, #4]
 8002d28:	4b2d      	ldr	r3, [pc, #180]	@ (8002de0 <SystemClock_Config+0xe0>)
 8002d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2c:	4a2c      	ldr	r2, [pc, #176]	@ (8002de0 <SystemClock_Config+0xe0>)
 8002d2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d32:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d34:	4b2a      	ldr	r3, [pc, #168]	@ (8002de0 <SystemClock_Config+0xe0>)
 8002d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d3c:	607b      	str	r3, [r7, #4]
 8002d3e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d40:	2300      	movs	r3, #0
 8002d42:	603b      	str	r3, [r7, #0]
 8002d44:	4b27      	ldr	r3, [pc, #156]	@ (8002de4 <SystemClock_Config+0xe4>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a26      	ldr	r2, [pc, #152]	@ (8002de4 <SystemClock_Config+0xe4>)
 8002d4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d4e:	6013      	str	r3, [r2, #0]
 8002d50:	4b24      	ldr	r3, [pc, #144]	@ (8002de4 <SystemClock_Config+0xe4>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002d58:	603b      	str	r3, [r7, #0]
 8002d5a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d60:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d64:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d66:	2302      	movs	r3, #2
 8002d68:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d6a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002d6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002d70:	2308      	movs	r3, #8
 8002d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8002d74:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8002d78:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002d7e:	2308      	movs	r3, #8
 8002d80:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002d82:	2302      	movs	r3, #2
 8002d84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d86:	f107 031c 	add.w	r3, r7, #28
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f005 fb14 	bl	80083b8 <HAL_RCC_OscConfig>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002d96:	f000 f88c 	bl	8002eb2 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002d9a:	f004 fc2b 	bl	80075f4 <HAL_PWREx_EnableOverDrive>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8002da4:	f000 f885 	bl	8002eb2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002da8:	230f      	movs	r3, #15
 8002daa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002dac:	2302      	movs	r3, #2
 8002dae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002db0:	2300      	movs	r3, #0
 8002db2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002db4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002db8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002dba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dbe:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002dc0:	f107 0308 	add.w	r3, r7, #8
 8002dc4:	2105      	movs	r1, #5
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f004 fc64 	bl	8007694 <HAL_RCC_ClockConfig>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8002dd2:	f000 f86e 	bl	8002eb2 <Error_Handler>
  }
}
 8002dd6:	bf00      	nop
 8002dd8:	3750      	adds	r7, #80	@ 0x50
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40023800 	.word	0x40023800
 8002de4:	40007000 	.word	0x40007000

08002de8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b098      	sub	sp, #96	@ 0x60
 8002dec:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002dee:	1d3b      	adds	r3, r7, #4
 8002df0:	225c      	movs	r2, #92	@ 0x5c
 8002df2:	2100      	movs	r1, #0
 8002df4:	4618      	mov	r0, r3
 8002df6:	f011 fd7b 	bl	80148f0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8002dfa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002dfe:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI.PLLSAIM = 4;
 8002e00:	2304      	movs	r3, #4
 8002e02:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 96;
 8002e04:	2360      	movs	r3, #96	@ 0x60
 8002e06:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8002e08:	2302      	movs	r3, #2
 8002e0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 8002e0c:	2304      	movs	r3, #4
 8002e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8002e10:	2301      	movs	r3, #1
 8002e12:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8002e14:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002e18:	65bb      	str	r3, [r7, #88]	@ 0x58
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e1e:	1d3b      	adds	r3, r7, #4
 8002e20:	4618      	mov	r0, r3
 8002e22:	f004 fd6f 	bl	8007904 <HAL_RCCEx_PeriphCLKConfig>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <PeriphCommonClock_Config+0x48>
  {
    Error_Handler();
 8002e2c:	f000 f841 	bl	8002eb2 <Error_Handler>
  }
}
 8002e30:	bf00      	nop
 8002e32:	3760      	adds	r7, #96	@ 0x60
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
	uint8_t c[1];
	c[0] = ch & 0x00FF;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	733b      	strb	r3, [r7, #12]
	tud_cdc_write(&*c, 1);
 8002e46:	f107 030c 	add.w	r3, r7, #12
 8002e4a:	2101      	movs	r1, #1
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7ff ff21 	bl	8002c94 <tud_cdc_write>
	return ch;
 8002e52:	687b      	ldr	r3, [r7, #4]
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3710      	adds	r7, #16
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <_write>:

int _write(int file, char *ptr, int len) {
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	607a      	str	r2, [r7, #4]
	int idx;
	for (idx = 0; idx < len; idx++) {
 8002e68:	2300      	movs	r3, #0
 8002e6a:	617b      	str	r3, [r7, #20]
 8002e6c:	e009      	b.n	8002e82 <_write+0x26>
		__io_putchar(*ptr++);
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	1c5a      	adds	r2, r3, #1
 8002e72:	60ba      	str	r2, [r7, #8]
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7ff ffde 	bl	8002e38 <__io_putchar>
	for (idx = 0; idx < len; idx++) {
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	3301      	adds	r3, #1
 8002e80:	617b      	str	r3, [r7, #20]
 8002e82:	697a      	ldr	r2, [r7, #20]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	429a      	cmp	r2, r3
 8002e88:	dbf1      	blt.n	8002e6e <_write+0x12>
	}
	return len;
 8002e8a:	687b      	ldr	r3, [r7, #4]
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3718      	adds	r7, #24
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <HAL_TIM_PeriodElapsedCallback>:
  * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM2) {
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ea4:	d101      	bne.n	8002eaa <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8002ea6:	f001 fcbd 	bl	8004824 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8002eaa:	bf00      	nop
 8002eac:	3708      	adds	r7, #8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002eb6:	b672      	cpsid	i
}
 8002eb8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002eba:	bf00      	nop
 8002ebc:	e7fd      	b.n	8002eba <Error_Handler+0x8>
	...

08002ec0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	607b      	str	r3, [r7, #4]
 8002eca:	4b12      	ldr	r3, [pc, #72]	@ (8002f14 <HAL_MspInit+0x54>)
 8002ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ece:	4a11      	ldr	r2, [pc, #68]	@ (8002f14 <HAL_MspInit+0x54>)
 8002ed0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ed4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8002f14 <HAL_MspInit+0x54>)
 8002ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ede:	607b      	str	r3, [r7, #4]
 8002ee0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	603b      	str	r3, [r7, #0]
 8002ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8002f14 <HAL_MspInit+0x54>)
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eea:	4a0a      	ldr	r2, [pc, #40]	@ (8002f14 <HAL_MspInit+0x54>)
 8002eec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ef0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ef2:	4b08      	ldr	r3, [pc, #32]	@ (8002f14 <HAL_MspInit+0x54>)
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002efa:	603b      	str	r3, [r7, #0]
 8002efc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002efe:	2200      	movs	r2, #0
 8002f00:	210f      	movs	r1, #15
 8002f02:	f06f 0001 	mvn.w	r0, #1
 8002f06:	f001 fd89 	bl	8004a1c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f0a:	bf00      	nop
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	40023800 	.word	0x40023800

08002f18 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b08e      	sub	sp, #56	@ 0x38
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002f20:	2300      	movs	r3, #0
 8002f22:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002f24:	2300      	movs	r3, #0
 8002f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60fb      	str	r3, [r7, #12]
 8002f2c:	4b34      	ldr	r3, [pc, #208]	@ (8003000 <HAL_InitTick+0xe8>)
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f30:	4a33      	ldr	r2, [pc, #204]	@ (8003000 <HAL_InitTick+0xe8>)
 8002f32:	f043 0301 	orr.w	r3, r3, #1
 8002f36:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f38:	4b31      	ldr	r3, [pc, #196]	@ (8003000 <HAL_InitTick+0xe8>)
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f44:	f107 0210 	add.w	r2, r7, #16
 8002f48:	f107 0314 	add.w	r3, r7, #20
 8002f4c:	4611      	mov	r1, r2
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f004 fca6 	bl	80078a0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002f54:	6a3b      	ldr	r3, [r7, #32]
 8002f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d103      	bne.n	8002f66 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002f5e:	f004 fc8b 	bl	8007878 <HAL_RCC_GetPCLK1Freq>
 8002f62:	6378      	str	r0, [r7, #52]	@ 0x34
 8002f64:	e004      	b.n	8002f70 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002f66:	f004 fc87 	bl	8007878 <HAL_RCC_GetPCLK1Freq>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f72:	4a24      	ldr	r2, [pc, #144]	@ (8003004 <HAL_InitTick+0xec>)
 8002f74:	fba2 2303 	umull	r2, r3, r2, r3
 8002f78:	0c9b      	lsrs	r3, r3, #18
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8002f7e:	4b22      	ldr	r3, [pc, #136]	@ (8003008 <HAL_InitTick+0xf0>)
 8002f80:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002f84:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002f86:	4b20      	ldr	r3, [pc, #128]	@ (8003008 <HAL_InitTick+0xf0>)
 8002f88:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002f8c:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8002f8e:	4a1e      	ldr	r2, [pc, #120]	@ (8003008 <HAL_InitTick+0xf0>)
 8002f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f92:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8002f94:	4b1c      	ldr	r3, [pc, #112]	@ (8003008 <HAL_InitTick+0xf0>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f9a:	4b1b      	ldr	r3, [pc, #108]	@ (8003008 <HAL_InitTick+0xf0>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fa0:	4b19      	ldr	r3, [pc, #100]	@ (8003008 <HAL_InitTick+0xf0>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8002fa6:	4818      	ldr	r0, [pc, #96]	@ (8003008 <HAL_InitTick+0xf0>)
 8002fa8:	f005 fca4 	bl	80088f4 <HAL_TIM_Base_Init>
 8002fac:	4603      	mov	r3, r0
 8002fae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002fb2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d11b      	bne.n	8002ff2 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8002fba:	4813      	ldr	r0, [pc, #76]	@ (8003008 <HAL_InitTick+0xf0>)
 8002fbc:	f005 fd52 	bl	8008a64 <HAL_TIM_Base_Start_IT>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002fc6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d111      	bne.n	8002ff2 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002fce:	201c      	movs	r0, #28
 8002fd0:	f001 fd40 	bl	8004a54 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b0f      	cmp	r3, #15
 8002fd8:	d808      	bhi.n	8002fec <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8002fda:	2200      	movs	r2, #0
 8002fdc:	6879      	ldr	r1, [r7, #4]
 8002fde:	201c      	movs	r0, #28
 8002fe0:	f001 fd1c 	bl	8004a1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fe4:	4a09      	ldr	r2, [pc, #36]	@ (800300c <HAL_InitTick+0xf4>)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6013      	str	r3, [r2, #0]
 8002fea:	e002      	b.n	8002ff2 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002ff2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3738      	adds	r7, #56	@ 0x38
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40023800 	.word	0x40023800
 8003004:	431bde83 	.word	0x431bde83
 8003008:	20003538 	.word	0x20003538
 800300c:	20000034 	.word	0x20000034

08003010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003014:	bf00      	nop
 8003016:	e7fd      	b.n	8003014 <NMI_Handler+0x4>

08003018 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800301c:	bf00      	nop
 800301e:	e7fd      	b.n	800301c <HardFault_Handler+0x4>

08003020 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003024:	bf00      	nop
 8003026:	e7fd      	b.n	8003024 <MemManage_Handler+0x4>

08003028 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800302c:	bf00      	nop
 800302e:	e7fd      	b.n	800302c <BusFault_Handler+0x4>

08003030 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003034:	bf00      	nop
 8003036:	e7fd      	b.n	8003034 <UsageFault_Handler+0x4>

08003038 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800303c:	bf00      	nop
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
	...

08003048 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800304c:	4802      	ldr	r0, [pc, #8]	@ (8003058 <TIM2_IRQHandler+0x10>)
 800304e:	f005 fd79 	bl	8008b44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	20003538 	.word	0x20003538

0800305c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003060:	4802      	ldr	r0, [pc, #8]	@ (800306c <I2C1_EV_IRQHandler+0x10>)
 8003062:	f002 faaf 	bl	80055c4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003066:	bf00      	nop
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	20003490 	.word	0x20003490

08003070 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003074:	4802      	ldr	r0, [pc, #8]	@ (8003080 <I2C2_EV_IRQHandler+0x10>)
 8003076:	f002 faa5 	bl	80055c4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800307a:	bf00      	nop
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	200034e4 	.word	0x200034e4

08003084 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8003088:	4802      	ldr	r0, [pc, #8]	@ (8003094 <I2C2_ER_IRQHandler+0x10>)
 800308a:	f002 fbee 	bl	800586a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 800308e:	bf00      	nop
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	200034e4 	.word	0x200034e4

08003098 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800309c:	4802      	ldr	r0, [pc, #8]	@ (80030a8 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800309e:	f005 fd51 	bl	8008b44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80030a2:	bf00      	nop
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	200035cc 	.word	0x200035cc

080030ac <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */
  tud_int_handler(BOARD_DEVICE_RHPORT_NUM);
 80030b0:	2001      	movs	r0, #1
 80030b2:	f010 fb05 	bl	80136c0 <dcd_int_handler>
  return;
 80030b6:	bf00      	nop
  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 80030b8:	bd80      	pop	{r7, pc}

080030ba <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030ba:	b480      	push	{r7}
 80030bc:	af00      	add	r7, sp, #0
  return 1;
 80030be:	2301      	movs	r3, #1
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr

080030ca <_kill>:

int _kill(int pid, int sig)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b082      	sub	sp, #8
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
 80030d2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030d4:	f011 fcb4 	bl	8014a40 <__errno>
 80030d8:	4603      	mov	r3, r0
 80030da:	2216      	movs	r2, #22
 80030dc:	601a      	str	r2, [r3, #0]
  return -1;
 80030de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <_exit>:

void _exit (int status)
{
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b082      	sub	sp, #8
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80030f2:	f04f 31ff 	mov.w	r1, #4294967295
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f7ff ffe7 	bl	80030ca <_kill>
  while (1) {}    /* Make sure we hang here */
 80030fc:	bf00      	nop
 80030fe:	e7fd      	b.n	80030fc <_exit+0x12>

08003100 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800310c:	2300      	movs	r3, #0
 800310e:	617b      	str	r3, [r7, #20]
 8003110:	e00a      	b.n	8003128 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003112:	f3af 8000 	nop.w
 8003116:	4601      	mov	r1, r0
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	1c5a      	adds	r2, r3, #1
 800311c:	60ba      	str	r2, [r7, #8]
 800311e:	b2ca      	uxtb	r2, r1
 8003120:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	3301      	adds	r3, #1
 8003126:	617b      	str	r3, [r7, #20]
 8003128:	697a      	ldr	r2, [r7, #20]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	429a      	cmp	r2, r3
 800312e:	dbf0      	blt.n	8003112 <_read+0x12>
  }

  return len;
 8003130:	687b      	ldr	r3, [r7, #4]
}
 8003132:	4618      	mov	r0, r3
 8003134:	3718      	adds	r7, #24
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <_close>:
  }
  return len;
}

int _close(int file)
{
 800313a:	b480      	push	{r7}
 800313c:	b083      	sub	sp, #12
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003142:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003146:	4618      	mov	r0, r3
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr

08003152 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003152:	b480      	push	{r7}
 8003154:	b083      	sub	sp, #12
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
 800315a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003162:	605a      	str	r2, [r3, #4]
  return 0;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr

08003172 <_isatty>:

int _isatty(int file)
{
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800317a:	2301      	movs	r3, #1
}
 800317c:	4618      	mov	r0, r3
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3714      	adds	r7, #20
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
	...

080031a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031ac:	4a14      	ldr	r2, [pc, #80]	@ (8003200 <_sbrk+0x5c>)
 80031ae:	4b15      	ldr	r3, [pc, #84]	@ (8003204 <_sbrk+0x60>)
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031b8:	4b13      	ldr	r3, [pc, #76]	@ (8003208 <_sbrk+0x64>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d102      	bne.n	80031c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031c0:	4b11      	ldr	r3, [pc, #68]	@ (8003208 <_sbrk+0x64>)
 80031c2:	4a12      	ldr	r2, [pc, #72]	@ (800320c <_sbrk+0x68>)
 80031c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031c6:	4b10      	ldr	r3, [pc, #64]	@ (8003208 <_sbrk+0x64>)
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4413      	add	r3, r2
 80031ce:	693a      	ldr	r2, [r7, #16]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d207      	bcs.n	80031e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031d4:	f011 fc34 	bl	8014a40 <__errno>
 80031d8:	4603      	mov	r3, r0
 80031da:	220c      	movs	r2, #12
 80031dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031de:	f04f 33ff 	mov.w	r3, #4294967295
 80031e2:	e009      	b.n	80031f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031e4:	4b08      	ldr	r3, [pc, #32]	@ (8003208 <_sbrk+0x64>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031ea:	4b07      	ldr	r3, [pc, #28]	@ (8003208 <_sbrk+0x64>)
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4413      	add	r3, r2
 80031f2:	4a05      	ldr	r2, [pc, #20]	@ (8003208 <_sbrk+0x64>)
 80031f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031f6:	68fb      	ldr	r3, [r7, #12]
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3718      	adds	r7, #24
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	20020000 	.word	0x20020000
 8003204:	00000400 	.word	0x00000400
 8003208:	20003580 	.word	0x20003580
 800320c:	2000c0d0 	.word	0x2000c0d0

08003210 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003214:	4b06      	ldr	r3, [pc, #24]	@ (8003230 <SystemInit+0x20>)
 8003216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800321a:	4a05      	ldr	r2, [pc, #20]	@ (8003230 <SystemInit+0x20>)
 800321c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003220:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003224:	bf00      	nop
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	e000ed00 	.word	0xe000ed00

08003234 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b088      	sub	sp, #32
 8003238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  uint32_t hclk_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 800323a:	f004 fb11 	bl	8007860 <HAL_RCC_GetHCLKFreq>
 800323e:	4603      	mov	r3, r0
 8003240:	4a27      	ldr	r2, [pc, #156]	@ (80032e0 <MX_TIM1_Init+0xac>)
 8003242:	fba2 2303 	umull	r2, r3, r2, r3
 8003246:	0c9b      	lsrs	r3, r3, #18
 8003248:	61fb      	str	r3, [r7, #28]
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800324a:	f107 030c 	add.w	r3, r7, #12
 800324e:	2200      	movs	r2, #0
 8003250:	601a      	str	r2, [r3, #0]
 8003252:	605a      	str	r2, [r3, #4]
 8003254:	609a      	str	r2, [r3, #8]
 8003256:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003258:	1d3b      	adds	r3, r7, #4
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]
 800325e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003260:	4b20      	ldr	r3, [pc, #128]	@ (80032e4 <MX_TIM1_Init+0xb0>)
 8003262:	4a21      	ldr	r2, [pc, #132]	@ (80032e8 <MX_TIM1_Init+0xb4>)
 8003264:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = hclk_ticks-1;
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	3b01      	subs	r3, #1
 800326a:	4a1e      	ldr	r2, [pc, #120]	@ (80032e4 <MX_TIM1_Init+0xb0>)
 800326c:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800326e:	4b1d      	ldr	r3, [pc, #116]	@ (80032e4 <MX_TIM1_Init+0xb0>)
 8003270:	2200      	movs	r2, #0
 8003272:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff;
 8003274:	4b1b      	ldr	r3, [pc, #108]	@ (80032e4 <MX_TIM1_Init+0xb0>)
 8003276:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800327a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800327c:	4b19      	ldr	r3, [pc, #100]	@ (80032e4 <MX_TIM1_Init+0xb0>)
 800327e:	2200      	movs	r2, #0
 8003280:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003282:	4b18      	ldr	r3, [pc, #96]	@ (80032e4 <MX_TIM1_Init+0xb0>)
 8003284:	2200      	movs	r2, #0
 8003286:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003288:	4b16      	ldr	r3, [pc, #88]	@ (80032e4 <MX_TIM1_Init+0xb0>)
 800328a:	2280      	movs	r2, #128	@ 0x80
 800328c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800328e:	4815      	ldr	r0, [pc, #84]	@ (80032e4 <MX_TIM1_Init+0xb0>)
 8003290:	f005 fb30 	bl	80088f4 <HAL_TIM_Base_Init>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 800329a:	f7ff fe0a 	bl	8002eb2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800329e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80032a4:	f107 030c 	add.w	r3, r7, #12
 80032a8:	4619      	mov	r1, r3
 80032aa:	480e      	ldr	r0, [pc, #56]	@ (80032e4 <MX_TIM1_Init+0xb0>)
 80032ac:	f005 fd52 	bl	8008d54 <HAL_TIM_ConfigClockSource>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <MX_TIM1_Init+0x86>
  {
    Error_Handler();
 80032b6:	f7ff fdfc 	bl	8002eb2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032ba:	2300      	movs	r3, #0
 80032bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032be:	2300      	movs	r3, #0
 80032c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80032c2:	1d3b      	adds	r3, r7, #4
 80032c4:	4619      	mov	r1, r3
 80032c6:	4807      	ldr	r0, [pc, #28]	@ (80032e4 <MX_TIM1_Init+0xb0>)
 80032c8:	f005 ff6e 	bl	80091a8 <HAL_TIMEx_MasterConfigSynchronization>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80032d2:	f7ff fdee 	bl	8002eb2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80032d6:	bf00      	nop
 80032d8:	3720      	adds	r7, #32
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	431bde83 	.word	0x431bde83
 80032e4:	20003584 	.word	0x20003584
 80032e8:	40010000 	.word	0x40010000

080032ec <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b086      	sub	sp, #24
 80032f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032f2:	f107 0308 	add.w	r3, r7, #8
 80032f6:	2200      	movs	r2, #0
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	605a      	str	r2, [r3, #4]
 80032fc:	609a      	str	r2, [r3, #8]
 80032fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003300:	463b      	mov	r3, r7
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */
  //d
  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003308:	4b1e      	ldr	r3, [pc, #120]	@ (8003384 <MX_TIM8_Init+0x98>)
 800330a:	4a1f      	ldr	r2, [pc, #124]	@ (8003388 <MX_TIM8_Init+0x9c>)
 800330c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 5;
 800330e:	4b1d      	ldr	r3, [pc, #116]	@ (8003384 <MX_TIM8_Init+0x98>)
 8003310:	2205      	movs	r2, #5
 8003312:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003314:	4b1b      	ldr	r3, [pc, #108]	@ (8003384 <MX_TIM8_Init+0x98>)
 8003316:	2200      	movs	r2, #0
 8003318:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 59999;
 800331a:	4b1a      	ldr	r3, [pc, #104]	@ (8003384 <MX_TIM8_Init+0x98>)
 800331c:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8003320:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003322:	4b18      	ldr	r3, [pc, #96]	@ (8003384 <MX_TIM8_Init+0x98>)
 8003324:	2200      	movs	r2, #0
 8003326:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003328:	4b16      	ldr	r3, [pc, #88]	@ (8003384 <MX_TIM8_Init+0x98>)
 800332a:	2200      	movs	r2, #0
 800332c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800332e:	4b15      	ldr	r3, [pc, #84]	@ (8003384 <MX_TIM8_Init+0x98>)
 8003330:	2200      	movs	r2, #0
 8003332:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003334:	4813      	ldr	r0, [pc, #76]	@ (8003384 <MX_TIM8_Init+0x98>)
 8003336:	f005 fadd 	bl	80088f4 <HAL_TIM_Base_Init>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d001      	beq.n	8003344 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8003340:	f7ff fdb7 	bl	8002eb2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003344:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003348:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800334a:	f107 0308 	add.w	r3, r7, #8
 800334e:	4619      	mov	r1, r3
 8003350:	480c      	ldr	r0, [pc, #48]	@ (8003384 <MX_TIM8_Init+0x98>)
 8003352:	f005 fcff 	bl	8008d54 <HAL_TIM_ConfigClockSource>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 800335c:	f7ff fda9 	bl	8002eb2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003360:	2300      	movs	r3, #0
 8003362:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003364:	2300      	movs	r3, #0
 8003366:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003368:	463b      	mov	r3, r7
 800336a:	4619      	mov	r1, r3
 800336c:	4805      	ldr	r0, [pc, #20]	@ (8003384 <MX_TIM8_Init+0x98>)
 800336e:	f005 ff1b 	bl	80091a8 <HAL_TIMEx_MasterConfigSynchronization>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8003378:	f7ff fd9b 	bl	8002eb2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800337c:	bf00      	nop
 800337e:	3718      	adds	r7, #24
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	200035cc 	.word	0x200035cc
 8003388:	40010400 	.word	0x40010400

0800338c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a18      	ldr	r2, [pc, #96]	@ (80033fc <HAL_TIM_Base_MspInit+0x70>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d10e      	bne.n	80033bc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800339e:	2300      	movs	r3, #0
 80033a0:	60fb      	str	r3, [r7, #12]
 80033a2:	4b17      	ldr	r3, [pc, #92]	@ (8003400 <HAL_TIM_Base_MspInit+0x74>)
 80033a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a6:	4a16      	ldr	r2, [pc, #88]	@ (8003400 <HAL_TIM_Base_MspInit+0x74>)
 80033a8:	f043 0301 	orr.w	r3, r3, #1
 80033ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80033ae:	4b14      	ldr	r3, [pc, #80]	@ (8003400 <HAL_TIM_Base_MspInit+0x74>)
 80033b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	60fb      	str	r3, [r7, #12]
 80033b8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80033ba:	e01a      	b.n	80033f2 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM8)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a10      	ldr	r2, [pc, #64]	@ (8003404 <HAL_TIM_Base_MspInit+0x78>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d115      	bne.n	80033f2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80033c6:	2300      	movs	r3, #0
 80033c8:	60bb      	str	r3, [r7, #8]
 80033ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003400 <HAL_TIM_Base_MspInit+0x74>)
 80033cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ce:	4a0c      	ldr	r2, [pc, #48]	@ (8003400 <HAL_TIM_Base_MspInit+0x74>)
 80033d0:	f043 0302 	orr.w	r3, r3, #2
 80033d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80033d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003400 <HAL_TIM_Base_MspInit+0x74>)
 80033d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	60bb      	str	r3, [r7, #8]
 80033e0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 80033e2:	2200      	movs	r2, #0
 80033e4:	2105      	movs	r1, #5
 80033e6:	202c      	movs	r0, #44	@ 0x2c
 80033e8:	f001 fb18 	bl	8004a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80033ec:	202c      	movs	r0, #44	@ 0x2c
 80033ee:	f001 fb31 	bl	8004a54 <HAL_NVIC_EnableIRQ>
}
 80033f2:	bf00      	nop
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	40010000 	.word	0x40010000
 8003400:	40023800 	.word	0x40023800
 8003404:	40010400 	.word	0x40010400

08003408 <MX_USB_OTG_HS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_HS;

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_PCD_Init(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800340c:	4b15      	ldr	r3, [pc, #84]	@ (8003464 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800340e:	4a16      	ldr	r2, [pc, #88]	@ (8003468 <MX_USB_OTG_HS_PCD_Init+0x60>)
 8003410:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 8;
 8003412:	4b14      	ldr	r3, [pc, #80]	@ (8003464 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003414:	2208      	movs	r2, #8
 8003416:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8003418:	4b12      	ldr	r3, [pc, #72]	@ (8003464 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800341a:	2202      	movs	r2, #2
 800341c:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800341e:	4b11      	ldr	r3, [pc, #68]	@ (8003464 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003420:	2200      	movs	r2, #0
 8003422:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8003424:	4b0f      	ldr	r3, [pc, #60]	@ (8003464 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003426:	2202      	movs	r2, #2
 8003428:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800342a:	4b0e      	ldr	r3, [pc, #56]	@ (8003464 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800342c:	2200      	movs	r2, #0
 800342e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8003430:	4b0c      	ldr	r3, [pc, #48]	@ (8003464 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003432:	2200      	movs	r2, #0
 8003434:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8003436:	4b0b      	ldr	r3, [pc, #44]	@ (8003464 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003438:	2200      	movs	r2, #0
 800343a:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800343c:	4b09      	ldr	r3, [pc, #36]	@ (8003464 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800343e:	2200      	movs	r2, #0
 8003440:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8003442:	4b08      	ldr	r3, [pc, #32]	@ (8003464 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003444:	2200      	movs	r2, #0
 8003446:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8003448:	4b06      	ldr	r3, [pc, #24]	@ (8003464 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 800344a:	2200      	movs	r2, #0
 800344c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800344e:	4805      	ldr	r0, [pc, #20]	@ (8003464 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8003450:	f003 ff88 	bl	8007364 <HAL_PCD_Init>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <MX_USB_OTG_HS_PCD_Init+0x56>
  {
    Error_Handler();
 800345a:	f7ff fd2a 	bl	8002eb2 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 800345e:	bf00      	nop
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	20003614 	.word	0x20003614
 8003468:	40040000 	.word	0x40040000

0800346c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b08a      	sub	sp, #40	@ 0x28
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003474:	f107 0314 	add.w	r3, r7, #20
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	609a      	str	r2, [r3, #8]
 8003480:	60da      	str	r2, [r3, #12]
 8003482:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a1d      	ldr	r2, [pc, #116]	@ (8003500 <HAL_PCD_MspInit+0x94>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d134      	bne.n	80034f8 <HAL_PCD_MspInit+0x8c>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800348e:	2300      	movs	r3, #0
 8003490:	613b      	str	r3, [r7, #16]
 8003492:	4b1c      	ldr	r3, [pc, #112]	@ (8003504 <HAL_PCD_MspInit+0x98>)
 8003494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003496:	4a1b      	ldr	r2, [pc, #108]	@ (8003504 <HAL_PCD_MspInit+0x98>)
 8003498:	f043 0302 	orr.w	r3, r3, #2
 800349c:	6313      	str	r3, [r2, #48]	@ 0x30
 800349e:	4b19      	ldr	r3, [pc, #100]	@ (8003504 <HAL_PCD_MspInit+0x98>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a2:	f003 0302 	and.w	r3, r3, #2
 80034a6:	613b      	str	r3, [r7, #16]
 80034a8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80034aa:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80034ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034b0:	2302      	movs	r3, #2
 80034b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b4:	2300      	movs	r3, #0
 80034b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034b8:	2303      	movs	r3, #3
 80034ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 80034bc:	230c      	movs	r3, #12
 80034be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034c0:	f107 0314 	add.w	r3, r7, #20
 80034c4:	4619      	mov	r1, r3
 80034c6:	4810      	ldr	r0, [pc, #64]	@ (8003508 <HAL_PCD_MspInit+0x9c>)
 80034c8:	f001 fb02 	bl	8004ad0 <HAL_GPIO_Init>

    /* USB_OTG_HS clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80034cc:	2300      	movs	r3, #0
 80034ce:	60fb      	str	r3, [r7, #12]
 80034d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003504 <HAL_PCD_MspInit+0x98>)
 80034d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d4:	4a0b      	ldr	r2, [pc, #44]	@ (8003504 <HAL_PCD_MspInit+0x98>)
 80034d6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80034da:	6313      	str	r3, [r2, #48]	@ 0x30
 80034dc:	4b09      	ldr	r3, [pc, #36]	@ (8003504 <HAL_PCD_MspInit+0x98>)
 80034de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	68fb      	ldr	r3, [r7, #12]

    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 80034e8:	2200      	movs	r2, #0
 80034ea:	2105      	movs	r1, #5
 80034ec:	204d      	movs	r0, #77	@ 0x4d
 80034ee:	f001 fa95 	bl	8004a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80034f2:	204d      	movs	r0, #77	@ 0x4d
 80034f4:	f001 faae 	bl	8004a54 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80034f8:	bf00      	nop
 80034fa:	3728      	adds	r7, #40	@ 0x28
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40040000 	.word	0x40040000
 8003504:	40023800 	.word	0x40023800
 8003508:	40020400 	.word	0x40020400

0800350c <bhi360_init>:
uint8_t acc_accuracy, gyro_accuracy, quaternion_accuracy;
uint8_t acc_cal_flag = 0;
uint8_t gyro_cal_flag = 0;

int8_t bhi360_init(struct bhy2_dev *dev, struct mag_data_dev *device)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b088      	sub	sp, #32
 8003510:	af04      	add	r7, sp, #16
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	6039      	str	r1, [r7, #0]
	int8_t rslt = BHY2_OK;
 8003516:	2300      	movs	r3, #0
 8003518:	73fb      	strb	r3, [r7, #15]

	rslt = bhy2_init(BHY2_I2C_INTERFACE, bowie_i2c_mem_read_it, bowie_i2c_mem_write_it, bhy2_delay_us, BHY2_RD_WR_LEN, device, dev);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	9302      	str	r3, [sp, #8]
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	9301      	str	r3, [sp, #4]
 8003522:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	4b06      	ldr	r3, [pc, #24]	@ (8003544 <bhi360_init+0x38>)
 800352a:	4a07      	ldr	r2, [pc, #28]	@ (8003548 <bhi360_init+0x3c>)
 800352c:	4907      	ldr	r1, [pc, #28]	@ (800354c <bhi360_init+0x40>)
 800352e:	2002      	movs	r0, #2
 8003530:	f006 fcb8 	bl	8009ea4 <bhy2_init>
 8003534:	4603      	mov	r3, r0
 8003536:	73fb      	strb	r3, [r7, #15]

	return rslt;
 8003538:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800353c:	4618      	mov	r0, r3
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	08003d31 	.word	0x08003d31
 8003548:	08003b21 	.word	0x08003b21
 800354c:	08003bbd 	.word	0x08003bbd

08003550 <upload_firmware_partly>:

// Upload firmware to the device in parts

int8_t upload_firmware_partly(struct bhy2_dev *dev)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b088      	sub	sp, #32
 8003554:	af02      	add	r7, sp, #8
 8003556:	6078      	str	r0, [r7, #4]
    uint32_t incr = 256; /* Max command packet size */
 8003558:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800355c:	617b      	str	r3, [r7, #20]
    uint32_t len = sizeof(bhy2_firmware_image);
 800355e:	4b21      	ldr	r3, [pc, #132]	@ (80035e4 <upload_firmware_partly+0x94>)
 8003560:	60bb      	str	r3, [r7, #8]
    int8_t rslt = BHY2_OK;
 8003562:	2300      	movs	r3, #0
 8003564:	74fb      	strb	r3, [r7, #19]

    if ((incr % 4) != 0) /* Round off to higher 4 bytes */
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	f003 0303 	and.w	r3, r3, #3
 800356c:	2b00      	cmp	r3, #0
 800356e:	d004      	beq.n	800357a <upload_firmware_partly+0x2a>
    {
        incr = ((incr >> 2) + 1) << 2;
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	089b      	lsrs	r3, r3, #2
 8003574:	3301      	adds	r3, #1
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	617b      	str	r3, [r7, #20]
    }

    for (uint32_t i = 0; (i < len) && (rslt == BHY2_OK); i += incr)
 800357a:	2300      	movs	r3, #0
 800357c:	60fb      	str	r3, [r7, #12]
 800357e:	e023      	b.n	80035c8 <upload_firmware_partly+0x78>
    {
        if (incr > (len - i)) /* If last payload */
 8003580:	68ba      	ldr	r2, [r7, #8]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	429a      	cmp	r2, r3
 800358a:	d90d      	bls.n	80035a8 <upload_firmware_partly+0x58>
        {
            incr = len - i;
 800358c:	68ba      	ldr	r2, [r7, #8]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	617b      	str	r3, [r7, #20]
            if ((incr % 4) != 0) /* Round off to higher 4 bytes */
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f003 0303 	and.w	r3, r3, #3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d004      	beq.n	80035a8 <upload_firmware_partly+0x58>
            {
                incr = ((incr >> 2) + 1) << 2;
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	089b      	lsrs	r3, r3, #2
 80035a2:	3301      	adds	r3, #1
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	617b      	str	r3, [r7, #20]
            }
        }

        rslt = bhy2_upload_firmware_to_ram_partly(&bhy2_firmware_image[i], len, i, incr, dev);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	4a0f      	ldr	r2, [pc, #60]	@ (80035e8 <upload_firmware_partly+0x98>)
 80035ac:	1898      	adds	r0, r3, r2
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	9300      	str	r3, [sp, #0]
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	68b9      	ldr	r1, [r7, #8]
 80035b8:	f006 fbae 	bl	8009d18 <bhy2_upload_firmware_to_ram_partly>
 80035bc:	4603      	mov	r3, r0
 80035be:	74fb      	strb	r3, [r7, #19]
    for (uint32_t i = 0; (i < len) && (rslt == BHY2_OK); i += incr)
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	4413      	add	r3, r2
 80035c6:	60fb      	str	r3, [r7, #12]
 80035c8:	68fa      	ldr	r2, [r7, #12]
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d203      	bcs.n	80035d8 <upload_firmware_partly+0x88>
 80035d0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d0d3      	beq.n	8003580 <upload_firmware_partly+0x30>
//        printf("%.2f%% complete\r", (float)(i + incr) / (float)len * 100.0f);
    }

//    printf("\n");

    return rslt;
 80035d8:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	00022b30 	.word	0x00022b30
 80035e8:	08017060 	.word	0x08017060
 80035ec:	00000000 	.word	0x00000000

080035f0 <parse_quaternion>:
}

// Parse quaternion data from the FIFO

void parse_quaternion(const struct bhy2_fifo_parse_data_info *callback_info, void *callback_ref)
{
 80035f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035f4:	b097      	sub	sp, #92	@ 0x5c
 80035f6:	af08      	add	r7, sp, #32
 80035f8:	60f8      	str	r0, [r7, #12]
 80035fa:	60b9      	str	r1, [r7, #8]
	struct mag_data_dev* dev = callback_ref;
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	637b      	str	r3, [r7, #52]	@ 0x34
    struct bhy2_data_quaternion data;
    uint32_t s, ns;

    if (callback_info->data_size != 11) /* Check for a valid payload size. Includes sensor ID */
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	789b      	ldrb	r3, [r3, #2]
 8003604:	2b0b      	cmp	r3, #11
 8003606:	d17c      	bne.n	8003702 <parse_quaternion+0x112>
    {
        return;
    }

    bhy2_parse_quaternion(callback_info->data_ptr, &data);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f8d3 3003 	ldr.w	r3, [r3, #3]
 800360e:	f107 0214 	add.w	r2, r7, #20
 8003612:	4611      	mov	r1, r2
 8003614:	4618      	mov	r0, r3
 8003616:	f007 ffcf 	bl	800b5b8 <bhy2_parse_quaternion>

    uint64_t timestamp = *callback_info->time_stamp; /* Store the last timestamp */
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f8d3 3007 	ldr.w	r3, [r3, #7]
 8003620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003624:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    // Datasheet bhi360 ref pg 110
    timestamp = timestamp * 15625; /* Timestamp is now in nanoseconds */
 8003628:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	f04f 0a00 	mov.w	sl, #0
 8003634:	f04f 0b00 	mov.w	fp, #0
 8003638:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800363c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8003640:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8003644:	4652      	mov	r2, sl
 8003646:	465b      	mov	r3, fp
 8003648:	ebb2 0800 	subs.w	r8, r2, r0
 800364c:	eb63 0901 	sbc.w	r9, r3, r1
 8003650:	f04f 0200 	mov.w	r2, #0
 8003654:	f04f 0300 	mov.w	r3, #0
 8003658:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800365c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003660:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003664:	ebb2 0408 	subs.w	r4, r2, r8
 8003668:	eb63 0509 	sbc.w	r5, r3, r9
 800366c:	f04f 0200 	mov.w	r2, #0
 8003670:	f04f 0300 	mov.w	r3, #0
 8003674:	00eb      	lsls	r3, r5, #3
 8003676:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800367a:	00e2      	lsls	r2, r4, #3
 800367c:	4614      	mov	r4, r2
 800367e:	461d      	mov	r5, r3
 8003680:	1823      	adds	r3, r4, r0
 8003682:	603b      	str	r3, [r7, #0]
 8003684:	eb45 0301 	adc.w	r3, r5, r1
 8003688:	607b      	str	r3, [r7, #4]
 800368a:	e9d7 3400 	ldrd	r3, r4, [r7]
 800368e:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
    s = (uint32_t)(timestamp / UINT64_C(1000000000));
 8003692:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003696:	a31f      	add	r3, pc, #124	@ (adr r3, 8003714 <parse_quaternion+0x124>)
 8003698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800369c:	f7fd faa4 	bl	8000be8 <__aeabi_uldivmod>
 80036a0:	4602      	mov	r2, r0
 80036a2:	460b      	mov	r3, r1
 80036a4:	4613      	mov	r3, r2
 80036a6:	627b      	str	r3, [r7, #36]	@ 0x24
    ns = (uint32_t)(timestamp - (s * UINT64_C(1000000000)));
 80036a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80036aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ac:	4918      	ldr	r1, [pc, #96]	@ (8003710 <parse_quaternion+0x120>)
 80036ae:	fb01 f303 	mul.w	r3, r1, r3
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	623b      	str	r3, [r7, #32]

    //encode and send to usb
    glove_send_quat_data(dev->count, s, ns, dev->finger, dev->link, dev->sensor_id, data.x, data.y, data.z, data.w, data.accuracy);
 80036b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	603b      	str	r3, [r7, #0]
 80036bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036be:	f893 c000 	ldrb.w	ip, [r3]
 80036c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036c4:	785b      	ldrb	r3, [r3, #1]
 80036c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80036c8:	7892      	ldrb	r2, [r2, #2]
 80036ca:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 80036ce:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 80036d2:	f9b7 4018 	ldrsh.w	r4, [r7, #24]
 80036d6:	f9b7 501a 	ldrsh.w	r5, [r7, #26]
 80036da:	8bbe      	ldrh	r6, [r7, #28]
 80036dc:	9606      	str	r6, [sp, #24]
 80036de:	9505      	str	r5, [sp, #20]
 80036e0:	9404      	str	r4, [sp, #16]
 80036e2:	9003      	str	r0, [sp, #12]
 80036e4:	9102      	str	r1, [sp, #8]
 80036e6:	9201      	str	r2, [sp, #4]
 80036e8:	9300      	str	r3, [sp, #0]
 80036ea:	4663      	mov	r3, ip
 80036ec:	6a3a      	ldr	r2, [r7, #32]
 80036ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80036f0:	6838      	ldr	r0, [r7, #0]
 80036f2:	f000 fed7 	bl	80044a4 <glove_send_quat_data>

//    glove_send_quat_data(dev->count, s, ns, dev->finger-1, dev->link, dev->sensor_id+4, data.x, data.y, data.z, data.w, data.accuracy);
//    glove_send_quat_data(dev->count, s, ns, dev->finger-2, dev->link, dev->sensor_id+4, data.x, data.y, data.z, data.w, data.accuracy);
//    glove_send_quat_data(dev->count, s, ns, dev->finger-3, dev->link, dev->sensor_id+4, data.x, data.y, data.z, data.w, data.accuracy);
//    glove_send_quat_data(dev->count, s, ns, dev->finger-4, dev->link, dev->sensor_id+4, data.x, data.y, data.z, data.w, data.accuracy);
    dev->count = dev->count + 1;
 80036f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	1c5a      	adds	r2, r3, #1
 80036fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036fe:	609a      	str	r2, [r3, #8]
 8003700:	e000      	b.n	8003704 <parse_quaternion+0x114>
        return;
 8003702:	bf00      	nop
}
 8003704:	373c      	adds	r7, #60	@ 0x3c
 8003706:	46bd      	mov	sp, r7
 8003708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800370c:	f3af 8000 	nop.w
 8003710:	3b9aca00 	.word	0x3b9aca00
 8003714:	3b9aca00 	.word	0x3b9aca00
	...

08003720 <parse_magnetometer>:

// Parse magnetometer data from the FIFO

void parse_magnetometer(const struct bhy2_fifo_parse_data_info *callback_info, void *callback_ref)
{
 8003720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003724:	b093      	sub	sp, #76	@ 0x4c
 8003726:	af06      	add	r7, sp, #24
 8003728:	60f8      	str	r0, [r7, #12]
 800372a:	60b9      	str	r1, [r7, #8]
	struct mag_data_dev* dev = callback_ref;
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	struct bhy2_data_xyz data;
	uint32_t s, ns;

	if (callback_info->data_size != 7) /* Check for a valid payload size. Includes sensor ID */
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	789b      	ldrb	r3, [r3, #2]
 8003734:	2b07      	cmp	r3, #7
 8003736:	d170      	bne.n	800381a <parse_magnetometer+0xfa>
	{
		return;
	}

	bhy2_parse_xyz(callback_info->data_ptr, &data);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f8d3 3003 	ldr.w	r3, [r3, #3]
 800373e:	f107 0210 	add.w	r2, r7, #16
 8003742:	4611      	mov	r1, r2
 8003744:	4618      	mov	r0, r3
 8003746:	f007 ff83 	bl	800b650 <bhy2_parse_xyz>

	uint64_t timestamp = *callback_info->time_stamp; /* Store the last timestamp */
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f8d3 3007 	ldr.w	r3, [r3, #7]
 8003750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003754:	e9c7 2308 	strd	r2, r3, [r7, #32]

	timestamp = timestamp * 15625; /* Timestamp is now in nanoseconds */
 8003758:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800375c:	4602      	mov	r2, r0
 800375e:	460b      	mov	r3, r1
 8003760:	f04f 0a00 	mov.w	sl, #0
 8003764:	f04f 0b00 	mov.w	fp, #0
 8003768:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800376c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8003770:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8003774:	4652      	mov	r2, sl
 8003776:	465b      	mov	r3, fp
 8003778:	ebb2 0800 	subs.w	r8, r2, r0
 800377c:	eb63 0901 	sbc.w	r9, r3, r1
 8003780:	f04f 0200 	mov.w	r2, #0
 8003784:	f04f 0300 	mov.w	r3, #0
 8003788:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800378c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003790:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003794:	ebb2 0408 	subs.w	r4, r2, r8
 8003798:	eb63 0509 	sbc.w	r5, r3, r9
 800379c:	f04f 0200 	mov.w	r2, #0
 80037a0:	f04f 0300 	mov.w	r3, #0
 80037a4:	00eb      	lsls	r3, r5, #3
 80037a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037aa:	00e2      	lsls	r2, r4, #3
 80037ac:	4614      	mov	r4, r2
 80037ae:	461d      	mov	r5, r3
 80037b0:	1823      	adds	r3, r4, r0
 80037b2:	603b      	str	r3, [r7, #0]
 80037b4:	eb45 0301 	adc.w	r3, r5, r1
 80037b8:	607b      	str	r3, [r7, #4]
 80037ba:	e9d7 3400 	ldrd	r3, r4, [r7]
 80037be:	e9c7 3408 	strd	r3, r4, [r7, #32]
	s = (uint32_t)(timestamp / UINT64_C(1000000000));
 80037c2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80037c6:	a319      	add	r3, pc, #100	@ (adr r3, 800382c <parse_magnetometer+0x10c>)
 80037c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037cc:	f7fd fa0c 	bl	8000be8 <__aeabi_uldivmod>
 80037d0:	4602      	mov	r2, r0
 80037d2:	460b      	mov	r3, r1
 80037d4:	4613      	mov	r3, r2
 80037d6:	61fb      	str	r3, [r7, #28]
	ns = (uint32_t)(timestamp - (s * UINT64_C(1000000000)));
 80037d8:	6a3a      	ldr	r2, [r7, #32]
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	4912      	ldr	r1, [pc, #72]	@ (8003828 <parse_magnetometer+0x108>)
 80037de:	fb01 f303 	mul.w	r3, r1, r3
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	61bb      	str	r3, [r7, #24]

	//encode and send to usb
	glove_send_mag_data(dev->count, s, ns, dev->finger, dev->link, dev->sensor_id, data.x, data.y, data.z);
 80037e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037e8:	689d      	ldr	r5, [r3, #8]
 80037ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ec:	781e      	ldrb	r6, [r3, #0]
 80037ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037f0:	785b      	ldrb	r3, [r3, #1]
 80037f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037f4:	7892      	ldrb	r2, [r2, #2]
 80037f6:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 80037fa:	f9b7 0012 	ldrsh.w	r0, [r7, #18]
 80037fe:	f9b7 4014 	ldrsh.w	r4, [r7, #20]
 8003802:	9404      	str	r4, [sp, #16]
 8003804:	9003      	str	r0, [sp, #12]
 8003806:	9102      	str	r1, [sp, #8]
 8003808:	9201      	str	r2, [sp, #4]
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	4633      	mov	r3, r6
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	69f9      	ldr	r1, [r7, #28]
 8003812:	4628      	mov	r0, r5
 8003814:	f000 fea8 	bl	8004568 <glove_send_mag_data>
 8003818:	e000      	b.n	800381c <parse_magnetometer+0xfc>
		return;
 800381a:	bf00      	nop
//	glove_send_mag_data(dev->count, s, ns, dev->finger-1, dev->link, dev->sensor_id+4, data.x, data.y, data.z);
//	glove_send_mag_data(dev->count, s, ns, dev->finger-2, dev->link, dev->sensor_id+4, data.x, data.y, data.z);
//	glove_send_mag_data(dev->count, s, ns, dev->finger-3, dev->link, dev->sensor_id+4, data.x, data.y, data.z);
//	glove_send_mag_data(dev->count, s, ns, dev->finger-4, dev->link, dev->sensor_id+4, data.x, data.y, data.z);

}
 800381c:	3734      	adds	r7, #52	@ 0x34
 800381e:	46bd      	mov	sp, r7
 8003820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003824:	f3af 8000 	nop.w
 8003828:	3b9aca00 	.word	0x3b9aca00
 800382c:	3b9aca00 	.word	0x3b9aca00
	...

08003838 <parse_magnetometer_meta>:

void parse_magnetometer_meta(const struct bhy2_fifo_parse_data_info *callback_info, void *callback_ref)
{
 8003838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800383c:	b093      	sub	sp, #76	@ 0x4c
 800383e:	af06      	add	r7, sp, #24
 8003840:	60f8      	str	r0, [r7, #12]
 8003842:	60b9      	str	r1, [r7, #8]
	struct mag_data_dev* dev;
	dev = callback_ref;
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	62fb      	str	r3, [r7, #44]	@ 0x2c

	struct bhy2_data_xyz data;
	uint32_t s, ns;
	if (callback_info->data_size != 7) /* Check for a valid payload size. Includes sensor ID */
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	789b      	ldrb	r3, [r3, #2]
 800384c:	2b07      	cmp	r3, #7
 800384e:	d172      	bne.n	8003936 <parse_magnetometer_meta+0xfe>
	{
		return;
	}

	bhy2_parse_xyz(callback_info->data_ptr, &data);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f8d3 3003 	ldr.w	r3, [r3, #3]
 8003856:	f107 0210 	add.w	r2, r7, #16
 800385a:	4611      	mov	r1, r2
 800385c:	4618      	mov	r0, r3
 800385e:	f007 fef7 	bl	800b650 <bhy2_parse_xyz>

	uint64_t timestamp = *callback_info->time_stamp; /* Store the last timestamp */
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f8d3 3007 	ldr.w	r3, [r3, #7]
 8003868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800386c:	e9c7 2308 	strd	r2, r3, [r7, #32]

	timestamp = timestamp * 15625; /* Timestamp is now in nanoseconds */
 8003870:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003874:	4602      	mov	r2, r0
 8003876:	460b      	mov	r3, r1
 8003878:	f04f 0a00 	mov.w	sl, #0
 800387c:	f04f 0b00 	mov.w	fp, #0
 8003880:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8003884:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8003888:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800388c:	4652      	mov	r2, sl
 800388e:	465b      	mov	r3, fp
 8003890:	ebb2 0800 	subs.w	r8, r2, r0
 8003894:	eb63 0901 	sbc.w	r9, r3, r1
 8003898:	f04f 0200 	mov.w	r2, #0
 800389c:	f04f 0300 	mov.w	r3, #0
 80038a0:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80038a4:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80038a8:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80038ac:	ebb2 0408 	subs.w	r4, r2, r8
 80038b0:	eb63 0509 	sbc.w	r5, r3, r9
 80038b4:	f04f 0200 	mov.w	r2, #0
 80038b8:	f04f 0300 	mov.w	r3, #0
 80038bc:	00eb      	lsls	r3, r5, #3
 80038be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038c2:	00e2      	lsls	r2, r4, #3
 80038c4:	4614      	mov	r4, r2
 80038c6:	461d      	mov	r5, r3
 80038c8:	1823      	adds	r3, r4, r0
 80038ca:	603b      	str	r3, [r7, #0]
 80038cc:	eb45 0301 	adc.w	r3, r5, r1
 80038d0:	607b      	str	r3, [r7, #4]
 80038d2:	e9d7 3400 	ldrd	r3, r4, [r7]
 80038d6:	e9c7 3408 	strd	r3, r4, [r7, #32]
	s = (uint32_t)(timestamp / UINT64_C(1000000000));
 80038da:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80038de:	a319      	add	r3, pc, #100	@ (adr r3, 8003944 <parse_magnetometer_meta+0x10c>)
 80038e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e4:	f7fd f980 	bl	8000be8 <__aeabi_uldivmod>
 80038e8:	4602      	mov	r2, r0
 80038ea:	460b      	mov	r3, r1
 80038ec:	4613      	mov	r3, r2
 80038ee:	61fb      	str	r3, [r7, #28]
	ns = (uint32_t)(timestamp - (s * UINT64_C(1000000000)));
 80038f0:	6a3a      	ldr	r2, [r7, #32]
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	4912      	ldr	r1, [pc, #72]	@ (8003940 <parse_magnetometer_meta+0x108>)
 80038f6:	fb01 f303 	mul.w	r3, r1, r3
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	61bb      	str	r3, [r7, #24]

	//encode and send to usb
//	printf("meta parse event\r\n");
	glove_send_mag_data(dev->count, s, ns, dev->finger, dev->link, dev->sensor_id+20, data.x, data.y, data.z);
 80038fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003900:	689d      	ldr	r5, [r3, #8]
 8003902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003904:	781e      	ldrb	r6, [r3, #0]
 8003906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003908:	785b      	ldrb	r3, [r3, #1]
 800390a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800390c:	7892      	ldrb	r2, [r2, #2]
 800390e:	3214      	adds	r2, #20
 8003910:	b2d2      	uxtb	r2, r2
 8003912:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8003916:	f9b7 0012 	ldrsh.w	r0, [r7, #18]
 800391a:	f9b7 4014 	ldrsh.w	r4, [r7, #20]
 800391e:	9404      	str	r4, [sp, #16]
 8003920:	9003      	str	r0, [sp, #12]
 8003922:	9102      	str	r1, [sp, #8]
 8003924:	9201      	str	r2, [sp, #4]
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	4633      	mov	r3, r6
 800392a:	69ba      	ldr	r2, [r7, #24]
 800392c:	69f9      	ldr	r1, [r7, #28]
 800392e:	4628      	mov	r0, r5
 8003930:	f000 fe1a 	bl	8004568 <glove_send_mag_data>
 8003934:	e000      	b.n	8003938 <parse_magnetometer_meta+0x100>
		return;
 8003936:	bf00      	nop

}
 8003938:	3734      	adds	r7, #52	@ 0x34
 800393a:	46bd      	mov	sp, r7
 800393c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003940:	3b9aca00 	.word	0x3b9aca00
 8003944:	3b9aca00 	.word	0x3b9aca00
 8003948:	00000000 	.word	0x00000000

0800394c <parse_meta_event>:




void parse_meta_event(const struct bhy2_fifo_parse_data_info *callback_info, void *callback_ref)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
    (void)callback_ref;
    uint8_t meta_event_type = callback_info->data_ptr[0];
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f8d3 3003 	ldr.w	r3, [r3, #3]
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	72fb      	strb	r3, [r7, #11]
    uint8_t byte1 = callback_info->data_ptr[1];
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f8d3 3003 	ldr.w	r3, [r3, #3]
 8003966:	785b      	ldrb	r3, [r3, #1]
 8003968:	72bb      	strb	r3, [r7, #10]
    uint8_t byte2 = callback_info->data_ptr[2];
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f8d3 3003 	ldr.w	r3, [r3, #3]
 8003970:	789b      	ldrb	r3, [r3, #2]
 8003972:	727b      	strb	r3, [r7, #9]
    char *event_text;

    if (callback_info->sensor_id == BHY2_SYS_ID_META_EVENT)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	2bfe      	cmp	r3, #254	@ 0xfe
 800397a:	d102      	bne.n	8003982 <parse_meta_event+0x36>
    {
        event_text = "[META EVENT]";
 800397c:	4b55      	ldr	r3, [pc, #340]	@ (8003ad4 <parse_meta_event+0x188>)
 800397e:	60fb      	str	r3, [r7, #12]
 8003980:	e006      	b.n	8003990 <parse_meta_event+0x44>
    }
    else if (callback_info->sensor_id == BHY2_SYS_ID_META_EVENT_WU)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	2bf8      	cmp	r3, #248	@ 0xf8
 8003988:	f040 809e 	bne.w	8003ac8 <parse_meta_event+0x17c>
    {
        event_text = "[META EVENT WAKE UP]";
 800398c:	4b52      	ldr	r3, [pc, #328]	@ (8003ad8 <parse_meta_event+0x18c>)
 800398e:	60fb      	str	r3, [r7, #12]
    else
    {
        return;
    }

    switch (meta_event_type)
 8003990:	7afb      	ldrb	r3, [r7, #11]
 8003992:	3b01      	subs	r3, #1
 8003994:	2b13      	cmp	r3, #19
 8003996:	f200 8090 	bhi.w	8003aba <parse_meta_event+0x16e>
 800399a:	a201      	add	r2, pc, #4	@ (adr r2, 80039a0 <parse_meta_event+0x54>)
 800399c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a0:	080039f1 	.word	0x080039f1
 80039a4:	080039ff 	.word	0x080039ff
 80039a8:	08003a0d 	.word	0x08003a0d
 80039ac:	08003abb 	.word	0x08003abb
 80039b0:	08003a1b 	.word	0x08003a1b
 80039b4:	08003a25 	.word	0x08003a25
 80039b8:	08003a33 	.word	0x08003a33
 80039bc:	08003a3d 	.word	0x08003a3d
 80039c0:	08003a47 	.word	0x08003a47
 80039c4:	08003abb 	.word	0x08003abb
 80039c8:	08003a51 	.word	0x08003a51
 80039cc:	08003a5f 	.word	0x08003a5f
 80039d0:	08003a69 	.word	0x08003a69
 80039d4:	08003a77 	.word	0x08003a77
 80039d8:	08003abb 	.word	0x08003abb
 80039dc:	08003a81 	.word	0x08003a81
 80039e0:	08003a95 	.word	0x08003a95
 80039e4:	08003aa3 	.word	0x08003aa3
 80039e8:	08003ab1 	.word	0x08003ab1
 80039ec:	08003acd 	.word	0x08003acd
    {
        case BHY2_META_EVENT_FLUSH_COMPLETE:
            printf("%s Flush complete for sensor id %u\r\n", event_text, byte1);
 80039f0:	7abb      	ldrb	r3, [r7, #10]
 80039f2:	461a      	mov	r2, r3
 80039f4:	68f9      	ldr	r1, [r7, #12]
 80039f6:	4839      	ldr	r0, [pc, #228]	@ (8003adc <parse_meta_event+0x190>)
 80039f8:	f010 fe90 	bl	801471c <iprintf>
            break;
 80039fc:	e067      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_SAMPLE_RATE_CHANGED:
            printf("%s Sample rate changed for sensor id %u\r\n", event_text, byte1);
 80039fe:	7abb      	ldrb	r3, [r7, #10]
 8003a00:	461a      	mov	r2, r3
 8003a02:	68f9      	ldr	r1, [r7, #12]
 8003a04:	4836      	ldr	r0, [pc, #216]	@ (8003ae0 <parse_meta_event+0x194>)
 8003a06:	f010 fe89 	bl	801471c <iprintf>
            break;
 8003a0a:	e060      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_POWER_MODE_CHANGED:
            printf("%s Power mode changed for sensor id %u\r\n", event_text, byte1);
 8003a0c:	7abb      	ldrb	r3, [r7, #10]
 8003a0e:	461a      	mov	r2, r3
 8003a10:	68f9      	ldr	r1, [r7, #12]
 8003a12:	4834      	ldr	r0, [pc, #208]	@ (8003ae4 <parse_meta_event+0x198>)
 8003a14:	f010 fe82 	bl	801471c <iprintf>
            break;
 8003a18:	e059      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_ALGORITHM_EVENTS:
            printf("%s Algorithm event\r\n", event_text);
 8003a1a:	68f9      	ldr	r1, [r7, #12]
 8003a1c:	4832      	ldr	r0, [pc, #200]	@ (8003ae8 <parse_meta_event+0x19c>)
 8003a1e:	f010 fe7d 	bl	801471c <iprintf>
            break;
 8003a22:	e054      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_SENSOR_STATUS:
            printf("%s Accuracy for sensor id %u changed to %u\r\n", event_text, byte1, byte2);
 8003a24:	7aba      	ldrb	r2, [r7, #10]
 8003a26:	7a7b      	ldrb	r3, [r7, #9]
 8003a28:	68f9      	ldr	r1, [r7, #12]
 8003a2a:	4830      	ldr	r0, [pc, #192]	@ (8003aec <parse_meta_event+0x1a0>)
 8003a2c:	f010 fe76 	bl	801471c <iprintf>
            break;
 8003a30:	e04d      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_BSX_DO_STEPS_MAIN:
            printf("%s BSX event (do steps main)\r\n", event_text);
 8003a32:	68f9      	ldr	r1, [r7, #12]
 8003a34:	482e      	ldr	r0, [pc, #184]	@ (8003af0 <parse_meta_event+0x1a4>)
 8003a36:	f010 fe71 	bl	801471c <iprintf>
            break;
 8003a3a:	e048      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_BSX_DO_STEPS_CALIB:
            printf("%s BSX event (do steps calib)\r\n", event_text);
 8003a3c:	68f9      	ldr	r1, [r7, #12]
 8003a3e:	482d      	ldr	r0, [pc, #180]	@ (8003af4 <parse_meta_event+0x1a8>)
 8003a40:	f010 fe6c 	bl	801471c <iprintf>
            break;
 8003a44:	e043      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_BSX_GET_OUTPUT_SIGNAL:
            printf("%s BSX event (get output signal)\r\n", event_text);
 8003a46:	68f9      	ldr	r1, [r7, #12]
 8003a48:	482b      	ldr	r0, [pc, #172]	@ (8003af8 <parse_meta_event+0x1ac>)
 8003a4a:	f010 fe67 	bl	801471c <iprintf>
            break;
 8003a4e:	e03e      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_SENSOR_ERROR:
            printf("%s Sensor id %u reported error 0x%02X\r\n", event_text, byte1, byte2);
 8003a50:	7aba      	ldrb	r2, [r7, #10]
 8003a52:	7a7b      	ldrb	r3, [r7, #9]
 8003a54:	68f9      	ldr	r1, [r7, #12]
 8003a56:	4829      	ldr	r0, [pc, #164]	@ (8003afc <parse_meta_event+0x1b0>)
 8003a58:	f010 fe60 	bl	801471c <iprintf>
            break;
 8003a5c:	e037      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_FIFO_OVERFLOW:
            printf("%s FIFO overflow\r\n", event_text);
 8003a5e:	68f9      	ldr	r1, [r7, #12]
 8003a60:	4827      	ldr	r0, [pc, #156]	@ (8003b00 <parse_meta_event+0x1b4>)
 8003a62:	f010 fe5b 	bl	801471c <iprintf>
            break;
 8003a66:	e032      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_DYNAMIC_RANGE_CHANGED:
            printf("%s Dynamic range changed for sensor id %u\r\n", event_text, byte1);
 8003a68:	7abb      	ldrb	r3, [r7, #10]
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	68f9      	ldr	r1, [r7, #12]
 8003a6e:	4825      	ldr	r0, [pc, #148]	@ (8003b04 <parse_meta_event+0x1b8>)
 8003a70:	f010 fe54 	bl	801471c <iprintf>
            break;
 8003a74:	e02b      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_FIFO_WATERMARK:
            printf("%s FIFO watermark reached\r\n", event_text);
 8003a76:	68f9      	ldr	r1, [r7, #12]
 8003a78:	4823      	ldr	r0, [pc, #140]	@ (8003b08 <parse_meta_event+0x1bc>)
 8003a7a:	f010 fe4f 	bl	801471c <iprintf>
            break;
 8003a7e:	e026      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_INITIALIZED:
            printf("%s Firmware initialized. Firmware version %u\r\n", event_text, ((uint16_t)byte2 << 8) | byte1);
 8003a80:	7a7b      	ldrb	r3, [r7, #9]
 8003a82:	021a      	lsls	r2, r3, #8
 8003a84:	7abb      	ldrb	r3, [r7, #10]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	461a      	mov	r2, r3
 8003a8a:	68f9      	ldr	r1, [r7, #12]
 8003a8c:	481f      	ldr	r0, [pc, #124]	@ (8003b0c <parse_meta_event+0x1c0>)
 8003a8e:	f010 fe45 	bl	801471c <iprintf>
            break;
 8003a92:	e01c      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_TRANSFER_CAUSE:
            printf("%s Transfer cause for sensor id %u\r\n", event_text, byte1);
 8003a94:	7abb      	ldrb	r3, [r7, #10]
 8003a96:	461a      	mov	r2, r3
 8003a98:	68f9      	ldr	r1, [r7, #12]
 8003a9a:	481d      	ldr	r0, [pc, #116]	@ (8003b10 <parse_meta_event+0x1c4>)
 8003a9c:	f010 fe3e 	bl	801471c <iprintf>
            break;
 8003aa0:	e015      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_SENSOR_FRAMEWORK:
            printf("%s Sensor framework event for sensor id %u\r\n", event_text, byte1);
 8003aa2:	7abb      	ldrb	r3, [r7, #10]
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	68f9      	ldr	r1, [r7, #12]
 8003aa8:	481a      	ldr	r0, [pc, #104]	@ (8003b14 <parse_meta_event+0x1c8>)
 8003aaa:	f010 fe37 	bl	801471c <iprintf>
            break;
 8003aae:	e00e      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_RESET:
            printf("%s Reset event\r\n", event_text);
 8003ab0:	68f9      	ldr	r1, [r7, #12]
 8003ab2:	4819      	ldr	r0, [pc, #100]	@ (8003b18 <parse_meta_event+0x1cc>)
 8003ab4:	f010 fe32 	bl	801471c <iprintf>
            break;
 8003ab8:	e009      	b.n	8003ace <parse_meta_event+0x182>
        case BHY2_META_EVENT_SPACER:
            break;
        default:
            printf("%s Unknown meta event with id: %u\r\n", event_text, meta_event_type);
 8003aba:	7afb      	ldrb	r3, [r7, #11]
 8003abc:	461a      	mov	r2, r3
 8003abe:	68f9      	ldr	r1, [r7, #12]
 8003ac0:	4816      	ldr	r0, [pc, #88]	@ (8003b1c <parse_meta_event+0x1d0>)
 8003ac2:	f010 fe2b 	bl	801471c <iprintf>
            break;
 8003ac6:	e002      	b.n	8003ace <parse_meta_event+0x182>
        return;
 8003ac8:	bf00      	nop
 8003aca:	e000      	b.n	8003ace <parse_meta_event+0x182>
            break;
 8003acc:	bf00      	nop
    }
}
 8003ace:	3710      	adds	r7, #16
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	08016a18 	.word	0x08016a18
 8003ad8:	08016a28 	.word	0x08016a28
 8003adc:	08016a40 	.word	0x08016a40
 8003ae0:	08016a68 	.word	0x08016a68
 8003ae4:	08016a94 	.word	0x08016a94
 8003ae8:	08016ac0 	.word	0x08016ac0
 8003aec:	08016ad8 	.word	0x08016ad8
 8003af0:	08016b08 	.word	0x08016b08
 8003af4:	08016b28 	.word	0x08016b28
 8003af8:	08016b48 	.word	0x08016b48
 8003afc:	08016b6c 	.word	0x08016b6c
 8003b00:	08016b94 	.word	0x08016b94
 8003b04:	08016ba8 	.word	0x08016ba8
 8003b08:	08016bd4 	.word	0x08016bd4
 8003b0c:	08016bf0 	.word	0x08016bf0
 8003b10:	08016c20 	.word	0x08016c20
 8003b14:	08016c48 	.word	0x08016c48
 8003b18:	08016c78 	.word	0x08016c78
 8003b1c:	08016c8c 	.word	0x08016c8c

08003b20 <bowie_i2c_mem_write_it>:
//}

// // Interrupt-based memory write function for Bowie I2C

int8_t bowie_i2c_mem_write_it(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b08e      	sub	sp, #56	@ 0x38
 8003b24:	af02      	add	r7, sp, #8
 8003b26:	60b9      	str	r1, [r7, #8]
 8003b28:	607a      	str	r2, [r7, #4]
 8003b2a:	603b      	str	r3, [r7, #0]
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	73fb      	strb	r3, [r7, #15]
	// Get the device structure from the interface pointer
	struct mag_data_dev* dev;
	dev = intf_ptr;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	62fb      	str	r3, [r7, #44]	@ 0x2c

	// Extract the device address and register address
	uint16_t DevAddress = dev->dev_addr;
 8003b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b36:	791b      	ldrb	r3, [r3, #4]
 8003b38:	857b      	strh	r3, [r7, #42]	@ 0x2a
	uint16_t MemAddress = (uint16_t) reg_addr;
 8003b3a:	7bfb      	ldrb	r3, [r7, #15]
 8003b3c:	853b      	strh	r3, [r7, #40]	@ 0x28
	uint16_t MemAddSize = sizeof(MemAddress);
 8003b3e:	2302      	movs	r3, #2
 8003b40:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t Size = (uint16_t) length;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	84bb      	strh	r3, [r7, #36]	@ 0x24

	// Initialize the result variable
	HAL_StatusTypeDef result = HAL_OK;
 8003b46:	2300      	movs	r3, #0
 8003b48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

	// Set the maximum block time for the task notification
	const TickType_t max_block_time = pdMS_TO_TICKS(100);
 8003b4c:	2364      	movs	r3, #100	@ 0x64
 8003b4e:	61fb      	str	r3, [r7, #28]
	uint32_t notification_val = 0;
 8003b50:	2300      	movs	r3, #0
 8003b52:	61bb      	str	r3, [r7, #24]

	// Get the current task handle
	i2cTask_notify =  xTaskGetCurrentTaskHandle();
 8003b54:	f009 fd50 	bl	800d5f8 <xTaskGetCurrentTaskHandle>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	617b      	str	r3, [r7, #20]
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	461a      	mov	r2, r3
 8003b60:	4b14      	ldr	r3, [pc, #80]	@ (8003bb4 <bowie_i2c_mem_write_it+0x94>)
 8003b62:	f3bf 8f5b 	dmb	ish
 8003b66:	601a      	str	r2, [r3, #0]
 8003b68:	f3bf 8f5b 	dmb	ish

	// Perform the interrupt-based memory write operation
	result = HAL_I2C_Mem_Write_IT(&hi2c1, (DevAddress << 1), MemAddress, I2C_MEMADD_SIZE_8BIT, reg_data, Size);
 8003b6c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003b6e:	005b      	lsls	r3, r3, #1
 8003b70:	b299      	uxth	r1, r3
 8003b72:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003b74:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003b76:	9301      	str	r3, [sp, #4]
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	9300      	str	r3, [sp, #0]
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	480e      	ldr	r0, [pc, #56]	@ (8003bb8 <bowie_i2c_mem_write_it+0x98>)
 8003b80:	f001 fbb0 	bl	80052e4 <HAL_I2C_Mem_Write_IT>
 8003b84:	4603      	mov	r3, r0
 8003b86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

	if(result == HAL_OK)
 8003b8a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d109      	bne.n	8003ba6 <bowie_i2c_mem_write_it+0x86>
	{
		// Wait for the task notification with a timeout of max_block_time
		notification_val = ulTaskNotifyTake(pdTRUE, max_block_time);
 8003b92:	69f9      	ldr	r1, [r7, #28]
 8003b94:	2001      	movs	r0, #1
 8003b96:	f009 fecd 	bl	800d934 <ulTaskNotifyTake>
 8003b9a:	61b8      	str	r0, [r7, #24]

		// Check if the notification value is 1, indicating success
		if(notification_val == 1)
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d101      	bne.n	8003ba6 <bowie_i2c_mem_write_it+0x86>
		{
			return 0;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	e001      	b.n	8003baa <bowie_i2c_mem_write_it+0x8a>
		}
	}
	 // Return the result of the operation
	return result;
 8003ba6:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3730      	adds	r7, #48	@ 0x30
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	20003b20 	.word	0x20003b20
 8003bb8:	20003490 	.word	0x20003490

08003bbc <bowie_i2c_mem_read_it>:

//// Interrupt-based memory read function for Bowie I2C

int8_t bowie_i2c_mem_read_it(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b08c      	sub	sp, #48	@ 0x30
 8003bc0:	af02      	add	r7, sp, #8
 8003bc2:	60b9      	str	r1, [r7, #8]
 8003bc4:	607a      	str	r2, [r7, #4]
 8003bc6:	603b      	str	r3, [r7, #0]
 8003bc8:	4603      	mov	r3, r0
 8003bca:	73fb      	strb	r3, [r7, #15]
	// Get the device structure from the interface pointer
	struct mag_data_dev* dev = intf_ptr;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	627b      	str	r3, [r7, #36]	@ 0x24
    uint16_t dev_addr = dev->dev_addr;
 8003bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd2:	791b      	ldrb	r3, [r3, #4]
 8003bd4:	847b      	strh	r3, [r7, #34]	@ 0x22

	HAL_StatusTypeDef result = HAL_OK;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

	// Set the maximum block time for the task notification
	const TickType_t max_block_time = pdMS_TO_TICKS(100);
 8003bdc:	2364      	movs	r3, #100	@ 0x64
 8003bde:	61fb      	str	r3, [r7, #28]
	uint32_t notification_val = 0;
 8003be0:	2300      	movs	r3, #0
 8003be2:	61bb      	str	r3, [r7, #24]

	// Get the current task handle
	i2cTask_notify =  xTaskGetCurrentTaskHandle();
 8003be4:	f009 fd08 	bl	800d5f8 <xTaskGetCurrentTaskHandle>
 8003be8:	4603      	mov	r3, r0
 8003bea:	617b      	str	r3, [r7, #20]
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	461a      	mov	r2, r3
 8003bf0:	4b15      	ldr	r3, [pc, #84]	@ (8003c48 <bowie_i2c_mem_read_it+0x8c>)
 8003bf2:	f3bf 8f5b 	dmb	ish
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	f3bf 8f5b 	dmb	ish

	// Perform the interrupt-based memory read operation
	result = HAL_I2C_Mem_Read_IT(&hi2c1, (dev_addr << 1),reg_addr, I2C_MEMADD_SIZE_8BIT, reg_data, length);
 8003bfc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003bfe:	005b      	lsls	r3, r3, #1
 8003c00:	b299      	uxth	r1, r3
 8003c02:	7bfb      	ldrb	r3, [r7, #15]
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	9301      	str	r3, [sp, #4]
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	9300      	str	r3, [sp, #0]
 8003c10:	2301      	movs	r3, #1
 8003c12:	480e      	ldr	r0, [pc, #56]	@ (8003c4c <bowie_i2c_mem_read_it+0x90>)
 8003c14:	f001 fc18 	bl	8005448 <HAL_I2C_Mem_Read_IT>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

	if(result == HAL_OK)
 8003c1e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d10a      	bne.n	8003c3c <bowie_i2c_mem_read_it+0x80>
	{
		// Wait for the task notification with a timeout of max_block_time
		notification_val = ulTaskNotifyTake(pdTRUE, max_block_time);
 8003c26:	69f9      	ldr	r1, [r7, #28]
 8003c28:	2001      	movs	r0, #1
 8003c2a:	f009 fe83 	bl	800d934 <ulTaskNotifyTake>
 8003c2e:	61b8      	str	r0, [r7, #24]

		// Check if the notification value is 1, indicating success
		if(notification_val == 1)
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d102      	bne.n	8003c3c <bowie_i2c_mem_read_it+0x80>
		{
			return result;
 8003c36:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8003c3a:	e001      	b.n	8003c40 <bowie_i2c_mem_read_it+0x84>
		}
	}

	 // Return the result of the operation
	return result;
 8003c3c:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3728      	adds	r7, #40	@ 0x28
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	20003b20 	.word	0x20003b20
 8003c4c:	20003490 	.word	0x20003490

08003c50 <process_i2c_callback>:

// I2C interrupt processing function

static void process_i2c_callback(I2C_HandleTypeDef *hi2c)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	60bb      	str	r3, [r7, #8]

	// Check if the I2C instance is I2C1
	if (hi2c->Instance == I2C1)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a1a      	ldr	r2, [pc, #104]	@ (8003ccc <process_i2c_callback+0x7c>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d109      	bne.n	8003c7a <process_i2c_callback+0x2a>
	{
		// Check if the task notification handle is valid
		if (i2cTask_notify == NULL)
 8003c66:	4b1a      	ldr	r3, [pc, #104]	@ (8003cd0 <process_i2c_callback+0x80>)
 8003c68:	f3bf 8f5b 	dmb	ish
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f3bf 8f5b 	dmb	ish
 8003c72:	60fb      	str	r3, [r7, #12]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d023      	beq.n	8003cc2 <process_i2c_callback+0x72>
				return;
		}
	}

	// Notify the task that the I2C operation is complete
	vTaskNotifyGiveFromISR(i2cTask_notify, &xHigherPriorityTaskWoken);
 8003c7a:	4b15      	ldr	r3, [pc, #84]	@ (8003cd0 <process_i2c_callback+0x80>)
 8003c7c:	f3bf 8f5b 	dmb	ish
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f3bf 8f5b 	dmb	ish
 8003c86:	613b      	str	r3, [r7, #16]
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	f107 0208 	add.w	r2, r7, #8
 8003c8e:	4611      	mov	r1, r2
 8003c90:	4618      	mov	r0, r3
 8003c92:	f009 fe9b 	bl	800d9cc <vTaskNotifyGiveFromISR>

	// Clear the task notification handle
	i2cTask_notify = NULL;
 8003c96:	2300      	movs	r3, #0
 8003c98:	617b      	str	r3, [r7, #20]
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8003cd0 <process_i2c_callback+0x80>)
 8003ca0:	f3bf 8f5b 	dmb	ish
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	f3bf 8f5b 	dmb	ish

	// Yield to higher-priority tasks
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d009      	beq.n	8003cc4 <process_i2c_callback+0x74>
 8003cb0:	4b08      	ldr	r3, [pc, #32]	@ (8003cd4 <process_i2c_callback+0x84>)
 8003cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cb6:	601a      	str	r2, [r3, #0]
 8003cb8:	f3bf 8f4f 	dsb	sy
 8003cbc:	f3bf 8f6f 	isb	sy
 8003cc0:	e000      	b.n	8003cc4 <process_i2c_callback+0x74>
				return;
 8003cc2:	bf00      	nop
}
 8003cc4:	3718      	adds	r7, #24
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	40005400 	.word	0x40005400
 8003cd0:	20003b20 	.word	0x20003b20
 8003cd4:	e000ed04 	.word	0xe000ed04

08003cd8 <HAL_I2C_MasterTxCpltCallback>:

//callback functions for I2c events

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
	process_i2c_callback(hi2c);
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f7ff ffb5 	bl	8003c50 <process_i2c_callback>
}
 8003ce6:	bf00      	nop
 8003ce8:	3708      	adds	r7, #8
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}

08003cee <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cee:	b580      	push	{r7, lr}
 8003cf0:	b082      	sub	sp, #8
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
	process_i2c_callback(hi2c);
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f7ff ffaa 	bl	8003c50 <process_i2c_callback>
}
 8003cfc:	bf00      	nop
 8003cfe:	3708      	adds	r7, #8
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <HAL_I2C_MemTxCpltCallback>:

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
	process_i2c_callback(hi2c);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f7ff ff9f 	bl	8003c50 <process_i2c_callback>
}
 8003d12:	bf00      	nop
 8003d14:	3708      	adds	r7, #8
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b082      	sub	sp, #8
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
	process_i2c_callback(hi2c);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f7ff ff94 	bl	8003c50 <process_i2c_callback>
}
 8003d28:	bf00      	nop
 8003d2a:	3708      	adds	r7, #8
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <bhy2_delay_us>:

void bhy2_delay_us(uint32_t us, void *private_data)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
	(void)private_data;
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8003d3a:	4b09      	ldr	r3, [pc, #36]	@ (8003d60 <bhy2_delay_us+0x30>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim1) <  us)
 8003d42:	bf00      	nop
 8003d44:	4b06      	ldr	r3, [pc, #24]	@ (8003d60 <bhy2_delay_us+0x30>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d8f9      	bhi.n	8003d44 <bhy2_delay_us+0x14>
    	;
}
 8003d50:	bf00      	nop
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr
 8003d5e:	bf00      	nop
 8003d60:	20003584 	.word	0x20003584

08003d64 <tud_cdc_write>:
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	6039      	str	r1, [r7, #0]
  return tud_cdc_n_write(0, buffer, bufsize);
 8003d6e:	683a      	ldr	r2, [r7, #0]
 8003d70:	6879      	ldr	r1, [r7, #4]
 8003d72:	2000      	movs	r0, #0
 8003d74:	f00a ff36 	bl	800ebe4 <tud_cdc_n_write>
 8003d78:	4603      	mov	r3, r0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <tud_cdc_write_flush>:
{
  return tud_cdc_n_write_str(0, str);
}

static inline uint32_t tud_cdc_write_flush (void)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	af00      	add	r7, sp, #0
  return tud_cdc_n_write_flush(0);
 8003d86:	2000      	movs	r0, #0
 8003d88:	f00a ff58 	bl	800ec3c <tud_cdc_n_write_flush>
 8003d8c:	4603      	mov	r3, r0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	bd80      	pop	{r7, pc}
	...

08003d94 <glove_mux_set_channel>:

/*
 * channel input can be decimal 0-7 inclusive only
 *
 */
HAL_StatusTypeDef glove_mux_set_channel(uint8_t channel) {
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af02      	add	r7, sp, #8
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef result = HAL_OK;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	73fb      	strb	r3, [r7, #15]
	if(channel < 8)
 8003da2:	79fb      	ldrb	r3, [r7, #7]
 8003da4:	2b07      	cmp	r3, #7
 8003da6:	d815      	bhi.n	8003dd4 <glove_mux_set_channel+0x40>
	{
		uint8_t mux_addr = (MUX_ADDR<<1);
 8003da8:	23e0      	movs	r3, #224	@ 0xe0
 8003daa:	73bb      	strb	r3, [r7, #14]
		uint8_t mux_channel = (1 << channel);
 8003dac:	79fb      	ldrb	r3, [r7, #7]
 8003dae:	2201      	movs	r2, #1
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	737b      	strb	r3, [r7, #13]
		result = HAL_I2C_Master_Transmit(
 8003db8:	7bbb      	ldrb	r3, [r7, #14]
 8003dba:	b299      	uxth	r1, r3
 8003dbc:	f107 020d 	add.w	r2, r7, #13
 8003dc0:	2364      	movs	r3, #100	@ 0x64
 8003dc2:	9300      	str	r3, [sp, #0]
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	4806      	ldr	r0, [pc, #24]	@ (8003de0 <glove_mux_set_channel+0x4c>)
 8003dc8:	f001 f98e 	bl	80050e8 <HAL_I2C_Master_Transmit>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	73fb      	strb	r3, [r7, #15]
				mux_addr,
				&mux_channel,
				1,
				100
			);
		return result;
 8003dd0:	7bfb      	ldrb	r3, [r7, #15]
 8003dd2:	e000      	b.n	8003dd6 <glove_mux_set_channel+0x42>
	}
	else
	{
		return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
	}

}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3710      	adds	r7, #16
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	bf00      	nop
 8003de0:	20003490 	.word	0x20003490

08003de4 <init_glove>:

void init_glove(){
 8003de4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003de6:	b08d      	sub	sp, #52	@ 0x34
 8003de8:	af04      	add	r7, sp, #16

	struct bhy2_phys_sensor_info info;
	uint8_t phys_sensor_id = 0x5;
 8003dea:	2305      	movs	r3, #5
 8003dec:	77bb      	strb	r3, [r7, #30]
	uint8_t results[NUM_DEVICES];
	uint8_t i, channel, result;
	for (i = 0; i < NUM_DEVICES; i++) {
 8003dee:	2300      	movs	r3, #0
 8003df0:	77fb      	strb	r3, [r7, #31]
 8003df2:	e096      	b.n	8003f22 <init_glove+0x13e>
		channel = glove_devices[i].mux_chan;
 8003df4:	7ffa      	ldrb	r2, [r7, #31]
 8003df6:	494f      	ldr	r1, [pc, #316]	@ (8003f34 <init_glove+0x150>)
 8003df8:	4613      	mov	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	4413      	add	r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	440b      	add	r3, r1
 8003e02:	3303      	adds	r3, #3
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	777b      	strb	r3, [r7, #29]
 		result = glove_mux_set_channel(channel);
 8003e08:	7f7b      	ldrb	r3, [r7, #29]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7ff ffc2 	bl	8003d94 <glove_mux_set_channel>
 8003e10:	4603      	mov	r3, r0
 8003e12:	773b      	strb	r3, [r7, #28]
		glove_devices[i].dev = &bhy2_devices[i];
 8003e14:	7ffb      	ldrb	r3, [r7, #31]
 8003e16:	7ffa      	ldrb	r2, [r7, #31]
 8003e18:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8003e1c:	fb01 f303 	mul.w	r3, r1, r3
 8003e20:	4945      	ldr	r1, [pc, #276]	@ (8003f38 <init_glove+0x154>)
 8003e22:	4419      	add	r1, r3
 8003e24:	4843      	ldr	r0, [pc, #268]	@ (8003f34 <init_glove+0x150>)
 8003e26:	4613      	mov	r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	4413      	add	r3, r2
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	4403      	add	r3, r0
 8003e30:	3310      	adds	r3, #16
 8003e32:	6019      	str	r1, [r3, #0]
		glove_devices[i].init = false;
 8003e34:	7ffa      	ldrb	r2, [r7, #31]
 8003e36:	493f      	ldr	r1, [pc, #252]	@ (8003f34 <init_glove+0x150>)
 8003e38:	4613      	mov	r3, r2
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	4413      	add	r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	440b      	add	r3, r1
 8003e42:	330c      	adds	r3, #12
 8003e44:	2200      	movs	r2, #0
 8003e46:	701a      	strb	r2, [r3, #0]
		if(result == HAL_OK)
 8003e48:	7f3b      	ldrb	r3, [r7, #28]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d112      	bne.n	8003e74 <init_glove+0x90>
		{
			// init and save pointer to bhy2_dev
			result = init_island(i); // initialize device, load firmware, and setup sensors
 8003e4e:	7ffb      	ldrb	r3, [r7, #31]
 8003e50:	4618      	mov	r0, r3
 8003e52:	f000 f87d 	bl	8003f50 <init_island>
 8003e56:	4603      	mov	r3, r0
 8003e58:	773b      	strb	r3, [r7, #28]
			if(result == 0)
 8003e5a:	7f3b      	ldrb	r3, [r7, #28]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d109      	bne.n	8003e74 <init_glove+0x90>
			{
				glove_devices[i].init = true;
 8003e60:	7ffa      	ldrb	r2, [r7, #31]
 8003e62:	4934      	ldr	r1, [pc, #208]	@ (8003f34 <init_glove+0x150>)
 8003e64:	4613      	mov	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	440b      	add	r3, r1
 8003e6e:	330c      	adds	r3, #12
 8003e70:	2201      	movs	r2, #1
 8003e72:	701a      	strb	r2, [r3, #0]
			}
		}

		result = bhy2_get_phys_sensor_info(phys_sensor_id, &info, glove_devices[0].dev);
 8003e74:	4b2f      	ldr	r3, [pc, #188]	@ (8003f34 <init_glove+0x150>)
 8003e76:	691a      	ldr	r2, [r3, #16]
 8003e78:	1d39      	adds	r1, r7, #4
 8003e7a:	7fbb      	ldrb	r3, [r7, #30]
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f005 fff1 	bl	8009e64 <bhy2_get_phys_sensor_info>
 8003e82:	4603      	mov	r3, r0
 8003e84:	773b      	strb	r3, [r7, #28]

		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
				(glove_devices[i].init) ? "PASS" : "FAIL",
 8003e86:	7ffa      	ldrb	r2, [r7, #31]
 8003e88:	492a      	ldr	r1, [pc, #168]	@ (8003f34 <init_glove+0x150>)
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	4413      	add	r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	440b      	add	r3, r1
 8003e94:	330c      	adds	r3, #12
 8003e96:	781b      	ldrb	r3, [r3, #0]
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d001      	beq.n	8003ea0 <init_glove+0xbc>
 8003e9c:	4927      	ldr	r1, [pc, #156]	@ (8003f3c <init_glove+0x158>)
 8003e9e:	e000      	b.n	8003ea2 <init_glove+0xbe>
 8003ea0:	4927      	ldr	r1, [pc, #156]	@ (8003f40 <init_glove+0x15c>)
				glove_devices[i].finger,
 8003ea2:	7ffa      	ldrb	r2, [r7, #31]
 8003ea4:	4823      	ldr	r0, [pc, #140]	@ (8003f34 <init_glove+0x150>)
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	4413      	add	r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	4403      	add	r3, r0
 8003eb0:	781b      	ldrb	r3, [r3, #0]
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
 8003eb2:	461e      	mov	r6, r3
				glove_devices[i].link,
 8003eb4:	7ffa      	ldrb	r2, [r7, #31]
 8003eb6:	481f      	ldr	r0, [pc, #124]	@ (8003f34 <init_glove+0x150>)
 8003eb8:	4613      	mov	r3, r2
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	4413      	add	r3, r2
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	4403      	add	r3, r0
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	781b      	ldrb	r3, [r3, #0]
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
 8003ec6:	469c      	mov	ip, r3
				glove_devices[i].mux_chan,
 8003ec8:	7ffa      	ldrb	r2, [r7, #31]
 8003eca:	481a      	ldr	r0, [pc, #104]	@ (8003f34 <init_glove+0x150>)
 8003ecc:	4613      	mov	r3, r2
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	4413      	add	r3, r2
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4403      	add	r3, r0
 8003ed6:	3303      	adds	r3, #3
 8003ed8:	781b      	ldrb	r3, [r3, #0]
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
 8003eda:	461c      	mov	r4, r3
				glove_devices[i].dev_addr,
 8003edc:	7ffa      	ldrb	r2, [r7, #31]
 8003ede:	4815      	ldr	r0, [pc, #84]	@ (8003f34 <init_glove+0x150>)
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	4413      	add	r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	4403      	add	r3, r0
 8003eea:	3304      	adds	r3, #4
 8003eec:	781b      	ldrb	r3, [r3, #0]
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
 8003eee:	461d      	mov	r5, r3
				(glove_devices[i].init) ? "true" : "false");
 8003ef0:	7ffa      	ldrb	r2, [r7, #31]
 8003ef2:	4810      	ldr	r0, [pc, #64]	@ (8003f34 <init_glove+0x150>)
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	4413      	add	r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	4403      	add	r3, r0
 8003efe:	330c      	adds	r3, #12
 8003f00:	781b      	ldrb	r3, [r3, #0]
		printf("[%s] Finger: %d, Link: %d, Mux_Chan: %d, Dev_addr: %X, Init: %s \r\n",
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d001      	beq.n	8003f0a <init_glove+0x126>
 8003f06:	4b0f      	ldr	r3, [pc, #60]	@ (8003f44 <init_glove+0x160>)
 8003f08:	e000      	b.n	8003f0c <init_glove+0x128>
 8003f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8003f48 <init_glove+0x164>)
 8003f0c:	9302      	str	r3, [sp, #8]
 8003f0e:	9501      	str	r5, [sp, #4]
 8003f10:	9400      	str	r4, [sp, #0]
 8003f12:	4663      	mov	r3, ip
 8003f14:	4632      	mov	r2, r6
 8003f16:	480d      	ldr	r0, [pc, #52]	@ (8003f4c <init_glove+0x168>)
 8003f18:	f010 fc00 	bl	801471c <iprintf>
	for (i = 0; i < NUM_DEVICES; i++) {
 8003f1c:	7ffb      	ldrb	r3, [r7, #31]
 8003f1e:	3301      	adds	r3, #1
 8003f20:	77fb      	strb	r3, [r7, #31]
 8003f22:	7ffb      	ldrb	r3, [r7, #31]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f43f af65 	beq.w	8003df4 <init_glove+0x10>
//	for(i=0; i< NUM_DEVICES; i++)
//	{
//		result = result | results[i];
//	}

}
 8003f2a:	bf00      	nop
 8003f2c:	bf00      	nop
 8003f2e:	3724      	adds	r7, #36	@ 0x24
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f34:	20000008 	.word	0x20000008
 8003f38:	20003b28 	.word	0x20003b28
 8003f3c:	08016db0 	.word	0x08016db0
 8003f40:	08016db8 	.word	0x08016db8
 8003f44:	08016dc0 	.word	0x08016dc0
 8003f48:	08016dc8 	.word	0x08016dc8
 8003f4c:	08016dd0 	.word	0x08016dd0

08003f50 <init_island>:

int8_t init_island(uint8_t idx){
 8003f50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003f54:	b08b      	sub	sp, #44	@ 0x2c
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	4603      	mov	r3, r0
 8003f5a:	71fb      	strb	r3, [r7, #7]
 8003f5c:	466b      	mov	r3, sp
 8003f5e:	461e      	mov	r6, r3

	uint8_t result = 0;
 8003f60:	2300      	movs	r3, #0
 8003f62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t NUM_RESULTS = 21;
 8003f66:	2315      	movs	r3, #21
 8003f68:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	int8_t results[NUM_RESULTS], rslt;
 8003f6c:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8003f70:	460b      	mov	r3, r1
 8003f72:	3b01      	subs	r3, #1
 8003f74:	623b      	str	r3, [r7, #32]
 8003f76:	b2cb      	uxtb	r3, r1
 8003f78:	2200      	movs	r2, #0
 8003f7a:	4698      	mov	r8, r3
 8003f7c:	4691      	mov	r9, r2
 8003f7e:	f04f 0200 	mov.w	r2, #0
 8003f82:	f04f 0300 	mov.w	r3, #0
 8003f86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f92:	b2cb      	uxtb	r3, r1
 8003f94:	2200      	movs	r2, #0
 8003f96:	461c      	mov	r4, r3
 8003f98:	4615      	mov	r5, r2
 8003f9a:	f04f 0200 	mov.w	r2, #0
 8003f9e:	f04f 0300 	mov.w	r3, #0
 8003fa2:	00eb      	lsls	r3, r5, #3
 8003fa4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fa8:	00e2      	lsls	r2, r4, #3
 8003faa:	460b      	mov	r3, r1
 8003fac:	3307      	adds	r3, #7
 8003fae:	08db      	lsrs	r3, r3, #3
 8003fb0:	00db      	lsls	r3, r3, #3
 8003fb2:	ebad 0d03 	sub.w	sp, sp, r3
 8003fb6:	466b      	mov	r3, sp
 8003fb8:	3300      	adds	r3, #0
 8003fba:	61fb      	str	r3, [r7, #28]
	uint16_t version = 0;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	81fb      	strh	r3, [r7, #14]
	uint8_t product_id = 0;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	737b      	strb	r3, [r7, #13]
	uint8_t chip_id = 0;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	733b      	strb	r3, [r7, #12]
	uint8_t boot_status = 0;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	72fb      	strb	r3, [r7, #11]

	uint8_t acc_accuracy, gyro_accuracy, accuracy;
//	uint8_t acc_cal_flag = 0;
//	uint8_t gyro_cal_flag = 0;

	float sample_rate = 100; /* Read out data measured at 100Hz */
 8003fcc:	4b86      	ldr	r3, [pc, #536]	@ (80041e8 <init_island+0x298>)
 8003fce:	61bb      	str	r3, [r7, #24]
	uint32_t report_latency_ms = 0; /* Report immediately */
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	617b      	str	r3, [r7, #20]

	// init struct pointers, soft reset and confirm chip and product IDs
	results[0] = bhi360_init(glove_devices[idx].dev, &glove_devices[idx]);
 8003fd4:	79fa      	ldrb	r2, [r7, #7]
 8003fd6:	4985      	ldr	r1, [pc, #532]	@ (80041ec <init_island+0x29c>)
 8003fd8:	4613      	mov	r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	4413      	add	r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	440b      	add	r3, r1
 8003fe2:	3310      	adds	r3, #16
 8003fe4:	6818      	ldr	r0, [r3, #0]
 8003fe6:	79fa      	ldrb	r2, [r7, #7]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	4413      	add	r3, r2
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	4a7e      	ldr	r2, [pc, #504]	@ (80041ec <init_island+0x29c>)
 8003ff2:	4413      	add	r3, r2
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	f7ff fa89 	bl	800350c <bhi360_init>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	701a      	strb	r2, [r3, #0]
	results[1] = bhy2_soft_reset(glove_devices[idx].dev);
 8004002:	79fa      	ldrb	r2, [r7, #7]
 8004004:	4979      	ldr	r1, [pc, #484]	@ (80041ec <init_island+0x29c>)
 8004006:	4613      	mov	r3, r2
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	4413      	add	r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	440b      	add	r3, r1
 8004010:	3310      	adds	r3, #16
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4618      	mov	r0, r3
 8004016:	f005 ff0d 	bl	8009e34 <bhy2_soft_reset>
 800401a:	4603      	mov	r3, r0
 800401c:	461a      	mov	r2, r3
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	705a      	strb	r2, [r3, #1]
 	results[2] = bhy2_get_product_id(&product_id, glove_devices[idx].dev);
 8004022:	79fa      	ldrb	r2, [r7, #7]
 8004024:	4971      	ldr	r1, [pc, #452]	@ (80041ec <init_island+0x29c>)
 8004026:	4613      	mov	r3, r2
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	4413      	add	r3, r2
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	440b      	add	r3, r1
 8004030:	3310      	adds	r3, #16
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	f107 030d 	add.w	r3, r7, #13
 8004038:	4611      	mov	r1, r2
 800403a:	4618      	mov	r0, r3
 800403c:	f005 fde1 	bl	8009c02 <bhy2_get_product_id>
 8004040:	4603      	mov	r3, r0
 8004042:	461a      	mov	r2, r3
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	709a      	strb	r2, [r3, #2]
	results[3] = bhy2_get_chip_id(&chip_id, glove_devices[idx].dev);
 8004048:	79fa      	ldrb	r2, [r7, #7]
 800404a:	4968      	ldr	r1, [pc, #416]	@ (80041ec <init_island+0x29c>)
 800404c:	4613      	mov	r3, r2
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	4413      	add	r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	440b      	add	r3, r1
 8004056:	3310      	adds	r3, #16
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	f107 030c 	add.w	r3, r7, #12
 800405e:	4611      	mov	r1, r2
 8004060:	4618      	mov	r0, r3
 8004062:	f005 fde8 	bl	8009c36 <bhy2_get_chip_id>
 8004066:	4603      	mov	r3, r0
 8004068:	461a      	mov	r2, r3
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	70da      	strb	r2, [r3, #3]

//	printf("\tlink %d, init: %d, soft_reset: %d, product_id: %d, chip_id: %d\r\n", idx, results[0], results[1], results[2], results[3]);

	if (product_id != BHY2_PRODUCT_ID)
 800406e:	7b7b      	ldrb	r3, [r7, #13]
 8004070:	2b89      	cmp	r3, #137	@ 0x89
 8004072:	d002      	beq.n	800407a <init_island+0x12a>
	{
	   results[3] = ERROR;
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	2201      	movs	r2, #1
 8004078:	70da      	strb	r2, [r3, #3]
	}

	// load firmware in low-speed mode
	chip_ctrl = BHY2_CHIP_CTRL_TURBO_ENABLE; //BHY2_CHIP_CTRL_TURBO_ENABLE; // //
 800407a:	2301      	movs	r3, #1
 800407c:	74fb      	strb	r3, [r7, #19]
	results[4] = bhy2_set_chip_ctrl(chip_ctrl, glove_devices[idx].dev);
 800407e:	79fa      	ldrb	r2, [r7, #7]
 8004080:	495a      	ldr	r1, [pc, #360]	@ (80041ec <init_island+0x29c>)
 8004082:	4613      	mov	r3, r2
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	4413      	add	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	440b      	add	r3, r1
 800408c:	3310      	adds	r3, #16
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	7cfb      	ldrb	r3, [r7, #19]
 8004092:	4611      	mov	r1, r2
 8004094:	4618      	mov	r0, r3
 8004096:	f005 fe79 	bl	8009d8c <bhy2_set_chip_ctrl>
 800409a:	4603      	mov	r3, r0
 800409c:	461a      	mov	r2, r3
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	711a      	strb	r2, [r3, #4]

	results[19] = bhy2_set_virt_sensor_cfg(BHY2_SENSOR_ID_ACC, sample_rate, report_latency_ms, glove_devices[idx].dev);
 80040a2:	79fa      	ldrb	r2, [r7, #7]
 80040a4:	4951      	ldr	r1, [pc, #324]	@ (80041ec <init_island+0x29c>)
 80040a6:	4613      	mov	r3, r2
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	440b      	add	r3, r1
 80040b0:	3310      	adds	r3, #16
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	461a      	mov	r2, r3
 80040b6:	6979      	ldr	r1, [r7, #20]
 80040b8:	ed97 0a06 	vldr	s0, [r7, #24]
 80040bc:	2004      	movs	r0, #4
 80040be:	f005 fd7f 	bl	8009bc0 <bhy2_set_virt_sensor_cfg>
 80040c2:	4603      	mov	r3, r0
 80040c4:	461a      	mov	r2, r3
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	74da      	strb	r2, [r3, #19]
	results[20] = bhy2_set_virt_sensor_cfg(BHY2_SENSOR_ID_GYRO, sample_rate, report_latency_ms, glove_devices[idx].dev);
 80040ca:	79fa      	ldrb	r2, [r7, #7]
 80040cc:	4947      	ldr	r1, [pc, #284]	@ (80041ec <init_island+0x29c>)
 80040ce:	4613      	mov	r3, r2
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	4413      	add	r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	440b      	add	r3, r1
 80040d8:	3310      	adds	r3, #16
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	461a      	mov	r2, r3
 80040de:	6979      	ldr	r1, [r7, #20]
 80040e0:	ed97 0a06 	vldr	s0, [r7, #24]
 80040e4:	200d      	movs	r0, #13
 80040e6:	f005 fd6b 	bl	8009bc0 <bhy2_set_virt_sensor_cfg>
 80040ea:	4603      	mov	r3, r0
 80040ec:	461a      	mov	r2, r3
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	751a      	strb	r2, [r3, #20]

//	printf("\tlink %d, set_chip_ctrl: %d\r\n", idx, results[4]);

	// host interrupt control, TODO confirm settings
//	hintr_ctrl = BHY2_ICTL_DISABLE_FAULT|BHY2_ICTL_DISABLE_FIFO_W| BHY2_ICTL_DISABLE_FIFO_NW |BHY2_ICTL_DISABLE_STATUS_FIFO | BHY2_ICTL_DISABLE_DEBUG;
	hintr_ctrl = BHY2_ICTL_DISABLE_STATUS_FIFO | BHY2_ICTL_DISABLE_DEBUG;
 80040f2:	230c      	movs	r3, #12
 80040f4:	74bb      	strb	r3, [r7, #18]
	results[5] = bhy2_set_host_interrupt_ctrl(hintr_ctrl, glove_devices[idx].dev);
 80040f6:	79fa      	ldrb	r2, [r7, #7]
 80040f8:	493c      	ldr	r1, [pc, #240]	@ (80041ec <init_island+0x29c>)
 80040fa:	4613      	mov	r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	4413      	add	r3, r2
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	440b      	add	r3, r1
 8004104:	3310      	adds	r3, #16
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	7cbb      	ldrb	r3, [r7, #18]
 800410a:	4611      	mov	r1, r2
 800410c:	4618      	mov	r0, r3
 800410e:	f005 fe59 	bl	8009dc4 <bhy2_set_host_interrupt_ctrl>
 8004112:	4603      	mov	r3, r0
 8004114:	461a      	mov	r2, r3
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	715a      	strb	r2, [r3, #5]
////	printf("    Interrupt is %s.\r\n", (hintr_ctrl & BHY2_ICTL_ACTIVE_LOW) ? "active low" : "active high");
////	printf("    Interrupt is %s triggered.\r\n", (hintr_ctrl & BHY2_ICTL_EDGE) ? "pulse" : "level");
////	printf("    Interrupt pin drive is %s.\r\n", (hintr_ctrl & BHY2_ICTL_OPEN_DRAIN) ? "open drain" : "push-pull");
//
	/* Configure the host interface */
	hif_ctrl = 0;
 800411a:	2300      	movs	r3, #0
 800411c:	747b      	strb	r3, [r7, #17]
	results[6] = bhy2_set_host_intf_ctrl(hif_ctrl, glove_devices[idx].dev);
 800411e:	79fa      	ldrb	r2, [r7, #7]
 8004120:	4932      	ldr	r1, [pc, #200]	@ (80041ec <init_island+0x29c>)
 8004122:	4613      	mov	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	4413      	add	r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	440b      	add	r3, r1
 800412c:	3310      	adds	r3, #16
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	7c7b      	ldrb	r3, [r7, #17]
 8004132:	4611      	mov	r1, r2
 8004134:	4618      	mov	r0, r3
 8004136:	f005 fe61 	bl	8009dfc <bhy2_set_host_intf_ctrl>
 800413a:	4603      	mov	r3, r0
 800413c:	461a      	mov	r2, r3
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	719a      	strb	r2, [r3, #6]
//	printf("\tlink %d, set_host_intf_ctrl: %d\r\n", idx, results[6]);

	/* Check the host control settings */
	uint8_t host_ctrl = 0;
 8004142:	2300      	movs	r3, #0
 8004144:	743b      	strb	r3, [r7, #16]
//	results[7] = bhy2_set_host_ctrl(host_ctrl, glove_devices[idx].dev);
//	printf("\tlink %d, sset_host_ctrl: %d\r\n", idx, results[7]);

	/* Check if the sensor is ready to load firmware */
	results[8] = bhy2_get_boot_status(&boot_status, glove_devices[idx].dev);
 8004146:	79fa      	ldrb	r2, [r7, #7]
 8004148:	4928      	ldr	r1, [pc, #160]	@ (80041ec <init_island+0x29c>)
 800414a:	4613      	mov	r3, r2
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	4413      	add	r3, r2
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	440b      	add	r3, r1
 8004154:	3310      	adds	r3, #16
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	f107 030b 	add.w	r3, r7, #11
 800415c:	4611      	mov	r1, r2
 800415e:	4618      	mov	r0, r3
 8004160:	f005 fd9d 	bl	8009c9e <bhy2_get_boot_status>
 8004164:	4603      	mov	r3, r0
 8004166:	461a      	mov	r2, r3
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	721a      	strb	r2, [r3, #8]
//	printf("\tlink %d, get_boot_status: %d\r\n", idx, results[8]);

	if (boot_status & BHY2_BST_HOST_INTERFACE_READY)
 800416c:	7afb      	ldrb	r3, [r7, #11]
 800416e:	f003 0310 	and.w	r3, r3, #16
 8004172:	2b00      	cmp	r3, #0
 8004174:	f000 80fe 	beq.w	8004374 <init_island+0x424>
	{
//		results[8] = bhi360_upload_firmware(boot_status, glove_devices[idx].dev);
		results[8] = upload_firmware_partly(glove_devices[idx].dev);
 8004178:	79fa      	ldrb	r2, [r7, #7]
 800417a:	491c      	ldr	r1, [pc, #112]	@ (80041ec <init_island+0x29c>)
 800417c:	4613      	mov	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4413      	add	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	440b      	add	r3, r1
 8004186:	3310      	adds	r3, #16
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f7ff f9e0 	bl	8003550 <upload_firmware_partly>
 8004190:	4603      	mov	r3, r0
 8004192:	461a      	mov	r2, r3
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	721a      	strb	r2, [r3, #8]

	    if(results[8] != BHY2_OK)
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d006      	beq.n	80041b0 <init_island+0x260>
	    {
	    	printf("BAD UPLOAD! ");
 80041a2:	4813      	ldr	r0, [pc, #76]	@ (80041f0 <init_island+0x2a0>)
 80041a4:	f010 faba 	bl	801471c <iprintf>
	    	return results[8];
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80041ae:	e0f9      	b.n	80043a4 <init_island+0x454>
	    }

		results[8] = bhy2_boot_from_ram(glove_devices[idx].dev);
 80041b0:	79fa      	ldrb	r2, [r7, #7]
 80041b2:	490e      	ldr	r1, [pc, #56]	@ (80041ec <init_island+0x29c>)
 80041b4:	4613      	mov	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4413      	add	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	440b      	add	r3, r1
 80041be:	3310      	adds	r3, #16
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f005 fdca 	bl	8009d5c <bhy2_boot_from_ram>
 80041c8:	4603      	mov	r3, r0
 80041ca:	461a      	mov	r2, r3
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	721a      	strb	r2, [r3, #8]

	    if(results[8] != BHY2_OK)
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00e      	beq.n	80041f8 <init_island+0x2a8>
	    {
	    	printf("BAD BOOT! ");
 80041da:	4806      	ldr	r0, [pc, #24]	@ (80041f4 <init_island+0x2a4>)
 80041dc:	f010 fa9e 	bl	801471c <iprintf>
	    	return results[8];
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80041e6:	e0dd      	b.n	80043a4 <init_island+0x454>
 80041e8:	42c80000 	.word	0x42c80000
 80041ec:	20000008 	.word	0x20000008
 80041f0:	08016e14 	.word	0x08016e14
 80041f4:	08016e24 	.word	0x08016e24
//		printf("\t Acc %d,  %d\r\n", idx, rslt);

//		rslt = bhy2_register_fifo_parse_callback(BHY2_SENSOR_ID_GYRO, parse_acc_gyro_mag_3axis_s16, (void*)&gyro_accuracy, glove_devices[idx].dev);
//		printf("\t gyro %d,  %d\r\n", idx, rslt);

		results[9] = bhy2_get_kernel_version(&version, glove_devices[idx].dev);
 80041f8:	79fa      	ldrb	r2, [r7, #7]
 80041fa:	496d      	ldr	r1, [pc, #436]	@ (80043b0 <init_island+0x460>)
 80041fc:	4613      	mov	r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4413      	add	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	440b      	add	r3, r1
 8004206:	3310      	adds	r3, #16
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	f107 030e 	add.w	r3, r7, #14
 800420e:	4611      	mov	r1, r2
 8004210:	4618      	mov	r0, r3
 8004212:	f005 fd2a 	bl	8009c6a <bhy2_get_kernel_version>
 8004216:	4603      	mov	r3, r0
 8004218:	461a      	mov	r2, r3
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	725a      	strb	r2, [r3, #9]
		results[10] = bhy2_register_fifo_parse_callback(BHY2_SYS_ID_META_EVENT, parse_meta_event, NULL, glove_devices[idx].dev);
 800421e:	79fa      	ldrb	r2, [r7, #7]
 8004220:	4963      	ldr	r1, [pc, #396]	@ (80043b0 <init_island+0x460>)
 8004222:	4613      	mov	r3, r2
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	4413      	add	r3, r2
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	440b      	add	r3, r1
 800422c:	3310      	adds	r3, #16
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2200      	movs	r2, #0
 8004232:	4960      	ldr	r1, [pc, #384]	@ (80043b4 <init_island+0x464>)
 8004234:	20fe      	movs	r0, #254	@ 0xfe
 8004236:	f005 fe5f 	bl	8009ef8 <bhy2_register_fifo_parse_callback>
 800423a:	4603      	mov	r3, r0
 800423c:	461a      	mov	r2, r3
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	729a      	strb	r2, [r3, #10]
		results[11] = bhy2_register_fifo_parse_callback(BHY2_SYS_ID_META_EVENT_WU, parse_meta_event, NULL, glove_devices[idx].dev);
 8004242:	79fa      	ldrb	r2, [r7, #7]
 8004244:	495a      	ldr	r1, [pc, #360]	@ (80043b0 <init_island+0x460>)
 8004246:	4613      	mov	r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	4413      	add	r3, r2
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	440b      	add	r3, r1
 8004250:	3310      	adds	r3, #16
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2200      	movs	r2, #0
 8004256:	4957      	ldr	r1, [pc, #348]	@ (80043b4 <init_island+0x464>)
 8004258:	20f8      	movs	r0, #248	@ 0xf8
 800425a:	f005 fe4d 	bl	8009ef8 <bhy2_register_fifo_parse_callback>
 800425e:	4603      	mov	r3, r0
 8004260:	461a      	mov	r2, r3
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	72da      	strb	r2, [r3, #11]
		results[12] = bhy2_register_fifo_parse_callback(QUAT_SENSOR_ID, parse_quaternion, &glove_devices[idx], glove_devices[idx].dev);
 8004266:	79fa      	ldrb	r2, [r7, #7]
 8004268:	4613      	mov	r3, r2
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	4413      	add	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	4a4f      	ldr	r2, [pc, #316]	@ (80043b0 <init_island+0x460>)
 8004272:	1899      	adds	r1, r3, r2
 8004274:	79fa      	ldrb	r2, [r7, #7]
 8004276:	484e      	ldr	r0, [pc, #312]	@ (80043b0 <init_island+0x460>)
 8004278:	4613      	mov	r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4413      	add	r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	4403      	add	r3, r0
 8004282:	3310      	adds	r3, #16
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	460a      	mov	r2, r1
 8004288:	494b      	ldr	r1, [pc, #300]	@ (80043b8 <init_island+0x468>)
 800428a:	2025      	movs	r0, #37	@ 0x25
 800428c:	f005 fe34 	bl	8009ef8 <bhy2_register_fifo_parse_callback>
 8004290:	4603      	mov	r3, r0
 8004292:	461a      	mov	r2, r3
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	731a      	strb	r2, [r3, #12]
		results[13] = bhy2_register_fifo_parse_callback(MAG_ID, parse_magnetometer, &glove_devices[idx], glove_devices[idx].dev);
 8004298:	79fa      	ldrb	r2, [r7, #7]
 800429a:	4613      	mov	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	4413      	add	r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	4a43      	ldr	r2, [pc, #268]	@ (80043b0 <init_island+0x460>)
 80042a4:	1899      	adds	r1, r3, r2
 80042a6:	79fa      	ldrb	r2, [r7, #7]
 80042a8:	4841      	ldr	r0, [pc, #260]	@ (80043b0 <init_island+0x460>)
 80042aa:	4613      	mov	r3, r2
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	4403      	add	r3, r0
 80042b4:	3310      	adds	r3, #16
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	460a      	mov	r2, r1
 80042ba:	4940      	ldr	r1, [pc, #256]	@ (80043bc <init_island+0x46c>)
 80042bc:	2016      	movs	r0, #22
 80042be:	f005 fe1b 	bl	8009ef8 <bhy2_register_fifo_parse_callback>
 80042c2:	4603      	mov	r3, r0
 80042c4:	461a      	mov	r2, r3
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	735a      	strb	r2, [r3, #13]
		results[14] = bhy2_register_fifo_parse_callback(BHY2_SENSOR_ID_MAG_PASS_META, parse_magnetometer_meta, &glove_devices[idx], glove_devices[idx].dev);
 80042ca:	79fa      	ldrb	r2, [r7, #7]
 80042cc:	4613      	mov	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4413      	add	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	4a36      	ldr	r2, [pc, #216]	@ (80043b0 <init_island+0x460>)
 80042d6:	1899      	adds	r1, r3, r2
 80042d8:	79fa      	ldrb	r2, [r7, #7]
 80042da:	4835      	ldr	r0, [pc, #212]	@ (80043b0 <init_island+0x460>)
 80042dc:	4613      	mov	r3, r2
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	4413      	add	r3, r2
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	4403      	add	r3, r0
 80042e6:	3310      	adds	r3, #16
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	460a      	mov	r2, r1
 80042ec:	4934      	ldr	r1, [pc, #208]	@ (80043c0 <init_island+0x470>)
 80042ee:	2065      	movs	r0, #101	@ 0x65
 80042f0:	f005 fe02 	bl	8009ef8 <bhy2_register_fifo_parse_callback>
 80042f4:	4603      	mov	r3, r0
 80042f6:	461a      	mov	r2, r3
 80042f8:	69fb      	ldr	r3, [r7, #28]
 80042fa:	739a      	strb	r2, [r3, #14]
		//TODO: turn off all the LEDS?
		return ERROR;
	}

	/* Update the callback table to enable parsing of sensor data */
	results[15] = bhy2_update_virtual_sensor_list(glove_devices[idx].dev);
 80042fc:	79fa      	ldrb	r2, [r7, #7]
 80042fe:	492c      	ldr	r1, [pc, #176]	@ (80043b0 <init_island+0x460>)
 8004300:	4613      	mov	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	3310      	adds	r3, #16
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4618      	mov	r0, r3
 8004310:	f005 fe46 	bl	8009fa0 <bhy2_update_virtual_sensor_list>
 8004314:	4603      	mov	r3, r0
 8004316:	461a      	mov	r2, r3
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	73da      	strb	r2, [r3, #15]
//	bhy2_get_virt_sensor_list(glove_devices[1].dev);

	// we can allow sample rate as an input to function, or keep it fixed like this

//	results[15] = 0;
	results[16] = bhy2_set_virt_sensor_cfg(QUAT_SENSOR_ID, sample_rate, report_latency_ms, glove_devices[idx].dev);
 800431c:	79fa      	ldrb	r2, [r7, #7]
 800431e:	4924      	ldr	r1, [pc, #144]	@ (80043b0 <init_island+0x460>)
 8004320:	4613      	mov	r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	4413      	add	r3, r2
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	440b      	add	r3, r1
 800432a:	3310      	adds	r3, #16
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	461a      	mov	r2, r3
 8004330:	6979      	ldr	r1, [r7, #20]
 8004332:	ed97 0a06 	vldr	s0, [r7, #24]
 8004336:	2025      	movs	r0, #37	@ 0x25
 8004338:	f005 fc42 	bl	8009bc0 <bhy2_set_virt_sensor_cfg>
 800433c:	4603      	mov	r3, r0
 800433e:	461a      	mov	r2, r3
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	741a      	strb	r2, [r3, #16]
//	printf("\tlink %d, bhy2_set_virt_sensor_cfg: %d\r\n", idx, results[15]);

//	printf("Enable %s at %.2fHz.\r\n", get_sensor_name(QUAT_SENSOR_ID), sample_rate);

	results[17] = bhy2_set_virt_sensor_cfg(MAG_ID, sample_rate, report_latency_ms, glove_devices[idx].dev);
 8004344:	79fa      	ldrb	r2, [r7, #7]
 8004346:	491a      	ldr	r1, [pc, #104]	@ (80043b0 <init_island+0x460>)
 8004348:	4613      	mov	r3, r2
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	4413      	add	r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	440b      	add	r3, r1
 8004352:	3310      	adds	r3, #16
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	461a      	mov	r2, r3
 8004358:	6979      	ldr	r1, [r7, #20]
 800435a:	ed97 0a06 	vldr	s0, [r7, #24]
 800435e:	2016      	movs	r0, #22
 8004360:	f005 fc2e 	bl	8009bc0 <bhy2_set_virt_sensor_cfg>
 8004364:	4603      	mov	r3, r0
 8004366:	461a      	mov	r2, r3
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	745a      	strb	r2, [r3, #17]
//	results[18] = bhy2_set_virt_sensor_cfg(BHY2_SENSOR_ID_MAG_PASS_META, sample_rate, report_latency_ms, glove_devices[idx].dev);
//	results[19] = bhy2_set_virt_sensor_cfg(BHY2_SENSOR_ID_ACC, sample_rate, report_latency_ms, glove_devices[idx].dev);
//	results[20] = bhy2_set_virt_sensor_cfg(BHY2_SENSOR_ID_GYRO, sample_rate, report_latency_ms, glove_devices[idx].dev);

	uint8_t i;
	for(i=0; i< NUM_RESULTS; i++)
 800436c:	2300      	movs	r3, #0
 800436e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004372:	e010      	b.n	8004396 <init_island+0x446>
		return ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e015      	b.n	80043a4 <init_island+0x454>
	{
		// combine all the error reports into one. Will need to check this function for more detail on the failure mode
		result = result | results[i];
 8004378:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800437c:	69fa      	ldr	r2, [r7, #28]
 800437e:	56d2      	ldrsb	r2, [r2, r3]
 8004380:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004384:	4313      	orrs	r3, r2
 8004386:	b25b      	sxtb	r3, r3
 8004388:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	for(i=0; i< NUM_RESULTS; i++)
 800438c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004390:	3301      	adds	r3, #1
 8004392:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004396:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800439a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800439e:	429a      	cmp	r2, r3
 80043a0:	d3ea      	bcc.n	8004378 <init_island+0x428>
	}

//	printf("FINAL RESULT: %d\r\n", result);
	return BHY2_OK;
 80043a2:	2300      	movs	r3, #0
 80043a4:	46b5      	mov	sp, r6

}
 80043a6:	4618      	mov	r0, r3
 80043a8:	372c      	adds	r7, #44	@ 0x2c
 80043aa:	46bd      	mov	sp, r7
 80043ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80043b0:	20000008 	.word	0x20000008
 80043b4:	0800394d 	.word	0x0800394d
 80043b8:	080035f1 	.word	0x080035f1
 80043bc:	08003721 	.word	0x08003721
 80043c0:	08003839 	.word	0x08003839

080043c4 <flush_buffer>:
void flush_buffer()
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
	uint8_t idx;
	for(idx=0; idx < NUM_DEVICES; idx++)
 80043ca:	2300      	movs	r3, #0
 80043cc:	71fb      	strb	r3, [r7, #7]
 80043ce:	e00f      	b.n	80043f0 <flush_buffer+0x2c>
	{
		bhy2_clear_fifo(0xFF,glove_devices[idx].dev);
 80043d0:	79fa      	ldrb	r2, [r7, #7]
 80043d2:	490b      	ldr	r1, [pc, #44]	@ (8004400 <flush_buffer+0x3c>)
 80043d4:	4613      	mov	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4413      	add	r3, r2
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	440b      	add	r3, r1
 80043de:	3310      	adds	r3, #16
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4619      	mov	r1, r3
 80043e4:	20ff      	movs	r0, #255	@ 0xff
 80043e6:	f006 f91f 	bl	800a628 <bhy2_clear_fifo>
	for(idx=0; idx < NUM_DEVICES; idx++)
 80043ea:	79fb      	ldrb	r3, [r7, #7]
 80043ec:	3301      	adds	r3, #1
 80043ee:	71fb      	strb	r3, [r7, #7]
 80043f0:	79fb      	ldrb	r3, [r7, #7]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d0ec      	beq.n	80043d0 <flush_buffer+0xc>
//		printf("successful");
	}
}
 80043f6:	bf00      	nop
 80043f8:	bf00      	nop
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	20000008 	.word	0x20000008

08004404 <glove_update_data>:

void glove_update_data()
{
 8004404:	b580      	push	{r7, lr}
 8004406:	f5ad 6d81 	sub.w	sp, sp, #1032	@ 0x408
 800440a:	af00      	add	r7, sp, #0
//	uint32_t count = 0;
//	uint32_t NUM_READS = 100;

//	HAL_GPIO_WritePin(GPIOA, RED_LED_STATUS_Pin, GPIO_PIN_RESET);
//	int32_t start = HAL_GetTick();
	for(idx=0; idx < NUM_DEVICES; idx++)
 800440c:	2300      	movs	r3, #0
 800440e:	f887 3407 	strb.w	r3, [r7, #1031]	@ 0x407
 8004412:	e03b      	b.n	800448c <glove_update_data+0x88>
	{

		// TODO: add error checking to skip sensor if data line is corrupted during movement
		if(glove_devices[idx].init == true)
 8004414:	f897 2407 	ldrb.w	r2, [r7, #1031]	@ 0x407
 8004418:	4921      	ldr	r1, [pc, #132]	@ (80044a0 <glove_update_data+0x9c>)
 800441a:	4613      	mov	r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	4413      	add	r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	440b      	add	r3, r1
 8004424:	330c      	adds	r3, #12
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d02a      	beq.n	8004482 <glove_update_data+0x7e>
		{
			// TODO: can optimize by checking current mux channel before sending another command
			channel = glove_devices[idx].mux_chan;
 800442c:	f897 2407 	ldrb.w	r2, [r7, #1031]	@ 0x407
 8004430:	491b      	ldr	r1, [pc, #108]	@ (80044a0 <glove_update_data+0x9c>)
 8004432:	4613      	mov	r3, r2
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	4413      	add	r3, r2
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	440b      	add	r3, r1
 800443c:	3303      	adds	r3, #3
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	f887 3406 	strb.w	r3, [r7, #1030]	@ 0x406
			result = glove_mux_set_channel(channel);
 8004444:	f897 3406 	ldrb.w	r3, [r7, #1030]	@ 0x406
 8004448:	4618      	mov	r0, r3
 800444a:	f7ff fca3 	bl	8003d94 <glove_mux_set_channel>
 800444e:	4603      	mov	r3, r0
 8004450:	f887 3405 	strb.w	r3, [r7, #1029]	@ 0x405
			if(result==HAL_OK)
 8004454:	f897 3405 	ldrb.w	r3, [r7, #1029]	@ 0x405
 8004458:	2b00      	cmp	r3, #0
 800445a:	d112      	bne.n	8004482 <glove_update_data+0x7e>
			{
 				result = bhy2_get_and_process_fifo(work_buffer, WORK_BUFFER_SIZE, glove_devices[idx].dev);
 800445c:	f897 2407 	ldrb.w	r2, [r7, #1031]	@ 0x407
 8004460:	490f      	ldr	r1, [pc, #60]	@ (80044a0 <glove_update_data+0x9c>)
 8004462:	4613      	mov	r3, r2
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	4413      	add	r3, r2
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	440b      	add	r3, r1
 800446c:	3310      	adds	r3, #16
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	1d3b      	adds	r3, r7, #4
 8004472:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004476:	4618      	mov	r0, r3
 8004478:	f005 faa0 	bl	80099bc <bhy2_get_and_process_fifo>
 800447c:	4603      	mov	r3, r0
 800447e:	f887 3405 	strb.w	r3, [r7, #1029]	@ 0x405
	for(idx=0; idx < NUM_DEVICES; idx++)
 8004482:	f897 3407 	ldrb.w	r3, [r7, #1031]	@ 0x407
 8004486:	3301      	adds	r3, #1
 8004488:	f887 3407 	strb.w	r3, [r7, #1031]	@ 0x407
 800448c:	f897 3407 	ldrb.w	r3, [r7, #1031]	@ 0x407
 8004490:	2b00      	cmp	r3, #0
 8004492:	d0bf      	beq.n	8004414 <glove_update_data+0x10>
//	int32_t elapsed = stop - start;
//	printf("elapsed time: %d\r\n", elapsed);
//	HAL_GPIO_WritePin(GPIOA, RED_LED_STATUS_Pin, GPIO_PIN_SET);


}
 8004494:	bf00      	nop
 8004496:	bf00      	nop
 8004498:	f507 6781 	add.w	r7, r7, #1032	@ 0x408
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	20000008 	.word	0x20000008

080044a4 <glove_send_quat_data>:



void glove_send_quat_data(uint32_t index, uint32_t s, uint32_t ns, uint8_t finger, uint8_t link, uint8_t sensor_id, int16_t x, int16_t y, int16_t z, int16_t w, uint16_t accuracy)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b096      	sub	sp, #88	@ 0x58
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
 80044b0:	70fb      	strb	r3, [r7, #3]
//	    float z;
//	    float w;
//	    float accuracy;
//	} bowie_Quat;

	bowie_Data msg = bowie_Data_init_zero;
 80044b2:	f107 0310 	add.w	r3, r7, #16
 80044b6:	2248      	movs	r2, #72	@ 0x48
 80044b8:	2100      	movs	r1, #0
 80044ba:	4618      	mov	r0, r3
 80044bc:	f010 fa18 	bl	80148f0 <memset>

	msg.index = index; //TODO update to system ticks
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	613b      	str	r3, [r7, #16]
	msg.finger = finger;
 80044c4:	78fb      	ldrb	r3, [r7, #3]
 80044c6:	753b      	strb	r3, [r7, #20]
	msg.link = link;
 80044c8:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80044cc:	61bb      	str	r3, [r7, #24]
	msg.sensor_id = sensor_id; //TODO: update to 1
 80044ce:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80044d2:	61fb      	str	r3, [r7, #28]
	msg.has_quat = true;
 80044d4:	2301      	movs	r3, #1
 80044d6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
	msg.quat.seconds = s;  //TODO: validate
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	msg.quat.nanoseconds = ns; //TODO: validate output rate
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	643b      	str	r3, [r7, #64]	@ 0x40
	msg.quat.x = x / 16384.0f;
 80044e2:	f9b7 3068 	ldrsh.w	r3, [r7, #104]	@ 0x68
 80044e6:	ee07 3a90 	vmov	s15, r3
 80044ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80044ee:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8004564 <glove_send_quat_data+0xc0>
 80044f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80044f6:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	msg.quat.y = y / 16384.0f;
 80044fa:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 80044fe:	ee07 3a90 	vmov	s15, r3
 8004502:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004506:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8004564 <glove_send_quat_data+0xc0>
 800450a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800450e:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	msg.quat.z = z / 16384.0f;
 8004512:	f9b7 3070 	ldrsh.w	r3, [r7, #112]	@ 0x70
 8004516:	ee07 3a90 	vmov	s15, r3
 800451a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800451e:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8004564 <glove_send_quat_data+0xc0>
 8004522:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004526:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
	msg.quat.w = w / 16384.0f;
 800452a:	f9b7 3074 	ldrsh.w	r3, [r7, #116]	@ 0x74
 800452e:	ee07 3a90 	vmov	s15, r3
 8004532:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004536:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8004564 <glove_send_quat_data+0xc0>
 800453a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800453e:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
	msg.quat.accuracy = accuracy;// (((accuracy * 180.0f) / 16384.0f) / 3.141592653589793f);
 8004542:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8004546:	ee07 3a90 	vmov	s15, r3
 800454a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800454e:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

	glove_coms_write(&msg);
 8004552:	f107 0310 	add.w	r3, r7, #16
 8004556:	4618      	mov	r0, r3
 8004558:	f000 f846 	bl	80045e8 <glove_coms_write>
}
 800455c:	bf00      	nop
 800455e:	3758      	adds	r7, #88	@ 0x58
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	46800000 	.word	0x46800000

08004568 <glove_send_mag_data>:
// save sensor into protobuf structure message
void glove_send_mag_data(uint32_t index, uint32_t s, uint32_t ns, uint8_t finger, uint8_t link, uint8_t sensor_id, int16_t mag_x, int16_t mag_y, int16_t mag_z)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b096      	sub	sp, #88	@ 0x58
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
 8004574:	70fb      	strb	r3, [r7, #3]
//	    bowie_Mag mag;
//	    bool has_quat;
//	    bowie_Quat quat;
//	} bowie_Data;

	bowie_Data msg = bowie_Data_init_zero;
 8004576:	f107 0310 	add.w	r3, r7, #16
 800457a:	2248      	movs	r2, #72	@ 0x48
 800457c:	2100      	movs	r1, #0
 800457e:	4618      	mov	r0, r3
 8004580:	f010 f9b6 	bl	80148f0 <memset>

	msg.index = index; //TODO update to system ticks
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	613b      	str	r3, [r7, #16]
	msg.finger = finger;
 8004588:	78fb      	ldrb	r3, [r7, #3]
 800458a:	753b      	strb	r3, [r7, #20]
	msg.link = link;
 800458c:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8004590:	61bb      	str	r3, [r7, #24]
	msg.sensor_id = sensor_id;
 8004592:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8004596:	61fb      	str	r3, [r7, #28]
	msg.has_mag = true;
 8004598:	2301      	movs	r3, #1
 800459a:	f887 3020 	strb.w	r3, [r7, #32]
	msg.mag.seconds = s;  //TODO: validate
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	627b      	str	r3, [r7, #36]	@ 0x24
	msg.mag.nanoseconds = ns; //TODO: validate output rate
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	msg.mag.x = mag_x ; //* (5000.0f / 32768.0f); // / 16384.0f;
 80045a6:	f9b7 3068 	ldrsh.w	r3, [r7, #104]	@ 0x68
 80045aa:	ee07 3a90 	vmov	s15, r3
 80045ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80045b2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	msg.mag.y = mag_y; //* (5000.0f / 32768.0f); // / 16384.0f;
 80045b6:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 80045ba:	ee07 3a90 	vmov	s15, r3
 80045be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80045c2:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	msg.mag.z = mag_z; //* (5000.0f / 32768.0f); // / 16384.0f;
 80045c6:	f9b7 3070 	ldrsh.w	r3, [r7, #112]	@ 0x70
 80045ca:	ee07 3a90 	vmov	s15, r3
 80045ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80045d2:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

	// send empty quat data to maintain packet size

	glove_coms_write(&msg);
 80045d6:	f107 0310 	add.w	r3, r7, #16
 80045da:	4618      	mov	r0, r3
 80045dc:	f000 f804 	bl	80045e8 <glove_coms_write>

}
 80045e0:	bf00      	nop
 80045e2:	3758      	adds	r7, #88	@ 0x58
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <glove_coms_write>:

// encode into protobuf, encode into cobs, then send to USB
Comms_StatusTypedef glove_coms_write(bowie_Data *msg)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b08c      	sub	sp, #48	@ 0x30
 80045ec:	af02      	add	r7, sp, #8
 80045ee:	6078      	str	r0, [r7, #4]
	//
	cobs_encode_result res;
	static uint8_t out_buffer[256];
	static uint8_t pb_buffer[128];

	pb_ostream_t pb_ostream = pb_ostream_from_buffer(pb_buffer, sizeof(pb_buffer));
 80045f0:	f107 030c 	add.w	r3, r7, #12
 80045f4:	2280      	movs	r2, #128	@ 0x80
 80045f6:	4919      	ldr	r1, [pc, #100]	@ (800465c <glove_coms_write+0x74>)
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7fc ffb5 	bl	8001568 <pb_ostream_from_buffer>

	if(!pb_encode(&pb_ostream, bowie_Data_fields, msg)) {
 80045fe:	f107 030c 	add.w	r3, r7, #12
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	4916      	ldr	r1, [pc, #88]	@ (8004660 <glove_coms_write+0x78>)
 8004606:	4618      	mov	r0, r3
 8004608:	f7fd fc1b 	bl	8001e42 <pb_encode>
 800460c:	4603      	mov	r3, r0
 800460e:	f083 0301 	eor.w	r3, r3, #1
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b00      	cmp	r3, #0
 8004616:	d001      	beq.n	800461c <glove_coms_write+0x34>
		return COMM_PB_ERROR;
 8004618:	2302      	movs	r3, #2
 800461a:	e01b      	b.n	8004654 <glove_coms_write+0x6c>
	}

	res = cobs_encode(out_buffer, sizeof(out_buffer),
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	f107 0020 	add.w	r0, r7, #32
 8004622:	9300      	str	r3, [sp, #0]
 8004624:	4b0d      	ldr	r3, [pc, #52]	@ (800465c <glove_coms_write+0x74>)
 8004626:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800462a:	490e      	ldr	r1, [pc, #56]	@ (8004664 <glove_coms_write+0x7c>)
 800462c:	f7fc fc54 	bl	8000ed8 <cobs_encode>
				pb_buffer, pb_ostream.bytes_written);

	if(res.status != COBS_ENCODE_OK) {
 8004630:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004634:	2b00      	cmp	r3, #0
 8004636:	d001      	beq.n	800463c <glove_coms_write+0x54>
		return COMM_COBS_ERROR;
 8004638:	2303      	movs	r3, #3
 800463a:	e00b      	b.n	8004654 <glove_coms_write+0x6c>
	}

	tud_cdc_write(&out_buffer, res.out_len);
 800463c:	6a3b      	ldr	r3, [r7, #32]
 800463e:	4619      	mov	r1, r3
 8004640:	4808      	ldr	r0, [pc, #32]	@ (8004664 <glove_coms_write+0x7c>)
 8004642:	f7ff fb8f 	bl	8003d64 <tud_cdc_write>
	tud_cdc_write_flush();
 8004646:	f7ff fb9c 	bl	8003d82 <tud_cdc_write_flush>
	HAL_GPIO_TogglePin(GPIOA, BLUE_LED_STOP_Pin);
 800464a:	2108      	movs	r1, #8
 800464c:	4806      	ldr	r0, [pc, #24]	@ (8004668 <glove_coms_write+0x80>)
 800464e:	f000 fbec 	bl	8004e2a <HAL_GPIO_TogglePin>
	return COMM_OK;
 8004652:	2300      	movs	r3, #0
}
 8004654:	4618      	mov	r0, r3
 8004656:	3728      	adds	r7, #40	@ 0x28
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	20003e30 	.word	0x20003e30
 8004660:	08016fac 	.word	0x08016fac
 8004664:	20003eb0 	.word	0x20003eb0
 8004668:	40020000 	.word	0x40020000

0800466c <tud_descriptor_device_cb>:

		.bNumConfigurations = 0x01 };

// Invoked when received GET DEVICE DESCRIPTOR
// Application return pointer to descriptor
uint8_t const* tud_descriptor_device_cb(void) {
 800466c:	b480      	push	{r7}
 800466e:	af00      	add	r7, sp, #0
	return (uint8_t const*) &desc_device;
 8004670:	4b02      	ldr	r3, [pc, #8]	@ (800467c <tud_descriptor_device_cb+0x10>)
}
 8004672:	4618      	mov	r0, r3
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr
 800467c:	08039b90 	.word	0x08039b90

08004680 <tud_descriptor_configuration_cb>:
};

// Invoked when received GET CONFIGURATION DESCRIPTOR
// Application return pointer to descriptor
// Descriptor contents must exist long enough for transfer to complete
uint8_t const* tud_descriptor_configuration_cb(uint8_t index) {
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	4603      	mov	r3, r0
 8004688:	71fb      	strb	r3, [r7, #7]
	(void) index;  // for multiple configurations
	return desc_fs_configuration;
 800468a:	4b03      	ldr	r3, [pc, #12]	@ (8004698 <tud_descriptor_configuration_cb+0x18>)
}
 800468c:	4618      	mov	r0, r3
 800468e:	370c      	adds	r7, #12
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr
 8004698:	08039ba4 	.word	0x08039ba4

0800469c <tud_descriptor_string_cb>:
static uint16_t _desc_str[32];

// Invoked when received GET STRING DESCRIPTOR request
// Application return pointer to descriptor, whose contents must exist long
// enough for transfer to complete
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	4603      	mov	r3, r0
 80046a4:	460a      	mov	r2, r1
 80046a6:	71fb      	strb	r3, [r7, #7]
 80046a8:	4613      	mov	r3, r2
 80046aa:	80bb      	strh	r3, [r7, #4]
	(void) langid;

	uint8_t chr_count;

	if (index == 0) {
 80046ac:	79fb      	ldrb	r3, [r7, #7]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d108      	bne.n	80046c4 <tud_descriptor_string_cb+0x28>
		memcpy(&_desc_str[1], string_desc_arr[0], 2);
 80046b2:	4b21      	ldr	r3, [pc, #132]	@ (8004738 <tud_descriptor_string_cb+0x9c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	881b      	ldrh	r3, [r3, #0]
 80046b8:	b29a      	uxth	r2, r3
 80046ba:	4b20      	ldr	r3, [pc, #128]	@ (800473c <tud_descriptor_string_cb+0xa0>)
 80046bc:	805a      	strh	r2, [r3, #2]
		chr_count = 1;
 80046be:	2301      	movs	r3, #1
 80046c0:	73fb      	strb	r3, [r7, #15]
 80046c2:	e027      	b.n	8004714 <tud_descriptor_string_cb+0x78>
	} else {
		// Note: the 0xEE index string is a Microsoft OS 1.0 Descriptors.
		// https://docs.microsoft.com/en-us/windows-hardware/drivers/usbcon/microsoft-defined-usb-descriptors

		if (!(index < sizeof(string_desc_arr) / sizeof(string_desc_arr[0])))
 80046c4:	79fb      	ldrb	r3, [r7, #7]
 80046c6:	2b05      	cmp	r3, #5
 80046c8:	d901      	bls.n	80046ce <tud_descriptor_string_cb+0x32>
			return NULL;
 80046ca:	2300      	movs	r3, #0
 80046cc:	e02f      	b.n	800472e <tud_descriptor_string_cb+0x92>

		const char *str = string_desc_arr[index];
 80046ce:	79fb      	ldrb	r3, [r7, #7]
 80046d0:	4a19      	ldr	r2, [pc, #100]	@ (8004738 <tud_descriptor_string_cb+0x9c>)
 80046d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046d6:	60bb      	str	r3, [r7, #8]

		// Cap at max char
		chr_count = (uint8_t) strlen(str);
 80046d8:	68b8      	ldr	r0, [r7, #8]
 80046da:	f7fb fde9 	bl	80002b0 <strlen>
 80046de:	4603      	mov	r3, r0
 80046e0:	73fb      	strb	r3, [r7, #15]
		if (chr_count > 31)
 80046e2:	7bfb      	ldrb	r3, [r7, #15]
 80046e4:	2b1f      	cmp	r3, #31
 80046e6:	d901      	bls.n	80046ec <tud_descriptor_string_cb+0x50>
			chr_count = 31;
 80046e8:	231f      	movs	r3, #31
 80046ea:	73fb      	strb	r3, [r7, #15]

		// Convert ASCII string into UTF-16
		for (uint8_t i = 0; i < chr_count; i++) {
 80046ec:	2300      	movs	r3, #0
 80046ee:	73bb      	strb	r3, [r7, #14]
 80046f0:	e00c      	b.n	800470c <tud_descriptor_string_cb+0x70>
			_desc_str[1 + i] = str[i];
 80046f2:	7bbb      	ldrb	r3, [r7, #14]
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	4413      	add	r3, r2
 80046f8:	781a      	ldrb	r2, [r3, #0]
 80046fa:	7bbb      	ldrb	r3, [r7, #14]
 80046fc:	3301      	adds	r3, #1
 80046fe:	4611      	mov	r1, r2
 8004700:	4a0e      	ldr	r2, [pc, #56]	@ (800473c <tud_descriptor_string_cb+0xa0>)
 8004702:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint8_t i = 0; i < chr_count; i++) {
 8004706:	7bbb      	ldrb	r3, [r7, #14]
 8004708:	3301      	adds	r3, #1
 800470a:	73bb      	strb	r3, [r7, #14]
 800470c:	7bba      	ldrb	r2, [r7, #14]
 800470e:	7bfb      	ldrb	r3, [r7, #15]
 8004710:	429a      	cmp	r2, r3
 8004712:	d3ee      	bcc.n	80046f2 <tud_descriptor_string_cb+0x56>
		}
	}

	// first byte is length (including header), second byte is string type
	_desc_str[0] = (TUSB_DESC_STRING << 8) | (2 * chr_count + 2);
 8004714:	7bfb      	ldrb	r3, [r7, #15]
 8004716:	3301      	adds	r3, #1
 8004718:	b29b      	uxth	r3, r3
 800471a:	005b      	lsls	r3, r3, #1
 800471c:	b29b      	uxth	r3, r3
 800471e:	b21b      	sxth	r3, r3
 8004720:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8004724:	b21b      	sxth	r3, r3
 8004726:	b29a      	uxth	r2, r3
 8004728:	4b04      	ldr	r3, [pc, #16]	@ (800473c <tud_descriptor_string_cb+0xa0>)
 800472a:	801a      	strh	r2, [r3, #0]

	return _desc_str;
 800472c:	4b03      	ldr	r3, [pc, #12]	@ (800473c <tud_descriptor_string_cb+0xa0>)
}
 800472e:	4618      	mov	r0, r3
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	2000001c 	.word	0x2000001c
 800473c:	20003fb0 	.word	0x20003fb0

08004740 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004740:	b480      	push	{r7}
 8004742:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004744:	f3bf 8f4f 	dsb	sy
}
 8004748:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800474a:	4b06      	ldr	r3, [pc, #24]	@ (8004764 <__NVIC_SystemReset+0x24>)
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004752:	4904      	ldr	r1, [pc, #16]	@ (8004764 <__NVIC_SystemReset+0x24>)
 8004754:	4b04      	ldr	r3, [pc, #16]	@ (8004768 <__NVIC_SystemReset+0x28>)
 8004756:	4313      	orrs	r3, r2
 8004758:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800475a:	f3bf 8f4f 	dsb	sy
}
 800475e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004760:	bf00      	nop
 8004762:	e7fd      	b.n	8004760 <__NVIC_SystemReset+0x20>
 8004764:	e000ed00 	.word	0xe000ed00
 8004768:	05fa0004 	.word	0x05fa0004

0800476c <tud_dfu_runtime_reboot_to_dfu_cb>:
 *
 *      Author: Mike Lambeta
 */
#include "main.h"

void tud_dfu_runtime_reboot_to_dfu_cb(void) {
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
	uint32_t boot_key = 0x157F32D4;
 8004772:	4b04      	ldr	r3, [pc, #16]	@ (8004784 <tud_dfu_runtime_reboot_to_dfu_cb+0x18>)
 8004774:	607b      	str	r3, [r7, #4]
	uint32_t volatile *const sram_map = (uint32_t volatile*) 0x2001fffc;
 8004776:	4b04      	ldr	r3, [pc, #16]	@ (8004788 <tud_dfu_runtime_reboot_to_dfu_cb+0x1c>)
 8004778:	603b      	str	r3, [r7, #0]
	*sram_map = boot_key;
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	601a      	str	r2, [r3, #0]
	NVIC_SystemReset();
 8004780:	f7ff ffde 	bl	8004740 <__NVIC_SystemReset>
 8004784:	157f32d4 	.word	0x157f32d4
 8004788:	2001fffc 	.word	0x2001fffc

0800478c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800478c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80047c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004790:	480d      	ldr	r0, [pc, #52]	@ (80047c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004792:	490e      	ldr	r1, [pc, #56]	@ (80047cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004794:	4a0e      	ldr	r2, [pc, #56]	@ (80047d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004796:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004798:	e002      	b.n	80047a0 <LoopCopyDataInit>

0800479a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800479a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800479c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800479e:	3304      	adds	r3, #4

080047a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80047a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80047a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80047a4:	d3f9      	bcc.n	800479a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80047a6:	4a0b      	ldr	r2, [pc, #44]	@ (80047d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80047a8:	4c0b      	ldr	r4, [pc, #44]	@ (80047d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80047aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80047ac:	e001      	b.n	80047b2 <LoopFillZerobss>

080047ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80047ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80047b0:	3204      	adds	r2, #4

080047b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80047b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80047b4:	d3fb      	bcc.n	80047ae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80047b6:	f7fe fd2b 	bl	8003210 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80047ba:	f010 f947 	bl	8014a4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80047be:	f7fe fa79 	bl	8002cb4 <main>
  bx  lr    
 80047c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80047c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80047c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80047cc:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 80047d0:	0803a118 	.word	0x0803a118
  ldr r2, =_sbss
 80047d4:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 80047d8:	2000c0d0 	.word	0x2000c0d0

080047dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80047dc:	e7fe      	b.n	80047dc <ADC_IRQHandler>
	...

080047e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80047e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004820 <HAL_Init+0x40>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004820 <HAL_Init+0x40>)
 80047ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80047f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004820 <HAL_Init+0x40>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a0a      	ldr	r2, [pc, #40]	@ (8004820 <HAL_Init+0x40>)
 80047f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80047fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80047fc:	4b08      	ldr	r3, [pc, #32]	@ (8004820 <HAL_Init+0x40>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a07      	ldr	r2, [pc, #28]	@ (8004820 <HAL_Init+0x40>)
 8004802:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004806:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004808:	2003      	movs	r0, #3
 800480a:	f000 f8fc 	bl	8004a06 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800480e:	200f      	movs	r0, #15
 8004810:	f7fe fb82 	bl	8002f18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004814:	f7fe fb54 	bl	8002ec0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004818:	2300      	movs	r3, #0
}
 800481a:	4618      	mov	r0, r3
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	40023c00 	.word	0x40023c00

08004824 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004824:	b480      	push	{r7}
 8004826:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004828:	4b06      	ldr	r3, [pc, #24]	@ (8004844 <HAL_IncTick+0x20>)
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	461a      	mov	r2, r3
 800482e:	4b06      	ldr	r3, [pc, #24]	@ (8004848 <HAL_IncTick+0x24>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4413      	add	r3, r2
 8004834:	4a04      	ldr	r2, [pc, #16]	@ (8004848 <HAL_IncTick+0x24>)
 8004836:	6013      	str	r3, [r2, #0]
}
 8004838:	bf00      	nop
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	20000038 	.word	0x20000038
 8004848:	20003ff0 	.word	0x20003ff0

0800484c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800484c:	b480      	push	{r7}
 800484e:	af00      	add	r7, sp, #0
  return uwTick;
 8004850:	4b03      	ldr	r3, [pc, #12]	@ (8004860 <HAL_GetTick+0x14>)
 8004852:	681b      	ldr	r3, [r3, #0]
}
 8004854:	4618      	mov	r0, r3
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	20003ff0 	.word	0x20003ff0

08004864 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800486c:	f7ff ffee 	bl	800484c <HAL_GetTick>
 8004870:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800487c:	d005      	beq.n	800488a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800487e:	4b0a      	ldr	r3, [pc, #40]	@ (80048a8 <HAL_Delay+0x44>)
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	461a      	mov	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	4413      	add	r3, r2
 8004888:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800488a:	bf00      	nop
 800488c:	f7ff ffde 	bl	800484c <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	429a      	cmp	r2, r3
 800489a:	d8f7      	bhi.n	800488c <HAL_Delay+0x28>
  {
  }
}
 800489c:	bf00      	nop
 800489e:	bf00      	nop
 80048a0:	3710      	adds	r7, #16
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	20000038 	.word	0x20000038

080048ac <__NVIC_SetPriorityGrouping>:
{
 80048ac:	b480      	push	{r7}
 80048ae:	b085      	sub	sp, #20
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f003 0307 	and.w	r3, r3, #7
 80048ba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048bc:	4b0c      	ldr	r3, [pc, #48]	@ (80048f0 <__NVIC_SetPriorityGrouping+0x44>)
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80048c8:	4013      	ands	r3, r2
 80048ca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80048d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048de:	4a04      	ldr	r2, [pc, #16]	@ (80048f0 <__NVIC_SetPriorityGrouping+0x44>)
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	60d3      	str	r3, [r2, #12]
}
 80048e4:	bf00      	nop
 80048e6:	3714      	adds	r7, #20
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr
 80048f0:	e000ed00 	.word	0xe000ed00

080048f4 <__NVIC_GetPriorityGrouping>:
{
 80048f4:	b480      	push	{r7}
 80048f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048f8:	4b04      	ldr	r3, [pc, #16]	@ (800490c <__NVIC_GetPriorityGrouping+0x18>)
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	0a1b      	lsrs	r3, r3, #8
 80048fe:	f003 0307 	and.w	r3, r3, #7
}
 8004902:	4618      	mov	r0, r3
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr
 800490c:	e000ed00 	.word	0xe000ed00

08004910 <__NVIC_EnableIRQ>:
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	4603      	mov	r3, r0
 8004918:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800491a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800491e:	2b00      	cmp	r3, #0
 8004920:	db0b      	blt.n	800493a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004922:	79fb      	ldrb	r3, [r7, #7]
 8004924:	f003 021f 	and.w	r2, r3, #31
 8004928:	4907      	ldr	r1, [pc, #28]	@ (8004948 <__NVIC_EnableIRQ+0x38>)
 800492a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800492e:	095b      	lsrs	r3, r3, #5
 8004930:	2001      	movs	r0, #1
 8004932:	fa00 f202 	lsl.w	r2, r0, r2
 8004936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800493a:	bf00      	nop
 800493c:	370c      	adds	r7, #12
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	e000e100 	.word	0xe000e100

0800494c <__NVIC_SetPriority>:
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	4603      	mov	r3, r0
 8004954:	6039      	str	r1, [r7, #0]
 8004956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800495c:	2b00      	cmp	r3, #0
 800495e:	db0a      	blt.n	8004976 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	b2da      	uxtb	r2, r3
 8004964:	490c      	ldr	r1, [pc, #48]	@ (8004998 <__NVIC_SetPriority+0x4c>)
 8004966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800496a:	0112      	lsls	r2, r2, #4
 800496c:	b2d2      	uxtb	r2, r2
 800496e:	440b      	add	r3, r1
 8004970:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004974:	e00a      	b.n	800498c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	b2da      	uxtb	r2, r3
 800497a:	4908      	ldr	r1, [pc, #32]	@ (800499c <__NVIC_SetPriority+0x50>)
 800497c:	79fb      	ldrb	r3, [r7, #7]
 800497e:	f003 030f 	and.w	r3, r3, #15
 8004982:	3b04      	subs	r3, #4
 8004984:	0112      	lsls	r2, r2, #4
 8004986:	b2d2      	uxtb	r2, r2
 8004988:	440b      	add	r3, r1
 800498a:	761a      	strb	r2, [r3, #24]
}
 800498c:	bf00      	nop
 800498e:	370c      	adds	r7, #12
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr
 8004998:	e000e100 	.word	0xe000e100
 800499c:	e000ed00 	.word	0xe000ed00

080049a0 <NVIC_EncodePriority>:
{
 80049a0:	b480      	push	{r7}
 80049a2:	b089      	sub	sp, #36	@ 0x24
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f003 0307 	and.w	r3, r3, #7
 80049b2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	f1c3 0307 	rsb	r3, r3, #7
 80049ba:	2b04      	cmp	r3, #4
 80049bc:	bf28      	it	cs
 80049be:	2304      	movcs	r3, #4
 80049c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	3304      	adds	r3, #4
 80049c6:	2b06      	cmp	r3, #6
 80049c8:	d902      	bls.n	80049d0 <NVIC_EncodePriority+0x30>
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	3b03      	subs	r3, #3
 80049ce:	e000      	b.n	80049d2 <NVIC_EncodePriority+0x32>
 80049d0:	2300      	movs	r3, #0
 80049d2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049d4:	f04f 32ff 	mov.w	r2, #4294967295
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	fa02 f303 	lsl.w	r3, r2, r3
 80049de:	43da      	mvns	r2, r3
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	401a      	ands	r2, r3
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049e8:	f04f 31ff 	mov.w	r1, #4294967295
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	fa01 f303 	lsl.w	r3, r1, r3
 80049f2:	43d9      	mvns	r1, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049f8:	4313      	orrs	r3, r2
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3724      	adds	r7, #36	@ 0x24
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr

08004a06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a06:	b580      	push	{r7, lr}
 8004a08:	b082      	sub	sp, #8
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7ff ff4c 	bl	80048ac <__NVIC_SetPriorityGrouping>
}
 8004a14:	bf00      	nop
 8004a16:	3708      	adds	r7, #8
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b086      	sub	sp, #24
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	4603      	mov	r3, r0
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	607a      	str	r2, [r7, #4]
 8004a28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a2e:	f7ff ff61 	bl	80048f4 <__NVIC_GetPriorityGrouping>
 8004a32:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	68b9      	ldr	r1, [r7, #8]
 8004a38:	6978      	ldr	r0, [r7, #20]
 8004a3a:	f7ff ffb1 	bl	80049a0 <NVIC_EncodePriority>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a44:	4611      	mov	r1, r2
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7ff ff80 	bl	800494c <__NVIC_SetPriority>
}
 8004a4c:	bf00      	nop
 8004a4e:	3718      	adds	r7, #24
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b082      	sub	sp, #8
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7ff ff54 	bl	8004910 <__NVIC_EnableIRQ>
}
 8004a68:	bf00      	nop
 8004a6a:	3708      	adds	r7, #8
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d004      	beq.n	8004a8e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2280      	movs	r2, #128	@ 0x80
 8004a88:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e00c      	b.n	8004aa8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2205      	movs	r2, #5
 8004a92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 0201 	bic.w	r2, r2, #1
 8004aa4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004ac2:	b2db      	uxtb	r3, r3
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b089      	sub	sp, #36	@ 0x24
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004ada:	2300      	movs	r3, #0
 8004adc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	61fb      	str	r3, [r7, #28]
 8004aea:	e165      	b.n	8004db8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004aec:	2201      	movs	r2, #1
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	fa02 f303 	lsl.w	r3, r2, r3
 8004af4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	4013      	ands	r3, r2
 8004afe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	f040 8154 	bne.w	8004db2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d005      	beq.n	8004b22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d130      	bne.n	8004b84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	005b      	lsls	r3, r3, #1
 8004b2c:	2203      	movs	r2, #3
 8004b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b32:	43db      	mvns	r3, r3
 8004b34:	69ba      	ldr	r2, [r7, #24]
 8004b36:	4013      	ands	r3, r2
 8004b38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	68da      	ldr	r2, [r3, #12]
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	005b      	lsls	r3, r3, #1
 8004b42:	fa02 f303 	lsl.w	r3, r2, r3
 8004b46:	69ba      	ldr	r2, [r7, #24]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	69ba      	ldr	r2, [r7, #24]
 8004b50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b58:	2201      	movs	r2, #1
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b60:	43db      	mvns	r3, r3
 8004b62:	69ba      	ldr	r2, [r7, #24]
 8004b64:	4013      	ands	r3, r2
 8004b66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	091b      	lsrs	r3, r3, #4
 8004b6e:	f003 0201 	and.w	r2, r3, #1
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	fa02 f303 	lsl.w	r3, r2, r3
 8004b78:	69ba      	ldr	r2, [r7, #24]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	69ba      	ldr	r2, [r7, #24]
 8004b82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f003 0303 	and.w	r3, r3, #3
 8004b8c:	2b03      	cmp	r3, #3
 8004b8e:	d017      	beq.n	8004bc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	005b      	lsls	r3, r3, #1
 8004b9a:	2203      	movs	r2, #3
 8004b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba0:	43db      	mvns	r3, r3
 8004ba2:	69ba      	ldr	r2, [r7, #24]
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	689a      	ldr	r2, [r3, #8]
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	005b      	lsls	r3, r3, #1
 8004bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb4:	69ba      	ldr	r2, [r7, #24]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	69ba      	ldr	r2, [r7, #24]
 8004bbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f003 0303 	and.w	r3, r3, #3
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d123      	bne.n	8004c14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	08da      	lsrs	r2, r3, #3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	3208      	adds	r2, #8
 8004bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004bda:	69fb      	ldr	r3, [r7, #28]
 8004bdc:	f003 0307 	and.w	r3, r3, #7
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	220f      	movs	r2, #15
 8004be4:	fa02 f303 	lsl.w	r3, r2, r3
 8004be8:	43db      	mvns	r3, r3
 8004bea:	69ba      	ldr	r2, [r7, #24]
 8004bec:	4013      	ands	r3, r2
 8004bee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	691a      	ldr	r2, [r3, #16]
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	f003 0307 	and.w	r3, r3, #7
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004c00:	69ba      	ldr	r2, [r7, #24]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	08da      	lsrs	r2, r3, #3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	3208      	adds	r2, #8
 8004c0e:	69b9      	ldr	r1, [r7, #24]
 8004c10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	005b      	lsls	r3, r3, #1
 8004c1e:	2203      	movs	r2, #3
 8004c20:	fa02 f303 	lsl.w	r3, r2, r3
 8004c24:	43db      	mvns	r3, r3
 8004c26:	69ba      	ldr	r2, [r7, #24]
 8004c28:	4013      	ands	r3, r2
 8004c2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f003 0203 	and.w	r2, r3, #3
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	005b      	lsls	r3, r3, #1
 8004c38:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	69ba      	ldr	r2, [r7, #24]
 8004c46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 80ae 	beq.w	8004db2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c56:	2300      	movs	r3, #0
 8004c58:	60fb      	str	r3, [r7, #12]
 8004c5a:	4b5d      	ldr	r3, [pc, #372]	@ (8004dd0 <HAL_GPIO_Init+0x300>)
 8004c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c5e:	4a5c      	ldr	r2, [pc, #368]	@ (8004dd0 <HAL_GPIO_Init+0x300>)
 8004c60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c64:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c66:	4b5a      	ldr	r3, [pc, #360]	@ (8004dd0 <HAL_GPIO_Init+0x300>)
 8004c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c6e:	60fb      	str	r3, [r7, #12]
 8004c70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c72:	4a58      	ldr	r2, [pc, #352]	@ (8004dd4 <HAL_GPIO_Init+0x304>)
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	089b      	lsrs	r3, r3, #2
 8004c78:	3302      	adds	r3, #2
 8004c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	f003 0303 	and.w	r3, r3, #3
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	220f      	movs	r2, #15
 8004c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8e:	43db      	mvns	r3, r3
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	4013      	ands	r3, r2
 8004c94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a4f      	ldr	r2, [pc, #316]	@ (8004dd8 <HAL_GPIO_Init+0x308>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d025      	beq.n	8004cea <HAL_GPIO_Init+0x21a>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a4e      	ldr	r2, [pc, #312]	@ (8004ddc <HAL_GPIO_Init+0x30c>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d01f      	beq.n	8004ce6 <HAL_GPIO_Init+0x216>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a4d      	ldr	r2, [pc, #308]	@ (8004de0 <HAL_GPIO_Init+0x310>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d019      	beq.n	8004ce2 <HAL_GPIO_Init+0x212>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a4c      	ldr	r2, [pc, #304]	@ (8004de4 <HAL_GPIO_Init+0x314>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d013      	beq.n	8004cde <HAL_GPIO_Init+0x20e>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a4b      	ldr	r2, [pc, #300]	@ (8004de8 <HAL_GPIO_Init+0x318>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d00d      	beq.n	8004cda <HAL_GPIO_Init+0x20a>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	4a4a      	ldr	r2, [pc, #296]	@ (8004dec <HAL_GPIO_Init+0x31c>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d007      	beq.n	8004cd6 <HAL_GPIO_Init+0x206>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a49      	ldr	r2, [pc, #292]	@ (8004df0 <HAL_GPIO_Init+0x320>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d101      	bne.n	8004cd2 <HAL_GPIO_Init+0x202>
 8004cce:	2306      	movs	r3, #6
 8004cd0:	e00c      	b.n	8004cec <HAL_GPIO_Init+0x21c>
 8004cd2:	2307      	movs	r3, #7
 8004cd4:	e00a      	b.n	8004cec <HAL_GPIO_Init+0x21c>
 8004cd6:	2305      	movs	r3, #5
 8004cd8:	e008      	b.n	8004cec <HAL_GPIO_Init+0x21c>
 8004cda:	2304      	movs	r3, #4
 8004cdc:	e006      	b.n	8004cec <HAL_GPIO_Init+0x21c>
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e004      	b.n	8004cec <HAL_GPIO_Init+0x21c>
 8004ce2:	2302      	movs	r3, #2
 8004ce4:	e002      	b.n	8004cec <HAL_GPIO_Init+0x21c>
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e000      	b.n	8004cec <HAL_GPIO_Init+0x21c>
 8004cea:	2300      	movs	r3, #0
 8004cec:	69fa      	ldr	r2, [r7, #28]
 8004cee:	f002 0203 	and.w	r2, r2, #3
 8004cf2:	0092      	lsls	r2, r2, #2
 8004cf4:	4093      	lsls	r3, r2
 8004cf6:	69ba      	ldr	r2, [r7, #24]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cfc:	4935      	ldr	r1, [pc, #212]	@ (8004dd4 <HAL_GPIO_Init+0x304>)
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	089b      	lsrs	r3, r3, #2
 8004d02:	3302      	adds	r3, #2
 8004d04:	69ba      	ldr	r2, [r7, #24]
 8004d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d0a:	4b3a      	ldr	r3, [pc, #232]	@ (8004df4 <HAL_GPIO_Init+0x324>)
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	43db      	mvns	r3, r3
 8004d14:	69ba      	ldr	r2, [r7, #24]
 8004d16:	4013      	ands	r3, r2
 8004d18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d003      	beq.n	8004d2e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d2e:	4a31      	ldr	r2, [pc, #196]	@ (8004df4 <HAL_GPIO_Init+0x324>)
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d34:	4b2f      	ldr	r3, [pc, #188]	@ (8004df4 <HAL_GPIO_Init+0x324>)
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	43db      	mvns	r3, r3
 8004d3e:	69ba      	ldr	r2, [r7, #24]
 8004d40:	4013      	ands	r3, r2
 8004d42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d003      	beq.n	8004d58 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004d50:	69ba      	ldr	r2, [r7, #24]
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d58:	4a26      	ldr	r2, [pc, #152]	@ (8004df4 <HAL_GPIO_Init+0x324>)
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004d5e:	4b25      	ldr	r3, [pc, #148]	@ (8004df4 <HAL_GPIO_Init+0x324>)
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	43db      	mvns	r3, r3
 8004d68:	69ba      	ldr	r2, [r7, #24]
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d003      	beq.n	8004d82 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004d7a:	69ba      	ldr	r2, [r7, #24]
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d82:	4a1c      	ldr	r2, [pc, #112]	@ (8004df4 <HAL_GPIO_Init+0x324>)
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d88:	4b1a      	ldr	r3, [pc, #104]	@ (8004df4 <HAL_GPIO_Init+0x324>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	43db      	mvns	r3, r3
 8004d92:	69ba      	ldr	r2, [r7, #24]
 8004d94:	4013      	ands	r3, r2
 8004d96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d003      	beq.n	8004dac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004dac:	4a11      	ldr	r2, [pc, #68]	@ (8004df4 <HAL_GPIO_Init+0x324>)
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	3301      	adds	r3, #1
 8004db6:	61fb      	str	r3, [r7, #28]
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	2b0f      	cmp	r3, #15
 8004dbc:	f67f ae96 	bls.w	8004aec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004dc0:	bf00      	nop
 8004dc2:	bf00      	nop
 8004dc4:	3724      	adds	r7, #36	@ 0x24
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	40023800 	.word	0x40023800
 8004dd4:	40013800 	.word	0x40013800
 8004dd8:	40020000 	.word	0x40020000
 8004ddc:	40020400 	.word	0x40020400
 8004de0:	40020800 	.word	0x40020800
 8004de4:	40020c00 	.word	0x40020c00
 8004de8:	40021000 	.word	0x40021000
 8004dec:	40021400 	.word	0x40021400
 8004df0:	40021800 	.word	0x40021800
 8004df4:	40013c00 	.word	0x40013c00

08004df8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	460b      	mov	r3, r1
 8004e02:	807b      	strh	r3, [r7, #2]
 8004e04:	4613      	mov	r3, r2
 8004e06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e08:	787b      	ldrb	r3, [r7, #1]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d003      	beq.n	8004e16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e0e:	887a      	ldrh	r2, [r7, #2]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e14:	e003      	b.n	8004e1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e16:	887b      	ldrh	r3, [r7, #2]
 8004e18:	041a      	lsls	r2, r3, #16
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	619a      	str	r2, [r3, #24]
}
 8004e1e:	bf00      	nop
 8004e20:	370c      	adds	r7, #12
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr

08004e2a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e2a:	b480      	push	{r7}
 8004e2c:	b085      	sub	sp, #20
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
 8004e32:	460b      	mov	r3, r1
 8004e34:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004e3c:	887a      	ldrh	r2, [r7, #2]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	4013      	ands	r3, r2
 8004e42:	041a      	lsls	r2, r3, #16
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	43d9      	mvns	r1, r3
 8004e48:	887b      	ldrh	r3, [r7, #2]
 8004e4a:	400b      	ands	r3, r1
 8004e4c:	431a      	orrs	r2, r3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	619a      	str	r2, [r3, #24]
}
 8004e52:	bf00      	nop
 8004e54:	3714      	adds	r7, #20
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
	...

08004e60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d101      	bne.n	8004e72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e12b      	b.n	80050ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d106      	bne.n	8004e8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f7fd fe4e 	bl	8002b28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2224      	movs	r2, #36	@ 0x24
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f022 0201 	bic.w	r2, r2, #1
 8004ea2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004eb2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ec2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ec4:	f002 fcd8 	bl	8007878 <HAL_RCC_GetPCLK1Freq>
 8004ec8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	4a81      	ldr	r2, [pc, #516]	@ (80050d4 <HAL_I2C_Init+0x274>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d807      	bhi.n	8004ee4 <HAL_I2C_Init+0x84>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	4a80      	ldr	r2, [pc, #512]	@ (80050d8 <HAL_I2C_Init+0x278>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	bf94      	ite	ls
 8004edc:	2301      	movls	r3, #1
 8004ede:	2300      	movhi	r3, #0
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	e006      	b.n	8004ef2 <HAL_I2C_Init+0x92>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	4a7d      	ldr	r2, [pc, #500]	@ (80050dc <HAL_I2C_Init+0x27c>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	bf94      	ite	ls
 8004eec:	2301      	movls	r3, #1
 8004eee:	2300      	movhi	r3, #0
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d001      	beq.n	8004efa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e0e7      	b.n	80050ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	4a78      	ldr	r2, [pc, #480]	@ (80050e0 <HAL_I2C_Init+0x280>)
 8004efe:	fba2 2303 	umull	r2, r3, r2, r3
 8004f02:	0c9b      	lsrs	r3, r3, #18
 8004f04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6a1b      	ldr	r3, [r3, #32]
 8004f20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	4a6a      	ldr	r2, [pc, #424]	@ (80050d4 <HAL_I2C_Init+0x274>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d802      	bhi.n	8004f34 <HAL_I2C_Init+0xd4>
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	3301      	adds	r3, #1
 8004f32:	e009      	b.n	8004f48 <HAL_I2C_Init+0xe8>
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004f3a:	fb02 f303 	mul.w	r3, r2, r3
 8004f3e:	4a69      	ldr	r2, [pc, #420]	@ (80050e4 <HAL_I2C_Init+0x284>)
 8004f40:	fba2 2303 	umull	r2, r3, r2, r3
 8004f44:	099b      	lsrs	r3, r3, #6
 8004f46:	3301      	adds	r3, #1
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	6812      	ldr	r2, [r2, #0]
 8004f4c:	430b      	orrs	r3, r1
 8004f4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	69db      	ldr	r3, [r3, #28]
 8004f56:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004f5a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	495c      	ldr	r1, [pc, #368]	@ (80050d4 <HAL_I2C_Init+0x274>)
 8004f64:	428b      	cmp	r3, r1
 8004f66:	d819      	bhi.n	8004f9c <HAL_I2C_Init+0x13c>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	1e59      	subs	r1, r3, #1
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	005b      	lsls	r3, r3, #1
 8004f72:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f76:	1c59      	adds	r1, r3, #1
 8004f78:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004f7c:	400b      	ands	r3, r1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d00a      	beq.n	8004f98 <HAL_I2C_Init+0x138>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	1e59      	subs	r1, r3, #1
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f90:	3301      	adds	r3, #1
 8004f92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f96:	e051      	b.n	800503c <HAL_I2C_Init+0x1dc>
 8004f98:	2304      	movs	r3, #4
 8004f9a:	e04f      	b.n	800503c <HAL_I2C_Init+0x1dc>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d111      	bne.n	8004fc8 <HAL_I2C_Init+0x168>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	1e58      	subs	r0, r3, #1
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6859      	ldr	r1, [r3, #4]
 8004fac:	460b      	mov	r3, r1
 8004fae:	005b      	lsls	r3, r3, #1
 8004fb0:	440b      	add	r3, r1
 8004fb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	bf0c      	ite	eq
 8004fc0:	2301      	moveq	r3, #1
 8004fc2:	2300      	movne	r3, #0
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	e012      	b.n	8004fee <HAL_I2C_Init+0x18e>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	1e58      	subs	r0, r3, #1
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6859      	ldr	r1, [r3, #4]
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	440b      	add	r3, r1
 8004fd6:	0099      	lsls	r1, r3, #2
 8004fd8:	440b      	add	r3, r1
 8004fda:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fde:	3301      	adds	r3, #1
 8004fe0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	bf0c      	ite	eq
 8004fe8:	2301      	moveq	r3, #1
 8004fea:	2300      	movne	r3, #0
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d001      	beq.n	8004ff6 <HAL_I2C_Init+0x196>
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e022      	b.n	800503c <HAL_I2C_Init+0x1dc>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10e      	bne.n	800501c <HAL_I2C_Init+0x1bc>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	1e58      	subs	r0, r3, #1
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6859      	ldr	r1, [r3, #4]
 8005006:	460b      	mov	r3, r1
 8005008:	005b      	lsls	r3, r3, #1
 800500a:	440b      	add	r3, r1
 800500c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005010:	3301      	adds	r3, #1
 8005012:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005016:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800501a:	e00f      	b.n	800503c <HAL_I2C_Init+0x1dc>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	1e58      	subs	r0, r3, #1
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6859      	ldr	r1, [r3, #4]
 8005024:	460b      	mov	r3, r1
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	440b      	add	r3, r1
 800502a:	0099      	lsls	r1, r3, #2
 800502c:	440b      	add	r3, r1
 800502e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005032:	3301      	adds	r3, #1
 8005034:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005038:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800503c:	6879      	ldr	r1, [r7, #4]
 800503e:	6809      	ldr	r1, [r1, #0]
 8005040:	4313      	orrs	r3, r2
 8005042:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	69da      	ldr	r2, [r3, #28]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	431a      	orrs	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	430a      	orrs	r2, r1
 800505e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800506a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	6911      	ldr	r1, [r2, #16]
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	68d2      	ldr	r2, [r2, #12]
 8005076:	4311      	orrs	r1, r2
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	6812      	ldr	r2, [r2, #0]
 800507c:	430b      	orrs	r3, r1
 800507e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	695a      	ldr	r2, [r3, #20]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	431a      	orrs	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	430a      	orrs	r2, r1
 800509a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f042 0201 	orr.w	r2, r2, #1
 80050aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2220      	movs	r2, #32
 80050b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3710      	adds	r7, #16
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	000186a0 	.word	0x000186a0
 80050d8:	001e847f 	.word	0x001e847f
 80050dc:	003d08ff 	.word	0x003d08ff
 80050e0:	431bde83 	.word	0x431bde83
 80050e4:	10624dd3 	.word	0x10624dd3

080050e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b088      	sub	sp, #32
 80050ec:	af02      	add	r7, sp, #8
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	607a      	str	r2, [r7, #4]
 80050f2:	461a      	mov	r2, r3
 80050f4:	460b      	mov	r3, r1
 80050f6:	817b      	strh	r3, [r7, #10]
 80050f8:	4613      	mov	r3, r2
 80050fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050fc:	f7ff fba6 	bl	800484c <HAL_GetTick>
 8005100:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b20      	cmp	r3, #32
 800510c:	f040 80e0 	bne.w	80052d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	9300      	str	r3, [sp, #0]
 8005114:	2319      	movs	r3, #25
 8005116:	2201      	movs	r2, #1
 8005118:	4970      	ldr	r1, [pc, #448]	@ (80052dc <HAL_I2C_Master_Transmit+0x1f4>)
 800511a:	68f8      	ldr	r0, [r7, #12]
 800511c:	f001 ff12 	bl	8006f44 <I2C_WaitOnFlagUntilTimeout>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005126:	2302      	movs	r3, #2
 8005128:	e0d3      	b.n	80052d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005130:	2b01      	cmp	r3, #1
 8005132:	d101      	bne.n	8005138 <HAL_I2C_Master_Transmit+0x50>
 8005134:	2302      	movs	r3, #2
 8005136:	e0cc      	b.n	80052d2 <HAL_I2C_Master_Transmit+0x1ea>
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0301 	and.w	r3, r3, #1
 800514a:	2b01      	cmp	r3, #1
 800514c:	d007      	beq.n	800515e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f042 0201 	orr.w	r2, r2, #1
 800515c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800516c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2221      	movs	r2, #33	@ 0x21
 8005172:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2210      	movs	r2, #16
 800517a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	893a      	ldrh	r2, [r7, #8]
 800518e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005194:	b29a      	uxth	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	4a50      	ldr	r2, [pc, #320]	@ (80052e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800519e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80051a0:	8979      	ldrh	r1, [r7, #10]
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	6a3a      	ldr	r2, [r7, #32]
 80051a6:	68f8      	ldr	r0, [r7, #12]
 80051a8:	f001 fda2 	bl	8006cf0 <I2C_MasterRequestWrite>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d001      	beq.n	80051b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e08d      	b.n	80052d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051b6:	2300      	movs	r3, #0
 80051b8:	613b      	str	r3, [r7, #16]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	613b      	str	r3, [r7, #16]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	613b      	str	r3, [r7, #16]
 80051ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80051cc:	e066      	b.n	800529c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051ce:	697a      	ldr	r2, [r7, #20]
 80051d0:	6a39      	ldr	r1, [r7, #32]
 80051d2:	68f8      	ldr	r0, [r7, #12]
 80051d4:	f001 ff8c 	bl	80070f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00d      	beq.n	80051fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e2:	2b04      	cmp	r3, #4
 80051e4:	d107      	bne.n	80051f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e06b      	b.n	80052d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fe:	781a      	ldrb	r2, [r3, #0]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520a:	1c5a      	adds	r2, r3, #1
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005214:	b29b      	uxth	r3, r3
 8005216:	3b01      	subs	r3, #1
 8005218:	b29a      	uxth	r2, r3
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005222:	3b01      	subs	r3, #1
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	695b      	ldr	r3, [r3, #20]
 8005230:	f003 0304 	and.w	r3, r3, #4
 8005234:	2b04      	cmp	r3, #4
 8005236:	d11b      	bne.n	8005270 <HAL_I2C_Master_Transmit+0x188>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800523c:	2b00      	cmp	r3, #0
 800523e:	d017      	beq.n	8005270 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005244:	781a      	ldrb	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005250:	1c5a      	adds	r2, r3, #1
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800525a:	b29b      	uxth	r3, r3
 800525c:	3b01      	subs	r3, #1
 800525e:	b29a      	uxth	r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005268:	3b01      	subs	r3, #1
 800526a:	b29a      	uxth	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	6a39      	ldr	r1, [r7, #32]
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f001 ff7c 	bl	8007172 <I2C_WaitOnBTFFlagUntilTimeout>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00d      	beq.n	800529c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005284:	2b04      	cmp	r3, #4
 8005286:	d107      	bne.n	8005298 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005296:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e01a      	b.n	80052d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d194      	bne.n	80051ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2220      	movs	r2, #32
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80052cc:	2300      	movs	r3, #0
 80052ce:	e000      	b.n	80052d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80052d0:	2302      	movs	r3, #2
  }
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3718      	adds	r7, #24
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}
 80052da:	bf00      	nop
 80052dc:	00100002 	.word	0x00100002
 80052e0:	ffff0000 	.word	0xffff0000

080052e4 <HAL_I2C_Mem_Write_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b087      	sub	sp, #28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	4608      	mov	r0, r1
 80052ee:	4611      	mov	r1, r2
 80052f0:	461a      	mov	r2, r3
 80052f2:	4603      	mov	r3, r0
 80052f4:	817b      	strh	r3, [r7, #10]
 80052f6:	460b      	mov	r3, r1
 80052f8:	813b      	strh	r3, [r7, #8]
 80052fa:	4613      	mov	r3, r2
 80052fc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80052fe:	2300      	movs	r3, #0
 8005300:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005308:	b2db      	uxtb	r3, r3
 800530a:	2b20      	cmp	r3, #32
 800530c:	f040 808e 	bne.w	800542c <HAL_I2C_Mem_Write_IT+0x148>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005310:	4b4a      	ldr	r3, [pc, #296]	@ (800543c <HAL_I2C_Mem_Write_IT+0x158>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	08db      	lsrs	r3, r3, #3
 8005316:	4a4a      	ldr	r2, [pc, #296]	@ (8005440 <HAL_I2C_Mem_Write_IT+0x15c>)
 8005318:	fba2 2303 	umull	r2, r3, r2, r3
 800531c:	0a1a      	lsrs	r2, r3, #8
 800531e:	4613      	mov	r3, r2
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	4413      	add	r3, r2
 8005324:	009a      	lsls	r2, r3, #2
 8005326:	4413      	add	r3, r2
 8005328:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	3b01      	subs	r3, #1
 800532e:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d116      	bne.n	8005364 <HAL_I2C_Mem_Write_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2200      	movs	r2, #0
 800533a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2220      	movs	r2, #32
 8005340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2200      	movs	r2, #0
 8005348:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005350:	f043 0220 	orr.w	r2, r3, #32
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e064      	b.n	800542e <HAL_I2C_Mem_Write_IT+0x14a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	699b      	ldr	r3, [r3, #24]
 800536a:	f003 0302 	and.w	r3, r3, #2
 800536e:	2b02      	cmp	r3, #2
 8005370:	d0db      	beq.n	800532a <HAL_I2C_Mem_Write_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005378:	2b01      	cmp	r3, #1
 800537a:	d101      	bne.n	8005380 <HAL_I2C_Mem_Write_IT+0x9c>
 800537c:	2302      	movs	r3, #2
 800537e:	e056      	b.n	800542e <HAL_I2C_Mem_Write_IT+0x14a>
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	2b01      	cmp	r3, #1
 8005394:	d007      	beq.n	80053a6 <HAL_I2C_Mem_Write_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f042 0201 	orr.w	r2, r2, #1
 80053a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053b4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2221      	movs	r2, #33	@ 0x21
 80053ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2240      	movs	r2, #64	@ 0x40
 80053c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6a3a      	ldr	r2, [r7, #32]
 80053d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80053d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053dc:	b29a      	uxth	r2, r3
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	4a17      	ldr	r2, [pc, #92]	@ (8005444 <HAL_I2C_Mem_Write_IT+0x160>)
 80053e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80053e8:	897a      	ldrh	r2, [r7, #10]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80053ee:	893a      	ldrh	r2, [r7, #8]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80053f4:	88fa      	ldrh	r2, [r7, #6]
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800540e:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2200      	movs	r2, #0
 8005414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8005426:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8005428:	2300      	movs	r3, #0
 800542a:	e000      	b.n	800542e <HAL_I2C_Mem_Write_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800542c:	2302      	movs	r3, #2
  }
}
 800542e:	4618      	mov	r0, r3
 8005430:	371c      	adds	r7, #28
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr
 800543a:	bf00      	nop
 800543c:	20000004 	.word	0x20000004
 8005440:	14f8b589 	.word	0x14f8b589
 8005444:	ffff0000 	.word	0xffff0000

08005448 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005448:	b480      	push	{r7}
 800544a:	b087      	sub	sp, #28
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	4608      	mov	r0, r1
 8005452:	4611      	mov	r1, r2
 8005454:	461a      	mov	r2, r3
 8005456:	4603      	mov	r3, r0
 8005458:	817b      	strh	r3, [r7, #10]
 800545a:	460b      	mov	r3, r1
 800545c:	813b      	strh	r3, [r7, #8]
 800545e:	4613      	mov	r3, r2
 8005460:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8005462:	2300      	movs	r3, #0
 8005464:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800546c:	b2db      	uxtb	r3, r3
 800546e:	2b20      	cmp	r3, #32
 8005470:	f040 809a 	bne.w	80055a8 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005474:	4b50      	ldr	r3, [pc, #320]	@ (80055b8 <HAL_I2C_Mem_Read_IT+0x170>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	08db      	lsrs	r3, r3, #3
 800547a:	4a50      	ldr	r2, [pc, #320]	@ (80055bc <HAL_I2C_Mem_Read_IT+0x174>)
 800547c:	fba2 2303 	umull	r2, r3, r2, r3
 8005480:	0a1a      	lsrs	r2, r3, #8
 8005482:	4613      	mov	r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	4413      	add	r3, r2
 8005488:	009a      	lsls	r2, r3, #2
 800548a:	4413      	add	r3, r2
 800548c:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	3b01      	subs	r3, #1
 8005492:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d116      	bne.n	80054c8 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2220      	movs	r2, #32
 80054a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b4:	f043 0220 	orr.w	r2, r3, #32
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e070      	b.n	80055aa <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	699b      	ldr	r3, [r3, #24]
 80054ce:	f003 0302 	and.w	r3, r3, #2
 80054d2:	2b02      	cmp	r3, #2
 80054d4:	d0db      	beq.n	800548e <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d101      	bne.n	80054e4 <HAL_I2C_Mem_Read_IT+0x9c>
 80054e0:	2302      	movs	r3, #2
 80054e2:	e062      	b.n	80055aa <HAL_I2C_Mem_Read_IT+0x162>
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d007      	beq.n	800550a <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f042 0201 	orr.w	r2, r2, #1
 8005508:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005518:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2222      	movs	r2, #34	@ 0x22
 800551e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2240      	movs	r2, #64	@ 0x40
 8005526:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6a3a      	ldr	r2, [r7, #32]
 8005534:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800553a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005540:	b29a      	uxth	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	4a1d      	ldr	r2, [pc, #116]	@ (80055c0 <HAL_I2C_Mem_Read_IT+0x178>)
 800554a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800554c:	897a      	ldrh	r2, [r7, #10]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8005552:	893a      	ldrh	r2, [r7, #8]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8005558:	88fa      	ldrh	r2, [r7, #6]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005572:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005582:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2200      	movs	r2, #0
 8005588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if (hi2c->XferSize > 0U)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005590:	2b00      	cmp	r3, #0
 8005592:	d007      	beq.n	80055a4 <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	685a      	ldr	r2, [r3, #4]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80055a2:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 80055a4:	2300      	movs	r3, #0
 80055a6:	e000      	b.n	80055aa <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 80055a8:	2302      	movs	r3, #2
  }
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	371c      	adds	r7, #28
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop
 80055b8:	20000004 	.word	0x20000004
 80055bc:	14f8b589 	.word	0x14f8b589
 80055c0:	ffff0000 	.word	0xffff0000

080055c4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b088      	sub	sp, #32
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80055cc:	2300      	movs	r3, #0
 80055ce:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055dc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055e4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ec:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80055ee:	7bfb      	ldrb	r3, [r7, #15]
 80055f0:	2b10      	cmp	r3, #16
 80055f2:	d003      	beq.n	80055fc <HAL_I2C_EV_IRQHandler+0x38>
 80055f4:	7bfb      	ldrb	r3, [r7, #15]
 80055f6:	2b40      	cmp	r3, #64	@ 0x40
 80055f8:	f040 80b1 	bne.w	800575e <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699b      	ldr	r3, [r3, #24]
 8005602:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10d      	bne.n	8005632 <HAL_I2C_EV_IRQHandler+0x6e>
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800561c:	d003      	beq.n	8005626 <HAL_I2C_EV_IRQHandler+0x62>
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005624:	d101      	bne.n	800562a <HAL_I2C_EV_IRQHandler+0x66>
 8005626:	2301      	movs	r3, #1
 8005628:	e000      	b.n	800562c <HAL_I2C_EV_IRQHandler+0x68>
 800562a:	2300      	movs	r3, #0
 800562c:	2b01      	cmp	r3, #1
 800562e:	f000 8114 	beq.w	800585a <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005632:	69fb      	ldr	r3, [r7, #28]
 8005634:	f003 0301 	and.w	r3, r3, #1
 8005638:	2b00      	cmp	r3, #0
 800563a:	d00b      	beq.n	8005654 <HAL_I2C_EV_IRQHandler+0x90>
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005642:	2b00      	cmp	r3, #0
 8005644:	d006      	beq.n	8005654 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f001 fe35 	bl	80072b6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f000 fd36 	bl	80060be <I2C_Master_SB>
 8005652:	e083      	b.n	800575c <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	f003 0308 	and.w	r3, r3, #8
 800565a:	2b00      	cmp	r3, #0
 800565c:	d008      	beq.n	8005670 <HAL_I2C_EV_IRQHandler+0xac>
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005664:	2b00      	cmp	r3, #0
 8005666:	d003      	beq.n	8005670 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f000 fdae 	bl	80061ca <I2C_Master_ADD10>
 800566e:	e075      	b.n	800575c <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	f003 0302 	and.w	r3, r3, #2
 8005676:	2b00      	cmp	r3, #0
 8005678:	d008      	beq.n	800568c <HAL_I2C_EV_IRQHandler+0xc8>
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005680:	2b00      	cmp	r3, #0
 8005682:	d003      	beq.n	800568c <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f000 fdca 	bl	800621e <I2C_Master_ADDR>
 800568a:	e067      	b.n	800575c <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	f003 0304 	and.w	r3, r3, #4
 8005692:	2b00      	cmp	r3, #0
 8005694:	d036      	beq.n	8005704 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056a4:	f000 80db 	beq.w	800585e <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00d      	beq.n	80056ce <HAL_I2C_EV_IRQHandler+0x10a>
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d008      	beq.n	80056ce <HAL_I2C_EV_IRQHandler+0x10a>
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	f003 0304 	and.w	r3, r3, #4
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d103      	bne.n	80056ce <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f9ae 	bl	8005a28 <I2C_MasterTransmit_TXE>
 80056cc:	e046      	b.n	800575c <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	f003 0304 	and.w	r3, r3, #4
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	f000 80c2 	beq.w	800585e <HAL_I2C_EV_IRQHandler+0x29a>
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 80bc 	beq.w	800585e <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80056e6:	7bbb      	ldrb	r3, [r7, #14]
 80056e8:	2b21      	cmp	r3, #33	@ 0x21
 80056ea:	d103      	bne.n	80056f4 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 fa37 	bl	8005b60 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056f2:	e0b4      	b.n	800585e <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80056f4:	7bfb      	ldrb	r3, [r7, #15]
 80056f6:	2b40      	cmp	r3, #64	@ 0x40
 80056f8:	f040 80b1 	bne.w	800585e <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f000 faa5 	bl	8005c4c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005702:	e0ac      	b.n	800585e <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800570e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005712:	f000 80a4 	beq.w	800585e <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800571c:	2b00      	cmp	r3, #0
 800571e:	d00d      	beq.n	800573c <HAL_I2C_EV_IRQHandler+0x178>
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005726:	2b00      	cmp	r3, #0
 8005728:	d008      	beq.n	800573c <HAL_I2C_EV_IRQHandler+0x178>
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b00      	cmp	r3, #0
 8005732:	d103      	bne.n	800573c <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f000 fb1d 	bl	8005d74 <I2C_MasterReceive_RXNE>
 800573a:	e00f      	b.n	800575c <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	f003 0304 	and.w	r3, r3, #4
 8005742:	2b00      	cmp	r3, #0
 8005744:	f000 808b 	beq.w	800585e <HAL_I2C_EV_IRQHandler+0x29a>
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800574e:	2b00      	cmp	r3, #0
 8005750:	f000 8085 	beq.w	800585e <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 fbc8 	bl	8005eea <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800575a:	e080      	b.n	800585e <HAL_I2C_EV_IRQHandler+0x29a>
 800575c:	e07f      	b.n	800585e <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005762:	2b00      	cmp	r3, #0
 8005764:	d004      	beq.n	8005770 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	695b      	ldr	r3, [r3, #20]
 800576c:	61fb      	str	r3, [r7, #28]
 800576e:	e007      	b.n	8005780 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	699b      	ldr	r3, [r3, #24]
 8005776:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	695b      	ldr	r3, [r3, #20]
 800577e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	f003 0302 	and.w	r3, r3, #2
 8005786:	2b00      	cmp	r3, #0
 8005788:	d011      	beq.n	80057ae <HAL_I2C_EV_IRQHandler+0x1ea>
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00c      	beq.n	80057ae <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005798:	2b00      	cmp	r3, #0
 800579a:	d003      	beq.n	80057a4 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80057a4:	69b9      	ldr	r1, [r7, #24]
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 ff88 	bl	80066bc <I2C_Slave_ADDR>
 80057ac:	e05a      	b.n	8005864 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	f003 0310 	and.w	r3, r3, #16
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d008      	beq.n	80057ca <HAL_I2C_EV_IRQHandler+0x206>
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d003      	beq.n	80057ca <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 ffc2 	bl	800674c <I2C_Slave_STOPF>
 80057c8:	e04c      	b.n	8005864 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80057ca:	7bbb      	ldrb	r3, [r7, #14]
 80057cc:	2b21      	cmp	r3, #33	@ 0x21
 80057ce:	d002      	beq.n	80057d6 <HAL_I2C_EV_IRQHandler+0x212>
 80057d0:	7bbb      	ldrb	r3, [r7, #14]
 80057d2:	2b29      	cmp	r3, #41	@ 0x29
 80057d4:	d120      	bne.n	8005818 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d00d      	beq.n	80057fc <HAL_I2C_EV_IRQHandler+0x238>
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d008      	beq.n	80057fc <HAL_I2C_EV_IRQHandler+0x238>
 80057ea:	69fb      	ldr	r3, [r7, #28]
 80057ec:	f003 0304 	and.w	r3, r3, #4
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d103      	bne.n	80057fc <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 fea3 	bl	8006540 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057fa:	e032      	b.n	8005862 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b00      	cmp	r3, #0
 8005804:	d02d      	beq.n	8005862 <HAL_I2C_EV_IRQHandler+0x29e>
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800580c:	2b00      	cmp	r3, #0
 800580e:	d028      	beq.n	8005862 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005810:	6878      	ldr	r0, [r7, #4]
 8005812:	f000 fed2 	bl	80065ba <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005816:	e024      	b.n	8005862 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00d      	beq.n	800583e <HAL_I2C_EV_IRQHandler+0x27a>
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005828:	2b00      	cmp	r3, #0
 800582a:	d008      	beq.n	800583e <HAL_I2C_EV_IRQHandler+0x27a>
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	f003 0304 	and.w	r3, r3, #4
 8005832:	2b00      	cmp	r3, #0
 8005834:	d103      	bne.n	800583e <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 fee0 	bl	80065fc <I2C_SlaveReceive_RXNE>
 800583c:	e012      	b.n	8005864 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	f003 0304 	and.w	r3, r3, #4
 8005844:	2b00      	cmp	r3, #0
 8005846:	d00d      	beq.n	8005864 <HAL_I2C_EV_IRQHandler+0x2a0>
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800584e:	2b00      	cmp	r3, #0
 8005850:	d008      	beq.n	8005864 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 ff10 	bl	8006678 <I2C_SlaveReceive_BTF>
 8005858:	e004      	b.n	8005864 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 800585a:	bf00      	nop
 800585c:	e002      	b.n	8005864 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800585e:	bf00      	nop
 8005860:	e000      	b.n	8005864 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005862:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005864:	3720      	adds	r7, #32
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}

0800586a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800586a:	b580      	push	{r7, lr}
 800586c:	b08a      	sub	sp, #40	@ 0x28
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005882:	2300      	movs	r3, #0
 8005884:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800588c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800588e:	6a3b      	ldr	r3, [r7, #32]
 8005890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00d      	beq.n	80058b4 <HAL_I2C_ER_IRQHandler+0x4a>
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d008      	beq.n	80058b4 <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 80058a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a4:	f043 0301 	orr.w	r3, r3, #1
 80058a8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80058b2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80058b4:	6a3b      	ldr	r3, [r7, #32]
 80058b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00d      	beq.n	80058da <HAL_I2C_ER_IRQHandler+0x70>
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d008      	beq.n	80058da <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80058c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ca:	f043 0302 	orr.w	r3, r3, #2
 80058ce:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80058d8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80058da:	6a3b      	ldr	r3, [r7, #32]
 80058dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d03e      	beq.n	8005962 <HAL_I2C_ER_IRQHandler+0xf8>
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d039      	beq.n	8005962 <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 80058ee:	7efb      	ldrb	r3, [r7, #27]
 80058f0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005900:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005906:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005908:	7ebb      	ldrb	r3, [r7, #26]
 800590a:	2b20      	cmp	r3, #32
 800590c:	d112      	bne.n	8005934 <HAL_I2C_ER_IRQHandler+0xca>
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d10f      	bne.n	8005934 <HAL_I2C_ER_IRQHandler+0xca>
 8005914:	7cfb      	ldrb	r3, [r7, #19]
 8005916:	2b21      	cmp	r3, #33	@ 0x21
 8005918:	d008      	beq.n	800592c <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800591a:	7cfb      	ldrb	r3, [r7, #19]
 800591c:	2b29      	cmp	r3, #41	@ 0x29
 800591e:	d005      	beq.n	800592c <HAL_I2C_ER_IRQHandler+0xc2>
 8005920:	7cfb      	ldrb	r3, [r7, #19]
 8005922:	2b28      	cmp	r3, #40	@ 0x28
 8005924:	d106      	bne.n	8005934 <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2b21      	cmp	r3, #33	@ 0x21
 800592a:	d103      	bne.n	8005934 <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f001 f83d 	bl	80069ac <I2C_Slave_AF>
 8005932:	e016      	b.n	8005962 <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800593c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800593e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005940:	f043 0304 	orr.w	r3, r3, #4
 8005944:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005946:	7efb      	ldrb	r3, [r7, #27]
 8005948:	2b10      	cmp	r3, #16
 800594a:	d002      	beq.n	8005952 <HAL_I2C_ER_IRQHandler+0xe8>
 800594c:	7efb      	ldrb	r3, [r7, #27]
 800594e:	2b40      	cmp	r3, #64	@ 0x40
 8005950:	d107      	bne.n	8005962 <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005960:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005962:	6a3b      	ldr	r3, [r7, #32]
 8005964:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005968:	2b00      	cmp	r3, #0
 800596a:	d00d      	beq.n	8005988 <HAL_I2C_ER_IRQHandler+0x11e>
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005972:	2b00      	cmp	r3, #0
 8005974:	d008      	beq.n	8005988 <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005978:	f043 0308 	orr.w	r3, r3, #8
 800597c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8005986:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598a:	2b00      	cmp	r3, #0
 800598c:	d008      	beq.n	80059a0 <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005994:	431a      	orrs	r2, r3
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f001 f876 	bl	8006a8c <I2C_ITError>
  }
}
 80059a0:	bf00      	nop
 80059a2:	3728      	adds	r7, #40	@ 0x28
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80059b0:	bf00      	nop
 80059b2:	370c      	adds	r7, #12
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr

080059bc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	460b      	mov	r3, r1
 80059da:	70fb      	strb	r3, [r7, #3]
 80059dc:	4613      	mov	r3, r2
 80059de:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80059e0:	bf00      	nop
 80059e2:	370c      	adds	r7, #12
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80059f4:	bf00      	nop
 80059f6:	370c      	adds	r7, #12
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005a08:	bf00      	nop
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr

08005a14 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005a1c:	bf00      	nop
 8005a1e:	370c      	adds	r7, #12
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a36:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a3e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a44:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d150      	bne.n	8005af0 <I2C_MasterTransmit_TXE+0xc8>
 8005a4e:	7bfb      	ldrb	r3, [r7, #15]
 8005a50:	2b21      	cmp	r3, #33	@ 0x21
 8005a52:	d14d      	bne.n	8005af0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	2b08      	cmp	r3, #8
 8005a58:	d01d      	beq.n	8005a96 <I2C_MasterTransmit_TXE+0x6e>
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	2b20      	cmp	r3, #32
 8005a5e:	d01a      	beq.n	8005a96 <I2C_MasterTransmit_TXE+0x6e>
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005a66:	d016      	beq.n	8005a96 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	685a      	ldr	r2, [r3, #4]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005a76:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2211      	movs	r2, #17
 8005a7c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2220      	movs	r2, #32
 8005a8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f7fe f922 	bl	8003cd8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005a94:	e060      	b.n	8005b58 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005aa4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ab4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	2b40      	cmp	r3, #64	@ 0x40
 8005ace:	d107      	bne.n	8005ae0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f7fe f913 	bl	8003d04 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ade:	e03b      	b.n	8005b58 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f7fe f8f5 	bl	8003cd8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005aee:	e033      	b.n	8005b58 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005af0:	7bfb      	ldrb	r3, [r7, #15]
 8005af2:	2b21      	cmp	r3, #33	@ 0x21
 8005af4:	d005      	beq.n	8005b02 <I2C_MasterTransmit_TXE+0xda>
 8005af6:	7bbb      	ldrb	r3, [r7, #14]
 8005af8:	2b40      	cmp	r3, #64	@ 0x40
 8005afa:	d12d      	bne.n	8005b58 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005afc:	7bfb      	ldrb	r3, [r7, #15]
 8005afe:	2b22      	cmp	r3, #34	@ 0x22
 8005b00:	d12a      	bne.n	8005b58 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d108      	bne.n	8005b1e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	685a      	ldr	r2, [r3, #4]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b1a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005b1c:	e01c      	b.n	8005b58 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	2b40      	cmp	r3, #64	@ 0x40
 8005b28:	d103      	bne.n	8005b32 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 f88e 	bl	8005c4c <I2C_MemoryTransmit_TXE_BTF>
}
 8005b30:	e012      	b.n	8005b58 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b36:	781a      	ldrb	r2, [r3, #0]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b42:	1c5a      	adds	r2, r3, #1
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005b56:	e7ff      	b.n	8005b58 <I2C_MasterTransmit_TXE+0x130>
 8005b58:	bf00      	nop
 8005b5a:	3710      	adds	r7, #16
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b21      	cmp	r3, #33	@ 0x21
 8005b78:	d164      	bne.n	8005c44 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d012      	beq.n	8005baa <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b88:	781a      	ldrb	r2, [r3, #0]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b94:	1c5a      	adds	r2, r3, #1
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	b29a      	uxth	r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005ba8:	e04c      	b.n	8005c44 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2b08      	cmp	r3, #8
 8005bae:	d01d      	beq.n	8005bec <I2C_MasterTransmit_BTF+0x8c>
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2b20      	cmp	r3, #32
 8005bb4:	d01a      	beq.n	8005bec <I2C_MasterTransmit_BTF+0x8c>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005bbc:	d016      	beq.n	8005bec <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	685a      	ldr	r2, [r3, #4]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005bcc:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2211      	movs	r2, #17
 8005bd2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2220      	movs	r2, #32
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f7fe f877 	bl	8003cd8 <HAL_I2C_MasterTxCpltCallback>
}
 8005bea:	e02b      	b.n	8005c44 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685a      	ldr	r2, [r3, #4]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005bfa:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c0a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2220      	movs	r2, #32
 8005c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	2b40      	cmp	r3, #64	@ 0x40
 8005c24:	d107      	bne.n	8005c36 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f7fe f868 	bl	8003d04 <HAL_I2C_MemTxCpltCallback>
}
 8005c34:	e006      	b.n	8005c44 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7fe f84a 	bl	8003cd8 <HAL_I2C_MasterTxCpltCallback>
}
 8005c44:	bf00      	nop
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c5a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d11d      	bne.n	8005ca0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d10b      	bne.n	8005c84 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c70:	b2da      	uxtb	r2, r3
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c7c:	1c9a      	adds	r2, r3, #2
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005c82:	e073      	b.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	121b      	asrs	r3, r3, #8
 8005c8c:	b2da      	uxtb	r2, r3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c98:	1c5a      	adds	r2, r3, #1
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005c9e:	e065      	b.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d10b      	bne.n	8005cc0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cac:	b2da      	uxtb	r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cb8:	1c5a      	adds	r2, r3, #1
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005cbe:	e055      	b.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d151      	bne.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005cc8:	7bfb      	ldrb	r3, [r7, #15]
 8005cca:	2b22      	cmp	r3, #34	@ 0x22
 8005ccc:	d10d      	bne.n	8005cea <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005cdc:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ce2:	1c5a      	adds	r2, r3, #1
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005ce8:	e040      	b.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d015      	beq.n	8005d20 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005cf4:	7bfb      	ldrb	r3, [r7, #15]
 8005cf6:	2b21      	cmp	r3, #33	@ 0x21
 8005cf8:	d112      	bne.n	8005d20 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfe:	781a      	ldrb	r2, [r3, #0]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d0a:	1c5a      	adds	r2, r3, #1
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	3b01      	subs	r3, #1
 8005d18:	b29a      	uxth	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005d1e:	e025      	b.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d120      	bne.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x120>
 8005d2a:	7bfb      	ldrb	r3, [r7, #15]
 8005d2c:	2b21      	cmp	r3, #33	@ 0x21
 8005d2e:	d11d      	bne.n	8005d6c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	685a      	ldr	r2, [r3, #4]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005d3e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d4e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2220      	movs	r2, #32
 8005d5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f7fd ffcc 	bl	8003d04 <HAL_I2C_MemTxCpltCallback>
}
 8005d6c:	bf00      	nop
 8005d6e:	3710      	adds	r7, #16
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	2b22      	cmp	r3, #34	@ 0x22
 8005d86:	f040 80ac 	bne.w	8005ee2 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2b03      	cmp	r3, #3
 8005d96:	d921      	bls.n	8005ddc <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	691a      	ldr	r2, [r3, #16]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da2:	b2d2      	uxtb	r2, r2
 8005da4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005daa:	1c5a      	adds	r2, r3, #1
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	3b01      	subs	r3, #1
 8005db8:	b29a      	uxth	r2, r3
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	2b03      	cmp	r3, #3
 8005dc6:	f040 808c 	bne.w	8005ee2 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	685a      	ldr	r2, [r3, #4]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dd8:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005dda:	e082      	b.n	8005ee2 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d075      	beq.n	8005ed0 <I2C_MasterReceive_RXNE+0x15c>
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d002      	beq.n	8005df0 <I2C_MasterReceive_RXNE+0x7c>
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d16f      	bne.n	8005ed0 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f001 f9ff 	bl	80071f4 <I2C_WaitOnSTOPRequestThroughIT>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d142      	bne.n	8005e82 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e0a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	685a      	ldr	r2, [r3, #4]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005e1a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	691a      	ldr	r2, [r3, #16]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e26:	b2d2      	uxtb	r2, r2
 8005e28:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2e:	1c5a      	adds	r2, r3, #1
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2220      	movs	r2, #32
 8005e46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	2b40      	cmp	r3, #64	@ 0x40
 8005e54:	d10a      	bne.n	8005e6c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f7fd ff58 	bl	8003d1a <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e6a:	e03a      	b.n	8005ee2 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2212      	movs	r2, #18
 8005e78:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f7fd ff37 	bl	8003cee <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e80:	e02f      	b.n	8005ee2 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	685a      	ldr	r2, [r3, #4]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005e90:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	691a      	ldr	r2, [r3, #16]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e9c:	b2d2      	uxtb	r2, r2
 8005e9e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea4:	1c5a      	adds	r2, r3, #1
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	3b01      	subs	r3, #1
 8005eb2:	b29a      	uxth	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2220      	movs	r2, #32
 8005ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f7ff fd99 	bl	8005a00 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005ece:	e008      	b.n	8005ee2 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	685a      	ldr	r2, [r3, #4]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ede:	605a      	str	r2, [r3, #4]
}
 8005ee0:	e7ff      	b.n	8005ee2 <I2C_MasterReceive_RXNE+0x16e>
 8005ee2:	bf00      	nop
 8005ee4:	3710      	adds	r7, #16
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}

08005eea <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005eea:	b580      	push	{r7, lr}
 8005eec:	b084      	sub	sp, #16
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef6:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	2b04      	cmp	r3, #4
 8005f00:	d11b      	bne.n	8005f3a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	685a      	ldr	r2, [r3, #4]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f10:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	691a      	ldr	r2, [r3, #16]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f1c:	b2d2      	uxtb	r2, r2
 8005f1e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f24:	1c5a      	adds	r2, r3, #1
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	3b01      	subs	r3, #1
 8005f32:	b29a      	uxth	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005f38:	e0bd      	b.n	80060b6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	2b03      	cmp	r3, #3
 8005f42:	d129      	bne.n	8005f98 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	685a      	ldr	r2, [r3, #4]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f52:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2b04      	cmp	r3, #4
 8005f58:	d00a      	beq.n	8005f70 <I2C_MasterReceive_BTF+0x86>
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2b02      	cmp	r3, #2
 8005f5e:	d007      	beq.n	8005f70 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f6e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	691a      	ldr	r2, [r3, #16]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f7a:	b2d2      	uxtb	r2, r2
 8005f7c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f82:	1c5a      	adds	r2, r3, #1
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	3b01      	subs	r3, #1
 8005f90:	b29a      	uxth	r2, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005f96:	e08e      	b.n	80060b6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	2b02      	cmp	r3, #2
 8005fa0:	d176      	bne.n	8006090 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d002      	beq.n	8005fae <I2C_MasterReceive_BTF+0xc4>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2b10      	cmp	r3, #16
 8005fac:	d108      	bne.n	8005fc0 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fbc:	601a      	str	r2, [r3, #0]
 8005fbe:	e019      	b.n	8005ff4 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2b04      	cmp	r3, #4
 8005fc4:	d002      	beq.n	8005fcc <I2C_MasterReceive_BTF+0xe2>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d108      	bne.n	8005fde <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005fda:	601a      	str	r2, [r3, #0]
 8005fdc:	e00a      	b.n	8005ff4 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2b10      	cmp	r3, #16
 8005fe2:	d007      	beq.n	8005ff4 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ff2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	691a      	ldr	r2, [r3, #16]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ffe:	b2d2      	uxtb	r2, r2
 8006000:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006006:	1c5a      	adds	r2, r3, #1
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006010:	b29b      	uxth	r3, r3
 8006012:	3b01      	subs	r3, #1
 8006014:	b29a      	uxth	r2, r3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	691a      	ldr	r2, [r3, #16]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006024:	b2d2      	uxtb	r2, r2
 8006026:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800602c:	1c5a      	adds	r2, r3, #1
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006036:	b29b      	uxth	r3, r3
 8006038:	3b01      	subs	r3, #1
 800603a:	b29a      	uxth	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800604e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2220      	movs	r2, #32
 8006054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b40      	cmp	r3, #64	@ 0x40
 8006062:	d10a      	bne.n	800607a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f7fd fe51 	bl	8003d1a <HAL_I2C_MemRxCpltCallback>
}
 8006078:	e01d      	b.n	80060b6 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2212      	movs	r2, #18
 8006086:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f7fd fe30 	bl	8003cee <HAL_I2C_MasterRxCpltCallback>
}
 800608e:	e012      	b.n	80060b6 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	691a      	ldr	r2, [r3, #16]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609a:	b2d2      	uxtb	r2, r2
 800609c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a2:	1c5a      	adds	r2, r3, #1
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	3b01      	subs	r3, #1
 80060b0:	b29a      	uxth	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80060b6:	bf00      	nop
 80060b8:	3710      	adds	r7, #16
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}

080060be <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80060be:	b480      	push	{r7}
 80060c0:	b083      	sub	sp, #12
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	2b40      	cmp	r3, #64	@ 0x40
 80060d0:	d117      	bne.n	8006102 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d109      	bne.n	80060ee <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	461a      	mov	r2, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80060ea:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80060ec:	e067      	b.n	80061be <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	f043 0301 	orr.w	r3, r3, #1
 80060f8:	b2da      	uxtb	r2, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	611a      	str	r2, [r3, #16]
}
 8006100:	e05d      	b.n	80061be <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800610a:	d133      	bne.n	8006174 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006112:	b2db      	uxtb	r3, r3
 8006114:	2b21      	cmp	r3, #33	@ 0x21
 8006116:	d109      	bne.n	800612c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800611c:	b2db      	uxtb	r3, r3
 800611e:	461a      	mov	r2, r3
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006128:	611a      	str	r2, [r3, #16]
 800612a:	e008      	b.n	800613e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006130:	b2db      	uxtb	r3, r3
 8006132:	f043 0301 	orr.w	r3, r3, #1
 8006136:	b2da      	uxtb	r2, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006142:	2b00      	cmp	r3, #0
 8006144:	d004      	beq.n	8006150 <I2C_Master_SB+0x92>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800614a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800614c:	2b00      	cmp	r3, #0
 800614e:	d108      	bne.n	8006162 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006154:	2b00      	cmp	r3, #0
 8006156:	d032      	beq.n	80061be <I2C_Master_SB+0x100>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800615c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800615e:	2b00      	cmp	r3, #0
 8006160:	d02d      	beq.n	80061be <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	685a      	ldr	r2, [r3, #4]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006170:	605a      	str	r2, [r3, #4]
}
 8006172:	e024      	b.n	80061be <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006178:	2b00      	cmp	r3, #0
 800617a:	d10e      	bne.n	800619a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006180:	b29b      	uxth	r3, r3
 8006182:	11db      	asrs	r3, r3, #7
 8006184:	b2db      	uxtb	r3, r3
 8006186:	f003 0306 	and.w	r3, r3, #6
 800618a:	b2db      	uxtb	r3, r3
 800618c:	f063 030f 	orn	r3, r3, #15
 8006190:	b2da      	uxtb	r2, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	611a      	str	r2, [r3, #16]
}
 8006198:	e011      	b.n	80061be <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d10d      	bne.n	80061be <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061a6:	b29b      	uxth	r3, r3
 80061a8:	11db      	asrs	r3, r3, #7
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	f003 0306 	and.w	r3, r3, #6
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	f063 030e 	orn	r3, r3, #14
 80061b6:	b2da      	uxtb	r2, r3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	611a      	str	r2, [r3, #16]
}
 80061be:	bf00      	nop
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b083      	sub	sp, #12
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061d6:	b2da      	uxtb	r2, r3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d004      	beq.n	80061f0 <I2C_Master_ADD10+0x26>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d108      	bne.n	8006202 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d00c      	beq.n	8006212 <I2C_Master_ADD10+0x48>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d007      	beq.n	8006212 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	685a      	ldr	r2, [r3, #4]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006210:	605a      	str	r2, [r3, #4]
  }
}
 8006212:	bf00      	nop
 8006214:	370c      	adds	r7, #12
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr

0800621e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800621e:	b480      	push	{r7}
 8006220:	b091      	sub	sp, #68	@ 0x44
 8006222:	af00      	add	r7, sp, #0
 8006224:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800622c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006234:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800623a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006242:	b2db      	uxtb	r3, r3
 8006244:	2b22      	cmp	r3, #34	@ 0x22
 8006246:	f040 8169 	bne.w	800651c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800624e:	2b00      	cmp	r3, #0
 8006250:	d10f      	bne.n	8006272 <I2C_Master_ADDR+0x54>
 8006252:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006256:	2b40      	cmp	r3, #64	@ 0x40
 8006258:	d10b      	bne.n	8006272 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800625a:	2300      	movs	r3, #0
 800625c:	633b      	str	r3, [r7, #48]	@ 0x30
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	695b      	ldr	r3, [r3, #20]
 8006264:	633b      	str	r3, [r7, #48]	@ 0x30
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	699b      	ldr	r3, [r3, #24]
 800626c:	633b      	str	r3, [r7, #48]	@ 0x30
 800626e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006270:	e160      	b.n	8006534 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006276:	2b00      	cmp	r3, #0
 8006278:	d11d      	bne.n	80062b6 <I2C_Master_ADDR+0x98>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006282:	d118      	bne.n	80062b6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006284:	2300      	movs	r3, #0
 8006286:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	699b      	ldr	r3, [r3, #24]
 8006296:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80062a8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062ae:	1c5a      	adds	r2, r3, #1
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	651a      	str	r2, [r3, #80]	@ 0x50
 80062b4:	e13e      	b.n	8006534 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d113      	bne.n	80062e8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062c0:	2300      	movs	r3, #0
 80062c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	695b      	ldr	r3, [r3, #20]
 80062ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	699b      	ldr	r3, [r3, #24]
 80062d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062e4:	601a      	str	r2, [r3, #0]
 80062e6:	e115      	b.n	8006514 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	f040 808a 	bne.w	8006408 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80062f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062f6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80062fa:	d137      	bne.n	800636c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800630a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006316:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800631a:	d113      	bne.n	8006344 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800632a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800632c:	2300      	movs	r3, #0
 800632e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	695b      	ldr	r3, [r3, #20]
 8006336:	627b      	str	r3, [r7, #36]	@ 0x24
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006342:	e0e7      	b.n	8006514 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006344:	2300      	movs	r3, #0
 8006346:	623b      	str	r3, [r7, #32]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	623b      	str	r3, [r7, #32]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	699b      	ldr	r3, [r3, #24]
 8006356:	623b      	str	r3, [r7, #32]
 8006358:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	e0d3      	b.n	8006514 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800636c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800636e:	2b08      	cmp	r3, #8
 8006370:	d02e      	beq.n	80063d0 <I2C_Master_ADDR+0x1b2>
 8006372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006374:	2b20      	cmp	r3, #32
 8006376:	d02b      	beq.n	80063d0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800637a:	2b12      	cmp	r3, #18
 800637c:	d102      	bne.n	8006384 <I2C_Master_ADDR+0x166>
 800637e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006380:	2b01      	cmp	r3, #1
 8006382:	d125      	bne.n	80063d0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006386:	2b04      	cmp	r3, #4
 8006388:	d00e      	beq.n	80063a8 <I2C_Master_ADDR+0x18a>
 800638a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800638c:	2b02      	cmp	r3, #2
 800638e:	d00b      	beq.n	80063a8 <I2C_Master_ADDR+0x18a>
 8006390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006392:	2b10      	cmp	r3, #16
 8006394:	d008      	beq.n	80063a8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063a4:	601a      	str	r2, [r3, #0]
 80063a6:	e007      	b.n	80063b8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80063b6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063b8:	2300      	movs	r3, #0
 80063ba:	61fb      	str	r3, [r7, #28]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	695b      	ldr	r3, [r3, #20]
 80063c2:	61fb      	str	r3, [r7, #28]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	699b      	ldr	r3, [r3, #24]
 80063ca:	61fb      	str	r3, [r7, #28]
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	e0a1      	b.n	8006514 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063de:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063e0:	2300      	movs	r3, #0
 80063e2:	61bb      	str	r3, [r7, #24]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	695b      	ldr	r3, [r3, #20]
 80063ea:	61bb      	str	r3, [r7, #24]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	699b      	ldr	r3, [r3, #24]
 80063f2:	61bb      	str	r3, [r7, #24]
 80063f4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006404:	601a      	str	r2, [r3, #0]
 8006406:	e085      	b.n	8006514 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800640c:	b29b      	uxth	r3, r3
 800640e:	2b02      	cmp	r3, #2
 8006410:	d14d      	bne.n	80064ae <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006414:	2b04      	cmp	r3, #4
 8006416:	d016      	beq.n	8006446 <I2C_Master_ADDR+0x228>
 8006418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800641a:	2b02      	cmp	r3, #2
 800641c:	d013      	beq.n	8006446 <I2C_Master_ADDR+0x228>
 800641e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006420:	2b10      	cmp	r3, #16
 8006422:	d010      	beq.n	8006446 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006432:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006442:	601a      	str	r2, [r3, #0]
 8006444:	e007      	b.n	8006456 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006454:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006460:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006464:	d117      	bne.n	8006496 <I2C_Master_ADDR+0x278>
 8006466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006468:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800646c:	d00b      	beq.n	8006486 <I2C_Master_ADDR+0x268>
 800646e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006470:	2b01      	cmp	r3, #1
 8006472:	d008      	beq.n	8006486 <I2C_Master_ADDR+0x268>
 8006474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006476:	2b08      	cmp	r3, #8
 8006478:	d005      	beq.n	8006486 <I2C_Master_ADDR+0x268>
 800647a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800647c:	2b10      	cmp	r3, #16
 800647e:	d002      	beq.n	8006486 <I2C_Master_ADDR+0x268>
 8006480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006482:	2b20      	cmp	r3, #32
 8006484:	d107      	bne.n	8006496 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006494:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006496:	2300      	movs	r3, #0
 8006498:	617b      	str	r3, [r7, #20]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	695b      	ldr	r3, [r3, #20]
 80064a0:	617b      	str	r3, [r7, #20]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	699b      	ldr	r3, [r3, #24]
 80064a8:	617b      	str	r3, [r7, #20]
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	e032      	b.n	8006514 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80064bc:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064cc:	d117      	bne.n	80064fe <I2C_Master_ADDR+0x2e0>
 80064ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80064d4:	d00b      	beq.n	80064ee <I2C_Master_ADDR+0x2d0>
 80064d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d008      	beq.n	80064ee <I2C_Master_ADDR+0x2d0>
 80064dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064de:	2b08      	cmp	r3, #8
 80064e0:	d005      	beq.n	80064ee <I2C_Master_ADDR+0x2d0>
 80064e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064e4:	2b10      	cmp	r3, #16
 80064e6:	d002      	beq.n	80064ee <I2C_Master_ADDR+0x2d0>
 80064e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ea:	2b20      	cmp	r3, #32
 80064ec:	d107      	bne.n	80064fe <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685a      	ldr	r2, [r3, #4]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064fc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064fe:	2300      	movs	r3, #0
 8006500:	613b      	str	r3, [r7, #16]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	695b      	ldr	r3, [r3, #20]
 8006508:	613b      	str	r3, [r7, #16]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	613b      	str	r3, [r7, #16]
 8006512:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800651a:	e00b      	b.n	8006534 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800651c:	2300      	movs	r3, #0
 800651e:	60fb      	str	r3, [r7, #12]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	695b      	ldr	r3, [r3, #20]
 8006526:	60fb      	str	r3, [r7, #12]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	60fb      	str	r3, [r7, #12]
 8006530:	68fb      	ldr	r3, [r7, #12]
}
 8006532:	e7ff      	b.n	8006534 <I2C_Master_ADDR+0x316>
 8006534:	bf00      	nop
 8006536:	3744      	adds	r7, #68	@ 0x44
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800654e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006554:	b29b      	uxth	r3, r3
 8006556:	2b00      	cmp	r3, #0
 8006558:	d02b      	beq.n	80065b2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800655e:	781a      	ldrb	r2, [r3, #0]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800656a:	1c5a      	adds	r2, r3, #1
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006574:	b29b      	uxth	r3, r3
 8006576:	3b01      	subs	r3, #1
 8006578:	b29a      	uxth	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006582:	b29b      	uxth	r3, r3
 8006584:	2b00      	cmp	r3, #0
 8006586:	d114      	bne.n	80065b2 <I2C_SlaveTransmit_TXE+0x72>
 8006588:	7bfb      	ldrb	r3, [r7, #15]
 800658a:	2b29      	cmp	r3, #41	@ 0x29
 800658c:	d111      	bne.n	80065b2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	685a      	ldr	r2, [r3, #4]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800659c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2221      	movs	r2, #33	@ 0x21
 80065a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2228      	movs	r2, #40	@ 0x28
 80065a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f7ff f9fb 	bl	80059a8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80065b2:	bf00      	nop
 80065b4:	3710      	adds	r7, #16
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}

080065ba <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b083      	sub	sp, #12
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d011      	beq.n	80065f0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d0:	781a      	ldrb	r2, [r3, #0]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065dc:	1c5a      	adds	r2, r3, #1
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	3b01      	subs	r3, #1
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80065f0:	bf00      	nop
 80065f2:	370c      	adds	r7, #12
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800660a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006610:	b29b      	uxth	r3, r3
 8006612:	2b00      	cmp	r3, #0
 8006614:	d02c      	beq.n	8006670 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	691a      	ldr	r2, [r3, #16]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006620:	b2d2      	uxtb	r2, r2
 8006622:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006628:	1c5a      	adds	r2, r3, #1
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006632:	b29b      	uxth	r3, r3
 8006634:	3b01      	subs	r3, #1
 8006636:	b29a      	uxth	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006640:	b29b      	uxth	r3, r3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d114      	bne.n	8006670 <I2C_SlaveReceive_RXNE+0x74>
 8006646:	7bfb      	ldrb	r3, [r7, #15]
 8006648:	2b2a      	cmp	r3, #42	@ 0x2a
 800664a:	d111      	bne.n	8006670 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	685a      	ldr	r2, [r3, #4]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800665a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2222      	movs	r2, #34	@ 0x22
 8006660:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2228      	movs	r2, #40	@ 0x28
 8006666:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f7ff f9a6 	bl	80059bc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006670:	bf00      	nop
 8006672:	3710      	adds	r7, #16
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006678:	b480      	push	{r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006684:	b29b      	uxth	r3, r3
 8006686:	2b00      	cmp	r3, #0
 8006688:	d012      	beq.n	80066b0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	691a      	ldr	r2, [r3, #16]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006694:	b2d2      	uxtb	r2, r2
 8006696:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669c:	1c5a      	adds	r2, r3, #1
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	3b01      	subs	r3, #1
 80066aa:	b29a      	uxth	r2, r3
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80066b0:	bf00      	nop
 80066b2:	370c      	adds	r7, #12
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80066c6:	2300      	movs	r3, #0
 80066c8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80066d6:	2b28      	cmp	r3, #40	@ 0x28
 80066d8:	d125      	bne.n	8006726 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066e8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	f003 0304 	and.w	r3, r3, #4
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d101      	bne.n	80066f8 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80066f4:	2301      	movs	r3, #1
 80066f6:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d103      	bne.n	800670a <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	81bb      	strh	r3, [r7, #12]
 8006708:	e002      	b.n	8006710 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006718:	89ba      	ldrh	r2, [r7, #12]
 800671a:	7bfb      	ldrb	r3, [r7, #15]
 800671c:	4619      	mov	r1, r3
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f7ff f956 	bl	80059d0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006724:	e00e      	b.n	8006744 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006726:	2300      	movs	r3, #0
 8006728:	60bb      	str	r3, [r7, #8]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	695b      	ldr	r3, [r3, #20]
 8006730:	60bb      	str	r3, [r7, #8]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	699b      	ldr	r3, [r3, #24]
 8006738:	60bb      	str	r3, [r7, #8]
 800673a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006744:	bf00      	nop
 8006746:	3710      	adds	r7, #16
 8006748:	46bd      	mov	sp, r7
 800674a:	bd80      	pop	{r7, pc}

0800674c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b084      	sub	sp, #16
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800675a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	685a      	ldr	r2, [r3, #4]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800676a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800676c:	2300      	movs	r3, #0
 800676e:	60bb      	str	r3, [r7, #8]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	695b      	ldr	r3, [r3, #20]
 8006776:	60bb      	str	r3, [r7, #8]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f042 0201 	orr.w	r2, r2, #1
 8006786:	601a      	str	r2, [r3, #0]
 8006788:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006798:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067a8:	d172      	bne.n	8006890 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80067aa:	7bfb      	ldrb	r3, [r7, #15]
 80067ac:	2b22      	cmp	r3, #34	@ 0x22
 80067ae:	d002      	beq.n	80067b6 <I2C_Slave_STOPF+0x6a>
 80067b0:	7bfb      	ldrb	r3, [r7, #15]
 80067b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80067b4:	d135      	bne.n	8006822 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	b29a      	uxth	r2, r3
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067c8:	b29b      	uxth	r3, r3
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d005      	beq.n	80067da <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067d2:	f043 0204 	orr.w	r2, r3, #4
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	685a      	ldr	r2, [r3, #4]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067e8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ee:	4618      	mov	r0, r3
 80067f0:	f7fe f960 	bl	8004ab4 <HAL_DMA_GetState>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d049      	beq.n	800688e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067fe:	4a69      	ldr	r2, [pc, #420]	@ (80069a4 <I2C_Slave_STOPF+0x258>)
 8006800:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006806:	4618      	mov	r0, r3
 8006808:	f7fe f932 	bl	8004a70 <HAL_DMA_Abort_IT>
 800680c:	4603      	mov	r3, r0
 800680e:	2b00      	cmp	r3, #0
 8006810:	d03d      	beq.n	800688e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006816:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800681c:	4610      	mov	r0, r2
 800681e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006820:	e035      	b.n	800688e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	b29a      	uxth	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006834:	b29b      	uxth	r3, r3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d005      	beq.n	8006846 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800683e:	f043 0204 	orr.w	r2, r3, #4
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	685a      	ldr	r2, [r3, #4]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006854:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800685a:	4618      	mov	r0, r3
 800685c:	f7fe f92a 	bl	8004ab4 <HAL_DMA_GetState>
 8006860:	4603      	mov	r3, r0
 8006862:	2b01      	cmp	r3, #1
 8006864:	d014      	beq.n	8006890 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800686a:	4a4e      	ldr	r2, [pc, #312]	@ (80069a4 <I2C_Slave_STOPF+0x258>)
 800686c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006872:	4618      	mov	r0, r3
 8006874:	f7fe f8fc 	bl	8004a70 <HAL_DMA_Abort_IT>
 8006878:	4603      	mov	r3, r0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d008      	beq.n	8006890 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006882:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006888:	4610      	mov	r0, r2
 800688a:	4798      	blx	r3
 800688c:	e000      	b.n	8006890 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800688e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006894:	b29b      	uxth	r3, r3
 8006896:	2b00      	cmp	r3, #0
 8006898:	d03e      	beq.n	8006918 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	695b      	ldr	r3, [r3, #20]
 80068a0:	f003 0304 	and.w	r3, r3, #4
 80068a4:	2b04      	cmp	r3, #4
 80068a6:	d112      	bne.n	80068ce <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	691a      	ldr	r2, [r3, #16]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b2:	b2d2      	uxtb	r2, r2
 80068b4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ba:	1c5a      	adds	r2, r3, #1
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	3b01      	subs	r3, #1
 80068c8:	b29a      	uxth	r2, r3
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	695b      	ldr	r3, [r3, #20]
 80068d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068d8:	2b40      	cmp	r3, #64	@ 0x40
 80068da:	d112      	bne.n	8006902 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	691a      	ldr	r2, [r3, #16]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068e6:	b2d2      	uxtb	r2, r2
 80068e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ee:	1c5a      	adds	r2, r3, #1
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	3b01      	subs	r3, #1
 80068fc:	b29a      	uxth	r2, r3
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006906:	b29b      	uxth	r3, r3
 8006908:	2b00      	cmp	r3, #0
 800690a:	d005      	beq.n	8006918 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006910:	f043 0204 	orr.w	r2, r3, #4
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691c:	2b00      	cmp	r3, #0
 800691e:	d003      	beq.n	8006928 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f000 f8b3 	bl	8006a8c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006926:	e039      	b.n	800699c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006928:	7bfb      	ldrb	r3, [r7, #15]
 800692a:	2b2a      	cmp	r3, #42	@ 0x2a
 800692c:	d109      	bne.n	8006942 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2228      	movs	r2, #40	@ 0x28
 8006938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f7ff f83d 	bl	80059bc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006948:	b2db      	uxtb	r3, r3
 800694a:	2b28      	cmp	r3, #40	@ 0x28
 800694c:	d111      	bne.n	8006972 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a15      	ldr	r2, [pc, #84]	@ (80069a8 <I2C_Slave_STOPF+0x25c>)
 8006952:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2220      	movs	r2, #32
 800695e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f7ff f83e 	bl	80059ec <HAL_I2C_ListenCpltCallback>
}
 8006970:	e014      	b.n	800699c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006976:	2b22      	cmp	r3, #34	@ 0x22
 8006978:	d002      	beq.n	8006980 <I2C_Slave_STOPF+0x234>
 800697a:	7bfb      	ldrb	r3, [r7, #15]
 800697c:	2b22      	cmp	r3, #34	@ 0x22
 800697e:	d10d      	bne.n	800699c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2220      	movs	r2, #32
 800698a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7ff f810 	bl	80059bc <HAL_I2C_SlaveRxCpltCallback>
}
 800699c:	bf00      	nop
 800699e:	3710      	adds	r7, #16
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	08006df5 	.word	0x08006df5
 80069a8:	ffff0000 	.word	0xffff0000

080069ac <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069ba:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	2b08      	cmp	r3, #8
 80069c6:	d002      	beq.n	80069ce <I2C_Slave_AF+0x22>
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	2b20      	cmp	r3, #32
 80069cc:	d129      	bne.n	8006a22 <I2C_Slave_AF+0x76>
 80069ce:	7bfb      	ldrb	r3, [r7, #15]
 80069d0:	2b28      	cmp	r3, #40	@ 0x28
 80069d2:	d126      	bne.n	8006a22 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a2c      	ldr	r2, [pc, #176]	@ (8006a88 <I2C_Slave_AF+0xdc>)
 80069d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	685a      	ldr	r2, [r3, #4]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80069e8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80069f2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a02:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2220      	movs	r2, #32
 8006a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2200      	movs	r2, #0
 8006a16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f7fe ffe6 	bl	80059ec <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006a20:	e02e      	b.n	8006a80 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006a22:	7bfb      	ldrb	r3, [r7, #15]
 8006a24:	2b21      	cmp	r3, #33	@ 0x21
 8006a26:	d126      	bne.n	8006a76 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a17      	ldr	r2, [pc, #92]	@ (8006a88 <I2C_Slave_AF+0xdc>)
 8006a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2221      	movs	r2, #33	@ 0x21
 8006a32:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2220      	movs	r2, #32
 8006a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	685a      	ldr	r2, [r3, #4]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006a52:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006a5c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	681a      	ldr	r2, [r3, #0]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a6c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f7fe ff9a 	bl	80059a8 <HAL_I2C_SlaveTxCpltCallback>
}
 8006a74:	e004      	b.n	8006a80 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006a7e:	615a      	str	r2, [r3, #20]
}
 8006a80:	bf00      	nop
 8006a82:	3710      	adds	r7, #16
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}
 8006a88:	ffff0000 	.word	0xffff0000

08006a8c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b084      	sub	sp, #16
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a9a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006aa2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006aa4:	7bbb      	ldrb	r3, [r7, #14]
 8006aa6:	2b10      	cmp	r3, #16
 8006aa8:	d002      	beq.n	8006ab0 <I2C_ITError+0x24>
 8006aaa:	7bbb      	ldrb	r3, [r7, #14]
 8006aac:	2b40      	cmp	r3, #64	@ 0x40
 8006aae:	d10a      	bne.n	8006ac6 <I2C_ITError+0x3a>
 8006ab0:	7bfb      	ldrb	r3, [r7, #15]
 8006ab2:	2b22      	cmp	r3, #34	@ 0x22
 8006ab4:	d107      	bne.n	8006ac6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006ac4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006ac6:	7bfb      	ldrb	r3, [r7, #15]
 8006ac8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006acc:	2b28      	cmp	r3, #40	@ 0x28
 8006ace:	d107      	bne.n	8006ae0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2228      	movs	r2, #40	@ 0x28
 8006ada:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006ade:	e015      	b.n	8006b0c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006aea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006aee:	d00a      	beq.n	8006b06 <I2C_ITError+0x7a>
 8006af0:	7bfb      	ldrb	r3, [r7, #15]
 8006af2:	2b60      	cmp	r3, #96	@ 0x60
 8006af4:	d007      	beq.n	8006b06 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2220      	movs	r2, #32
 8006afa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b1a:	d162      	bne.n	8006be2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b2a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b34:	b2db      	uxtb	r3, r3
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d020      	beq.n	8006b7c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b3e:	4a6a      	ldr	r2, [pc, #424]	@ (8006ce8 <I2C_ITError+0x25c>)
 8006b40:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7fd ff92 	bl	8004a70 <HAL_DMA_Abort_IT>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	f000 8089 	beq.w	8006c66 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f022 0201 	bic.w	r2, r2, #1
 8006b62:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2220      	movs	r2, #32
 8006b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006b76:	4610      	mov	r0, r2
 8006b78:	4798      	blx	r3
 8006b7a:	e074      	b.n	8006c66 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b80:	4a59      	ldr	r2, [pc, #356]	@ (8006ce8 <I2C_ITError+0x25c>)
 8006b82:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f7fd ff71 	bl	8004a70 <HAL_DMA_Abort_IT>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d068      	beq.n	8006c66 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	695b      	ldr	r3, [r3, #20]
 8006b9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b9e:	2b40      	cmp	r3, #64	@ 0x40
 8006ba0:	d10b      	bne.n	8006bba <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	691a      	ldr	r2, [r3, #16]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bac:	b2d2      	uxtb	r2, r2
 8006bae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb4:	1c5a      	adds	r2, r3, #1
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f022 0201 	bic.w	r2, r2, #1
 8006bc8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2220      	movs	r2, #32
 8006bce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006bdc:	4610      	mov	r0, r2
 8006bde:	4798      	blx	r3
 8006be0:	e041      	b.n	8006c66 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	2b60      	cmp	r3, #96	@ 0x60
 8006bec:	d125      	bne.n	8006c3a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2220      	movs	r2, #32
 8006bf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	695b      	ldr	r3, [r3, #20]
 8006c02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c06:	2b40      	cmp	r3, #64	@ 0x40
 8006c08:	d10b      	bne.n	8006c22 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	691a      	ldr	r2, [r3, #16]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c14:	b2d2      	uxtb	r2, r2
 8006c16:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c1c:	1c5a      	adds	r2, r3, #1
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f022 0201 	bic.w	r2, r2, #1
 8006c30:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f7fe feee 	bl	8005a14 <HAL_I2C_AbortCpltCallback>
 8006c38:	e015      	b.n	8006c66 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	695b      	ldr	r3, [r3, #20]
 8006c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c44:	2b40      	cmp	r3, #64	@ 0x40
 8006c46:	d10b      	bne.n	8006c60 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	691a      	ldr	r2, [r3, #16]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c52:	b2d2      	uxtb	r2, r2
 8006c54:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c5a:	1c5a      	adds	r2, r3, #1
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f7fe fecd 	bl	8005a00 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c6a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	f003 0301 	and.w	r3, r3, #1
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d10e      	bne.n	8006c94 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d109      	bne.n	8006c94 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d104      	bne.n	8006c94 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d007      	beq.n	8006ca4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	685a      	ldr	r2, [r3, #4]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006ca2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006caa:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb0:	f003 0304 	and.w	r3, r3, #4
 8006cb4:	2b04      	cmp	r3, #4
 8006cb6:	d113      	bne.n	8006ce0 <I2C_ITError+0x254>
 8006cb8:	7bfb      	ldrb	r3, [r7, #15]
 8006cba:	2b28      	cmp	r3, #40	@ 0x28
 8006cbc:	d110      	bne.n	8006ce0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a0a      	ldr	r2, [pc, #40]	@ (8006cec <I2C_ITError+0x260>)
 8006cc2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2220      	movs	r2, #32
 8006cce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f7fe fe86 	bl	80059ec <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006ce0:	bf00      	nop
 8006ce2:	3710      	adds	r7, #16
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	08006df5 	.word	0x08006df5
 8006cec:	ffff0000 	.word	0xffff0000

08006cf0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b088      	sub	sp, #32
 8006cf4:	af02      	add	r7, sp, #8
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	607a      	str	r2, [r7, #4]
 8006cfa:	603b      	str	r3, [r7, #0]
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d04:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	2b08      	cmp	r3, #8
 8006d0a:	d006      	beq.n	8006d1a <I2C_MasterRequestWrite+0x2a>
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d003      	beq.n	8006d1a <I2C_MasterRequestWrite+0x2a>
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006d18:	d108      	bne.n	8006d2c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d28:	601a      	str	r2, [r3, #0]
 8006d2a:	e00b      	b.n	8006d44 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d30:	2b12      	cmp	r3, #18
 8006d32:	d107      	bne.n	8006d44 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d42:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	9300      	str	r3, [sp, #0]
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006d50:	68f8      	ldr	r0, [r7, #12]
 8006d52:	f000 f8f7 	bl	8006f44 <I2C_WaitOnFlagUntilTimeout>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d00d      	beq.n	8006d78 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d6a:	d103      	bne.n	8006d74 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d72:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d74:	2303      	movs	r3, #3
 8006d76:	e035      	b.n	8006de4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	691b      	ldr	r3, [r3, #16]
 8006d7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d80:	d108      	bne.n	8006d94 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d82:	897b      	ldrh	r3, [r7, #10]
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	461a      	mov	r2, r3
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006d90:	611a      	str	r2, [r3, #16]
 8006d92:	e01b      	b.n	8006dcc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006d94:	897b      	ldrh	r3, [r7, #10]
 8006d96:	11db      	asrs	r3, r3, #7
 8006d98:	b2db      	uxtb	r3, r3
 8006d9a:	f003 0306 	and.w	r3, r3, #6
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	f063 030f 	orn	r3, r3, #15
 8006da4:	b2da      	uxtb	r2, r3
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	490e      	ldr	r1, [pc, #56]	@ (8006dec <I2C_MasterRequestWrite+0xfc>)
 8006db2:	68f8      	ldr	r0, [r7, #12]
 8006db4:	f000 f91d 	bl	8006ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d001      	beq.n	8006dc2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e010      	b.n	8006de4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006dc2:	897b      	ldrh	r3, [r7, #10]
 8006dc4:	b2da      	uxtb	r2, r3
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	4907      	ldr	r1, [pc, #28]	@ (8006df0 <I2C_MasterRequestWrite+0x100>)
 8006dd2:	68f8      	ldr	r0, [r7, #12]
 8006dd4:	f000 f90d 	bl	8006ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d001      	beq.n	8006de2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e000      	b.n	8006de4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3718      	adds	r7, #24
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}
 8006dec:	00010008 	.word	0x00010008
 8006df0:	00010002 	.word	0x00010002

08006df4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b086      	sub	sp, #24
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e04:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e0c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006e0e:	4b4b      	ldr	r3, [pc, #300]	@ (8006f3c <I2C_DMAAbort+0x148>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	08db      	lsrs	r3, r3, #3
 8006e14:	4a4a      	ldr	r2, [pc, #296]	@ (8006f40 <I2C_DMAAbort+0x14c>)
 8006e16:	fba2 2303 	umull	r2, r3, r2, r3
 8006e1a:	0a1a      	lsrs	r2, r3, #8
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	4413      	add	r3, r2
 8006e22:	00da      	lsls	r2, r3, #3
 8006e24:	1ad3      	subs	r3, r2, r3
 8006e26:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d106      	bne.n	8006e3c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e32:	f043 0220 	orr.w	r2, r3, #32
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8006e3a:	e00a      	b.n	8006e52 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	3b01      	subs	r3, #1
 8006e40:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e50:	d0ea      	beq.n	8006e28 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d003      	beq.n	8006e62 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e5e:	2200      	movs	r2, #0
 8006e60:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d003      	beq.n	8006e72 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e6e:	2200      	movs	r2, #0
 8006e70:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e80:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	2200      	movs	r2, #0
 8006e86:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d003      	beq.n	8006e98 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e94:	2200      	movs	r2, #0
 8006e96:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d003      	beq.n	8006ea8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f022 0201 	bic.w	r2, r2, #1
 8006eb6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	2b60      	cmp	r3, #96	@ 0x60
 8006ec2:	d10e      	bne.n	8006ee2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	2220      	movs	r2, #32
 8006ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006eda:	6978      	ldr	r0, [r7, #20]
 8006edc:	f7fe fd9a 	bl	8005a14 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006ee0:	e027      	b.n	8006f32 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006ee2:	7cfb      	ldrb	r3, [r7, #19]
 8006ee4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006ee8:	2b28      	cmp	r3, #40	@ 0x28
 8006eea:	d117      	bne.n	8006f1c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f042 0201 	orr.w	r2, r2, #1
 8006efa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006f0a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006f0c:	697b      	ldr	r3, [r7, #20]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	2228      	movs	r2, #40	@ 0x28
 8006f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006f1a:	e007      	b.n	8006f2c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	2220      	movs	r2, #32
 8006f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006f2c:	6978      	ldr	r0, [r7, #20]
 8006f2e:	f7fe fd67 	bl	8005a00 <HAL_I2C_ErrorCallback>
}
 8006f32:	bf00      	nop
 8006f34:	3718      	adds	r7, #24
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}
 8006f3a:	bf00      	nop
 8006f3c:	20000004 	.word	0x20000004
 8006f40:	14f8b589 	.word	0x14f8b589

08006f44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	60b9      	str	r1, [r7, #8]
 8006f4e:	603b      	str	r3, [r7, #0]
 8006f50:	4613      	mov	r3, r2
 8006f52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f54:	e025      	b.n	8006fa2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f5c:	d021      	beq.n	8006fa2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f5e:	f7fd fc75 	bl	800484c <HAL_GetTick>
 8006f62:	4602      	mov	r2, r0
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	1ad3      	subs	r3, r2, r3
 8006f68:	683a      	ldr	r2, [r7, #0]
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d302      	bcc.n	8006f74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d116      	bne.n	8006fa2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2220      	movs	r2, #32
 8006f7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2200      	movs	r2, #0
 8006f86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f8e:	f043 0220 	orr.w	r2, r3, #32
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e023      	b.n	8006fea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	0c1b      	lsrs	r3, r3, #16
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d10d      	bne.n	8006fc8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	695b      	ldr	r3, [r3, #20]
 8006fb2:	43da      	mvns	r2, r3
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	4013      	ands	r3, r2
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	bf0c      	ite	eq
 8006fbe:	2301      	moveq	r3, #1
 8006fc0:	2300      	movne	r3, #0
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	e00c      	b.n	8006fe2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	699b      	ldr	r3, [r3, #24]
 8006fce:	43da      	mvns	r2, r3
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	bf0c      	ite	eq
 8006fda:	2301      	moveq	r3, #1
 8006fdc:	2300      	movne	r3, #0
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	79fb      	ldrb	r3, [r7, #7]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d0b6      	beq.n	8006f56 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006fe8:	2300      	movs	r3, #0
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3710      	adds	r7, #16
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}

08006ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b084      	sub	sp, #16
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	60f8      	str	r0, [r7, #12]
 8006ffa:	60b9      	str	r1, [r7, #8]
 8006ffc:	607a      	str	r2, [r7, #4]
 8006ffe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007000:	e051      	b.n	80070a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	695b      	ldr	r3, [r3, #20]
 8007008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800700c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007010:	d123      	bne.n	800705a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007020:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800702a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2200      	movs	r2, #0
 8007030:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2220      	movs	r2, #32
 8007036:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2200      	movs	r2, #0
 800703e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007046:	f043 0204 	orr.w	r2, r3, #4
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2200      	movs	r2, #0
 8007052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	e046      	b.n	80070e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007060:	d021      	beq.n	80070a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007062:	f7fd fbf3 	bl	800484c <HAL_GetTick>
 8007066:	4602      	mov	r2, r0
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	1ad3      	subs	r3, r2, r3
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	429a      	cmp	r2, r3
 8007070:	d302      	bcc.n	8007078 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d116      	bne.n	80070a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2220      	movs	r2, #32
 8007082:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007092:	f043 0220 	orr.w	r2, r3, #32
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e020      	b.n	80070e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	0c1b      	lsrs	r3, r3, #16
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d10c      	bne.n	80070ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	43da      	mvns	r2, r3
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	4013      	ands	r3, r2
 80070bc:	b29b      	uxth	r3, r3
 80070be:	2b00      	cmp	r3, #0
 80070c0:	bf14      	ite	ne
 80070c2:	2301      	movne	r3, #1
 80070c4:	2300      	moveq	r3, #0
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	e00b      	b.n	80070e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	699b      	ldr	r3, [r3, #24]
 80070d0:	43da      	mvns	r2, r3
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	4013      	ands	r3, r2
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	2b00      	cmp	r3, #0
 80070da:	bf14      	ite	ne
 80070dc:	2301      	movne	r3, #1
 80070de:	2300      	moveq	r3, #0
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d18d      	bne.n	8007002 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3710      	adds	r7, #16
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070fc:	e02d      	b.n	800715a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80070fe:	68f8      	ldr	r0, [r7, #12]
 8007100:	f000 f8aa 	bl	8007258 <I2C_IsAcknowledgeFailed>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d001      	beq.n	800710e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	e02d      	b.n	800716a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007114:	d021      	beq.n	800715a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007116:	f7fd fb99 	bl	800484c <HAL_GetTick>
 800711a:	4602      	mov	r2, r0
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	1ad3      	subs	r3, r2, r3
 8007120:	68ba      	ldr	r2, [r7, #8]
 8007122:	429a      	cmp	r2, r3
 8007124:	d302      	bcc.n	800712c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d116      	bne.n	800715a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2200      	movs	r2, #0
 8007130:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2220      	movs	r2, #32
 8007136:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2200      	movs	r2, #0
 800713e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007146:	f043 0220 	orr.w	r2, r3, #32
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2200      	movs	r2, #0
 8007152:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	e007      	b.n	800716a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	695b      	ldr	r3, [r3, #20]
 8007160:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007164:	2b80      	cmp	r3, #128	@ 0x80
 8007166:	d1ca      	bne.n	80070fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007168:	2300      	movs	r3, #0
}
 800716a:	4618      	mov	r0, r3
 800716c:	3710      	adds	r7, #16
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}

08007172 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007172:	b580      	push	{r7, lr}
 8007174:	b084      	sub	sp, #16
 8007176:	af00      	add	r7, sp, #0
 8007178:	60f8      	str	r0, [r7, #12]
 800717a:	60b9      	str	r1, [r7, #8]
 800717c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800717e:	e02d      	b.n	80071dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007180:	68f8      	ldr	r0, [r7, #12]
 8007182:	f000 f869 	bl	8007258 <I2C_IsAcknowledgeFailed>
 8007186:	4603      	mov	r3, r0
 8007188:	2b00      	cmp	r3, #0
 800718a:	d001      	beq.n	8007190 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	e02d      	b.n	80071ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007196:	d021      	beq.n	80071dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007198:	f7fd fb58 	bl	800484c <HAL_GetTick>
 800719c:	4602      	mov	r2, r0
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	1ad3      	subs	r3, r2, r3
 80071a2:	68ba      	ldr	r2, [r7, #8]
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d302      	bcc.n	80071ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d116      	bne.n	80071dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2200      	movs	r2, #0
 80071b2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2220      	movs	r2, #32
 80071b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071c8:	f043 0220 	orr.w	r2, r3, #32
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2200      	movs	r2, #0
 80071d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e007      	b.n	80071ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	f003 0304 	and.w	r3, r3, #4
 80071e6:	2b04      	cmp	r3, #4
 80071e8:	d1ca      	bne.n	8007180 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3710      	adds	r7, #16
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b085      	sub	sp, #20
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80071fc:	2300      	movs	r3, #0
 80071fe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007200:	4b13      	ldr	r3, [pc, #76]	@ (8007250 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	08db      	lsrs	r3, r3, #3
 8007206:	4a13      	ldr	r2, [pc, #76]	@ (8007254 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007208:	fba2 2303 	umull	r2, r3, r2, r3
 800720c:	0a1a      	lsrs	r2, r3, #8
 800720e:	4613      	mov	r3, r2
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	4413      	add	r3, r2
 8007214:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	3b01      	subs	r3, #1
 800721a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d107      	bne.n	8007232 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007226:	f043 0220 	orr.w	r2, r3, #32
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800722e:	2301      	movs	r3, #1
 8007230:	e008      	b.n	8007244 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800723c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007240:	d0e9      	beq.n	8007216 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007242:	2300      	movs	r3, #0
}
 8007244:	4618      	mov	r0, r3
 8007246:	3714      	adds	r7, #20
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr
 8007250:	20000004 	.word	0x20000004
 8007254:	14f8b589 	.word	0x14f8b589

08007258 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007258:	b480      	push	{r7}
 800725a:	b083      	sub	sp, #12
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	695b      	ldr	r3, [r3, #20]
 8007266:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800726a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800726e:	d11b      	bne.n	80072a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007278:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2220      	movs	r2, #32
 8007284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007294:	f043 0204 	orr.w	r2, r3, #4
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	e000      	b.n	80072aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80072a8:	2300      	movs	r3, #0
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	370c      	adds	r7, #12
 80072ae:	46bd      	mov	sp, r7
 80072b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b4:	4770      	bx	lr

080072b6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80072b6:	b480      	push	{r7}
 80072b8:	b083      	sub	sp, #12
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072c2:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80072c6:	d103      	bne.n	80072d0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80072ce:	e007      	b.n	80072e0 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072d4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80072d8:	d102      	bne.n	80072e0 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2208      	movs	r2, #8
 80072de:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80072e0:	bf00      	nop
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	2b20      	cmp	r3, #32
 8007300:	d129      	bne.n	8007356 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2224      	movs	r2, #36	@ 0x24
 8007306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	681a      	ldr	r2, [r3, #0]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f022 0201 	bic.w	r2, r2, #1
 8007318:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f022 0210 	bic.w	r2, r2, #16
 8007328:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	683a      	ldr	r2, [r7, #0]
 8007336:	430a      	orrs	r2, r1
 8007338:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	681a      	ldr	r2, [r3, #0]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f042 0201 	orr.w	r2, r2, #1
 8007348:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2220      	movs	r2, #32
 800734e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8007352:	2300      	movs	r3, #0
 8007354:	e000      	b.n	8007358 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8007356:	2302      	movs	r3, #2
  }
}
 8007358:	4618      	mov	r0, r3
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007366:	b08f      	sub	sp, #60	@ 0x3c
 8007368:	af0a      	add	r7, sp, #40	@ 0x28
 800736a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d101      	bne.n	8007376 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e116      	b.n	80075a4 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8007382:	b2db      	uxtb	r3, r3
 8007384:	2b00      	cmp	r3, #0
 8007386:	d106      	bne.n	8007396 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f7fc f86b 	bl	800346c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2203      	movs	r2, #3
 800739a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d102      	bne.n	80073b0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4618      	mov	r0, r3
 80073b6:	f001 ffe8 	bl	800938a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	603b      	str	r3, [r7, #0]
 80073c0:	687e      	ldr	r6, [r7, #4]
 80073c2:	466d      	mov	r5, sp
 80073c4:	f106 0410 	add.w	r4, r6, #16
 80073c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80073ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80073cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80073ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80073d0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80073d4:	e885 0003 	stmia.w	r5, {r0, r1}
 80073d8:	1d33      	adds	r3, r6, #4
 80073da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80073dc:	6838      	ldr	r0, [r7, #0]
 80073de:	f001 ff73 	bl	80092c8 <USB_CoreInit>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d005      	beq.n	80073f4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2202      	movs	r2, #2
 80073ec:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e0d7      	b.n	80075a4 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2100      	movs	r1, #0
 80073fa:	4618      	mov	r0, r3
 80073fc:	f001 ffd6 	bl	80093ac <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007400:	2300      	movs	r3, #0
 8007402:	73fb      	strb	r3, [r7, #15]
 8007404:	e04a      	b.n	800749c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007406:	7bfa      	ldrb	r2, [r7, #15]
 8007408:	6879      	ldr	r1, [r7, #4]
 800740a:	4613      	mov	r3, r2
 800740c:	00db      	lsls	r3, r3, #3
 800740e:	4413      	add	r3, r2
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	440b      	add	r3, r1
 8007414:	333d      	adds	r3, #61	@ 0x3d
 8007416:	2201      	movs	r2, #1
 8007418:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800741a:	7bfa      	ldrb	r2, [r7, #15]
 800741c:	6879      	ldr	r1, [r7, #4]
 800741e:	4613      	mov	r3, r2
 8007420:	00db      	lsls	r3, r3, #3
 8007422:	4413      	add	r3, r2
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	440b      	add	r3, r1
 8007428:	333c      	adds	r3, #60	@ 0x3c
 800742a:	7bfa      	ldrb	r2, [r7, #15]
 800742c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800742e:	7bfa      	ldrb	r2, [r7, #15]
 8007430:	7bfb      	ldrb	r3, [r7, #15]
 8007432:	b298      	uxth	r0, r3
 8007434:	6879      	ldr	r1, [r7, #4]
 8007436:	4613      	mov	r3, r2
 8007438:	00db      	lsls	r3, r3, #3
 800743a:	4413      	add	r3, r2
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	440b      	add	r3, r1
 8007440:	3344      	adds	r3, #68	@ 0x44
 8007442:	4602      	mov	r2, r0
 8007444:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007446:	7bfa      	ldrb	r2, [r7, #15]
 8007448:	6879      	ldr	r1, [r7, #4]
 800744a:	4613      	mov	r3, r2
 800744c:	00db      	lsls	r3, r3, #3
 800744e:	4413      	add	r3, r2
 8007450:	009b      	lsls	r3, r3, #2
 8007452:	440b      	add	r3, r1
 8007454:	3340      	adds	r3, #64	@ 0x40
 8007456:	2200      	movs	r2, #0
 8007458:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800745a:	7bfa      	ldrb	r2, [r7, #15]
 800745c:	6879      	ldr	r1, [r7, #4]
 800745e:	4613      	mov	r3, r2
 8007460:	00db      	lsls	r3, r3, #3
 8007462:	4413      	add	r3, r2
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	440b      	add	r3, r1
 8007468:	3348      	adds	r3, #72	@ 0x48
 800746a:	2200      	movs	r2, #0
 800746c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800746e:	7bfa      	ldrb	r2, [r7, #15]
 8007470:	6879      	ldr	r1, [r7, #4]
 8007472:	4613      	mov	r3, r2
 8007474:	00db      	lsls	r3, r3, #3
 8007476:	4413      	add	r3, r2
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	440b      	add	r3, r1
 800747c:	334c      	adds	r3, #76	@ 0x4c
 800747e:	2200      	movs	r2, #0
 8007480:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007482:	7bfa      	ldrb	r2, [r7, #15]
 8007484:	6879      	ldr	r1, [r7, #4]
 8007486:	4613      	mov	r3, r2
 8007488:	00db      	lsls	r3, r3, #3
 800748a:	4413      	add	r3, r2
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	440b      	add	r3, r1
 8007490:	3354      	adds	r3, #84	@ 0x54
 8007492:	2200      	movs	r2, #0
 8007494:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007496:	7bfb      	ldrb	r3, [r7, #15]
 8007498:	3301      	adds	r3, #1
 800749a:	73fb      	strb	r3, [r7, #15]
 800749c:	7bfa      	ldrb	r2, [r7, #15]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d3af      	bcc.n	8007406 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074a6:	2300      	movs	r3, #0
 80074a8:	73fb      	strb	r3, [r7, #15]
 80074aa:	e044      	b.n	8007536 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80074ac:	7bfa      	ldrb	r2, [r7, #15]
 80074ae:	6879      	ldr	r1, [r7, #4]
 80074b0:	4613      	mov	r3, r2
 80074b2:	00db      	lsls	r3, r3, #3
 80074b4:	4413      	add	r3, r2
 80074b6:	009b      	lsls	r3, r3, #2
 80074b8:	440b      	add	r3, r1
 80074ba:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 80074be:	2200      	movs	r2, #0
 80074c0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80074c2:	7bfa      	ldrb	r2, [r7, #15]
 80074c4:	6879      	ldr	r1, [r7, #4]
 80074c6:	4613      	mov	r3, r2
 80074c8:	00db      	lsls	r3, r3, #3
 80074ca:	4413      	add	r3, r2
 80074cc:	009b      	lsls	r3, r3, #2
 80074ce:	440b      	add	r3, r1
 80074d0:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 80074d4:	7bfa      	ldrb	r2, [r7, #15]
 80074d6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80074d8:	7bfa      	ldrb	r2, [r7, #15]
 80074da:	6879      	ldr	r1, [r7, #4]
 80074dc:	4613      	mov	r3, r2
 80074de:	00db      	lsls	r3, r3, #3
 80074e0:	4413      	add	r3, r2
 80074e2:	009b      	lsls	r3, r3, #2
 80074e4:	440b      	add	r3, r1
 80074e6:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80074ea:	2200      	movs	r2, #0
 80074ec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80074ee:	7bfa      	ldrb	r2, [r7, #15]
 80074f0:	6879      	ldr	r1, [r7, #4]
 80074f2:	4613      	mov	r3, r2
 80074f4:	00db      	lsls	r3, r3, #3
 80074f6:	4413      	add	r3, r2
 80074f8:	009b      	lsls	r3, r3, #2
 80074fa:	440b      	add	r3, r1
 80074fc:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8007500:	2200      	movs	r2, #0
 8007502:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007504:	7bfa      	ldrb	r2, [r7, #15]
 8007506:	6879      	ldr	r1, [r7, #4]
 8007508:	4613      	mov	r3, r2
 800750a:	00db      	lsls	r3, r3, #3
 800750c:	4413      	add	r3, r2
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	440b      	add	r3, r1
 8007512:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8007516:	2200      	movs	r2, #0
 8007518:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800751a:	7bfa      	ldrb	r2, [r7, #15]
 800751c:	6879      	ldr	r1, [r7, #4]
 800751e:	4613      	mov	r3, r2
 8007520:	00db      	lsls	r3, r3, #3
 8007522:	4413      	add	r3, r2
 8007524:	009b      	lsls	r3, r3, #2
 8007526:	440b      	add	r3, r1
 8007528:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 800752c:	2200      	movs	r2, #0
 800752e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007530:	7bfb      	ldrb	r3, [r7, #15]
 8007532:	3301      	adds	r3, #1
 8007534:	73fb      	strb	r3, [r7, #15]
 8007536:	7bfa      	ldrb	r2, [r7, #15]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	429a      	cmp	r2, r3
 800753e:	d3b5      	bcc.n	80074ac <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	603b      	str	r3, [r7, #0]
 8007546:	687e      	ldr	r6, [r7, #4]
 8007548:	466d      	mov	r5, sp
 800754a:	f106 0410 	add.w	r4, r6, #16
 800754e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007550:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007552:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007554:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007556:	e894 0003 	ldmia.w	r4, {r0, r1}
 800755a:	e885 0003 	stmia.w	r5, {r0, r1}
 800755e:	1d33      	adds	r3, r6, #4
 8007560:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007562:	6838      	ldr	r0, [r7, #0]
 8007564:	f001 ff6e 	bl	8009444 <USB_DevInit>
 8007568:	4603      	mov	r3, r0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d005      	beq.n	800757a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2202      	movs	r2, #2
 8007572:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8007576:	2301      	movs	r3, #1
 8007578:	e014      	b.n	80075a4 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2201      	movs	r2, #1
 8007586:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800758e:	2b01      	cmp	r3, #1
 8007590:	d102      	bne.n	8007598 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f000 f80a 	bl	80075ac <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4618      	mov	r0, r3
 800759e:	f002 f92c 	bl	80097fa <USB_DevDisconnect>

  return HAL_OK;
 80075a2:	2300      	movs	r3, #0
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3714      	adds	r7, #20
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080075ac <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2201      	movs	r2, #1
 80075be:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2200      	movs	r2, #0
 80075c6:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	699b      	ldr	r3, [r3, #24]
 80075ce:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075de:	f043 0303 	orr.w	r3, r3, #3
 80075e2:	68fa      	ldr	r2, [r7, #12]
 80075e4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80075e6:	2300      	movs	r3, #0
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3714      	adds	r7, #20
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b082      	sub	sp, #8
 80075f8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80075fa:	2300      	movs	r3, #0
 80075fc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80075fe:	2300      	movs	r3, #0
 8007600:	603b      	str	r3, [r7, #0]
 8007602:	4b20      	ldr	r3, [pc, #128]	@ (8007684 <HAL_PWREx_EnableOverDrive+0x90>)
 8007604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007606:	4a1f      	ldr	r2, [pc, #124]	@ (8007684 <HAL_PWREx_EnableOverDrive+0x90>)
 8007608:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800760c:	6413      	str	r3, [r2, #64]	@ 0x40
 800760e:	4b1d      	ldr	r3, [pc, #116]	@ (8007684 <HAL_PWREx_EnableOverDrive+0x90>)
 8007610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007612:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007616:	603b      	str	r3, [r7, #0]
 8007618:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800761a:	4b1b      	ldr	r3, [pc, #108]	@ (8007688 <HAL_PWREx_EnableOverDrive+0x94>)
 800761c:	2201      	movs	r2, #1
 800761e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007620:	f7fd f914 	bl	800484c <HAL_GetTick>
 8007624:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007626:	e009      	b.n	800763c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007628:	f7fd f910 	bl	800484c <HAL_GetTick>
 800762c:	4602      	mov	r2, r0
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	1ad3      	subs	r3, r2, r3
 8007632:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007636:	d901      	bls.n	800763c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007638:	2303      	movs	r3, #3
 800763a:	e01f      	b.n	800767c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800763c:	4b13      	ldr	r3, [pc, #76]	@ (800768c <HAL_PWREx_EnableOverDrive+0x98>)
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007644:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007648:	d1ee      	bne.n	8007628 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800764a:	4b11      	ldr	r3, [pc, #68]	@ (8007690 <HAL_PWREx_EnableOverDrive+0x9c>)
 800764c:	2201      	movs	r2, #1
 800764e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007650:	f7fd f8fc 	bl	800484c <HAL_GetTick>
 8007654:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007656:	e009      	b.n	800766c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007658:	f7fd f8f8 	bl	800484c <HAL_GetTick>
 800765c:	4602      	mov	r2, r0
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007666:	d901      	bls.n	800766c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007668:	2303      	movs	r3, #3
 800766a:	e007      	b.n	800767c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800766c:	4b07      	ldr	r3, [pc, #28]	@ (800768c <HAL_PWREx_EnableOverDrive+0x98>)
 800766e:	685b      	ldr	r3, [r3, #4]
 8007670:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007674:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007678:	d1ee      	bne.n	8007658 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3708      	adds	r7, #8
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	40023800 	.word	0x40023800
 8007688:	420e0040 	.word	0x420e0040
 800768c:	40007000 	.word	0x40007000
 8007690:	420e0044 	.word	0x420e0044

08007694 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d101      	bne.n	80076a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80076a4:	2301      	movs	r3, #1
 80076a6:	e0cc      	b.n	8007842 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80076a8:	4b68      	ldr	r3, [pc, #416]	@ (800784c <HAL_RCC_ClockConfig+0x1b8>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f003 030f 	and.w	r3, r3, #15
 80076b0:	683a      	ldr	r2, [r7, #0]
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d90c      	bls.n	80076d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076b6:	4b65      	ldr	r3, [pc, #404]	@ (800784c <HAL_RCC_ClockConfig+0x1b8>)
 80076b8:	683a      	ldr	r2, [r7, #0]
 80076ba:	b2d2      	uxtb	r2, r2
 80076bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80076be:	4b63      	ldr	r3, [pc, #396]	@ (800784c <HAL_RCC_ClockConfig+0x1b8>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 030f 	and.w	r3, r3, #15
 80076c6:	683a      	ldr	r2, [r7, #0]
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d001      	beq.n	80076d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	e0b8      	b.n	8007842 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 0302 	and.w	r3, r3, #2
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d020      	beq.n	800771e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 0304 	and.w	r3, r3, #4
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d005      	beq.n	80076f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80076e8:	4b59      	ldr	r3, [pc, #356]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	4a58      	ldr	r2, [pc, #352]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 80076ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80076f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f003 0308 	and.w	r3, r3, #8
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d005      	beq.n	800770c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007700:	4b53      	ldr	r3, [pc, #332]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	4a52      	ldr	r2, [pc, #328]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 8007706:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800770a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800770c:	4b50      	ldr	r3, [pc, #320]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	689b      	ldr	r3, [r3, #8]
 8007718:	494d      	ldr	r1, [pc, #308]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 800771a:	4313      	orrs	r3, r2
 800771c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 0301 	and.w	r3, r3, #1
 8007726:	2b00      	cmp	r3, #0
 8007728:	d044      	beq.n	80077b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	2b01      	cmp	r3, #1
 8007730:	d107      	bne.n	8007742 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007732:	4b47      	ldr	r3, [pc, #284]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800773a:	2b00      	cmp	r3, #0
 800773c:	d119      	bne.n	8007772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	e07f      	b.n	8007842 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	2b02      	cmp	r3, #2
 8007748:	d003      	beq.n	8007752 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800774e:	2b03      	cmp	r3, #3
 8007750:	d107      	bne.n	8007762 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007752:	4b3f      	ldr	r3, [pc, #252]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800775a:	2b00      	cmp	r3, #0
 800775c:	d109      	bne.n	8007772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800775e:	2301      	movs	r3, #1
 8007760:	e06f      	b.n	8007842 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007762:	4b3b      	ldr	r3, [pc, #236]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 0302 	and.w	r3, r3, #2
 800776a:	2b00      	cmp	r3, #0
 800776c:	d101      	bne.n	8007772 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	e067      	b.n	8007842 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007772:	4b37      	ldr	r3, [pc, #220]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	f023 0203 	bic.w	r2, r3, #3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	4934      	ldr	r1, [pc, #208]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 8007780:	4313      	orrs	r3, r2
 8007782:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007784:	f7fd f862 	bl	800484c <HAL_GetTick>
 8007788:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800778a:	e00a      	b.n	80077a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800778c:	f7fd f85e 	bl	800484c <HAL_GetTick>
 8007790:	4602      	mov	r2, r0
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	1ad3      	subs	r3, r2, r3
 8007796:	f241 3288 	movw	r2, #5000	@ 0x1388
 800779a:	4293      	cmp	r3, r2
 800779c:	d901      	bls.n	80077a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800779e:	2303      	movs	r3, #3
 80077a0:	e04f      	b.n	8007842 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077a2:	4b2b      	ldr	r3, [pc, #172]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	f003 020c 	and.w	r2, r3, #12
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	009b      	lsls	r3, r3, #2
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d1eb      	bne.n	800778c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80077b4:	4b25      	ldr	r3, [pc, #148]	@ (800784c <HAL_RCC_ClockConfig+0x1b8>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 030f 	and.w	r3, r3, #15
 80077bc:	683a      	ldr	r2, [r7, #0]
 80077be:	429a      	cmp	r2, r3
 80077c0:	d20c      	bcs.n	80077dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077c2:	4b22      	ldr	r3, [pc, #136]	@ (800784c <HAL_RCC_ClockConfig+0x1b8>)
 80077c4:	683a      	ldr	r2, [r7, #0]
 80077c6:	b2d2      	uxtb	r2, r2
 80077c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077ca:	4b20      	ldr	r3, [pc, #128]	@ (800784c <HAL_RCC_ClockConfig+0x1b8>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f003 030f 	and.w	r3, r3, #15
 80077d2:	683a      	ldr	r2, [r7, #0]
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d001      	beq.n	80077dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80077d8:	2301      	movs	r3, #1
 80077da:	e032      	b.n	8007842 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0304 	and.w	r3, r3, #4
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d008      	beq.n	80077fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80077e8:	4b19      	ldr	r3, [pc, #100]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	4916      	ldr	r1, [pc, #88]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 80077f6:	4313      	orrs	r3, r2
 80077f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f003 0308 	and.w	r3, r3, #8
 8007802:	2b00      	cmp	r3, #0
 8007804:	d009      	beq.n	800781a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007806:	4b12      	ldr	r3, [pc, #72]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	691b      	ldr	r3, [r3, #16]
 8007812:	00db      	lsls	r3, r3, #3
 8007814:	490e      	ldr	r1, [pc, #56]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 8007816:	4313      	orrs	r3, r2
 8007818:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800781a:	f000 fb9d 	bl	8007f58 <HAL_RCC_GetSysClockFreq>
 800781e:	4602      	mov	r2, r0
 8007820:	4b0b      	ldr	r3, [pc, #44]	@ (8007850 <HAL_RCC_ClockConfig+0x1bc>)
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	091b      	lsrs	r3, r3, #4
 8007826:	f003 030f 	and.w	r3, r3, #15
 800782a:	490a      	ldr	r1, [pc, #40]	@ (8007854 <HAL_RCC_ClockConfig+0x1c0>)
 800782c:	5ccb      	ldrb	r3, [r1, r3]
 800782e:	fa22 f303 	lsr.w	r3, r2, r3
 8007832:	4a09      	ldr	r2, [pc, #36]	@ (8007858 <HAL_RCC_ClockConfig+0x1c4>)
 8007834:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007836:	4b09      	ldr	r3, [pc, #36]	@ (800785c <HAL_RCC_ClockConfig+0x1c8>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4618      	mov	r0, r3
 800783c:	f7fb fb6c 	bl	8002f18 <HAL_InitTick>

  return HAL_OK;
 8007840:	2300      	movs	r3, #0
}
 8007842:	4618      	mov	r0, r3
 8007844:	3710      	adds	r7, #16
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}
 800784a:	bf00      	nop
 800784c:	40023c00 	.word	0x40023c00
 8007850:	40023800 	.word	0x40023800
 8007854:	08017048 	.word	0x08017048
 8007858:	20000004 	.word	0x20000004
 800785c:	20000034 	.word	0x20000034

08007860 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007860:	b480      	push	{r7}
 8007862:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007864:	4b03      	ldr	r3, [pc, #12]	@ (8007874 <HAL_RCC_GetHCLKFreq+0x14>)
 8007866:	681b      	ldr	r3, [r3, #0]
}
 8007868:	4618      	mov	r0, r3
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr
 8007872:	bf00      	nop
 8007874:	20000004 	.word	0x20000004

08007878 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800787c:	f7ff fff0 	bl	8007860 <HAL_RCC_GetHCLKFreq>
 8007880:	4602      	mov	r2, r0
 8007882:	4b05      	ldr	r3, [pc, #20]	@ (8007898 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	0a9b      	lsrs	r3, r3, #10
 8007888:	f003 0307 	and.w	r3, r3, #7
 800788c:	4903      	ldr	r1, [pc, #12]	@ (800789c <HAL_RCC_GetPCLK1Freq+0x24>)
 800788e:	5ccb      	ldrb	r3, [r1, r3]
 8007890:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007894:	4618      	mov	r0, r3
 8007896:	bd80      	pop	{r7, pc}
 8007898:	40023800 	.word	0x40023800
 800789c:	08017058 	.word	0x08017058

080078a0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	220f      	movs	r2, #15
 80078ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80078b0:	4b12      	ldr	r3, [pc, #72]	@ (80078fc <HAL_RCC_GetClockConfig+0x5c>)
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	f003 0203 	and.w	r2, r3, #3
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80078bc:	4b0f      	ldr	r3, [pc, #60]	@ (80078fc <HAL_RCC_GetClockConfig+0x5c>)
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80078c8:	4b0c      	ldr	r3, [pc, #48]	@ (80078fc <HAL_RCC_GetClockConfig+0x5c>)
 80078ca:	689b      	ldr	r3, [r3, #8]
 80078cc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80078d4:	4b09      	ldr	r3, [pc, #36]	@ (80078fc <HAL_RCC_GetClockConfig+0x5c>)
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	08db      	lsrs	r3, r3, #3
 80078da:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80078e2:	4b07      	ldr	r3, [pc, #28]	@ (8007900 <HAL_RCC_GetClockConfig+0x60>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 020f 	and.w	r2, r3, #15
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	601a      	str	r2, [r3, #0]
}
 80078ee:	bf00      	nop
 80078f0:	370c      	adds	r7, #12
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop
 80078fc:	40023800 	.word	0x40023800
 8007900:	40023c00 	.word	0x40023c00

08007904 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b08c      	sub	sp, #48	@ 0x30
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800790c:	2300      	movs	r3, #0
 800790e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8007910:	2300      	movs	r3, #0
 8007912:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8007914:	2300      	movs	r3, #0
 8007916:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8007918:	2300      	movs	r3, #0
 800791a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800791c:	2300      	movs	r3, #0
 800791e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8007920:	2300      	movs	r3, #0
 8007922:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8007924:	2300      	movs	r3, #0
 8007926:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8007928:	2300      	movs	r3, #0
 800792a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 800792c:	2300      	movs	r3, #0
 800792e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f003 0301 	and.w	r3, r3, #1
 8007938:	2b00      	cmp	r3, #0
 800793a:	d010      	beq.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800793c:	4b6f      	ldr	r3, [pc, #444]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800793e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007942:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800794a:	496c      	ldr	r1, [pc, #432]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800794c:	4313      	orrs	r3, r2
 800794e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007956:	2b00      	cmp	r3, #0
 8007958:	d101      	bne.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800795a:	2301      	movs	r3, #1
 800795c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f003 0302 	and.w	r3, r3, #2
 8007966:	2b00      	cmp	r3, #0
 8007968:	d010      	beq.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800796a:	4b64      	ldr	r3, [pc, #400]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800796c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007970:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007978:	4960      	ldr	r1, [pc, #384]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800797a:	4313      	orrs	r3, r2
 800797c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007984:	2b00      	cmp	r3, #0
 8007986:	d101      	bne.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8007988:	2301      	movs	r3, #1
 800798a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f003 0304 	and.w	r3, r3, #4
 8007994:	2b00      	cmp	r3, #0
 8007996:	d017      	beq.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007998:	4b58      	ldr	r3, [pc, #352]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800799a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800799e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079a6:	4955      	ldr	r1, [pc, #340]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80079a8:	4313      	orrs	r3, r2
 80079aa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079b6:	d101      	bne.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80079b8:	2301      	movs	r3, #1
 80079ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d101      	bne.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80079c4:	2301      	movs	r3, #1
 80079c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f003 0308 	and.w	r3, r3, #8
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d017      	beq.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80079d4:	4b49      	ldr	r3, [pc, #292]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80079d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80079da:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079e2:	4946      	ldr	r1, [pc, #280]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80079e4:	4313      	orrs	r3, r2
 80079e6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80079f2:	d101      	bne.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80079f4:	2301      	movs	r3, #1
 80079f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d101      	bne.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8007a00:	2301      	movs	r3, #1
 8007a02:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f003 0320 	and.w	r3, r3, #32
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	f000 808a 	beq.w	8007b26 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007a12:	2300      	movs	r3, #0
 8007a14:	60bb      	str	r3, [r7, #8]
 8007a16:	4b39      	ldr	r3, [pc, #228]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a1a:	4a38      	ldr	r2, [pc, #224]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8007a22:	4b36      	ldr	r3, [pc, #216]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a2a:	60bb      	str	r3, [r7, #8]
 8007a2c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007a2e:	4b34      	ldr	r3, [pc, #208]	@ (8007b00 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a33      	ldr	r2, [pc, #204]	@ (8007b00 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007a34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a38:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007a3a:	f7fc ff07 	bl	800484c <HAL_GetTick>
 8007a3e:	6278      	str	r0, [r7, #36]	@ 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007a40:	e008      	b.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007a42:	f7fc ff03 	bl	800484c <HAL_GetTick>
 8007a46:	4602      	mov	r2, r0
 8007a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a4a:	1ad3      	subs	r3, r2, r3
 8007a4c:	2b02      	cmp	r3, #2
 8007a4e:	d901      	bls.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8007a50:	2303      	movs	r3, #3
 8007a52:	e278      	b.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007a54:	4b2a      	ldr	r3, [pc, #168]	@ (8007b00 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d0f0      	beq.n	8007a42 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007a60:	4b26      	ldr	r3, [pc, #152]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a68:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007a6a:	6a3b      	ldr	r3, [r7, #32]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d02f      	beq.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a78:	6a3a      	ldr	r2, [r7, #32]
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d028      	beq.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007a7e:	4b1f      	ldr	r3, [pc, #124]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a86:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007a88:	4b1e      	ldr	r3, [pc, #120]	@ (8007b04 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8007b04 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007a90:	2200      	movs	r2, #0
 8007a92:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007a94:	4a19      	ldr	r2, [pc, #100]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a96:	6a3b      	ldr	r3, [r7, #32]
 8007a98:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007a9a:	4b18      	ldr	r3, [pc, #96]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a9e:	f003 0301 	and.w	r3, r3, #1
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d114      	bne.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007aa6:	f7fc fed1 	bl	800484c <HAL_GetTick>
 8007aaa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007aac:	e00a      	b.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007aae:	f7fc fecd 	bl	800484c <HAL_GetTick>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab6:	1ad3      	subs	r3, r2, r3
 8007ab8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d901      	bls.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8007ac0:	2303      	movs	r3, #3
 8007ac2:	e240      	b.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ac4:	4b0d      	ldr	r3, [pc, #52]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ac8:	f003 0302 	and.w	r3, r3, #2
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d0ee      	beq.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ad4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ad8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007adc:	d114      	bne.n	8007b08 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8007ade:	4b07      	ldr	r3, [pc, #28]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aea:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007aee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007af2:	4902      	ldr	r1, [pc, #8]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007af4:	4313      	orrs	r3, r2
 8007af6:	608b      	str	r3, [r1, #8]
 8007af8:	e00c      	b.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8007afa:	bf00      	nop
 8007afc:	40023800 	.word	0x40023800
 8007b00:	40007000 	.word	0x40007000
 8007b04:	42470e40 	.word	0x42470e40
 8007b08:	4b4a      	ldr	r3, [pc, #296]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	4a49      	ldr	r2, [pc, #292]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b0e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007b12:	6093      	str	r3, [r2, #8]
 8007b14:	4b47      	ldr	r3, [pc, #284]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b16:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b20:	4944      	ldr	r1, [pc, #272]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b22:	4313      	orrs	r3, r2
 8007b24:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f003 0310 	and.w	r3, r3, #16
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d004      	beq.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8007b38:	4b3f      	ldr	r3, [pc, #252]	@ (8007c38 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8007b3a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d00a      	beq.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007b48:	4b3a      	ldr	r3, [pc, #232]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b4e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b56:	4937      	ldr	r1, [pc, #220]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d00a      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007b6a:	4b32      	ldr	r3, [pc, #200]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b70:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b78:	492e      	ldr	r1, [pc, #184]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d011      	beq.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007b8c:	4b29      	ldr	r3, [pc, #164]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b92:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b9a:	4926      	ldr	r1, [pc, #152]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ba6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007baa:	d101      	bne.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8007bac:	2301      	movs	r3, #1
 8007bae:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d00a      	beq.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8007bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007bc2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bca:	491a      	ldr	r1, [pc, #104]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d011      	beq.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8007bde:	4b15      	ldr	r3, [pc, #84]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007be0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007be4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bec:	4911      	ldr	r1, [pc, #68]	@ (8007c34 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bfc:	d101      	bne.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d005      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c10:	f040 80ff 	bne.w	8007e12 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007c14:	4b09      	ldr	r3, [pc, #36]	@ (8007c3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007c16:	2200      	movs	r2, #0
 8007c18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007c1a:	f7fc fe17 	bl	800484c <HAL_GetTick>
 8007c1e:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007c20:	e00e      	b.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007c22:	f7fc fe13 	bl	800484c <HAL_GetTick>
 8007c26:	4602      	mov	r2, r0
 8007c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c2a:	1ad3      	subs	r3, r2, r3
 8007c2c:	2b02      	cmp	r3, #2
 8007c2e:	d907      	bls.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007c30:	2303      	movs	r3, #3
 8007c32:	e188      	b.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007c34:	40023800 	.word	0x40023800
 8007c38:	424711e0 	.word	0x424711e0
 8007c3c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007c40:	4b7e      	ldr	r3, [pc, #504]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d1ea      	bne.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f003 0301 	and.w	r3, r3, #1
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d003      	beq.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d009      	beq.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d028      	beq.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d124      	bne.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007c74:	4b71      	ldr	r3, [pc, #452]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c7a:	0c1b      	lsrs	r3, r3, #16
 8007c7c:	f003 0303 	and.w	r3, r3, #3
 8007c80:	3301      	adds	r3, #1
 8007c82:	005b      	lsls	r3, r3, #1
 8007c84:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007c86:	4b6d      	ldr	r3, [pc, #436]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c8c:	0e1b      	lsrs	r3, r3, #24
 8007c8e:	f003 030f 	and.w	r3, r3, #15
 8007c92:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	019b      	lsls	r3, r3, #6
 8007c9e:	431a      	orrs	r2, r3
 8007ca0:	69fb      	ldr	r3, [r7, #28]
 8007ca2:	085b      	lsrs	r3, r3, #1
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	041b      	lsls	r3, r3, #16
 8007ca8:	431a      	orrs	r2, r3
 8007caa:	69bb      	ldr	r3, [r7, #24]
 8007cac:	061b      	lsls	r3, r3, #24
 8007cae:	431a      	orrs	r2, r3
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	695b      	ldr	r3, [r3, #20]
 8007cb4:	071b      	lsls	r3, r3, #28
 8007cb6:	4961      	ldr	r1, [pc, #388]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 0304 	and.w	r3, r3, #4
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d004      	beq.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cd2:	d00a      	beq.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d035      	beq.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ce4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ce8:	d130      	bne.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007cea:	4b54      	ldr	r3, [pc, #336]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007cec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cf0:	0c1b      	lsrs	r3, r3, #16
 8007cf2:	f003 0303 	and.w	r3, r3, #3
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	005b      	lsls	r3, r3, #1
 8007cfa:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007cfc:	4b4f      	ldr	r3, [pc, #316]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007cfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d02:	0f1b      	lsrs	r3, r3, #28
 8007d04:	f003 0307 	and.w	r3, r3, #7
 8007d08:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	685a      	ldr	r2, [r3, #4]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	019b      	lsls	r3, r3, #6
 8007d14:	431a      	orrs	r2, r3
 8007d16:	69fb      	ldr	r3, [r7, #28]
 8007d18:	085b      	lsrs	r3, r3, #1
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	041b      	lsls	r3, r3, #16
 8007d1e:	431a      	orrs	r2, r3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	061b      	lsls	r3, r3, #24
 8007d26:	431a      	orrs	r2, r3
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	071b      	lsls	r3, r3, #28
 8007d2c:	4943      	ldr	r1, [pc, #268]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007d34:	4b41      	ldr	r3, [pc, #260]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d3a:	f023 021f 	bic.w	r2, r3, #31
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d42:	3b01      	subs	r3, #1
 8007d44:	493d      	ldr	r1, [pc, #244]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d46:	4313      	orrs	r3, r2
 8007d48:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d029      	beq.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d60:	d124      	bne.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007d62:	4b36      	ldr	r3, [pc, #216]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d68:	0c1b      	lsrs	r3, r3, #16
 8007d6a:	f003 0303 	and.w	r3, r3, #3
 8007d6e:	3301      	adds	r3, #1
 8007d70:	005b      	lsls	r3, r3, #1
 8007d72:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007d74:	4b31      	ldr	r3, [pc, #196]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d7a:	0f1b      	lsrs	r3, r3, #28
 8007d7c:	f003 0307 	and.w	r3, r3, #7
 8007d80:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	685a      	ldr	r2, [r3, #4]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	019b      	lsls	r3, r3, #6
 8007d8c:	431a      	orrs	r2, r3
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	68db      	ldr	r3, [r3, #12]
 8007d92:	085b      	lsrs	r3, r3, #1
 8007d94:	3b01      	subs	r3, #1
 8007d96:	041b      	lsls	r3, r3, #16
 8007d98:	431a      	orrs	r2, r3
 8007d9a:	69bb      	ldr	r3, [r7, #24]
 8007d9c:	061b      	lsls	r3, r3, #24
 8007d9e:	431a      	orrs	r2, r3
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	071b      	lsls	r3, r3, #28
 8007da4:	4925      	ldr	r1, [pc, #148]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007da6:	4313      	orrs	r3, r2
 8007da8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d016      	beq.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	685a      	ldr	r2, [r3, #4]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	019b      	lsls	r3, r3, #6
 8007dc2:	431a      	orrs	r2, r3
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	68db      	ldr	r3, [r3, #12]
 8007dc8:	085b      	lsrs	r3, r3, #1
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	041b      	lsls	r3, r3, #16
 8007dce:	431a      	orrs	r2, r3
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	691b      	ldr	r3, [r3, #16]
 8007dd4:	061b      	lsls	r3, r3, #24
 8007dd6:	431a      	orrs	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	695b      	ldr	r3, [r3, #20]
 8007ddc:	071b      	lsls	r3, r3, #28
 8007dde:	4917      	ldr	r1, [pc, #92]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007de0:	4313      	orrs	r3, r2
 8007de2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007de6:	4b16      	ldr	r3, [pc, #88]	@ (8007e40 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8007de8:	2201      	movs	r2, #1
 8007dea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007dec:	f7fc fd2e 	bl	800484c <HAL_GetTick>
 8007df0:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007df2:	e008      	b.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007df4:	f7fc fd2a 	bl	800484c <HAL_GetTick>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfc:	1ad3      	subs	r3, r2, r3
 8007dfe:	2b02      	cmp	r3, #2
 8007e00:	d901      	bls.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e02:	2303      	movs	r3, #3
 8007e04:	e09f      	b.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007e06:	4b0d      	ldr	r3, [pc, #52]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d0f0      	beq.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8007e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	f040 8095 	bne.w	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007e1a:	4b0a      	ldr	r3, [pc, #40]	@ (8007e44 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007e20:	f7fc fd14 	bl	800484c <HAL_GetTick>
 8007e24:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007e26:	e00f      	b.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007e28:	f7fc fd10 	bl	800484c <HAL_GetTick>
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e30:	1ad3      	subs	r3, r2, r3
 8007e32:	2b02      	cmp	r3, #2
 8007e34:	d908      	bls.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e36:	2303      	movs	r3, #3
 8007e38:	e085      	b.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007e3a:	bf00      	nop
 8007e3c:	40023800 	.word	0x40023800
 8007e40:	42470068 	.word	0x42470068
 8007e44:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007e48:	4b41      	ldr	r3, [pc, #260]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e54:	d0e8      	beq.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f003 0304 	and.w	r3, r3, #4
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d003      	beq.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d009      	beq.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d02b      	beq.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d127      	bne.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8007e7e:	4b34      	ldr	r3, [pc, #208]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e84:	0c1b      	lsrs	r3, r3, #16
 8007e86:	f003 0303 	and.w	r3, r3, #3
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	005b      	lsls	r3, r3, #1
 8007e8e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	699a      	ldr	r2, [r3, #24]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	69db      	ldr	r3, [r3, #28]
 8007e98:	019b      	lsls	r3, r3, #6
 8007e9a:	431a      	orrs	r2, r3
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	085b      	lsrs	r3, r3, #1
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	041b      	lsls	r3, r3, #16
 8007ea4:	431a      	orrs	r2, r3
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eaa:	061b      	lsls	r3, r3, #24
 8007eac:	4928      	ldr	r1, [pc, #160]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007eb4:	4b26      	ldr	r3, [pc, #152]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007eb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007eba:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec2:	3b01      	subs	r3, #1
 8007ec4:	021b      	lsls	r3, r3, #8
 8007ec6:	4922      	ldr	r1, [pc, #136]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d01d      	beq.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ede:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ee2:	d118      	bne.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007ee4:	4b1a      	ldr	r3, [pc, #104]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eea:	0e1b      	lsrs	r3, r3, #24
 8007eec:	f003 030f 	and.w	r3, r3, #15
 8007ef0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	699a      	ldr	r2, [r3, #24]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	69db      	ldr	r3, [r3, #28]
 8007efa:	019b      	lsls	r3, r3, #6
 8007efc:	431a      	orrs	r2, r3
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6a1b      	ldr	r3, [r3, #32]
 8007f02:	085b      	lsrs	r3, r3, #1
 8007f04:	3b01      	subs	r3, #1
 8007f06:	041b      	lsls	r3, r3, #16
 8007f08:	431a      	orrs	r2, r3
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	061b      	lsls	r3, r3, #24
 8007f0e:	4910      	ldr	r1, [pc, #64]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007f10:	4313      	orrs	r3, r2
 8007f12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007f16:	4b0f      	ldr	r3, [pc, #60]	@ (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8007f18:	2201      	movs	r2, #1
 8007f1a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007f1c:	f7fc fc96 	bl	800484c <HAL_GetTick>
 8007f20:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007f22:	e008      	b.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007f24:	f7fc fc92 	bl	800484c <HAL_GetTick>
 8007f28:	4602      	mov	r2, r0
 8007f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f2c:	1ad3      	subs	r3, r2, r3
 8007f2e:	2b02      	cmp	r3, #2
 8007f30:	d901      	bls.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007f32:	2303      	movs	r3, #3
 8007f34:	e007      	b.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007f36:	4b06      	ldr	r3, [pc, #24]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f42:	d1ef      	bne.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8007f44:	2300      	movs	r3, #0
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3730      	adds	r7, #48	@ 0x30
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	40023800 	.word	0x40023800
 8007f54:	42470070 	.word	0x42470070

08007f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f5c:	b0ae      	sub	sp, #184	@ 0xb8
 8007f5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007f60:	2300      	movs	r3, #0
 8007f62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8007f66:	2300      	movs	r3, #0
 8007f68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8007f72:	2300      	movs	r3, #0
 8007f74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007f7e:	4bcb      	ldr	r3, [pc, #812]	@ (80082ac <HAL_RCC_GetSysClockFreq+0x354>)
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	f003 030c 	and.w	r3, r3, #12
 8007f86:	2b0c      	cmp	r3, #12
 8007f88:	f200 8206 	bhi.w	8008398 <HAL_RCC_GetSysClockFreq+0x440>
 8007f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8007f94 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f92:	bf00      	nop
 8007f94:	08007fc9 	.word	0x08007fc9
 8007f98:	08008399 	.word	0x08008399
 8007f9c:	08008399 	.word	0x08008399
 8007fa0:	08008399 	.word	0x08008399
 8007fa4:	08007fd1 	.word	0x08007fd1
 8007fa8:	08008399 	.word	0x08008399
 8007fac:	08008399 	.word	0x08008399
 8007fb0:	08008399 	.word	0x08008399
 8007fb4:	08007fd9 	.word	0x08007fd9
 8007fb8:	08008399 	.word	0x08008399
 8007fbc:	08008399 	.word	0x08008399
 8007fc0:	08008399 	.word	0x08008399
 8007fc4:	080081c9 	.word	0x080081c9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007fc8:	4bb9      	ldr	r3, [pc, #740]	@ (80082b0 <HAL_RCC_GetSysClockFreq+0x358>)
 8007fca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8007fce:	e1e7      	b.n	80083a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007fd0:	4bb8      	ldr	r3, [pc, #736]	@ (80082b4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007fd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007fd6:	e1e3      	b.n	80083a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007fd8:	4bb4      	ldr	r3, [pc, #720]	@ (80082ac <HAL_RCC_GetSysClockFreq+0x354>)
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007fe0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007fe4:	4bb1      	ldr	r3, [pc, #708]	@ (80082ac <HAL_RCC_GetSysClockFreq+0x354>)
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d071      	beq.n	80080d4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ff0:	4bae      	ldr	r3, [pc, #696]	@ (80082ac <HAL_RCC_GetSysClockFreq+0x354>)
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	099b      	lsrs	r3, r3, #6
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ffc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8008000:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008004:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008008:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800800c:	2300      	movs	r3, #0
 800800e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008012:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008016:	4622      	mov	r2, r4
 8008018:	462b      	mov	r3, r5
 800801a:	f04f 0000 	mov.w	r0, #0
 800801e:	f04f 0100 	mov.w	r1, #0
 8008022:	0159      	lsls	r1, r3, #5
 8008024:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008028:	0150      	lsls	r0, r2, #5
 800802a:	4602      	mov	r2, r0
 800802c:	460b      	mov	r3, r1
 800802e:	4621      	mov	r1, r4
 8008030:	1a51      	subs	r1, r2, r1
 8008032:	6439      	str	r1, [r7, #64]	@ 0x40
 8008034:	4629      	mov	r1, r5
 8008036:	eb63 0301 	sbc.w	r3, r3, r1
 800803a:	647b      	str	r3, [r7, #68]	@ 0x44
 800803c:	f04f 0200 	mov.w	r2, #0
 8008040:	f04f 0300 	mov.w	r3, #0
 8008044:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8008048:	4649      	mov	r1, r9
 800804a:	018b      	lsls	r3, r1, #6
 800804c:	4641      	mov	r1, r8
 800804e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008052:	4641      	mov	r1, r8
 8008054:	018a      	lsls	r2, r1, #6
 8008056:	4641      	mov	r1, r8
 8008058:	1a51      	subs	r1, r2, r1
 800805a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800805c:	4649      	mov	r1, r9
 800805e:	eb63 0301 	sbc.w	r3, r3, r1
 8008062:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008064:	f04f 0200 	mov.w	r2, #0
 8008068:	f04f 0300 	mov.w	r3, #0
 800806c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8008070:	4649      	mov	r1, r9
 8008072:	00cb      	lsls	r3, r1, #3
 8008074:	4641      	mov	r1, r8
 8008076:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800807a:	4641      	mov	r1, r8
 800807c:	00ca      	lsls	r2, r1, #3
 800807e:	4610      	mov	r0, r2
 8008080:	4619      	mov	r1, r3
 8008082:	4603      	mov	r3, r0
 8008084:	4622      	mov	r2, r4
 8008086:	189b      	adds	r3, r3, r2
 8008088:	633b      	str	r3, [r7, #48]	@ 0x30
 800808a:	462b      	mov	r3, r5
 800808c:	460a      	mov	r2, r1
 800808e:	eb42 0303 	adc.w	r3, r2, r3
 8008092:	637b      	str	r3, [r7, #52]	@ 0x34
 8008094:	f04f 0200 	mov.w	r2, #0
 8008098:	f04f 0300 	mov.w	r3, #0
 800809c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80080a0:	4629      	mov	r1, r5
 80080a2:	024b      	lsls	r3, r1, #9
 80080a4:	4621      	mov	r1, r4
 80080a6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80080aa:	4621      	mov	r1, r4
 80080ac:	024a      	lsls	r2, r1, #9
 80080ae:	4610      	mov	r0, r2
 80080b0:	4619      	mov	r1, r3
 80080b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080b6:	2200      	movs	r2, #0
 80080b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80080bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80080c0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80080c4:	f7f8 fd90 	bl	8000be8 <__aeabi_uldivmod>
 80080c8:	4602      	mov	r2, r0
 80080ca:	460b      	mov	r3, r1
 80080cc:	4613      	mov	r3, r2
 80080ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80080d2:	e067      	b.n	80081a4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80080d4:	4b75      	ldr	r3, [pc, #468]	@ (80082ac <HAL_RCC_GetSysClockFreq+0x354>)
 80080d6:	685b      	ldr	r3, [r3, #4]
 80080d8:	099b      	lsrs	r3, r3, #6
 80080da:	2200      	movs	r2, #0
 80080dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80080e0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80080e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80080e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80080ee:	2300      	movs	r3, #0
 80080f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80080f2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80080f6:	4622      	mov	r2, r4
 80080f8:	462b      	mov	r3, r5
 80080fa:	f04f 0000 	mov.w	r0, #0
 80080fe:	f04f 0100 	mov.w	r1, #0
 8008102:	0159      	lsls	r1, r3, #5
 8008104:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008108:	0150      	lsls	r0, r2, #5
 800810a:	4602      	mov	r2, r0
 800810c:	460b      	mov	r3, r1
 800810e:	4621      	mov	r1, r4
 8008110:	1a51      	subs	r1, r2, r1
 8008112:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008114:	4629      	mov	r1, r5
 8008116:	eb63 0301 	sbc.w	r3, r3, r1
 800811a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800811c:	f04f 0200 	mov.w	r2, #0
 8008120:	f04f 0300 	mov.w	r3, #0
 8008124:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8008128:	4649      	mov	r1, r9
 800812a:	018b      	lsls	r3, r1, #6
 800812c:	4641      	mov	r1, r8
 800812e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008132:	4641      	mov	r1, r8
 8008134:	018a      	lsls	r2, r1, #6
 8008136:	4641      	mov	r1, r8
 8008138:	ebb2 0a01 	subs.w	sl, r2, r1
 800813c:	4649      	mov	r1, r9
 800813e:	eb63 0b01 	sbc.w	fp, r3, r1
 8008142:	f04f 0200 	mov.w	r2, #0
 8008146:	f04f 0300 	mov.w	r3, #0
 800814a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800814e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008152:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008156:	4692      	mov	sl, r2
 8008158:	469b      	mov	fp, r3
 800815a:	4623      	mov	r3, r4
 800815c:	eb1a 0303 	adds.w	r3, sl, r3
 8008160:	623b      	str	r3, [r7, #32]
 8008162:	462b      	mov	r3, r5
 8008164:	eb4b 0303 	adc.w	r3, fp, r3
 8008168:	627b      	str	r3, [r7, #36]	@ 0x24
 800816a:	f04f 0200 	mov.w	r2, #0
 800816e:	f04f 0300 	mov.w	r3, #0
 8008172:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8008176:	4629      	mov	r1, r5
 8008178:	028b      	lsls	r3, r1, #10
 800817a:	4621      	mov	r1, r4
 800817c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008180:	4621      	mov	r1, r4
 8008182:	028a      	lsls	r2, r1, #10
 8008184:	4610      	mov	r0, r2
 8008186:	4619      	mov	r1, r3
 8008188:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800818c:	2200      	movs	r2, #0
 800818e:	673b      	str	r3, [r7, #112]	@ 0x70
 8008190:	677a      	str	r2, [r7, #116]	@ 0x74
 8008192:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8008196:	f7f8 fd27 	bl	8000be8 <__aeabi_uldivmod>
 800819a:	4602      	mov	r2, r0
 800819c:	460b      	mov	r3, r1
 800819e:	4613      	mov	r3, r2
 80081a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80081a4:	4b41      	ldr	r3, [pc, #260]	@ (80082ac <HAL_RCC_GetSysClockFreq+0x354>)
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	0c1b      	lsrs	r3, r3, #16
 80081aa:	f003 0303 	and.w	r3, r3, #3
 80081ae:	3301      	adds	r3, #1
 80081b0:	005b      	lsls	r3, r3, #1
 80081b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 80081b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80081ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80081be:	fbb2 f3f3 	udiv	r3, r2, r3
 80081c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80081c6:	e0eb      	b.n	80083a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80081c8:	4b38      	ldr	r3, [pc, #224]	@ (80082ac <HAL_RCC_GetSysClockFreq+0x354>)
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80081d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80081d4:	4b35      	ldr	r3, [pc, #212]	@ (80082ac <HAL_RCC_GetSysClockFreq+0x354>)
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d06b      	beq.n	80082b8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80081e0:	4b32      	ldr	r3, [pc, #200]	@ (80082ac <HAL_RCC_GetSysClockFreq+0x354>)
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	099b      	lsrs	r3, r3, #6
 80081e6:	2200      	movs	r2, #0
 80081e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80081ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80081ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80081ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80081f4:	2300      	movs	r3, #0
 80081f6:	667b      	str	r3, [r7, #100]	@ 0x64
 80081f8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80081fc:	4622      	mov	r2, r4
 80081fe:	462b      	mov	r3, r5
 8008200:	f04f 0000 	mov.w	r0, #0
 8008204:	f04f 0100 	mov.w	r1, #0
 8008208:	0159      	lsls	r1, r3, #5
 800820a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800820e:	0150      	lsls	r0, r2, #5
 8008210:	4602      	mov	r2, r0
 8008212:	460b      	mov	r3, r1
 8008214:	4621      	mov	r1, r4
 8008216:	1a51      	subs	r1, r2, r1
 8008218:	61b9      	str	r1, [r7, #24]
 800821a:	4629      	mov	r1, r5
 800821c:	eb63 0301 	sbc.w	r3, r3, r1
 8008220:	61fb      	str	r3, [r7, #28]
 8008222:	f04f 0200 	mov.w	r2, #0
 8008226:	f04f 0300 	mov.w	r3, #0
 800822a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800822e:	4659      	mov	r1, fp
 8008230:	018b      	lsls	r3, r1, #6
 8008232:	4651      	mov	r1, sl
 8008234:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008238:	4651      	mov	r1, sl
 800823a:	018a      	lsls	r2, r1, #6
 800823c:	4651      	mov	r1, sl
 800823e:	ebb2 0801 	subs.w	r8, r2, r1
 8008242:	4659      	mov	r1, fp
 8008244:	eb63 0901 	sbc.w	r9, r3, r1
 8008248:	f04f 0200 	mov.w	r2, #0
 800824c:	f04f 0300 	mov.w	r3, #0
 8008250:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008254:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008258:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800825c:	4690      	mov	r8, r2
 800825e:	4699      	mov	r9, r3
 8008260:	4623      	mov	r3, r4
 8008262:	eb18 0303 	adds.w	r3, r8, r3
 8008266:	613b      	str	r3, [r7, #16]
 8008268:	462b      	mov	r3, r5
 800826a:	eb49 0303 	adc.w	r3, r9, r3
 800826e:	617b      	str	r3, [r7, #20]
 8008270:	f04f 0200 	mov.w	r2, #0
 8008274:	f04f 0300 	mov.w	r3, #0
 8008278:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800827c:	4629      	mov	r1, r5
 800827e:	024b      	lsls	r3, r1, #9
 8008280:	4621      	mov	r1, r4
 8008282:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008286:	4621      	mov	r1, r4
 8008288:	024a      	lsls	r2, r1, #9
 800828a:	4610      	mov	r0, r2
 800828c:	4619      	mov	r1, r3
 800828e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008292:	2200      	movs	r2, #0
 8008294:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008296:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8008298:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800829c:	f7f8 fca4 	bl	8000be8 <__aeabi_uldivmod>
 80082a0:	4602      	mov	r2, r0
 80082a2:	460b      	mov	r3, r1
 80082a4:	4613      	mov	r3, r2
 80082a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80082aa:	e065      	b.n	8008378 <HAL_RCC_GetSysClockFreq+0x420>
 80082ac:	40023800 	.word	0x40023800
 80082b0:	00f42400 	.word	0x00f42400
 80082b4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80082b8:	4b3d      	ldr	r3, [pc, #244]	@ (80083b0 <HAL_RCC_GetSysClockFreq+0x458>)
 80082ba:	685b      	ldr	r3, [r3, #4]
 80082bc:	099b      	lsrs	r3, r3, #6
 80082be:	2200      	movs	r2, #0
 80082c0:	4618      	mov	r0, r3
 80082c2:	4611      	mov	r1, r2
 80082c4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80082c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80082ca:	2300      	movs	r3, #0
 80082cc:	657b      	str	r3, [r7, #84]	@ 0x54
 80082ce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80082d2:	4642      	mov	r2, r8
 80082d4:	464b      	mov	r3, r9
 80082d6:	f04f 0000 	mov.w	r0, #0
 80082da:	f04f 0100 	mov.w	r1, #0
 80082de:	0159      	lsls	r1, r3, #5
 80082e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80082e4:	0150      	lsls	r0, r2, #5
 80082e6:	4602      	mov	r2, r0
 80082e8:	460b      	mov	r3, r1
 80082ea:	4641      	mov	r1, r8
 80082ec:	1a51      	subs	r1, r2, r1
 80082ee:	60b9      	str	r1, [r7, #8]
 80082f0:	4649      	mov	r1, r9
 80082f2:	eb63 0301 	sbc.w	r3, r3, r1
 80082f6:	60fb      	str	r3, [r7, #12]
 80082f8:	f04f 0200 	mov.w	r2, #0
 80082fc:	f04f 0300 	mov.w	r3, #0
 8008300:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008304:	4659      	mov	r1, fp
 8008306:	018b      	lsls	r3, r1, #6
 8008308:	4651      	mov	r1, sl
 800830a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800830e:	4651      	mov	r1, sl
 8008310:	018a      	lsls	r2, r1, #6
 8008312:	4651      	mov	r1, sl
 8008314:	1a54      	subs	r4, r2, r1
 8008316:	4659      	mov	r1, fp
 8008318:	eb63 0501 	sbc.w	r5, r3, r1
 800831c:	f04f 0200 	mov.w	r2, #0
 8008320:	f04f 0300 	mov.w	r3, #0
 8008324:	00eb      	lsls	r3, r5, #3
 8008326:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800832a:	00e2      	lsls	r2, r4, #3
 800832c:	4614      	mov	r4, r2
 800832e:	461d      	mov	r5, r3
 8008330:	4643      	mov	r3, r8
 8008332:	18e3      	adds	r3, r4, r3
 8008334:	603b      	str	r3, [r7, #0]
 8008336:	464b      	mov	r3, r9
 8008338:	eb45 0303 	adc.w	r3, r5, r3
 800833c:	607b      	str	r3, [r7, #4]
 800833e:	f04f 0200 	mov.w	r2, #0
 8008342:	f04f 0300 	mov.w	r3, #0
 8008346:	e9d7 4500 	ldrd	r4, r5, [r7]
 800834a:	4629      	mov	r1, r5
 800834c:	028b      	lsls	r3, r1, #10
 800834e:	4621      	mov	r1, r4
 8008350:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008354:	4621      	mov	r1, r4
 8008356:	028a      	lsls	r2, r1, #10
 8008358:	4610      	mov	r0, r2
 800835a:	4619      	mov	r1, r3
 800835c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008360:	2200      	movs	r2, #0
 8008362:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008364:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008366:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800836a:	f7f8 fc3d 	bl	8000be8 <__aeabi_uldivmod>
 800836e:	4602      	mov	r2, r0
 8008370:	460b      	mov	r3, r1
 8008372:	4613      	mov	r3, r2
 8008374:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008378:	4b0d      	ldr	r3, [pc, #52]	@ (80083b0 <HAL_RCC_GetSysClockFreq+0x458>)
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	0f1b      	lsrs	r3, r3, #28
 800837e:	f003 0307 	and.w	r3, r3, #7
 8008382:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8008386:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800838a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800838e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008392:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008396:	e003      	b.n	80083a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008398:	4b06      	ldr	r3, [pc, #24]	@ (80083b4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800839a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800839e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80083a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	37b8      	adds	r7, #184	@ 0xb8
 80083a8:	46bd      	mov	sp, r7
 80083aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80083ae:	bf00      	nop
 80083b0:	40023800 	.word	0x40023800
 80083b4:	00f42400 	.word	0x00f42400

080083b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d101      	bne.n	80083ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80083c6:	2301      	movs	r3, #1
 80083c8:	e28d      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f003 0301 	and.w	r3, r3, #1
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f000 8083 	beq.w	80084de <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80083d8:	4b94      	ldr	r3, [pc, #592]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	f003 030c 	and.w	r3, r3, #12
 80083e0:	2b04      	cmp	r3, #4
 80083e2:	d019      	beq.n	8008418 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80083e4:	4b91      	ldr	r3, [pc, #580]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 80083e6:	689b      	ldr	r3, [r3, #8]
 80083e8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80083ec:	2b08      	cmp	r3, #8
 80083ee:	d106      	bne.n	80083fe <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80083f0:	4b8e      	ldr	r3, [pc, #568]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80083f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80083fc:	d00c      	beq.n	8008418 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80083fe:	4b8b      	ldr	r3, [pc, #556]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008406:	2b0c      	cmp	r3, #12
 8008408:	d112      	bne.n	8008430 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800840a:	4b88      	ldr	r3, [pc, #544]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008412:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008416:	d10b      	bne.n	8008430 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008418:	4b84      	ldr	r3, [pc, #528]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008420:	2b00      	cmp	r3, #0
 8008422:	d05b      	beq.n	80084dc <HAL_RCC_OscConfig+0x124>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d157      	bne.n	80084dc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800842c:	2301      	movs	r3, #1
 800842e:	e25a      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008438:	d106      	bne.n	8008448 <HAL_RCC_OscConfig+0x90>
 800843a:	4b7c      	ldr	r3, [pc, #496]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a7b      	ldr	r2, [pc, #492]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008440:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008444:	6013      	str	r3, [r2, #0]
 8008446:	e01d      	b.n	8008484 <HAL_RCC_OscConfig+0xcc>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008450:	d10c      	bne.n	800846c <HAL_RCC_OscConfig+0xb4>
 8008452:	4b76      	ldr	r3, [pc, #472]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a75      	ldr	r2, [pc, #468]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008458:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800845c:	6013      	str	r3, [r2, #0]
 800845e:	4b73      	ldr	r3, [pc, #460]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a72      	ldr	r2, [pc, #456]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008468:	6013      	str	r3, [r2, #0]
 800846a:	e00b      	b.n	8008484 <HAL_RCC_OscConfig+0xcc>
 800846c:	4b6f      	ldr	r3, [pc, #444]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4a6e      	ldr	r2, [pc, #440]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008476:	6013      	str	r3, [r2, #0]
 8008478:	4b6c      	ldr	r3, [pc, #432]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a6b      	ldr	r2, [pc, #428]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 800847e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008482:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d013      	beq.n	80084b4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800848c:	f7fc f9de 	bl	800484c <HAL_GetTick>
 8008490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008492:	e008      	b.n	80084a6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008494:	f7fc f9da 	bl	800484c <HAL_GetTick>
 8008498:	4602      	mov	r2, r0
 800849a:	693b      	ldr	r3, [r7, #16]
 800849c:	1ad3      	subs	r3, r2, r3
 800849e:	2b64      	cmp	r3, #100	@ 0x64
 80084a0:	d901      	bls.n	80084a6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80084a2:	2303      	movs	r3, #3
 80084a4:	e21f      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084a6:	4b61      	ldr	r3, [pc, #388]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d0f0      	beq.n	8008494 <HAL_RCC_OscConfig+0xdc>
 80084b2:	e014      	b.n	80084de <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084b4:	f7fc f9ca 	bl	800484c <HAL_GetTick>
 80084b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084ba:	e008      	b.n	80084ce <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80084bc:	f7fc f9c6 	bl	800484c <HAL_GetTick>
 80084c0:	4602      	mov	r2, r0
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	1ad3      	subs	r3, r2, r3
 80084c6:	2b64      	cmp	r3, #100	@ 0x64
 80084c8:	d901      	bls.n	80084ce <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80084ca:	2303      	movs	r3, #3
 80084cc:	e20b      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084ce:	4b57      	ldr	r3, [pc, #348]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d1f0      	bne.n	80084bc <HAL_RCC_OscConfig+0x104>
 80084da:	e000      	b.n	80084de <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80084dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f003 0302 	and.w	r3, r3, #2
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d06f      	beq.n	80085ca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80084ea:	4b50      	ldr	r3, [pc, #320]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	f003 030c 	and.w	r3, r3, #12
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d017      	beq.n	8008526 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80084f6:	4b4d      	ldr	r3, [pc, #308]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80084fe:	2b08      	cmp	r3, #8
 8008500:	d105      	bne.n	800850e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008502:	4b4a      	ldr	r3, [pc, #296]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008504:	685b      	ldr	r3, [r3, #4]
 8008506:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800850a:	2b00      	cmp	r3, #0
 800850c:	d00b      	beq.n	8008526 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800850e:	4b47      	ldr	r3, [pc, #284]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008510:	689b      	ldr	r3, [r3, #8]
 8008512:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008516:	2b0c      	cmp	r3, #12
 8008518:	d11c      	bne.n	8008554 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800851a:	4b44      	ldr	r3, [pc, #272]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008522:	2b00      	cmp	r3, #0
 8008524:	d116      	bne.n	8008554 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008526:	4b41      	ldr	r3, [pc, #260]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f003 0302 	and.w	r3, r3, #2
 800852e:	2b00      	cmp	r3, #0
 8008530:	d005      	beq.n	800853e <HAL_RCC_OscConfig+0x186>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	68db      	ldr	r3, [r3, #12]
 8008536:	2b01      	cmp	r3, #1
 8008538:	d001      	beq.n	800853e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	e1d3      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800853e:	4b3b      	ldr	r3, [pc, #236]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	691b      	ldr	r3, [r3, #16]
 800854a:	00db      	lsls	r3, r3, #3
 800854c:	4937      	ldr	r1, [pc, #220]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 800854e:	4313      	orrs	r3, r2
 8008550:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008552:	e03a      	b.n	80085ca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d020      	beq.n	800859e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800855c:	4b34      	ldr	r3, [pc, #208]	@ (8008630 <HAL_RCC_OscConfig+0x278>)
 800855e:	2201      	movs	r2, #1
 8008560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008562:	f7fc f973 	bl	800484c <HAL_GetTick>
 8008566:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008568:	e008      	b.n	800857c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800856a:	f7fc f96f 	bl	800484c <HAL_GetTick>
 800856e:	4602      	mov	r2, r0
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	1ad3      	subs	r3, r2, r3
 8008574:	2b02      	cmp	r3, #2
 8008576:	d901      	bls.n	800857c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008578:	2303      	movs	r3, #3
 800857a:	e1b4      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800857c:	4b2b      	ldr	r3, [pc, #172]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f003 0302 	and.w	r3, r3, #2
 8008584:	2b00      	cmp	r3, #0
 8008586:	d0f0      	beq.n	800856a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008588:	4b28      	ldr	r3, [pc, #160]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	691b      	ldr	r3, [r3, #16]
 8008594:	00db      	lsls	r3, r3, #3
 8008596:	4925      	ldr	r1, [pc, #148]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008598:	4313      	orrs	r3, r2
 800859a:	600b      	str	r3, [r1, #0]
 800859c:	e015      	b.n	80085ca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800859e:	4b24      	ldr	r3, [pc, #144]	@ (8008630 <HAL_RCC_OscConfig+0x278>)
 80085a0:	2200      	movs	r2, #0
 80085a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085a4:	f7fc f952 	bl	800484c <HAL_GetTick>
 80085a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085aa:	e008      	b.n	80085be <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80085ac:	f7fc f94e 	bl	800484c <HAL_GetTick>
 80085b0:	4602      	mov	r2, r0
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	1ad3      	subs	r3, r2, r3
 80085b6:	2b02      	cmp	r3, #2
 80085b8:	d901      	bls.n	80085be <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80085ba:	2303      	movs	r3, #3
 80085bc:	e193      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085be:	4b1b      	ldr	r3, [pc, #108]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f003 0302 	and.w	r3, r3, #2
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d1f0      	bne.n	80085ac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f003 0308 	and.w	r3, r3, #8
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d036      	beq.n	8008644 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	695b      	ldr	r3, [r3, #20]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d016      	beq.n	800860c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80085de:	4b15      	ldr	r3, [pc, #84]	@ (8008634 <HAL_RCC_OscConfig+0x27c>)
 80085e0:	2201      	movs	r2, #1
 80085e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085e4:	f7fc f932 	bl	800484c <HAL_GetTick>
 80085e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80085ea:	e008      	b.n	80085fe <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80085ec:	f7fc f92e 	bl	800484c <HAL_GetTick>
 80085f0:	4602      	mov	r2, r0
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	1ad3      	subs	r3, r2, r3
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	d901      	bls.n	80085fe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80085fa:	2303      	movs	r3, #3
 80085fc:	e173      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80085fe:	4b0b      	ldr	r3, [pc, #44]	@ (800862c <HAL_RCC_OscConfig+0x274>)
 8008600:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008602:	f003 0302 	and.w	r3, r3, #2
 8008606:	2b00      	cmp	r3, #0
 8008608:	d0f0      	beq.n	80085ec <HAL_RCC_OscConfig+0x234>
 800860a:	e01b      	b.n	8008644 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800860c:	4b09      	ldr	r3, [pc, #36]	@ (8008634 <HAL_RCC_OscConfig+0x27c>)
 800860e:	2200      	movs	r2, #0
 8008610:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008612:	f7fc f91b 	bl	800484c <HAL_GetTick>
 8008616:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008618:	e00e      	b.n	8008638 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800861a:	f7fc f917 	bl	800484c <HAL_GetTick>
 800861e:	4602      	mov	r2, r0
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	1ad3      	subs	r3, r2, r3
 8008624:	2b02      	cmp	r3, #2
 8008626:	d907      	bls.n	8008638 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008628:	2303      	movs	r3, #3
 800862a:	e15c      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
 800862c:	40023800 	.word	0x40023800
 8008630:	42470000 	.word	0x42470000
 8008634:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008638:	4b8a      	ldr	r3, [pc, #552]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 800863a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800863c:	f003 0302 	and.w	r3, r3, #2
 8008640:	2b00      	cmp	r3, #0
 8008642:	d1ea      	bne.n	800861a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f003 0304 	and.w	r3, r3, #4
 800864c:	2b00      	cmp	r3, #0
 800864e:	f000 8097 	beq.w	8008780 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008652:	2300      	movs	r3, #0
 8008654:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008656:	4b83      	ldr	r3, [pc, #524]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 8008658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800865a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800865e:	2b00      	cmp	r3, #0
 8008660:	d10f      	bne.n	8008682 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008662:	2300      	movs	r3, #0
 8008664:	60bb      	str	r3, [r7, #8]
 8008666:	4b7f      	ldr	r3, [pc, #508]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 8008668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800866a:	4a7e      	ldr	r2, [pc, #504]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 800866c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008670:	6413      	str	r3, [r2, #64]	@ 0x40
 8008672:	4b7c      	ldr	r3, [pc, #496]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 8008674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800867a:	60bb      	str	r3, [r7, #8]
 800867c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800867e:	2301      	movs	r3, #1
 8008680:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008682:	4b79      	ldr	r3, [pc, #484]	@ (8008868 <HAL_RCC_OscConfig+0x4b0>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800868a:	2b00      	cmp	r3, #0
 800868c:	d118      	bne.n	80086c0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800868e:	4b76      	ldr	r3, [pc, #472]	@ (8008868 <HAL_RCC_OscConfig+0x4b0>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a75      	ldr	r2, [pc, #468]	@ (8008868 <HAL_RCC_OscConfig+0x4b0>)
 8008694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008698:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800869a:	f7fc f8d7 	bl	800484c <HAL_GetTick>
 800869e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086a0:	e008      	b.n	80086b4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086a2:	f7fc f8d3 	bl	800484c <HAL_GetTick>
 80086a6:	4602      	mov	r2, r0
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	1ad3      	subs	r3, r2, r3
 80086ac:	2b02      	cmp	r3, #2
 80086ae:	d901      	bls.n	80086b4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80086b0:	2303      	movs	r3, #3
 80086b2:	e118      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086b4:	4b6c      	ldr	r3, [pc, #432]	@ (8008868 <HAL_RCC_OscConfig+0x4b0>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d0f0      	beq.n	80086a2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	d106      	bne.n	80086d6 <HAL_RCC_OscConfig+0x31e>
 80086c8:	4b66      	ldr	r3, [pc, #408]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 80086ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086cc:	4a65      	ldr	r2, [pc, #404]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 80086ce:	f043 0301 	orr.w	r3, r3, #1
 80086d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80086d4:	e01c      	b.n	8008710 <HAL_RCC_OscConfig+0x358>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	2b05      	cmp	r3, #5
 80086dc:	d10c      	bne.n	80086f8 <HAL_RCC_OscConfig+0x340>
 80086de:	4b61      	ldr	r3, [pc, #388]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 80086e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086e2:	4a60      	ldr	r2, [pc, #384]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 80086e4:	f043 0304 	orr.w	r3, r3, #4
 80086e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80086ea:	4b5e      	ldr	r3, [pc, #376]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 80086ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086ee:	4a5d      	ldr	r2, [pc, #372]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 80086f0:	f043 0301 	orr.w	r3, r3, #1
 80086f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80086f6:	e00b      	b.n	8008710 <HAL_RCC_OscConfig+0x358>
 80086f8:	4b5a      	ldr	r3, [pc, #360]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 80086fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086fc:	4a59      	ldr	r2, [pc, #356]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 80086fe:	f023 0301 	bic.w	r3, r3, #1
 8008702:	6713      	str	r3, [r2, #112]	@ 0x70
 8008704:	4b57      	ldr	r3, [pc, #348]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 8008706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008708:	4a56      	ldr	r2, [pc, #344]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 800870a:	f023 0304 	bic.w	r3, r3, #4
 800870e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d015      	beq.n	8008744 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008718:	f7fc f898 	bl	800484c <HAL_GetTick>
 800871c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800871e:	e00a      	b.n	8008736 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008720:	f7fc f894 	bl	800484c <HAL_GetTick>
 8008724:	4602      	mov	r2, r0
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800872e:	4293      	cmp	r3, r2
 8008730:	d901      	bls.n	8008736 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008732:	2303      	movs	r3, #3
 8008734:	e0d7      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008736:	4b4b      	ldr	r3, [pc, #300]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 8008738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800873a:	f003 0302 	and.w	r3, r3, #2
 800873e:	2b00      	cmp	r3, #0
 8008740:	d0ee      	beq.n	8008720 <HAL_RCC_OscConfig+0x368>
 8008742:	e014      	b.n	800876e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008744:	f7fc f882 	bl	800484c <HAL_GetTick>
 8008748:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800874a:	e00a      	b.n	8008762 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800874c:	f7fc f87e 	bl	800484c <HAL_GetTick>
 8008750:	4602      	mov	r2, r0
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	1ad3      	subs	r3, r2, r3
 8008756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800875a:	4293      	cmp	r3, r2
 800875c:	d901      	bls.n	8008762 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800875e:	2303      	movs	r3, #3
 8008760:	e0c1      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008762:	4b40      	ldr	r3, [pc, #256]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 8008764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008766:	f003 0302 	and.w	r3, r3, #2
 800876a:	2b00      	cmp	r3, #0
 800876c:	d1ee      	bne.n	800874c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800876e:	7dfb      	ldrb	r3, [r7, #23]
 8008770:	2b01      	cmp	r3, #1
 8008772:	d105      	bne.n	8008780 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008774:	4b3b      	ldr	r3, [pc, #236]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 8008776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008778:	4a3a      	ldr	r2, [pc, #232]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 800877a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800877e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	699b      	ldr	r3, [r3, #24]
 8008784:	2b00      	cmp	r3, #0
 8008786:	f000 80ad 	beq.w	80088e4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800878a:	4b36      	ldr	r3, [pc, #216]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	f003 030c 	and.w	r3, r3, #12
 8008792:	2b08      	cmp	r3, #8
 8008794:	d060      	beq.n	8008858 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	699b      	ldr	r3, [r3, #24]
 800879a:	2b02      	cmp	r3, #2
 800879c:	d145      	bne.n	800882a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800879e:	4b33      	ldr	r3, [pc, #204]	@ (800886c <HAL_RCC_OscConfig+0x4b4>)
 80087a0:	2200      	movs	r2, #0
 80087a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087a4:	f7fc f852 	bl	800484c <HAL_GetTick>
 80087a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087aa:	e008      	b.n	80087be <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80087ac:	f7fc f84e 	bl	800484c <HAL_GetTick>
 80087b0:	4602      	mov	r2, r0
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	1ad3      	subs	r3, r2, r3
 80087b6:	2b02      	cmp	r3, #2
 80087b8:	d901      	bls.n	80087be <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80087ba:	2303      	movs	r3, #3
 80087bc:	e093      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087be:	4b29      	ldr	r3, [pc, #164]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d1f0      	bne.n	80087ac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	69da      	ldr	r2, [r3, #28]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6a1b      	ldr	r3, [r3, #32]
 80087d2:	431a      	orrs	r2, r3
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087d8:	019b      	lsls	r3, r3, #6
 80087da:	431a      	orrs	r2, r3
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087e0:	085b      	lsrs	r3, r3, #1
 80087e2:	3b01      	subs	r3, #1
 80087e4:	041b      	lsls	r3, r3, #16
 80087e6:	431a      	orrs	r2, r3
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ec:	061b      	lsls	r3, r3, #24
 80087ee:	431a      	orrs	r2, r3
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087f4:	071b      	lsls	r3, r3, #28
 80087f6:	491b      	ldr	r1, [pc, #108]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 80087f8:	4313      	orrs	r3, r2
 80087fa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80087fc:	4b1b      	ldr	r3, [pc, #108]	@ (800886c <HAL_RCC_OscConfig+0x4b4>)
 80087fe:	2201      	movs	r2, #1
 8008800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008802:	f7fc f823 	bl	800484c <HAL_GetTick>
 8008806:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008808:	e008      	b.n	800881c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800880a:	f7fc f81f 	bl	800484c <HAL_GetTick>
 800880e:	4602      	mov	r2, r0
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	1ad3      	subs	r3, r2, r3
 8008814:	2b02      	cmp	r3, #2
 8008816:	d901      	bls.n	800881c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008818:	2303      	movs	r3, #3
 800881a:	e064      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800881c:	4b11      	ldr	r3, [pc, #68]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008824:	2b00      	cmp	r3, #0
 8008826:	d0f0      	beq.n	800880a <HAL_RCC_OscConfig+0x452>
 8008828:	e05c      	b.n	80088e4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800882a:	4b10      	ldr	r3, [pc, #64]	@ (800886c <HAL_RCC_OscConfig+0x4b4>)
 800882c:	2200      	movs	r2, #0
 800882e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008830:	f7fc f80c 	bl	800484c <HAL_GetTick>
 8008834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008836:	e008      	b.n	800884a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008838:	f7fc f808 	bl	800484c <HAL_GetTick>
 800883c:	4602      	mov	r2, r0
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	1ad3      	subs	r3, r2, r3
 8008842:	2b02      	cmp	r3, #2
 8008844:	d901      	bls.n	800884a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008846:	2303      	movs	r3, #3
 8008848:	e04d      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800884a:	4b06      	ldr	r3, [pc, #24]	@ (8008864 <HAL_RCC_OscConfig+0x4ac>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008852:	2b00      	cmp	r3, #0
 8008854:	d1f0      	bne.n	8008838 <HAL_RCC_OscConfig+0x480>
 8008856:	e045      	b.n	80088e4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	699b      	ldr	r3, [r3, #24]
 800885c:	2b01      	cmp	r3, #1
 800885e:	d107      	bne.n	8008870 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008860:	2301      	movs	r3, #1
 8008862:	e040      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
 8008864:	40023800 	.word	0x40023800
 8008868:	40007000 	.word	0x40007000
 800886c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008870:	4b1f      	ldr	r3, [pc, #124]	@ (80088f0 <HAL_RCC_OscConfig+0x538>)
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	699b      	ldr	r3, [r3, #24]
 800887a:	2b01      	cmp	r3, #1
 800887c:	d030      	beq.n	80088e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008888:	429a      	cmp	r2, r3
 800888a:	d129      	bne.n	80088e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008896:	429a      	cmp	r2, r3
 8008898:	d122      	bne.n	80088e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800889a:	68fa      	ldr	r2, [r7, #12]
 800889c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80088a0:	4013      	ands	r3, r2
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80088a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d119      	bne.n	80088e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088b6:	085b      	lsrs	r3, r3, #1
 80088b8:	3b01      	subs	r3, #1
 80088ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80088bc:	429a      	cmp	r2, r3
 80088be:	d10f      	bne.n	80088e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d107      	bne.n	80088e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088da:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80088dc:	429a      	cmp	r2, r3
 80088de:	d001      	beq.n	80088e4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	e000      	b.n	80088e6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80088e4:	2300      	movs	r3, #0
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3718      	adds	r7, #24
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	40023800 	.word	0x40023800

080088f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b082      	sub	sp, #8
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d101      	bne.n	8008906 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008902:	2301      	movs	r3, #1
 8008904:	e041      	b.n	800898a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800890c:	b2db      	uxtb	r3, r3
 800890e:	2b00      	cmp	r3, #0
 8008910:	d106      	bne.n	8008920 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2200      	movs	r2, #0
 8008916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f7fa fd36 	bl	800338c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2202      	movs	r2, #2
 8008924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	3304      	adds	r3, #4
 8008930:	4619      	mov	r1, r3
 8008932:	4610      	mov	r0, r2
 8008934:	f000 fafe 	bl	8008f34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2201      	movs	r2, #1
 800893c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2201      	movs	r2, #1
 8008944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2201      	movs	r2, #1
 800894c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2201      	movs	r2, #1
 8008954:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2201      	movs	r2, #1
 800895c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2201      	movs	r2, #1
 8008964:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2201      	movs	r2, #1
 800896c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2201      	movs	r2, #1
 8008974:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2201      	movs	r2, #1
 800897c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2201      	movs	r2, #1
 8008984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008988:	2300      	movs	r3, #0
}
 800898a:	4618      	mov	r0, r3
 800898c:	3708      	adds	r7, #8
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}
	...

08008994 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089a2:	b2db      	uxtb	r3, r3
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d001      	beq.n	80089ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	e046      	b.n	8008a3a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2202      	movs	r2, #2
 80089b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a23      	ldr	r2, [pc, #140]	@ (8008a48 <HAL_TIM_Base_Start+0xb4>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d022      	beq.n	8008a04 <HAL_TIM_Base_Start+0x70>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089c6:	d01d      	beq.n	8008a04 <HAL_TIM_Base_Start+0x70>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4a1f      	ldr	r2, [pc, #124]	@ (8008a4c <HAL_TIM_Base_Start+0xb8>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d018      	beq.n	8008a04 <HAL_TIM_Base_Start+0x70>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4a1e      	ldr	r2, [pc, #120]	@ (8008a50 <HAL_TIM_Base_Start+0xbc>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d013      	beq.n	8008a04 <HAL_TIM_Base_Start+0x70>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4a1c      	ldr	r2, [pc, #112]	@ (8008a54 <HAL_TIM_Base_Start+0xc0>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d00e      	beq.n	8008a04 <HAL_TIM_Base_Start+0x70>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a1b      	ldr	r2, [pc, #108]	@ (8008a58 <HAL_TIM_Base_Start+0xc4>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d009      	beq.n	8008a04 <HAL_TIM_Base_Start+0x70>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a19      	ldr	r2, [pc, #100]	@ (8008a5c <HAL_TIM_Base_Start+0xc8>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d004      	beq.n	8008a04 <HAL_TIM_Base_Start+0x70>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a18      	ldr	r2, [pc, #96]	@ (8008a60 <HAL_TIM_Base_Start+0xcc>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d111      	bne.n	8008a28 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	689b      	ldr	r3, [r3, #8]
 8008a0a:	f003 0307 	and.w	r3, r3, #7
 8008a0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2b06      	cmp	r3, #6
 8008a14:	d010      	beq.n	8008a38 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	681a      	ldr	r2, [r3, #0]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f042 0201 	orr.w	r2, r2, #1
 8008a24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a26:	e007      	b.n	8008a38 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	681a      	ldr	r2, [r3, #0]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f042 0201 	orr.w	r2, r2, #1
 8008a36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3714      	adds	r7, #20
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
 8008a46:	bf00      	nop
 8008a48:	40010000 	.word	0x40010000
 8008a4c:	40000400 	.word	0x40000400
 8008a50:	40000800 	.word	0x40000800
 8008a54:	40000c00 	.word	0x40000c00
 8008a58:	40010400 	.word	0x40010400
 8008a5c:	40014000 	.word	0x40014000
 8008a60:	40001800 	.word	0x40001800

08008a64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b085      	sub	sp, #20
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a72:	b2db      	uxtb	r3, r3
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d001      	beq.n	8008a7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008a78:	2301      	movs	r3, #1
 8008a7a:	e04e      	b.n	8008b1a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2202      	movs	r2, #2
 8008a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	68da      	ldr	r2, [r3, #12]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f042 0201 	orr.w	r2, r2, #1
 8008a92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a23      	ldr	r2, [pc, #140]	@ (8008b28 <HAL_TIM_Base_Start_IT+0xc4>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d022      	beq.n	8008ae4 <HAL_TIM_Base_Start_IT+0x80>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008aa6:	d01d      	beq.n	8008ae4 <HAL_TIM_Base_Start_IT+0x80>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4a1f      	ldr	r2, [pc, #124]	@ (8008b2c <HAL_TIM_Base_Start_IT+0xc8>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d018      	beq.n	8008ae4 <HAL_TIM_Base_Start_IT+0x80>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a1e      	ldr	r2, [pc, #120]	@ (8008b30 <HAL_TIM_Base_Start_IT+0xcc>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d013      	beq.n	8008ae4 <HAL_TIM_Base_Start_IT+0x80>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4a1c      	ldr	r2, [pc, #112]	@ (8008b34 <HAL_TIM_Base_Start_IT+0xd0>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d00e      	beq.n	8008ae4 <HAL_TIM_Base_Start_IT+0x80>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4a1b      	ldr	r2, [pc, #108]	@ (8008b38 <HAL_TIM_Base_Start_IT+0xd4>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d009      	beq.n	8008ae4 <HAL_TIM_Base_Start_IT+0x80>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a19      	ldr	r2, [pc, #100]	@ (8008b3c <HAL_TIM_Base_Start_IT+0xd8>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d004      	beq.n	8008ae4 <HAL_TIM_Base_Start_IT+0x80>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	4a18      	ldr	r2, [pc, #96]	@ (8008b40 <HAL_TIM_Base_Start_IT+0xdc>)
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d111      	bne.n	8008b08 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	689b      	ldr	r3, [r3, #8]
 8008aea:	f003 0307 	and.w	r3, r3, #7
 8008aee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2b06      	cmp	r3, #6
 8008af4:	d010      	beq.n	8008b18 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	681a      	ldr	r2, [r3, #0]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f042 0201 	orr.w	r2, r2, #1
 8008b04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b06:	e007      	b.n	8008b18 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f042 0201 	orr.w	r2, r2, #1
 8008b16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008b18:	2300      	movs	r3, #0
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3714      	adds	r7, #20
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr
 8008b26:	bf00      	nop
 8008b28:	40010000 	.word	0x40010000
 8008b2c:	40000400 	.word	0x40000400
 8008b30:	40000800 	.word	0x40000800
 8008b34:	40000c00 	.word	0x40000c00
 8008b38:	40010400 	.word	0x40010400
 8008b3c:	40014000 	.word	0x40014000
 8008b40:	40001800 	.word	0x40001800

08008b44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b082      	sub	sp, #8
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	691b      	ldr	r3, [r3, #16]
 8008b52:	f003 0302 	and.w	r3, r3, #2
 8008b56:	2b02      	cmp	r3, #2
 8008b58:	d122      	bne.n	8008ba0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	f003 0302 	and.w	r3, r3, #2
 8008b64:	2b02      	cmp	r3, #2
 8008b66:	d11b      	bne.n	8008ba0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f06f 0202 	mvn.w	r2, #2
 8008b70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2201      	movs	r2, #1
 8008b76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	699b      	ldr	r3, [r3, #24]
 8008b7e:	f003 0303 	and.w	r3, r3, #3
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d003      	beq.n	8008b8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 f9b5 	bl	8008ef6 <HAL_TIM_IC_CaptureCallback>
 8008b8c:	e005      	b.n	8008b9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f000 f9a7 	bl	8008ee2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 f9b8 	bl	8008f0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	691b      	ldr	r3, [r3, #16]
 8008ba6:	f003 0304 	and.w	r3, r3, #4
 8008baa:	2b04      	cmp	r3, #4
 8008bac:	d122      	bne.n	8008bf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	f003 0304 	and.w	r3, r3, #4
 8008bb8:	2b04      	cmp	r3, #4
 8008bba:	d11b      	bne.n	8008bf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f06f 0204 	mvn.w	r2, #4
 8008bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2202      	movs	r2, #2
 8008bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	699b      	ldr	r3, [r3, #24]
 8008bd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d003      	beq.n	8008be2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 f98b 	bl	8008ef6 <HAL_TIM_IC_CaptureCallback>
 8008be0:	e005      	b.n	8008bee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 f97d 	bl	8008ee2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 f98e 	bl	8008f0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	f003 0308 	and.w	r3, r3, #8
 8008bfe:	2b08      	cmp	r3, #8
 8008c00:	d122      	bne.n	8008c48 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	68db      	ldr	r3, [r3, #12]
 8008c08:	f003 0308 	and.w	r3, r3, #8
 8008c0c:	2b08      	cmp	r3, #8
 8008c0e:	d11b      	bne.n	8008c48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f06f 0208 	mvn.w	r2, #8
 8008c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2204      	movs	r2, #4
 8008c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	69db      	ldr	r3, [r3, #28]
 8008c26:	f003 0303 	and.w	r3, r3, #3
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d003      	beq.n	8008c36 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f000 f961 	bl	8008ef6 <HAL_TIM_IC_CaptureCallback>
 8008c34:	e005      	b.n	8008c42 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 f953 	bl	8008ee2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f000 f964 	bl	8008f0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	691b      	ldr	r3, [r3, #16]
 8008c4e:	f003 0310 	and.w	r3, r3, #16
 8008c52:	2b10      	cmp	r3, #16
 8008c54:	d122      	bne.n	8008c9c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	68db      	ldr	r3, [r3, #12]
 8008c5c:	f003 0310 	and.w	r3, r3, #16
 8008c60:	2b10      	cmp	r3, #16
 8008c62:	d11b      	bne.n	8008c9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f06f 0210 	mvn.w	r2, #16
 8008c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2208      	movs	r2, #8
 8008c72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	69db      	ldr	r3, [r3, #28]
 8008c7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d003      	beq.n	8008c8a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 f937 	bl	8008ef6 <HAL_TIM_IC_CaptureCallback>
 8008c88:	e005      	b.n	8008c96 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 f929 	bl	8008ee2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f000 f93a 	bl	8008f0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	691b      	ldr	r3, [r3, #16]
 8008ca2:	f003 0301 	and.w	r3, r3, #1
 8008ca6:	2b01      	cmp	r3, #1
 8008ca8:	d10e      	bne.n	8008cc8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	68db      	ldr	r3, [r3, #12]
 8008cb0:	f003 0301 	and.w	r3, r3, #1
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d107      	bne.n	8008cc8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f06f 0201 	mvn.w	r2, #1
 8008cc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f7fa f8e6 	bl	8002e94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	691b      	ldr	r3, [r3, #16]
 8008cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cd2:	2b80      	cmp	r3, #128	@ 0x80
 8008cd4:	d10e      	bne.n	8008cf4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68db      	ldr	r3, [r3, #12]
 8008cdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ce0:	2b80      	cmp	r3, #128	@ 0x80
 8008ce2:	d107      	bne.n	8008cf4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 fae0 	bl	80092b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	691b      	ldr	r3, [r3, #16]
 8008cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cfe:	2b40      	cmp	r3, #64	@ 0x40
 8008d00:	d10e      	bne.n	8008d20 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d0c:	2b40      	cmp	r3, #64	@ 0x40
 8008d0e:	d107      	bne.n	8008d20 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 f8ff 	bl	8008f1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	691b      	ldr	r3, [r3, #16]
 8008d26:	f003 0320 	and.w	r3, r3, #32
 8008d2a:	2b20      	cmp	r3, #32
 8008d2c:	d10e      	bne.n	8008d4c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	68db      	ldr	r3, [r3, #12]
 8008d34:	f003 0320 	and.w	r3, r3, #32
 8008d38:	2b20      	cmp	r3, #32
 8008d3a:	d107      	bne.n	8008d4c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f06f 0220 	mvn.w	r2, #32
 8008d44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f000 faaa 	bl	80092a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008d4c:	bf00      	nop
 8008d4e:	3708      	adds	r7, #8
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	d101      	bne.n	8008d70 <HAL_TIM_ConfigClockSource+0x1c>
 8008d6c:	2302      	movs	r3, #2
 8008d6e:	e0b4      	b.n	8008eda <HAL_TIM_ConfigClockSource+0x186>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2201      	movs	r2, #1
 8008d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2202      	movs	r2, #2
 8008d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008d8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	68ba      	ldr	r2, [r7, #8]
 8008d9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008da8:	d03e      	beq.n	8008e28 <HAL_TIM_ConfigClockSource+0xd4>
 8008daa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008dae:	f200 8087 	bhi.w	8008ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8008db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008db6:	f000 8086 	beq.w	8008ec6 <HAL_TIM_ConfigClockSource+0x172>
 8008dba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008dbe:	d87f      	bhi.n	8008ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8008dc0:	2b70      	cmp	r3, #112	@ 0x70
 8008dc2:	d01a      	beq.n	8008dfa <HAL_TIM_ConfigClockSource+0xa6>
 8008dc4:	2b70      	cmp	r3, #112	@ 0x70
 8008dc6:	d87b      	bhi.n	8008ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8008dc8:	2b60      	cmp	r3, #96	@ 0x60
 8008dca:	d050      	beq.n	8008e6e <HAL_TIM_ConfigClockSource+0x11a>
 8008dcc:	2b60      	cmp	r3, #96	@ 0x60
 8008dce:	d877      	bhi.n	8008ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8008dd0:	2b50      	cmp	r3, #80	@ 0x50
 8008dd2:	d03c      	beq.n	8008e4e <HAL_TIM_ConfigClockSource+0xfa>
 8008dd4:	2b50      	cmp	r3, #80	@ 0x50
 8008dd6:	d873      	bhi.n	8008ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8008dd8:	2b40      	cmp	r3, #64	@ 0x40
 8008dda:	d058      	beq.n	8008e8e <HAL_TIM_ConfigClockSource+0x13a>
 8008ddc:	2b40      	cmp	r3, #64	@ 0x40
 8008dde:	d86f      	bhi.n	8008ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8008de0:	2b30      	cmp	r3, #48	@ 0x30
 8008de2:	d064      	beq.n	8008eae <HAL_TIM_ConfigClockSource+0x15a>
 8008de4:	2b30      	cmp	r3, #48	@ 0x30
 8008de6:	d86b      	bhi.n	8008ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8008de8:	2b20      	cmp	r3, #32
 8008dea:	d060      	beq.n	8008eae <HAL_TIM_ConfigClockSource+0x15a>
 8008dec:	2b20      	cmp	r3, #32
 8008dee:	d867      	bhi.n	8008ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d05c      	beq.n	8008eae <HAL_TIM_ConfigClockSource+0x15a>
 8008df4:	2b10      	cmp	r3, #16
 8008df6:	d05a      	beq.n	8008eae <HAL_TIM_ConfigClockSource+0x15a>
 8008df8:	e062      	b.n	8008ec0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6818      	ldr	r0, [r3, #0]
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	6899      	ldr	r1, [r3, #8]
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	685a      	ldr	r2, [r3, #4]
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	68db      	ldr	r3, [r3, #12]
 8008e0a:	f000 f9ad 	bl	8009168 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	689b      	ldr	r3, [r3, #8]
 8008e14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008e1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	68ba      	ldr	r2, [r7, #8]
 8008e24:	609a      	str	r2, [r3, #8]
      break;
 8008e26:	e04f      	b.n	8008ec8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6818      	ldr	r0, [r3, #0]
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	6899      	ldr	r1, [r3, #8]
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	685a      	ldr	r2, [r3, #4]
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	f000 f996 	bl	8009168 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	689a      	ldr	r2, [r3, #8]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008e4a:	609a      	str	r2, [r3, #8]
      break;
 8008e4c:	e03c      	b.n	8008ec8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6818      	ldr	r0, [r3, #0]
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	6859      	ldr	r1, [r3, #4]
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	461a      	mov	r2, r3
 8008e5c:	f000 f90a 	bl	8009074 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	2150      	movs	r1, #80	@ 0x50
 8008e66:	4618      	mov	r0, r3
 8008e68:	f000 f963 	bl	8009132 <TIM_ITRx_SetConfig>
      break;
 8008e6c:	e02c      	b.n	8008ec8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6818      	ldr	r0, [r3, #0]
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	6859      	ldr	r1, [r3, #4]
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	68db      	ldr	r3, [r3, #12]
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	f000 f929 	bl	80090d2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	2160      	movs	r1, #96	@ 0x60
 8008e86:	4618      	mov	r0, r3
 8008e88:	f000 f953 	bl	8009132 <TIM_ITRx_SetConfig>
      break;
 8008e8c:	e01c      	b.n	8008ec8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6818      	ldr	r0, [r3, #0]
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	6859      	ldr	r1, [r3, #4]
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	f000 f8ea 	bl	8009074 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	2140      	movs	r1, #64	@ 0x40
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f000 f943 	bl	8009132 <TIM_ITRx_SetConfig>
      break;
 8008eac:	e00c      	b.n	8008ec8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681a      	ldr	r2, [r3, #0]
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4619      	mov	r1, r3
 8008eb8:	4610      	mov	r0, r2
 8008eba:	f000 f93a 	bl	8009132 <TIM_ITRx_SetConfig>
      break;
 8008ebe:	e003      	b.n	8008ec8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	73fb      	strb	r3, [r7, #15]
      break;
 8008ec4:	e000      	b.n	8008ec8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008ec6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ee2:	b480      	push	{r7}
 8008ee4:	b083      	sub	sp, #12
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008eea:	bf00      	nop
 8008eec:	370c      	adds	r7, #12
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr

08008ef6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008ef6:	b480      	push	{r7}
 8008ef8:	b083      	sub	sp, #12
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008efe:	bf00      	nop
 8008f00:	370c      	adds	r7, #12
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr

08008f0a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008f0a:	b480      	push	{r7}
 8008f0c:	b083      	sub	sp, #12
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008f12:	bf00      	nop
 8008f14:	370c      	adds	r7, #12
 8008f16:	46bd      	mov	sp, r7
 8008f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1c:	4770      	bx	lr

08008f1e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008f1e:	b480      	push	{r7}
 8008f20:	b083      	sub	sp, #12
 8008f22:	af00      	add	r7, sp, #0
 8008f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008f26:	bf00      	nop
 8008f28:	370c      	adds	r7, #12
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr
	...

08008f34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	4a40      	ldr	r2, [pc, #256]	@ (8009048 <TIM_Base_SetConfig+0x114>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d013      	beq.n	8008f74 <TIM_Base_SetConfig+0x40>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f52:	d00f      	beq.n	8008f74 <TIM_Base_SetConfig+0x40>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4a3d      	ldr	r2, [pc, #244]	@ (800904c <TIM_Base_SetConfig+0x118>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d00b      	beq.n	8008f74 <TIM_Base_SetConfig+0x40>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	4a3c      	ldr	r2, [pc, #240]	@ (8009050 <TIM_Base_SetConfig+0x11c>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d007      	beq.n	8008f74 <TIM_Base_SetConfig+0x40>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	4a3b      	ldr	r2, [pc, #236]	@ (8009054 <TIM_Base_SetConfig+0x120>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d003      	beq.n	8008f74 <TIM_Base_SetConfig+0x40>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	4a3a      	ldr	r2, [pc, #232]	@ (8009058 <TIM_Base_SetConfig+0x124>)
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d108      	bne.n	8008f86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	68fa      	ldr	r2, [r7, #12]
 8008f82:	4313      	orrs	r3, r2
 8008f84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	4a2f      	ldr	r2, [pc, #188]	@ (8009048 <TIM_Base_SetConfig+0x114>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d02b      	beq.n	8008fe6 <TIM_Base_SetConfig+0xb2>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f94:	d027      	beq.n	8008fe6 <TIM_Base_SetConfig+0xb2>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	4a2c      	ldr	r2, [pc, #176]	@ (800904c <TIM_Base_SetConfig+0x118>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d023      	beq.n	8008fe6 <TIM_Base_SetConfig+0xb2>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	4a2b      	ldr	r2, [pc, #172]	@ (8009050 <TIM_Base_SetConfig+0x11c>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d01f      	beq.n	8008fe6 <TIM_Base_SetConfig+0xb2>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	4a2a      	ldr	r2, [pc, #168]	@ (8009054 <TIM_Base_SetConfig+0x120>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d01b      	beq.n	8008fe6 <TIM_Base_SetConfig+0xb2>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	4a29      	ldr	r2, [pc, #164]	@ (8009058 <TIM_Base_SetConfig+0x124>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d017      	beq.n	8008fe6 <TIM_Base_SetConfig+0xb2>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	4a28      	ldr	r2, [pc, #160]	@ (800905c <TIM_Base_SetConfig+0x128>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d013      	beq.n	8008fe6 <TIM_Base_SetConfig+0xb2>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4a27      	ldr	r2, [pc, #156]	@ (8009060 <TIM_Base_SetConfig+0x12c>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d00f      	beq.n	8008fe6 <TIM_Base_SetConfig+0xb2>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	4a26      	ldr	r2, [pc, #152]	@ (8009064 <TIM_Base_SetConfig+0x130>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d00b      	beq.n	8008fe6 <TIM_Base_SetConfig+0xb2>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	4a25      	ldr	r2, [pc, #148]	@ (8009068 <TIM_Base_SetConfig+0x134>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d007      	beq.n	8008fe6 <TIM_Base_SetConfig+0xb2>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4a24      	ldr	r2, [pc, #144]	@ (800906c <TIM_Base_SetConfig+0x138>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d003      	beq.n	8008fe6 <TIM_Base_SetConfig+0xb2>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	4a23      	ldr	r2, [pc, #140]	@ (8009070 <TIM_Base_SetConfig+0x13c>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d108      	bne.n	8008ff8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	68db      	ldr	r3, [r3, #12]
 8008ff2:	68fa      	ldr	r2, [r7, #12]
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	695b      	ldr	r3, [r3, #20]
 8009002:	4313      	orrs	r3, r2
 8009004:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	68fa      	ldr	r2, [r7, #12]
 800900a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	689a      	ldr	r2, [r3, #8]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	681a      	ldr	r2, [r3, #0]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	4a0a      	ldr	r2, [pc, #40]	@ (8009048 <TIM_Base_SetConfig+0x114>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d003      	beq.n	800902c <TIM_Base_SetConfig+0xf8>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	4a0c      	ldr	r2, [pc, #48]	@ (8009058 <TIM_Base_SetConfig+0x124>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d103      	bne.n	8009034 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	691a      	ldr	r2, [r3, #16]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2201      	movs	r2, #1
 8009038:	615a      	str	r2, [r3, #20]
}
 800903a:	bf00      	nop
 800903c:	3714      	adds	r7, #20
 800903e:	46bd      	mov	sp, r7
 8009040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009044:	4770      	bx	lr
 8009046:	bf00      	nop
 8009048:	40010000 	.word	0x40010000
 800904c:	40000400 	.word	0x40000400
 8009050:	40000800 	.word	0x40000800
 8009054:	40000c00 	.word	0x40000c00
 8009058:	40010400 	.word	0x40010400
 800905c:	40014000 	.word	0x40014000
 8009060:	40014400 	.word	0x40014400
 8009064:	40014800 	.word	0x40014800
 8009068:	40001800 	.word	0x40001800
 800906c:	40001c00 	.word	0x40001c00
 8009070:	40002000 	.word	0x40002000

08009074 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009074:	b480      	push	{r7}
 8009076:	b087      	sub	sp, #28
 8009078:	af00      	add	r7, sp, #0
 800907a:	60f8      	str	r0, [r7, #12]
 800907c:	60b9      	str	r1, [r7, #8]
 800907e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6a1b      	ldr	r3, [r3, #32]
 8009084:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	6a1b      	ldr	r3, [r3, #32]
 800908a:	f023 0201 	bic.w	r2, r3, #1
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	699b      	ldr	r3, [r3, #24]
 8009096:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800909e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	011b      	lsls	r3, r3, #4
 80090a4:	693a      	ldr	r2, [r7, #16]
 80090a6:	4313      	orrs	r3, r2
 80090a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80090aa:	697b      	ldr	r3, [r7, #20]
 80090ac:	f023 030a 	bic.w	r3, r3, #10
 80090b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80090b2:	697a      	ldr	r2, [r7, #20]
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	693a      	ldr	r2, [r7, #16]
 80090be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	697a      	ldr	r2, [r7, #20]
 80090c4:	621a      	str	r2, [r3, #32]
}
 80090c6:	bf00      	nop
 80090c8:	371c      	adds	r7, #28
 80090ca:	46bd      	mov	sp, r7
 80090cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d0:	4770      	bx	lr

080090d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80090d2:	b480      	push	{r7}
 80090d4:	b087      	sub	sp, #28
 80090d6:	af00      	add	r7, sp, #0
 80090d8:	60f8      	str	r0, [r7, #12]
 80090da:	60b9      	str	r1, [r7, #8]
 80090dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	6a1b      	ldr	r3, [r3, #32]
 80090e2:	f023 0210 	bic.w	r2, r3, #16
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	699b      	ldr	r3, [r3, #24]
 80090ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	6a1b      	ldr	r3, [r3, #32]
 80090f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80090fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	031b      	lsls	r3, r3, #12
 8009102:	697a      	ldr	r2, [r7, #20]
 8009104:	4313      	orrs	r3, r2
 8009106:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800910e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	011b      	lsls	r3, r3, #4
 8009114:	693a      	ldr	r2, [r7, #16]
 8009116:	4313      	orrs	r3, r2
 8009118:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	697a      	ldr	r2, [r7, #20]
 800911e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	693a      	ldr	r2, [r7, #16]
 8009124:	621a      	str	r2, [r3, #32]
}
 8009126:	bf00      	nop
 8009128:	371c      	adds	r7, #28
 800912a:	46bd      	mov	sp, r7
 800912c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009130:	4770      	bx	lr

08009132 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009132:	b480      	push	{r7}
 8009134:	b085      	sub	sp, #20
 8009136:	af00      	add	r7, sp, #0
 8009138:	6078      	str	r0, [r7, #4]
 800913a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009148:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800914a:	683a      	ldr	r2, [r7, #0]
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	4313      	orrs	r3, r2
 8009150:	f043 0307 	orr.w	r3, r3, #7
 8009154:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	68fa      	ldr	r2, [r7, #12]
 800915a:	609a      	str	r2, [r3, #8]
}
 800915c:	bf00      	nop
 800915e:	3714      	adds	r7, #20
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr

08009168 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009168:	b480      	push	{r7}
 800916a:	b087      	sub	sp, #28
 800916c:	af00      	add	r7, sp, #0
 800916e:	60f8      	str	r0, [r7, #12]
 8009170:	60b9      	str	r1, [r7, #8]
 8009172:	607a      	str	r2, [r7, #4]
 8009174:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	689b      	ldr	r3, [r3, #8]
 800917a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009182:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	021a      	lsls	r2, r3, #8
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	431a      	orrs	r2, r3
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	4313      	orrs	r3, r2
 8009190:	697a      	ldr	r2, [r7, #20]
 8009192:	4313      	orrs	r3, r2
 8009194:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	697a      	ldr	r2, [r7, #20]
 800919a:	609a      	str	r2, [r3, #8]
}
 800919c:	bf00      	nop
 800919e:	371c      	adds	r7, #28
 80091a0:	46bd      	mov	sp, r7
 80091a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a6:	4770      	bx	lr

080091a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b085      	sub	sp, #20
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
 80091b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d101      	bne.n	80091c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80091bc:	2302      	movs	r3, #2
 80091be:	e05a      	b.n	8009276 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2202      	movs	r2, #2
 80091cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	689b      	ldr	r3, [r3, #8]
 80091de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	68fa      	ldr	r2, [r7, #12]
 80091ee:	4313      	orrs	r3, r2
 80091f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	68fa      	ldr	r2, [r7, #12]
 80091f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a21      	ldr	r2, [pc, #132]	@ (8009284 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d022      	beq.n	800924a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800920c:	d01d      	beq.n	800924a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4a1d      	ldr	r2, [pc, #116]	@ (8009288 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d018      	beq.n	800924a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a1b      	ldr	r2, [pc, #108]	@ (800928c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d013      	beq.n	800924a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	4a1a      	ldr	r2, [pc, #104]	@ (8009290 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009228:	4293      	cmp	r3, r2
 800922a:	d00e      	beq.n	800924a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a18      	ldr	r2, [pc, #96]	@ (8009294 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d009      	beq.n	800924a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4a17      	ldr	r2, [pc, #92]	@ (8009298 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d004      	beq.n	800924a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a15      	ldr	r2, [pc, #84]	@ (800929c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d10c      	bne.n	8009264 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009250:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	68ba      	ldr	r2, [r7, #8]
 8009258:	4313      	orrs	r3, r2
 800925a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	68ba      	ldr	r2, [r7, #8]
 8009262:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2201      	movs	r2, #1
 8009268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2200      	movs	r2, #0
 8009270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009274:	2300      	movs	r3, #0
}
 8009276:	4618      	mov	r0, r3
 8009278:	3714      	adds	r7, #20
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr
 8009282:	bf00      	nop
 8009284:	40010000 	.word	0x40010000
 8009288:	40000400 	.word	0x40000400
 800928c:	40000800 	.word	0x40000800
 8009290:	40000c00 	.word	0x40000c00
 8009294:	40010400 	.word	0x40010400
 8009298:	40014000 	.word	0x40014000
 800929c:	40001800 	.word	0x40001800

080092a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b083      	sub	sp, #12
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80092a8:	bf00      	nop
 80092aa:	370c      	adds	r7, #12
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr

080092b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80092bc:	bf00      	nop
 80092be:	370c      	adds	r7, #12
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr

080092c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80092c8:	b084      	sub	sp, #16
 80092ca:	b580      	push	{r7, lr}
 80092cc:	b084      	sub	sp, #16
 80092ce:	af00      	add	r7, sp, #0
 80092d0:	6078      	str	r0, [r7, #4]
 80092d2:	f107 001c 	add.w	r0, r7, #28
 80092d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80092da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d122      	bne.n	8009326 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092e4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	68db      	ldr	r3, [r3, #12]
 80092f0:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80092f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	68db      	ldr	r3, [r3, #12]
 8009300:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009308:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800930a:	2b01      	cmp	r3, #1
 800930c:	d105      	bne.n	800931a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	68db      	ldr	r3, [r3, #12]
 8009312:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f000 fa9c 	bl	8009858 <USB_CoreReset>
 8009320:	4603      	mov	r3, r0
 8009322:	73fb      	strb	r3, [r7, #15]
 8009324:	e01a      	b.n	800935c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	68db      	ldr	r3, [r3, #12]
 800932a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 fa90 	bl	8009858 <USB_CoreReset>
 8009338:	4603      	mov	r3, r0
 800933a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800933c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800933e:	2b00      	cmp	r3, #0
 8009340:	d106      	bne.n	8009350 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009346:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	639a      	str	r2, [r3, #56]	@ 0x38
 800934e:	e005      	b.n	800935c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009354:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800935c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800935e:	2b01      	cmp	r3, #1
 8009360:	d10b      	bne.n	800937a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	689b      	ldr	r3, [r3, #8]
 8009366:	f043 0206 	orr.w	r2, r3, #6
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	689b      	ldr	r3, [r3, #8]
 8009372:	f043 0220 	orr.w	r2, r3, #32
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800937a:	7bfb      	ldrb	r3, [r7, #15]
}
 800937c:	4618      	mov	r0, r3
 800937e:	3710      	adds	r7, #16
 8009380:	46bd      	mov	sp, r7
 8009382:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009386:	b004      	add	sp, #16
 8009388:	4770      	bx	lr

0800938a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800938a:	b480      	push	{r7}
 800938c:	b083      	sub	sp, #12
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	689b      	ldr	r3, [r3, #8]
 8009396:	f023 0201 	bic.w	r2, r3, #1
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800939e:	2300      	movs	r3, #0
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	370c      	adds	r7, #12
 80093a4:	46bd      	mov	sp, r7
 80093a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093aa:	4770      	bx	lr

080093ac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	460b      	mov	r3, r1
 80093b6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80093b8:	2300      	movs	r3, #0
 80093ba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	68db      	ldr	r3, [r3, #12]
 80093c0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80093c8:	78fb      	ldrb	r3, [r7, #3]
 80093ca:	2b01      	cmp	r3, #1
 80093cc:	d115      	bne.n	80093fa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	68db      	ldr	r3, [r3, #12]
 80093d2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80093da:	2001      	movs	r0, #1
 80093dc:	f7fb fa42 	bl	8004864 <HAL_Delay>
      ms++;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	3301      	adds	r3, #1
 80093e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 fa28 	bl	800983c <USB_GetMode>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	d01e      	beq.n	8009430 <USB_SetCurrentMode+0x84>
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	2b31      	cmp	r3, #49	@ 0x31
 80093f6:	d9f0      	bls.n	80093da <USB_SetCurrentMode+0x2e>
 80093f8:	e01a      	b.n	8009430 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80093fa:	78fb      	ldrb	r3, [r7, #3]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d115      	bne.n	800942c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	68db      	ldr	r3, [r3, #12]
 8009404:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800940c:	2001      	movs	r0, #1
 800940e:	f7fb fa29 	bl	8004864 <HAL_Delay>
      ms++;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	3301      	adds	r3, #1
 8009416:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f000 fa0f 	bl	800983c <USB_GetMode>
 800941e:	4603      	mov	r3, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	d005      	beq.n	8009430 <USB_SetCurrentMode+0x84>
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	2b31      	cmp	r3, #49	@ 0x31
 8009428:	d9f0      	bls.n	800940c <USB_SetCurrentMode+0x60>
 800942a:	e001      	b.n	8009430 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800942c:	2301      	movs	r3, #1
 800942e:	e005      	b.n	800943c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2b32      	cmp	r3, #50	@ 0x32
 8009434:	d101      	bne.n	800943a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009436:	2301      	movs	r3, #1
 8009438:	e000      	b.n	800943c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800943a:	2300      	movs	r3, #0
}
 800943c:	4618      	mov	r0, r3
 800943e:	3710      	adds	r7, #16
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}

08009444 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009444:	b084      	sub	sp, #16
 8009446:	b580      	push	{r7, lr}
 8009448:	b086      	sub	sp, #24
 800944a:	af00      	add	r7, sp, #0
 800944c:	6078      	str	r0, [r7, #4]
 800944e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009452:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009456:	2300      	movs	r3, #0
 8009458:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800945e:	2300      	movs	r3, #0
 8009460:	613b      	str	r3, [r7, #16]
 8009462:	e009      	b.n	8009478 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009464:	687a      	ldr	r2, [r7, #4]
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	3340      	adds	r3, #64	@ 0x40
 800946a:	009b      	lsls	r3, r3, #2
 800946c:	4413      	add	r3, r2
 800946e:	2200      	movs	r2, #0
 8009470:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	3301      	adds	r3, #1
 8009476:	613b      	str	r3, [r7, #16]
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	2b0e      	cmp	r3, #14
 800947c:	d9f2      	bls.n	8009464 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800947e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009480:	2b00      	cmp	r3, #0
 8009482:	d11c      	bne.n	80094be <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	68fa      	ldr	r2, [r7, #12]
 800948e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009492:	f043 0302 	orr.w	r3, r3, #2
 8009496:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800949c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	601a      	str	r2, [r3, #0]
 80094bc:	e005      	b.n	80094ca <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094c2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80094d0:	461a      	mov	r2, r3
 80094d2:	2300      	movs	r3, #0
 80094d4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094dc:	4619      	mov	r1, r3
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094e4:	461a      	mov	r2, r3
 80094e6:	680b      	ldr	r3, [r1, #0]
 80094e8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80094ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	d10c      	bne.n	800950a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80094f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d104      	bne.n	8009500 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80094f6:	2100      	movs	r1, #0
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	f000 f965 	bl	80097c8 <USB_SetDevSpeed>
 80094fe:	e008      	b.n	8009512 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009500:	2101      	movs	r1, #1
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 f960 	bl	80097c8 <USB_SetDevSpeed>
 8009508:	e003      	b.n	8009512 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800950a:	2103      	movs	r1, #3
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f000 f95b 	bl	80097c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009512:	2110      	movs	r1, #16
 8009514:	6878      	ldr	r0, [r7, #4]
 8009516:	f000 f8f3 	bl	8009700 <USB_FlushTxFifo>
 800951a:	4603      	mov	r3, r0
 800951c:	2b00      	cmp	r3, #0
 800951e:	d001      	beq.n	8009524 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8009520:	2301      	movs	r3, #1
 8009522:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f000 f91f 	bl	8009768 <USB_FlushRxFifo>
 800952a:	4603      	mov	r3, r0
 800952c:	2b00      	cmp	r3, #0
 800952e:	d001      	beq.n	8009534 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8009530:	2301      	movs	r3, #1
 8009532:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800953a:	461a      	mov	r2, r3
 800953c:	2300      	movs	r3, #0
 800953e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009546:	461a      	mov	r2, r3
 8009548:	2300      	movs	r3, #0
 800954a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009552:	461a      	mov	r2, r3
 8009554:	2300      	movs	r3, #0
 8009556:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009558:	2300      	movs	r3, #0
 800955a:	613b      	str	r3, [r7, #16]
 800955c:	e043      	b.n	80095e6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	015a      	lsls	r2, r3, #5
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	4413      	add	r3, r2
 8009566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009570:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009574:	d118      	bne.n	80095a8 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d10a      	bne.n	8009592 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	015a      	lsls	r2, r3, #5
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	4413      	add	r3, r2
 8009584:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009588:	461a      	mov	r2, r3
 800958a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800958e:	6013      	str	r3, [r2, #0]
 8009590:	e013      	b.n	80095ba <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	015a      	lsls	r2, r3, #5
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	4413      	add	r3, r2
 800959a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800959e:	461a      	mov	r2, r3
 80095a0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80095a4:	6013      	str	r3, [r2, #0]
 80095a6:	e008      	b.n	80095ba <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80095a8:	693b      	ldr	r3, [r7, #16]
 80095aa:	015a      	lsls	r2, r3, #5
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	4413      	add	r3, r2
 80095b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095b4:	461a      	mov	r2, r3
 80095b6:	2300      	movs	r3, #0
 80095b8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80095ba:	693b      	ldr	r3, [r7, #16]
 80095bc:	015a      	lsls	r2, r3, #5
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	4413      	add	r3, r2
 80095c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095c6:	461a      	mov	r2, r3
 80095c8:	2300      	movs	r3, #0
 80095ca:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	015a      	lsls	r2, r3, #5
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	4413      	add	r3, r2
 80095d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80095d8:	461a      	mov	r2, r3
 80095da:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80095de:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80095e0:	693b      	ldr	r3, [r7, #16]
 80095e2:	3301      	adds	r3, #1
 80095e4:	613b      	str	r3, [r7, #16]
 80095e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e8:	693a      	ldr	r2, [r7, #16]
 80095ea:	429a      	cmp	r2, r3
 80095ec:	d3b7      	bcc.n	800955e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80095ee:	2300      	movs	r3, #0
 80095f0:	613b      	str	r3, [r7, #16]
 80095f2:	e043      	b.n	800967c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	015a      	lsls	r2, r3, #5
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	4413      	add	r3, r2
 80095fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009606:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800960a:	d118      	bne.n	800963e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d10a      	bne.n	8009628 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	015a      	lsls	r2, r3, #5
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	4413      	add	r3, r2
 800961a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800961e:	461a      	mov	r2, r3
 8009620:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009624:	6013      	str	r3, [r2, #0]
 8009626:	e013      	b.n	8009650 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009628:	693b      	ldr	r3, [r7, #16]
 800962a:	015a      	lsls	r2, r3, #5
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	4413      	add	r3, r2
 8009630:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009634:	461a      	mov	r2, r3
 8009636:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800963a:	6013      	str	r3, [r2, #0]
 800963c:	e008      	b.n	8009650 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800963e:	693b      	ldr	r3, [r7, #16]
 8009640:	015a      	lsls	r2, r3, #5
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	4413      	add	r3, r2
 8009646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800964a:	461a      	mov	r2, r3
 800964c:	2300      	movs	r3, #0
 800964e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	015a      	lsls	r2, r3, #5
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	4413      	add	r3, r2
 8009658:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800965c:	461a      	mov	r2, r3
 800965e:	2300      	movs	r3, #0
 8009660:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	015a      	lsls	r2, r3, #5
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	4413      	add	r3, r2
 800966a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800966e:	461a      	mov	r2, r3
 8009670:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009674:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	3301      	adds	r3, #1
 800967a:	613b      	str	r3, [r7, #16]
 800967c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800967e:	693a      	ldr	r2, [r7, #16]
 8009680:	429a      	cmp	r2, r3
 8009682:	d3b7      	bcc.n	80095f4 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800968a:	691b      	ldr	r3, [r3, #16]
 800968c:	68fa      	ldr	r2, [r7, #12]
 800968e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009692:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009696:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2200      	movs	r2, #0
 800969c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80096a4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80096a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d105      	bne.n	80096b8 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	699b      	ldr	r3, [r3, #24]
 80096b0:	f043 0210 	orr.w	r2, r3, #16
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	699a      	ldr	r2, [r3, #24]
 80096bc:	4b0f      	ldr	r3, [pc, #60]	@ (80096fc <USB_DevInit+0x2b8>)
 80096be:	4313      	orrs	r3, r2
 80096c0:	687a      	ldr	r2, [r7, #4]
 80096c2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80096c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d005      	beq.n	80096d6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	699b      	ldr	r3, [r3, #24]
 80096ce:	f043 0208 	orr.w	r2, r3, #8
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80096d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096d8:	2b01      	cmp	r3, #1
 80096da:	d107      	bne.n	80096ec <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	699b      	ldr	r3, [r3, #24]
 80096e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80096e4:	f043 0304 	orr.w	r3, r3, #4
 80096e8:	687a      	ldr	r2, [r7, #4]
 80096ea:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80096ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80096ee:	4618      	mov	r0, r3
 80096f0:	3718      	adds	r7, #24
 80096f2:	46bd      	mov	sp, r7
 80096f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80096f8:	b004      	add	sp, #16
 80096fa:	4770      	bx	lr
 80096fc:	803c3800 	.word	0x803c3800

08009700 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009700:	b480      	push	{r7}
 8009702:	b085      	sub	sp, #20
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
 8009708:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800970a:	2300      	movs	r3, #0
 800970c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	3301      	adds	r3, #1
 8009712:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	4a13      	ldr	r2, [pc, #76]	@ (8009764 <USB_FlushTxFifo+0x64>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d901      	bls.n	8009720 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800971c:	2303      	movs	r3, #3
 800971e:	e01b      	b.n	8009758 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	691b      	ldr	r3, [r3, #16]
 8009724:	2b00      	cmp	r3, #0
 8009726:	daf2      	bge.n	800970e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009728:	2300      	movs	r3, #0
 800972a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	019b      	lsls	r3, r3, #6
 8009730:	f043 0220 	orr.w	r2, r3, #32
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	3301      	adds	r3, #1
 800973c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	4a08      	ldr	r2, [pc, #32]	@ (8009764 <USB_FlushTxFifo+0x64>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d901      	bls.n	800974a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009746:	2303      	movs	r3, #3
 8009748:	e006      	b.n	8009758 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	691b      	ldr	r3, [r3, #16]
 800974e:	f003 0320 	and.w	r3, r3, #32
 8009752:	2b20      	cmp	r3, #32
 8009754:	d0f0      	beq.n	8009738 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009756:	2300      	movs	r3, #0
}
 8009758:	4618      	mov	r0, r3
 800975a:	3714      	adds	r7, #20
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr
 8009764:	00030d40 	.word	0x00030d40

08009768 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009768:	b480      	push	{r7}
 800976a:	b085      	sub	sp, #20
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009770:	2300      	movs	r3, #0
 8009772:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	3301      	adds	r3, #1
 8009778:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	4a11      	ldr	r2, [pc, #68]	@ (80097c4 <USB_FlushRxFifo+0x5c>)
 800977e:	4293      	cmp	r3, r2
 8009780:	d901      	bls.n	8009786 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009782:	2303      	movs	r3, #3
 8009784:	e018      	b.n	80097b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	691b      	ldr	r3, [r3, #16]
 800978a:	2b00      	cmp	r3, #0
 800978c:	daf2      	bge.n	8009774 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800978e:	2300      	movs	r3, #0
 8009790:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2210      	movs	r2, #16
 8009796:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	3301      	adds	r3, #1
 800979c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	4a08      	ldr	r2, [pc, #32]	@ (80097c4 <USB_FlushRxFifo+0x5c>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d901      	bls.n	80097aa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80097a6:	2303      	movs	r3, #3
 80097a8:	e006      	b.n	80097b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	691b      	ldr	r3, [r3, #16]
 80097ae:	f003 0310 	and.w	r3, r3, #16
 80097b2:	2b10      	cmp	r3, #16
 80097b4:	d0f0      	beq.n	8009798 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80097b6:	2300      	movs	r3, #0
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3714      	adds	r7, #20
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr
 80097c4:	00030d40 	.word	0x00030d40

080097c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b085      	sub	sp, #20
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	460b      	mov	r3, r1
 80097d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097de:	681a      	ldr	r2, [r3, #0]
 80097e0:	78fb      	ldrb	r3, [r7, #3]
 80097e2:	68f9      	ldr	r1, [r7, #12]
 80097e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80097e8:	4313      	orrs	r3, r2
 80097ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80097ec:	2300      	movs	r3, #0
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3714      	adds	r7, #20
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr

080097fa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80097fa:	b480      	push	{r7}
 80097fc:	b085      	sub	sp, #20
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	68fa      	ldr	r2, [r7, #12]
 8009810:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009814:	f023 0303 	bic.w	r3, r3, #3
 8009818:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009820:	685b      	ldr	r3, [r3, #4]
 8009822:	68fa      	ldr	r2, [r7, #12]
 8009824:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009828:	f043 0302 	orr.w	r3, r3, #2
 800982c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800982e:	2300      	movs	r3, #0
}
 8009830:	4618      	mov	r0, r3
 8009832:	3714      	adds	r7, #20
 8009834:	46bd      	mov	sp, r7
 8009836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983a:	4770      	bx	lr

0800983c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	695b      	ldr	r3, [r3, #20]
 8009848:	f003 0301 	and.w	r3, r3, #1
}
 800984c:	4618      	mov	r0, r3
 800984e:	370c      	adds	r7, #12
 8009850:	46bd      	mov	sp, r7
 8009852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009856:	4770      	bx	lr

08009858 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009858:	b480      	push	{r7}
 800985a:	b085      	sub	sp, #20
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009860:	2300      	movs	r3, #0
 8009862:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	3301      	adds	r3, #1
 8009868:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	4a13      	ldr	r2, [pc, #76]	@ (80098bc <USB_CoreReset+0x64>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d901      	bls.n	8009876 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009872:	2303      	movs	r3, #3
 8009874:	e01b      	b.n	80098ae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	691b      	ldr	r3, [r3, #16]
 800987a:	2b00      	cmp	r3, #0
 800987c:	daf2      	bge.n	8009864 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800987e:	2300      	movs	r3, #0
 8009880:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	691b      	ldr	r3, [r3, #16]
 8009886:	f043 0201 	orr.w	r2, r3, #1
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	3301      	adds	r3, #1
 8009892:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	4a09      	ldr	r2, [pc, #36]	@ (80098bc <USB_CoreReset+0x64>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d901      	bls.n	80098a0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800989c:	2303      	movs	r3, #3
 800989e:	e006      	b.n	80098ae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	691b      	ldr	r3, [r3, #16]
 80098a4:	f003 0301 	and.w	r3, r3, #1
 80098a8:	2b01      	cmp	r3, #1
 80098aa:	d0f0      	beq.n	800988e <USB_CoreReset+0x36>

  return HAL_OK;
 80098ac:	2300      	movs	r3, #0
}
 80098ae:	4618      	mov	r0, r3
 80098b0:	3714      	adds	r7, #20
 80098b2:	46bd      	mov	sp, r7
 80098b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b8:	4770      	bx	lr
 80098ba:	bf00      	nop
 80098bc:	00030d40 	.word	0x00030d40

080098c0 <check_return_value>:
static int8_t get_time_stamp(enum bhy2_fifo_type source, uint64_t **time_stamp, struct bhy2_dev *dev);
static int8_t get_callback_info(uint8_t sensor_id, struct bhy2_fifo_parse_callback_table *info, struct bhy2_dev *dev);

/*function to check the return values in parse_fifo function*/
static inline int8_t check_return_value(int8_t result)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b083      	sub	sp, #12
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	4603      	mov	r3, r0
 80098c8:	71fb      	strb	r3, [r7, #7]

    if (result != BHY2_OK)
 80098ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d002      	beq.n	80098d8 <check_return_value+0x18>
    {
        return result;
 80098d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098d6:	e000      	b.n	80098da <check_return_value+0x1a>
    }

    return BHY2_OK;
 80098d8:	2300      	movs	r3, #0
}
 80098da:	4618      	mov	r0, r3
 80098dc:	370c      	adds	r7, #12
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr

080098e6 <bhy2_get_and_process_fifo_support>:

static int8_t bhy2_get_and_process_fifo_support(uint8_t *int_status,
                                                int8_t *rslt,
                                                struct bhy2_fifo_buffer *fifo_temp,
                                                struct bhy2_dev *dev)
{
 80098e6:	b590      	push	{r4, r7, lr}
 80098e8:	b089      	sub	sp, #36	@ 0x24
 80098ea:	af02      	add	r7, sp, #8
 80098ec:	60f8      	str	r0, [r7, #12]
 80098ee:	60b9      	str	r1, [r7, #8]
 80098f0:	607a      	str	r2, [r7, #4]
 80098f2:	603b      	str	r3, [r7, #0]
    uint32_t bytes_read = 0;
 80098f4:	2300      	movs	r3, #0
 80098f6:	613b      	str	r3, [r7, #16]
    int8_t temp_rslt = BHY2_OK;
 80098f8:	2300      	movs	r3, #0
 80098fa:	75fb      	strb	r3, [r7, #23]

    while ((*int_status || fifo_temp->remain_length) && (*rslt == BHY2_OK))
 80098fc:	e04b      	b.n	8009996 <bhy2_get_and_process_fifo_support+0xb0>
    {
        if (((BHY2_IS_INT_FIFO_W(*int_status)) == BHY2_IST_FIFO_W_DRDY) ||
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	781b      	ldrb	r3, [r3, #0]
 8009902:	f003 0306 	and.w	r3, r3, #6
 8009906:	2b02      	cmp	r3, #2
 8009908:	d00f      	beq.n	800992a <bhy2_get_and_process_fifo_support+0x44>
            ((BHY2_IS_INT_FIFO_W(*int_status)) == BHY2_IST_FIFO_W_LTCY) ||
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	781b      	ldrb	r3, [r3, #0]
 800990e:	f003 0306 	and.w	r3, r3, #6
        if (((BHY2_IS_INT_FIFO_W(*int_status)) == BHY2_IST_FIFO_W_DRDY) ||
 8009912:	2b04      	cmp	r3, #4
 8009914:	d009      	beq.n	800992a <bhy2_get_and_process_fifo_support+0x44>
            ((BHY2_IS_INT_FIFO_W(*int_status)) == BHY2_IST_FIFO_W_WM) || (fifo_temp->remain_length))
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	781b      	ldrb	r3, [r3, #0]
 800991a:	f003 0306 	and.w	r3, r3, #6
            ((BHY2_IS_INT_FIFO_W(*int_status)) == BHY2_IST_FIFO_W_LTCY) ||
 800991e:	2b06      	cmp	r3, #6
 8009920:	d003      	beq.n	800992a <bhy2_get_and_process_fifo_support+0x44>
            ((BHY2_IS_INT_FIFO_W(*int_status)) == BHY2_IST_FIFO_W_WM) || (fifo_temp->remain_length))
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	689b      	ldr	r3, [r3, #8]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d029      	beq.n	800997e <bhy2_get_and_process_fifo_support+0x98>
        {

            /* Reset read_pos to the start of the buffer */
            fifo_temp->read_pos = 0;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2200      	movs	r2, #0
 800992e:	601a      	str	r2, [r3, #0]

            /* Append data into the work_buffer linked through fifos */
            *rslt =
                bhy2_hif_get_wakeup_fifo(&fifo_temp->buffer[fifo_temp->read_length],
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	691a      	ldr	r2, [r3, #16]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	685b      	ldr	r3, [r3, #4]
 8009938:	18d0      	adds	r0, r2, r3
                                         (fifo_temp->buffer_size - fifo_temp->read_length),
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	68da      	ldr	r2, [r3, #12]
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	685b      	ldr	r3, [r3, #4]
                bhy2_hif_get_wakeup_fifo(&fifo_temp->buffer[fifo_temp->read_length],
 8009942:	1ad1      	subs	r1, r2, r3
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f103 0408 	add.w	r4, r3, #8
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	f107 0210 	add.w	r2, r7, #16
 8009950:	9300      	str	r3, [sp, #0]
 8009952:	4623      	mov	r3, r4
 8009954:	f001 fbf4 	bl	800b140 <bhy2_hif_get_wakeup_fifo>
 8009958:	4603      	mov	r3, r0
 800995a:	461a      	mov	r2, r3
            *rslt =
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	701a      	strb	r2, [r3, #0]
                                         &bytes_read,
                                         &fifo_temp->remain_length,
                                         &dev->hif);
            if (*rslt != BHY2_OK)
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	f993 3000 	ldrsb.w	r3, [r3]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d003      	beq.n	8009972 <bhy2_get_and_process_fifo_support+0x8c>
            {
                return *rslt;
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	f993 3000 	ldrsb.w	r3, [r3]
 8009970:	e020      	b.n	80099b4 <bhy2_get_and_process_fifo_support+0xce>
            }

            fifo_temp->read_length += bytes_read;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	685a      	ldr	r2, [r3, #4]
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	441a      	add	r2, r3
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	605a      	str	r2, [r3, #4]
        }

        *rslt = parse_fifo(BHY2_FIFO_TYPE_WAKEUP, fifo_temp, dev);
 800997e:	683a      	ldr	r2, [r7, #0]
 8009980:	6879      	ldr	r1, [r7, #4]
 8009982:	2000      	movs	r0, #0
 8009984:	f000 fc78 	bl	800a278 <parse_fifo>
 8009988:	4603      	mov	r3, r0
 800998a:	461a      	mov	r2, r3
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	701a      	strb	r2, [r3, #0]
        *int_status = 0;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	2200      	movs	r2, #0
 8009994:	701a      	strb	r2, [r3, #0]
    while ((*int_status || fifo_temp->remain_length) && (*rslt == BHY2_OK))
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	781b      	ldrb	r3, [r3, #0]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d103      	bne.n	80099a6 <bhy2_get_and_process_fifo_support+0xc0>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	689b      	ldr	r3, [r3, #8]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d004      	beq.n	80099b0 <bhy2_get_and_process_fifo_support+0xca>
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	f993 3000 	ldrsb.w	r3, [r3]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d0a6      	beq.n	80098fe <bhy2_get_and_process_fifo_support+0x18>
    }

    return temp_rslt;
 80099b0:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80099b4:	4618      	mov	r0, r3
 80099b6:	371c      	adds	r7, #28
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd90      	pop	{r4, r7, pc}

080099bc <bhy2_get_and_process_fifo>:

int8_t bhy2_get_and_process_fifo(uint8_t *work_buffer, uint32_t buffer_size, struct bhy2_dev *dev)
{
 80099bc:	b590      	push	{r4, r7, lr}
 80099be:	b08f      	sub	sp, #60	@ 0x3c
 80099c0:	af02      	add	r7, sp, #8
 80099c2:	60f8      	str	r0, [r7, #12]
 80099c4:	60b9      	str	r1, [r7, #8]
 80099c6:	607a      	str	r2, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, RED_LED_STATUS_Pin, GPIO_PIN_RESET);
 80099c8:	2200      	movs	r2, #0
 80099ca:	2110      	movs	r1, #16
 80099cc:	487b      	ldr	r0, [pc, #492]	@ (8009bbc <bhy2_get_and_process_fifo+0x200>)
 80099ce:	f7fb fa13 	bl	8004df8 <HAL_GPIO_WritePin>
    uint8_t int_status, int_status_bak;
    uint32_t bytes_read = 0;
 80099d2:	2300      	movs	r3, #0
 80099d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    int8_t rslt;
    struct bhy2_fifo_buffer fifos;

    if ((dev == NULL) || (work_buffer == NULL))
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d002      	beq.n	80099e2 <bhy2_get_and_process_fifo+0x26>
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d102      	bne.n	80099e8 <bhy2_get_and_process_fifo+0x2c>
    {
        return BHY2_E_NULL_PTR;
 80099e2:	f04f 33ff 	mov.w	r3, #4294967295
 80099e6:	e0e4      	b.n	8009bb2 <bhy2_get_and_process_fifo+0x1f6>
    }

    if (buffer_size == 0)
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d102      	bne.n	80099f4 <bhy2_get_and_process_fifo+0x38>
    {
        return BHY2_E_BUFFER;
 80099ee:	f06f 0305 	mvn.w	r3, #5
 80099f2:	e0de      	b.n	8009bb2 <bhy2_get_and_process_fifo+0x1f6>
    }

    memset(work_buffer, 0, buffer_size);
 80099f4:	68ba      	ldr	r2, [r7, #8]
 80099f6:	2100      	movs	r1, #0
 80099f8:	68f8      	ldr	r0, [r7, #12]
 80099fa:	f00a ff79 	bl	80148f0 <memset>
    memset(&fifos, 0, sizeof(struct bhy2_fifo_buffer));
 80099fe:	f107 0310 	add.w	r3, r7, #16
 8009a02:	2214      	movs	r2, #20
 8009a04:	2100      	movs	r1, #0
 8009a06:	4618      	mov	r0, r3
 8009a08:	f00a ff72 	bl	80148f0 <memset>

    fifos.buffer = work_buffer;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	623b      	str	r3, [r7, #32]
    fifos.buffer_size = buffer_size;
 8009a10:	68bb      	ldr	r3, [r7, #8]
 8009a12:	61fb      	str	r3, [r7, #28]

    rslt = bhy2_hif_get_interrupt_status(&int_status_bak, &dev->hif);
 8009a14:	687a      	ldr	r2, [r7, #4]
 8009a16:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8009a1a:	4611      	mov	r1, r2
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	f001 fad1 	bl	800afc4 <bhy2_hif_get_interrupt_status>
 8009a22:	4603      	mov	r3, r0
 8009a24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (rslt != BHY2_OK)
 8009a28:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d002      	beq.n	8009a36 <bhy2_get_and_process_fifo+0x7a>
    {
        return rslt;
 8009a30:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009a34:	e0bd      	b.n	8009bb2 <bhy2_get_and_process_fifo+0x1f6>
    }

    /* Get and process the Wake up FIFO */
    fifos.read_length = 0;
 8009a36:	2300      	movs	r3, #0
 8009a38:	617b      	str	r3, [r7, #20]
    int_status = int_status_bak;
 8009a3a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009a3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    rslt = bhy2_get_and_process_fifo_support(&int_status, &rslt, &fifos, dev);
 8009a42:	f107 0210 	add.w	r2, r7, #16
 8009a46:	f107 0127 	add.w	r1, r7, #39	@ 0x27
 8009a4a:	f107 002f 	add.w	r0, r7, #47	@ 0x2f
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f7ff ff49 	bl	80098e6 <bhy2_get_and_process_fifo_support>
 8009a54:	4603      	mov	r3, r0
 8009a56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (rslt != BHY2_OK)
 8009a5a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d002      	beq.n	8009a68 <bhy2_get_and_process_fifo+0xac>
    {
        return rslt;
 8009a62:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009a66:	e0a4      	b.n	8009bb2 <bhy2_get_and_process_fifo+0x1f6>
    }

    /* Get and process the Non Wake-up FIFO */
    // get some read out here for the length
    fifos.read_length = 0;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	617b      	str	r3, [r7, #20]
    int_status = int_status_bak;
 8009a6c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009a70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    while ((int_status || fifos.remain_length) && (rslt == BHY2_OK))
 8009a74:	e047      	b.n	8009b06 <bhy2_get_and_process_fifo+0x14a>
    {
        if (((BHY2_IS_INT_FIFO_NW(int_status)) == BHY2_IST_FIFO_NW_DRDY) ||
 8009a76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a7a:	f003 0318 	and.w	r3, r3, #24
 8009a7e:	2b08      	cmp	r3, #8
 8009a80:	d00e      	beq.n	8009aa0 <bhy2_get_and_process_fifo+0xe4>
            ((BHY2_IS_INT_FIFO_NW(int_status)) == BHY2_IST_FIFO_NW_LTCY) ||
 8009a82:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a86:	f003 0318 	and.w	r3, r3, #24
        if (((BHY2_IS_INT_FIFO_NW(int_status)) == BHY2_IST_FIFO_NW_DRDY) ||
 8009a8a:	2b10      	cmp	r3, #16
 8009a8c:	d008      	beq.n	8009aa0 <bhy2_get_and_process_fifo+0xe4>
            ((BHY2_IS_INT_FIFO_NW(int_status)) == BHY2_IST_FIFO_NW_WM) || (fifos.remain_length))
 8009a8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a92:	f003 0318 	and.w	r3, r3, #24
            ((BHY2_IS_INT_FIFO_NW(int_status)) == BHY2_IST_FIFO_NW_LTCY) ||
 8009a96:	2b18      	cmp	r3, #24
 8009a98:	d002      	beq.n	8009aa0 <bhy2_get_and_process_fifo+0xe4>
            ((BHY2_IS_INT_FIFO_NW(int_status)) == BHY2_IST_FIFO_NW_WM) || (fifos.remain_length))
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d020      	beq.n	8009ae2 <bhy2_get_and_process_fifo+0x126>
        {
            /* Reset read_pos to the start of the buffer */
            fifos.read_pos = 0;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	613b      	str	r3, [r7, #16]

            /* Append data into the work_buffer linked through fifos */
            rslt = bhy2_hif_get_nonwakeup_fifo(&fifos.buffer[fifos.read_length],
 8009aa4:	6a3a      	ldr	r2, [r7, #32]
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	18d0      	adds	r0, r2, r3
                                               (fifos.buffer_size - fifos.read_length),
 8009aaa:	69fa      	ldr	r2, [r7, #28]
 8009aac:	697b      	ldr	r3, [r7, #20]
            rslt = bhy2_hif_get_nonwakeup_fifo(&fifos.buffer[fifos.read_length],
 8009aae:	1ad1      	subs	r1, r2, r3
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f107 0210 	add.w	r2, r7, #16
 8009ab6:	f102 0408 	add.w	r4, r2, #8
 8009aba:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8009abe:	9300      	str	r3, [sp, #0]
 8009ac0:	4623      	mov	r3, r4
 8009ac2:	f001 fb53 	bl	800b16c <bhy2_hif_get_nonwakeup_fifo>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                               &bytes_read,
                                               &fifos.remain_length,
                                               &dev->hif);
            if (rslt != BHY2_OK)
 8009acc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d002      	beq.n	8009ada <bhy2_get_and_process_fifo+0x11e>
            {
                return rslt;
 8009ad4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009ad8:	e06b      	b.n	8009bb2 <bhy2_get_and_process_fifo+0x1f6>
            }

            fifos.read_length += bytes_read;
 8009ada:	697a      	ldr	r2, [r7, #20]
 8009adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ade:	4413      	add	r3, r2
 8009ae0:	617b      	str	r3, [r7, #20]
//            printf("non wake up fifo %d\r\n", fifos.read_length);
        }
    	HAL_GPIO_WritePin(GPIOA, RED_LED_STATUS_Pin, GPIO_PIN_SET);
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	2110      	movs	r1, #16
 8009ae6:	4835      	ldr	r0, [pc, #212]	@ (8009bbc <bhy2_get_and_process_fifo+0x200>)
 8009ae8:	f7fb f986 	bl	8004df8 <HAL_GPIO_WritePin>

        rslt = parse_fifo(BHY2_FIFO_TYPE_NON_WAKEUP, &fifos, dev);
 8009aec:	f107 0310 	add.w	r3, r7, #16
 8009af0:	687a      	ldr	r2, [r7, #4]
 8009af2:	4619      	mov	r1, r3
 8009af4:	2001      	movs	r0, #1
 8009af6:	f000 fbbf 	bl	800a278 <parse_fifo>
 8009afa:	4603      	mov	r3, r0
 8009afc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        int_status = 0;
 8009b00:	2300      	movs	r3, #0
 8009b02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    while ((int_status || fifos.remain_length) && (rslt == BHY2_OK))
 8009b06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d102      	bne.n	8009b14 <bhy2_get_and_process_fifo+0x158>
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d003      	beq.n	8009b1c <bhy2_get_and_process_fifo+0x160>
 8009b14:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d0ac      	beq.n	8009a76 <bhy2_get_and_process_fifo+0xba>
    }

    /* Get and process the Status fifo */
    fifos.read_length = 0;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	617b      	str	r3, [r7, #20]
    int_status = int_status_bak;
 8009b20:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009b24:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    while ((int_status || fifos.remain_length) && (rslt == BHY2_OK))
 8009b28:	e036      	b.n	8009b98 <bhy2_get_and_process_fifo+0x1dc>
    {
        if ((((BHY2_IS_INT_ASYNC_STATUS(int_status)) == BHY2_IST_MASK_DEBUG) || (fifos.remain_length)))
 8009b2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d102      	bne.n	8009b3c <bhy2_get_and_process_fifo+0x180>
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d020      	beq.n	8009b7e <bhy2_get_and_process_fifo+0x1c2>
        {
            fifos.read_pos = 0;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	613b      	str	r3, [r7, #16]
            rslt =
                bhy2_hif_get_status_fifo_async(&fifos.buffer[fifos.read_length],
 8009b40:	6a3a      	ldr	r2, [r7, #32]
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	18d0      	adds	r0, r2, r3
                                               (fifos.buffer_size - fifos.read_length),
 8009b46:	69fa      	ldr	r2, [r7, #28]
 8009b48:	697b      	ldr	r3, [r7, #20]
                bhy2_hif_get_status_fifo_async(&fifos.buffer[fifos.read_length],
 8009b4a:	1ad1      	subs	r1, r2, r3
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f107 0210 	add.w	r2, r7, #16
 8009b52:	f102 0408 	add.w	r4, r2, #8
 8009b56:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8009b5a:	9300      	str	r3, [sp, #0]
 8009b5c:	4623      	mov	r3, r4
 8009b5e:	f001 fb66 	bl	800b22e <bhy2_hif_get_status_fifo_async>
 8009b62:	4603      	mov	r3, r0
            rslt =
 8009b64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                               &bytes_read,
                                               &fifos.remain_length,
                                               &dev->hif);
            if (rslt != BHY2_OK)
 8009b68:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d002      	beq.n	8009b76 <bhy2_get_and_process_fifo+0x1ba>
            {
                return rslt;
 8009b70:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009b74:	e01d      	b.n	8009bb2 <bhy2_get_and_process_fifo+0x1f6>
            }

            fifos.read_length += bytes_read;
 8009b76:	697a      	ldr	r2, [r7, #20]
 8009b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b7a:	4413      	add	r3, r2
 8009b7c:	617b      	str	r3, [r7, #20]
//            printf("status length %d\r\n", fifos.read_length);
        }

        rslt = parse_fifo(BHY2_FIFO_TYPE_STATUS, &fifos, dev);
 8009b7e:	f107 0310 	add.w	r3, r7, #16
 8009b82:	687a      	ldr	r2, [r7, #4]
 8009b84:	4619      	mov	r1, r3
 8009b86:	2002      	movs	r0, #2
 8009b88:	f000 fb76 	bl	800a278 <parse_fifo>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        int_status = 0;
 8009b92:	2300      	movs	r3, #0
 8009b94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    while ((int_status || fifos.remain_length) && (rslt == BHY2_OK))
 8009b98:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d102      	bne.n	8009ba6 <bhy2_get_and_process_fifo+0x1ea>
 8009ba0:	69bb      	ldr	r3, [r7, #24]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d003      	beq.n	8009bae <bhy2_get_and_process_fifo+0x1f2>
 8009ba6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d0bd      	beq.n	8009b2a <bhy2_get_and_process_fifo+0x16e>
    }

    return rslt;
 8009bae:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3734      	adds	r7, #52	@ 0x34
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd90      	pop	{r4, r7, pc}
 8009bba:	bf00      	nop
 8009bbc:	40020000 	.word	0x40020000

08009bc0 <bhy2_set_virt_sensor_cfg>:

    return rslt;
}

int8_t bhy2_set_virt_sensor_cfg(uint8_t sensor_id, bhy2_float sample_rate, uint32_t latency, struct bhy2_dev *dev)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b086      	sub	sp, #24
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	ed87 0a02 	vstr	s0, [r7, #8]
 8009bcc:	6079      	str	r1, [r7, #4]
 8009bce:	603a      	str	r2, [r7, #0]
 8009bd0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	75fb      	strb	r3, [r7, #23]

    if (dev != NULL)
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d00a      	beq.n	8009bf2 <bhy2_set_virt_sensor_cfg+0x32>
    {
        rslt = bhy2_hif_exec_sensor_conf_cmd(sensor_id, sample_rate, latency, &dev->hif);
 8009bdc:	683a      	ldr	r2, [r7, #0]
 8009bde:	7bfb      	ldrb	r3, [r7, #15]
 8009be0:	6879      	ldr	r1, [r7, #4]
 8009be2:	ed97 0a02 	vldr	s0, [r7, #8]
 8009be6:	4618      	mov	r0, r3
 8009be8:	f001 fb37 	bl	800b25a <bhy2_hif_exec_sensor_conf_cmd>
 8009bec:	4603      	mov	r3, r0
 8009bee:	75fb      	strb	r3, [r7, #23]
 8009bf0:	e001      	b.n	8009bf6 <bhy2_set_virt_sensor_cfg+0x36>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009bf2:	23ff      	movs	r3, #255	@ 0xff
 8009bf4:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8009bf6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3718      	adds	r7, #24
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}

08009c02 <bhy2_get_product_id>:

    return rslt;
}

int8_t bhy2_get_product_id(uint8_t *product_id, struct bhy2_dev *dev)
{
 8009c02:	b580      	push	{r7, lr}
 8009c04:	b084      	sub	sp, #16
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
 8009c0a:	6039      	str	r1, [r7, #0]
    int8_t rslt = BHY2_OK;
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d007      	beq.n	8009c26 <bhy2_get_product_id+0x24>
    {
        rslt = bhy2_hif_get_product_id(product_id, &dev->hif);
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	4619      	mov	r1, r3
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f001 f97e 	bl	800af1c <bhy2_hif_get_product_id>
 8009c20:	4603      	mov	r3, r0
 8009c22:	73fb      	strb	r3, [r7, #15]
 8009c24:	e001      	b.n	8009c2a <bhy2_get_product_id+0x28>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009c26:	23ff      	movs	r3, #255	@ 0xff
 8009c28:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009c2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009c2e:	4618      	mov	r0, r3
 8009c30:	3710      	adds	r7, #16
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd80      	pop	{r7, pc}

08009c36 <bhy2_get_chip_id>:

int8_t bhy2_get_chip_id(uint8_t *chip_id, struct bhy2_dev *dev)
{
 8009c36:	b580      	push	{r7, lr}
 8009c38:	b084      	sub	sp, #16
 8009c3a:	af00      	add	r7, sp, #0
 8009c3c:	6078      	str	r0, [r7, #4]
 8009c3e:	6039      	str	r1, [r7, #0]
    int8_t rslt = BHY2_OK;
 8009c40:	2300      	movs	r3, #0
 8009c42:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d007      	beq.n	8009c5a <bhy2_get_chip_id+0x24>
    {
        rslt = bhy2_hif_get_chip_id(chip_id, &dev->hif);
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	4619      	mov	r1, r3
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f001 f974 	bl	800af3c <bhy2_hif_get_chip_id>
 8009c54:	4603      	mov	r3, r0
 8009c56:	73fb      	strb	r3, [r7, #15]
 8009c58:	e001      	b.n	8009c5e <bhy2_get_chip_id+0x28>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009c5a:	23ff      	movs	r3, #255	@ 0xff
 8009c5c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3710      	adds	r7, #16
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}

08009c6a <bhy2_get_kernel_version>:

    return rslt;
}

int8_t bhy2_get_kernel_version(uint16_t *kernel_version, struct bhy2_dev *dev)
{
 8009c6a:	b580      	push	{r7, lr}
 8009c6c:	b084      	sub	sp, #16
 8009c6e:	af00      	add	r7, sp, #0
 8009c70:	6078      	str	r0, [r7, #4]
 8009c72:	6039      	str	r1, [r7, #0]
    int8_t rslt = BHY2_OK;
 8009c74:	2300      	movs	r3, #0
 8009c76:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d007      	beq.n	8009c8e <bhy2_get_kernel_version+0x24>
    {
        rslt = bhy2_hif_get_kernel_version(kernel_version, &dev->hif);
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	4619      	mov	r1, r3
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f001 f96a 	bl	800af5c <bhy2_hif_get_kernel_version>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	73fb      	strb	r3, [r7, #15]
 8009c8c:	e001      	b.n	8009c92 <bhy2_get_kernel_version+0x28>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009c8e:	23ff      	movs	r3, #255	@ 0xff
 8009c90:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009c92:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009c96:	4618      	mov	r0, r3
 8009c98:	3710      	adds	r7, #16
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}

08009c9e <bhy2_get_boot_status>:

    return rslt;
}

int8_t bhy2_get_boot_status(uint8_t *boot_status, struct bhy2_dev *dev)
{
 8009c9e:	b580      	push	{r7, lr}
 8009ca0:	b084      	sub	sp, #16
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	6078      	str	r0, [r7, #4]
 8009ca6:	6039      	str	r1, [r7, #0]
    int8_t rslt = BHY2_OK;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d007      	beq.n	8009cc2 <bhy2_get_boot_status+0x24>
    {
        rslt = bhy2_hif_get_boot_status(boot_status, &dev->hif);
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	6878      	ldr	r0, [r7, #4]
 8009cb8:	f001 f974 	bl	800afa4 <bhy2_hif_get_boot_status>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	73fb      	strb	r3, [r7, #15]
 8009cc0:	e001      	b.n	8009cc6 <bhy2_get_boot_status+0x28>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009cc2:	23ff      	movs	r3, #255	@ 0xff
 8009cc4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3710      	adds	r7, #16
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}

08009cd2 <bhy2_get_virt_sensor_list>:

    return rslt;
}

int8_t bhy2_get_virt_sensor_list(struct bhy2_dev *dev)
{
 8009cd2:	b580      	push	{r7, lr}
 8009cd4:	b086      	sub	sp, #24
 8009cd6:	af02      	add	r7, sp, #8
 8009cd8:	6078      	str	r0, [r7, #4]
    uint32_t bytes_read = 0;
 8009cda:	2300      	movs	r3, #0
 8009cdc:	60bb      	str	r3, [r7, #8]
    int8_t rslt = 0;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d00f      	beq.n	8009d08 <bhy2_get_virt_sensor_list+0x36>
    {
        rslt =
            bhy2_hif_get_parameter(BHY2_PARAM_SYS_VIRT_SENSOR_PRESENT, dev->present_buff, 32, &bytes_read, &dev->hif);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f503 713a 	add.w	r1, r3, #744	@ 0x2e8
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f107 0208 	add.w	r2, r7, #8
 8009cf4:	9300      	str	r3, [sp, #0]
 8009cf6:	4613      	mov	r3, r2
 8009cf8:	2220      	movs	r2, #32
 8009cfa:	f240 101f 	movw	r0, #287	@ 0x11f
 8009cfe:	f001 f885 	bl	800ae0c <bhy2_hif_get_parameter>
 8009d02:	4603      	mov	r3, r0
 8009d04:	73fb      	strb	r3, [r7, #15]
 8009d06:	e001      	b.n	8009d0c <bhy2_get_virt_sensor_list+0x3a>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009d08:	23ff      	movs	r3, #255	@ 0xff
 8009d0a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009d0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3710      	adds	r7, #16
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}

08009d18 <bhy2_upload_firmware_to_ram_partly>:
int8_t bhy2_upload_firmware_to_ram_partly(const uint8_t *firmware,
                                          uint32_t total_size,
                                          uint32_t cur_pos,
                                          uint32_t packet_len,
                                          struct bhy2_dev *dev)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b088      	sub	sp, #32
 8009d1c:	af02      	add	r7, sp, #8
 8009d1e:	60f8      	str	r0, [r7, #12]
 8009d20:	60b9      	str	r1, [r7, #8]
 8009d22:	607a      	str	r2, [r7, #4]
 8009d24:	603b      	str	r3, [r7, #0]
    int8_t rslt = BHY2_OK;
 8009d26:	2300      	movs	r3, #0
 8009d28:	75fb      	strb	r3, [r7, #23]

    if ((dev == NULL) || (firmware == NULL))
 8009d2a:	6a3b      	ldr	r3, [r7, #32]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d002      	beq.n	8009d36 <bhy2_upload_firmware_to_ram_partly+0x1e>
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d102      	bne.n	8009d3c <bhy2_upload_firmware_to_ram_partly+0x24>
    {
        rslt = BHY2_E_NULL_PTR;
 8009d36:	23ff      	movs	r3, #255	@ 0xff
 8009d38:	75fb      	strb	r3, [r7, #23]
 8009d3a:	e009      	b.n	8009d50 <bhy2_upload_firmware_to_ram_partly+0x38>
    }
    else
    {
        rslt = bhy2_hif_upload_firmware_to_ram_partly(firmware, total_size, cur_pos, packet_len, &dev->hif);
 8009d3c:	6a3b      	ldr	r3, [r7, #32]
 8009d3e:	9300      	str	r3, [sp, #0]
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	68b9      	ldr	r1, [r7, #8]
 8009d46:	68f8      	ldr	r0, [r7, #12]
 8009d48:	f001 f995 	bl	800b076 <bhy2_hif_upload_firmware_to_ram_partly>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8009d50:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3718      	adds	r7, #24
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}

08009d5c <bhy2_boot_from_ram>:

int8_t bhy2_boot_from_ram(struct bhy2_dev *dev)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b084      	sub	sp, #16
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
    int8_t rslt = BHY2_OK;
 8009d64:	2300      	movs	r3, #0
 8009d66:	73fb      	strb	r3, [r7, #15]

    if (dev == NULL)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d102      	bne.n	8009d74 <bhy2_boot_from_ram+0x18>
    {
        rslt = BHY2_E_NULL_PTR;
 8009d6e:	23ff      	movs	r3, #255	@ 0xff
 8009d70:	73fb      	strb	r3, [r7, #15]
 8009d72:	e005      	b.n	8009d80 <bhy2_boot_from_ram+0x24>
    }
    else
    {
        rslt = bhy2_hif_boot_program_ram(&dev->hif);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	4618      	mov	r0, r3
 8009d78:	f001 f9c7 	bl	800b10a <bhy2_hif_boot_program_ram>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009d80:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	3710      	adds	r7, #16
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}

08009d8c <bhy2_set_chip_ctrl>:

    return rslt;
}

int8_t bhy2_set_chip_ctrl(uint8_t chip_ctrl, struct bhy2_dev *dev)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b084      	sub	sp, #16
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	4603      	mov	r3, r0
 8009d94:	6039      	str	r1, [r7, #0]
 8009d96:	71fb      	strb	r3, [r7, #7]

    int8_t rslt = BHY2_OK;
 8009d98:	2300      	movs	r3, #0
 8009d9a:	73fb      	strb	r3, [r7, #15]

    if (dev == NULL)
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d102      	bne.n	8009da8 <bhy2_set_chip_ctrl+0x1c>
    {
        rslt = BHY2_E_NULL_PTR;
 8009da2:	23ff      	movs	r3, #255	@ 0xff
 8009da4:	73fb      	strb	r3, [r7, #15]
 8009da6:	e007      	b.n	8009db8 <bhy2_set_chip_ctrl+0x2c>
    }
    else
    {
        rslt = bhy2_hif_set_regs(BHY2_REG_CHIP_CTRL, &chip_ctrl, 1, &dev->hif);
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	1df9      	adds	r1, r7, #7
 8009dac:	2201      	movs	r2, #1
 8009dae:	2005      	movs	r0, #5
 8009db0:	f000 ffbd 	bl	800ad2e <bhy2_hif_set_regs>
 8009db4:	4603      	mov	r3, r0
 8009db6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009db8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3710      	adds	r7, #16
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <bhy2_set_host_interrupt_ctrl>:

int8_t bhy2_set_host_interrupt_ctrl(uint8_t hintr_ctrl, struct bhy2_dev *dev)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b084      	sub	sp, #16
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	4603      	mov	r3, r0
 8009dcc:	6039      	str	r1, [r7, #0]
 8009dce:	71fb      	strb	r3, [r7, #7]
    int8_t rslt = BHY2_OK;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	73fb      	strb	r3, [r7, #15]

    if (dev == NULL)
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d102      	bne.n	8009de0 <bhy2_set_host_interrupt_ctrl+0x1c>
    {
        rslt = BHY2_E_NULL_PTR;
 8009dda:	23ff      	movs	r3, #255	@ 0xff
 8009ddc:	73fb      	strb	r3, [r7, #15]
 8009dde:	e007      	b.n	8009df0 <bhy2_set_host_interrupt_ctrl+0x2c>
    }
    else
    {
        rslt = bhy2_hif_set_regs(BHY2_REG_HOST_INTERRUPT_CTRL, &hintr_ctrl, 1, &dev->hif);
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	1df9      	adds	r1, r7, #7
 8009de4:	2201      	movs	r2, #1
 8009de6:	2007      	movs	r0, #7
 8009de8:	f000 ffa1 	bl	800ad2e <bhy2_hif_set_regs>
 8009dec:	4603      	mov	r3, r0
 8009dee:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009df0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3710      	adds	r7, #16
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}

08009dfc <bhy2_set_host_intf_ctrl>:

    return rslt;
}

int8_t bhy2_set_host_intf_ctrl(uint8_t hintf_ctrl, struct bhy2_dev *dev)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b084      	sub	sp, #16
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	4603      	mov	r3, r0
 8009e04:	6039      	str	r1, [r7, #0]
 8009e06:	71fb      	strb	r3, [r7, #7]
    int8_t rslt = BHY2_OK;
 8009e08:	2300      	movs	r3, #0
 8009e0a:	73fb      	strb	r3, [r7, #15]

    if (dev == NULL)
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d102      	bne.n	8009e18 <bhy2_set_host_intf_ctrl+0x1c>
    {
        rslt = BHY2_E_NULL_PTR;
 8009e12:	23ff      	movs	r3, #255	@ 0xff
 8009e14:	73fb      	strb	r3, [r7, #15]
 8009e16:	e007      	b.n	8009e28 <bhy2_set_host_intf_ctrl+0x2c>
    }
    else
    {
        rslt = bhy2_hif_set_regs(BHY2_REG_HOST_INTERFACE_CTRL, &hintf_ctrl, 1, &dev->hif);
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	1df9      	adds	r1, r7, #7
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	2006      	movs	r0, #6
 8009e20:	f000 ff85 	bl	800ad2e <bhy2_hif_set_regs>
 8009e24:	4603      	mov	r3, r0
 8009e26:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009e28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3710      	adds	r7, #16
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bd80      	pop	{r7, pc}

08009e34 <bhy2_soft_reset>:

    return rslt;
}

int8_t bhy2_soft_reset(struct bhy2_dev *dev)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b084      	sub	sp, #16
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
     int8_t rslt = BHY2_OK;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	73fb      	strb	r3, [r7, #15]

    if (dev == NULL)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d102      	bne.n	8009e4c <bhy2_soft_reset+0x18>
    {
        rslt = BHY2_E_NULL_PTR;
 8009e46:	23ff      	movs	r3, #255	@ 0xff
 8009e48:	73fb      	strb	r3, [r7, #15]
 8009e4a:	e005      	b.n	8009e58 <bhy2_soft_reset+0x24>
    }
    else
    {
        rslt = bhy2_hif_reset(&dev->hif);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	4618      	mov	r0, r3
 8009e50:	f001 f8c8 	bl	800afe4 <bhy2_hif_reset>
 8009e54:	4603      	mov	r3, r0
 8009e56:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8009e58:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	3710      	adds	r7, #16
 8009e60:	46bd      	mov	sp, r7
 8009e62:	bd80      	pop	{r7, pc}

08009e64 <bhy2_get_phys_sensor_info>:
}

int8_t bhy2_get_phys_sensor_info(uint8_t phys_sensor_id,
                                 struct bhy2_phys_sensor_info *phy_sen_info,
                                 struct bhy2_dev *dev)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b086      	sub	sp, #24
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	60b9      	str	r1, [r7, #8]
 8009e6e:	607a      	str	r2, [r7, #4]
 8009e70:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 8009e72:	2300      	movs	r3, #0
 8009e74:	75fb      	strb	r3, [r7, #23]

    if ((dev == NULL) || (phy_sen_info == NULL))
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d002      	beq.n	8009e82 <bhy2_get_phys_sensor_info+0x1e>
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d102      	bne.n	8009e88 <bhy2_get_phys_sensor_info+0x24>
    {
        rslt = BHY2_E_NULL_PTR;
 8009e82:	23ff      	movs	r3, #255	@ 0xff
 8009e84:	75fb      	strb	r3, [r7, #23]
 8009e86:	e007      	b.n	8009e98 <bhy2_get_phys_sensor_info+0x34>
    }
    else
    {
        rslt = bhy2_hif_get_phys_sensor_info(phys_sensor_id, phy_sen_info, &dev->hif);
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	7bfb      	ldrb	r3, [r7, #15]
 8009e8c:	68b9      	ldr	r1, [r7, #8]
 8009e8e:	4618      	mov	r0, r3
 8009e90:	f001 fb04 	bl	800b49c <bhy2_hif_get_phys_sensor_info>
 8009e94:	4603      	mov	r3, r0
 8009e96:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8009e98:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	3718      	adds	r7, #24
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}

08009ea4 <bhy2_init>:
                 bhy2_write_fptr_t write,
                 bhy2_delay_us_fptr_t delay_us,
                 uint32_t read_write_len,
                 void *intf_ptr,
                 struct bhy2_dev *dev)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b08a      	sub	sp, #40	@ 0x28
 8009ea8:	af04      	add	r7, sp, #16
 8009eaa:	60b9      	str	r1, [r7, #8]
 8009eac:	607a      	str	r2, [r7, #4]
 8009eae:	603b      	str	r3, [r7, #0]
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	75fb      	strb	r3, [r7, #23]

    if (dev != NULL)
 8009eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d014      	beq.n	8009ee8 <bhy2_init+0x44>
    {
        memset(dev, 0, sizeof(struct bhy2_dev));
 8009ebe:	f44f 7242 	mov.w	r2, #776	@ 0x308
 8009ec2:	2100      	movs	r1, #0
 8009ec4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009ec6:	f00a fd13 	bl	80148f0 <memset>

        rslt = bhy2_hif_init(intf, read, write, delay_us, read_write_len, intf_ptr, &dev->hif);
 8009eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ecc:	7bf8      	ldrb	r0, [r7, #15]
 8009ece:	9302      	str	r3, [sp, #8]
 8009ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed2:	9301      	str	r3, [sp, #4]
 8009ed4:	6a3b      	ldr	r3, [r7, #32]
 8009ed6:	9300      	str	r3, [sp, #0]
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	687a      	ldr	r2, [r7, #4]
 8009edc:	68b9      	ldr	r1, [r7, #8]
 8009ede:	f000 feb0 	bl	800ac42 <bhy2_hif_init>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	75fb      	strb	r3, [r7, #23]
 8009ee6:	e001      	b.n	8009eec <bhy2_init+0x48>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 8009ee8:	23ff      	movs	r3, #255	@ 0xff
 8009eea:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8009eec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3718      	adds	r7, #24
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}

08009ef8 <bhy2_register_fifo_parse_callback>:

int8_t bhy2_register_fifo_parse_callback(uint8_t sensor_id,
                                         bhy2_fifo_parse_callback_t callback,
										 void *callback_ref,
                                         struct bhy2_dev *dev)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b087      	sub	sp, #28
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	60b9      	str	r1, [r7, #8]
 8009f00:	607a      	str	r2, [r7, #4]
 8009f02:	603b      	str	r3, [r7, #0]
 8009f04:	4603      	mov	r3, r0
 8009f06:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 8009f08:	2300      	movs	r3, #0
 8009f0a:	75fb      	strb	r3, [r7, #23]
    uint8_t i = 0;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	75bb      	strb	r3, [r7, #22]

    if ((dev == NULL) || (callback == NULL))
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d002      	beq.n	8009f1c <bhy2_register_fifo_parse_callback+0x24>
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d102      	bne.n	8009f22 <bhy2_register_fifo_parse_callback+0x2a>
    {
        rslt = BHY2_E_NULL_PTR;
 8009f1c:	23ff      	movs	r3, #255	@ 0xff
 8009f1e:	75fb      	strb	r3, [r7, #23]
 8009f20:	e035      	b.n	8009f8e <bhy2_register_fifo_parse_callback+0x96>
    }
    else
    {
        for (i = 0; i < BHY2_MAX_SIMUL_SENSORS; i++)
 8009f22:	2300      	movs	r3, #0
 8009f24:	75bb      	strb	r3, [r7, #22]
 8009f26:	e02a      	b.n	8009f7e <bhy2_register_fifo_parse_callback+0x86>
        {
            if (dev->table[i].sensor_id == 0)
 8009f28:	7dba      	ldrb	r2, [r7, #22]
 8009f2a:	6839      	ldr	r1, [r7, #0]
 8009f2c:	4613      	mov	r3, r2
 8009f2e:	00db      	lsls	r3, r3, #3
 8009f30:	4413      	add	r3, r2
 8009f32:	440b      	add	r3, r1
 8009f34:	331c      	adds	r3, #28
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d11d      	bne.n	8009f78 <bhy2_register_fifo_parse_callback+0x80>
            {
                dev->table[i].sensor_id = sensor_id;
 8009f3c:	7dba      	ldrb	r2, [r7, #22]
 8009f3e:	6839      	ldr	r1, [r7, #0]
 8009f40:	4613      	mov	r3, r2
 8009f42:	00db      	lsls	r3, r3, #3
 8009f44:	4413      	add	r3, r2
 8009f46:	440b      	add	r3, r1
 8009f48:	331c      	adds	r3, #28
 8009f4a:	7bfa      	ldrb	r2, [r7, #15]
 8009f4c:	701a      	strb	r2, [r3, #0]
                dev->table[i].callback = callback;
 8009f4e:	7dba      	ldrb	r2, [r7, #22]
 8009f50:	6839      	ldr	r1, [r7, #0]
 8009f52:	4613      	mov	r3, r2
 8009f54:	00db      	lsls	r3, r3, #3
 8009f56:	4413      	add	r3, r2
 8009f58:	440b      	add	r3, r1
 8009f5a:	3318      	adds	r3, #24
 8009f5c:	68ba      	ldr	r2, [r7, #8]
 8009f5e:	f8c3 2005 	str.w	r2, [r3, #5]
                dev->table[i].callback_ref = callback_ref;
 8009f62:	7dba      	ldrb	r2, [r7, #22]
 8009f64:	6839      	ldr	r1, [r7, #0]
 8009f66:	4613      	mov	r3, r2
 8009f68:	00db      	lsls	r3, r3, #3
 8009f6a:	4413      	add	r3, r2
 8009f6c:	440b      	add	r3, r1
 8009f6e:	3318      	adds	r3, #24
 8009f70:	687a      	ldr	r2, [r7, #4]
 8009f72:	f8c3 2009 	str.w	r2, [r3, #9]
                break;
 8009f76:	e005      	b.n	8009f84 <bhy2_register_fifo_parse_callback+0x8c>
        for (i = 0; i < BHY2_MAX_SIMUL_SENSORS; i++)
 8009f78:	7dbb      	ldrb	r3, [r7, #22]
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	75bb      	strb	r3, [r7, #22]
 8009f7e:	7dbb      	ldrb	r3, [r7, #22]
 8009f80:	2b2f      	cmp	r3, #47	@ 0x2f
 8009f82:	d9d1      	bls.n	8009f28 <bhy2_register_fifo_parse_callback+0x30>
            }
        }

        if (i == BHY2_MAX_SIMUL_SENSORS)
 8009f84:	7dbb      	ldrb	r3, [r7, #22]
 8009f86:	2b30      	cmp	r3, #48	@ 0x30
 8009f88:	d101      	bne.n	8009f8e <bhy2_register_fifo_parse_callback+0x96>
        {
            rslt = BHy2_E_INSUFFICIENT_MAX_SIMUL_SENSORS;
 8009f8a:	23f6      	movs	r3, #246	@ 0xf6
 8009f8c:	75fb      	strb	r3, [r7, #23]
        }
    }

    return rslt;
 8009f8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	371c      	adds	r7, #28
 8009f96:	46bd      	mov	sp, r7
 8009f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9c:	4770      	bx	lr
	...

08009fa0 <bhy2_update_virtual_sensor_list>:

    return rslt;
}

int8_t bhy2_update_virtual_sensor_list(struct bhy2_dev *dev)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b08a      	sub	sp, #40	@ 0x28
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
    uint8_t sensor_id;
    struct bhy2_sensor_info info;
    uint8_t sensor_index;
    uint8_t bit_mask;

    if (dev == NULL)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d103      	bne.n	8009fb6 <bhy2_update_virtual_sensor_list+0x16>
    {
        rslt = BHY2_E_NULL_PTR;
 8009fae:	23ff      	movs	r3, #255	@ 0xff
 8009fb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009fb4:	e070      	b.n	800a098 <bhy2_update_virtual_sensor_list+0xf8>
    }
    else
    {
        /* Each bit corresponds to presence of Virtual sensor */
        rslt = bhy2_get_virt_sensor_list(dev);
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f7ff fe8b 	bl	8009cd2 <bhy2_get_virt_sensor_list>
 8009fbc:	4603      	mov	r3, r0
 8009fbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (rslt == BHY2_OK)
 8009fc2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d166      	bne.n	800a098 <bhy2_update_virtual_sensor_list+0xf8>
        {
            /* Padding: Sensor id*/
            dev->event_size[0] = 1;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2201      	movs	r2, #1
 8009fce:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc

            for (sensor_id = 1; (sensor_id < BHY2_SPECIAL_SENSOR_ID_OFFSET) && (rslt == BHY2_OK); sensor_id++)
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009fd8:	e03c      	b.n	800a054 <bhy2_update_virtual_sensor_list+0xb4>
            {
                sensor_index = (uint8_t)(sensor_id / 8);
 8009fda:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009fde:	08db      	lsrs	r3, r3, #3
 8009fe0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                bit_mask = (uint8_t)(0x01 << (sensor_id % 8));
 8009fe4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009fe8:	f003 0307 	and.w	r3, r3, #7
 8009fec:	2201      	movs	r2, #1
 8009fee:	fa02 f303 	lsl.w	r3, r2, r3
 8009ff2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

                if (dev->present_buff[sensor_index] & bit_mask)
 8009ff6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009ffa:	687a      	ldr	r2, [r7, #4]
 8009ffc:	4413      	add	r3, r2
 8009ffe:	f893 22e8 	ldrb.w	r2, [r3, #744]	@ 0x2e8
 800a002:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a006:	4013      	ands	r3, r2
 800a008:	b2db      	uxtb	r3, r3
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d01d      	beq.n	800a04a <bhy2_update_virtual_sensor_list+0xaa>
                {
                    rslt = bhy2_hif_get_sensor_info(sensor_id, &info, &dev->hif);
 800a00e:	687a      	ldr	r2, [r7, #4]
 800a010:	f107 0108 	add.w	r1, r7, #8
 800a014:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a018:	4618      	mov	r0, r3
 800a01a:	f001 f951 	bl	800b2c0 <bhy2_hif_get_sensor_info>
 800a01e:	4603      	mov	r3, r0
 800a020:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    if (rslt == BHY2_OK)
 800a024:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d10e      	bne.n	800a04a <bhy2_update_virtual_sensor_list+0xaa>
                    {
                        if (info.event_size == 0)
 800a02c:	7f3b      	ldrb	r3, [r7, #28]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d103      	bne.n	800a03a <bhy2_update_virtual_sensor_list+0x9a>
                        {
                            rslt = BHY2_E_INVALID_EVENT_SIZE;
 800a032:	23f8      	movs	r3, #248	@ 0xf8
 800a034:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                            break;
 800a038:	e014      	b.n	800a064 <bhy2_update_virtual_sensor_list+0xc4>
                        }
                        else
                        {
                            dev->event_size[sensor_id] = info.event_size;
 800a03a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a03e:	7f39      	ldrb	r1, [r7, #28]
 800a040:	687a      	ldr	r2, [r7, #4]
 800a042:	4413      	add	r3, r2
 800a044:	460a      	mov	r2, r1
 800a046:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc
            for (sensor_id = 1; (sensor_id < BHY2_SPECIAL_SENSOR_ID_OFFSET) && (rslt == BHY2_OK); sensor_id++)
 800a04a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a04e:	3301      	adds	r3, #1
 800a050:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a054:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a058:	2bf4      	cmp	r3, #244	@ 0xf4
 800a05a:	d803      	bhi.n	800a064 <bhy2_update_virtual_sensor_list+0xc4>
 800a05c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a060:	2b00      	cmp	r3, #0
 800a062:	d0ba      	beq.n	8009fda <bhy2_update_virtual_sensor_list+0x3a>
                        }
                    }
                }
            }

            for (sensor_id = BHY2_N_VIRTUAL_SENSOR_MAX - 1; sensor_id >= BHY2_SPECIAL_SENSOR_ID_OFFSET; sensor_id--)
 800a064:	23ff      	movs	r3, #255	@ 0xff
 800a066:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a06a:	e011      	b.n	800a090 <bhy2_update_virtual_sensor_list+0xf0>
            {
                dev->event_size[sensor_id] = bhy2_sysid_event_size[sensor_id - BHY2_SPECIAL_SENSOR_ID_OFFSET];
 800a06c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a070:	f1a3 02f5 	sub.w	r2, r3, #245	@ 0xf5
 800a074:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a078:	490a      	ldr	r1, [pc, #40]	@ (800a0a4 <bhy2_update_virtual_sensor_list+0x104>)
 800a07a:	5c89      	ldrb	r1, [r1, r2]
 800a07c:	687a      	ldr	r2, [r7, #4]
 800a07e:	4413      	add	r3, r2
 800a080:	460a      	mov	r2, r1
 800a082:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc
            for (sensor_id = BHY2_N_VIRTUAL_SENSOR_MAX - 1; sensor_id >= BHY2_SPECIAL_SENSOR_ID_OFFSET; sensor_id--)
 800a086:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a08a:	3b01      	subs	r3, #1
 800a08c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a090:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a094:	2bf4      	cmp	r3, #244	@ 0xf4
 800a096:	d8e9      	bhi.n	800a06c <bhy2_update_virtual_sensor_list+0xcc>
            }
        }
    }

    return rslt;
 800a098:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3728      	adds	r7, #40	@ 0x28
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}
 800a0a4:	08039c08 	.word	0x08039c08

0800a0a8 <get_callback_info>:

    return rslt;
}

static int8_t get_callback_info(uint8_t sensor_id, struct bhy2_fifo_parse_callback_table *info, struct bhy2_dev *dev)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b087      	sub	sp, #28
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	60b9      	str	r1, [r7, #8]
 800a0b2:	607a      	str	r2, [r7, #4]
 800a0b4:	73fb      	strb	r3, [r7, #15]

    int8_t rslt = BHY2_OK;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	75fb      	strb	r3, [r7, #23]
    uint8_t i = 0, j;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	75bb      	strb	r3, [r7, #22]

    if ((dev != NULL) && (info != NULL))
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d055      	beq.n	800a170 <get_callback_info+0xc8>
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d052      	beq.n	800a170 <get_callback_info+0xc8>
    {
        for (j = 0; j < BHY2_MAX_SIMUL_SENSORS; j++)
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	757b      	strb	r3, [r7, #21]
 800a0ce:	e020      	b.n	800a112 <get_callback_info+0x6a>
        {
            if (sensor_id == dev->table[j].sensor_id)
 800a0d0:	7d7a      	ldrb	r2, [r7, #21]
 800a0d2:	6879      	ldr	r1, [r7, #4]
 800a0d4:	4613      	mov	r3, r2
 800a0d6:	00db      	lsls	r3, r3, #3
 800a0d8:	4413      	add	r3, r2
 800a0da:	440b      	add	r3, r1
 800a0dc:	331c      	adds	r3, #28
 800a0de:	781b      	ldrb	r3, [r3, #0]
 800a0e0:	7bfa      	ldrb	r2, [r7, #15]
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d112      	bne.n	800a10c <get_callback_info+0x64>
            {
                *info = dev->table[j];
 800a0e6:	7d7a      	ldrb	r2, [r7, #21]
 800a0e8:	68b8      	ldr	r0, [r7, #8]
 800a0ea:	6879      	ldr	r1, [r7, #4]
 800a0ec:	4613      	mov	r3, r2
 800a0ee:	00db      	lsls	r3, r3, #3
 800a0f0:	4413      	add	r3, r2
 800a0f2:	440b      	add	r3, r1
 800a0f4:	3318      	adds	r3, #24
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	3304      	adds	r3, #4
 800a0fa:	6818      	ldr	r0, [r3, #0]
 800a0fc:	6859      	ldr	r1, [r3, #4]
 800a0fe:	6010      	str	r0, [r2, #0]
 800a100:	6051      	str	r1, [r2, #4]
 800a102:	7a1b      	ldrb	r3, [r3, #8]
 800a104:	7213      	strb	r3, [r2, #8]
                i = j;
 800a106:	7d7b      	ldrb	r3, [r7, #21]
 800a108:	75bb      	strb	r3, [r7, #22]
                break;
 800a10a:	e005      	b.n	800a118 <get_callback_info+0x70>
        for (j = 0; j < BHY2_MAX_SIMUL_SENSORS; j++)
 800a10c:	7d7b      	ldrb	r3, [r7, #21]
 800a10e:	3301      	adds	r3, #1
 800a110:	757b      	strb	r3, [r7, #21]
 800a112:	7d7b      	ldrb	r3, [r7, #21]
 800a114:	2b2f      	cmp	r3, #47	@ 0x2f
 800a116:	d9db      	bls.n	800a0d0 <get_callback_info+0x28>
            }
        }

        if (i == BHY2_MAX_SIMUL_SENSORS)
 800a118:	7dbb      	ldrb	r3, [r7, #22]
 800a11a:	2b30      	cmp	r3, #48	@ 0x30
 800a11c:	d102      	bne.n	800a124 <get_callback_info+0x7c>
        {
            rslt = BHy2_E_INSUFFICIENT_MAX_SIMUL_SENSORS;
 800a11e:	23f6      	movs	r3, #246	@ 0xf6
 800a120:	75fb      	strb	r3, [r7, #23]
        if (i == BHY2_MAX_SIMUL_SENSORS)
 800a122:	e028      	b.n	800a176 <get_callback_info+0xce>
        }
        else
        {
            if ((sensor_id >= BHY2_SPECIAL_SENSOR_ID_OFFSET) && (dev->event_size[sensor_id] == 0))
 800a124:	7bfb      	ldrb	r3, [r7, #15]
 800a126:	2bf4      	cmp	r3, #244	@ 0xf4
 800a128:	d911      	bls.n	800a14e <get_callback_info+0xa6>
 800a12a:	7bfb      	ldrb	r3, [r7, #15]
 800a12c:	687a      	ldr	r2, [r7, #4]
 800a12e:	4413      	add	r3, r2
 800a130:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 800a134:	2b00      	cmp	r3, #0
 800a136:	d10a      	bne.n	800a14e <get_callback_info+0xa6>
            {
                dev->event_size[sensor_id] = bhy2_sysid_event_size[sensor_id - BHY2_SPECIAL_SENSOR_ID_OFFSET];
 800a138:	7bfb      	ldrb	r3, [r7, #15]
 800a13a:	f1a3 02f5 	sub.w	r2, r3, #245	@ 0xf5
 800a13e:	7bfb      	ldrb	r3, [r7, #15]
 800a140:	4911      	ldr	r1, [pc, #68]	@ (800a188 <get_callback_info+0xe0>)
 800a142:	5c89      	ldrb	r1, [r1, r2]
 800a144:	687a      	ldr	r2, [r7, #4]
 800a146:	4413      	add	r3, r2
 800a148:	460a      	mov	r2, r1
 800a14a:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc
            }

            if ((sensor_id == 0) && (dev->event_size[sensor_id] == 0))
 800a14e:	7bfb      	ldrb	r3, [r7, #15]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d110      	bne.n	800a176 <get_callback_info+0xce>
 800a154:	7bfb      	ldrb	r3, [r7, #15]
 800a156:	687a      	ldr	r2, [r7, #4]
 800a158:	4413      	add	r3, r2
 800a15a:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d109      	bne.n	800a176 <get_callback_info+0xce>
            {
                dev->event_size[sensor_id] = 1;
 800a162:	7bfb      	ldrb	r3, [r7, #15]
 800a164:	687a      	ldr	r2, [r7, #4]
 800a166:	4413      	add	r3, r2
 800a168:	2201      	movs	r2, #1
 800a16a:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc
        if (i == BHY2_MAX_SIMUL_SENSORS)
 800a16e:	e002      	b.n	800a176 <get_callback_info+0xce>
            }
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800a170:	23ff      	movs	r3, #255	@ 0xff
 800a172:	75fb      	strb	r3, [r7, #23]
 800a174:	e000      	b.n	800a178 <get_callback_info+0xd0>
        if (i == BHY2_MAX_SIMUL_SENSORS)
 800a176:	bf00      	nop
    }

    return rslt;
 800a178:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	371c      	adds	r7, #28
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr
 800a188:	08039c08 	.word	0x08039c08

0800a18c <get_buffer_status>:

static int8_t get_buffer_status(const struct bhy2_fifo_buffer *fifo_p, uint8_t event_size, buffer_status_t *status)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b085      	sub	sp, #20
 800a190:	af00      	add	r7, sp, #0
 800a192:	60f8      	str	r0, [r7, #12]
 800a194:	460b      	mov	r3, r1
 800a196:	607a      	str	r2, [r7, #4]
 800a198:	72fb      	strb	r3, [r7, #11]
    if ((fifo_p->read_pos + event_size) <= fifo_p->read_length)
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681a      	ldr	r2, [r3, #0]
 800a19e:	7afb      	ldrb	r3, [r7, #11]
 800a1a0:	441a      	add	r2, r3
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	685b      	ldr	r3, [r3, #4]
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d803      	bhi.n	800a1b2 <get_buffer_status+0x26>
    {
        *status = BHY2_BUFFER_STATUS_OK;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	701a      	strb	r2, [r3, #0]
 800a1b0:	e002      	b.n	800a1b8 <get_buffer_status+0x2c>
    }
    else
    {
        *status = BHY2_BUFFER_STATUS_RELOAD;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	701a      	strb	r2, [r3, #0]
    }

    return BHY2_OK;
 800a1b8:	2300      	movs	r3, #0
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	3714      	adds	r7, #20
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c4:	4770      	bx	lr

0800a1c6 <get_time_stamp>:

static int8_t get_time_stamp(enum bhy2_fifo_type source, uint64_t **time_stamp, struct bhy2_dev *dev)
{
 800a1c6:	b480      	push	{r7}
 800a1c8:	b087      	sub	sp, #28
 800a1ca:	af00      	add	r7, sp, #0
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	60b9      	str	r1, [r7, #8]
 800a1d0:	607a      	str	r2, [r7, #4]
 800a1d2:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	75fb      	strb	r3, [r7, #23]

    if (source < BHY2_FIFO_TYPE_MAX)
 800a1d8:	7bfb      	ldrb	r3, [r7, #15]
 800a1da:	2b02      	cmp	r3, #2
 800a1dc:	d807      	bhi.n	800a1ee <get_time_stamp+0x28>
    {
        *time_stamp = &dev->last_time_stamp[source];
 800a1de:	7bfb      	ldrb	r3, [r7, #15]
 800a1e0:	335a      	adds	r3, #90	@ 0x5a
 800a1e2:	00db      	lsls	r3, r3, #3
 800a1e4:	687a      	ldr	r2, [r7, #4]
 800a1e6:	441a      	add	r2, r3
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	601a      	str	r2, [r3, #0]
 800a1ec:	e001      	b.n	800a1f2 <get_time_stamp+0x2c>
    }
    else
    {
        rslt = BHY2_E_INVALID_FIFO_TYPE;
 800a1ee:	23f9      	movs	r3, #249	@ 0xf9
 800a1f0:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800a1f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	371c      	adds	r7, #28
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr

0800a202 <parse_fifo_support>:

static int8_t parse_fifo_support(struct bhy2_fifo_buffer *fifo_buf)
{
 800a202:	b480      	push	{r7}
 800a204:	b085      	sub	sp, #20
 800a206:	af00      	add	r7, sp, #0
 800a208:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if (fifo_buf->read_length)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	685b      	ldr	r3, [r3, #4]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d02b      	beq.n	800a26a <parse_fifo_support+0x68>
    {
        if (fifo_buf->read_length < fifo_buf->read_pos)
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	685a      	ldr	r2, [r3, #4]
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	429a      	cmp	r2, r3
 800a21c:	d202      	bcs.n	800a224 <parse_fifo_support+0x22>
        {
            return BHY2_E_INVALID_PARAM;
 800a21e:	f06f 0301 	mvn.w	r3, #1
 800a222:	e023      	b.n	800a26c <parse_fifo_support+0x6a>
        }

        fifo_buf->read_length -= fifo_buf->read_pos;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	685a      	ldr	r2, [r3, #4]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	1ad2      	subs	r2, r2, r3
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	605a      	str	r2, [r3, #4]
        if (fifo_buf->read_length)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	685b      	ldr	r3, [r3, #4]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d017      	beq.n	800a26a <parse_fifo_support+0x68>
        {
            for (i = 0; i < fifo_buf->read_length; i++)
 800a23a:	2300      	movs	r3, #0
 800a23c:	73fb      	strb	r3, [r7, #15]
 800a23e:	e00f      	b.n	800a260 <parse_fifo_support+0x5e>
            {
                fifo_buf->buffer[i] = fifo_buf->buffer[fifo_buf->read_pos + i];
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	691a      	ldr	r2, [r3, #16]
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6819      	ldr	r1, [r3, #0]
 800a248:	7bfb      	ldrb	r3, [r7, #15]
 800a24a:	440b      	add	r3, r1
 800a24c:	441a      	add	r2, r3
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6919      	ldr	r1, [r3, #16]
 800a252:	7bfb      	ldrb	r3, [r7, #15]
 800a254:	440b      	add	r3, r1
 800a256:	7812      	ldrb	r2, [r2, #0]
 800a258:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < fifo_buf->read_length; i++)
 800a25a:	7bfb      	ldrb	r3, [r7, #15]
 800a25c:	3301      	adds	r3, #1
 800a25e:	73fb      	strb	r3, [r7, #15]
 800a260:	7bfa      	ldrb	r2, [r7, #15]
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	429a      	cmp	r2, r3
 800a268:	d3ea      	bcc.n	800a240 <parse_fifo_support+0x3e>
            }
        }
    }

    return BHY2_OK;
 800a26a:	2300      	movs	r3, #0
}
 800a26c:	4618      	mov	r0, r3
 800a26e:	3714      	adds	r7, #20
 800a270:	46bd      	mov	sp, r7
 800a272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a276:	4770      	bx	lr

0800a278 <parse_fifo>:

static int8_t parse_fifo(enum bhy2_fifo_type source, struct bhy2_fifo_buffer *fifo_p, struct bhy2_dev *dev)
{
 800a278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a27c:	b097      	sub	sp, #92	@ 0x5c
 800a27e:	af00      	add	r7, sp, #0
 800a280:	4603      	mov	r3, r0
 800a282:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a284:	627a      	str	r2, [r7, #36]	@ 0x24
 800a286:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t tmp_sensor_id = 0;
 800a28a:	2300      	movs	r3, #0
 800a28c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    int8_t rslt = BHY2_OK;
 800a290:	2300      	movs	r3, #0
 800a292:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    uint32_t tmp_read_pos;
    struct bhy2_fifo_parse_data_info data_info;
    uint64_t *time_stamp;
    struct bhy2_fifo_parse_callback_table info = { 0 };
 800a296:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800a29a:	2300      	movs	r3, #0
 800a29c:	6013      	str	r3, [r2, #0]
 800a29e:	6053      	str	r3, [r2, #4]
 800a2a0:	7213      	strb	r3, [r2, #8]
    buffer_status_t status = BHY2_BUFFER_STATUS_OK;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    for (; (fifo_p->read_pos < fifo_p->read_length) && (status == BHY2_BUFFER_STATUS_OK);)
 800a2a8:	e1a6      	b.n	800a5f8 <parse_fifo+0x380>
    {
        tmp_read_pos = fifo_p->read_pos;
 800a2aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	653b      	str	r3, [r7, #80]	@ 0x50
        tmp_sensor_id = fifo_p->buffer[tmp_read_pos];
 800a2b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2b2:	691a      	ldr	r2, [r3, #16]
 800a2b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a2b6:	4413      	add	r3, r2
 800a2b8:	781b      	ldrb	r3, [r3, #0]
 800a2ba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        rslt = get_time_stamp(source, &time_stamp, dev);
 800a2be:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800a2c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a2c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	f7ff ff7c 	bl	800a1c6 <get_time_stamp>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
        rslt = check_return_value(rslt);
 800a2d4:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f7ff faf1 	bl	80098c0 <check_return_value>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
        switch (tmp_sensor_id)
 800a2e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d027      	beq.n	800a33c <parse_fifo+0xc4>
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	f2c0 8119 	blt.w	800a524 <parse_fifo+0x2ac>
 800a2f2:	2bff      	cmp	r3, #255	@ 0xff
 800a2f4:	f300 8116 	bgt.w	800a524 <parse_fifo+0x2ac>
 800a2f8:	2bf4      	cmp	r3, #244	@ 0xf4
 800a2fa:	f2c0 8113 	blt.w	800a524 <parse_fifo+0x2ac>
 800a2fe:	3bf4      	subs	r3, #244	@ 0xf4
 800a300:	2b0b      	cmp	r3, #11
 800a302:	f200 810f 	bhi.w	800a524 <parse_fifo+0x2ac>
 800a306:	a201      	add	r2, pc, #4	@ (adr r2, 800a30c <parse_fifo+0x94>)
 800a308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a30c:	0800a433 	.word	0x0800a433
 800a310:	0800a349 	.word	0x0800a349
 800a314:	0800a3b3 	.word	0x0800a3b3
 800a318:	0800a46f 	.word	0x0800a46f
 800a31c:	0800a525 	.word	0x0800a525
 800a320:	0800a525 	.word	0x0800a525
 800a324:	0800a525 	.word	0x0800a525
 800a328:	0800a349 	.word	0x0800a349
 800a32c:	0800a3b3 	.word	0x0800a3b3
 800a330:	0800a46f 	.word	0x0800a46f
 800a334:	0800a525 	.word	0x0800a525
 800a338:	0800a33d 	.word	0x0800a33d
        {
            case BHY2_SYS_ID_FILLER:
            case BHY2_SYS_ID_PADDING:
                fifo_p->read_pos += 1;
 800a33c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	1c5a      	adds	r2, r3, #1
 800a342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a344:	601a      	str	r2, [r3, #0]
                break;
 800a346:	e157      	b.n	800a5f8 <parse_fifo+0x380>
            case BHY2_SYS_ID_TS_SMALL_DELTA_WU:
            case BHY2_SYS_ID_TS_SMALL_DELTA:
                rslt = get_buffer_status(fifo_p, 2, &status);
 800a348:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800a34c:	461a      	mov	r2, r3
 800a34e:	2102      	movs	r1, #2
 800a350:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a352:	f7ff ff1b 	bl	800a18c <get_buffer_status>
 800a356:	4603      	mov	r3, r0
 800a358:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                rslt = check_return_value(rslt);
 800a35c:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a360:	4618      	mov	r0, r3
 800a362:	f7ff faad 	bl	80098c0 <check_return_value>
 800a366:	4603      	mov	r3, r0
 800a368:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                if (status != BHY2_BUFFER_STATUS_OK)
 800a36c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a370:	2b00      	cmp	r3, #0
 800a372:	f040 8138 	bne.w	800a5e6 <parse_fifo+0x36e>
                {
                    break;
                }

                *time_stamp += fifo_p->buffer[tmp_read_pos + 1];
 800a376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a378:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a37c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a37e:	691a      	ldr	r2, [r3, #16]
 800a380:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a382:	3301      	adds	r3, #1
 800a384:	4413      	add	r3, r2
 800a386:	781b      	ldrb	r3, [r3, #0]
 800a388:	b2db      	uxtb	r3, r3
 800a38a:	2200      	movs	r2, #0
 800a38c:	469a      	mov	sl, r3
 800a38e:	4693      	mov	fp, r2
 800a390:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a392:	eb10 020a 	adds.w	r2, r0, sl
 800a396:	61ba      	str	r2, [r7, #24]
 800a398:	eb41 020b 	adc.w	r2, r1, fp
 800a39c:	61fa      	str	r2, [r7, #28]
 800a39e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a3a2:	e9c3 1200 	strd	r1, r2, [r3]
                fifo_p->read_pos += 2;
 800a3a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	1c9a      	adds	r2, r3, #2
 800a3ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ae:	601a      	str	r2, [r3, #0]
                break;
 800a3b0:	e122      	b.n	800a5f8 <parse_fifo+0x380>
            case BHY2_SYS_ID_TS_LARGE_DELTA:
            case BHY2_SYS_ID_TS_LARGE_DELTA_WU:
                rslt = get_buffer_status(fifo_p, 3, &status);
 800a3b2:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800a3b6:	461a      	mov	r2, r3
 800a3b8:	2103      	movs	r1, #3
 800a3ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3bc:	f7ff fee6 	bl	800a18c <get_buffer_status>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                rslt = check_return_value(rslt);
 800a3c6:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f7ff fa78 	bl	80098c0 <check_return_value>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

                if (status != BHY2_BUFFER_STATUS_OK)
 800a3d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	f040 8105 	bne.w	800a5ea <parse_fifo+0x372>
                {
                    break;
                }

                *time_stamp += BHY2_LE2U16(fifo_p->buffer + tmp_read_pos + 1);
 800a3e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a3e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3e8:	691a      	ldr	r2, [r3, #16]
 800a3ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a3ec:	3301      	adds	r3, #1
 800a3ee:	4413      	add	r3, r2
 800a3f0:	781b      	ldrb	r3, [r3, #0]
 800a3f2:	b21c      	sxth	r4, r3
 800a3f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3f6:	691a      	ldr	r2, [r3, #16]
 800a3f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a3fa:	3302      	adds	r3, #2
 800a3fc:	4413      	add	r3, r2
 800a3fe:	781b      	ldrb	r3, [r3, #0]
 800a400:	021b      	lsls	r3, r3, #8
 800a402:	b21b      	sxth	r3, r3
 800a404:	4323      	orrs	r3, r4
 800a406:	b21b      	sxth	r3, r3
 800a408:	b29b      	uxth	r3, r3
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	2200      	movs	r2, #0
 800a40e:	461d      	mov	r5, r3
 800a410:	4616      	mov	r6, r2
 800a412:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a414:	1942      	adds	r2, r0, r5
 800a416:	613a      	str	r2, [r7, #16]
 800a418:	eb41 0206 	adc.w	r2, r1, r6
 800a41c:	617a      	str	r2, [r7, #20]
 800a41e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a422:	e9c3 1200 	strd	r1, r2, [r3]
                fifo_p->read_pos += 3;
 800a426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	1cda      	adds	r2, r3, #3
 800a42c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a42e:	601a      	str	r2, [r3, #0]
                break;
 800a430:	e0e2      	b.n	800a5f8 <parse_fifo+0x380>
            case BHY2_SYS_ID_BHY2_LOG_DOSTEP:
                rslt = get_buffer_status(fifo_p, 23, &status);
 800a432:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800a436:	461a      	mov	r2, r3
 800a438:	2117      	movs	r1, #23
 800a43a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a43c:	f7ff fea6 	bl	800a18c <get_buffer_status>
 800a440:	4603      	mov	r3, r0
 800a442:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                rslt = check_return_value(rslt);
 800a446:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a44a:	4618      	mov	r0, r3
 800a44c:	f7ff fa38 	bl	80098c0 <check_return_value>
 800a450:	4603      	mov	r3, r0
 800a452:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

                if (status != BHY2_BUFFER_STATUS_OK)
 800a456:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	f040 80c7 	bne.w	800a5ee <parse_fifo+0x376>
                {
                    break;
                }

                fifo_p->read_pos += 23;
 800a460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f103 0217 	add.w	r2, r3, #23
 800a468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a46a:	601a      	str	r2, [r3, #0]

                break;
 800a46c:	e0c4      	b.n	800a5f8 <parse_fifo+0x380>
            case BHY2_SYS_ID_TS_FULL:
            case BHY2_SYS_ID_TS_FULL_WU:
                rslt = get_buffer_status(fifo_p, 6, &status);
 800a46e:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800a472:	461a      	mov	r2, r3
 800a474:	2106      	movs	r1, #6
 800a476:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a478:	f7ff fe88 	bl	800a18c <get_buffer_status>
 800a47c:	4603      	mov	r3, r0
 800a47e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                rslt = check_return_value(rslt);
 800a482:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a486:	4618      	mov	r0, r3
 800a488:	f7ff fa1a 	bl	80098c0 <check_return_value>
 800a48c:	4603      	mov	r3, r0
 800a48e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

                if (status != BHY2_BUFFER_STATUS_OK)
 800a492:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a496:	2b00      	cmp	r3, #0
 800a498:	f040 80ab 	bne.w	800a5f2 <parse_fifo+0x37a>
                {
                    break;
                }

                *time_stamp = BHY2_LE2U40(fifo_p->buffer + tmp_read_pos + UINT8_C(1));
 800a49c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a49e:	691a      	ldr	r2, [r3, #16]
 800a4a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4a2:	3301      	adds	r3, #1
 800a4a4:	4413      	add	r3, r2
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	4619      	mov	r1, r3
 800a4aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4ac:	691a      	ldr	r2, [r3, #16]
 800a4ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4b0:	3302      	adds	r3, #2
 800a4b2:	4413      	add	r3, r2
 800a4b4:	781b      	ldrb	r3, [r3, #0]
 800a4b6:	021b      	lsls	r3, r3, #8
 800a4b8:	4319      	orrs	r1, r3
 800a4ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4bc:	691a      	ldr	r2, [r3, #16]
 800a4be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4c0:	3303      	adds	r3, #3
 800a4c2:	4413      	add	r3, r2
 800a4c4:	781b      	ldrb	r3, [r3, #0]
 800a4c6:	041b      	lsls	r3, r3, #16
 800a4c8:	4319      	orrs	r1, r3
 800a4ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4cc:	691a      	ldr	r2, [r3, #16]
 800a4ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4d0:	3304      	adds	r3, #4
 800a4d2:	4413      	add	r3, r2
 800a4d4:	781b      	ldrb	r3, [r3, #0]
 800a4d6:	061b      	lsls	r3, r3, #24
 800a4d8:	430b      	orrs	r3, r1
 800a4da:	2200      	movs	r2, #0
 800a4dc:	4698      	mov	r8, r3
 800a4de:	4691      	mov	r9, r2
 800a4e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4e2:	691a      	ldr	r2, [r3, #16]
 800a4e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4e6:	3305      	adds	r3, #5
 800a4e8:	4413      	add	r3, r2
 800a4ea:	781b      	ldrb	r3, [r3, #0]
 800a4ec:	b2db      	uxtb	r3, r3
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	60bb      	str	r3, [r7, #8]
 800a4f2:	60fa      	str	r2, [r7, #12]
 800a4f4:	f04f 0200 	mov.w	r2, #0
 800a4f8:	f04f 0300 	mov.w	r3, #0
 800a4fc:	68b9      	ldr	r1, [r7, #8]
 800a4fe:	000b      	movs	r3, r1
 800a500:	2200      	movs	r2, #0
 800a502:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a504:	ea48 0002 	orr.w	r0, r8, r2
 800a508:	6038      	str	r0, [r7, #0]
 800a50a:	ea49 0303 	orr.w	r3, r9, r3
 800a50e:	607b      	str	r3, [r7, #4]
 800a510:	e9d7 3400 	ldrd	r3, r4, [r7]
 800a514:	e9c1 3400 	strd	r3, r4, [r1]
                fifo_p->read_pos += 6;
 800a518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	1d9a      	adds	r2, r3, #6
 800a51e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a520:	601a      	str	r2, [r3, #0]
                break;
 800a522:	e069      	b.n	800a5f8 <parse_fifo+0x380>
            default:
                rslt = get_callback_info(tmp_sensor_id, &info, dev);
 800a524:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 800a528:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a52c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a52e:	4618      	mov	r0, r3
 800a530:	f7ff fdba 	bl	800a0a8 <get_callback_info>
 800a534:	4603      	mov	r3, r0
 800a536:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                rslt = check_return_value(rslt);
 800a53a:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a53e:	4618      	mov	r0, r3
 800a540:	f7ff f9be 	bl	80098c0 <check_return_value>
 800a544:	4603      	mov	r3, r0
 800a546:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                rslt = get_buffer_status(fifo_p, dev->event_size[tmp_sensor_id], &status); /*lint !e838 suppressing
 800a54a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a54e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a550:	4413      	add	r3, r2
 800a552:	f893 11cc 	ldrb.w	r1, [r3, #460]	@ 0x1cc
 800a556:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800a55a:	461a      	mov	r2, r3
 800a55c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a55e:	f7ff fe15 	bl	800a18c <get_buffer_status>
 800a562:	4603      	mov	r3, r0
 800a564:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                                                                                            * previously assigned value
                                                                                            * not used info */
                rslt = check_return_value(rslt);
 800a568:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
 800a56c:	4618      	mov	r0, r3
 800a56e:	f7ff f9a7 	bl	80098c0 <check_return_value>
 800a572:	4603      	mov	r3, r0
 800a574:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                if (status != BHY2_BUFFER_STATUS_OK)
 800a578:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d13a      	bne.n	800a5f6 <parse_fifo+0x37e>
                {
                    break;
                }

                if (info.callback != NULL)
 800a580:	f8d7 3035 	ldr.w	r3, [r7, #53]	@ 0x35
 800a584:	2b00      	cmp	r3, #0
 800a586:	d022      	beq.n	800a5ce <parse_fifo+0x356>
                {
                    /* Read position is incremented by 1 to exclude sensor id */
                    data_info.data_ptr = &fifo_p->buffer[tmp_read_pos + 1];
 800a588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a58a:	691a      	ldr	r2, [r3, #16]
 800a58c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a58e:	3301      	adds	r3, #1
 800a590:	4413      	add	r3, r2
 800a592:	f8c7 3047 	str.w	r3, [r7, #71]	@ 0x47
                    data_info.fifo_type = source;
 800a596:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a59a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                    data_info.time_stamp = time_stamp;
 800a59e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5a0:	f8c7 304b 	str.w	r3, [r7, #75]	@ 0x4b
                    data_info.sensor_id = tmp_sensor_id;
 800a5a4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a5a8:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
                    data_info.data_size = dev->event_size[tmp_sensor_id];
 800a5ac:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a5b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5b2:	4413      	add	r3, r2
 800a5b4:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 800a5b8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
                    info.callback(&data_info, info.callback_ref);
 800a5bc:	f8d7 4035 	ldr.w	r4, [r7, #53]	@ 0x35
 800a5c0:	f8d7 2039 	ldr.w	r2, [r7, #57]	@ 0x39
 800a5c4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800a5c8:	4611      	mov	r1, r2
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	47a0      	blx	r4
                }

                fifo_p->read_pos += dev->event_size[tmp_sensor_id];
 800a5ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5d0:	6819      	ldr	r1, [r3, #0]
 800a5d2:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d8:	4413      	add	r3, r2
 800a5da:	f893 31cc 	ldrb.w	r3, [r3, #460]	@ 0x1cc
 800a5de:	18ca      	adds	r2, r1, r3
 800a5e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5e2:	601a      	str	r2, [r3, #0]
                break;
 800a5e4:	e008      	b.n	800a5f8 <parse_fifo+0x380>
                    break;
 800a5e6:	bf00      	nop
 800a5e8:	e006      	b.n	800a5f8 <parse_fifo+0x380>
                    break;
 800a5ea:	bf00      	nop
 800a5ec:	e004      	b.n	800a5f8 <parse_fifo+0x380>
                    break;
 800a5ee:	bf00      	nop
 800a5f0:	e002      	b.n	800a5f8 <parse_fifo+0x380>
                    break;
 800a5f2:	bf00      	nop
 800a5f4:	e000      	b.n	800a5f8 <parse_fifo+0x380>
                    break;
 800a5f6:	bf00      	nop
    for (; (fifo_p->read_pos < fifo_p->read_length) && (status == BHY2_BUFFER_STATUS_OK);)
 800a5f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5fa:	681a      	ldr	r2, [r3, #0]
 800a5fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5fe:	685b      	ldr	r3, [r3, #4]
 800a600:	429a      	cmp	r2, r3
 800a602:	d204      	bcs.n	800a60e <parse_fifo+0x396>
 800a604:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a608:	2b00      	cmp	r3, #0
 800a60a:	f43f ae4e 	beq.w	800a2aa <parse_fifo+0x32>
        }
    }

    rslt = parse_fifo_support(fifo_p);
 800a60e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a610:	f7ff fdf7 	bl	800a202 <parse_fifo_support>
 800a614:	4603      	mov	r3, r0
 800a616:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    return rslt;
 800a61a:	f997 3056 	ldrsb.w	r3, [r7, #86]	@ 0x56
}
 800a61e:	4618      	mov	r0, r3
 800a620:	375c      	adds	r7, #92	@ 0x5c
 800a622:	46bd      	mov	sp, r7
 800a624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a628 <bhy2_clear_fifo>:

int8_t bhy2_clear_fifo(uint8_t flush_cfg, struct bhy2_dev *dev)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b084      	sub	sp, #16
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	4603      	mov	r3, r0
 800a630:	6039      	str	r1, [r7, #0]
 800a632:	71fb      	strb	r3, [r7, #7]
    int8_t rslt = BHY2_OK;
 800a634:	2300      	movs	r3, #0
 800a636:	73fb      	strb	r3, [r7, #15]
    uint8_t buffer[4] = { 0 };
 800a638:	2300      	movs	r3, #0
 800a63a:	60bb      	str	r3, [r7, #8]

    if (dev != NULL)
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d00b      	beq.n	800a65a <bhy2_clear_fifo+0x32>
    {
        buffer[0] = flush_cfg;
 800a642:	79fb      	ldrb	r3, [r7, #7]
 800a644:	723b      	strb	r3, [r7, #8]
        rslt = bhy2_hif_exec_cmd(BHY2_CMD_FIFO_FLUSH, buffer, 4, &dev->hif);
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	f107 0108 	add.w	r1, r7, #8
 800a64c:	2204      	movs	r2, #4
 800a64e:	2009      	movs	r0, #9
 800a650:	f000 fbc3 	bl	800adda <bhy2_hif_exec_cmd>
 800a654:	4603      	mov	r3, r0
 800a656:	73fb      	strb	r3, [r7, #15]
 800a658:	e001      	b.n	800a65e <bhy2_clear_fifo+0x36>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800a65a:	23ff      	movs	r3, #255	@ 0xff
 800a65c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800a65e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a662:	4618      	mov	r0, r3
 800a664:	3710      	adds	r7, #16
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}

0800a66a <bhy2_hif_exec_cmd_generic_support>:
                                              uint32_t *temp_length,
                                              uint32_t *total_length,
                                              const uint32_t *len,
                                              const uint32_t *pre_len,
                                              const uint32_t *cmd_len)
{
 800a66a:	b480      	push	{r7}
 800a66c:	b085      	sub	sp, #20
 800a66e:	af00      	add	r7, sp, #0
 800a670:	60f8      	str	r0, [r7, #12]
 800a672:	60b9      	str	r1, [r7, #8]
 800a674:	607a      	str	r2, [r7, #4]
 800a676:	603b      	str	r3, [r7, #0]
    *total_length = *pre_len + *len;
 800a678:	69fb      	ldr	r3, [r7, #28]
 800a67a:	681a      	ldr	r2, [r3, #0]
 800a67c:	69bb      	ldr	r3, [r7, #24]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	441a      	add	r2, r3
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	601a      	str	r2, [r3, #0]

    if (*cmd_len)
 800a686:	6a3b      	ldr	r3, [r7, #32]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d007      	beq.n	800a69e <bhy2_hif_exec_cmd_generic_support+0x34>
    {
        *temp_length = *pre_len + *cmd_len;
 800a68e:	69fb      	ldr	r3, [r7, #28]
 800a690:	681a      	ldr	r2, [r3, #0]
 800a692:	6a3b      	ldr	r3, [r7, #32]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	441a      	add	r2, r3
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	601a      	str	r2, [r3, #0]
 800a69c:	e003      	b.n	800a6a6 <bhy2_hif_exec_cmd_generic_support+0x3c>
    }
    else
    {
        *temp_length = *total_length;
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	681a      	ldr	r2, [r3, #0]
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	601a      	str	r2, [r3, #0]
    }

    /* Align 4 bytes */
    if (*temp_length % 4)
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f003 0303 	and.w	r3, r3, #3
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d006      	beq.n	800a6c0 <bhy2_hif_exec_cmd_generic_support+0x56>
    {

        *temp_length = BHY2_ROUND_WORD_HIGHER(*temp_length);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	089b      	lsrs	r3, r3, #2
 800a6b8:	3301      	adds	r3, #1
 800a6ba:	009a      	lsls	r2, r3, #2
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	601a      	str	r2, [r3, #0]
    }

    cmd_buf[0] = (uint8_t)(*cmd & 0xFF);
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	881b      	ldrh	r3, [r3, #0]
 800a6c4:	b2da      	uxtb	r2, r3
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	701a      	strb	r2, [r3, #0]
    cmd_buf[1] = (uint8_t)((*cmd >> 8) & 0xFF);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	881b      	ldrh	r3, [r3, #0]
 800a6ce:	0a1b      	lsrs	r3, r3, #8
 800a6d0:	b29a      	uxth	r2, r3
 800a6d2:	68bb      	ldr	r3, [r7, #8]
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	b2d2      	uxtb	r2, r2
 800a6d8:	701a      	strb	r2, [r3, #0]

    /* Length in word */
    if (*cmd == BHY2_CMD_UPLOAD_TO_PROGRAM_RAM)
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	881b      	ldrh	r3, [r3, #0]
 800a6de:	2b02      	cmp	r3, #2
 800a6e0:	d10f      	bne.n	800a702 <bhy2_hif_exec_cmd_generic_support+0x98>
    {
        cmd_buf[2] = (*temp_length / 4) & 0xFF;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	089a      	lsrs	r2, r3, #2
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	3302      	adds	r3, #2
 800a6ec:	b2d2      	uxtb	r2, r2
 800a6ee:	701a      	strb	r2, [r3, #0]
        cmd_buf[3] = ((*temp_length / 4) >> 8) & 0xFF;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	089b      	lsrs	r3, r3, #2
 800a6f6:	0a1a      	lsrs	r2, r3, #8
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	3303      	adds	r3, #3
 800a6fc:	b2d2      	uxtb	r2, r2
 800a6fe:	701a      	strb	r2, [r3, #0]
    else
    {
        cmd_buf[2] = *temp_length & 0xFF;
        cmd_buf[3] = (*temp_length >> 8) & 0xFF;
    }
}
 800a700:	e00c      	b.n	800a71c <bhy2_hif_exec_cmd_generic_support+0xb2>
        cmd_buf[2] = *temp_length & 0xFF;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681a      	ldr	r2, [r3, #0]
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	3302      	adds	r3, #2
 800a70a:	b2d2      	uxtb	r2, r2
 800a70c:	701a      	strb	r2, [r3, #0]
        cmd_buf[3] = (*temp_length >> 8) & 0xFF;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	0a1a      	lsrs	r2, r3, #8
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	3303      	adds	r3, #3
 800a718:	b2d2      	uxtb	r2, r2
 800a71a:	701a      	strb	r2, [r3, #0]
}
 800a71c:	bf00      	nop
 800a71e:	3714      	adds	r7, #20
 800a720:	46bd      	mov	sp, r7
 800a722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a726:	4770      	bx	lr

0800a728 <bhy2_hif_exec_cmd_generic>:
                                        uint32_t length,
                                        const uint8_t *pre_payload,
                                        uint32_t pre_length,
                                        uint32_t cmd_length,
                                        struct bhy2_hif_dev *hif)
{
 800a728:	b590      	push	{r4, r7, lr}
 800a72a:	b0d3      	sub	sp, #332	@ 0x14c
 800a72c:	af04      	add	r7, sp, #16
 800a72e:	4604      	mov	r4, r0
 800a730:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800a734:	f5a0 7098 	sub.w	r0, r0, #304	@ 0x130
 800a738:	6001      	str	r1, [r0, #0]
 800a73a:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 800a73e:	f5a1 719a 	sub.w	r1, r1, #308	@ 0x134
 800a742:	600a      	str	r2, [r1, #0]
 800a744:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a748:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800a74c:	6013      	str	r3, [r2, #0]
 800a74e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a752:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a756:	4622      	mov	r2, r4
 800a758:	801a      	strh	r2, [r3, #0]
    int8_t rslt = BHY2_OK;
 800a75a:	2300      	movs	r3, #0
 800a75c:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
    uint32_t remain, trans_len, copy_len, pos, total_len, temp_total_len, loop_remain_len, max_len;
    uint8_t command_buf[BHY2_COMMAND_PACKET_LEN];

    if ((hif != NULL) && !((length != 0) && (payload == NULL)) && !((pre_length != 0) && (pre_payload == NULL)))
 800a760:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800a764:	2b00      	cmp	r3, #0
 800a766:	f000 8154 	beq.w	800aa12 <bhy2_hif_exec_cmd_generic+0x2ea>
 800a76a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a76e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d007      	beq.n	800a788 <bhy2_hif_exec_cmd_generic+0x60>
 800a778:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a77c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	2b00      	cmp	r3, #0
 800a784:	f000 8145 	beq.w	800aa12 <bhy2_hif_exec_cmd_generic+0x2ea>
 800a788:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d007      	beq.n	800a7a0 <bhy2_hif_exec_cmd_generic+0x78>
 800a790:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a794:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	f000 8139 	beq.w	800aa12 <bhy2_hif_exec_cmd_generic+0x2ea>
    {
        if (hif->read_write_len != 0)
 800a7a0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800a7a4:	699b      	ldr	r3, [r3, #24]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	f000 812d 	beq.w	800aa06 <bhy2_hif_exec_cmd_generic+0x2de>
        {
            bhy2_hif_exec_cmd_generic_support(&cmd,
 800a7ac:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 800a7b0:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800a7b4:	f107 0114 	add.w	r1, r7, #20
 800a7b8:	f107 000e 	add.w	r0, r7, #14
 800a7bc:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 800a7c0:	9302      	str	r3, [sp, #8]
 800a7c2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800a7c6:	9301      	str	r3, [sp, #4]
 800a7c8:	1d3b      	adds	r3, r7, #4
 800a7ca:	9300      	str	r3, [sp, #0]
 800a7cc:	4623      	mov	r3, r4
 800a7ce:	f7ff ff4c 	bl	800a66a <bhy2_hif_exec_cmd_generic_support>
                                              &temp_total_len,
                                              &total_len,
                                              &length,
                                              &pre_length,
                                              &cmd_length);
            pos = BHY2_COMMAND_HEADER_LEN;
 800a7d2:	2304      	movs	r3, #4
 800a7d4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
            remain = total_len;
 800a7d8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800a7dc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
            loop_remain_len = remain + pos;
 800a7e0:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a7e4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a7e8:	4413      	add	r3, r2
 800a7ea:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
            max_len = BHY2_COMMAND_PACKET_LEN - BHY2_COMMAND_HEADER_LEN;
 800a7ee:	23fc      	movs	r3, #252	@ 0xfc
 800a7f0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

            if (hif->read_write_len < max_len)
 800a7f4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800a7f8:	699b      	ldr	r3, [r3, #24]
 800a7fa:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800a7fe:	429a      	cmp	r2, r3
 800a800:	f240 80f7 	bls.w	800a9f2 <bhy2_hif_exec_cmd_generic+0x2ca>
            {
                max_len = hif->read_write_len;
 800a804:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800a808:	699b      	ldr	r3, [r3, #24]
 800a80a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
            }

            while ((loop_remain_len > 0) && (rslt == BHY2_OK))
 800a80e:	e0f0      	b.n	800a9f2 <bhy2_hif_exec_cmd_generic+0x2ca>
            {
                if ((remain + pos) > max_len)
 800a810:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a814:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a818:	4413      	add	r3, r2
 800a81a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800a81e:	429a      	cmp	r2, r3
 800a820:	d20b      	bcs.n	800a83a <bhy2_hif_exec_cmd_generic+0x112>
                {
                    trans_len = max_len;
 800a822:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800a826:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
                    copy_len = max_len - pos;
 800a82a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800a82e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a832:	1ad3      	subs	r3, r2, r3
 800a834:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800a838:	e01e      	b.n	800a878 <bhy2_hif_exec_cmd_generic+0x150>
                }
                else
                {
                    trans_len = remain + pos;
 800a83a:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a83e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a842:	4413      	add	r3, r2
 800a844:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
                    copy_len = remain;
 800a848:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a84c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

                    /* Align to 4 bytes */
                    if (trans_len % 4)
 800a850:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a854:	f003 0303 	and.w	r3, r3, #3
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d006      	beq.n	800a86a <bhy2_hif_exec_cmd_generic+0x142>
                    {

                        trans_len = BHY2_ROUND_WORD_HIGHER(trans_len);
 800a85c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a860:	089b      	lsrs	r3, r3, #2
 800a862:	3301      	adds	r3, #1
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
                    }

                    if (trans_len > (BHY2_COMMAND_PACKET_LEN - BHY2_COMMAND_HEADER_LEN))
 800a86a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a86e:	2bfc      	cmp	r3, #252	@ 0xfc
 800a870:	d902      	bls.n	800a878 <bhy2_hif_exec_cmd_generic+0x150>
                    {
                        trans_len = BHY2_COMMAND_PACKET_LEN - BHY2_COMMAND_HEADER_LEN;
 800a872:	23fc      	movs	r3, #252	@ 0xfc
 800a874:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
                    }
                }

                if (copy_len > 0)
 800a878:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d07e      	beq.n	800a97e <bhy2_hif_exec_cmd_generic+0x256>
                {
                    if (remain >= (length + copy_len))
 800a880:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a884:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a888:	681a      	ldr	r2, [r3, #0]
 800a88a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a88e:	4413      	add	r3, r2
 800a890:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a894:	429a      	cmp	r2, r3
 800a896:	d315      	bcc.n	800a8c4 <bhy2_hif_exec_cmd_generic+0x19c>
                    {
                        memcpy(&command_buf[pos], &pre_payload[total_len - remain], copy_len);
 800a898:	f107 0214 	add.w	r2, r7, #20
 800a89c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a8a0:	18d0      	adds	r0, r2, r3
 800a8a2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800a8a6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a8aa:	1ad3      	subs	r3, r2, r3
 800a8ac:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a8b0:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800a8b4:	6812      	ldr	r2, [r2, #0]
 800a8b6:	4413      	add	r3, r2
 800a8b8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a8bc:	4619      	mov	r1, r3
 800a8be:	f00a f8ec 	bl	8014a9a <memcpy>
 800a8c2:	e05c      	b.n	800a97e <bhy2_hif_exec_cmd_generic+0x256>
                    }
                    else if (remain > length)
 800a8c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a8c8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a8d2:	429a      	cmp	r2, r3
 800a8d4:	d93b      	bls.n	800a94e <bhy2_hif_exec_cmd_generic+0x226>
                    {
                        memcpy(&command_buf[pos], &pre_payload[total_len - remain], remain - length);
 800a8d6:	f107 0214 	add.w	r2, r7, #20
 800a8da:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a8de:	18d0      	adds	r0, r2, r3
 800a8e0:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800a8e4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a8e8:	1ad3      	subs	r3, r2, r3
 800a8ea:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a8ee:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800a8f2:	6812      	ldr	r2, [r2, #0]
 800a8f4:	18d1      	adds	r1, r2, r3
 800a8f6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a8fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a904:	1ad3      	subs	r3, r2, r3
 800a906:	461a      	mov	r2, r3
 800a908:	f00a f8c7 	bl	8014a9a <memcpy>
                        memcpy(&command_buf[pos + remain - length], payload, copy_len - (remain - length));
 800a90c:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800a910:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a914:	441a      	add	r2, r3
 800a916:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a91a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	1ad3      	subs	r3, r2, r3
 800a922:	f107 0214 	add.w	r2, r7, #20
 800a926:	18d0      	adds	r0, r2, r3
 800a928:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a92c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a930:	681a      	ldr	r2, [r3, #0]
 800a932:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a936:	1ad2      	subs	r2, r2, r3
 800a938:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a93c:	441a      	add	r2, r3
 800a93e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a942:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a946:	6819      	ldr	r1, [r3, #0]
 800a948:	f00a f8a7 	bl	8014a9a <memcpy>
 800a94c:	e017      	b.n	800a97e <bhy2_hif_exec_cmd_generic+0x256>
                    }
                    else
                    {
                        memcpy(&command_buf[pos], &payload[length - remain], copy_len);
 800a94e:	f107 0214 	add.w	r2, r7, #20
 800a952:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800a956:	18d0      	adds	r0, r2, r3
 800a958:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a95c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a960:	681a      	ldr	r2, [r3, #0]
 800a962:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a966:	1ad3      	subs	r3, r2, r3
 800a968:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a96c:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800a970:	6812      	ldr	r2, [r2, #0]
 800a972:	4413      	add	r3, r2
 800a974:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a978:	4619      	mov	r1, r3
 800a97a:	f00a f88e 	bl	8014a9a <memcpy>
                    }
                }

                if ((trans_len - (pos + copy_len)) > 0)
 800a97e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800a982:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a986:	4413      	add	r3, r2
 800a988:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d012      	beq.n	800a9b6 <bhy2_hif_exec_cmd_generic+0x28e>
                {
                    memset(&command_buf[pos + copy_len], 0, BHY2_COMMAND_PACKET_LEN - (pos + copy_len));
 800a990:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800a994:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a998:	4413      	add	r3, r2
 800a99a:	f107 0214 	add.w	r2, r7, #20
 800a99e:	18d0      	adds	r0, r2, r3
 800a9a0:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800a9a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a9a8:	4413      	add	r3, r2
 800a9aa:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 800a9ae:	461a      	mov	r2, r3
 800a9b0:	2100      	movs	r1, #0
 800a9b2:	f009 ff9d 	bl	80148f0 <memset>
                }

                rslt = bhy2_hif_set_regs(BHY2_REG_CHAN_CMD, command_buf, trans_len, hif);
 800a9b6:	f107 0114 	add.w	r1, r7, #20
 800a9ba:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800a9be:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800a9c2:	2000      	movs	r0, #0
 800a9c4:	f000 f9b3 	bl	800ad2e <bhy2_hif_set_regs>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
                if (rslt != BHY2_OK)
 800a9ce:	f997 3137 	ldrsb.w	r3, [r7, #311]	@ 0x137
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d11b      	bne.n	800aa0e <bhy2_hif_exec_cmd_generic+0x2e6>
                {
                    break;
                }

                pos = 0;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
                remain -= copy_len;
 800a9dc:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800a9e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a9e4:	1ad3      	subs	r3, r2, r3
 800a9e6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
                loop_remain_len = remain;
 800a9ea:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a9ee:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
            while ((loop_remain_len > 0) && (rslt == BHY2_OK))
 800a9f2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d00f      	beq.n	800aa1a <bhy2_hif_exec_cmd_generic+0x2f2>
 800a9fa:	f997 3137 	ldrsb.w	r3, [r7, #311]	@ 0x137
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	f43f af06 	beq.w	800a810 <bhy2_hif_exec_cmd_generic+0xe8>
        if (hif->read_write_len != 0)
 800aa04:	e009      	b.n	800aa1a <bhy2_hif_exec_cmd_generic+0x2f2>
            }
        }
        else
        {
            rslt = BHY2_E_INVALID_PARAM;
 800aa06:	23fe      	movs	r3, #254	@ 0xfe
 800aa08:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
        if (hif->read_write_len != 0)
 800aa0c:	e005      	b.n	800aa1a <bhy2_hif_exec_cmd_generic+0x2f2>
                    break;
 800aa0e:	bf00      	nop
        if (hif->read_write_len != 0)
 800aa10:	e003      	b.n	800aa1a <bhy2_hif_exec_cmd_generic+0x2f2>
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800aa12:	23ff      	movs	r3, #255	@ 0xff
 800aa14:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800aa18:	e000      	b.n	800aa1c <bhy2_hif_exec_cmd_generic+0x2f4>
        if (hif->read_write_len != 0)
 800aa1a:	bf00      	nop
    }

    return rslt;
 800aa1c:	f997 3137 	ldrsb.w	r3, [r7, #311]	@ 0x137
}
 800aa20:	4618      	mov	r0, r3
 800aa22:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800aa26:	46bd      	mov	sp, r7
 800aa28:	bd90      	pop	{r4, r7, pc}

0800aa2a <bhy2_hif_wait_status_ready>:

int8_t bhy2_hif_wait_status_ready(struct bhy2_hif_dev *hif)
{
 800aa2a:	b580      	push	{r7, lr}
 800aa2c:	b084      	sub	sp, #16
 800aa2e:	af00      	add	r7, sp, #0
 800aa30:	6078      	str	r0, [r7, #4]
    uint16_t retry;
    uint8_t int_status;
    int8_t rslt;

    /* Wait status ready */
    for (retry = 0; retry < BHY2_QUERY_PARAM_STATUS_READY_MAX_RETRY; ++retry)
 800aa32:	2300      	movs	r3, #0
 800aa34:	81fb      	strh	r3, [r7, #14]
 800aa36:	e027      	b.n	800aa88 <bhy2_hif_wait_status_ready+0x5e>
    {
        rslt = bhy2_hif_get_interrupt_status(&int_status, hif);
 800aa38:	f107 030c 	add.w	r3, r7, #12
 800aa3c:	6879      	ldr	r1, [r7, #4]
 800aa3e:	4618      	mov	r0, r3
 800aa40:	f000 fac0 	bl	800afc4 <bhy2_hif_get_interrupt_status>
 800aa44:	4603      	mov	r3, r0
 800aa46:	737b      	strb	r3, [r7, #13]
        if (rslt == BHY2_OK)
 800aa48:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d115      	bne.n	800aa7c <bhy2_hif_wait_status_ready+0x52>
        {
            if (int_status & BHY2_IST_MASK_STATUS)
 800aa50:	7b3b      	ldrb	r3, [r7, #12]
 800aa52:	f003 0320 	and.w	r3, r3, #32
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d002      	beq.n	800aa60 <bhy2_hif_wait_status_ready+0x36>
            {
                rslt = BHY2_OK;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	737b      	strb	r3, [r7, #13]
                break;
 800aa5e:	e017      	b.n	800aa90 <bhy2_hif_wait_status_ready+0x66>
            }

            /* 10ms */
            rslt = bhy2_hif_delay_us(10000, hif);
 800aa60:	6879      	ldr	r1, [r7, #4]
 800aa62:	f242 7010 	movw	r0, #10000	@ 0x2710
 800aa66:	f000 f99a 	bl	800ad9e <bhy2_hif_delay_us>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	737b      	strb	r3, [r7, #13]
            if (rslt != BHY2_OK)
 800aa6e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d005      	beq.n	800aa82 <bhy2_hif_wait_status_ready+0x58>
            {
                return rslt;
 800aa76:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800aa7a:	e00b      	b.n	800aa94 <bhy2_hif_wait_status_ready+0x6a>
            }
        }
        else
        {
            return rslt; /*break; */
 800aa7c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800aa80:	e008      	b.n	800aa94 <bhy2_hif_wait_status_ready+0x6a>
    for (retry = 0; retry < BHY2_QUERY_PARAM_STATUS_READY_MAX_RETRY; ++retry)
 800aa82:	89fb      	ldrh	r3, [r7, #14]
 800aa84:	3301      	adds	r3, #1
 800aa86:	81fb      	strh	r3, [r7, #14]
 800aa88:	89fb      	ldrh	r3, [r7, #14]
 800aa8a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800aa8e:	d3d3      	bcc.n	800aa38 <bhy2_hif_wait_status_ready+0xe>
        }
    }

    return rslt;
 800aa90:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	3710      	adds	r7, #16
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	bd80      	pop	{r7, pc}

0800aa9c <bhy2_hif_check_boot_status_ram>:

static int8_t bhy2_hif_check_boot_status_ram(struct bhy2_hif_dev *hif)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b084      	sub	sp, #16
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint16_t i;
    uint8_t boot_status;

    /* total 5s */
    for (i = 0; i < BHY2_BST_CHECK_RETRY; ++i)
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	81fb      	strh	r3, [r7, #14]
 800aaa8:	e02f      	b.n	800ab0a <bhy2_hif_check_boot_status_ram+0x6e>
    {
        /* 50ms */
        rslt = bhy2_hif_delay_us(50000, hif);
 800aaaa:	6879      	ldr	r1, [r7, #4]
 800aaac:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800aab0:	f000 f975 	bl	800ad9e <bhy2_hif_delay_us>
 800aab4:	4603      	mov	r3, r0
 800aab6:	737b      	strb	r3, [r7, #13]
        if (rslt < 0)
 800aab8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	da02      	bge.n	800aac6 <bhy2_hif_check_boot_status_ram+0x2a>
        {
            return rslt;
 800aac0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800aac4:	e02d      	b.n	800ab22 <bhy2_hif_check_boot_status_ram+0x86>
        }

        rslt = bhy2_hif_get_regs(BHY2_REG_BOOT_STATUS, &boot_status, sizeof(boot_status), hif);
 800aac6:	f107 010c 	add.w	r1, r7, #12
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2201      	movs	r2, #1
 800aace:	2025      	movs	r0, #37	@ 0x25
 800aad0:	f000 f8f5 	bl	800acbe <bhy2_hif_get_regs>
 800aad4:	4603      	mov	r3, r0
 800aad6:	737b      	strb	r3, [r7, #13]
        if (rslt < 0)
 800aad8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	da02      	bge.n	800aae6 <bhy2_hif_check_boot_status_ram+0x4a>
        {
            return rslt;
 800aae0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800aae4:	e01d      	b.n	800ab22 <bhy2_hif_check_boot_status_ram+0x86>
//        printf("boot_status: %d, interface_ready: %d, verify_done: %d, verify_error: %d\r\n", boot_status,
//        		boot_status & BHY2_BST_HOST_INTERFACE_READY,
//        		boot_status & BHY2_BST_HOST_FW_VERIFY_DONE,
//				boot_status & BHY2_BST_HOST_FW_VERIFY_ERROR);

        if ((boot_status & BHY2_BST_HOST_INTERFACE_READY) && (boot_status & BHY2_BST_HOST_FW_VERIFY_DONE) &&
 800aae6:	7b3b      	ldrb	r3, [r7, #12]
 800aae8:	f003 0310 	and.w	r3, r3, #16
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d009      	beq.n	800ab04 <bhy2_hif_check_boot_status_ram+0x68>
 800aaf0:	7b3b      	ldrb	r3, [r7, #12]
 800aaf2:	f003 0320 	and.w	r3, r3, #32
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d004      	beq.n	800ab04 <bhy2_hif_check_boot_status_ram+0x68>
            (!(boot_status & BHY2_BST_HOST_FW_VERIFY_ERROR)))
 800aafa:	7b3b      	ldrb	r3, [r7, #12]
 800aafc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        if ((boot_status & BHY2_BST_HOST_INTERFACE_READY) && (boot_status & BHY2_BST_HOST_FW_VERIFY_DONE) &&
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d006      	beq.n	800ab12 <bhy2_hif_check_boot_status_ram+0x76>
    for (i = 0; i < BHY2_BST_CHECK_RETRY; ++i)
 800ab04:	89fb      	ldrh	r3, [r7, #14]
 800ab06:	3301      	adds	r3, #1
 800ab08:	81fb      	strh	r3, [r7, #14]
 800ab0a:	89fb      	ldrh	r3, [r7, #14]
 800ab0c:	2b63      	cmp	r3, #99	@ 0x63
 800ab0e:	d9cc      	bls.n	800aaaa <bhy2_hif_check_boot_status_ram+0xe>
 800ab10:	e000      	b.n	800ab14 <bhy2_hif_check_boot_status_ram+0x78>
        {
            break;
 800ab12:	bf00      	nop
        }
    }

    if (i == BHY2_BST_CHECK_RETRY)
 800ab14:	89fb      	ldrh	r3, [r7, #14]
 800ab16:	2b64      	cmp	r3, #100	@ 0x64
 800ab18:	d102      	bne.n	800ab20 <bhy2_hif_check_boot_status_ram+0x84>
    {
        return BHY2_E_TIMEOUT;
 800ab1a:	f06f 0304 	mvn.w	r3, #4
 800ab1e:	e000      	b.n	800ab22 <bhy2_hif_check_boot_status_ram+0x86>
    }

    return BHY2_OK;
 800ab20:	2300      	movs	r3, #0
}
 800ab22:	4618      	mov	r0, r3
 800ab24:	3710      	adds	r7, #16
 800ab26:	46bd      	mov	sp, r7
 800ab28:	bd80      	pop	{r7, pc}

0800ab2a <bhy2_hif_get_fifo>:
                                uint8_t *fifo,
                                uint32_t fifo_len,
                                uint32_t *bytes_read,
                                uint32_t *bytes_remain,
                                struct bhy2_hif_dev *hif)
{
 800ab2a:	b580      	push	{r7, lr}
 800ab2c:	b08a      	sub	sp, #40	@ 0x28
 800ab2e:	af00      	add	r7, sp, #0
 800ab30:	60b9      	str	r1, [r7, #8]
 800ab32:	607a      	str	r2, [r7, #4]
 800ab34:	603b      	str	r3, [r7, #0]
 800ab36:	4603      	mov	r3, r0
 800ab38:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t n_bytes[2];
    uint32_t read_len;
    uint32_t read_write_len;
    uint32_t offset;

    if ((hif != NULL) && (fifo != NULL) && (bytes_read != NULL) && (bytes_remain != NULL))
 800ab40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d072      	beq.n	800ac2c <bhy2_hif_get_fifo+0x102>
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d06f      	beq.n	800ac2c <bhy2_hif_get_fifo+0x102>
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d06c      	beq.n	800ac2c <bhy2_hif_get_fifo+0x102>
 800ab52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d069      	beq.n	800ac2c <bhy2_hif_get_fifo+0x102>
    {
        read_write_len = hif->read_write_len;
 800ab58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab5a:	699b      	ldr	r3, [r3, #24]
 800ab5c:	61bb      	str	r3, [r7, #24]

        if (*bytes_remain == 0)
 800ab5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d114      	bne.n	800ab90 <bhy2_hif_get_fifo+0x66>
        {
            rslt = bhy2_hif_get_regs(reg, n_bytes, 2, hif); /* Read the the available size */
 800ab66:	f107 0114 	add.w	r1, r7, #20
 800ab6a:	7bf8      	ldrb	r0, [r7, #15]
 800ab6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab6e:	2202      	movs	r2, #2
 800ab70:	f000 f8a5 	bl	800acbe <bhy2_hif_get_regs>
 800ab74:	4603      	mov	r3, r0
 800ab76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            *bytes_remain = BHY2_LE2U16(n_bytes);
 800ab7a:	7d3b      	ldrb	r3, [r7, #20]
 800ab7c:	b21a      	sxth	r2, r3
 800ab7e:	7d7b      	ldrb	r3, [r7, #21]
 800ab80:	021b      	lsls	r3, r3, #8
 800ab82:	b21b      	sxth	r3, r3
 800ab84:	4313      	orrs	r3, r2
 800ab86:	b21b      	sxth	r3, r3
 800ab88:	b29b      	uxth	r3, r3
 800ab8a:	461a      	mov	r2, r3
 800ab8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab8e:	601a      	str	r2, [r3, #0]
        }

        if ((*bytes_remain != 0) && (rslt == BHY2_OK))
 800ab90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d04d      	beq.n	800ac34 <bhy2_hif_get_fifo+0x10a>
 800ab98:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d149      	bne.n	800ac34 <bhy2_hif_get_fifo+0x10a>
        {
            if (fifo_len < *bytes_remain)
 800aba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	687a      	ldr	r2, [r7, #4]
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d203      	bcs.n	800abb2 <bhy2_hif_get_fifo+0x88>
            {
                *bytes_read = fifo_len;
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	601a      	str	r2, [r3, #0]
 800abb0:	e003      	b.n	800abba <bhy2_hif_get_fifo+0x90>
            }
            else
            {
                *bytes_read = *bytes_remain;
 800abb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abb4:	681a      	ldr	r2, [r3, #0]
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	601a      	str	r2, [r3, #0]
            }

            read_len = *bytes_read;
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	623b      	str	r3, [r7, #32]
            offset = 0;
 800abc0:	2300      	movs	r3, #0
 800abc2:	61fb      	str	r3, [r7, #28]
            while (read_len > read_write_len)
 800abc4:	e016      	b.n	800abf4 <bhy2_hif_get_fifo+0xca>
            {
                rslt = bhy2_hif_get_regs(reg, &fifo[offset], read_write_len, hif);
 800abc6:	68ba      	ldr	r2, [r7, #8]
 800abc8:	69fb      	ldr	r3, [r7, #28]
 800abca:	18d1      	adds	r1, r2, r3
 800abcc:	7bf8      	ldrb	r0, [r7, #15]
 800abce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abd0:	69ba      	ldr	r2, [r7, #24]
 800abd2:	f000 f874 	bl	800acbe <bhy2_hif_get_regs>
 800abd6:	4603      	mov	r3, r0
 800abd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if (rslt != BHY2_OK)
 800abdc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d10c      	bne.n	800abfe <bhy2_hif_get_fifo+0xd4>
                {
                    break;
                }

                read_len -= read_write_len;
 800abe4:	6a3a      	ldr	r2, [r7, #32]
 800abe6:	69bb      	ldr	r3, [r7, #24]
 800abe8:	1ad3      	subs	r3, r2, r3
 800abea:	623b      	str	r3, [r7, #32]
                offset += read_write_len;
 800abec:	69fa      	ldr	r2, [r7, #28]
 800abee:	69bb      	ldr	r3, [r7, #24]
 800abf0:	4413      	add	r3, r2
 800abf2:	61fb      	str	r3, [r7, #28]
            while (read_len > read_write_len)
 800abf4:	6a3a      	ldr	r2, [r7, #32]
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	429a      	cmp	r2, r3
 800abfa:	d8e4      	bhi.n	800abc6 <bhy2_hif_get_fifo+0x9c>
 800abfc:	e000      	b.n	800ac00 <bhy2_hif_get_fifo+0xd6>
                    break;
 800abfe:	bf00      	nop
            }

            if (read_len != 0)
 800ac00:	6a3b      	ldr	r3, [r7, #32]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d00a      	beq.n	800ac1c <bhy2_hif_get_fifo+0xf2>
            {
                rslt = bhy2_hif_get_regs(reg, &fifo[offset], read_len, hif);
 800ac06:	68ba      	ldr	r2, [r7, #8]
 800ac08:	69fb      	ldr	r3, [r7, #28]
 800ac0a:	18d1      	adds	r1, r2, r3
 800ac0c:	7bf8      	ldrb	r0, [r7, #15]
 800ac0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac10:	6a3a      	ldr	r2, [r7, #32]
 800ac12:	f000 f854 	bl	800acbe <bhy2_hif_get_regs>
 800ac16:	4603      	mov	r3, r0
 800ac18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }

            *bytes_remain -= *bytes_read;
 800ac1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac1e:	681a      	ldr	r2, [r3, #0]
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	1ad2      	subs	r2, r2, r3
 800ac26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac28:	601a      	str	r2, [r3, #0]
        if ((*bytes_remain != 0) && (rslt == BHY2_OK))
 800ac2a:	e003      	b.n	800ac34 <bhy2_hif_get_fifo+0x10a>
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800ac2c:	23ff      	movs	r3, #255	@ 0xff
 800ac2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ac32:	e000      	b.n	800ac36 <bhy2_hif_get_fifo+0x10c>
        if ((*bytes_remain != 0) && (rslt == BHY2_OK))
 800ac34:	bf00      	nop
    }

    return rslt;
 800ac36:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	3728      	adds	r7, #40	@ 0x28
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}

0800ac42 <bhy2_hif_init>:
                     bhy2_write_fptr_t write,
                     bhy2_delay_us_fptr_t delay_us,
                     uint32_t read_write_len,
                     void *intf_ptr,
                     struct bhy2_hif_dev *hif)
{
 800ac42:	b480      	push	{r7}
 800ac44:	b087      	sub	sp, #28
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	60b9      	str	r1, [r7, #8]
 800ac4a:	607a      	str	r2, [r7, #4]
 800ac4c:	603b      	str	r3, [r7, #0]
 800ac4e:	4603      	mov	r3, r0
 800ac50:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 800ac52:	2300      	movs	r3, #0
 800ac54:	75fb      	strb	r3, [r7, #23]

    if ((hif != NULL) && (read != NULL) && (write != NULL) && (delay_us != NULL))
 800ac56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d026      	beq.n	800acaa <bhy2_hif_init+0x68>
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d023      	beq.n	800acaa <bhy2_hif_init+0x68>
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d020      	beq.n	800acaa <bhy2_hif_init+0x68>
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d01d      	beq.n	800acaa <bhy2_hif_init+0x68>
    {
        hif->read = read;
 800ac6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac70:	68ba      	ldr	r2, [r7, #8]
 800ac72:	601a      	str	r2, [r3, #0]
        hif->write = write;
 800ac74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac76:	687a      	ldr	r2, [r7, #4]
 800ac78:	605a      	str	r2, [r3, #4]
        hif->delay_us = delay_us;
 800ac7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac7c:	683a      	ldr	r2, [r7, #0]
 800ac7e:	609a      	str	r2, [r3, #8]
        hif->intf_ptr = intf_ptr;
 800ac80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac84:	611a      	str	r2, [r3, #16]
        hif->intf = intf;
 800ac86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac88:	7bfa      	ldrb	r2, [r7, #15]
 800ac8a:	731a      	strb	r2, [r3, #12]
        if (read_write_len % 4)
 800ac8c:	6a3b      	ldr	r3, [r7, #32]
 800ac8e:	f003 0303 	and.w	r3, r3, #3
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d005      	beq.n	800aca2 <bhy2_hif_init+0x60>
        {

            hif->read_write_len = BHY2_ROUND_WORD_LOWER(read_write_len);
 800ac96:	6a3b      	ldr	r3, [r7, #32]
 800ac98:	f023 0203 	bic.w	r2, r3, #3
 800ac9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac9e:	619a      	str	r2, [r3, #24]
        if (read_write_len % 4)
 800aca0:	e005      	b.n	800acae <bhy2_hif_init+0x6c>
        }
        else
        {
            hif->read_write_len = read_write_len;
 800aca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca4:	6a3a      	ldr	r2, [r7, #32]
 800aca6:	619a      	str	r2, [r3, #24]
        if (read_write_len % 4)
 800aca8:	e001      	b.n	800acae <bhy2_hif_init+0x6c>
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800acaa:	23ff      	movs	r3, #255	@ 0xff
 800acac:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800acae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	371c      	adds	r7, #28
 800acb6:	46bd      	mov	sp, r7
 800acb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbc:	4770      	bx	lr

0800acbe <bhy2_hif_get_regs>:

int8_t bhy2_hif_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, struct bhy2_hif_dev *hif)
{
 800acbe:	b590      	push	{r4, r7, lr}
 800acc0:	b087      	sub	sp, #28
 800acc2:	af00      	add	r7, sp, #0
 800acc4:	60b9      	str	r1, [r7, #8]
 800acc6:	607a      	str	r2, [r7, #4]
 800acc8:	603b      	str	r3, [r7, #0]
 800acca:	4603      	mov	r3, r0
 800accc:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 800acce:	2300      	movs	r3, #0
 800acd0:	75fb      	strb	r3, [r7, #23]

    if ((hif != NULL) && (hif->read != NULL) && (reg_data != NULL))
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d022      	beq.n	800ad1e <bhy2_hif_get_regs+0x60>
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d01e      	beq.n	800ad1e <bhy2_hif_get_regs+0x60>
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d01b      	beq.n	800ad1e <bhy2_hif_get_regs+0x60>
    {
        if (hif->intf == BHY2_SPI_INTERFACE)
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	7b1b      	ldrb	r3, [r3, #12]
 800acea:	2b01      	cmp	r3, #1
 800acec:	d103      	bne.n	800acf6 <bhy2_hif_get_regs+0x38>
        {
            reg_addr |= BHY2_SPI_RD_MASK;
 800acee:	7bfb      	ldrb	r3, [r7, #15]
 800acf0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800acf4:	73fb      	strb	r3, [r7, #15]
        }

        hif->intf_rslt = hif->read(reg_addr, reg_data, length, hif->intf_ptr);
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	681c      	ldr	r4, [r3, #0]
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	691b      	ldr	r3, [r3, #16]
 800acfe:	7bf8      	ldrb	r0, [r7, #15]
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	68b9      	ldr	r1, [r7, #8]
 800ad04:	47a0      	blx	r4
 800ad06:	4603      	mov	r3, r0
 800ad08:	461a      	mov	r2, r3
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	751a      	strb	r2, [r3, #20]
        if (hif->intf_rslt != BHY2_INTF_RET_SUCCESS)
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d004      	beq.n	800ad22 <bhy2_hif_get_regs+0x64>
        {
            rslt = BHY2_E_IO;
 800ad18:	23fd      	movs	r3, #253	@ 0xfd
 800ad1a:	75fb      	strb	r3, [r7, #23]
        if (hif->intf_rslt != BHY2_INTF_RET_SUCCESS)
 800ad1c:	e001      	b.n	800ad22 <bhy2_hif_get_regs+0x64>
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800ad1e:	23ff      	movs	r3, #255	@ 0xff
 800ad20:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800ad22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ad26:	4618      	mov	r0, r3
 800ad28:	371c      	adds	r7, #28
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	bd90      	pop	{r4, r7, pc}

0800ad2e <bhy2_hif_set_regs>:

int8_t bhy2_hif_set_regs(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, struct bhy2_hif_dev *hif)
{
 800ad2e:	b590      	push	{r4, r7, lr}
 800ad30:	b087      	sub	sp, #28
 800ad32:	af00      	add	r7, sp, #0
 800ad34:	60b9      	str	r1, [r7, #8]
 800ad36:	607a      	str	r2, [r7, #4]
 800ad38:	603b      	str	r3, [r7, #0]
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BHY2_OK;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	75fb      	strb	r3, [r7, #23]

    if ((hif != NULL) && (hif->write != NULL) && (reg_data != NULL))
 800ad42:	683b      	ldr	r3, [r7, #0]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d022      	beq.n	800ad8e <bhy2_hif_set_regs+0x60>
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	685b      	ldr	r3, [r3, #4]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d01e      	beq.n	800ad8e <bhy2_hif_set_regs+0x60>
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d01b      	beq.n	800ad8e <bhy2_hif_set_regs+0x60>
    {
        if (hif->intf == BHY2_SPI_INTERFACE)
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	7b1b      	ldrb	r3, [r3, #12]
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d103      	bne.n	800ad66 <bhy2_hif_set_regs+0x38>
        {
            reg_addr &= BHY2_SPI_WR_MASK;
 800ad5e:	7bfb      	ldrb	r3, [r7, #15]
 800ad60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad64:	73fb      	strb	r3, [r7, #15]
        }

        hif->intf_rslt = hif->write(reg_addr, reg_data, length, hif->intf_ptr);
 800ad66:	683b      	ldr	r3, [r7, #0]
 800ad68:	685c      	ldr	r4, [r3, #4]
 800ad6a:	683b      	ldr	r3, [r7, #0]
 800ad6c:	691b      	ldr	r3, [r3, #16]
 800ad6e:	7bf8      	ldrb	r0, [r7, #15]
 800ad70:	687a      	ldr	r2, [r7, #4]
 800ad72:	68b9      	ldr	r1, [r7, #8]
 800ad74:	47a0      	blx	r4
 800ad76:	4603      	mov	r3, r0
 800ad78:	461a      	mov	r2, r3
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	751a      	strb	r2, [r3, #20]
        if (hif->intf_rslt != BHY2_INTF_RET_SUCCESS)
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d004      	beq.n	800ad92 <bhy2_hif_set_regs+0x64>
        {
            rslt = BHY2_E_IO;
 800ad88:	23fd      	movs	r3, #253	@ 0xfd
 800ad8a:	75fb      	strb	r3, [r7, #23]
        if (hif->intf_rslt != BHY2_INTF_RET_SUCCESS)
 800ad8c:	e001      	b.n	800ad92 <bhy2_hif_set_regs+0x64>
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800ad8e:	23ff      	movs	r3, #255	@ 0xff
 800ad90:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800ad92:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ad96:	4618      	mov	r0, r3
 800ad98:	371c      	adds	r7, #28
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd90      	pop	{r4, r7, pc}

0800ad9e <bhy2_hif_delay_us>:

int8_t bhy2_hif_delay_us(uint32_t period_us, const struct bhy2_hif_dev *hif)
{
 800ad9e:	b580      	push	{r7, lr}
 800ada0:	b084      	sub	sp, #16
 800ada2:	af00      	add	r7, sp, #0
 800ada4:	6078      	str	r0, [r7, #4]
 800ada6:	6039      	str	r1, [r7, #0]
    int8_t rslt = BHY2_OK;
 800ada8:	2300      	movs	r3, #0
 800adaa:	73fb      	strb	r3, [r7, #15]

    if ((hif != NULL) && (hif->delay_us != NULL))
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d00b      	beq.n	800adca <bhy2_hif_delay_us+0x2c>
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	689b      	ldr	r3, [r3, #8]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d007      	beq.n	800adca <bhy2_hif_delay_us+0x2c>
    {
        hif->delay_us(period_us, hif->intf_ptr);
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	689b      	ldr	r3, [r3, #8]
 800adbe:	683a      	ldr	r2, [r7, #0]
 800adc0:	6912      	ldr	r2, [r2, #16]
 800adc2:	4611      	mov	r1, r2
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	4798      	blx	r3
 800adc8:	e001      	b.n	800adce <bhy2_hif_delay_us+0x30>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800adca:	23ff      	movs	r3, #255	@ 0xff
 800adcc:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800adce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800add2:	4618      	mov	r0, r3
 800add4:	3710      	adds	r7, #16
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}

0800adda <bhy2_hif_exec_cmd>:

int8_t bhy2_hif_exec_cmd(uint16_t cmd, const uint8_t *payload, uint32_t length, struct bhy2_hif_dev *hif)
{
 800adda:	b580      	push	{r7, lr}
 800addc:	b088      	sub	sp, #32
 800adde:	af04      	add	r7, sp, #16
 800ade0:	60b9      	str	r1, [r7, #8]
 800ade2:	607a      	str	r2, [r7, #4]
 800ade4:	603b      	str	r3, [r7, #0]
 800ade6:	4603      	mov	r3, r0
 800ade8:	81fb      	strh	r3, [r7, #14]
    return bhy2_hif_exec_cmd_generic(cmd, payload, length, NULL, 0, 0, hif);
 800adea:	89f8      	ldrh	r0, [r7, #14]
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	9302      	str	r3, [sp, #8]
 800adf0:	2300      	movs	r3, #0
 800adf2:	9301      	str	r3, [sp, #4]
 800adf4:	2300      	movs	r3, #0
 800adf6:	9300      	str	r3, [sp, #0]
 800adf8:	2300      	movs	r3, #0
 800adfa:	687a      	ldr	r2, [r7, #4]
 800adfc:	68b9      	ldr	r1, [r7, #8]
 800adfe:	f7ff fc93 	bl	800a728 <bhy2_hif_exec_cmd_generic>
 800ae02:	4603      	mov	r3, r0
}
 800ae04:	4618      	mov	r0, r3
 800ae06:	3710      	adds	r7, #16
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	bd80      	pop	{r7, pc}

0800ae0c <bhy2_hif_get_parameter>:
int8_t bhy2_hif_get_parameter(uint16_t param,
                              uint8_t *payload,
                              uint32_t payload_len,
                              uint32_t *actual_len,
                              struct bhy2_hif_dev *hif)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b088      	sub	sp, #32
 800ae10:	af02      	add	r7, sp, #8
 800ae12:	60b9      	str	r1, [r7, #8]
 800ae14:	607a      	str	r2, [r7, #4]
 800ae16:	603b      	str	r3, [r7, #0]
 800ae18:	4603      	mov	r3, r0
 800ae1a:	81fb      	strh	r3, [r7, #14]
    uint16_t code = 0;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	82bb      	strh	r3, [r7, #20]
    uint8_t prev_hif_ctrl, hif_ctrl;
    int8_t rslt = BHY2_OK;
 800ae20:	2300      	movs	r3, #0
 800ae22:	75fb      	strb	r3, [r7, #23]

    if ((hif != NULL) && (payload != NULL) && (actual_len != NULL))
 800ae24:	6a3b      	ldr	r3, [r7, #32]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d06e      	beq.n	800af08 <bhy2_hif_get_parameter+0xfc>
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d06b      	beq.n	800af08 <bhy2_hif_get_parameter+0xfc>
 800ae30:	683b      	ldr	r3, [r7, #0]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d068      	beq.n	800af08 <bhy2_hif_get_parameter+0xfc>
    {
        *actual_len = 0;
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	2200      	movs	r2, #0
 800ae3a:	601a      	str	r2, [r3, #0]

        rslt = bhy2_hif_get_regs(BHY2_REG_HOST_INTERFACE_CTRL, &hif_ctrl, 1, hif);
 800ae3c:	f107 0113 	add.w	r1, r7, #19
 800ae40:	6a3b      	ldr	r3, [r7, #32]
 800ae42:	2201      	movs	r2, #1
 800ae44:	2006      	movs	r0, #6
 800ae46:	f7ff ff3a 	bl	800acbe <bhy2_hif_get_regs>
 800ae4a:	4603      	mov	r3, r0
 800ae4c:	75fb      	strb	r3, [r7, #23]
        if (rslt == BHY2_OK)
 800ae4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d15b      	bne.n	800af0e <bhy2_hif_get_parameter+0x102>
        {
            prev_hif_ctrl = hif_ctrl;
 800ae56:	7cfb      	ldrb	r3, [r7, #19]
 800ae58:	75bb      	strb	r3, [r7, #22]
            hif_ctrl &= (uint8_t)(~(BHY2_HIF_CTRL_ASYNC_STATUS_CHANNEL)); /* Change the Status FIFO to synchronous mode
 800ae5a:	7cfb      	ldrb	r3, [r7, #19]
 800ae5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae60:	b2db      	uxtb	r3, r3
 800ae62:	74fb      	strb	r3, [r7, #19]
                                                                           * */
            if (hif_ctrl != prev_hif_ctrl)
 800ae64:	7cfb      	ldrb	r3, [r7, #19]
 800ae66:	7dba      	ldrb	r2, [r7, #22]
 800ae68:	429a      	cmp	r2, r3
 800ae6a:	d008      	beq.n	800ae7e <bhy2_hif_get_parameter+0x72>
            {
                rslt = bhy2_hif_set_regs(BHY2_REG_HOST_INTERFACE_CTRL, &hif_ctrl, 1, hif);
 800ae6c:	f107 0113 	add.w	r1, r7, #19
 800ae70:	6a3b      	ldr	r3, [r7, #32]
 800ae72:	2201      	movs	r2, #1
 800ae74:	2006      	movs	r0, #6
 800ae76:	f7ff ff5a 	bl	800ad2e <bhy2_hif_set_regs>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	75fb      	strb	r3, [r7, #23]
            }

            if (rslt == BHY2_OK)
 800ae7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d143      	bne.n	800af0e <bhy2_hif_get_parameter+0x102>
            {
                rslt = bhy2_hif_exec_cmd(param | BHY2_PARAM_READ_MASK, NULL, 0, hif);
 800ae86:	89fb      	ldrh	r3, [r7, #14]
 800ae88:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ae8c:	b298      	uxth	r0, r3
 800ae8e:	6a3b      	ldr	r3, [r7, #32]
 800ae90:	2200      	movs	r2, #0
 800ae92:	2100      	movs	r1, #0
 800ae94:	f7ff ffa1 	bl	800adda <bhy2_hif_exec_cmd>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	75fb      	strb	r3, [r7, #23]

                if (rslt == BHY2_OK)
 800ae9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d134      	bne.n	800af0e <bhy2_hif_get_parameter+0x102>
                {
                    rslt = bhy2_hif_wait_status_ready(hif);
 800aea4:	6a38      	ldr	r0, [r7, #32]
 800aea6:	f7ff fdc0 	bl	800aa2a <bhy2_hif_wait_status_ready>
 800aeaa:	4603      	mov	r3, r0
 800aeac:	75fb      	strb	r3, [r7, #23]

                    if (rslt == BHY2_OK)
 800aeae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d12b      	bne.n	800af0e <bhy2_hif_get_parameter+0x102>
                    {
                        rslt = bhy2_hif_get_status_fifo(&code, payload, payload_len, actual_len, hif);
 800aeb6:	f107 0014 	add.w	r0, r7, #20
 800aeba:	6a3b      	ldr	r3, [r7, #32]
 800aebc:	9300      	str	r3, [sp, #0]
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	687a      	ldr	r2, [r7, #4]
 800aec2:	68b9      	ldr	r1, [r7, #8]
 800aec4:	f000 f968 	bl	800b198 <bhy2_hif_get_status_fifo>
 800aec8:	4603      	mov	r3, r0
 800aeca:	75fb      	strb	r3, [r7, #23]

                        if (rslt == BHY2_OK)
 800aecc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d11c      	bne.n	800af0e <bhy2_hif_get_parameter+0x102>
                        {

                            if (hif_ctrl != prev_hif_ctrl)
 800aed4:	7cfb      	ldrb	r3, [r7, #19]
 800aed6:	7dba      	ldrb	r2, [r7, #22]
 800aed8:	429a      	cmp	r2, r3
 800aeda:	d00a      	beq.n	800aef2 <bhy2_hif_get_parameter+0xe6>
                            {
                                hif_ctrl = prev_hif_ctrl;
 800aedc:	7dbb      	ldrb	r3, [r7, #22]
 800aede:	74fb      	strb	r3, [r7, #19]
                                rslt = bhy2_hif_set_regs(BHY2_REG_HOST_INTERFACE_CTRL, &hif_ctrl, 1, hif);
 800aee0:	f107 0113 	add.w	r1, r7, #19
 800aee4:	6a3b      	ldr	r3, [r7, #32]
 800aee6:	2201      	movs	r2, #1
 800aee8:	2006      	movs	r0, #6
 800aeea:	f7ff ff20 	bl	800ad2e <bhy2_hif_set_regs>
 800aeee:	4603      	mov	r3, r0
 800aef0:	75fb      	strb	r3, [r7, #23]
                            }

                            if (rslt == BHY2_OK)
 800aef2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d109      	bne.n	800af0e <bhy2_hif_get_parameter+0x102>
                            {
                                if (code != param)
 800aefa:	8abb      	ldrh	r3, [r7, #20]
 800aefc:	89fa      	ldrh	r2, [r7, #14]
 800aefe:	429a      	cmp	r2, r3
 800af00:	d005      	beq.n	800af0e <bhy2_hif_get_parameter+0x102>
                                {
                                    rslt = BHY2_E_TIMEOUT;
 800af02:	23fb      	movs	r3, #251	@ 0xfb
 800af04:	75fb      	strb	r3, [r7, #23]
        if (rslt == BHY2_OK)
 800af06:	e002      	b.n	800af0e <bhy2_hif_get_parameter+0x102>
            }
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800af08:	23ff      	movs	r3, #255	@ 0xff
 800af0a:	75fb      	strb	r3, [r7, #23]
 800af0c:	e000      	b.n	800af10 <bhy2_hif_get_parameter+0x104>
        if (rslt == BHY2_OK)
 800af0e:	bf00      	nop
    }

    return rslt;
 800af10:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800af14:	4618      	mov	r0, r3
 800af16:	3718      	adds	r7, #24
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}

0800af1c <bhy2_hif_get_product_id>:
{
    return bhy2_hif_exec_cmd(param, payload, length, hif);
}

int8_t bhy2_hif_get_product_id(uint8_t *product_id, struct bhy2_hif_dev *hif)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b082      	sub	sp, #8
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	6039      	str	r1, [r7, #0]
    return bhy2_hif_get_regs(BHY2_REG_PRODUCT_ID, product_id, 1, hif);
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	2201      	movs	r2, #1
 800af2a:	6879      	ldr	r1, [r7, #4]
 800af2c:	201c      	movs	r0, #28
 800af2e:	f7ff fec6 	bl	800acbe <bhy2_hif_get_regs>
 800af32:	4603      	mov	r3, r0
}
 800af34:	4618      	mov	r0, r3
 800af36:	3708      	adds	r7, #8
 800af38:	46bd      	mov	sp, r7
 800af3a:	bd80      	pop	{r7, pc}

0800af3c <bhy2_hif_get_chip_id>:

int8_t bhy2_hif_get_chip_id(uint8_t *chip_id, struct bhy2_hif_dev *hif)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b082      	sub	sp, #8
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
 800af44:	6039      	str	r1, [r7, #0]
    return bhy2_hif_get_regs(BHY2_REG_CHIP_ID, chip_id, 1, hif);
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	2201      	movs	r2, #1
 800af4a:	6879      	ldr	r1, [r7, #4]
 800af4c:	202b      	movs	r0, #43	@ 0x2b
 800af4e:	f7ff feb6 	bl	800acbe <bhy2_hif_get_regs>
 800af52:	4603      	mov	r3, r0
}
 800af54:	4618      	mov	r0, r3
 800af56:	3708      	adds	r7, #8
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <bhy2_hif_get_kernel_version>:

    return rslt;
}

int8_t bhy2_hif_get_kernel_version(uint16_t *kernel_version, struct bhy2_hif_dev *hif)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b084      	sub	sp, #16
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
 800af64:	6039      	str	r1, [r7, #0]
    uint8_t buffer[2];
    int8_t rslt;

    if (kernel_version != NULL)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d013      	beq.n	800af94 <bhy2_hif_get_kernel_version+0x38>
    {
        rslt = bhy2_hif_get_regs(BHY2_REG_KERNEL_VERSION_0, buffer, 2, hif);
 800af6c:	f107 010c 	add.w	r1, r7, #12
 800af70:	683b      	ldr	r3, [r7, #0]
 800af72:	2202      	movs	r2, #2
 800af74:	2020      	movs	r0, #32
 800af76:	f7ff fea2 	bl	800acbe <bhy2_hif_get_regs>
 800af7a:	4603      	mov	r3, r0
 800af7c:	73fb      	strb	r3, [r7, #15]
        *kernel_version = BHY2_LE2U16(buffer);
 800af7e:	7b3b      	ldrb	r3, [r7, #12]
 800af80:	b21a      	sxth	r2, r3
 800af82:	7b7b      	ldrb	r3, [r7, #13]
 800af84:	021b      	lsls	r3, r3, #8
 800af86:	b21b      	sxth	r3, r3
 800af88:	4313      	orrs	r3, r2
 800af8a:	b21b      	sxth	r3, r3
 800af8c:	b29a      	uxth	r2, r3
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	801a      	strh	r2, [r3, #0]
 800af92:	e001      	b.n	800af98 <bhy2_hif_get_kernel_version+0x3c>
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800af94:	23ff      	movs	r3, #255	@ 0xff
 800af96:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800af98:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3710      	adds	r7, #16
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}

0800afa4 <bhy2_hif_get_boot_status>:

    return rslt;
}

int8_t bhy2_hif_get_boot_status(uint8_t *boot_status, struct bhy2_hif_dev *hif)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b082      	sub	sp, #8
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	6039      	str	r1, [r7, #0]
    return bhy2_hif_get_regs(BHY2_REG_BOOT_STATUS, boot_status, 1, hif);
 800afae:	683b      	ldr	r3, [r7, #0]
 800afb0:	2201      	movs	r2, #1
 800afb2:	6879      	ldr	r1, [r7, #4]
 800afb4:	2025      	movs	r0, #37	@ 0x25
 800afb6:	f7ff fe82 	bl	800acbe <bhy2_hif_get_regs>
 800afba:	4603      	mov	r3, r0
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3708      	adds	r7, #8
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <bhy2_hif_get_interrupt_status>:
{
    return bhy2_hif_get_regs(BHY2_REG_FEATURE_STATUS, feat_status, 1, hif);
}

int8_t bhy2_hif_get_interrupt_status(uint8_t *int_status, struct bhy2_hif_dev *hif)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b082      	sub	sp, #8
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
 800afcc:	6039      	str	r1, [r7, #0]
    return bhy2_hif_get_regs(BHY2_REG_INT_STATUS, int_status, 1, hif);
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	2201      	movs	r2, #1
 800afd2:	6879      	ldr	r1, [r7, #4]
 800afd4:	202d      	movs	r0, #45	@ 0x2d
 800afd6:	f7ff fe72 	bl	800acbe <bhy2_hif_get_regs>
 800afda:	4603      	mov	r3, r0
}
 800afdc:	4618      	mov	r0, r3
 800afde:	3708      	adds	r7, #8
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}

0800afe4 <bhy2_hif_reset>:
{
    return bhy2_hif_get_regs(BHY2_REG_ERROR_VALUE, fw_error, 1, hif);
}

int8_t bhy2_hif_reset(struct bhy2_hif_dev *hif)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b084      	sub	sp, #16
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
    uint8_t reset_req = BHY2_REQUEST_RESET;
 800afec:	2301      	movs	r3, #1
 800afee:	72fb      	strb	r3, [r7, #11]
    uint8_t boot_status = 0;
 800aff0:	2300      	movs	r3, #0
 800aff2:	72bb      	strb	r3, [r7, #10]
    int8_t rslt;

    /* Timeout at 150ms (15 * 10000 microseconds) */
    uint16_t count = 15;
 800aff4:	230f      	movs	r3, #15
 800aff6:	81bb      	strh	r3, [r7, #12]

    rslt = bhy2_hif_set_regs(BHY2_REG_RESET_REQ, &reset_req, 1, hif);
 800aff8:	f107 010b 	add.w	r1, r7, #11
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2201      	movs	r2, #1
 800b000:	2014      	movs	r0, #20
 800b002:	f7ff fe94 	bl	800ad2e <bhy2_hif_set_regs>
 800b006:	4603      	mov	r3, r0
 800b008:	73fb      	strb	r3, [r7, #15]
    if (rslt == BHY2_OK)
 800b00a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d12b      	bne.n	800b06a <bhy2_hif_reset+0x86>
    {
        while (count--)
 800b012:	e01c      	b.n	800b04e <bhy2_hif_reset+0x6a>
        {
            rslt = bhy2_hif_delay_us(10000, hif);
 800b014:	6879      	ldr	r1, [r7, #4]
 800b016:	f242 7010 	movw	r0, #10000	@ 0x2710
 800b01a:	f7ff fec0 	bl	800ad9e <bhy2_hif_delay_us>
 800b01e:	4603      	mov	r3, r0
 800b020:	73fb      	strb	r3, [r7, #15]
            if (rslt == BHY2_OK)
 800b022:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d111      	bne.n	800b04e <bhy2_hif_reset+0x6a>
            {
                rslt = bhy2_hif_get_regs(BHY2_REG_BOOT_STATUS, &boot_status, 1, hif);
 800b02a:	f107 010a 	add.w	r1, r7, #10
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2201      	movs	r2, #1
 800b032:	2025      	movs	r0, #37	@ 0x25
 800b034:	f7ff fe43 	bl	800acbe <bhy2_hif_get_regs>
 800b038:	4603      	mov	r3, r0
 800b03a:	73fb      	strb	r3, [r7, #15]
                if (rslt == BHY2_OK)
 800b03c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d104      	bne.n	800b04e <bhy2_hif_reset+0x6a>
                {
                    if (boot_status & BHY2_BST_HOST_INTERFACE_READY)
 800b044:	7abb      	ldrb	r3, [r7, #10]
 800b046:	f003 0310 	and.w	r3, r3, #16
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d105      	bne.n	800b05a <bhy2_hif_reset+0x76>
        while (count--)
 800b04e:	89bb      	ldrh	r3, [r7, #12]
 800b050:	1e5a      	subs	r2, r3, #1
 800b052:	81ba      	strh	r2, [r7, #12]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d1dd      	bne.n	800b014 <bhy2_hif_reset+0x30>
 800b058:	e000      	b.n	800b05c <bhy2_hif_reset+0x78>
                    {
                        break;
 800b05a:	bf00      	nop
                    }
                }
            }
        }

        if (!(boot_status & BHY2_BST_HOST_INTERFACE_READY))
 800b05c:	7abb      	ldrb	r3, [r7, #10]
 800b05e:	f003 0310 	and.w	r3, r3, #16
 800b062:	2b00      	cmp	r3, #0
 800b064:	d101      	bne.n	800b06a <bhy2_hif_reset+0x86>
        {
            rslt = BHY2_E_TIMEOUT;
 800b066:	23fb      	movs	r3, #251	@ 0xfb
 800b068:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 800b06a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b06e:	4618      	mov	r0, r3
 800b070:	3710      	adds	r7, #16
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}

0800b076 <bhy2_hif_upload_firmware_to_ram_partly>:
int8_t bhy2_hif_upload_firmware_to_ram_partly(const uint8_t *firmware,
                                              uint32_t total_size,
                                              uint32_t cur_pos,
                                              uint32_t packet_len,
                                              struct bhy2_hif_dev *hif)
{
 800b076:	b580      	push	{r7, lr}
 800b078:	b08a      	sub	sp, #40	@ 0x28
 800b07a:	af04      	add	r7, sp, #16
 800b07c:	60f8      	str	r0, [r7, #12]
 800b07e:	60b9      	str	r1, [r7, #8]
 800b080:	607a      	str	r2, [r7, #4]
 800b082:	603b      	str	r3, [r7, #0]
    int8_t rslt = BHY2_OK;
 800b084:	2300      	movs	r3, #0
 800b086:	75fb      	strb	r3, [r7, #23]
    uint16_t magic;

    if ((hif != NULL) && (firmware != NULL))
 800b088:	6a3b      	ldr	r3, [r7, #32]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d033      	beq.n	800b0f6 <bhy2_hif_upload_firmware_to_ram_partly+0x80>
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d030      	beq.n	800b0f6 <bhy2_hif_upload_firmware_to_ram_partly+0x80>
    {
        if (cur_pos == 0)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d124      	bne.n	800b0e4 <bhy2_hif_upload_firmware_to_ram_partly+0x6e>
        {
            magic = BHY2_LE2U16(firmware);
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	781b      	ldrb	r3, [r3, #0]
 800b09e:	b21a      	sxth	r2, r3
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	781b      	ldrb	r3, [r3, #0]
 800b0a6:	021b      	lsls	r3, r3, #8
 800b0a8:	b21b      	sxth	r3, r3
 800b0aa:	4313      	orrs	r3, r2
 800b0ac:	b21b      	sxth	r3, r3
 800b0ae:	82bb      	strh	r3, [r7, #20]
            if (magic != BHY2_FW_MAGIC)
 800b0b0:	8abb      	ldrh	r3, [r7, #20]
 800b0b2:	f246 622b 	movw	r2, #26155	@ 0x662b
 800b0b6:	4293      	cmp	r3, r2
 800b0b8:	d001      	beq.n	800b0be <bhy2_hif_upload_firmware_to_ram_partly+0x48>
            {
                rslt = BHY2_E_MAGIC;
 800b0ba:	23fc      	movs	r3, #252	@ 0xfc
 800b0bc:	75fb      	strb	r3, [r7, #23]
            }

            if (rslt == BHY2_OK)
 800b0be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d11a      	bne.n	800b0fc <bhy2_hif_upload_firmware_to_ram_partly+0x86>
            {
                rslt = bhy2_hif_exec_cmd_generic(BHY2_CMD_UPLOAD_TO_PROGRAM_RAM,
 800b0c6:	6a3b      	ldr	r3, [r7, #32]
 800b0c8:	9302      	str	r3, [sp, #8]
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	9301      	str	r3, [sp, #4]
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	9300      	str	r3, [sp, #0]
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	683a      	ldr	r2, [r7, #0]
 800b0d6:	68f9      	ldr	r1, [r7, #12]
 800b0d8:	2002      	movs	r0, #2
 800b0da:	f7ff fb25 	bl	800a728 <bhy2_hif_exec_cmd_generic>
 800b0de:	4603      	mov	r3, r0
 800b0e0:	75fb      	strb	r3, [r7, #23]
        if (cur_pos == 0)
 800b0e2:	e00b      	b.n	800b0fc <bhy2_hif_upload_firmware_to_ram_partly+0x86>
                                                 hif);
            }
        }
        else
        {
            rslt = bhy2_hif_set_regs(BHY2_REG_CHAN_CMD, firmware, packet_len, hif);
 800b0e4:	6a3b      	ldr	r3, [r7, #32]
 800b0e6:	683a      	ldr	r2, [r7, #0]
 800b0e8:	68f9      	ldr	r1, [r7, #12]
 800b0ea:	2000      	movs	r0, #0
 800b0ec:	f7ff fe1f 	bl	800ad2e <bhy2_hif_set_regs>
 800b0f0:	4603      	mov	r3, r0
 800b0f2:	75fb      	strb	r3, [r7, #23]
        if (cur_pos == 0)
 800b0f4:	e002      	b.n	800b0fc <bhy2_hif_upload_firmware_to_ram_partly+0x86>
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800b0f6:	23ff      	movs	r3, #255	@ 0xff
 800b0f8:	75fb      	strb	r3, [r7, #23]
 800b0fa:	e000      	b.n	800b0fe <bhy2_hif_upload_firmware_to_ram_partly+0x88>
        if (cur_pos == 0)
 800b0fc:	bf00      	nop
    }

    return rslt;
 800b0fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b102:	4618      	mov	r0, r3
 800b104:	3718      	adds	r7, #24
 800b106:	46bd      	mov	sp, r7
 800b108:	bd80      	pop	{r7, pc}

0800b10a <bhy2_hif_boot_program_ram>:

int8_t bhy2_hif_boot_program_ram(struct bhy2_hif_dev *hif)
{
 800b10a:	b580      	push	{r7, lr}
 800b10c:	b084      	sub	sp, #16
 800b10e:	af00      	add	r7, sp, #0
 800b110:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = bhy2_hif_exec_cmd(BHY2_CMD_BOOT_PROGRAM_RAM, NULL, 0, hif);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2200      	movs	r2, #0
 800b116:	2100      	movs	r1, #0
 800b118:	2003      	movs	r0, #3
 800b11a:	f7ff fe5e 	bl	800adda <bhy2_hif_exec_cmd>
 800b11e:	4603      	mov	r3, r0
 800b120:	73fb      	strb	r3, [r7, #15]
    if (rslt == BHY2_OK)
 800b122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d104      	bne.n	800b134 <bhy2_hif_boot_program_ram+0x2a>
    {
        rslt = bhy2_hif_check_boot_status_ram(hif);
 800b12a:	6878      	ldr	r0, [r7, #4]
 800b12c:	f7ff fcb6 	bl	800aa9c <bhy2_hif_check_boot_status_ram>
 800b130:	4603      	mov	r3, r0
 800b132:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800b134:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b138:	4618      	mov	r0, r3
 800b13a:	3710      	adds	r7, #16
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}

0800b140 <bhy2_hif_get_wakeup_fifo>:
int8_t bhy2_hif_get_wakeup_fifo(uint8_t *fifo,
                                uint32_t fifo_len,
                                uint32_t *bytes_read,
                                uint32_t *bytes_remain,
                                struct bhy2_hif_dev *hif)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b086      	sub	sp, #24
 800b144:	af02      	add	r7, sp, #8
 800b146:	60f8      	str	r0, [r7, #12]
 800b148:	60b9      	str	r1, [r7, #8]
 800b14a:	607a      	str	r2, [r7, #4]
 800b14c:	603b      	str	r3, [r7, #0]
    return bhy2_hif_get_fifo(BHY2_REG_CHAN_FIFO_W, fifo, fifo_len, bytes_read, bytes_remain, hif);
 800b14e:	69bb      	ldr	r3, [r7, #24]
 800b150:	9301      	str	r3, [sp, #4]
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	9300      	str	r3, [sp, #0]
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	68ba      	ldr	r2, [r7, #8]
 800b15a:	68f9      	ldr	r1, [r7, #12]
 800b15c:	2001      	movs	r0, #1
 800b15e:	f7ff fce4 	bl	800ab2a <bhy2_hif_get_fifo>
 800b162:	4603      	mov	r3, r0
}
 800b164:	4618      	mov	r0, r3
 800b166:	3710      	adds	r7, #16
 800b168:	46bd      	mov	sp, r7
 800b16a:	bd80      	pop	{r7, pc}

0800b16c <bhy2_hif_get_nonwakeup_fifo>:
int8_t bhy2_hif_get_nonwakeup_fifo(uint8_t *fifo,
                                   uint32_t fifo_len,
                                   uint32_t *bytes_read,
                                   uint32_t *bytes_remain,
                                   struct bhy2_hif_dev *hif)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b086      	sub	sp, #24
 800b170:	af02      	add	r7, sp, #8
 800b172:	60f8      	str	r0, [r7, #12]
 800b174:	60b9      	str	r1, [r7, #8]
 800b176:	607a      	str	r2, [r7, #4]
 800b178:	603b      	str	r3, [r7, #0]
    return bhy2_hif_get_fifo(BHY2_REG_CHAN_FIFO_NW, fifo, fifo_len, bytes_read, bytes_remain, hif);
 800b17a:	69bb      	ldr	r3, [r7, #24]
 800b17c:	9301      	str	r3, [sp, #4]
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	9300      	str	r3, [sp, #0]
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	68ba      	ldr	r2, [r7, #8]
 800b186:	68f9      	ldr	r1, [r7, #12]
 800b188:	2002      	movs	r0, #2
 800b18a:	f7ff fcce 	bl	800ab2a <bhy2_hif_get_fifo>
 800b18e:	4603      	mov	r3, r0
}
 800b190:	4618      	mov	r0, r3
 800b192:	3710      	adds	r7, #16
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}

0800b198 <bhy2_hif_get_status_fifo>:
int8_t bhy2_hif_get_status_fifo(uint16_t *status_code,
                                uint8_t *fifo,
                                uint32_t fifo_len,
                                uint32_t *bytes_remain,
                                struct bhy2_hif_dev *hif)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b086      	sub	sp, #24
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	60f8      	str	r0, [r7, #12]
 800b1a0:	60b9      	str	r1, [r7, #8]
 800b1a2:	607a      	str	r2, [r7, #4]
 800b1a4:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t tmp_fifo[4];

    rslt = bhy2_hif_get_regs(BHY2_REG_CHAN_STATUS, tmp_fifo, 4, hif);
 800b1a6:	f107 0110 	add.w	r1, r7, #16
 800b1aa:	6a3b      	ldr	r3, [r7, #32]
 800b1ac:	2204      	movs	r2, #4
 800b1ae:	2003      	movs	r0, #3
 800b1b0:	f7ff fd85 	bl	800acbe <bhy2_hif_get_regs>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	75fb      	strb	r3, [r7, #23]
    if (rslt == BHY2_OK)
 800b1b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d130      	bne.n	800b222 <bhy2_hif_get_status_fifo+0x8a>
    {
        *status_code = BHY2_LE2U16(&tmp_fifo[0]);
 800b1c0:	7c3b      	ldrb	r3, [r7, #16]
 800b1c2:	b21a      	sxth	r2, r3
 800b1c4:	f107 0310 	add.w	r3, r7, #16
 800b1c8:	3301      	adds	r3, #1
 800b1ca:	781b      	ldrb	r3, [r3, #0]
 800b1cc:	021b      	lsls	r3, r3, #8
 800b1ce:	b21b      	sxth	r3, r3
 800b1d0:	4313      	orrs	r3, r2
 800b1d2:	b21b      	sxth	r3, r3
 800b1d4:	b29a      	uxth	r2, r3
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	801a      	strh	r2, [r3, #0]
        *bytes_remain = BHY2_LE2U16(&tmp_fifo[2]);
 800b1da:	7cbb      	ldrb	r3, [r7, #18]
 800b1dc:	b21a      	sxth	r2, r3
 800b1de:	f107 0310 	add.w	r3, r7, #16
 800b1e2:	3302      	adds	r3, #2
 800b1e4:	3301      	adds	r3, #1
 800b1e6:	781b      	ldrb	r3, [r3, #0]
 800b1e8:	021b      	lsls	r3, r3, #8
 800b1ea:	b21b      	sxth	r3, r3
 800b1ec:	4313      	orrs	r3, r2
 800b1ee:	b21b      	sxth	r3, r3
 800b1f0:	b29b      	uxth	r3, r3
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	601a      	str	r2, [r3, #0]
        if (*bytes_remain != 0)
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d010      	beq.n	800b222 <bhy2_hif_get_status_fifo+0x8a>
        {
            if (fifo_len < *bytes_remain)
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	687a      	ldr	r2, [r7, #4]
 800b206:	429a      	cmp	r2, r3
 800b208:	d202      	bcs.n	800b210 <bhy2_hif_get_status_fifo+0x78>
            {
                rslt = BHY2_E_BUFFER;
 800b20a:	23fa      	movs	r3, #250	@ 0xfa
 800b20c:	75fb      	strb	r3, [r7, #23]
 800b20e:	e008      	b.n	800b222 <bhy2_hif_get_status_fifo+0x8a>
            }
            else
            {
                rslt = bhy2_hif_get_regs(BHY2_REG_CHAN_STATUS, fifo, *bytes_remain, hif);
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	681a      	ldr	r2, [r3, #0]
 800b214:	6a3b      	ldr	r3, [r7, #32]
 800b216:	68b9      	ldr	r1, [r7, #8]
 800b218:	2003      	movs	r0, #3
 800b21a:	f7ff fd50 	bl	800acbe <bhy2_hif_get_regs>
 800b21e:	4603      	mov	r3, r0
 800b220:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    return rslt;
 800b222:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b226:	4618      	mov	r0, r3
 800b228:	3718      	adds	r7, #24
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}

0800b22e <bhy2_hif_get_status_fifo_async>:
int8_t bhy2_hif_get_status_fifo_async(uint8_t *fifo,
                                      uint32_t fifo_len,
                                      uint32_t *bytes_read,
                                      uint32_t *bytes_remain,
                                      struct bhy2_hif_dev *hif)
{
 800b22e:	b580      	push	{r7, lr}
 800b230:	b086      	sub	sp, #24
 800b232:	af02      	add	r7, sp, #8
 800b234:	60f8      	str	r0, [r7, #12]
 800b236:	60b9      	str	r1, [r7, #8]
 800b238:	607a      	str	r2, [r7, #4]
 800b23a:	603b      	str	r3, [r7, #0]
    return bhy2_hif_get_fifo(BHY2_REG_CHAN_STATUS, fifo, fifo_len, bytes_read, bytes_remain, hif);
 800b23c:	69bb      	ldr	r3, [r7, #24]
 800b23e:	9301      	str	r3, [sp, #4]
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	9300      	str	r3, [sp, #0]
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	68ba      	ldr	r2, [r7, #8]
 800b248:	68f9      	ldr	r1, [r7, #12]
 800b24a:	2003      	movs	r0, #3
 800b24c:	f7ff fc6d 	bl	800ab2a <bhy2_hif_get_fifo>
 800b250:	4603      	mov	r3, r0
}
 800b252:	4618      	mov	r0, r3
 800b254:	3710      	adds	r7, #16
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}

0800b25a <bhy2_hif_exec_sensor_conf_cmd>:

int8_t bhy2_hif_exec_sensor_conf_cmd(uint8_t sensor_id,
                                     bhy2_float sample_rate,
                                     uint32_t latency,
                                     struct bhy2_hif_dev *hif)
{
 800b25a:	b580      	push	{r7, lr}
 800b25c:	b088      	sub	sp, #32
 800b25e:	af00      	add	r7, sp, #0
 800b260:	4603      	mov	r3, r0
 800b262:	ed87 0a02 	vstr	s0, [r7, #8]
 800b266:	6079      	str	r1, [r7, #4]
 800b268:	603a      	str	r2, [r7, #0]
 800b26a:	73fb      	strb	r3, [r7, #15]
    uint8_t tmp_buf[8];
    union bhy2_hif_float_u32 sample_rate_u;

    sample_rate_u.as_float = sample_rate;
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	617b      	str	r3, [r7, #20]

    /* Sample rate is 32bits, latency is 24bits */
    tmp_buf[0] = sensor_id;
 800b270:	7bfb      	ldrb	r3, [r7, #15]
 800b272:	763b      	strb	r3, [r7, #24]
    tmp_buf[1] = (uint8_t)(sample_rate_u.reg & 0xFF);
 800b274:	697b      	ldr	r3, [r7, #20]
 800b276:	b2db      	uxtb	r3, r3
 800b278:	767b      	strb	r3, [r7, #25]
    tmp_buf[2] = (uint8_t)((sample_rate_u.reg >> 8) & 0xFF);
 800b27a:	697b      	ldr	r3, [r7, #20]
 800b27c:	0a1b      	lsrs	r3, r3, #8
 800b27e:	b2db      	uxtb	r3, r3
 800b280:	76bb      	strb	r3, [r7, #26]
    tmp_buf[3] = (uint8_t)((sample_rate_u.reg >> 16) & 0xFF);
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	0c1b      	lsrs	r3, r3, #16
 800b286:	b2db      	uxtb	r3, r3
 800b288:	76fb      	strb	r3, [r7, #27]
    tmp_buf[4] = (uint8_t)((sample_rate_u.reg >> 24) & 0xFF);
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	0e1b      	lsrs	r3, r3, #24
 800b28e:	b2db      	uxtb	r3, r3
 800b290:	773b      	strb	r3, [r7, #28]
    tmp_buf[5] = (uint8_t)(latency & 0xFF);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	b2db      	uxtb	r3, r3
 800b296:	777b      	strb	r3, [r7, #29]
    tmp_buf[6] = (uint8_t)((latency >> 8) & 0xFF);
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	0a1b      	lsrs	r3, r3, #8
 800b29c:	b2db      	uxtb	r3, r3
 800b29e:	77bb      	strb	r3, [r7, #30]
    tmp_buf[7] = (uint8_t)((latency >> 16) & 0xFF);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	0c1b      	lsrs	r3, r3, #16
 800b2a4:	b2db      	uxtb	r3, r3
 800b2a6:	77fb      	strb	r3, [r7, #31]

    return bhy2_hif_exec_cmd(BHY2_CMD_CONFIG_SENSOR, tmp_buf, 8, hif);
 800b2a8:	f107 0118 	add.w	r1, r7, #24
 800b2ac:	683b      	ldr	r3, [r7, #0]
 800b2ae:	2208      	movs	r2, #8
 800b2b0:	200d      	movs	r0, #13
 800b2b2:	f7ff fd92 	bl	800adda <bhy2_hif_exec_cmd>
 800b2b6:	4603      	mov	r3, r0
}
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	3720      	adds	r7, #32
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bd80      	pop	{r7, pc}

0800b2c0 <bhy2_hif_get_sensor_info>:

    return rslt;
}

int8_t bhy2_hif_get_sensor_info(uint8_t sensor_id, struct bhy2_sensor_info *info, struct bhy2_hif_dev *hif)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b090      	sub	sp, #64	@ 0x40
 800b2c4:	af02      	add	r7, sp, #8
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	60b9      	str	r1, [r7, #8]
 800b2ca:	607a      	str	r2, [r7, #4]
 800b2cc:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t length;
    uint8_t bytes[28];

    if (info != NULL)
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	f000 80da 	beq.w	800b48a <bhy2_hif_get_sensor_info+0x1ca>
    {
        /* Checking for a valid sensor ID */
        if (sensor_id > BHY2_SPECIAL_SENSOR_ID_OFFSET)
 800b2d6:	7bfb      	ldrb	r3, [r7, #15]
 800b2d8:	2bf5      	cmp	r3, #245	@ 0xf5
 800b2da:	d903      	bls.n	800b2e4 <bhy2_hif_get_sensor_info+0x24>
        {
            rslt = BHY2_E_INVALID_PARAM;
 800b2dc:	23fe      	movs	r3, #254	@ 0xfe
 800b2de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800b2e2:	e0d5      	b.n	800b490 <bhy2_hif_get_sensor_info+0x1d0>
        }
        else
        {
            rslt = bhy2_hif_get_parameter((uint16_t)(BHY2_PARAM_SENSOR_INFO_0 + sensor_id), bytes, 28, &length, hif);
 800b2e4:	7bfb      	ldrb	r3, [r7, #15]
 800b2e6:	b29b      	uxth	r3, r3
 800b2e8:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 800b2ec:	b298      	uxth	r0, r3
 800b2ee:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800b2f2:	f107 0114 	add.w	r1, r7, #20
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	9300      	str	r3, [sp, #0]
 800b2fa:	4613      	mov	r3, r2
 800b2fc:	221c      	movs	r2, #28
 800b2fe:	f7ff fd85 	bl	800ae0c <bhy2_hif_get_parameter>
 800b302:	4603      	mov	r3, r0
 800b304:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            if (rslt == BHY2_OK)
 800b308:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	f040 80bf 	bne.w	800b490 <bhy2_hif_get_sensor_info+0x1d0>
            {
                if (length != 28)
 800b312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b314:	2b1c      	cmp	r3, #28
 800b316:	d003      	beq.n	800b320 <bhy2_hif_get_sensor_info+0x60>
                {
                    rslt = BHY2_E_INVALID_PARAM;
 800b318:	23fe      	movs	r3, #254	@ 0xfe
 800b31a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800b31e:	e0b7      	b.n	800b490 <bhy2_hif_get_sensor_info+0x1d0>
                }
                else
                {
                    info->sensor_type = bytes[0];
 800b320:	7d3a      	ldrb	r2, [r7, #20]
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	701a      	strb	r2, [r3, #0]
                    info->driver_id = bytes[1];
 800b326:	7d7a      	ldrb	r2, [r7, #21]
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	705a      	strb	r2, [r3, #1]
                    info->driver_version = bytes[2];
 800b32c:	7dba      	ldrb	r2, [r7, #22]
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	709a      	strb	r2, [r3, #2]
                    info->power = bytes[3];
 800b332:	7dfa      	ldrb	r2, [r7, #23]
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	70da      	strb	r2, [r3, #3]
                    info->max_range.bytes[0] = bytes[4];
 800b338:	7e3a      	ldrb	r2, [r7, #24]
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	711a      	strb	r2, [r3, #4]
                    info->max_range.bytes[1] = bytes[5];
 800b33e:	7e7a      	ldrb	r2, [r7, #25]
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	715a      	strb	r2, [r3, #5]
                    info->resolution.bytes[0] = bytes[6];
 800b344:	7eba      	ldrb	r2, [r7, #26]
 800b346:	68bb      	ldr	r3, [r7, #8]
 800b348:	719a      	strb	r2, [r3, #6]
                    info->resolution.bytes[1] = bytes[7];
 800b34a:	7efa      	ldrb	r2, [r7, #27]
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	71da      	strb	r2, [r3, #7]
                    info->max_rate.bytes[0] = bytes[8];
 800b350:	7f3a      	ldrb	r2, [r7, #28]
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	721a      	strb	r2, [r3, #8]
                    info->max_rate.bytes[1] = bytes[9];
 800b356:	7f7a      	ldrb	r2, [r7, #29]
 800b358:	68bb      	ldr	r3, [r7, #8]
 800b35a:	725a      	strb	r2, [r3, #9]
                    info->max_rate.bytes[2] = bytes[10];
 800b35c:	7fba      	ldrb	r2, [r7, #30]
 800b35e:	68bb      	ldr	r3, [r7, #8]
 800b360:	729a      	strb	r2, [r3, #10]
                    info->max_rate.bytes[3] = bytes[11];
 800b362:	7ffa      	ldrb	r2, [r7, #31]
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	72da      	strb	r2, [r3, #11]
                    info->fifo_reserved.bytes[0] = bytes[12];
 800b368:	f897 2020 	ldrb.w	r2, [r7, #32]
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	731a      	strb	r2, [r3, #12]
                    info->fifo_reserved.bytes[1] = bytes[13];
 800b370:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800b374:	68bb      	ldr	r3, [r7, #8]
 800b376:	735a      	strb	r2, [r3, #13]
                    info->fifo_reserved.bytes[2] = bytes[14];
 800b378:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	739a      	strb	r2, [r3, #14]
                    info->fifo_reserved.bytes[3] = bytes[15];
 800b380:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	73da      	strb	r2, [r3, #15]
                    info->fifo_max.bytes[0] = bytes[16];
 800b388:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	741a      	strb	r2, [r3, #16]
                    info->fifo_max.bytes[1] = bytes[17];
 800b390:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	745a      	strb	r2, [r3, #17]
                    info->fifo_max.bytes[2] = bytes[18];
 800b398:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	749a      	strb	r2, [r3, #18]
                    info->fifo_max.bytes[3] = bytes[19];
 800b3a0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	74da      	strb	r2, [r3, #19]
                    info->event_size = bytes[20];
 800b3a8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	751a      	strb	r2, [r3, #20]
                    info->min_rate.bytes[0] = bytes[21];
 800b3b0:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	761a      	strb	r2, [r3, #24]
                    info->min_rate.bytes[1] = bytes[22];
 800b3b8:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 800b3bc:	68bb      	ldr	r3, [r7, #8]
 800b3be:	765a      	strb	r2, [r3, #25]
                    info->min_rate.bytes[2] = bytes[23];
 800b3c0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800b3c4:	68bb      	ldr	r3, [r7, #8]
 800b3c6:	769a      	strb	r2, [r3, #26]
                    info->min_rate.bytes[3] = bytes[24];
 800b3c8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800b3cc:	68bb      	ldr	r3, [r7, #8]
 800b3ce:	76da      	strb	r2, [r3, #27]
                    info->max_range.u16_val = BHY2_LE2U16(info->max_range.bytes);
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	791b      	ldrb	r3, [r3, #4]
 800b3d4:	b21a      	sxth	r2, r3
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	795b      	ldrb	r3, [r3, #5]
 800b3da:	021b      	lsls	r3, r3, #8
 800b3dc:	b21b      	sxth	r3, r3
 800b3de:	4313      	orrs	r3, r2
 800b3e0:	b21b      	sxth	r3, r3
 800b3e2:	b29a      	uxth	r2, r3
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	809a      	strh	r2, [r3, #4]
                    info->resolution.u16_val = BHY2_LE2U16(info->resolution.bytes);
 800b3e8:	68bb      	ldr	r3, [r7, #8]
 800b3ea:	799b      	ldrb	r3, [r3, #6]
 800b3ec:	b21a      	sxth	r2, r3
 800b3ee:	68bb      	ldr	r3, [r7, #8]
 800b3f0:	79db      	ldrb	r3, [r3, #7]
 800b3f2:	021b      	lsls	r3, r3, #8
 800b3f4:	b21b      	sxth	r3, r3
 800b3f6:	4313      	orrs	r3, r2
 800b3f8:	b21b      	sxth	r3, r3
 800b3fa:	b29a      	uxth	r2, r3
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	80da      	strh	r2, [r3, #6]
                    info->max_rate.u32_val = BHY2_LE2U32(info->max_rate.bytes);
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	7a1b      	ldrb	r3, [r3, #8]
 800b404:	461a      	mov	r2, r3
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	7a5b      	ldrb	r3, [r3, #9]
 800b40a:	021b      	lsls	r3, r3, #8
 800b40c:	431a      	orrs	r2, r3
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	7a9b      	ldrb	r3, [r3, #10]
 800b412:	041b      	lsls	r3, r3, #16
 800b414:	431a      	orrs	r2, r3
 800b416:	68bb      	ldr	r3, [r7, #8]
 800b418:	7adb      	ldrb	r3, [r3, #11]
 800b41a:	061b      	lsls	r3, r3, #24
 800b41c:	431a      	orrs	r2, r3
 800b41e:	68bb      	ldr	r3, [r7, #8]
 800b420:	609a      	str	r2, [r3, #8]
                    info->fifo_reserved.u32_val = BHY2_LE2U32(info->fifo_reserved.bytes);
 800b422:	68bb      	ldr	r3, [r7, #8]
 800b424:	7b1b      	ldrb	r3, [r3, #12]
 800b426:	461a      	mov	r2, r3
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	7b5b      	ldrb	r3, [r3, #13]
 800b42c:	021b      	lsls	r3, r3, #8
 800b42e:	431a      	orrs	r2, r3
 800b430:	68bb      	ldr	r3, [r7, #8]
 800b432:	7b9b      	ldrb	r3, [r3, #14]
 800b434:	041b      	lsls	r3, r3, #16
 800b436:	431a      	orrs	r2, r3
 800b438:	68bb      	ldr	r3, [r7, #8]
 800b43a:	7bdb      	ldrb	r3, [r3, #15]
 800b43c:	061b      	lsls	r3, r3, #24
 800b43e:	431a      	orrs	r2, r3
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	60da      	str	r2, [r3, #12]
                    info->fifo_max.u32_val = BHY2_LE2U32(info->fifo_max.bytes);
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	7c1b      	ldrb	r3, [r3, #16]
 800b448:	461a      	mov	r2, r3
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	7c5b      	ldrb	r3, [r3, #17]
 800b44e:	021b      	lsls	r3, r3, #8
 800b450:	431a      	orrs	r2, r3
 800b452:	68bb      	ldr	r3, [r7, #8]
 800b454:	7c9b      	ldrb	r3, [r3, #18]
 800b456:	041b      	lsls	r3, r3, #16
 800b458:	431a      	orrs	r2, r3
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	7cdb      	ldrb	r3, [r3, #19]
 800b45e:	061b      	lsls	r3, r3, #24
 800b460:	431a      	orrs	r2, r3
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	611a      	str	r2, [r3, #16]
                    info->min_rate.u32_val = BHY2_LE2U32(info->min_rate.bytes);
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	7e1b      	ldrb	r3, [r3, #24]
 800b46a:	461a      	mov	r2, r3
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	7e5b      	ldrb	r3, [r3, #25]
 800b470:	021b      	lsls	r3, r3, #8
 800b472:	431a      	orrs	r2, r3
 800b474:	68bb      	ldr	r3, [r7, #8]
 800b476:	7e9b      	ldrb	r3, [r3, #26]
 800b478:	041b      	lsls	r3, r3, #16
 800b47a:	431a      	orrs	r2, r3
 800b47c:	68bb      	ldr	r3, [r7, #8]
 800b47e:	7edb      	ldrb	r3, [r3, #27]
 800b480:	061b      	lsls	r3, r3, #24
 800b482:	431a      	orrs	r2, r3
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	619a      	str	r2, [r3, #24]
 800b488:	e002      	b.n	800b490 <bhy2_hif_get_sensor_info+0x1d0>
            }
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800b48a:	23ff      	movs	r3, #255	@ 0xff
 800b48c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    return rslt;
 800b490:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800b494:	4618      	mov	r0, r3
 800b496:	3738      	adds	r7, #56	@ 0x38
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}

0800b49c <bhy2_hif_get_phys_sensor_info>:

int8_t bhy2_hif_get_phys_sensor_info(uint8_t sensor_id, struct bhy2_phys_sensor_info *info, struct bhy2_hif_dev *hif)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b08e      	sub	sp, #56	@ 0x38
 800b4a0:	af02      	add	r7, sp, #8
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	60b9      	str	r1, [r7, #8]
 800b4a6:	607a      	str	r2, [r7, #4]
 800b4a8:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t length;
    uint8_t bytes[20];

    if (info != NULL)
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d07a      	beq.n	800b5a6 <bhy2_hif_get_phys_sensor_info+0x10a>
    {
        rslt = bhy2_hif_get_parameter((uint16_t)(BHY2_PARAM_PHYSICAL_SENSOR_BASE + sensor_id), bytes, 20, &length, hif);
 800b4b0:	7bfb      	ldrb	r3, [r7, #15]
 800b4b2:	b29b      	uxth	r3, r3
 800b4b4:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800b4b8:	b298      	uxth	r0, r3
 800b4ba:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800b4be:	f107 0114 	add.w	r1, r7, #20
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	9300      	str	r3, [sp, #0]
 800b4c6:	4613      	mov	r3, r2
 800b4c8:	2214      	movs	r2, #20
 800b4ca:	f7ff fc9f 	bl	800ae0c <bhy2_hif_get_parameter>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (rslt == BHY2_OK)
 800b4d4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d167      	bne.n	800b5ac <bhy2_hif_get_phys_sensor_info+0x110>
        {
            if (length != 20)
 800b4dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4de:	2b14      	cmp	r3, #20
 800b4e0:	d003      	beq.n	800b4ea <bhy2_hif_get_phys_sensor_info+0x4e>
            {
                rslt = BHY2_E_INVALID_PARAM;
 800b4e2:	23fe      	movs	r3, #254	@ 0xfe
 800b4e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800b4e8:	e060      	b.n	800b5ac <bhy2_hif_get_phys_sensor_info+0x110>
            }
            else
            {
                info->sensor_type = bytes[0];
 800b4ea:	7d3a      	ldrb	r2, [r7, #20]
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	701a      	strb	r2, [r3, #0]
                info->driver_id = bytes[1];
 800b4f0:	7d7a      	ldrb	r2, [r7, #21]
 800b4f2:	68bb      	ldr	r3, [r7, #8]
 800b4f4:	705a      	strb	r2, [r3, #1]
                info->driver_version = bytes[2];
 800b4f6:	7dba      	ldrb	r2, [r7, #22]
 800b4f8:	68bb      	ldr	r3, [r7, #8]
 800b4fa:	709a      	strb	r2, [r3, #2]
                info->power_current = bytes[3];
 800b4fc:	7dfa      	ldrb	r2, [r7, #23]
 800b4fe:	68bb      	ldr	r3, [r7, #8]
 800b500:	70da      	strb	r2, [r3, #3]
                info->curr_range.bytes[0] = bytes[4];
 800b502:	7e3a      	ldrb	r2, [r7, #24]
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	711a      	strb	r2, [r3, #4]
                info->curr_range.bytes[1] = bytes[5];
 800b508:	7e7a      	ldrb	r2, [r7, #25]
 800b50a:	68bb      	ldr	r3, [r7, #8]
 800b50c:	715a      	strb	r2, [r3, #5]
                info->flags = bytes[6];
 800b50e:	7eba      	ldrb	r2, [r7, #26]
 800b510:	68bb      	ldr	r3, [r7, #8]
 800b512:	719a      	strb	r2, [r3, #6]
                info->slave_address = bytes[7];
 800b514:	7efa      	ldrb	r2, [r7, #27]
 800b516:	68bb      	ldr	r3, [r7, #8]
 800b518:	71da      	strb	r2, [r3, #7]
                info->gpio_assignment = bytes[8];
 800b51a:	7f3a      	ldrb	r2, [r7, #28]
 800b51c:	68bb      	ldr	r3, [r7, #8]
 800b51e:	721a      	strb	r2, [r3, #8]
                info->curr_rate.bytes[0] = bytes[9];
 800b520:	7f7a      	ldrb	r2, [r7, #29]
 800b522:	68bb      	ldr	r3, [r7, #8]
 800b524:	731a      	strb	r2, [r3, #12]
                info->curr_rate.bytes[1] = bytes[10];
 800b526:	7fba      	ldrb	r2, [r7, #30]
 800b528:	68bb      	ldr	r3, [r7, #8]
 800b52a:	735a      	strb	r2, [r3, #13]
                info->curr_rate.bytes[2] = bytes[11];
 800b52c:	7ffa      	ldrb	r2, [r7, #31]
 800b52e:	68bb      	ldr	r3, [r7, #8]
 800b530:	739a      	strb	r2, [r3, #14]
                info->curr_rate.bytes[3] = bytes[12];
 800b532:	f897 2020 	ldrb.w	r2, [r7, #32]
 800b536:	68bb      	ldr	r3, [r7, #8]
 800b538:	73da      	strb	r2, [r3, #15]
                info->num_axis = bytes[13];
 800b53a:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	741a      	strb	r2, [r3, #16]
                info->orientation_matrix[0] = bytes[14];
 800b542:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	745a      	strb	r2, [r3, #17]
                info->orientation_matrix[1] = bytes[15];
 800b54a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800b54e:	68bb      	ldr	r3, [r7, #8]
 800b550:	749a      	strb	r2, [r3, #18]
                info->orientation_matrix[2] = bytes[16];
 800b552:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	74da      	strb	r2, [r3, #19]
                info->orientation_matrix[3] = bytes[17];
 800b55a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800b55e:	68bb      	ldr	r3, [r7, #8]
 800b560:	751a      	strb	r2, [r3, #20]
                info->orientation_matrix[4] = bytes[18];
 800b562:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	755a      	strb	r2, [r3, #21]

                info->curr_range.u16_val = BHY2_LE2U16(info->curr_range.bytes);
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	791b      	ldrb	r3, [r3, #4]
 800b56e:	b21a      	sxth	r2, r3
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	795b      	ldrb	r3, [r3, #5]
 800b574:	021b      	lsls	r3, r3, #8
 800b576:	b21b      	sxth	r3, r3
 800b578:	4313      	orrs	r3, r2
 800b57a:	b21b      	sxth	r3, r3
 800b57c:	b29a      	uxth	r2, r3
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	809a      	strh	r2, [r3, #4]
                info->curr_rate.u32_val = BHY2_LE2U32(info->curr_rate.bytes);
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	7b1b      	ldrb	r3, [r3, #12]
 800b586:	461a      	mov	r2, r3
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	7b5b      	ldrb	r3, [r3, #13]
 800b58c:	021b      	lsls	r3, r3, #8
 800b58e:	431a      	orrs	r2, r3
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	7b9b      	ldrb	r3, [r3, #14]
 800b594:	041b      	lsls	r3, r3, #16
 800b596:	431a      	orrs	r2, r3
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	7bdb      	ldrb	r3, [r3, #15]
 800b59c:	061b      	lsls	r3, r3, #24
 800b59e:	431a      	orrs	r2, r3
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	60da      	str	r2, [r3, #12]
 800b5a4:	e002      	b.n	800b5ac <bhy2_hif_get_phys_sensor_info+0x110>
            }
        }
    }
    else
    {
        rslt = BHY2_E_NULL_PTR;
 800b5a6:	23ff      	movs	r3, #255	@ 0xff
 800b5a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return rslt;
 800b5ac:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	3730      	adds	r7, #48	@ 0x30
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	bd80      	pop	{r7, pc}

0800b5b8 <bhy2_parse_quaternion>:
{
    *altitude = (float)(data[0] | ((uint32_t)data[1] << 8) | ((uint32_t)data[2] << 16) | ((uint32_t)data[3] << 24));
}

void bhy2_parse_quaternion(const uint8_t *data, struct bhy2_data_quaternion *quaternion)
{
 800b5b8:	b480      	push	{r7}
 800b5ba:	b083      	sub	sp, #12
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	6078      	str	r0, [r7, #4]
 800b5c0:	6039      	str	r1, [r7, #0]
    quaternion->x = BHY2_LE2S16(data);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	781b      	ldrb	r3, [r3, #0]
 800b5c6:	b21a      	sxth	r2, r3
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	3301      	adds	r3, #1
 800b5cc:	781b      	ldrb	r3, [r3, #0]
 800b5ce:	021b      	lsls	r3, r3, #8
 800b5d0:	b21b      	sxth	r3, r3
 800b5d2:	4313      	orrs	r3, r2
 800b5d4:	b21a      	sxth	r2, r3
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	801a      	strh	r2, [r3, #0]
    quaternion->y = BHY2_LE2S16(data + 2);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	3302      	adds	r3, #2
 800b5de:	781b      	ldrb	r3, [r3, #0]
 800b5e0:	b21a      	sxth	r2, r3
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	3303      	adds	r3, #3
 800b5e6:	781b      	ldrb	r3, [r3, #0]
 800b5e8:	021b      	lsls	r3, r3, #8
 800b5ea:	b21b      	sxth	r3, r3
 800b5ec:	4313      	orrs	r3, r2
 800b5ee:	b21a      	sxth	r2, r3
 800b5f0:	683b      	ldr	r3, [r7, #0]
 800b5f2:	805a      	strh	r2, [r3, #2]
    quaternion->z = BHY2_LE2S16(data + 4);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	3304      	adds	r3, #4
 800b5f8:	781b      	ldrb	r3, [r3, #0]
 800b5fa:	b21a      	sxth	r2, r3
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	3305      	adds	r3, #5
 800b600:	781b      	ldrb	r3, [r3, #0]
 800b602:	021b      	lsls	r3, r3, #8
 800b604:	b21b      	sxth	r3, r3
 800b606:	4313      	orrs	r3, r2
 800b608:	b21a      	sxth	r2, r3
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	809a      	strh	r2, [r3, #4]
    quaternion->w = BHY2_LE2S16(data + 6);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	3306      	adds	r3, #6
 800b612:	781b      	ldrb	r3, [r3, #0]
 800b614:	b21a      	sxth	r2, r3
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	3307      	adds	r3, #7
 800b61a:	781b      	ldrb	r3, [r3, #0]
 800b61c:	021b      	lsls	r3, r3, #8
 800b61e:	b21b      	sxth	r3, r3
 800b620:	4313      	orrs	r3, r2
 800b622:	b21a      	sxth	r2, r3
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	80da      	strh	r2, [r3, #6]
    quaternion->accuracy = BHY2_LE2U16(data + 8);
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	3308      	adds	r3, #8
 800b62c:	781b      	ldrb	r3, [r3, #0]
 800b62e:	b21a      	sxth	r2, r3
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	3309      	adds	r3, #9
 800b634:	781b      	ldrb	r3, [r3, #0]
 800b636:	021b      	lsls	r3, r3, #8
 800b638:	b21b      	sxth	r3, r3
 800b63a:	4313      	orrs	r3, r2
 800b63c:	b21b      	sxth	r3, r3
 800b63e:	b29a      	uxth	r2, r3
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	811a      	strh	r2, [r3, #8]
}
 800b644:	bf00      	nop
 800b646:	370c      	adds	r7, #12
 800b648:	46bd      	mov	sp, r7
 800b64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64e:	4770      	bx	lr

0800b650 <bhy2_parse_xyz>:

void bhy2_parse_xyz(const uint8_t *data, struct bhy2_data_xyz *vector)
{
 800b650:	b480      	push	{r7}
 800b652:	b083      	sub	sp, #12
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
 800b658:	6039      	str	r1, [r7, #0]
    vector->x = BHY2_LE2S16(data);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	781b      	ldrb	r3, [r3, #0]
 800b65e:	b21a      	sxth	r2, r3
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	3301      	adds	r3, #1
 800b664:	781b      	ldrb	r3, [r3, #0]
 800b666:	021b      	lsls	r3, r3, #8
 800b668:	b21b      	sxth	r3, r3
 800b66a:	4313      	orrs	r3, r2
 800b66c:	b21a      	sxth	r2, r3
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	801a      	strh	r2, [r3, #0]
    vector->y = BHY2_LE2S16(data + 2);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	3302      	adds	r3, #2
 800b676:	781b      	ldrb	r3, [r3, #0]
 800b678:	b21a      	sxth	r2, r3
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	3303      	adds	r3, #3
 800b67e:	781b      	ldrb	r3, [r3, #0]
 800b680:	021b      	lsls	r3, r3, #8
 800b682:	b21b      	sxth	r3, r3
 800b684:	4313      	orrs	r3, r2
 800b686:	b21a      	sxth	r2, r3
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	805a      	strh	r2, [r3, #2]
    vector->z = BHY2_LE2S16(data + 4);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	3304      	adds	r3, #4
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	b21a      	sxth	r2, r3
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	3305      	adds	r3, #5
 800b698:	781b      	ldrb	r3, [r3, #0]
 800b69a:	021b      	lsls	r3, r3, #8
 800b69c:	b21b      	sxth	r3, r3
 800b69e:	4313      	orrs	r3, r2
 800b6a0:	b21a      	sxth	r2, r3
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	809a      	strh	r2, [r3, #4]
}
 800b6a6:	bf00      	nop
 800b6a8:	370c      	adds	r7, #12
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b0:	4770      	bx	lr
	...

0800b6b4 <__NVIC_SetPriority>:
{
 800b6b4:	b480      	push	{r7}
 800b6b6:	b083      	sub	sp, #12
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	6039      	str	r1, [r7, #0]
 800b6be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b6c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	db0a      	blt.n	800b6de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	b2da      	uxtb	r2, r3
 800b6cc:	490c      	ldr	r1, [pc, #48]	@ (800b700 <__NVIC_SetPriority+0x4c>)
 800b6ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b6d2:	0112      	lsls	r2, r2, #4
 800b6d4:	b2d2      	uxtb	r2, r2
 800b6d6:	440b      	add	r3, r1
 800b6d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b6dc:	e00a      	b.n	800b6f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	b2da      	uxtb	r2, r3
 800b6e2:	4908      	ldr	r1, [pc, #32]	@ (800b704 <__NVIC_SetPriority+0x50>)
 800b6e4:	79fb      	ldrb	r3, [r7, #7]
 800b6e6:	f003 030f 	and.w	r3, r3, #15
 800b6ea:	3b04      	subs	r3, #4
 800b6ec:	0112      	lsls	r2, r2, #4
 800b6ee:	b2d2      	uxtb	r2, r2
 800b6f0:	440b      	add	r3, r1
 800b6f2:	761a      	strb	r2, [r3, #24]
}
 800b6f4:	bf00      	nop
 800b6f6:	370c      	adds	r7, #12
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fe:	4770      	bx	lr
 800b700:	e000e100 	.word	0xe000e100
 800b704:	e000ed00 	.word	0xe000ed00

0800b708 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b708:	b580      	push	{r7, lr}
 800b70a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b70c:	4b05      	ldr	r3, [pc, #20]	@ (800b724 <SysTick_Handler+0x1c>)
 800b70e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b710:	f001 ff82 	bl	800d618 <xTaskGetSchedulerState>
 800b714:	4603      	mov	r3, r0
 800b716:	2b01      	cmp	r3, #1
 800b718:	d001      	beq.n	800b71e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b71a:	f002 ff5d 	bl	800e5d8 <xPortSysTickHandler>
  }
}
 800b71e:	bf00      	nop
 800b720:	bd80      	pop	{r7, pc}
 800b722:	bf00      	nop
 800b724:	e000e010 	.word	0xe000e010

0800b728 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b728:	b580      	push	{r7, lr}
 800b72a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b72c:	2100      	movs	r1, #0
 800b72e:	f06f 0004 	mvn.w	r0, #4
 800b732:	f7ff ffbf 	bl	800b6b4 <__NVIC_SetPriority>
#endif
}
 800b736:	bf00      	nop
 800b738:	bd80      	pop	{r7, pc}
	...

0800b73c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b73c:	b480      	push	{r7}
 800b73e:	b083      	sub	sp, #12
 800b740:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b742:	f3ef 8305 	mrs	r3, IPSR
 800b746:	603b      	str	r3, [r7, #0]
  return(result);
 800b748:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d003      	beq.n	800b756 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b74e:	f06f 0305 	mvn.w	r3, #5
 800b752:	607b      	str	r3, [r7, #4]
 800b754:	e00c      	b.n	800b770 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b756:	4b0a      	ldr	r3, [pc, #40]	@ (800b780 <osKernelInitialize+0x44>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d105      	bne.n	800b76a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b75e:	4b08      	ldr	r3, [pc, #32]	@ (800b780 <osKernelInitialize+0x44>)
 800b760:	2201      	movs	r2, #1
 800b762:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b764:	2300      	movs	r3, #0
 800b766:	607b      	str	r3, [r7, #4]
 800b768:	e002      	b.n	800b770 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b76a:	f04f 33ff 	mov.w	r3, #4294967295
 800b76e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b770:	687b      	ldr	r3, [r7, #4]
}
 800b772:	4618      	mov	r0, r3
 800b774:	370c      	adds	r7, #12
 800b776:	46bd      	mov	sp, r7
 800b778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77c:	4770      	bx	lr
 800b77e:	bf00      	nop
 800b780:	20003ff4 	.word	0x20003ff4

0800b784 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b784:	b580      	push	{r7, lr}
 800b786:	b082      	sub	sp, #8
 800b788:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b78a:	f3ef 8305 	mrs	r3, IPSR
 800b78e:	603b      	str	r3, [r7, #0]
  return(result);
 800b790:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b792:	2b00      	cmp	r3, #0
 800b794:	d003      	beq.n	800b79e <osKernelStart+0x1a>
    stat = osErrorISR;
 800b796:	f06f 0305 	mvn.w	r3, #5
 800b79a:	607b      	str	r3, [r7, #4]
 800b79c:	e010      	b.n	800b7c0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b79e:	4b0b      	ldr	r3, [pc, #44]	@ (800b7cc <osKernelStart+0x48>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	2b01      	cmp	r3, #1
 800b7a4:	d109      	bne.n	800b7ba <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b7a6:	f7ff ffbf 	bl	800b728 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b7aa:	4b08      	ldr	r3, [pc, #32]	@ (800b7cc <osKernelStart+0x48>)
 800b7ac:	2202      	movs	r2, #2
 800b7ae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b7b0:	f001 fabe 	bl	800cd30 <vTaskStartScheduler>
      stat = osOK;
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	607b      	str	r3, [r7, #4]
 800b7b8:	e002      	b.n	800b7c0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b7ba:	f04f 33ff 	mov.w	r3, #4294967295
 800b7be:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b7c0:	687b      	ldr	r3, [r7, #4]
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3708      	adds	r7, #8
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bd80      	pop	{r7, pc}
 800b7ca:	bf00      	nop
 800b7cc:	20003ff4 	.word	0x20003ff4

0800b7d0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b08e      	sub	sp, #56	@ 0x38
 800b7d4:	af04      	add	r7, sp, #16
 800b7d6:	60f8      	str	r0, [r7, #12]
 800b7d8:	60b9      	str	r1, [r7, #8]
 800b7da:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b7e0:	f3ef 8305 	mrs	r3, IPSR
 800b7e4:	617b      	str	r3, [r7, #20]
  return(result);
 800b7e6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d17f      	bne.n	800b8ec <osThreadNew+0x11c>
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d07c      	beq.n	800b8ec <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800b7f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b7f6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b7f8:	2318      	movs	r3, #24
 800b7fa:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b800:	f04f 33ff 	mov.w	r3, #4294967295
 800b804:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d045      	beq.n	800b898 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d002      	beq.n	800b81a <osThreadNew+0x4a>
        name = attr->name;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	699b      	ldr	r3, [r3, #24]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d002      	beq.n	800b828 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	699b      	ldr	r3, [r3, #24]
 800b826:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b828:	69fb      	ldr	r3, [r7, #28]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d008      	beq.n	800b840 <osThreadNew+0x70>
 800b82e:	69fb      	ldr	r3, [r7, #28]
 800b830:	2b38      	cmp	r3, #56	@ 0x38
 800b832:	d805      	bhi.n	800b840 <osThreadNew+0x70>
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	685b      	ldr	r3, [r3, #4]
 800b838:	f003 0301 	and.w	r3, r3, #1
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d001      	beq.n	800b844 <osThreadNew+0x74>
        return (NULL);
 800b840:	2300      	movs	r3, #0
 800b842:	e054      	b.n	800b8ee <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	695b      	ldr	r3, [r3, #20]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d003      	beq.n	800b854 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	695b      	ldr	r3, [r3, #20]
 800b850:	089b      	lsrs	r3, r3, #2
 800b852:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	689b      	ldr	r3, [r3, #8]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d00e      	beq.n	800b87a <osThreadNew+0xaa>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	68db      	ldr	r3, [r3, #12]
 800b860:	2ba7      	cmp	r3, #167	@ 0xa7
 800b862:	d90a      	bls.n	800b87a <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d006      	beq.n	800b87a <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	695b      	ldr	r3, [r3, #20]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d002      	beq.n	800b87a <osThreadNew+0xaa>
        mem = 1;
 800b874:	2301      	movs	r3, #1
 800b876:	61bb      	str	r3, [r7, #24]
 800b878:	e010      	b.n	800b89c <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	689b      	ldr	r3, [r3, #8]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d10c      	bne.n	800b89c <osThreadNew+0xcc>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	68db      	ldr	r3, [r3, #12]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d108      	bne.n	800b89c <osThreadNew+0xcc>
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	691b      	ldr	r3, [r3, #16]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d104      	bne.n	800b89c <osThreadNew+0xcc>
          mem = 0;
 800b892:	2300      	movs	r3, #0
 800b894:	61bb      	str	r3, [r7, #24]
 800b896:	e001      	b.n	800b89c <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800b898:	2300      	movs	r3, #0
 800b89a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b89c:	69bb      	ldr	r3, [r7, #24]
 800b89e:	2b01      	cmp	r3, #1
 800b8a0:	d110      	bne.n	800b8c4 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b8a6:	687a      	ldr	r2, [r7, #4]
 800b8a8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b8aa:	9202      	str	r2, [sp, #8]
 800b8ac:	9301      	str	r3, [sp, #4]
 800b8ae:	69fb      	ldr	r3, [r7, #28]
 800b8b0:	9300      	str	r3, [sp, #0]
 800b8b2:	68bb      	ldr	r3, [r7, #8]
 800b8b4:	6a3a      	ldr	r2, [r7, #32]
 800b8b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b8b8:	68f8      	ldr	r0, [r7, #12]
 800b8ba:	f001 f845 	bl	800c948 <xTaskCreateStatic>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	613b      	str	r3, [r7, #16]
 800b8c2:	e013      	b.n	800b8ec <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800b8c4:	69bb      	ldr	r3, [r7, #24]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d110      	bne.n	800b8ec <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b8ca:	6a3b      	ldr	r3, [r7, #32]
 800b8cc:	b29a      	uxth	r2, r3
 800b8ce:	f107 0310 	add.w	r3, r7, #16
 800b8d2:	9301      	str	r3, [sp, #4]
 800b8d4:	69fb      	ldr	r3, [r7, #28]
 800b8d6:	9300      	str	r3, [sp, #0]
 800b8d8:	68bb      	ldr	r3, [r7, #8]
 800b8da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b8dc:	68f8      	ldr	r0, [r7, #12]
 800b8de:	f001 f893 	bl	800ca08 <xTaskCreate>
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	2b01      	cmp	r3, #1
 800b8e6:	d001      	beq.n	800b8ec <osThreadNew+0x11c>
            hTask = NULL;
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b8ec:	693b      	ldr	r3, [r7, #16]
}
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	3728      	adds	r7, #40	@ 0x28
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd80      	pop	{r7, pc}

0800b8f6 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b8f6:	b580      	push	{r7, lr}
 800b8f8:	b084      	sub	sp, #16
 800b8fa:	af00      	add	r7, sp, #0
 800b8fc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b8fe:	f3ef 8305 	mrs	r3, IPSR
 800b902:	60bb      	str	r3, [r7, #8]
  return(result);
 800b904:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b906:	2b00      	cmp	r3, #0
 800b908:	d003      	beq.n	800b912 <osDelay+0x1c>
    stat = osErrorISR;
 800b90a:	f06f 0305 	mvn.w	r3, #5
 800b90e:	60fb      	str	r3, [r7, #12]
 800b910:	e007      	b.n	800b922 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b912:	2300      	movs	r3, #0
 800b914:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d002      	beq.n	800b922 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f001 f9d1 	bl	800ccc4 <vTaskDelay>
    }
  }

  return (stat);
 800b922:	68fb      	ldr	r3, [r7, #12]
}
 800b924:	4618      	mov	r0, r3
 800b926:	3710      	adds	r7, #16
 800b928:	46bd      	mov	sp, r7
 800b92a:	bd80      	pop	{r7, pc}

0800b92c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b08a      	sub	sp, #40	@ 0x28
 800b930:	af02      	add	r7, sp, #8
 800b932:	60f8      	str	r0, [r7, #12]
 800b934:	60b9      	str	r1, [r7, #8]
 800b936:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b938:	2300      	movs	r3, #0
 800b93a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b93c:	f3ef 8305 	mrs	r3, IPSR
 800b940:	613b      	str	r3, [r7, #16]
  return(result);
 800b942:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b944:	2b00      	cmp	r3, #0
 800b946:	d15f      	bne.n	800ba08 <osMessageQueueNew+0xdc>
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d05c      	beq.n	800ba08 <osMessageQueueNew+0xdc>
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d059      	beq.n	800ba08 <osMessageQueueNew+0xdc>
    mem = -1;
 800b954:	f04f 33ff 	mov.w	r3, #4294967295
 800b958:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d029      	beq.n	800b9b4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	689b      	ldr	r3, [r3, #8]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d012      	beq.n	800b98e <osMessageQueueNew+0x62>
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	68db      	ldr	r3, [r3, #12]
 800b96c:	2b4f      	cmp	r3, #79	@ 0x4f
 800b96e:	d90e      	bls.n	800b98e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b974:	2b00      	cmp	r3, #0
 800b976:	d00a      	beq.n	800b98e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	695a      	ldr	r2, [r3, #20]
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	68b9      	ldr	r1, [r7, #8]
 800b980:	fb01 f303 	mul.w	r3, r1, r3
 800b984:	429a      	cmp	r2, r3
 800b986:	d302      	bcc.n	800b98e <osMessageQueueNew+0x62>
        mem = 1;
 800b988:	2301      	movs	r3, #1
 800b98a:	61bb      	str	r3, [r7, #24]
 800b98c:	e014      	b.n	800b9b8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	689b      	ldr	r3, [r3, #8]
 800b992:	2b00      	cmp	r3, #0
 800b994:	d110      	bne.n	800b9b8 <osMessageQueueNew+0x8c>
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	68db      	ldr	r3, [r3, #12]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d10c      	bne.n	800b9b8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d108      	bne.n	800b9b8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	695b      	ldr	r3, [r3, #20]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d104      	bne.n	800b9b8 <osMessageQueueNew+0x8c>
          mem = 0;
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	61bb      	str	r3, [r7, #24]
 800b9b2:	e001      	b.n	800b9b8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b9b8:	69bb      	ldr	r3, [r7, #24]
 800b9ba:	2b01      	cmp	r3, #1
 800b9bc:	d10b      	bne.n	800b9d6 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	691a      	ldr	r2, [r3, #16]
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	689b      	ldr	r3, [r3, #8]
 800b9c6:	2100      	movs	r1, #0
 800b9c8:	9100      	str	r1, [sp, #0]
 800b9ca:	68b9      	ldr	r1, [r7, #8]
 800b9cc:	68f8      	ldr	r0, [r7, #12]
 800b9ce:	f000 f973 	bl	800bcb8 <xQueueGenericCreateStatic>
 800b9d2:	61f8      	str	r0, [r7, #28]
 800b9d4:	e008      	b.n	800b9e8 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800b9d6:	69bb      	ldr	r3, [r7, #24]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d105      	bne.n	800b9e8 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800b9dc:	2200      	movs	r2, #0
 800b9de:	68b9      	ldr	r1, [r7, #8]
 800b9e0:	68f8      	ldr	r0, [r7, #12]
 800b9e2:	f000 f9e6 	bl	800bdb2 <xQueueGenericCreate>
 800b9e6:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b9e8:	69fb      	ldr	r3, [r7, #28]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d00c      	beq.n	800ba08 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d003      	beq.n	800b9fc <osMessageQueueNew+0xd0>
        name = attr->name;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	617b      	str	r3, [r7, #20]
 800b9fa:	e001      	b.n	800ba00 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800ba00:	6979      	ldr	r1, [r7, #20]
 800ba02:	69f8      	ldr	r0, [r7, #28]
 800ba04:	f000 ff42 	bl	800c88c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800ba08:	69fb      	ldr	r3, [r7, #28]
}
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	3720      	adds	r7, #32
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	bd80      	pop	{r7, pc}
	...

0800ba14 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ba14:	b480      	push	{r7}
 800ba16:	b085      	sub	sp, #20
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	60f8      	str	r0, [r7, #12]
 800ba1c:	60b9      	str	r1, [r7, #8]
 800ba1e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	4a07      	ldr	r2, [pc, #28]	@ (800ba40 <vApplicationGetIdleTaskMemory+0x2c>)
 800ba24:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ba26:	68bb      	ldr	r3, [r7, #8]
 800ba28:	4a06      	ldr	r2, [pc, #24]	@ (800ba44 <vApplicationGetIdleTaskMemory+0x30>)
 800ba2a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800ba32:	601a      	str	r2, [r3, #0]
}
 800ba34:	bf00      	nop
 800ba36:	3714      	adds	r7, #20
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3e:	4770      	bx	lr
 800ba40:	20003ff8 	.word	0x20003ff8
 800ba44:	200040a0 	.word	0x200040a0

0800ba48 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ba48:	b480      	push	{r7}
 800ba4a:	b085      	sub	sp, #20
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	60f8      	str	r0, [r7, #12]
 800ba50:	60b9      	str	r1, [r7, #8]
 800ba52:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	4a07      	ldr	r2, [pc, #28]	@ (800ba74 <vApplicationGetTimerTaskMemory+0x2c>)
 800ba58:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ba5a:	68bb      	ldr	r3, [r7, #8]
 800ba5c:	4a06      	ldr	r2, [pc, #24]	@ (800ba78 <vApplicationGetTimerTaskMemory+0x30>)
 800ba5e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ba66:	601a      	str	r2, [r3, #0]
}
 800ba68:	bf00      	nop
 800ba6a:	3714      	adds	r7, #20
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba72:	4770      	bx	lr
 800ba74:	200050a0 	.word	0x200050a0
 800ba78:	20005148 	.word	0x20005148

0800ba7c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ba7c:	b480      	push	{r7}
 800ba7e:	b083      	sub	sp, #12
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f103 0208 	add.w	r2, r3, #8
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f04f 32ff 	mov.w	r2, #4294967295
 800ba94:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	f103 0208 	add.w	r2, r3, #8
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	f103 0208 	add.w	r2, r3, #8
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	2200      	movs	r2, #0
 800baae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bab0:	bf00      	nop
 800bab2:	370c      	adds	r7, #12
 800bab4:	46bd      	mov	sp, r7
 800bab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baba:	4770      	bx	lr

0800babc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800babc:	b480      	push	{r7}
 800babe:	b083      	sub	sp, #12
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2200      	movs	r2, #0
 800bac8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800baca:	bf00      	nop
 800bacc:	370c      	adds	r7, #12
 800bace:	46bd      	mov	sp, r7
 800bad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad4:	4770      	bx	lr

0800bad6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bad6:	b480      	push	{r7}
 800bad8:	b085      	sub	sp, #20
 800bada:	af00      	add	r7, sp, #0
 800badc:	6078      	str	r0, [r7, #4]
 800bade:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	685b      	ldr	r3, [r3, #4]
 800bae4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	68fa      	ldr	r2, [r7, #12]
 800baea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	689a      	ldr	r2, [r3, #8]
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	689b      	ldr	r3, [r3, #8]
 800baf8:	683a      	ldr	r2, [r7, #0]
 800bafa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	683a      	ldr	r2, [r7, #0]
 800bb00:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	687a      	ldr	r2, [r7, #4]
 800bb06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	1c5a      	adds	r2, r3, #1
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	601a      	str	r2, [r3, #0]
}
 800bb12:	bf00      	nop
 800bb14:	3714      	adds	r7, #20
 800bb16:	46bd      	mov	sp, r7
 800bb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1c:	4770      	bx	lr

0800bb1e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bb1e:	b480      	push	{r7}
 800bb20:	b085      	sub	sp, #20
 800bb22:	af00      	add	r7, sp, #0
 800bb24:	6078      	str	r0, [r7, #4]
 800bb26:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bb2e:	68bb      	ldr	r3, [r7, #8]
 800bb30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb34:	d103      	bne.n	800bb3e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	691b      	ldr	r3, [r3, #16]
 800bb3a:	60fb      	str	r3, [r7, #12]
 800bb3c:	e00c      	b.n	800bb58 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	3308      	adds	r3, #8
 800bb42:	60fb      	str	r3, [r7, #12]
 800bb44:	e002      	b.n	800bb4c <vListInsert+0x2e>
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	685b      	ldr	r3, [r3, #4]
 800bb4a:	60fb      	str	r3, [r7, #12]
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	685b      	ldr	r3, [r3, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	68ba      	ldr	r2, [r7, #8]
 800bb54:	429a      	cmp	r2, r3
 800bb56:	d2f6      	bcs.n	800bb46 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	685a      	ldr	r2, [r3, #4]
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	685b      	ldr	r3, [r3, #4]
 800bb64:	683a      	ldr	r2, [r7, #0]
 800bb66:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	68fa      	ldr	r2, [r7, #12]
 800bb6c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	683a      	ldr	r2, [r7, #0]
 800bb72:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bb74:	683b      	ldr	r3, [r7, #0]
 800bb76:	687a      	ldr	r2, [r7, #4]
 800bb78:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	1c5a      	adds	r2, r3, #1
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	601a      	str	r2, [r3, #0]
}
 800bb84:	bf00      	nop
 800bb86:	3714      	adds	r7, #20
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8e:	4770      	bx	lr

0800bb90 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bb90:	b480      	push	{r7}
 800bb92:	b085      	sub	sp, #20
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	691b      	ldr	r3, [r3, #16]
 800bb9c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	685b      	ldr	r3, [r3, #4]
 800bba2:	687a      	ldr	r2, [r7, #4]
 800bba4:	6892      	ldr	r2, [r2, #8]
 800bba6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	689b      	ldr	r3, [r3, #8]
 800bbac:	687a      	ldr	r2, [r7, #4]
 800bbae:	6852      	ldr	r2, [r2, #4]
 800bbb0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	685b      	ldr	r3, [r3, #4]
 800bbb6:	687a      	ldr	r2, [r7, #4]
 800bbb8:	429a      	cmp	r2, r3
 800bbba:	d103      	bne.n	800bbc4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	689a      	ldr	r2, [r3, #8]
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	1e5a      	subs	r2, r3, #1
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	681b      	ldr	r3, [r3, #0]
}
 800bbd8:	4618      	mov	r0, r3
 800bbda:	3714      	adds	r7, #20
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe2:	4770      	bx	lr

0800bbe4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b084      	sub	sp, #16
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
 800bbec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d10b      	bne.n	800bc10 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bbf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbfc:	f383 8811 	msr	BASEPRI, r3
 800bc00:	f3bf 8f6f 	isb	sy
 800bc04:	f3bf 8f4f 	dsb	sy
 800bc08:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800bc0a:	bf00      	nop
 800bc0c:	bf00      	nop
 800bc0e:	e7fd      	b.n	800bc0c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800bc10:	f002 fc52 	bl	800e4b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	681a      	ldr	r2, [r3, #0]
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc1c:	68f9      	ldr	r1, [r7, #12]
 800bc1e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800bc20:	fb01 f303 	mul.w	r3, r1, r3
 800bc24:	441a      	add	r2, r3
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	681a      	ldr	r2, [r3, #0]
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	681a      	ldr	r2, [r3, #0]
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc40:	3b01      	subs	r3, #1
 800bc42:	68f9      	ldr	r1, [r7, #12]
 800bc44:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800bc46:	fb01 f303 	mul.w	r3, r1, r3
 800bc4a:	441a      	add	r2, r3
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	22ff      	movs	r2, #255	@ 0xff
 800bc54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	22ff      	movs	r2, #255	@ 0xff
 800bc5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800bc60:	683b      	ldr	r3, [r7, #0]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d114      	bne.n	800bc90 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	691b      	ldr	r3, [r3, #16]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d01a      	beq.n	800bca4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	3310      	adds	r3, #16
 800bc72:	4618      	mov	r0, r3
 800bc74:	f001 fafa 	bl	800d26c <xTaskRemoveFromEventList>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d012      	beq.n	800bca4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bc7e:	4b0d      	ldr	r3, [pc, #52]	@ (800bcb4 <xQueueGenericReset+0xd0>)
 800bc80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc84:	601a      	str	r2, [r3, #0]
 800bc86:	f3bf 8f4f 	dsb	sy
 800bc8a:	f3bf 8f6f 	isb	sy
 800bc8e:	e009      	b.n	800bca4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	3310      	adds	r3, #16
 800bc94:	4618      	mov	r0, r3
 800bc96:	f7ff fef1 	bl	800ba7c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	3324      	adds	r3, #36	@ 0x24
 800bc9e:	4618      	mov	r0, r3
 800bca0:	f7ff feec 	bl	800ba7c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bca4:	f002 fc3a 	bl	800e51c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bca8:	2301      	movs	r3, #1
}
 800bcaa:	4618      	mov	r0, r3
 800bcac:	3710      	adds	r7, #16
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd80      	pop	{r7, pc}
 800bcb2:	bf00      	nop
 800bcb4:	e000ed04 	.word	0xe000ed04

0800bcb8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b08e      	sub	sp, #56	@ 0x38
 800bcbc:	af02      	add	r7, sp, #8
 800bcbe:	60f8      	str	r0, [r7, #12]
 800bcc0:	60b9      	str	r1, [r7, #8]
 800bcc2:	607a      	str	r2, [r7, #4]
 800bcc4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d10b      	bne.n	800bce4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800bccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcd0:	f383 8811 	msr	BASEPRI, r3
 800bcd4:	f3bf 8f6f 	isb	sy
 800bcd8:	f3bf 8f4f 	dsb	sy
 800bcdc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bcde:	bf00      	nop
 800bce0:	bf00      	nop
 800bce2:	e7fd      	b.n	800bce0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bce4:	683b      	ldr	r3, [r7, #0]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d10b      	bne.n	800bd02 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800bcea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcee:	f383 8811 	msr	BASEPRI, r3
 800bcf2:	f3bf 8f6f 	isb	sy
 800bcf6:	f3bf 8f4f 	dsb	sy
 800bcfa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bcfc:	bf00      	nop
 800bcfe:	bf00      	nop
 800bd00:	e7fd      	b.n	800bcfe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d002      	beq.n	800bd0e <xQueueGenericCreateStatic+0x56>
 800bd08:	68bb      	ldr	r3, [r7, #8]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d001      	beq.n	800bd12 <xQueueGenericCreateStatic+0x5a>
 800bd0e:	2301      	movs	r3, #1
 800bd10:	e000      	b.n	800bd14 <xQueueGenericCreateStatic+0x5c>
 800bd12:	2300      	movs	r3, #0
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d10b      	bne.n	800bd30 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800bd18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd1c:	f383 8811 	msr	BASEPRI, r3
 800bd20:	f3bf 8f6f 	isb	sy
 800bd24:	f3bf 8f4f 	dsb	sy
 800bd28:	623b      	str	r3, [r7, #32]
}
 800bd2a:	bf00      	nop
 800bd2c:	bf00      	nop
 800bd2e:	e7fd      	b.n	800bd2c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d102      	bne.n	800bd3c <xQueueGenericCreateStatic+0x84>
 800bd36:	68bb      	ldr	r3, [r7, #8]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d101      	bne.n	800bd40 <xQueueGenericCreateStatic+0x88>
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	e000      	b.n	800bd42 <xQueueGenericCreateStatic+0x8a>
 800bd40:	2300      	movs	r3, #0
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d10b      	bne.n	800bd5e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800bd46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd4a:	f383 8811 	msr	BASEPRI, r3
 800bd4e:	f3bf 8f6f 	isb	sy
 800bd52:	f3bf 8f4f 	dsb	sy
 800bd56:	61fb      	str	r3, [r7, #28]
}
 800bd58:	bf00      	nop
 800bd5a:	bf00      	nop
 800bd5c:	e7fd      	b.n	800bd5a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bd5e:	2350      	movs	r3, #80	@ 0x50
 800bd60:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	2b50      	cmp	r3, #80	@ 0x50
 800bd66:	d00b      	beq.n	800bd80 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800bd68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd6c:	f383 8811 	msr	BASEPRI, r3
 800bd70:	f3bf 8f6f 	isb	sy
 800bd74:	f3bf 8f4f 	dsb	sy
 800bd78:	61bb      	str	r3, [r7, #24]
}
 800bd7a:	bf00      	nop
 800bd7c:	bf00      	nop
 800bd7e:	e7fd      	b.n	800bd7c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bd80:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800bd86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d00d      	beq.n	800bda8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bd8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd8e:	2201      	movs	r2, #1
 800bd90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bd94:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800bd98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd9a:	9300      	str	r3, [sp, #0]
 800bd9c:	4613      	mov	r3, r2
 800bd9e:	687a      	ldr	r2, [r7, #4]
 800bda0:	68b9      	ldr	r1, [r7, #8]
 800bda2:	68f8      	ldr	r0, [r7, #12]
 800bda4:	f000 f840 	bl	800be28 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bda8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800bdaa:	4618      	mov	r0, r3
 800bdac:	3730      	adds	r7, #48	@ 0x30
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	bd80      	pop	{r7, pc}

0800bdb2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bdb2:	b580      	push	{r7, lr}
 800bdb4:	b08a      	sub	sp, #40	@ 0x28
 800bdb6:	af02      	add	r7, sp, #8
 800bdb8:	60f8      	str	r0, [r7, #12]
 800bdba:	60b9      	str	r1, [r7, #8]
 800bdbc:	4613      	mov	r3, r2
 800bdbe:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d10b      	bne.n	800bdde <xQueueGenericCreate+0x2c>
	__asm volatile
 800bdc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdca:	f383 8811 	msr	BASEPRI, r3
 800bdce:	f3bf 8f6f 	isb	sy
 800bdd2:	f3bf 8f4f 	dsb	sy
 800bdd6:	613b      	str	r3, [r7, #16]
}
 800bdd8:	bf00      	nop
 800bdda:	bf00      	nop
 800bddc:	e7fd      	b.n	800bdda <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	68ba      	ldr	r2, [r7, #8]
 800bde2:	fb02 f303 	mul.w	r3, r2, r3
 800bde6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bde8:	69fb      	ldr	r3, [r7, #28]
 800bdea:	3350      	adds	r3, #80	@ 0x50
 800bdec:	4618      	mov	r0, r3
 800bdee:	f002 fc85 	bl	800e6fc <pvPortMalloc>
 800bdf2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bdf4:	69bb      	ldr	r3, [r7, #24]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d011      	beq.n	800be1e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bdfa:	69bb      	ldr	r3, [r7, #24]
 800bdfc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bdfe:	697b      	ldr	r3, [r7, #20]
 800be00:	3350      	adds	r3, #80	@ 0x50
 800be02:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800be04:	69bb      	ldr	r3, [r7, #24]
 800be06:	2200      	movs	r2, #0
 800be08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800be0c:	79fa      	ldrb	r2, [r7, #7]
 800be0e:	69bb      	ldr	r3, [r7, #24]
 800be10:	9300      	str	r3, [sp, #0]
 800be12:	4613      	mov	r3, r2
 800be14:	697a      	ldr	r2, [r7, #20]
 800be16:	68b9      	ldr	r1, [r7, #8]
 800be18:	68f8      	ldr	r0, [r7, #12]
 800be1a:	f000 f805 	bl	800be28 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800be1e:	69bb      	ldr	r3, [r7, #24]
	}
 800be20:	4618      	mov	r0, r3
 800be22:	3720      	adds	r7, #32
 800be24:	46bd      	mov	sp, r7
 800be26:	bd80      	pop	{r7, pc}

0800be28 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b084      	sub	sp, #16
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	60f8      	str	r0, [r7, #12]
 800be30:	60b9      	str	r1, [r7, #8]
 800be32:	607a      	str	r2, [r7, #4]
 800be34:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800be36:	68bb      	ldr	r3, [r7, #8]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d103      	bne.n	800be44 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800be3c:	69bb      	ldr	r3, [r7, #24]
 800be3e:	69ba      	ldr	r2, [r7, #24]
 800be40:	601a      	str	r2, [r3, #0]
 800be42:	e002      	b.n	800be4a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800be44:	69bb      	ldr	r3, [r7, #24]
 800be46:	687a      	ldr	r2, [r7, #4]
 800be48:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800be4a:	69bb      	ldr	r3, [r7, #24]
 800be4c:	68fa      	ldr	r2, [r7, #12]
 800be4e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800be50:	69bb      	ldr	r3, [r7, #24]
 800be52:	68ba      	ldr	r2, [r7, #8]
 800be54:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800be56:	2101      	movs	r1, #1
 800be58:	69b8      	ldr	r0, [r7, #24]
 800be5a:	f7ff fec3 	bl	800bbe4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800be5e:	69bb      	ldr	r3, [r7, #24]
 800be60:	78fa      	ldrb	r2, [r7, #3]
 800be62:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800be66:	bf00      	nop
 800be68:	3710      	adds	r7, #16
 800be6a:	46bd      	mov	sp, r7
 800be6c:	bd80      	pop	{r7, pc}

0800be6e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800be6e:	b580      	push	{r7, lr}
 800be70:	b082      	sub	sp, #8
 800be72:	af00      	add	r7, sp, #0
 800be74:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d00e      	beq.n	800be9a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2200      	movs	r2, #0
 800be80:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2200      	movs	r2, #0
 800be86:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	2200      	movs	r2, #0
 800be8c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800be8e:	2300      	movs	r3, #0
 800be90:	2200      	movs	r2, #0
 800be92:	2100      	movs	r1, #0
 800be94:	6878      	ldr	r0, [r7, #4]
 800be96:	f000 f81f 	bl	800bed8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800be9a:	bf00      	nop
 800be9c:	3708      	adds	r7, #8
 800be9e:	46bd      	mov	sp, r7
 800bea0:	bd80      	pop	{r7, pc}

0800bea2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800bea2:	b580      	push	{r7, lr}
 800bea4:	b088      	sub	sp, #32
 800bea6:	af02      	add	r7, sp, #8
 800bea8:	4603      	mov	r3, r0
 800beaa:	6039      	str	r1, [r7, #0]
 800beac:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800beae:	2301      	movs	r3, #1
 800beb0:	617b      	str	r3, [r7, #20]
 800beb2:	2300      	movs	r3, #0
 800beb4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800beb6:	79fb      	ldrb	r3, [r7, #7]
 800beb8:	9300      	str	r3, [sp, #0]
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	2200      	movs	r2, #0
 800bebe:	6939      	ldr	r1, [r7, #16]
 800bec0:	6978      	ldr	r0, [r7, #20]
 800bec2:	f7ff fef9 	bl	800bcb8 <xQueueGenericCreateStatic>
 800bec6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bec8:	68f8      	ldr	r0, [r7, #12]
 800beca:	f7ff ffd0 	bl	800be6e <prvInitialiseMutex>

		return xNewQueue;
 800bece:	68fb      	ldr	r3, [r7, #12]
	}
 800bed0:	4618      	mov	r0, r3
 800bed2:	3718      	adds	r7, #24
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}

0800bed8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b08e      	sub	sp, #56	@ 0x38
 800bedc:	af00      	add	r7, sp, #0
 800bede:	60f8      	str	r0, [r7, #12]
 800bee0:	60b9      	str	r1, [r7, #8]
 800bee2:	607a      	str	r2, [r7, #4]
 800bee4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bee6:	2300      	movs	r3, #0
 800bee8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800beee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d10b      	bne.n	800bf0c <xQueueGenericSend+0x34>
	__asm volatile
 800bef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bef8:	f383 8811 	msr	BASEPRI, r3
 800befc:	f3bf 8f6f 	isb	sy
 800bf00:	f3bf 8f4f 	dsb	sy
 800bf04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bf06:	bf00      	nop
 800bf08:	bf00      	nop
 800bf0a:	e7fd      	b.n	800bf08 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d103      	bne.n	800bf1a <xQueueGenericSend+0x42>
 800bf12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d101      	bne.n	800bf1e <xQueueGenericSend+0x46>
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	e000      	b.n	800bf20 <xQueueGenericSend+0x48>
 800bf1e:	2300      	movs	r3, #0
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d10b      	bne.n	800bf3c <xQueueGenericSend+0x64>
	__asm volatile
 800bf24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf28:	f383 8811 	msr	BASEPRI, r3
 800bf2c:	f3bf 8f6f 	isb	sy
 800bf30:	f3bf 8f4f 	dsb	sy
 800bf34:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bf36:	bf00      	nop
 800bf38:	bf00      	nop
 800bf3a:	e7fd      	b.n	800bf38 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bf3c:	683b      	ldr	r3, [r7, #0]
 800bf3e:	2b02      	cmp	r3, #2
 800bf40:	d103      	bne.n	800bf4a <xQueueGenericSend+0x72>
 800bf42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf46:	2b01      	cmp	r3, #1
 800bf48:	d101      	bne.n	800bf4e <xQueueGenericSend+0x76>
 800bf4a:	2301      	movs	r3, #1
 800bf4c:	e000      	b.n	800bf50 <xQueueGenericSend+0x78>
 800bf4e:	2300      	movs	r3, #0
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d10b      	bne.n	800bf6c <xQueueGenericSend+0x94>
	__asm volatile
 800bf54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf58:	f383 8811 	msr	BASEPRI, r3
 800bf5c:	f3bf 8f6f 	isb	sy
 800bf60:	f3bf 8f4f 	dsb	sy
 800bf64:	623b      	str	r3, [r7, #32]
}
 800bf66:	bf00      	nop
 800bf68:	bf00      	nop
 800bf6a:	e7fd      	b.n	800bf68 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf6c:	f001 fb54 	bl	800d618 <xTaskGetSchedulerState>
 800bf70:	4603      	mov	r3, r0
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d102      	bne.n	800bf7c <xQueueGenericSend+0xa4>
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d101      	bne.n	800bf80 <xQueueGenericSend+0xa8>
 800bf7c:	2301      	movs	r3, #1
 800bf7e:	e000      	b.n	800bf82 <xQueueGenericSend+0xaa>
 800bf80:	2300      	movs	r3, #0
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d10b      	bne.n	800bf9e <xQueueGenericSend+0xc6>
	__asm volatile
 800bf86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf8a:	f383 8811 	msr	BASEPRI, r3
 800bf8e:	f3bf 8f6f 	isb	sy
 800bf92:	f3bf 8f4f 	dsb	sy
 800bf96:	61fb      	str	r3, [r7, #28]
}
 800bf98:	bf00      	nop
 800bf9a:	bf00      	nop
 800bf9c:	e7fd      	b.n	800bf9a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf9e:	f002 fa8b 	bl	800e4b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bfa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfa4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bfa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfaa:	429a      	cmp	r2, r3
 800bfac:	d302      	bcc.n	800bfb4 <xQueueGenericSend+0xdc>
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	2b02      	cmp	r3, #2
 800bfb2:	d129      	bne.n	800c008 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bfb4:	683a      	ldr	r2, [r7, #0]
 800bfb6:	68b9      	ldr	r1, [r7, #8]
 800bfb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bfba:	f000 fb56 	bl	800c66a <prvCopyDataToQueue>
 800bfbe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bfc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d010      	beq.n	800bfea <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bfc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfca:	3324      	adds	r3, #36	@ 0x24
 800bfcc:	4618      	mov	r0, r3
 800bfce:	f001 f94d 	bl	800d26c <xTaskRemoveFromEventList>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d013      	beq.n	800c000 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bfd8:	4b3f      	ldr	r3, [pc, #252]	@ (800c0d8 <xQueueGenericSend+0x200>)
 800bfda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bfde:	601a      	str	r2, [r3, #0]
 800bfe0:	f3bf 8f4f 	dsb	sy
 800bfe4:	f3bf 8f6f 	isb	sy
 800bfe8:	e00a      	b.n	800c000 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bfea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d007      	beq.n	800c000 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bff0:	4b39      	ldr	r3, [pc, #228]	@ (800c0d8 <xQueueGenericSend+0x200>)
 800bff2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bff6:	601a      	str	r2, [r3, #0]
 800bff8:	f3bf 8f4f 	dsb	sy
 800bffc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c000:	f002 fa8c 	bl	800e51c <vPortExitCritical>
				return pdPASS;
 800c004:	2301      	movs	r3, #1
 800c006:	e063      	b.n	800c0d0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d103      	bne.n	800c016 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c00e:	f002 fa85 	bl	800e51c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c012:	2300      	movs	r3, #0
 800c014:	e05c      	b.n	800c0d0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d106      	bne.n	800c02a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c01c:	f107 0314 	add.w	r3, r7, #20
 800c020:	4618      	mov	r0, r3
 800c022:	f001 f987 	bl	800d334 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c026:	2301      	movs	r3, #1
 800c028:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c02a:	f002 fa77 	bl	800e51c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c02e:	f000 feef 	bl	800ce10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c032:	f002 fa41 	bl	800e4b8 <vPortEnterCritical>
 800c036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c038:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c03c:	b25b      	sxtb	r3, r3
 800c03e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c042:	d103      	bne.n	800c04c <xQueueGenericSend+0x174>
 800c044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c046:	2200      	movs	r2, #0
 800c048:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c04c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c04e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c052:	b25b      	sxtb	r3, r3
 800c054:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c058:	d103      	bne.n	800c062 <xQueueGenericSend+0x18a>
 800c05a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c05c:	2200      	movs	r2, #0
 800c05e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c062:	f002 fa5b 	bl	800e51c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c066:	1d3a      	adds	r2, r7, #4
 800c068:	f107 0314 	add.w	r3, r7, #20
 800c06c:	4611      	mov	r1, r2
 800c06e:	4618      	mov	r0, r3
 800c070:	f001 f976 	bl	800d360 <xTaskCheckForTimeOut>
 800c074:	4603      	mov	r3, r0
 800c076:	2b00      	cmp	r3, #0
 800c078:	d124      	bne.n	800c0c4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c07a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c07c:	f000 fbed 	bl	800c85a <prvIsQueueFull>
 800c080:	4603      	mov	r3, r0
 800c082:	2b00      	cmp	r3, #0
 800c084:	d018      	beq.n	800c0b8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c088:	3310      	adds	r3, #16
 800c08a:	687a      	ldr	r2, [r7, #4]
 800c08c:	4611      	mov	r1, r2
 800c08e:	4618      	mov	r0, r3
 800c090:	f001 f89a 	bl	800d1c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c094:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c096:	f000 fb78 	bl	800c78a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c09a:	f000 fec7 	bl	800ce2c <xTaskResumeAll>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	f47f af7c 	bne.w	800bf9e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c0a6:	4b0c      	ldr	r3, [pc, #48]	@ (800c0d8 <xQueueGenericSend+0x200>)
 800c0a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c0ac:	601a      	str	r2, [r3, #0]
 800c0ae:	f3bf 8f4f 	dsb	sy
 800c0b2:	f3bf 8f6f 	isb	sy
 800c0b6:	e772      	b.n	800bf9e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c0b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c0ba:	f000 fb66 	bl	800c78a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c0be:	f000 feb5 	bl	800ce2c <xTaskResumeAll>
 800c0c2:	e76c      	b.n	800bf9e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c0c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c0c6:	f000 fb60 	bl	800c78a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c0ca:	f000 feaf 	bl	800ce2c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c0ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	3738      	adds	r7, #56	@ 0x38
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	bd80      	pop	{r7, pc}
 800c0d8:	e000ed04 	.word	0xe000ed04

0800c0dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b090      	sub	sp, #64	@ 0x40
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	60f8      	str	r0, [r7, #12]
 800c0e4:	60b9      	str	r1, [r7, #8]
 800c0e6:	607a      	str	r2, [r7, #4]
 800c0e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800c0ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d10b      	bne.n	800c10c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800c0f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0f8:	f383 8811 	msr	BASEPRI, r3
 800c0fc:	f3bf 8f6f 	isb	sy
 800c100:	f3bf 8f4f 	dsb	sy
 800c104:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c106:	bf00      	nop
 800c108:	bf00      	nop
 800c10a:	e7fd      	b.n	800c108 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c10c:	68bb      	ldr	r3, [r7, #8]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d103      	bne.n	800c11a <xQueueGenericSendFromISR+0x3e>
 800c112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c116:	2b00      	cmp	r3, #0
 800c118:	d101      	bne.n	800c11e <xQueueGenericSendFromISR+0x42>
 800c11a:	2301      	movs	r3, #1
 800c11c:	e000      	b.n	800c120 <xQueueGenericSendFromISR+0x44>
 800c11e:	2300      	movs	r3, #0
 800c120:	2b00      	cmp	r3, #0
 800c122:	d10b      	bne.n	800c13c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c128:	f383 8811 	msr	BASEPRI, r3
 800c12c:	f3bf 8f6f 	isb	sy
 800c130:	f3bf 8f4f 	dsb	sy
 800c134:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c136:	bf00      	nop
 800c138:	bf00      	nop
 800c13a:	e7fd      	b.n	800c138 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	2b02      	cmp	r3, #2
 800c140:	d103      	bne.n	800c14a <xQueueGenericSendFromISR+0x6e>
 800c142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c144:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c146:	2b01      	cmp	r3, #1
 800c148:	d101      	bne.n	800c14e <xQueueGenericSendFromISR+0x72>
 800c14a:	2301      	movs	r3, #1
 800c14c:	e000      	b.n	800c150 <xQueueGenericSendFromISR+0x74>
 800c14e:	2300      	movs	r3, #0
 800c150:	2b00      	cmp	r3, #0
 800c152:	d10b      	bne.n	800c16c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c158:	f383 8811 	msr	BASEPRI, r3
 800c15c:	f3bf 8f6f 	isb	sy
 800c160:	f3bf 8f4f 	dsb	sy
 800c164:	623b      	str	r3, [r7, #32]
}
 800c166:	bf00      	nop
 800c168:	bf00      	nop
 800c16a:	e7fd      	b.n	800c168 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c16c:	f002 fa84 	bl	800e678 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c170:	f3ef 8211 	mrs	r2, BASEPRI
 800c174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c178:	f383 8811 	msr	BASEPRI, r3
 800c17c:	f3bf 8f6f 	isb	sy
 800c180:	f3bf 8f4f 	dsb	sy
 800c184:	61fa      	str	r2, [r7, #28]
 800c186:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c188:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c18a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c18c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c18e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c194:	429a      	cmp	r2, r3
 800c196:	d302      	bcc.n	800c19e <xQueueGenericSendFromISR+0xc2>
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	2b02      	cmp	r3, #2
 800c19c:	d12f      	bne.n	800c1fe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c19e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c1a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c1a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c1ae:	683a      	ldr	r2, [r7, #0]
 800c1b0:	68b9      	ldr	r1, [r7, #8]
 800c1b2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c1b4:	f000 fa59 	bl	800c66a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c1b8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800c1bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1c0:	d112      	bne.n	800c1e8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c1c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d016      	beq.n	800c1f8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1cc:	3324      	adds	r3, #36	@ 0x24
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f001 f84c 	bl	800d26c <xTaskRemoveFromEventList>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d00e      	beq.n	800c1f8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d00b      	beq.n	800c1f8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2201      	movs	r2, #1
 800c1e4:	601a      	str	r2, [r3, #0]
 800c1e6:	e007      	b.n	800c1f8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c1e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c1ec:	3301      	adds	r3, #1
 800c1ee:	b2db      	uxtb	r3, r3
 800c1f0:	b25a      	sxtb	r2, r3
 800c1f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800c1fc:	e001      	b.n	800c202 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c1fe:	2300      	movs	r3, #0
 800c200:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c204:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c206:	697b      	ldr	r3, [r7, #20]
 800c208:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c20c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c20e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c210:	4618      	mov	r0, r3
 800c212:	3740      	adds	r7, #64	@ 0x40
 800c214:	46bd      	mov	sp, r7
 800c216:	bd80      	pop	{r7, pc}

0800c218 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c218:	b580      	push	{r7, lr}
 800c21a:	b08c      	sub	sp, #48	@ 0x30
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	60f8      	str	r0, [r7, #12]
 800c220:	60b9      	str	r1, [r7, #8]
 800c222:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c224:	2300      	movs	r3, #0
 800c226:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c22c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d10b      	bne.n	800c24a <xQueueReceive+0x32>
	__asm volatile
 800c232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c236:	f383 8811 	msr	BASEPRI, r3
 800c23a:	f3bf 8f6f 	isb	sy
 800c23e:	f3bf 8f4f 	dsb	sy
 800c242:	623b      	str	r3, [r7, #32]
}
 800c244:	bf00      	nop
 800c246:	bf00      	nop
 800c248:	e7fd      	b.n	800c246 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c24a:	68bb      	ldr	r3, [r7, #8]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d103      	bne.n	800c258 <xQueueReceive+0x40>
 800c250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c254:	2b00      	cmp	r3, #0
 800c256:	d101      	bne.n	800c25c <xQueueReceive+0x44>
 800c258:	2301      	movs	r3, #1
 800c25a:	e000      	b.n	800c25e <xQueueReceive+0x46>
 800c25c:	2300      	movs	r3, #0
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d10b      	bne.n	800c27a <xQueueReceive+0x62>
	__asm volatile
 800c262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c266:	f383 8811 	msr	BASEPRI, r3
 800c26a:	f3bf 8f6f 	isb	sy
 800c26e:	f3bf 8f4f 	dsb	sy
 800c272:	61fb      	str	r3, [r7, #28]
}
 800c274:	bf00      	nop
 800c276:	bf00      	nop
 800c278:	e7fd      	b.n	800c276 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c27a:	f001 f9cd 	bl	800d618 <xTaskGetSchedulerState>
 800c27e:	4603      	mov	r3, r0
 800c280:	2b00      	cmp	r3, #0
 800c282:	d102      	bne.n	800c28a <xQueueReceive+0x72>
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d101      	bne.n	800c28e <xQueueReceive+0x76>
 800c28a:	2301      	movs	r3, #1
 800c28c:	e000      	b.n	800c290 <xQueueReceive+0x78>
 800c28e:	2300      	movs	r3, #0
 800c290:	2b00      	cmp	r3, #0
 800c292:	d10b      	bne.n	800c2ac <xQueueReceive+0x94>
	__asm volatile
 800c294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c298:	f383 8811 	msr	BASEPRI, r3
 800c29c:	f3bf 8f6f 	isb	sy
 800c2a0:	f3bf 8f4f 	dsb	sy
 800c2a4:	61bb      	str	r3, [r7, #24]
}
 800c2a6:	bf00      	nop
 800c2a8:	bf00      	nop
 800c2aa:	e7fd      	b.n	800c2a8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c2ac:	f002 f904 	bl	800e4b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c2b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2b4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c2b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d01f      	beq.n	800c2fc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c2bc:	68b9      	ldr	r1, [r7, #8]
 800c2be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c2c0:	f000 fa3d 	bl	800c73e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c2c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2c6:	1e5a      	subs	r2, r3, #1
 800c2c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2ca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c2cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2ce:	691b      	ldr	r3, [r3, #16]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d00f      	beq.n	800c2f4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c2d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2d6:	3310      	adds	r3, #16
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f000 ffc7 	bl	800d26c <xTaskRemoveFromEventList>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d007      	beq.n	800c2f4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c2e4:	4b3c      	ldr	r3, [pc, #240]	@ (800c3d8 <xQueueReceive+0x1c0>)
 800c2e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c2ea:	601a      	str	r2, [r3, #0]
 800c2ec:	f3bf 8f4f 	dsb	sy
 800c2f0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c2f4:	f002 f912 	bl	800e51c <vPortExitCritical>
				return pdPASS;
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	e069      	b.n	800c3d0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d103      	bne.n	800c30a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c302:	f002 f90b 	bl	800e51c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c306:	2300      	movs	r3, #0
 800c308:	e062      	b.n	800c3d0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c30a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d106      	bne.n	800c31e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c310:	f107 0310 	add.w	r3, r7, #16
 800c314:	4618      	mov	r0, r3
 800c316:	f001 f80d 	bl	800d334 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c31a:	2301      	movs	r3, #1
 800c31c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c31e:	f002 f8fd 	bl	800e51c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c322:	f000 fd75 	bl	800ce10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c326:	f002 f8c7 	bl	800e4b8 <vPortEnterCritical>
 800c32a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c32c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c330:	b25b      	sxtb	r3, r3
 800c332:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c336:	d103      	bne.n	800c340 <xQueueReceive+0x128>
 800c338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c33a:	2200      	movs	r2, #0
 800c33c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c342:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c346:	b25b      	sxtb	r3, r3
 800c348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c34c:	d103      	bne.n	800c356 <xQueueReceive+0x13e>
 800c34e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c350:	2200      	movs	r2, #0
 800c352:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c356:	f002 f8e1 	bl	800e51c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c35a:	1d3a      	adds	r2, r7, #4
 800c35c:	f107 0310 	add.w	r3, r7, #16
 800c360:	4611      	mov	r1, r2
 800c362:	4618      	mov	r0, r3
 800c364:	f000 fffc 	bl	800d360 <xTaskCheckForTimeOut>
 800c368:	4603      	mov	r3, r0
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d123      	bne.n	800c3b6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c36e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c370:	f000 fa5d 	bl	800c82e <prvIsQueueEmpty>
 800c374:	4603      	mov	r3, r0
 800c376:	2b00      	cmp	r3, #0
 800c378:	d017      	beq.n	800c3aa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c37a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c37c:	3324      	adds	r3, #36	@ 0x24
 800c37e:	687a      	ldr	r2, [r7, #4]
 800c380:	4611      	mov	r1, r2
 800c382:	4618      	mov	r0, r3
 800c384:	f000 ff20 	bl	800d1c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c388:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c38a:	f000 f9fe 	bl	800c78a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c38e:	f000 fd4d 	bl	800ce2c <xTaskResumeAll>
 800c392:	4603      	mov	r3, r0
 800c394:	2b00      	cmp	r3, #0
 800c396:	d189      	bne.n	800c2ac <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c398:	4b0f      	ldr	r3, [pc, #60]	@ (800c3d8 <xQueueReceive+0x1c0>)
 800c39a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c39e:	601a      	str	r2, [r3, #0]
 800c3a0:	f3bf 8f4f 	dsb	sy
 800c3a4:	f3bf 8f6f 	isb	sy
 800c3a8:	e780      	b.n	800c2ac <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c3aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c3ac:	f000 f9ed 	bl	800c78a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c3b0:	f000 fd3c 	bl	800ce2c <xTaskResumeAll>
 800c3b4:	e77a      	b.n	800c2ac <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c3b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c3b8:	f000 f9e7 	bl	800c78a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c3bc:	f000 fd36 	bl	800ce2c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c3c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c3c2:	f000 fa34 	bl	800c82e <prvIsQueueEmpty>
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	f43f af6f 	beq.w	800c2ac <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c3ce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	3730      	adds	r7, #48	@ 0x30
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	bd80      	pop	{r7, pc}
 800c3d8:	e000ed04 	.word	0xe000ed04

0800c3dc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b08e      	sub	sp, #56	@ 0x38
 800c3e0:	af00      	add	r7, sp, #0
 800c3e2:	6078      	str	r0, [r7, #4]
 800c3e4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c3f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d10b      	bne.n	800c410 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800c3f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3fc:	f383 8811 	msr	BASEPRI, r3
 800c400:	f3bf 8f6f 	isb	sy
 800c404:	f3bf 8f4f 	dsb	sy
 800c408:	623b      	str	r3, [r7, #32]
}
 800c40a:	bf00      	nop
 800c40c:	bf00      	nop
 800c40e:	e7fd      	b.n	800c40c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c414:	2b00      	cmp	r3, #0
 800c416:	d00b      	beq.n	800c430 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800c418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c41c:	f383 8811 	msr	BASEPRI, r3
 800c420:	f3bf 8f6f 	isb	sy
 800c424:	f3bf 8f4f 	dsb	sy
 800c428:	61fb      	str	r3, [r7, #28]
}
 800c42a:	bf00      	nop
 800c42c:	bf00      	nop
 800c42e:	e7fd      	b.n	800c42c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c430:	f001 f8f2 	bl	800d618 <xTaskGetSchedulerState>
 800c434:	4603      	mov	r3, r0
 800c436:	2b00      	cmp	r3, #0
 800c438:	d102      	bne.n	800c440 <xQueueSemaphoreTake+0x64>
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d101      	bne.n	800c444 <xQueueSemaphoreTake+0x68>
 800c440:	2301      	movs	r3, #1
 800c442:	e000      	b.n	800c446 <xQueueSemaphoreTake+0x6a>
 800c444:	2300      	movs	r3, #0
 800c446:	2b00      	cmp	r3, #0
 800c448:	d10b      	bne.n	800c462 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800c44a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c44e:	f383 8811 	msr	BASEPRI, r3
 800c452:	f3bf 8f6f 	isb	sy
 800c456:	f3bf 8f4f 	dsb	sy
 800c45a:	61bb      	str	r3, [r7, #24]
}
 800c45c:	bf00      	nop
 800c45e:	bf00      	nop
 800c460:	e7fd      	b.n	800c45e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c462:	f002 f829 	bl	800e4b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c46a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c46c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d024      	beq.n	800c4bc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c474:	1e5a      	subs	r2, r3, #1
 800c476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c478:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c47a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d104      	bne.n	800c48c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c482:	f001 fa43 	bl	800d90c <pvTaskIncrementMutexHeldCount>
 800c486:	4602      	mov	r2, r0
 800c488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c48a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c48c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c48e:	691b      	ldr	r3, [r3, #16]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d00f      	beq.n	800c4b4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c496:	3310      	adds	r3, #16
 800c498:	4618      	mov	r0, r3
 800c49a:	f000 fee7 	bl	800d26c <xTaskRemoveFromEventList>
 800c49e:	4603      	mov	r3, r0
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d007      	beq.n	800c4b4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c4a4:	4b54      	ldr	r3, [pc, #336]	@ (800c5f8 <xQueueSemaphoreTake+0x21c>)
 800c4a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4aa:	601a      	str	r2, [r3, #0]
 800c4ac:	f3bf 8f4f 	dsb	sy
 800c4b0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c4b4:	f002 f832 	bl	800e51c <vPortExitCritical>
				return pdPASS;
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	e098      	b.n	800c5ee <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d112      	bne.n	800c4e8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c4c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d00b      	beq.n	800c4e0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800c4c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4cc:	f383 8811 	msr	BASEPRI, r3
 800c4d0:	f3bf 8f6f 	isb	sy
 800c4d4:	f3bf 8f4f 	dsb	sy
 800c4d8:	617b      	str	r3, [r7, #20]
}
 800c4da:	bf00      	nop
 800c4dc:	bf00      	nop
 800c4de:	e7fd      	b.n	800c4dc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c4e0:	f002 f81c 	bl	800e51c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	e082      	b.n	800c5ee <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c4e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d106      	bne.n	800c4fc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c4ee:	f107 030c 	add.w	r3, r7, #12
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	f000 ff1e 	bl	800d334 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c4fc:	f002 f80e 	bl	800e51c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c500:	f000 fc86 	bl	800ce10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c504:	f001 ffd8 	bl	800e4b8 <vPortEnterCritical>
 800c508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c50a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c50e:	b25b      	sxtb	r3, r3
 800c510:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c514:	d103      	bne.n	800c51e <xQueueSemaphoreTake+0x142>
 800c516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c518:	2200      	movs	r2, #0
 800c51a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c51e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c520:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c524:	b25b      	sxtb	r3, r3
 800c526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c52a:	d103      	bne.n	800c534 <xQueueSemaphoreTake+0x158>
 800c52c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c52e:	2200      	movs	r2, #0
 800c530:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c534:	f001 fff2 	bl	800e51c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c538:	463a      	mov	r2, r7
 800c53a:	f107 030c 	add.w	r3, r7, #12
 800c53e:	4611      	mov	r1, r2
 800c540:	4618      	mov	r0, r3
 800c542:	f000 ff0d 	bl	800d360 <xTaskCheckForTimeOut>
 800c546:	4603      	mov	r3, r0
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d132      	bne.n	800c5b2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c54c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c54e:	f000 f96e 	bl	800c82e <prvIsQueueEmpty>
 800c552:	4603      	mov	r3, r0
 800c554:	2b00      	cmp	r3, #0
 800c556:	d026      	beq.n	800c5a6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d109      	bne.n	800c574 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800c560:	f001 ffaa 	bl	800e4b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c566:	689b      	ldr	r3, [r3, #8]
 800c568:	4618      	mov	r0, r3
 800c56a:	f001 f873 	bl	800d654 <xTaskPriorityInherit>
 800c56e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800c570:	f001 ffd4 	bl	800e51c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c576:	3324      	adds	r3, #36	@ 0x24
 800c578:	683a      	ldr	r2, [r7, #0]
 800c57a:	4611      	mov	r1, r2
 800c57c:	4618      	mov	r0, r3
 800c57e:	f000 fe23 	bl	800d1c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c582:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c584:	f000 f901 	bl	800c78a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c588:	f000 fc50 	bl	800ce2c <xTaskResumeAll>
 800c58c:	4603      	mov	r3, r0
 800c58e:	2b00      	cmp	r3, #0
 800c590:	f47f af67 	bne.w	800c462 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800c594:	4b18      	ldr	r3, [pc, #96]	@ (800c5f8 <xQueueSemaphoreTake+0x21c>)
 800c596:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c59a:	601a      	str	r2, [r3, #0]
 800c59c:	f3bf 8f4f 	dsb	sy
 800c5a0:	f3bf 8f6f 	isb	sy
 800c5a4:	e75d      	b.n	800c462 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c5a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c5a8:	f000 f8ef 	bl	800c78a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c5ac:	f000 fc3e 	bl	800ce2c <xTaskResumeAll>
 800c5b0:	e757      	b.n	800c462 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c5b2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c5b4:	f000 f8e9 	bl	800c78a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c5b8:	f000 fc38 	bl	800ce2c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c5bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c5be:	f000 f936 	bl	800c82e <prvIsQueueEmpty>
 800c5c2:	4603      	mov	r3, r0
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	f43f af4c 	beq.w	800c462 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c5ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d00d      	beq.n	800c5ec <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800c5d0:	f001 ff72 	bl	800e4b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c5d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c5d6:	f000 f830 	bl	800c63a <prvGetDisinheritPriorityAfterTimeout>
 800c5da:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c5dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5de:	689b      	ldr	r3, [r3, #8]
 800c5e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	f001 f90e 	bl	800d804 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c5e8:	f001 ff98 	bl	800e51c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c5ec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	3738      	adds	r7, #56	@ 0x38
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
 800c5f6:	bf00      	nop
 800c5f8:	e000ed04 	.word	0xe000ed04

0800c5fc <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b084      	sub	sp, #16
 800c600:	af00      	add	r7, sp, #0
 800c602:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d10b      	bne.n	800c622 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800c60a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c60e:	f383 8811 	msr	BASEPRI, r3
 800c612:	f3bf 8f6f 	isb	sy
 800c616:	f3bf 8f4f 	dsb	sy
 800c61a:	60bb      	str	r3, [r7, #8]
}
 800c61c:	bf00      	nop
 800c61e:	bf00      	nop
 800c620:	e7fd      	b.n	800c61e <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800c622:	f001 ff49 	bl	800e4b8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c62a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800c62c:	f001 ff76 	bl	800e51c <vPortExitCritical>

	return uxReturn;
 800c630:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c632:	4618      	mov	r0, r3
 800c634:	3710      	adds	r7, #16
 800c636:	46bd      	mov	sp, r7
 800c638:	bd80      	pop	{r7, pc}

0800c63a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c63a:	b480      	push	{r7}
 800c63c:	b085      	sub	sp, #20
 800c63e:	af00      	add	r7, sp, #0
 800c640:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c646:	2b00      	cmp	r3, #0
 800c648:	d006      	beq.n	800c658 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800c654:	60fb      	str	r3, [r7, #12]
 800c656:	e001      	b.n	800c65c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c658:	2300      	movs	r3, #0
 800c65a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c65c:	68fb      	ldr	r3, [r7, #12]
	}
 800c65e:	4618      	mov	r0, r3
 800c660:	3714      	adds	r7, #20
 800c662:	46bd      	mov	sp, r7
 800c664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c668:	4770      	bx	lr

0800c66a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c66a:	b580      	push	{r7, lr}
 800c66c:	b086      	sub	sp, #24
 800c66e:	af00      	add	r7, sp, #0
 800c670:	60f8      	str	r0, [r7, #12]
 800c672:	60b9      	str	r1, [r7, #8]
 800c674:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c676:	2300      	movs	r3, #0
 800c678:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c67e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c684:	2b00      	cmp	r3, #0
 800c686:	d10d      	bne.n	800c6a4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d14d      	bne.n	800c72c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	689b      	ldr	r3, [r3, #8]
 800c694:	4618      	mov	r0, r3
 800c696:	f001 f845 	bl	800d724 <xTaskPriorityDisinherit>
 800c69a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	609a      	str	r2, [r3, #8]
 800c6a2:	e043      	b.n	800c72c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d119      	bne.n	800c6de <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	6858      	ldr	r0, [r3, #4]
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c6b2:	461a      	mov	r2, r3
 800c6b4:	68b9      	ldr	r1, [r7, #8]
 800c6b6:	f008 f9f0 	bl	8014a9a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	685a      	ldr	r2, [r3, #4]
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c6c2:	441a      	add	r2, r3
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	685a      	ldr	r2, [r3, #4]
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	689b      	ldr	r3, [r3, #8]
 800c6d0:	429a      	cmp	r2, r3
 800c6d2:	d32b      	bcc.n	800c72c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	681a      	ldr	r2, [r3, #0]
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	605a      	str	r2, [r3, #4]
 800c6dc:	e026      	b.n	800c72c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	68d8      	ldr	r0, [r3, #12]
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c6e6:	461a      	mov	r2, r3
 800c6e8:	68b9      	ldr	r1, [r7, #8]
 800c6ea:	f008 f9d6 	bl	8014a9a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	68da      	ldr	r2, [r3, #12]
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c6f6:	425b      	negs	r3, r3
 800c6f8:	441a      	add	r2, r3
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	68da      	ldr	r2, [r3, #12]
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	429a      	cmp	r2, r3
 800c708:	d207      	bcs.n	800c71a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	689a      	ldr	r2, [r3, #8]
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c712:	425b      	negs	r3, r3
 800c714:	441a      	add	r2, r3
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	2b02      	cmp	r3, #2
 800c71e:	d105      	bne.n	800c72c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d002      	beq.n	800c72c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c726:	693b      	ldr	r3, [r7, #16]
 800c728:	3b01      	subs	r3, #1
 800c72a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c72c:	693b      	ldr	r3, [r7, #16]
 800c72e:	1c5a      	adds	r2, r3, #1
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c734:	697b      	ldr	r3, [r7, #20]
}
 800c736:	4618      	mov	r0, r3
 800c738:	3718      	adds	r7, #24
 800c73a:	46bd      	mov	sp, r7
 800c73c:	bd80      	pop	{r7, pc}

0800c73e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c73e:	b580      	push	{r7, lr}
 800c740:	b082      	sub	sp, #8
 800c742:	af00      	add	r7, sp, #0
 800c744:	6078      	str	r0, [r7, #4]
 800c746:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d018      	beq.n	800c782 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	68da      	ldr	r2, [r3, #12]
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c758:	441a      	add	r2, r3
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	68da      	ldr	r2, [r3, #12]
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	689b      	ldr	r3, [r3, #8]
 800c766:	429a      	cmp	r2, r3
 800c768:	d303      	bcc.n	800c772 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681a      	ldr	r2, [r3, #0]
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	68d9      	ldr	r1, [r3, #12]
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c77a:	461a      	mov	r2, r3
 800c77c:	6838      	ldr	r0, [r7, #0]
 800c77e:	f008 f98c 	bl	8014a9a <memcpy>
	}
}
 800c782:	bf00      	nop
 800c784:	3708      	adds	r7, #8
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}

0800c78a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c78a:	b580      	push	{r7, lr}
 800c78c:	b084      	sub	sp, #16
 800c78e:	af00      	add	r7, sp, #0
 800c790:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c792:	f001 fe91 	bl	800e4b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c79c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c79e:	e011      	b.n	800c7c4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d012      	beq.n	800c7ce <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	3324      	adds	r3, #36	@ 0x24
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f000 fd5d 	bl	800d26c <xTaskRemoveFromEventList>
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d001      	beq.n	800c7bc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c7b8:	f000 fe36 	bl	800d428 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c7bc:	7bfb      	ldrb	r3, [r7, #15]
 800c7be:	3b01      	subs	r3, #1
 800c7c0:	b2db      	uxtb	r3, r3
 800c7c2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c7c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	dce9      	bgt.n	800c7a0 <prvUnlockQueue+0x16>
 800c7cc:	e000      	b.n	800c7d0 <prvUnlockQueue+0x46>
					break;
 800c7ce:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	22ff      	movs	r2, #255	@ 0xff
 800c7d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c7d8:	f001 fea0 	bl	800e51c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c7dc:	f001 fe6c 	bl	800e4b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c7e6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c7e8:	e011      	b.n	800c80e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	691b      	ldr	r3, [r3, #16]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d012      	beq.n	800c818 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	3310      	adds	r3, #16
 800c7f6:	4618      	mov	r0, r3
 800c7f8:	f000 fd38 	bl	800d26c <xTaskRemoveFromEventList>
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d001      	beq.n	800c806 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c802:	f000 fe11 	bl	800d428 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c806:	7bbb      	ldrb	r3, [r7, #14]
 800c808:	3b01      	subs	r3, #1
 800c80a:	b2db      	uxtb	r3, r3
 800c80c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c80e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c812:	2b00      	cmp	r3, #0
 800c814:	dce9      	bgt.n	800c7ea <prvUnlockQueue+0x60>
 800c816:	e000      	b.n	800c81a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c818:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	22ff      	movs	r2, #255	@ 0xff
 800c81e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c822:	f001 fe7b 	bl	800e51c <vPortExitCritical>
}
 800c826:	bf00      	nop
 800c828:	3710      	adds	r7, #16
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd80      	pop	{r7, pc}

0800c82e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c82e:	b580      	push	{r7, lr}
 800c830:	b084      	sub	sp, #16
 800c832:	af00      	add	r7, sp, #0
 800c834:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c836:	f001 fe3f 	bl	800e4b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d102      	bne.n	800c848 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c842:	2301      	movs	r3, #1
 800c844:	60fb      	str	r3, [r7, #12]
 800c846:	e001      	b.n	800c84c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c848:	2300      	movs	r3, #0
 800c84a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c84c:	f001 fe66 	bl	800e51c <vPortExitCritical>

	return xReturn;
 800c850:	68fb      	ldr	r3, [r7, #12]
}
 800c852:	4618      	mov	r0, r3
 800c854:	3710      	adds	r7, #16
 800c856:	46bd      	mov	sp, r7
 800c858:	bd80      	pop	{r7, pc}

0800c85a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c85a:	b580      	push	{r7, lr}
 800c85c:	b084      	sub	sp, #16
 800c85e:	af00      	add	r7, sp, #0
 800c860:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c862:	f001 fe29 	bl	800e4b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c86e:	429a      	cmp	r2, r3
 800c870:	d102      	bne.n	800c878 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c872:	2301      	movs	r3, #1
 800c874:	60fb      	str	r3, [r7, #12]
 800c876:	e001      	b.n	800c87c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c878:	2300      	movs	r3, #0
 800c87a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c87c:	f001 fe4e 	bl	800e51c <vPortExitCritical>

	return xReturn;
 800c880:	68fb      	ldr	r3, [r7, #12]
}
 800c882:	4618      	mov	r0, r3
 800c884:	3710      	adds	r7, #16
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}
	...

0800c88c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c88c:	b480      	push	{r7}
 800c88e:	b085      	sub	sp, #20
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
 800c894:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c896:	2300      	movs	r3, #0
 800c898:	60fb      	str	r3, [r7, #12]
 800c89a:	e014      	b.n	800c8c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c89c:	4a0f      	ldr	r2, [pc, #60]	@ (800c8dc <vQueueAddToRegistry+0x50>)
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d10b      	bne.n	800c8c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c8a8:	490c      	ldr	r1, [pc, #48]	@ (800c8dc <vQueueAddToRegistry+0x50>)
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	683a      	ldr	r2, [r7, #0]
 800c8ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c8b2:	4a0a      	ldr	r2, [pc, #40]	@ (800c8dc <vQueueAddToRegistry+0x50>)
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	00db      	lsls	r3, r3, #3
 800c8b8:	4413      	add	r3, r2
 800c8ba:	687a      	ldr	r2, [r7, #4]
 800c8bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c8be:	e006      	b.n	800c8ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	3301      	adds	r3, #1
 800c8c4:	60fb      	str	r3, [r7, #12]
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	2b07      	cmp	r3, #7
 800c8ca:	d9e7      	bls.n	800c89c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c8cc:	bf00      	nop
 800c8ce:	bf00      	nop
 800c8d0:	3714      	adds	r7, #20
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d8:	4770      	bx	lr
 800c8da:	bf00      	nop
 800c8dc:	20007148 	.word	0x20007148

0800c8e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b086      	sub	sp, #24
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	60f8      	str	r0, [r7, #12]
 800c8e8:	60b9      	str	r1, [r7, #8]
 800c8ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c8f0:	f001 fde2 	bl	800e4b8 <vPortEnterCritical>
 800c8f4:	697b      	ldr	r3, [r7, #20]
 800c8f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c8fa:	b25b      	sxtb	r3, r3
 800c8fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c900:	d103      	bne.n	800c90a <vQueueWaitForMessageRestricted+0x2a>
 800c902:	697b      	ldr	r3, [r7, #20]
 800c904:	2200      	movs	r2, #0
 800c906:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c90a:	697b      	ldr	r3, [r7, #20]
 800c90c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c910:	b25b      	sxtb	r3, r3
 800c912:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c916:	d103      	bne.n	800c920 <vQueueWaitForMessageRestricted+0x40>
 800c918:	697b      	ldr	r3, [r7, #20]
 800c91a:	2200      	movs	r2, #0
 800c91c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c920:	f001 fdfc 	bl	800e51c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c924:	697b      	ldr	r3, [r7, #20]
 800c926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d106      	bne.n	800c93a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c92c:	697b      	ldr	r3, [r7, #20]
 800c92e:	3324      	adds	r3, #36	@ 0x24
 800c930:	687a      	ldr	r2, [r7, #4]
 800c932:	68b9      	ldr	r1, [r7, #8]
 800c934:	4618      	mov	r0, r3
 800c936:	f000 fc6d 	bl	800d214 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c93a:	6978      	ldr	r0, [r7, #20]
 800c93c:	f7ff ff25 	bl	800c78a <prvUnlockQueue>
	}
 800c940:	bf00      	nop
 800c942:	3718      	adds	r7, #24
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}

0800c948 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b08e      	sub	sp, #56	@ 0x38
 800c94c:	af04      	add	r7, sp, #16
 800c94e:	60f8      	str	r0, [r7, #12]
 800c950:	60b9      	str	r1, [r7, #8]
 800c952:	607a      	str	r2, [r7, #4]
 800c954:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d10b      	bne.n	800c974 <xTaskCreateStatic+0x2c>
	__asm volatile
 800c95c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c960:	f383 8811 	msr	BASEPRI, r3
 800c964:	f3bf 8f6f 	isb	sy
 800c968:	f3bf 8f4f 	dsb	sy
 800c96c:	623b      	str	r3, [r7, #32]
}
 800c96e:	bf00      	nop
 800c970:	bf00      	nop
 800c972:	e7fd      	b.n	800c970 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c976:	2b00      	cmp	r3, #0
 800c978:	d10b      	bne.n	800c992 <xTaskCreateStatic+0x4a>
	__asm volatile
 800c97a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c97e:	f383 8811 	msr	BASEPRI, r3
 800c982:	f3bf 8f6f 	isb	sy
 800c986:	f3bf 8f4f 	dsb	sy
 800c98a:	61fb      	str	r3, [r7, #28]
}
 800c98c:	bf00      	nop
 800c98e:	bf00      	nop
 800c990:	e7fd      	b.n	800c98e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c992:	23a8      	movs	r3, #168	@ 0xa8
 800c994:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c996:	693b      	ldr	r3, [r7, #16]
 800c998:	2ba8      	cmp	r3, #168	@ 0xa8
 800c99a:	d00b      	beq.n	800c9b4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800c99c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9a0:	f383 8811 	msr	BASEPRI, r3
 800c9a4:	f3bf 8f6f 	isb	sy
 800c9a8:	f3bf 8f4f 	dsb	sy
 800c9ac:	61bb      	str	r3, [r7, #24]
}
 800c9ae:	bf00      	nop
 800c9b0:	bf00      	nop
 800c9b2:	e7fd      	b.n	800c9b0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c9b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c9b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d01e      	beq.n	800c9fa <xTaskCreateStatic+0xb2>
 800c9bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d01b      	beq.n	800c9fa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c9c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9c4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c9ca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c9cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9ce:	2202      	movs	r2, #2
 800c9d0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	9303      	str	r3, [sp, #12]
 800c9d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9da:	9302      	str	r3, [sp, #8]
 800c9dc:	f107 0314 	add.w	r3, r7, #20
 800c9e0:	9301      	str	r3, [sp, #4]
 800c9e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9e4:	9300      	str	r3, [sp, #0]
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	687a      	ldr	r2, [r7, #4]
 800c9ea:	68b9      	ldr	r1, [r7, #8]
 800c9ec:	68f8      	ldr	r0, [r7, #12]
 800c9ee:	f000 f851 	bl	800ca94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c9f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c9f4:	f000 f8f6 	bl	800cbe4 <prvAddNewTaskToReadyList>
 800c9f8:	e001      	b.n	800c9fe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c9fe:	697b      	ldr	r3, [r7, #20]
	}
 800ca00:	4618      	mov	r0, r3
 800ca02:	3728      	adds	r7, #40	@ 0x28
 800ca04:	46bd      	mov	sp, r7
 800ca06:	bd80      	pop	{r7, pc}

0800ca08 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b08c      	sub	sp, #48	@ 0x30
 800ca0c:	af04      	add	r7, sp, #16
 800ca0e:	60f8      	str	r0, [r7, #12]
 800ca10:	60b9      	str	r1, [r7, #8]
 800ca12:	603b      	str	r3, [r7, #0]
 800ca14:	4613      	mov	r3, r2
 800ca16:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ca18:	88fb      	ldrh	r3, [r7, #6]
 800ca1a:	009b      	lsls	r3, r3, #2
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	f001 fe6d 	bl	800e6fc <pvPortMalloc>
 800ca22:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ca24:	697b      	ldr	r3, [r7, #20]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d00e      	beq.n	800ca48 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ca2a:	20a8      	movs	r0, #168	@ 0xa8
 800ca2c:	f001 fe66 	bl	800e6fc <pvPortMalloc>
 800ca30:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ca32:	69fb      	ldr	r3, [r7, #28]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d003      	beq.n	800ca40 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ca38:	69fb      	ldr	r3, [r7, #28]
 800ca3a:	697a      	ldr	r2, [r7, #20]
 800ca3c:	631a      	str	r2, [r3, #48]	@ 0x30
 800ca3e:	e005      	b.n	800ca4c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ca40:	6978      	ldr	r0, [r7, #20]
 800ca42:	f001 ff29 	bl	800e898 <vPortFree>
 800ca46:	e001      	b.n	800ca4c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ca48:	2300      	movs	r3, #0
 800ca4a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ca4c:	69fb      	ldr	r3, [r7, #28]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d017      	beq.n	800ca82 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ca52:	69fb      	ldr	r3, [r7, #28]
 800ca54:	2200      	movs	r2, #0
 800ca56:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ca5a:	88fa      	ldrh	r2, [r7, #6]
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	9303      	str	r3, [sp, #12]
 800ca60:	69fb      	ldr	r3, [r7, #28]
 800ca62:	9302      	str	r3, [sp, #8]
 800ca64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca66:	9301      	str	r3, [sp, #4]
 800ca68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca6a:	9300      	str	r3, [sp, #0]
 800ca6c:	683b      	ldr	r3, [r7, #0]
 800ca6e:	68b9      	ldr	r1, [r7, #8]
 800ca70:	68f8      	ldr	r0, [r7, #12]
 800ca72:	f000 f80f 	bl	800ca94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ca76:	69f8      	ldr	r0, [r7, #28]
 800ca78:	f000 f8b4 	bl	800cbe4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ca7c:	2301      	movs	r3, #1
 800ca7e:	61bb      	str	r3, [r7, #24]
 800ca80:	e002      	b.n	800ca88 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ca82:	f04f 33ff 	mov.w	r3, #4294967295
 800ca86:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ca88:	69bb      	ldr	r3, [r7, #24]
	}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3720      	adds	r7, #32
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}
	...

0800ca94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b088      	sub	sp, #32
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	60f8      	str	r0, [r7, #12]
 800ca9c:	60b9      	str	r1, [r7, #8]
 800ca9e:	607a      	str	r2, [r7, #4]
 800caa0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800caa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caa4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	009b      	lsls	r3, r3, #2
 800caaa:	461a      	mov	r2, r3
 800caac:	21a5      	movs	r1, #165	@ 0xa5
 800caae:	f007 ff1f 	bl	80148f0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800cabc:	3b01      	subs	r3, #1
 800cabe:	009b      	lsls	r3, r3, #2
 800cac0:	4413      	add	r3, r2
 800cac2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cac4:	69bb      	ldr	r3, [r7, #24]
 800cac6:	f023 0307 	bic.w	r3, r3, #7
 800caca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cacc:	69bb      	ldr	r3, [r7, #24]
 800cace:	f003 0307 	and.w	r3, r3, #7
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d00b      	beq.n	800caee <prvInitialiseNewTask+0x5a>
	__asm volatile
 800cad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cada:	f383 8811 	msr	BASEPRI, r3
 800cade:	f3bf 8f6f 	isb	sy
 800cae2:	f3bf 8f4f 	dsb	sy
 800cae6:	617b      	str	r3, [r7, #20]
}
 800cae8:	bf00      	nop
 800caea:	bf00      	nop
 800caec:	e7fd      	b.n	800caea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800caee:	68bb      	ldr	r3, [r7, #8]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d01f      	beq.n	800cb34 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800caf4:	2300      	movs	r3, #0
 800caf6:	61fb      	str	r3, [r7, #28]
 800caf8:	e012      	b.n	800cb20 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cafa:	68ba      	ldr	r2, [r7, #8]
 800cafc:	69fb      	ldr	r3, [r7, #28]
 800cafe:	4413      	add	r3, r2
 800cb00:	7819      	ldrb	r1, [r3, #0]
 800cb02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb04:	69fb      	ldr	r3, [r7, #28]
 800cb06:	4413      	add	r3, r2
 800cb08:	3334      	adds	r3, #52	@ 0x34
 800cb0a:	460a      	mov	r2, r1
 800cb0c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cb0e:	68ba      	ldr	r2, [r7, #8]
 800cb10:	69fb      	ldr	r3, [r7, #28]
 800cb12:	4413      	add	r3, r2
 800cb14:	781b      	ldrb	r3, [r3, #0]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d006      	beq.n	800cb28 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cb1a:	69fb      	ldr	r3, [r7, #28]
 800cb1c:	3301      	adds	r3, #1
 800cb1e:	61fb      	str	r3, [r7, #28]
 800cb20:	69fb      	ldr	r3, [r7, #28]
 800cb22:	2b0f      	cmp	r3, #15
 800cb24:	d9e9      	bls.n	800cafa <prvInitialiseNewTask+0x66>
 800cb26:	e000      	b.n	800cb2a <prvInitialiseNewTask+0x96>
			{
				break;
 800cb28:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cb2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cb32:	e003      	b.n	800cb3c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cb34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb36:	2200      	movs	r2, #0
 800cb38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cb3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb3e:	2b37      	cmp	r3, #55	@ 0x37
 800cb40:	d901      	bls.n	800cb46 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cb42:	2337      	movs	r3, #55	@ 0x37
 800cb44:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cb46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb4a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cb4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb50:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800cb52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb54:	2200      	movs	r2, #0
 800cb56:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cb58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb5a:	3304      	adds	r3, #4
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	f7fe ffad 	bl	800babc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cb62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb64:	3318      	adds	r3, #24
 800cb66:	4618      	mov	r0, r3
 800cb68:	f7fe ffa8 	bl	800babc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cb6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb70:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb74:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800cb78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb7a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cb7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb80:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800cb82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb84:	2200      	movs	r2, #0
 800cb86:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cb8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb8c:	2200      	movs	r2, #0
 800cb8e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cb92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb94:	3354      	adds	r3, #84	@ 0x54
 800cb96:	224c      	movs	r2, #76	@ 0x4c
 800cb98:	2100      	movs	r1, #0
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	f007 fea8 	bl	80148f0 <memset>
 800cba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cba2:	4a0d      	ldr	r2, [pc, #52]	@ (800cbd8 <prvInitialiseNewTask+0x144>)
 800cba4:	659a      	str	r2, [r3, #88]	@ 0x58
 800cba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cba8:	4a0c      	ldr	r2, [pc, #48]	@ (800cbdc <prvInitialiseNewTask+0x148>)
 800cbaa:	65da      	str	r2, [r3, #92]	@ 0x5c
 800cbac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbae:	4a0c      	ldr	r2, [pc, #48]	@ (800cbe0 <prvInitialiseNewTask+0x14c>)
 800cbb0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cbb2:	683a      	ldr	r2, [r7, #0]
 800cbb4:	68f9      	ldr	r1, [r7, #12]
 800cbb6:	69b8      	ldr	r0, [r7, #24]
 800cbb8:	f001 fb4c 	bl	800e254 <pxPortInitialiseStack>
 800cbbc:	4602      	mov	r2, r0
 800cbbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800cbc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d002      	beq.n	800cbce <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cbc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cbcc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cbce:	bf00      	nop
 800cbd0:	3720      	adds	r7, #32
 800cbd2:	46bd      	mov	sp, r7
 800cbd4:	bd80      	pop	{r7, pc}
 800cbd6:	bf00      	nop
 800cbd8:	2000bf84 	.word	0x2000bf84
 800cbdc:	2000bfec 	.word	0x2000bfec
 800cbe0:	2000c054 	.word	0x2000c054

0800cbe4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b082      	sub	sp, #8
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800cbec:	f001 fc64 	bl	800e4b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cbf0:	4b2d      	ldr	r3, [pc, #180]	@ (800cca8 <prvAddNewTaskToReadyList+0xc4>)
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	3301      	adds	r3, #1
 800cbf6:	4a2c      	ldr	r2, [pc, #176]	@ (800cca8 <prvAddNewTaskToReadyList+0xc4>)
 800cbf8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cbfa:	4b2c      	ldr	r3, [pc, #176]	@ (800ccac <prvAddNewTaskToReadyList+0xc8>)
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d109      	bne.n	800cc16 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cc02:	4a2a      	ldr	r2, [pc, #168]	@ (800ccac <prvAddNewTaskToReadyList+0xc8>)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cc08:	4b27      	ldr	r3, [pc, #156]	@ (800cca8 <prvAddNewTaskToReadyList+0xc4>)
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	d110      	bne.n	800cc32 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800cc10:	f000 fc2e 	bl	800d470 <prvInitialiseTaskLists>
 800cc14:	e00d      	b.n	800cc32 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cc16:	4b26      	ldr	r3, [pc, #152]	@ (800ccb0 <prvAddNewTaskToReadyList+0xcc>)
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d109      	bne.n	800cc32 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cc1e:	4b23      	ldr	r3, [pc, #140]	@ (800ccac <prvAddNewTaskToReadyList+0xc8>)
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc28:	429a      	cmp	r2, r3
 800cc2a:	d802      	bhi.n	800cc32 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800cc2c:	4a1f      	ldr	r2, [pc, #124]	@ (800ccac <prvAddNewTaskToReadyList+0xc8>)
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800cc32:	4b20      	ldr	r3, [pc, #128]	@ (800ccb4 <prvAddNewTaskToReadyList+0xd0>)
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	3301      	adds	r3, #1
 800cc38:	4a1e      	ldr	r2, [pc, #120]	@ (800ccb4 <prvAddNewTaskToReadyList+0xd0>)
 800cc3a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800cc3c:	4b1d      	ldr	r3, [pc, #116]	@ (800ccb4 <prvAddNewTaskToReadyList+0xd0>)
 800cc3e:	681a      	ldr	r2, [r3, #0]
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc48:	4b1b      	ldr	r3, [pc, #108]	@ (800ccb8 <prvAddNewTaskToReadyList+0xd4>)
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	429a      	cmp	r2, r3
 800cc4e:	d903      	bls.n	800cc58 <prvAddNewTaskToReadyList+0x74>
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc54:	4a18      	ldr	r2, [pc, #96]	@ (800ccb8 <prvAddNewTaskToReadyList+0xd4>)
 800cc56:	6013      	str	r3, [r2, #0]
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc5c:	4613      	mov	r3, r2
 800cc5e:	009b      	lsls	r3, r3, #2
 800cc60:	4413      	add	r3, r2
 800cc62:	009b      	lsls	r3, r3, #2
 800cc64:	4a15      	ldr	r2, [pc, #84]	@ (800ccbc <prvAddNewTaskToReadyList+0xd8>)
 800cc66:	441a      	add	r2, r3
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	3304      	adds	r3, #4
 800cc6c:	4619      	mov	r1, r3
 800cc6e:	4610      	mov	r0, r2
 800cc70:	f7fe ff31 	bl	800bad6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800cc74:	f001 fc52 	bl	800e51c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cc78:	4b0d      	ldr	r3, [pc, #52]	@ (800ccb0 <prvAddNewTaskToReadyList+0xcc>)
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d00e      	beq.n	800cc9e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cc80:	4b0a      	ldr	r3, [pc, #40]	@ (800ccac <prvAddNewTaskToReadyList+0xc8>)
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc8a:	429a      	cmp	r2, r3
 800cc8c:	d207      	bcs.n	800cc9e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800cc8e:	4b0c      	ldr	r3, [pc, #48]	@ (800ccc0 <prvAddNewTaskToReadyList+0xdc>)
 800cc90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc94:	601a      	str	r2, [r3, #0]
 800cc96:	f3bf 8f4f 	dsb	sy
 800cc9a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cc9e:	bf00      	nop
 800cca0:	3708      	adds	r7, #8
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}
 800cca6:	bf00      	nop
 800cca8:	2000765c 	.word	0x2000765c
 800ccac:	20007188 	.word	0x20007188
 800ccb0:	20007668 	.word	0x20007668
 800ccb4:	20007678 	.word	0x20007678
 800ccb8:	20007664 	.word	0x20007664
 800ccbc:	2000718c 	.word	0x2000718c
 800ccc0:	e000ed04 	.word	0xe000ed04

0800ccc4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ccc4:	b580      	push	{r7, lr}
 800ccc6:	b084      	sub	sp, #16
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cccc:	2300      	movs	r3, #0
 800ccce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d018      	beq.n	800cd08 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ccd6:	4b14      	ldr	r3, [pc, #80]	@ (800cd28 <vTaskDelay+0x64>)
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d00b      	beq.n	800ccf6 <vTaskDelay+0x32>
	__asm volatile
 800ccde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cce2:	f383 8811 	msr	BASEPRI, r3
 800cce6:	f3bf 8f6f 	isb	sy
 800ccea:	f3bf 8f4f 	dsb	sy
 800ccee:	60bb      	str	r3, [r7, #8]
}
 800ccf0:	bf00      	nop
 800ccf2:	bf00      	nop
 800ccf4:	e7fd      	b.n	800ccf2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ccf6:	f000 f88b 	bl	800ce10 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ccfa:	2100      	movs	r1, #0
 800ccfc:	6878      	ldr	r0, [r7, #4]
 800ccfe:	f000 fefb 	bl	800daf8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cd02:	f000 f893 	bl	800ce2c <xTaskResumeAll>
 800cd06:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d107      	bne.n	800cd1e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800cd0e:	4b07      	ldr	r3, [pc, #28]	@ (800cd2c <vTaskDelay+0x68>)
 800cd10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd14:	601a      	str	r2, [r3, #0]
 800cd16:	f3bf 8f4f 	dsb	sy
 800cd1a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cd1e:	bf00      	nop
 800cd20:	3710      	adds	r7, #16
 800cd22:	46bd      	mov	sp, r7
 800cd24:	bd80      	pop	{r7, pc}
 800cd26:	bf00      	nop
 800cd28:	20007684 	.word	0x20007684
 800cd2c:	e000ed04 	.word	0xe000ed04

0800cd30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b08a      	sub	sp, #40	@ 0x28
 800cd34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cd36:	2300      	movs	r3, #0
 800cd38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cd3e:	463a      	mov	r2, r7
 800cd40:	1d39      	adds	r1, r7, #4
 800cd42:	f107 0308 	add.w	r3, r7, #8
 800cd46:	4618      	mov	r0, r3
 800cd48:	f7fe fe64 	bl	800ba14 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cd4c:	6839      	ldr	r1, [r7, #0]
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	68ba      	ldr	r2, [r7, #8]
 800cd52:	9202      	str	r2, [sp, #8]
 800cd54:	9301      	str	r3, [sp, #4]
 800cd56:	2300      	movs	r3, #0
 800cd58:	9300      	str	r3, [sp, #0]
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	460a      	mov	r2, r1
 800cd5e:	4924      	ldr	r1, [pc, #144]	@ (800cdf0 <vTaskStartScheduler+0xc0>)
 800cd60:	4824      	ldr	r0, [pc, #144]	@ (800cdf4 <vTaskStartScheduler+0xc4>)
 800cd62:	f7ff fdf1 	bl	800c948 <xTaskCreateStatic>
 800cd66:	4603      	mov	r3, r0
 800cd68:	4a23      	ldr	r2, [pc, #140]	@ (800cdf8 <vTaskStartScheduler+0xc8>)
 800cd6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cd6c:	4b22      	ldr	r3, [pc, #136]	@ (800cdf8 <vTaskStartScheduler+0xc8>)
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d002      	beq.n	800cd7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cd74:	2301      	movs	r3, #1
 800cd76:	617b      	str	r3, [r7, #20]
 800cd78:	e001      	b.n	800cd7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	2b01      	cmp	r3, #1
 800cd82:	d102      	bne.n	800cd8a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800cd84:	f000 ff0c 	bl	800dba0 <xTimerCreateTimerTask>
 800cd88:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cd8a:	697b      	ldr	r3, [r7, #20]
 800cd8c:	2b01      	cmp	r3, #1
 800cd8e:	d11b      	bne.n	800cdc8 <vTaskStartScheduler+0x98>
	__asm volatile
 800cd90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd94:	f383 8811 	msr	BASEPRI, r3
 800cd98:	f3bf 8f6f 	isb	sy
 800cd9c:	f3bf 8f4f 	dsb	sy
 800cda0:	613b      	str	r3, [r7, #16]
}
 800cda2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cda4:	4b15      	ldr	r3, [pc, #84]	@ (800cdfc <vTaskStartScheduler+0xcc>)
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	3354      	adds	r3, #84	@ 0x54
 800cdaa:	4a15      	ldr	r2, [pc, #84]	@ (800ce00 <vTaskStartScheduler+0xd0>)
 800cdac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cdae:	4b15      	ldr	r3, [pc, #84]	@ (800ce04 <vTaskStartScheduler+0xd4>)
 800cdb0:	f04f 32ff 	mov.w	r2, #4294967295
 800cdb4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cdb6:	4b14      	ldr	r3, [pc, #80]	@ (800ce08 <vTaskStartScheduler+0xd8>)
 800cdb8:	2201      	movs	r2, #1
 800cdba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cdbc:	4b13      	ldr	r3, [pc, #76]	@ (800ce0c <vTaskStartScheduler+0xdc>)
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cdc2:	f001 fad5 	bl	800e370 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cdc6:	e00f      	b.n	800cde8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdce:	d10b      	bne.n	800cde8 <vTaskStartScheduler+0xb8>
	__asm volatile
 800cdd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdd4:	f383 8811 	msr	BASEPRI, r3
 800cdd8:	f3bf 8f6f 	isb	sy
 800cddc:	f3bf 8f4f 	dsb	sy
 800cde0:	60fb      	str	r3, [r7, #12]
}
 800cde2:	bf00      	nop
 800cde4:	bf00      	nop
 800cde6:	e7fd      	b.n	800cde4 <vTaskStartScheduler+0xb4>
}
 800cde8:	bf00      	nop
 800cdea:	3718      	adds	r7, #24
 800cdec:	46bd      	mov	sp, r7
 800cdee:	bd80      	pop	{r7, pc}
 800cdf0:	08016e5c 	.word	0x08016e5c
 800cdf4:	0800d441 	.word	0x0800d441
 800cdf8:	20007680 	.word	0x20007680
 800cdfc:	20007188 	.word	0x20007188
 800ce00:	200000a8 	.word	0x200000a8
 800ce04:	2000767c 	.word	0x2000767c
 800ce08:	20007668 	.word	0x20007668
 800ce0c:	20007660 	.word	0x20007660

0800ce10 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ce10:	b480      	push	{r7}
 800ce12:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ce14:	4b04      	ldr	r3, [pc, #16]	@ (800ce28 <vTaskSuspendAll+0x18>)
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	3301      	adds	r3, #1
 800ce1a:	4a03      	ldr	r2, [pc, #12]	@ (800ce28 <vTaskSuspendAll+0x18>)
 800ce1c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ce1e:	bf00      	nop
 800ce20:	46bd      	mov	sp, r7
 800ce22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce26:	4770      	bx	lr
 800ce28:	20007684 	.word	0x20007684

0800ce2c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b084      	sub	sp, #16
 800ce30:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ce32:	2300      	movs	r3, #0
 800ce34:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ce36:	2300      	movs	r3, #0
 800ce38:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ce3a:	4b42      	ldr	r3, [pc, #264]	@ (800cf44 <xTaskResumeAll+0x118>)
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d10b      	bne.n	800ce5a <xTaskResumeAll+0x2e>
	__asm volatile
 800ce42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce46:	f383 8811 	msr	BASEPRI, r3
 800ce4a:	f3bf 8f6f 	isb	sy
 800ce4e:	f3bf 8f4f 	dsb	sy
 800ce52:	603b      	str	r3, [r7, #0]
}
 800ce54:	bf00      	nop
 800ce56:	bf00      	nop
 800ce58:	e7fd      	b.n	800ce56 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ce5a:	f001 fb2d 	bl	800e4b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ce5e:	4b39      	ldr	r3, [pc, #228]	@ (800cf44 <xTaskResumeAll+0x118>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	3b01      	subs	r3, #1
 800ce64:	4a37      	ldr	r2, [pc, #220]	@ (800cf44 <xTaskResumeAll+0x118>)
 800ce66:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ce68:	4b36      	ldr	r3, [pc, #216]	@ (800cf44 <xTaskResumeAll+0x118>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d162      	bne.n	800cf36 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ce70:	4b35      	ldr	r3, [pc, #212]	@ (800cf48 <xTaskResumeAll+0x11c>)
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d05e      	beq.n	800cf36 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ce78:	e02f      	b.n	800ceda <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce7a:	4b34      	ldr	r3, [pc, #208]	@ (800cf4c <xTaskResumeAll+0x120>)
 800ce7c:	68db      	ldr	r3, [r3, #12]
 800ce7e:	68db      	ldr	r3, [r3, #12]
 800ce80:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	3318      	adds	r3, #24
 800ce86:	4618      	mov	r0, r3
 800ce88:	f7fe fe82 	bl	800bb90 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	3304      	adds	r3, #4
 800ce90:	4618      	mov	r0, r3
 800ce92:	f7fe fe7d 	bl	800bb90 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce9a:	4b2d      	ldr	r3, [pc, #180]	@ (800cf50 <xTaskResumeAll+0x124>)
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	429a      	cmp	r2, r3
 800cea0:	d903      	bls.n	800ceaa <xTaskResumeAll+0x7e>
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cea6:	4a2a      	ldr	r2, [pc, #168]	@ (800cf50 <xTaskResumeAll+0x124>)
 800cea8:	6013      	str	r3, [r2, #0]
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ceae:	4613      	mov	r3, r2
 800ceb0:	009b      	lsls	r3, r3, #2
 800ceb2:	4413      	add	r3, r2
 800ceb4:	009b      	lsls	r3, r3, #2
 800ceb6:	4a27      	ldr	r2, [pc, #156]	@ (800cf54 <xTaskResumeAll+0x128>)
 800ceb8:	441a      	add	r2, r3
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	3304      	adds	r3, #4
 800cebe:	4619      	mov	r1, r3
 800cec0:	4610      	mov	r0, r2
 800cec2:	f7fe fe08 	bl	800bad6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ceca:	4b23      	ldr	r3, [pc, #140]	@ (800cf58 <xTaskResumeAll+0x12c>)
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ced0:	429a      	cmp	r2, r3
 800ced2:	d302      	bcc.n	800ceda <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800ced4:	4b21      	ldr	r3, [pc, #132]	@ (800cf5c <xTaskResumeAll+0x130>)
 800ced6:	2201      	movs	r2, #1
 800ced8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ceda:	4b1c      	ldr	r3, [pc, #112]	@ (800cf4c <xTaskResumeAll+0x120>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d1cb      	bne.n	800ce7a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d001      	beq.n	800ceec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cee8:	f000 fb66 	bl	800d5b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ceec:	4b1c      	ldr	r3, [pc, #112]	@ (800cf60 <xTaskResumeAll+0x134>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d010      	beq.n	800cf1a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cef8:	f000 f846 	bl	800cf88 <xTaskIncrementTick>
 800cefc:	4603      	mov	r3, r0
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d002      	beq.n	800cf08 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800cf02:	4b16      	ldr	r3, [pc, #88]	@ (800cf5c <xTaskResumeAll+0x130>)
 800cf04:	2201      	movs	r2, #1
 800cf06:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	3b01      	subs	r3, #1
 800cf0c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d1f1      	bne.n	800cef8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800cf14:	4b12      	ldr	r3, [pc, #72]	@ (800cf60 <xTaskResumeAll+0x134>)
 800cf16:	2200      	movs	r2, #0
 800cf18:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cf1a:	4b10      	ldr	r3, [pc, #64]	@ (800cf5c <xTaskResumeAll+0x130>)
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d009      	beq.n	800cf36 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cf22:	2301      	movs	r3, #1
 800cf24:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cf26:	4b0f      	ldr	r3, [pc, #60]	@ (800cf64 <xTaskResumeAll+0x138>)
 800cf28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf2c:	601a      	str	r2, [r3, #0]
 800cf2e:	f3bf 8f4f 	dsb	sy
 800cf32:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cf36:	f001 faf1 	bl	800e51c <vPortExitCritical>

	return xAlreadyYielded;
 800cf3a:	68bb      	ldr	r3, [r7, #8]
}
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	3710      	adds	r7, #16
 800cf40:	46bd      	mov	sp, r7
 800cf42:	bd80      	pop	{r7, pc}
 800cf44:	20007684 	.word	0x20007684
 800cf48:	2000765c 	.word	0x2000765c
 800cf4c:	2000761c 	.word	0x2000761c
 800cf50:	20007664 	.word	0x20007664
 800cf54:	2000718c 	.word	0x2000718c
 800cf58:	20007188 	.word	0x20007188
 800cf5c:	20007670 	.word	0x20007670
 800cf60:	2000766c 	.word	0x2000766c
 800cf64:	e000ed04 	.word	0xe000ed04

0800cf68 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cf68:	b480      	push	{r7}
 800cf6a:	b083      	sub	sp, #12
 800cf6c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cf6e:	4b05      	ldr	r3, [pc, #20]	@ (800cf84 <xTaskGetTickCount+0x1c>)
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cf74:	687b      	ldr	r3, [r7, #4]
}
 800cf76:	4618      	mov	r0, r3
 800cf78:	370c      	adds	r7, #12
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf80:	4770      	bx	lr
 800cf82:	bf00      	nop
 800cf84:	20007660 	.word	0x20007660

0800cf88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b086      	sub	sp, #24
 800cf8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cf8e:	2300      	movs	r3, #0
 800cf90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cf92:	4b4f      	ldr	r3, [pc, #316]	@ (800d0d0 <xTaskIncrementTick+0x148>)
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	f040 8090 	bne.w	800d0bc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cf9c:	4b4d      	ldr	r3, [pc, #308]	@ (800d0d4 <xTaskIncrementTick+0x14c>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	3301      	adds	r3, #1
 800cfa2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cfa4:	4a4b      	ldr	r2, [pc, #300]	@ (800d0d4 <xTaskIncrementTick+0x14c>)
 800cfa6:	693b      	ldr	r3, [r7, #16]
 800cfa8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cfaa:	693b      	ldr	r3, [r7, #16]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d121      	bne.n	800cff4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800cfb0:	4b49      	ldr	r3, [pc, #292]	@ (800d0d8 <xTaskIncrementTick+0x150>)
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d00b      	beq.n	800cfd2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800cfba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfbe:	f383 8811 	msr	BASEPRI, r3
 800cfc2:	f3bf 8f6f 	isb	sy
 800cfc6:	f3bf 8f4f 	dsb	sy
 800cfca:	603b      	str	r3, [r7, #0]
}
 800cfcc:	bf00      	nop
 800cfce:	bf00      	nop
 800cfd0:	e7fd      	b.n	800cfce <xTaskIncrementTick+0x46>
 800cfd2:	4b41      	ldr	r3, [pc, #260]	@ (800d0d8 <xTaskIncrementTick+0x150>)
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	60fb      	str	r3, [r7, #12]
 800cfd8:	4b40      	ldr	r3, [pc, #256]	@ (800d0dc <xTaskIncrementTick+0x154>)
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	4a3e      	ldr	r2, [pc, #248]	@ (800d0d8 <xTaskIncrementTick+0x150>)
 800cfde:	6013      	str	r3, [r2, #0]
 800cfe0:	4a3e      	ldr	r2, [pc, #248]	@ (800d0dc <xTaskIncrementTick+0x154>)
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	6013      	str	r3, [r2, #0]
 800cfe6:	4b3e      	ldr	r3, [pc, #248]	@ (800d0e0 <xTaskIncrementTick+0x158>)
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	3301      	adds	r3, #1
 800cfec:	4a3c      	ldr	r2, [pc, #240]	@ (800d0e0 <xTaskIncrementTick+0x158>)
 800cfee:	6013      	str	r3, [r2, #0]
 800cff0:	f000 fae2 	bl	800d5b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cff4:	4b3b      	ldr	r3, [pc, #236]	@ (800d0e4 <xTaskIncrementTick+0x15c>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	693a      	ldr	r2, [r7, #16]
 800cffa:	429a      	cmp	r2, r3
 800cffc:	d349      	bcc.n	800d092 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cffe:	4b36      	ldr	r3, [pc, #216]	@ (800d0d8 <xTaskIncrementTick+0x150>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d104      	bne.n	800d012 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d008:	4b36      	ldr	r3, [pc, #216]	@ (800d0e4 <xTaskIncrementTick+0x15c>)
 800d00a:	f04f 32ff 	mov.w	r2, #4294967295
 800d00e:	601a      	str	r2, [r3, #0]
					break;
 800d010:	e03f      	b.n	800d092 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d012:	4b31      	ldr	r3, [pc, #196]	@ (800d0d8 <xTaskIncrementTick+0x150>)
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	68db      	ldr	r3, [r3, #12]
 800d018:	68db      	ldr	r3, [r3, #12]
 800d01a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d01c:	68bb      	ldr	r3, [r7, #8]
 800d01e:	685b      	ldr	r3, [r3, #4]
 800d020:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d022:	693a      	ldr	r2, [r7, #16]
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	429a      	cmp	r2, r3
 800d028:	d203      	bcs.n	800d032 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d02a:	4a2e      	ldr	r2, [pc, #184]	@ (800d0e4 <xTaskIncrementTick+0x15c>)
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d030:	e02f      	b.n	800d092 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	3304      	adds	r3, #4
 800d036:	4618      	mov	r0, r3
 800d038:	f7fe fdaa 	bl	800bb90 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d03c:	68bb      	ldr	r3, [r7, #8]
 800d03e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d040:	2b00      	cmp	r3, #0
 800d042:	d004      	beq.n	800d04e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d044:	68bb      	ldr	r3, [r7, #8]
 800d046:	3318      	adds	r3, #24
 800d048:	4618      	mov	r0, r3
 800d04a:	f7fe fda1 	bl	800bb90 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d04e:	68bb      	ldr	r3, [r7, #8]
 800d050:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d052:	4b25      	ldr	r3, [pc, #148]	@ (800d0e8 <xTaskIncrementTick+0x160>)
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	429a      	cmp	r2, r3
 800d058:	d903      	bls.n	800d062 <xTaskIncrementTick+0xda>
 800d05a:	68bb      	ldr	r3, [r7, #8]
 800d05c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d05e:	4a22      	ldr	r2, [pc, #136]	@ (800d0e8 <xTaskIncrementTick+0x160>)
 800d060:	6013      	str	r3, [r2, #0]
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d066:	4613      	mov	r3, r2
 800d068:	009b      	lsls	r3, r3, #2
 800d06a:	4413      	add	r3, r2
 800d06c:	009b      	lsls	r3, r3, #2
 800d06e:	4a1f      	ldr	r2, [pc, #124]	@ (800d0ec <xTaskIncrementTick+0x164>)
 800d070:	441a      	add	r2, r3
 800d072:	68bb      	ldr	r3, [r7, #8]
 800d074:	3304      	adds	r3, #4
 800d076:	4619      	mov	r1, r3
 800d078:	4610      	mov	r0, r2
 800d07a:	f7fe fd2c 	bl	800bad6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d07e:	68bb      	ldr	r3, [r7, #8]
 800d080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d082:	4b1b      	ldr	r3, [pc, #108]	@ (800d0f0 <xTaskIncrementTick+0x168>)
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d088:	429a      	cmp	r2, r3
 800d08a:	d3b8      	bcc.n	800cffe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800d08c:	2301      	movs	r3, #1
 800d08e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d090:	e7b5      	b.n	800cffe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d092:	4b17      	ldr	r3, [pc, #92]	@ (800d0f0 <xTaskIncrementTick+0x168>)
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d098:	4914      	ldr	r1, [pc, #80]	@ (800d0ec <xTaskIncrementTick+0x164>)
 800d09a:	4613      	mov	r3, r2
 800d09c:	009b      	lsls	r3, r3, #2
 800d09e:	4413      	add	r3, r2
 800d0a0:	009b      	lsls	r3, r3, #2
 800d0a2:	440b      	add	r3, r1
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	2b01      	cmp	r3, #1
 800d0a8:	d901      	bls.n	800d0ae <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800d0aa:	2301      	movs	r3, #1
 800d0ac:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d0ae:	4b11      	ldr	r3, [pc, #68]	@ (800d0f4 <xTaskIncrementTick+0x16c>)
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d007      	beq.n	800d0c6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800d0b6:	2301      	movs	r3, #1
 800d0b8:	617b      	str	r3, [r7, #20]
 800d0ba:	e004      	b.n	800d0c6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d0bc:	4b0e      	ldr	r3, [pc, #56]	@ (800d0f8 <xTaskIncrementTick+0x170>)
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	3301      	adds	r3, #1
 800d0c2:	4a0d      	ldr	r2, [pc, #52]	@ (800d0f8 <xTaskIncrementTick+0x170>)
 800d0c4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d0c6:	697b      	ldr	r3, [r7, #20]
}
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	3718      	adds	r7, #24
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	bd80      	pop	{r7, pc}
 800d0d0:	20007684 	.word	0x20007684
 800d0d4:	20007660 	.word	0x20007660
 800d0d8:	20007614 	.word	0x20007614
 800d0dc:	20007618 	.word	0x20007618
 800d0e0:	20007674 	.word	0x20007674
 800d0e4:	2000767c 	.word	0x2000767c
 800d0e8:	20007664 	.word	0x20007664
 800d0ec:	2000718c 	.word	0x2000718c
 800d0f0:	20007188 	.word	0x20007188
 800d0f4:	20007670 	.word	0x20007670
 800d0f8:	2000766c 	.word	0x2000766c

0800d0fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d0fc:	b480      	push	{r7}
 800d0fe:	b085      	sub	sp, #20
 800d100:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d102:	4b2b      	ldr	r3, [pc, #172]	@ (800d1b0 <vTaskSwitchContext+0xb4>)
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d003      	beq.n	800d112 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d10a:	4b2a      	ldr	r3, [pc, #168]	@ (800d1b4 <vTaskSwitchContext+0xb8>)
 800d10c:	2201      	movs	r2, #1
 800d10e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d110:	e047      	b.n	800d1a2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800d112:	4b28      	ldr	r3, [pc, #160]	@ (800d1b4 <vTaskSwitchContext+0xb8>)
 800d114:	2200      	movs	r2, #0
 800d116:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d118:	4b27      	ldr	r3, [pc, #156]	@ (800d1b8 <vTaskSwitchContext+0xbc>)
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	60fb      	str	r3, [r7, #12]
 800d11e:	e011      	b.n	800d144 <vTaskSwitchContext+0x48>
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d10b      	bne.n	800d13e <vTaskSwitchContext+0x42>
	__asm volatile
 800d126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d12a:	f383 8811 	msr	BASEPRI, r3
 800d12e:	f3bf 8f6f 	isb	sy
 800d132:	f3bf 8f4f 	dsb	sy
 800d136:	607b      	str	r3, [r7, #4]
}
 800d138:	bf00      	nop
 800d13a:	bf00      	nop
 800d13c:	e7fd      	b.n	800d13a <vTaskSwitchContext+0x3e>
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	3b01      	subs	r3, #1
 800d142:	60fb      	str	r3, [r7, #12]
 800d144:	491d      	ldr	r1, [pc, #116]	@ (800d1bc <vTaskSwitchContext+0xc0>)
 800d146:	68fa      	ldr	r2, [r7, #12]
 800d148:	4613      	mov	r3, r2
 800d14a:	009b      	lsls	r3, r3, #2
 800d14c:	4413      	add	r3, r2
 800d14e:	009b      	lsls	r3, r3, #2
 800d150:	440b      	add	r3, r1
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d0e3      	beq.n	800d120 <vTaskSwitchContext+0x24>
 800d158:	68fa      	ldr	r2, [r7, #12]
 800d15a:	4613      	mov	r3, r2
 800d15c:	009b      	lsls	r3, r3, #2
 800d15e:	4413      	add	r3, r2
 800d160:	009b      	lsls	r3, r3, #2
 800d162:	4a16      	ldr	r2, [pc, #88]	@ (800d1bc <vTaskSwitchContext+0xc0>)
 800d164:	4413      	add	r3, r2
 800d166:	60bb      	str	r3, [r7, #8]
 800d168:	68bb      	ldr	r3, [r7, #8]
 800d16a:	685b      	ldr	r3, [r3, #4]
 800d16c:	685a      	ldr	r2, [r3, #4]
 800d16e:	68bb      	ldr	r3, [r7, #8]
 800d170:	605a      	str	r2, [r3, #4]
 800d172:	68bb      	ldr	r3, [r7, #8]
 800d174:	685a      	ldr	r2, [r3, #4]
 800d176:	68bb      	ldr	r3, [r7, #8]
 800d178:	3308      	adds	r3, #8
 800d17a:	429a      	cmp	r2, r3
 800d17c:	d104      	bne.n	800d188 <vTaskSwitchContext+0x8c>
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	685b      	ldr	r3, [r3, #4]
 800d182:	685a      	ldr	r2, [r3, #4]
 800d184:	68bb      	ldr	r3, [r7, #8]
 800d186:	605a      	str	r2, [r3, #4]
 800d188:	68bb      	ldr	r3, [r7, #8]
 800d18a:	685b      	ldr	r3, [r3, #4]
 800d18c:	68db      	ldr	r3, [r3, #12]
 800d18e:	4a0c      	ldr	r2, [pc, #48]	@ (800d1c0 <vTaskSwitchContext+0xc4>)
 800d190:	6013      	str	r3, [r2, #0]
 800d192:	4a09      	ldr	r2, [pc, #36]	@ (800d1b8 <vTaskSwitchContext+0xbc>)
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d198:	4b09      	ldr	r3, [pc, #36]	@ (800d1c0 <vTaskSwitchContext+0xc4>)
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	3354      	adds	r3, #84	@ 0x54
 800d19e:	4a09      	ldr	r2, [pc, #36]	@ (800d1c4 <vTaskSwitchContext+0xc8>)
 800d1a0:	6013      	str	r3, [r2, #0]
}
 800d1a2:	bf00      	nop
 800d1a4:	3714      	adds	r7, #20
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ac:	4770      	bx	lr
 800d1ae:	bf00      	nop
 800d1b0:	20007684 	.word	0x20007684
 800d1b4:	20007670 	.word	0x20007670
 800d1b8:	20007664 	.word	0x20007664
 800d1bc:	2000718c 	.word	0x2000718c
 800d1c0:	20007188 	.word	0x20007188
 800d1c4:	200000a8 	.word	0x200000a8

0800d1c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b084      	sub	sp, #16
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	6078      	str	r0, [r7, #4]
 800d1d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d10b      	bne.n	800d1f0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800d1d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1dc:	f383 8811 	msr	BASEPRI, r3
 800d1e0:	f3bf 8f6f 	isb	sy
 800d1e4:	f3bf 8f4f 	dsb	sy
 800d1e8:	60fb      	str	r3, [r7, #12]
}
 800d1ea:	bf00      	nop
 800d1ec:	bf00      	nop
 800d1ee:	e7fd      	b.n	800d1ec <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d1f0:	4b07      	ldr	r3, [pc, #28]	@ (800d210 <vTaskPlaceOnEventList+0x48>)
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	3318      	adds	r3, #24
 800d1f6:	4619      	mov	r1, r3
 800d1f8:	6878      	ldr	r0, [r7, #4]
 800d1fa:	f7fe fc90 	bl	800bb1e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d1fe:	2101      	movs	r1, #1
 800d200:	6838      	ldr	r0, [r7, #0]
 800d202:	f000 fc79 	bl	800daf8 <prvAddCurrentTaskToDelayedList>
}
 800d206:	bf00      	nop
 800d208:	3710      	adds	r7, #16
 800d20a:	46bd      	mov	sp, r7
 800d20c:	bd80      	pop	{r7, pc}
 800d20e:	bf00      	nop
 800d210:	20007188 	.word	0x20007188

0800d214 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d214:	b580      	push	{r7, lr}
 800d216:	b086      	sub	sp, #24
 800d218:	af00      	add	r7, sp, #0
 800d21a:	60f8      	str	r0, [r7, #12]
 800d21c:	60b9      	str	r1, [r7, #8]
 800d21e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	2b00      	cmp	r3, #0
 800d224:	d10b      	bne.n	800d23e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800d226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d22a:	f383 8811 	msr	BASEPRI, r3
 800d22e:	f3bf 8f6f 	isb	sy
 800d232:	f3bf 8f4f 	dsb	sy
 800d236:	617b      	str	r3, [r7, #20]
}
 800d238:	bf00      	nop
 800d23a:	bf00      	nop
 800d23c:	e7fd      	b.n	800d23a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d23e:	4b0a      	ldr	r3, [pc, #40]	@ (800d268 <vTaskPlaceOnEventListRestricted+0x54>)
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	3318      	adds	r3, #24
 800d244:	4619      	mov	r1, r3
 800d246:	68f8      	ldr	r0, [r7, #12]
 800d248:	f7fe fc45 	bl	800bad6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d002      	beq.n	800d258 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800d252:	f04f 33ff 	mov.w	r3, #4294967295
 800d256:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d258:	6879      	ldr	r1, [r7, #4]
 800d25a:	68b8      	ldr	r0, [r7, #8]
 800d25c:	f000 fc4c 	bl	800daf8 <prvAddCurrentTaskToDelayedList>
	}
 800d260:	bf00      	nop
 800d262:	3718      	adds	r7, #24
 800d264:	46bd      	mov	sp, r7
 800d266:	bd80      	pop	{r7, pc}
 800d268:	20007188 	.word	0x20007188

0800d26c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b086      	sub	sp, #24
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	68db      	ldr	r3, [r3, #12]
 800d278:	68db      	ldr	r3, [r3, #12]
 800d27a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d27c:	693b      	ldr	r3, [r7, #16]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d10b      	bne.n	800d29a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800d282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d286:	f383 8811 	msr	BASEPRI, r3
 800d28a:	f3bf 8f6f 	isb	sy
 800d28e:	f3bf 8f4f 	dsb	sy
 800d292:	60fb      	str	r3, [r7, #12]
}
 800d294:	bf00      	nop
 800d296:	bf00      	nop
 800d298:	e7fd      	b.n	800d296 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d29a:	693b      	ldr	r3, [r7, #16]
 800d29c:	3318      	adds	r3, #24
 800d29e:	4618      	mov	r0, r3
 800d2a0:	f7fe fc76 	bl	800bb90 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d2a4:	4b1d      	ldr	r3, [pc, #116]	@ (800d31c <xTaskRemoveFromEventList+0xb0>)
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d11d      	bne.n	800d2e8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d2ac:	693b      	ldr	r3, [r7, #16]
 800d2ae:	3304      	adds	r3, #4
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f7fe fc6d 	bl	800bb90 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d2b6:	693b      	ldr	r3, [r7, #16]
 800d2b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d2ba:	4b19      	ldr	r3, [pc, #100]	@ (800d320 <xTaskRemoveFromEventList+0xb4>)
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	429a      	cmp	r2, r3
 800d2c0:	d903      	bls.n	800d2ca <xTaskRemoveFromEventList+0x5e>
 800d2c2:	693b      	ldr	r3, [r7, #16]
 800d2c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2c6:	4a16      	ldr	r2, [pc, #88]	@ (800d320 <xTaskRemoveFromEventList+0xb4>)
 800d2c8:	6013      	str	r3, [r2, #0]
 800d2ca:	693b      	ldr	r3, [r7, #16]
 800d2cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d2ce:	4613      	mov	r3, r2
 800d2d0:	009b      	lsls	r3, r3, #2
 800d2d2:	4413      	add	r3, r2
 800d2d4:	009b      	lsls	r3, r3, #2
 800d2d6:	4a13      	ldr	r2, [pc, #76]	@ (800d324 <xTaskRemoveFromEventList+0xb8>)
 800d2d8:	441a      	add	r2, r3
 800d2da:	693b      	ldr	r3, [r7, #16]
 800d2dc:	3304      	adds	r3, #4
 800d2de:	4619      	mov	r1, r3
 800d2e0:	4610      	mov	r0, r2
 800d2e2:	f7fe fbf8 	bl	800bad6 <vListInsertEnd>
 800d2e6:	e005      	b.n	800d2f4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d2e8:	693b      	ldr	r3, [r7, #16]
 800d2ea:	3318      	adds	r3, #24
 800d2ec:	4619      	mov	r1, r3
 800d2ee:	480e      	ldr	r0, [pc, #56]	@ (800d328 <xTaskRemoveFromEventList+0xbc>)
 800d2f0:	f7fe fbf1 	bl	800bad6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d2f8:	4b0c      	ldr	r3, [pc, #48]	@ (800d32c <xTaskRemoveFromEventList+0xc0>)
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2fe:	429a      	cmp	r2, r3
 800d300:	d905      	bls.n	800d30e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d302:	2301      	movs	r3, #1
 800d304:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d306:	4b0a      	ldr	r3, [pc, #40]	@ (800d330 <xTaskRemoveFromEventList+0xc4>)
 800d308:	2201      	movs	r2, #1
 800d30a:	601a      	str	r2, [r3, #0]
 800d30c:	e001      	b.n	800d312 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d30e:	2300      	movs	r3, #0
 800d310:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d312:	697b      	ldr	r3, [r7, #20]
}
 800d314:	4618      	mov	r0, r3
 800d316:	3718      	adds	r7, #24
 800d318:	46bd      	mov	sp, r7
 800d31a:	bd80      	pop	{r7, pc}
 800d31c:	20007684 	.word	0x20007684
 800d320:	20007664 	.word	0x20007664
 800d324:	2000718c 	.word	0x2000718c
 800d328:	2000761c 	.word	0x2000761c
 800d32c:	20007188 	.word	0x20007188
 800d330:	20007670 	.word	0x20007670

0800d334 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d334:	b480      	push	{r7}
 800d336:	b083      	sub	sp, #12
 800d338:	af00      	add	r7, sp, #0
 800d33a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d33c:	4b06      	ldr	r3, [pc, #24]	@ (800d358 <vTaskInternalSetTimeOutState+0x24>)
 800d33e:	681a      	ldr	r2, [r3, #0]
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d344:	4b05      	ldr	r3, [pc, #20]	@ (800d35c <vTaskInternalSetTimeOutState+0x28>)
 800d346:	681a      	ldr	r2, [r3, #0]
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	605a      	str	r2, [r3, #4]
}
 800d34c:	bf00      	nop
 800d34e:	370c      	adds	r7, #12
 800d350:	46bd      	mov	sp, r7
 800d352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d356:	4770      	bx	lr
 800d358:	20007674 	.word	0x20007674
 800d35c:	20007660 	.word	0x20007660

0800d360 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b088      	sub	sp, #32
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
 800d368:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d10b      	bne.n	800d388 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d374:	f383 8811 	msr	BASEPRI, r3
 800d378:	f3bf 8f6f 	isb	sy
 800d37c:	f3bf 8f4f 	dsb	sy
 800d380:	613b      	str	r3, [r7, #16]
}
 800d382:	bf00      	nop
 800d384:	bf00      	nop
 800d386:	e7fd      	b.n	800d384 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d388:	683b      	ldr	r3, [r7, #0]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d10b      	bne.n	800d3a6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d38e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d392:	f383 8811 	msr	BASEPRI, r3
 800d396:	f3bf 8f6f 	isb	sy
 800d39a:	f3bf 8f4f 	dsb	sy
 800d39e:	60fb      	str	r3, [r7, #12]
}
 800d3a0:	bf00      	nop
 800d3a2:	bf00      	nop
 800d3a4:	e7fd      	b.n	800d3a2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d3a6:	f001 f887 	bl	800e4b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d3aa:	4b1d      	ldr	r3, [pc, #116]	@ (800d420 <xTaskCheckForTimeOut+0xc0>)
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	685b      	ldr	r3, [r3, #4]
 800d3b4:	69ba      	ldr	r2, [r7, #24]
 800d3b6:	1ad3      	subs	r3, r2, r3
 800d3b8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d3ba:	683b      	ldr	r3, [r7, #0]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3c2:	d102      	bne.n	800d3ca <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d3c4:	2300      	movs	r3, #0
 800d3c6:	61fb      	str	r3, [r7, #28]
 800d3c8:	e023      	b.n	800d412 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681a      	ldr	r2, [r3, #0]
 800d3ce:	4b15      	ldr	r3, [pc, #84]	@ (800d424 <xTaskCheckForTimeOut+0xc4>)
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	429a      	cmp	r2, r3
 800d3d4:	d007      	beq.n	800d3e6 <xTaskCheckForTimeOut+0x86>
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	685b      	ldr	r3, [r3, #4]
 800d3da:	69ba      	ldr	r2, [r7, #24]
 800d3dc:	429a      	cmp	r2, r3
 800d3de:	d302      	bcc.n	800d3e6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d3e0:	2301      	movs	r3, #1
 800d3e2:	61fb      	str	r3, [r7, #28]
 800d3e4:	e015      	b.n	800d412 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	697a      	ldr	r2, [r7, #20]
 800d3ec:	429a      	cmp	r2, r3
 800d3ee:	d20b      	bcs.n	800d408 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d3f0:	683b      	ldr	r3, [r7, #0]
 800d3f2:	681a      	ldr	r2, [r3, #0]
 800d3f4:	697b      	ldr	r3, [r7, #20]
 800d3f6:	1ad2      	subs	r2, r2, r3
 800d3f8:	683b      	ldr	r3, [r7, #0]
 800d3fa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d3fc:	6878      	ldr	r0, [r7, #4]
 800d3fe:	f7ff ff99 	bl	800d334 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d402:	2300      	movs	r3, #0
 800d404:	61fb      	str	r3, [r7, #28]
 800d406:	e004      	b.n	800d412 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d408:	683b      	ldr	r3, [r7, #0]
 800d40a:	2200      	movs	r2, #0
 800d40c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d40e:	2301      	movs	r3, #1
 800d410:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d412:	f001 f883 	bl	800e51c <vPortExitCritical>

	return xReturn;
 800d416:	69fb      	ldr	r3, [r7, #28]
}
 800d418:	4618      	mov	r0, r3
 800d41a:	3720      	adds	r7, #32
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}
 800d420:	20007660 	.word	0x20007660
 800d424:	20007674 	.word	0x20007674

0800d428 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d428:	b480      	push	{r7}
 800d42a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d42c:	4b03      	ldr	r3, [pc, #12]	@ (800d43c <vTaskMissedYield+0x14>)
 800d42e:	2201      	movs	r2, #1
 800d430:	601a      	str	r2, [r3, #0]
}
 800d432:	bf00      	nop
 800d434:	46bd      	mov	sp, r7
 800d436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d43a:	4770      	bx	lr
 800d43c:	20007670 	.word	0x20007670

0800d440 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b082      	sub	sp, #8
 800d444:	af00      	add	r7, sp, #0
 800d446:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d448:	f000 f852 	bl	800d4f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d44c:	4b06      	ldr	r3, [pc, #24]	@ (800d468 <prvIdleTask+0x28>)
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	2b01      	cmp	r3, #1
 800d452:	d9f9      	bls.n	800d448 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d454:	4b05      	ldr	r3, [pc, #20]	@ (800d46c <prvIdleTask+0x2c>)
 800d456:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d45a:	601a      	str	r2, [r3, #0]
 800d45c:	f3bf 8f4f 	dsb	sy
 800d460:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d464:	e7f0      	b.n	800d448 <prvIdleTask+0x8>
 800d466:	bf00      	nop
 800d468:	2000718c 	.word	0x2000718c
 800d46c:	e000ed04 	.word	0xe000ed04

0800d470 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d470:	b580      	push	{r7, lr}
 800d472:	b082      	sub	sp, #8
 800d474:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d476:	2300      	movs	r3, #0
 800d478:	607b      	str	r3, [r7, #4]
 800d47a:	e00c      	b.n	800d496 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d47c:	687a      	ldr	r2, [r7, #4]
 800d47e:	4613      	mov	r3, r2
 800d480:	009b      	lsls	r3, r3, #2
 800d482:	4413      	add	r3, r2
 800d484:	009b      	lsls	r3, r3, #2
 800d486:	4a12      	ldr	r2, [pc, #72]	@ (800d4d0 <prvInitialiseTaskLists+0x60>)
 800d488:	4413      	add	r3, r2
 800d48a:	4618      	mov	r0, r3
 800d48c:	f7fe faf6 	bl	800ba7c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	3301      	adds	r3, #1
 800d494:	607b      	str	r3, [r7, #4]
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	2b37      	cmp	r3, #55	@ 0x37
 800d49a:	d9ef      	bls.n	800d47c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d49c:	480d      	ldr	r0, [pc, #52]	@ (800d4d4 <prvInitialiseTaskLists+0x64>)
 800d49e:	f7fe faed 	bl	800ba7c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d4a2:	480d      	ldr	r0, [pc, #52]	@ (800d4d8 <prvInitialiseTaskLists+0x68>)
 800d4a4:	f7fe faea 	bl	800ba7c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d4a8:	480c      	ldr	r0, [pc, #48]	@ (800d4dc <prvInitialiseTaskLists+0x6c>)
 800d4aa:	f7fe fae7 	bl	800ba7c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d4ae:	480c      	ldr	r0, [pc, #48]	@ (800d4e0 <prvInitialiseTaskLists+0x70>)
 800d4b0:	f7fe fae4 	bl	800ba7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d4b4:	480b      	ldr	r0, [pc, #44]	@ (800d4e4 <prvInitialiseTaskLists+0x74>)
 800d4b6:	f7fe fae1 	bl	800ba7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d4ba:	4b0b      	ldr	r3, [pc, #44]	@ (800d4e8 <prvInitialiseTaskLists+0x78>)
 800d4bc:	4a05      	ldr	r2, [pc, #20]	@ (800d4d4 <prvInitialiseTaskLists+0x64>)
 800d4be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d4c0:	4b0a      	ldr	r3, [pc, #40]	@ (800d4ec <prvInitialiseTaskLists+0x7c>)
 800d4c2:	4a05      	ldr	r2, [pc, #20]	@ (800d4d8 <prvInitialiseTaskLists+0x68>)
 800d4c4:	601a      	str	r2, [r3, #0]
}
 800d4c6:	bf00      	nop
 800d4c8:	3708      	adds	r7, #8
 800d4ca:	46bd      	mov	sp, r7
 800d4cc:	bd80      	pop	{r7, pc}
 800d4ce:	bf00      	nop
 800d4d0:	2000718c 	.word	0x2000718c
 800d4d4:	200075ec 	.word	0x200075ec
 800d4d8:	20007600 	.word	0x20007600
 800d4dc:	2000761c 	.word	0x2000761c
 800d4e0:	20007630 	.word	0x20007630
 800d4e4:	20007648 	.word	0x20007648
 800d4e8:	20007614 	.word	0x20007614
 800d4ec:	20007618 	.word	0x20007618

0800d4f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d4f0:	b580      	push	{r7, lr}
 800d4f2:	b082      	sub	sp, #8
 800d4f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d4f6:	e019      	b.n	800d52c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d4f8:	f000 ffde 	bl	800e4b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4fc:	4b10      	ldr	r3, [pc, #64]	@ (800d540 <prvCheckTasksWaitingTermination+0x50>)
 800d4fe:	68db      	ldr	r3, [r3, #12]
 800d500:	68db      	ldr	r3, [r3, #12]
 800d502:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	3304      	adds	r3, #4
 800d508:	4618      	mov	r0, r3
 800d50a:	f7fe fb41 	bl	800bb90 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d50e:	4b0d      	ldr	r3, [pc, #52]	@ (800d544 <prvCheckTasksWaitingTermination+0x54>)
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	3b01      	subs	r3, #1
 800d514:	4a0b      	ldr	r2, [pc, #44]	@ (800d544 <prvCheckTasksWaitingTermination+0x54>)
 800d516:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d518:	4b0b      	ldr	r3, [pc, #44]	@ (800d548 <prvCheckTasksWaitingTermination+0x58>)
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	3b01      	subs	r3, #1
 800d51e:	4a0a      	ldr	r2, [pc, #40]	@ (800d548 <prvCheckTasksWaitingTermination+0x58>)
 800d520:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d522:	f000 fffb 	bl	800e51c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d526:	6878      	ldr	r0, [r7, #4]
 800d528:	f000 f810 	bl	800d54c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d52c:	4b06      	ldr	r3, [pc, #24]	@ (800d548 <prvCheckTasksWaitingTermination+0x58>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d1e1      	bne.n	800d4f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d534:	bf00      	nop
 800d536:	bf00      	nop
 800d538:	3708      	adds	r7, #8
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bd80      	pop	{r7, pc}
 800d53e:	bf00      	nop
 800d540:	20007630 	.word	0x20007630
 800d544:	2000765c 	.word	0x2000765c
 800d548:	20007644 	.word	0x20007644

0800d54c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b084      	sub	sp, #16
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	3354      	adds	r3, #84	@ 0x54
 800d558:	4618      	mov	r0, r3
 800d55a:	f007 f9e5 	bl	8014928 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d564:	2b00      	cmp	r3, #0
 800d566:	d108      	bne.n	800d57a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d56c:	4618      	mov	r0, r3
 800d56e:	f001 f993 	bl	800e898 <vPortFree>
				vPortFree( pxTCB );
 800d572:	6878      	ldr	r0, [r7, #4]
 800d574:	f001 f990 	bl	800e898 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d578:	e019      	b.n	800d5ae <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d580:	2b01      	cmp	r3, #1
 800d582:	d103      	bne.n	800d58c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d584:	6878      	ldr	r0, [r7, #4]
 800d586:	f001 f987 	bl	800e898 <vPortFree>
	}
 800d58a:	e010      	b.n	800d5ae <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d592:	2b02      	cmp	r3, #2
 800d594:	d00b      	beq.n	800d5ae <prvDeleteTCB+0x62>
	__asm volatile
 800d596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d59a:	f383 8811 	msr	BASEPRI, r3
 800d59e:	f3bf 8f6f 	isb	sy
 800d5a2:	f3bf 8f4f 	dsb	sy
 800d5a6:	60fb      	str	r3, [r7, #12]
}
 800d5a8:	bf00      	nop
 800d5aa:	bf00      	nop
 800d5ac:	e7fd      	b.n	800d5aa <prvDeleteTCB+0x5e>
	}
 800d5ae:	bf00      	nop
 800d5b0:	3710      	adds	r7, #16
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	bd80      	pop	{r7, pc}
	...

0800d5b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d5b8:	b480      	push	{r7}
 800d5ba:	b083      	sub	sp, #12
 800d5bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d5be:	4b0c      	ldr	r3, [pc, #48]	@ (800d5f0 <prvResetNextTaskUnblockTime+0x38>)
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d104      	bne.n	800d5d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d5c8:	4b0a      	ldr	r3, [pc, #40]	@ (800d5f4 <prvResetNextTaskUnblockTime+0x3c>)
 800d5ca:	f04f 32ff 	mov.w	r2, #4294967295
 800d5ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d5d0:	e008      	b.n	800d5e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d5d2:	4b07      	ldr	r3, [pc, #28]	@ (800d5f0 <prvResetNextTaskUnblockTime+0x38>)
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	68db      	ldr	r3, [r3, #12]
 800d5d8:	68db      	ldr	r3, [r3, #12]
 800d5da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	685b      	ldr	r3, [r3, #4]
 800d5e0:	4a04      	ldr	r2, [pc, #16]	@ (800d5f4 <prvResetNextTaskUnblockTime+0x3c>)
 800d5e2:	6013      	str	r3, [r2, #0]
}
 800d5e4:	bf00      	nop
 800d5e6:	370c      	adds	r7, #12
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ee:	4770      	bx	lr
 800d5f0:	20007614 	.word	0x20007614
 800d5f4:	2000767c 	.word	0x2000767c

0800d5f8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800d5f8:	b480      	push	{r7}
 800d5fa:	b083      	sub	sp, #12
 800d5fc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800d5fe:	4b05      	ldr	r3, [pc, #20]	@ (800d614 <xTaskGetCurrentTaskHandle+0x1c>)
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	607b      	str	r3, [r7, #4]

		return xReturn;
 800d604:	687b      	ldr	r3, [r7, #4]
	}
 800d606:	4618      	mov	r0, r3
 800d608:	370c      	adds	r7, #12
 800d60a:	46bd      	mov	sp, r7
 800d60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d610:	4770      	bx	lr
 800d612:	bf00      	nop
 800d614:	20007188 	.word	0x20007188

0800d618 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d618:	b480      	push	{r7}
 800d61a:	b083      	sub	sp, #12
 800d61c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d61e:	4b0b      	ldr	r3, [pc, #44]	@ (800d64c <xTaskGetSchedulerState+0x34>)
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d102      	bne.n	800d62c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d626:	2301      	movs	r3, #1
 800d628:	607b      	str	r3, [r7, #4]
 800d62a:	e008      	b.n	800d63e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d62c:	4b08      	ldr	r3, [pc, #32]	@ (800d650 <xTaskGetSchedulerState+0x38>)
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d102      	bne.n	800d63a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d634:	2302      	movs	r3, #2
 800d636:	607b      	str	r3, [r7, #4]
 800d638:	e001      	b.n	800d63e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d63a:	2300      	movs	r3, #0
 800d63c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d63e:	687b      	ldr	r3, [r7, #4]
	}
 800d640:	4618      	mov	r0, r3
 800d642:	370c      	adds	r7, #12
 800d644:	46bd      	mov	sp, r7
 800d646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64a:	4770      	bx	lr
 800d64c:	20007668 	.word	0x20007668
 800d650:	20007684 	.word	0x20007684

0800d654 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d654:	b580      	push	{r7, lr}
 800d656:	b084      	sub	sp, #16
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d660:	2300      	movs	r3, #0
 800d662:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d051      	beq.n	800d70e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d66a:	68bb      	ldr	r3, [r7, #8]
 800d66c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d66e:	4b2a      	ldr	r3, [pc, #168]	@ (800d718 <xTaskPriorityInherit+0xc4>)
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d674:	429a      	cmp	r2, r3
 800d676:	d241      	bcs.n	800d6fc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d678:	68bb      	ldr	r3, [r7, #8]
 800d67a:	699b      	ldr	r3, [r3, #24]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	db06      	blt.n	800d68e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d680:	4b25      	ldr	r3, [pc, #148]	@ (800d718 <xTaskPriorityInherit+0xc4>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d686:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d68a:	68bb      	ldr	r3, [r7, #8]
 800d68c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d68e:	68bb      	ldr	r3, [r7, #8]
 800d690:	6959      	ldr	r1, [r3, #20]
 800d692:	68bb      	ldr	r3, [r7, #8]
 800d694:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d696:	4613      	mov	r3, r2
 800d698:	009b      	lsls	r3, r3, #2
 800d69a:	4413      	add	r3, r2
 800d69c:	009b      	lsls	r3, r3, #2
 800d69e:	4a1f      	ldr	r2, [pc, #124]	@ (800d71c <xTaskPriorityInherit+0xc8>)
 800d6a0:	4413      	add	r3, r2
 800d6a2:	4299      	cmp	r1, r3
 800d6a4:	d122      	bne.n	800d6ec <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	3304      	adds	r3, #4
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	f7fe fa70 	bl	800bb90 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d6b0:	4b19      	ldr	r3, [pc, #100]	@ (800d718 <xTaskPriorityInherit+0xc4>)
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6b6:	68bb      	ldr	r3, [r7, #8]
 800d6b8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d6ba:	68bb      	ldr	r3, [r7, #8]
 800d6bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6be:	4b18      	ldr	r3, [pc, #96]	@ (800d720 <xTaskPriorityInherit+0xcc>)
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	429a      	cmp	r2, r3
 800d6c4:	d903      	bls.n	800d6ce <xTaskPriorityInherit+0x7a>
 800d6c6:	68bb      	ldr	r3, [r7, #8]
 800d6c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6ca:	4a15      	ldr	r2, [pc, #84]	@ (800d720 <xTaskPriorityInherit+0xcc>)
 800d6cc:	6013      	str	r3, [r2, #0]
 800d6ce:	68bb      	ldr	r3, [r7, #8]
 800d6d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6d2:	4613      	mov	r3, r2
 800d6d4:	009b      	lsls	r3, r3, #2
 800d6d6:	4413      	add	r3, r2
 800d6d8:	009b      	lsls	r3, r3, #2
 800d6da:	4a10      	ldr	r2, [pc, #64]	@ (800d71c <xTaskPriorityInherit+0xc8>)
 800d6dc:	441a      	add	r2, r3
 800d6de:	68bb      	ldr	r3, [r7, #8]
 800d6e0:	3304      	adds	r3, #4
 800d6e2:	4619      	mov	r1, r3
 800d6e4:	4610      	mov	r0, r2
 800d6e6:	f7fe f9f6 	bl	800bad6 <vListInsertEnd>
 800d6ea:	e004      	b.n	800d6f6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d6ec:	4b0a      	ldr	r3, [pc, #40]	@ (800d718 <xTaskPriorityInherit+0xc4>)
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6f2:	68bb      	ldr	r3, [r7, #8]
 800d6f4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d6f6:	2301      	movs	r3, #1
 800d6f8:	60fb      	str	r3, [r7, #12]
 800d6fa:	e008      	b.n	800d70e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d6fc:	68bb      	ldr	r3, [r7, #8]
 800d6fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d700:	4b05      	ldr	r3, [pc, #20]	@ (800d718 <xTaskPriorityInherit+0xc4>)
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d706:	429a      	cmp	r2, r3
 800d708:	d201      	bcs.n	800d70e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d70a:	2301      	movs	r3, #1
 800d70c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d70e:	68fb      	ldr	r3, [r7, #12]
	}
 800d710:	4618      	mov	r0, r3
 800d712:	3710      	adds	r7, #16
 800d714:	46bd      	mov	sp, r7
 800d716:	bd80      	pop	{r7, pc}
 800d718:	20007188 	.word	0x20007188
 800d71c:	2000718c 	.word	0x2000718c
 800d720:	20007664 	.word	0x20007664

0800d724 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d724:	b580      	push	{r7, lr}
 800d726:	b086      	sub	sp, #24
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d730:	2300      	movs	r3, #0
 800d732:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d058      	beq.n	800d7ec <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d73a:	4b2f      	ldr	r3, [pc, #188]	@ (800d7f8 <xTaskPriorityDisinherit+0xd4>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	693a      	ldr	r2, [r7, #16]
 800d740:	429a      	cmp	r2, r3
 800d742:	d00b      	beq.n	800d75c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d748:	f383 8811 	msr	BASEPRI, r3
 800d74c:	f3bf 8f6f 	isb	sy
 800d750:	f3bf 8f4f 	dsb	sy
 800d754:	60fb      	str	r3, [r7, #12]
}
 800d756:	bf00      	nop
 800d758:	bf00      	nop
 800d75a:	e7fd      	b.n	800d758 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d75c:	693b      	ldr	r3, [r7, #16]
 800d75e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d760:	2b00      	cmp	r3, #0
 800d762:	d10b      	bne.n	800d77c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d768:	f383 8811 	msr	BASEPRI, r3
 800d76c:	f3bf 8f6f 	isb	sy
 800d770:	f3bf 8f4f 	dsb	sy
 800d774:	60bb      	str	r3, [r7, #8]
}
 800d776:	bf00      	nop
 800d778:	bf00      	nop
 800d77a:	e7fd      	b.n	800d778 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d77c:	693b      	ldr	r3, [r7, #16]
 800d77e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d780:	1e5a      	subs	r2, r3, #1
 800d782:	693b      	ldr	r3, [r7, #16]
 800d784:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d786:	693b      	ldr	r3, [r7, #16]
 800d788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d78a:	693b      	ldr	r3, [r7, #16]
 800d78c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d78e:	429a      	cmp	r2, r3
 800d790:	d02c      	beq.n	800d7ec <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d792:	693b      	ldr	r3, [r7, #16]
 800d794:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d796:	2b00      	cmp	r3, #0
 800d798:	d128      	bne.n	800d7ec <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d79a:	693b      	ldr	r3, [r7, #16]
 800d79c:	3304      	adds	r3, #4
 800d79e:	4618      	mov	r0, r3
 800d7a0:	f7fe f9f6 	bl	800bb90 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d7a4:	693b      	ldr	r3, [r7, #16]
 800d7a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d7a8:	693b      	ldr	r3, [r7, #16]
 800d7aa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d7ac:	693b      	ldr	r3, [r7, #16]
 800d7ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7b0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d7b4:	693b      	ldr	r3, [r7, #16]
 800d7b6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d7b8:	693b      	ldr	r3, [r7, #16]
 800d7ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7bc:	4b0f      	ldr	r3, [pc, #60]	@ (800d7fc <xTaskPriorityDisinherit+0xd8>)
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	429a      	cmp	r2, r3
 800d7c2:	d903      	bls.n	800d7cc <xTaskPriorityDisinherit+0xa8>
 800d7c4:	693b      	ldr	r3, [r7, #16]
 800d7c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7c8:	4a0c      	ldr	r2, [pc, #48]	@ (800d7fc <xTaskPriorityDisinherit+0xd8>)
 800d7ca:	6013      	str	r3, [r2, #0]
 800d7cc:	693b      	ldr	r3, [r7, #16]
 800d7ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7d0:	4613      	mov	r3, r2
 800d7d2:	009b      	lsls	r3, r3, #2
 800d7d4:	4413      	add	r3, r2
 800d7d6:	009b      	lsls	r3, r3, #2
 800d7d8:	4a09      	ldr	r2, [pc, #36]	@ (800d800 <xTaskPriorityDisinherit+0xdc>)
 800d7da:	441a      	add	r2, r3
 800d7dc:	693b      	ldr	r3, [r7, #16]
 800d7de:	3304      	adds	r3, #4
 800d7e0:	4619      	mov	r1, r3
 800d7e2:	4610      	mov	r0, r2
 800d7e4:	f7fe f977 	bl	800bad6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d7e8:	2301      	movs	r3, #1
 800d7ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d7ec:	697b      	ldr	r3, [r7, #20]
	}
 800d7ee:	4618      	mov	r0, r3
 800d7f0:	3718      	adds	r7, #24
 800d7f2:	46bd      	mov	sp, r7
 800d7f4:	bd80      	pop	{r7, pc}
 800d7f6:	bf00      	nop
 800d7f8:	20007188 	.word	0x20007188
 800d7fc:	20007664 	.word	0x20007664
 800d800:	2000718c 	.word	0x2000718c

0800d804 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d804:	b580      	push	{r7, lr}
 800d806:	b088      	sub	sp, #32
 800d808:	af00      	add	r7, sp, #0
 800d80a:	6078      	str	r0, [r7, #4]
 800d80c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d812:	2301      	movs	r3, #1
 800d814:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d06c      	beq.n	800d8f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d81c:	69bb      	ldr	r3, [r7, #24]
 800d81e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d820:	2b00      	cmp	r3, #0
 800d822:	d10b      	bne.n	800d83c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800d824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d828:	f383 8811 	msr	BASEPRI, r3
 800d82c:	f3bf 8f6f 	isb	sy
 800d830:	f3bf 8f4f 	dsb	sy
 800d834:	60fb      	str	r3, [r7, #12]
}
 800d836:	bf00      	nop
 800d838:	bf00      	nop
 800d83a:	e7fd      	b.n	800d838 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d83c:	69bb      	ldr	r3, [r7, #24]
 800d83e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d840:	683a      	ldr	r2, [r7, #0]
 800d842:	429a      	cmp	r2, r3
 800d844:	d902      	bls.n	800d84c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d846:	683b      	ldr	r3, [r7, #0]
 800d848:	61fb      	str	r3, [r7, #28]
 800d84a:	e002      	b.n	800d852 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d84c:	69bb      	ldr	r3, [r7, #24]
 800d84e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d850:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d852:	69bb      	ldr	r3, [r7, #24]
 800d854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d856:	69fa      	ldr	r2, [r7, #28]
 800d858:	429a      	cmp	r2, r3
 800d85a:	d04c      	beq.n	800d8f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d85c:	69bb      	ldr	r3, [r7, #24]
 800d85e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d860:	697a      	ldr	r2, [r7, #20]
 800d862:	429a      	cmp	r2, r3
 800d864:	d147      	bne.n	800d8f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d866:	4b26      	ldr	r3, [pc, #152]	@ (800d900 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	69ba      	ldr	r2, [r7, #24]
 800d86c:	429a      	cmp	r2, r3
 800d86e:	d10b      	bne.n	800d888 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800d870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d874:	f383 8811 	msr	BASEPRI, r3
 800d878:	f3bf 8f6f 	isb	sy
 800d87c:	f3bf 8f4f 	dsb	sy
 800d880:	60bb      	str	r3, [r7, #8]
}
 800d882:	bf00      	nop
 800d884:	bf00      	nop
 800d886:	e7fd      	b.n	800d884 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d888:	69bb      	ldr	r3, [r7, #24]
 800d88a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d88c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d88e:	69bb      	ldr	r3, [r7, #24]
 800d890:	69fa      	ldr	r2, [r7, #28]
 800d892:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d894:	69bb      	ldr	r3, [r7, #24]
 800d896:	699b      	ldr	r3, [r3, #24]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	db04      	blt.n	800d8a6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d89c:	69fb      	ldr	r3, [r7, #28]
 800d89e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d8a2:	69bb      	ldr	r3, [r7, #24]
 800d8a4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d8a6:	69bb      	ldr	r3, [r7, #24]
 800d8a8:	6959      	ldr	r1, [r3, #20]
 800d8aa:	693a      	ldr	r2, [r7, #16]
 800d8ac:	4613      	mov	r3, r2
 800d8ae:	009b      	lsls	r3, r3, #2
 800d8b0:	4413      	add	r3, r2
 800d8b2:	009b      	lsls	r3, r3, #2
 800d8b4:	4a13      	ldr	r2, [pc, #76]	@ (800d904 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d8b6:	4413      	add	r3, r2
 800d8b8:	4299      	cmp	r1, r3
 800d8ba:	d11c      	bne.n	800d8f6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d8bc:	69bb      	ldr	r3, [r7, #24]
 800d8be:	3304      	adds	r3, #4
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	f7fe f965 	bl	800bb90 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d8c6:	69bb      	ldr	r3, [r7, #24]
 800d8c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8ca:	4b0f      	ldr	r3, [pc, #60]	@ (800d908 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	429a      	cmp	r2, r3
 800d8d0:	d903      	bls.n	800d8da <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800d8d2:	69bb      	ldr	r3, [r7, #24]
 800d8d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8d6:	4a0c      	ldr	r2, [pc, #48]	@ (800d908 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800d8d8:	6013      	str	r3, [r2, #0]
 800d8da:	69bb      	ldr	r3, [r7, #24]
 800d8dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8de:	4613      	mov	r3, r2
 800d8e0:	009b      	lsls	r3, r3, #2
 800d8e2:	4413      	add	r3, r2
 800d8e4:	009b      	lsls	r3, r3, #2
 800d8e6:	4a07      	ldr	r2, [pc, #28]	@ (800d904 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d8e8:	441a      	add	r2, r3
 800d8ea:	69bb      	ldr	r3, [r7, #24]
 800d8ec:	3304      	adds	r3, #4
 800d8ee:	4619      	mov	r1, r3
 800d8f0:	4610      	mov	r0, r2
 800d8f2:	f7fe f8f0 	bl	800bad6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d8f6:	bf00      	nop
 800d8f8:	3720      	adds	r7, #32
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	bd80      	pop	{r7, pc}
 800d8fe:	bf00      	nop
 800d900:	20007188 	.word	0x20007188
 800d904:	2000718c 	.word	0x2000718c
 800d908:	20007664 	.word	0x20007664

0800d90c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d90c:	b480      	push	{r7}
 800d90e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d910:	4b07      	ldr	r3, [pc, #28]	@ (800d930 <pvTaskIncrementMutexHeldCount+0x24>)
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d004      	beq.n	800d922 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d918:	4b05      	ldr	r3, [pc, #20]	@ (800d930 <pvTaskIncrementMutexHeldCount+0x24>)
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d91e:	3201      	adds	r2, #1
 800d920:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800d922:	4b03      	ldr	r3, [pc, #12]	@ (800d930 <pvTaskIncrementMutexHeldCount+0x24>)
 800d924:	681b      	ldr	r3, [r3, #0]
	}
 800d926:	4618      	mov	r0, r3
 800d928:	46bd      	mov	sp, r7
 800d92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92e:	4770      	bx	lr
 800d930:	20007188 	.word	0x20007188

0800d934 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800d934:	b580      	push	{r7, lr}
 800d936:	b084      	sub	sp, #16
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
 800d93c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800d93e:	f000 fdbb 	bl	800e4b8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800d942:	4b20      	ldr	r3, [pc, #128]	@ (800d9c4 <ulTaskNotifyTake+0x90>)
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d113      	bne.n	800d976 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800d94e:	4b1d      	ldr	r3, [pc, #116]	@ (800d9c4 <ulTaskNotifyTake+0x90>)
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	2201      	movs	r2, #1
 800d954:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800d958:	683b      	ldr	r3, [r7, #0]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d00b      	beq.n	800d976 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d95e:	2101      	movs	r1, #1
 800d960:	6838      	ldr	r0, [r7, #0]
 800d962:	f000 f8c9 	bl	800daf8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800d966:	4b18      	ldr	r3, [pc, #96]	@ (800d9c8 <ulTaskNotifyTake+0x94>)
 800d968:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d96c:	601a      	str	r2, [r3, #0]
 800d96e:	f3bf 8f4f 	dsb	sy
 800d972:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800d976:	f000 fdd1 	bl	800e51c <vPortExitCritical>

		taskENTER_CRITICAL();
 800d97a:	f000 fd9d 	bl	800e4b8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800d97e:	4b11      	ldr	r3, [pc, #68]	@ (800d9c4 <ulTaskNotifyTake+0x90>)
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d986:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d00e      	beq.n	800d9ac <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d005      	beq.n	800d9a0 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800d994:	4b0b      	ldr	r3, [pc, #44]	@ (800d9c4 <ulTaskNotifyTake+0x90>)
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	2200      	movs	r2, #0
 800d99a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800d99e:	e005      	b.n	800d9ac <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800d9a0:	4b08      	ldr	r3, [pc, #32]	@ (800d9c4 <ulTaskNotifyTake+0x90>)
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	68fa      	ldr	r2, [r7, #12]
 800d9a6:	3a01      	subs	r2, #1
 800d9a8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d9ac:	4b05      	ldr	r3, [pc, #20]	@ (800d9c4 <ulTaskNotifyTake+0x90>)
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800d9b6:	f000 fdb1 	bl	800e51c <vPortExitCritical>

		return ulReturn;
 800d9ba:	68fb      	ldr	r3, [r7, #12]
	}
 800d9bc:	4618      	mov	r0, r3
 800d9be:	3710      	adds	r7, #16
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	bd80      	pop	{r7, pc}
 800d9c4:	20007188 	.word	0x20007188
 800d9c8:	e000ed04 	.word	0xe000ed04

0800d9cc <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800d9cc:	b580      	push	{r7, lr}
 800d9ce:	b08a      	sub	sp, #40	@ 0x28
 800d9d0:	af00      	add	r7, sp, #0
 800d9d2:	6078      	str	r0, [r7, #4]
 800d9d4:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d10b      	bne.n	800d9f4 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800d9dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9e0:	f383 8811 	msr	BASEPRI, r3
 800d9e4:	f3bf 8f6f 	isb	sy
 800d9e8:	f3bf 8f4f 	dsb	sy
 800d9ec:	61bb      	str	r3, [r7, #24]
}
 800d9ee:	bf00      	nop
 800d9f0:	bf00      	nop
 800d9f2:	e7fd      	b.n	800d9f0 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d9f4:	f000 fe40 	bl	800e678 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 800d9fc:	f3ef 8211 	mrs	r2, BASEPRI
 800da00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da04:	f383 8811 	msr	BASEPRI, r3
 800da08:	f3bf 8f6f 	isb	sy
 800da0c:	f3bf 8f4f 	dsb	sy
 800da10:	617a      	str	r2, [r7, #20]
 800da12:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800da14:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800da16:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800da18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da1a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800da1e:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800da20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da22:	2202      	movs	r2, #2
 800da24:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800da28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da2a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800da2e:	1c5a      	adds	r2, r3, #1
 800da30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da32:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800da36:	7ffb      	ldrb	r3, [r7, #31]
 800da38:	2b01      	cmp	r3, #1
 800da3a:	d147      	bne.n	800dacc <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800da3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da40:	2b00      	cmp	r3, #0
 800da42:	d00b      	beq.n	800da5c <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800da44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da48:	f383 8811 	msr	BASEPRI, r3
 800da4c:	f3bf 8f6f 	isb	sy
 800da50:	f3bf 8f4f 	dsb	sy
 800da54:	60fb      	str	r3, [r7, #12]
}
 800da56:	bf00      	nop
 800da58:	bf00      	nop
 800da5a:	e7fd      	b.n	800da58 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800da5c:	4b20      	ldr	r3, [pc, #128]	@ (800dae0 <vTaskNotifyGiveFromISR+0x114>)
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d11d      	bne.n	800daa0 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800da64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da66:	3304      	adds	r3, #4
 800da68:	4618      	mov	r0, r3
 800da6a:	f7fe f891 	bl	800bb90 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800da6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da72:	4b1c      	ldr	r3, [pc, #112]	@ (800dae4 <vTaskNotifyGiveFromISR+0x118>)
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	429a      	cmp	r2, r3
 800da78:	d903      	bls.n	800da82 <vTaskNotifyGiveFromISR+0xb6>
 800da7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da7e:	4a19      	ldr	r2, [pc, #100]	@ (800dae4 <vTaskNotifyGiveFromISR+0x118>)
 800da80:	6013      	str	r3, [r2, #0]
 800da82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da86:	4613      	mov	r3, r2
 800da88:	009b      	lsls	r3, r3, #2
 800da8a:	4413      	add	r3, r2
 800da8c:	009b      	lsls	r3, r3, #2
 800da8e:	4a16      	ldr	r2, [pc, #88]	@ (800dae8 <vTaskNotifyGiveFromISR+0x11c>)
 800da90:	441a      	add	r2, r3
 800da92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da94:	3304      	adds	r3, #4
 800da96:	4619      	mov	r1, r3
 800da98:	4610      	mov	r0, r2
 800da9a:	f7fe f81c 	bl	800bad6 <vListInsertEnd>
 800da9e:	e005      	b.n	800daac <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800daa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa2:	3318      	adds	r3, #24
 800daa4:	4619      	mov	r1, r3
 800daa6:	4811      	ldr	r0, [pc, #68]	@ (800daec <vTaskNotifyGiveFromISR+0x120>)
 800daa8:	f7fe f815 	bl	800bad6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800daac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dab0:	4b0f      	ldr	r3, [pc, #60]	@ (800daf0 <vTaskNotifyGiveFromISR+0x124>)
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dab6:	429a      	cmp	r2, r3
 800dab8:	d908      	bls.n	800dacc <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800daba:	683b      	ldr	r3, [r7, #0]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d002      	beq.n	800dac6 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800dac0:	683b      	ldr	r3, [r7, #0]
 800dac2:	2201      	movs	r2, #1
 800dac4:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800dac6:	4b0b      	ldr	r3, [pc, #44]	@ (800daf4 <vTaskNotifyGiveFromISR+0x128>)
 800dac8:	2201      	movs	r2, #1
 800daca:	601a      	str	r2, [r3, #0]
 800dacc:	6a3b      	ldr	r3, [r7, #32]
 800dace:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800dad0:	68bb      	ldr	r3, [r7, #8]
 800dad2:	f383 8811 	msr	BASEPRI, r3
}
 800dad6:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800dad8:	bf00      	nop
 800dada:	3728      	adds	r7, #40	@ 0x28
 800dadc:	46bd      	mov	sp, r7
 800dade:	bd80      	pop	{r7, pc}
 800dae0:	20007684 	.word	0x20007684
 800dae4:	20007664 	.word	0x20007664
 800dae8:	2000718c 	.word	0x2000718c
 800daec:	2000761c 	.word	0x2000761c
 800daf0:	20007188 	.word	0x20007188
 800daf4:	20007670 	.word	0x20007670

0800daf8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b084      	sub	sp, #16
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	6078      	str	r0, [r7, #4]
 800db00:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800db02:	4b21      	ldr	r3, [pc, #132]	@ (800db88 <prvAddCurrentTaskToDelayedList+0x90>)
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800db08:	4b20      	ldr	r3, [pc, #128]	@ (800db8c <prvAddCurrentTaskToDelayedList+0x94>)
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	3304      	adds	r3, #4
 800db0e:	4618      	mov	r0, r3
 800db10:	f7fe f83e 	bl	800bb90 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db1a:	d10a      	bne.n	800db32 <prvAddCurrentTaskToDelayedList+0x3a>
 800db1c:	683b      	ldr	r3, [r7, #0]
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d007      	beq.n	800db32 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800db22:	4b1a      	ldr	r3, [pc, #104]	@ (800db8c <prvAddCurrentTaskToDelayedList+0x94>)
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	3304      	adds	r3, #4
 800db28:	4619      	mov	r1, r3
 800db2a:	4819      	ldr	r0, [pc, #100]	@ (800db90 <prvAddCurrentTaskToDelayedList+0x98>)
 800db2c:	f7fd ffd3 	bl	800bad6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800db30:	e026      	b.n	800db80 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800db32:	68fa      	ldr	r2, [r7, #12]
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	4413      	add	r3, r2
 800db38:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800db3a:	4b14      	ldr	r3, [pc, #80]	@ (800db8c <prvAddCurrentTaskToDelayedList+0x94>)
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	68ba      	ldr	r2, [r7, #8]
 800db40:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800db42:	68ba      	ldr	r2, [r7, #8]
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	429a      	cmp	r2, r3
 800db48:	d209      	bcs.n	800db5e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800db4a:	4b12      	ldr	r3, [pc, #72]	@ (800db94 <prvAddCurrentTaskToDelayedList+0x9c>)
 800db4c:	681a      	ldr	r2, [r3, #0]
 800db4e:	4b0f      	ldr	r3, [pc, #60]	@ (800db8c <prvAddCurrentTaskToDelayedList+0x94>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	3304      	adds	r3, #4
 800db54:	4619      	mov	r1, r3
 800db56:	4610      	mov	r0, r2
 800db58:	f7fd ffe1 	bl	800bb1e <vListInsert>
}
 800db5c:	e010      	b.n	800db80 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800db5e:	4b0e      	ldr	r3, [pc, #56]	@ (800db98 <prvAddCurrentTaskToDelayedList+0xa0>)
 800db60:	681a      	ldr	r2, [r3, #0]
 800db62:	4b0a      	ldr	r3, [pc, #40]	@ (800db8c <prvAddCurrentTaskToDelayedList+0x94>)
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	3304      	adds	r3, #4
 800db68:	4619      	mov	r1, r3
 800db6a:	4610      	mov	r0, r2
 800db6c:	f7fd ffd7 	bl	800bb1e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800db70:	4b0a      	ldr	r3, [pc, #40]	@ (800db9c <prvAddCurrentTaskToDelayedList+0xa4>)
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	68ba      	ldr	r2, [r7, #8]
 800db76:	429a      	cmp	r2, r3
 800db78:	d202      	bcs.n	800db80 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800db7a:	4a08      	ldr	r2, [pc, #32]	@ (800db9c <prvAddCurrentTaskToDelayedList+0xa4>)
 800db7c:	68bb      	ldr	r3, [r7, #8]
 800db7e:	6013      	str	r3, [r2, #0]
}
 800db80:	bf00      	nop
 800db82:	3710      	adds	r7, #16
 800db84:	46bd      	mov	sp, r7
 800db86:	bd80      	pop	{r7, pc}
 800db88:	20007660 	.word	0x20007660
 800db8c:	20007188 	.word	0x20007188
 800db90:	20007648 	.word	0x20007648
 800db94:	20007618 	.word	0x20007618
 800db98:	20007614 	.word	0x20007614
 800db9c:	2000767c 	.word	0x2000767c

0800dba0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800dba0:	b580      	push	{r7, lr}
 800dba2:	b08a      	sub	sp, #40	@ 0x28
 800dba4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800dba6:	2300      	movs	r3, #0
 800dba8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800dbaa:	f000 fb13 	bl	800e1d4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800dbae:	4b1d      	ldr	r3, [pc, #116]	@ (800dc24 <xTimerCreateTimerTask+0x84>)
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d021      	beq.n	800dbfa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800dbba:	2300      	movs	r3, #0
 800dbbc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800dbbe:	1d3a      	adds	r2, r7, #4
 800dbc0:	f107 0108 	add.w	r1, r7, #8
 800dbc4:	f107 030c 	add.w	r3, r7, #12
 800dbc8:	4618      	mov	r0, r3
 800dbca:	f7fd ff3d 	bl	800ba48 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800dbce:	6879      	ldr	r1, [r7, #4]
 800dbd0:	68bb      	ldr	r3, [r7, #8]
 800dbd2:	68fa      	ldr	r2, [r7, #12]
 800dbd4:	9202      	str	r2, [sp, #8]
 800dbd6:	9301      	str	r3, [sp, #4]
 800dbd8:	2302      	movs	r3, #2
 800dbda:	9300      	str	r3, [sp, #0]
 800dbdc:	2300      	movs	r3, #0
 800dbde:	460a      	mov	r2, r1
 800dbe0:	4911      	ldr	r1, [pc, #68]	@ (800dc28 <xTimerCreateTimerTask+0x88>)
 800dbe2:	4812      	ldr	r0, [pc, #72]	@ (800dc2c <xTimerCreateTimerTask+0x8c>)
 800dbe4:	f7fe feb0 	bl	800c948 <xTaskCreateStatic>
 800dbe8:	4603      	mov	r3, r0
 800dbea:	4a11      	ldr	r2, [pc, #68]	@ (800dc30 <xTimerCreateTimerTask+0x90>)
 800dbec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800dbee:	4b10      	ldr	r3, [pc, #64]	@ (800dc30 <xTimerCreateTimerTask+0x90>)
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d001      	beq.n	800dbfa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800dbf6:	2301      	movs	r3, #1
 800dbf8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800dbfa:	697b      	ldr	r3, [r7, #20]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d10b      	bne.n	800dc18 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800dc00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc04:	f383 8811 	msr	BASEPRI, r3
 800dc08:	f3bf 8f6f 	isb	sy
 800dc0c:	f3bf 8f4f 	dsb	sy
 800dc10:	613b      	str	r3, [r7, #16]
}
 800dc12:	bf00      	nop
 800dc14:	bf00      	nop
 800dc16:	e7fd      	b.n	800dc14 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800dc18:	697b      	ldr	r3, [r7, #20]
}
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	3718      	adds	r7, #24
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}
 800dc22:	bf00      	nop
 800dc24:	200076b8 	.word	0x200076b8
 800dc28:	08016e64 	.word	0x08016e64
 800dc2c:	0800dd6d 	.word	0x0800dd6d
 800dc30:	200076bc 	.word	0x200076bc

0800dc34 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b08a      	sub	sp, #40	@ 0x28
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	60f8      	str	r0, [r7, #12]
 800dc3c:	60b9      	str	r1, [r7, #8]
 800dc3e:	607a      	str	r2, [r7, #4]
 800dc40:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800dc42:	2300      	movs	r3, #0
 800dc44:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d10b      	bne.n	800dc64 <xTimerGenericCommand+0x30>
	__asm volatile
 800dc4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc50:	f383 8811 	msr	BASEPRI, r3
 800dc54:	f3bf 8f6f 	isb	sy
 800dc58:	f3bf 8f4f 	dsb	sy
 800dc5c:	623b      	str	r3, [r7, #32]
}
 800dc5e:	bf00      	nop
 800dc60:	bf00      	nop
 800dc62:	e7fd      	b.n	800dc60 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800dc64:	4b19      	ldr	r3, [pc, #100]	@ (800dccc <xTimerGenericCommand+0x98>)
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d02a      	beq.n	800dcc2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800dc6c:	68bb      	ldr	r3, [r7, #8]
 800dc6e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800dc78:	68bb      	ldr	r3, [r7, #8]
 800dc7a:	2b05      	cmp	r3, #5
 800dc7c:	dc18      	bgt.n	800dcb0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800dc7e:	f7ff fccb 	bl	800d618 <xTaskGetSchedulerState>
 800dc82:	4603      	mov	r3, r0
 800dc84:	2b02      	cmp	r3, #2
 800dc86:	d109      	bne.n	800dc9c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800dc88:	4b10      	ldr	r3, [pc, #64]	@ (800dccc <xTimerGenericCommand+0x98>)
 800dc8a:	6818      	ldr	r0, [r3, #0]
 800dc8c:	f107 0110 	add.w	r1, r7, #16
 800dc90:	2300      	movs	r3, #0
 800dc92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dc94:	f7fe f920 	bl	800bed8 <xQueueGenericSend>
 800dc98:	6278      	str	r0, [r7, #36]	@ 0x24
 800dc9a:	e012      	b.n	800dcc2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800dc9c:	4b0b      	ldr	r3, [pc, #44]	@ (800dccc <xTimerGenericCommand+0x98>)
 800dc9e:	6818      	ldr	r0, [r3, #0]
 800dca0:	f107 0110 	add.w	r1, r7, #16
 800dca4:	2300      	movs	r3, #0
 800dca6:	2200      	movs	r2, #0
 800dca8:	f7fe f916 	bl	800bed8 <xQueueGenericSend>
 800dcac:	6278      	str	r0, [r7, #36]	@ 0x24
 800dcae:	e008      	b.n	800dcc2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800dcb0:	4b06      	ldr	r3, [pc, #24]	@ (800dccc <xTimerGenericCommand+0x98>)
 800dcb2:	6818      	ldr	r0, [r3, #0]
 800dcb4:	f107 0110 	add.w	r1, r7, #16
 800dcb8:	2300      	movs	r3, #0
 800dcba:	683a      	ldr	r2, [r7, #0]
 800dcbc:	f7fe fa0e 	bl	800c0dc <xQueueGenericSendFromISR>
 800dcc0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800dcc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	3728      	adds	r7, #40	@ 0x28
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	bd80      	pop	{r7, pc}
 800dccc:	200076b8 	.word	0x200076b8

0800dcd0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	b088      	sub	sp, #32
 800dcd4:	af02      	add	r7, sp, #8
 800dcd6:	6078      	str	r0, [r7, #4]
 800dcd8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dcda:	4b23      	ldr	r3, [pc, #140]	@ (800dd68 <prvProcessExpiredTimer+0x98>)
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	68db      	ldr	r3, [r3, #12]
 800dce0:	68db      	ldr	r3, [r3, #12]
 800dce2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dce4:	697b      	ldr	r3, [r7, #20]
 800dce6:	3304      	adds	r3, #4
 800dce8:	4618      	mov	r0, r3
 800dcea:	f7fd ff51 	bl	800bb90 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dcee:	697b      	ldr	r3, [r7, #20]
 800dcf0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dcf4:	f003 0304 	and.w	r3, r3, #4
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d023      	beq.n	800dd44 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800dcfc:	697b      	ldr	r3, [r7, #20]
 800dcfe:	699a      	ldr	r2, [r3, #24]
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	18d1      	adds	r1, r2, r3
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	683a      	ldr	r2, [r7, #0]
 800dd08:	6978      	ldr	r0, [r7, #20]
 800dd0a:	f000 f8d5 	bl	800deb8 <prvInsertTimerInActiveList>
 800dd0e:	4603      	mov	r3, r0
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d020      	beq.n	800dd56 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dd14:	2300      	movs	r3, #0
 800dd16:	9300      	str	r3, [sp, #0]
 800dd18:	2300      	movs	r3, #0
 800dd1a:	687a      	ldr	r2, [r7, #4]
 800dd1c:	2100      	movs	r1, #0
 800dd1e:	6978      	ldr	r0, [r7, #20]
 800dd20:	f7ff ff88 	bl	800dc34 <xTimerGenericCommand>
 800dd24:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800dd26:	693b      	ldr	r3, [r7, #16]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d114      	bne.n	800dd56 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800dd2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd30:	f383 8811 	msr	BASEPRI, r3
 800dd34:	f3bf 8f6f 	isb	sy
 800dd38:	f3bf 8f4f 	dsb	sy
 800dd3c:	60fb      	str	r3, [r7, #12]
}
 800dd3e:	bf00      	nop
 800dd40:	bf00      	nop
 800dd42:	e7fd      	b.n	800dd40 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dd44:	697b      	ldr	r3, [r7, #20]
 800dd46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dd4a:	f023 0301 	bic.w	r3, r3, #1
 800dd4e:	b2da      	uxtb	r2, r3
 800dd50:	697b      	ldr	r3, [r7, #20]
 800dd52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dd56:	697b      	ldr	r3, [r7, #20]
 800dd58:	6a1b      	ldr	r3, [r3, #32]
 800dd5a:	6978      	ldr	r0, [r7, #20]
 800dd5c:	4798      	blx	r3
}
 800dd5e:	bf00      	nop
 800dd60:	3718      	adds	r7, #24
 800dd62:	46bd      	mov	sp, r7
 800dd64:	bd80      	pop	{r7, pc}
 800dd66:	bf00      	nop
 800dd68:	200076b0 	.word	0x200076b0

0800dd6c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b084      	sub	sp, #16
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dd74:	f107 0308 	add.w	r3, r7, #8
 800dd78:	4618      	mov	r0, r3
 800dd7a:	f000 f859 	bl	800de30 <prvGetNextExpireTime>
 800dd7e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	4619      	mov	r1, r3
 800dd84:	68f8      	ldr	r0, [r7, #12]
 800dd86:	f000 f805 	bl	800dd94 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800dd8a:	f000 f8d7 	bl	800df3c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dd8e:	bf00      	nop
 800dd90:	e7f0      	b.n	800dd74 <prvTimerTask+0x8>
	...

0800dd94 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800dd94:	b580      	push	{r7, lr}
 800dd96:	b084      	sub	sp, #16
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
 800dd9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800dd9e:	f7ff f837 	bl	800ce10 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dda2:	f107 0308 	add.w	r3, r7, #8
 800dda6:	4618      	mov	r0, r3
 800dda8:	f000 f866 	bl	800de78 <prvSampleTimeNow>
 800ddac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ddae:	68bb      	ldr	r3, [r7, #8]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d130      	bne.n	800de16 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ddb4:	683b      	ldr	r3, [r7, #0]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d10a      	bne.n	800ddd0 <prvProcessTimerOrBlockTask+0x3c>
 800ddba:	687a      	ldr	r2, [r7, #4]
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	429a      	cmp	r2, r3
 800ddc0:	d806      	bhi.n	800ddd0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ddc2:	f7ff f833 	bl	800ce2c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ddc6:	68f9      	ldr	r1, [r7, #12]
 800ddc8:	6878      	ldr	r0, [r7, #4]
 800ddca:	f7ff ff81 	bl	800dcd0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ddce:	e024      	b.n	800de1a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ddd0:	683b      	ldr	r3, [r7, #0]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d008      	beq.n	800dde8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ddd6:	4b13      	ldr	r3, [pc, #76]	@ (800de24 <prvProcessTimerOrBlockTask+0x90>)
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d101      	bne.n	800dde4 <prvProcessTimerOrBlockTask+0x50>
 800dde0:	2301      	movs	r3, #1
 800dde2:	e000      	b.n	800dde6 <prvProcessTimerOrBlockTask+0x52>
 800dde4:	2300      	movs	r3, #0
 800dde6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800dde8:	4b0f      	ldr	r3, [pc, #60]	@ (800de28 <prvProcessTimerOrBlockTask+0x94>)
 800ddea:	6818      	ldr	r0, [r3, #0]
 800ddec:	687a      	ldr	r2, [r7, #4]
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	1ad3      	subs	r3, r2, r3
 800ddf2:	683a      	ldr	r2, [r7, #0]
 800ddf4:	4619      	mov	r1, r3
 800ddf6:	f7fe fd73 	bl	800c8e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ddfa:	f7ff f817 	bl	800ce2c <xTaskResumeAll>
 800ddfe:	4603      	mov	r3, r0
 800de00:	2b00      	cmp	r3, #0
 800de02:	d10a      	bne.n	800de1a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800de04:	4b09      	ldr	r3, [pc, #36]	@ (800de2c <prvProcessTimerOrBlockTask+0x98>)
 800de06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800de0a:	601a      	str	r2, [r3, #0]
 800de0c:	f3bf 8f4f 	dsb	sy
 800de10:	f3bf 8f6f 	isb	sy
}
 800de14:	e001      	b.n	800de1a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800de16:	f7ff f809 	bl	800ce2c <xTaskResumeAll>
}
 800de1a:	bf00      	nop
 800de1c:	3710      	adds	r7, #16
 800de1e:	46bd      	mov	sp, r7
 800de20:	bd80      	pop	{r7, pc}
 800de22:	bf00      	nop
 800de24:	200076b4 	.word	0x200076b4
 800de28:	200076b8 	.word	0x200076b8
 800de2c:	e000ed04 	.word	0xe000ed04

0800de30 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800de30:	b480      	push	{r7}
 800de32:	b085      	sub	sp, #20
 800de34:	af00      	add	r7, sp, #0
 800de36:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800de38:	4b0e      	ldr	r3, [pc, #56]	@ (800de74 <prvGetNextExpireTime+0x44>)
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d101      	bne.n	800de46 <prvGetNextExpireTime+0x16>
 800de42:	2201      	movs	r2, #1
 800de44:	e000      	b.n	800de48 <prvGetNextExpireTime+0x18>
 800de46:	2200      	movs	r2, #0
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	2b00      	cmp	r3, #0
 800de52:	d105      	bne.n	800de60 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800de54:	4b07      	ldr	r3, [pc, #28]	@ (800de74 <prvGetNextExpireTime+0x44>)
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	68db      	ldr	r3, [r3, #12]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	60fb      	str	r3, [r7, #12]
 800de5e:	e001      	b.n	800de64 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800de60:	2300      	movs	r3, #0
 800de62:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800de64:	68fb      	ldr	r3, [r7, #12]
}
 800de66:	4618      	mov	r0, r3
 800de68:	3714      	adds	r7, #20
 800de6a:	46bd      	mov	sp, r7
 800de6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de70:	4770      	bx	lr
 800de72:	bf00      	nop
 800de74:	200076b0 	.word	0x200076b0

0800de78 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800de78:	b580      	push	{r7, lr}
 800de7a:	b084      	sub	sp, #16
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800de80:	f7ff f872 	bl	800cf68 <xTaskGetTickCount>
 800de84:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800de86:	4b0b      	ldr	r3, [pc, #44]	@ (800deb4 <prvSampleTimeNow+0x3c>)
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	68fa      	ldr	r2, [r7, #12]
 800de8c:	429a      	cmp	r2, r3
 800de8e:	d205      	bcs.n	800de9c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800de90:	f000 f93a 	bl	800e108 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	2201      	movs	r2, #1
 800de98:	601a      	str	r2, [r3, #0]
 800de9a:	e002      	b.n	800dea2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2200      	movs	r2, #0
 800dea0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800dea2:	4a04      	ldr	r2, [pc, #16]	@ (800deb4 <prvSampleTimeNow+0x3c>)
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800dea8:	68fb      	ldr	r3, [r7, #12]
}
 800deaa:	4618      	mov	r0, r3
 800deac:	3710      	adds	r7, #16
 800deae:	46bd      	mov	sp, r7
 800deb0:	bd80      	pop	{r7, pc}
 800deb2:	bf00      	nop
 800deb4:	200076c0 	.word	0x200076c0

0800deb8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800deb8:	b580      	push	{r7, lr}
 800deba:	b086      	sub	sp, #24
 800debc:	af00      	add	r7, sp, #0
 800debe:	60f8      	str	r0, [r7, #12]
 800dec0:	60b9      	str	r1, [r7, #8]
 800dec2:	607a      	str	r2, [r7, #4]
 800dec4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800dec6:	2300      	movs	r3, #0
 800dec8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	68ba      	ldr	r2, [r7, #8]
 800dece:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	68fa      	ldr	r2, [r7, #12]
 800ded4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ded6:	68ba      	ldr	r2, [r7, #8]
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	429a      	cmp	r2, r3
 800dedc:	d812      	bhi.n	800df04 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dede:	687a      	ldr	r2, [r7, #4]
 800dee0:	683b      	ldr	r3, [r7, #0]
 800dee2:	1ad2      	subs	r2, r2, r3
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	699b      	ldr	r3, [r3, #24]
 800dee8:	429a      	cmp	r2, r3
 800deea:	d302      	bcc.n	800def2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800deec:	2301      	movs	r3, #1
 800deee:	617b      	str	r3, [r7, #20]
 800def0:	e01b      	b.n	800df2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800def2:	4b10      	ldr	r3, [pc, #64]	@ (800df34 <prvInsertTimerInActiveList+0x7c>)
 800def4:	681a      	ldr	r2, [r3, #0]
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	3304      	adds	r3, #4
 800defa:	4619      	mov	r1, r3
 800defc:	4610      	mov	r0, r2
 800defe:	f7fd fe0e 	bl	800bb1e <vListInsert>
 800df02:	e012      	b.n	800df2a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800df04:	687a      	ldr	r2, [r7, #4]
 800df06:	683b      	ldr	r3, [r7, #0]
 800df08:	429a      	cmp	r2, r3
 800df0a:	d206      	bcs.n	800df1a <prvInsertTimerInActiveList+0x62>
 800df0c:	68ba      	ldr	r2, [r7, #8]
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	429a      	cmp	r2, r3
 800df12:	d302      	bcc.n	800df1a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800df14:	2301      	movs	r3, #1
 800df16:	617b      	str	r3, [r7, #20]
 800df18:	e007      	b.n	800df2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800df1a:	4b07      	ldr	r3, [pc, #28]	@ (800df38 <prvInsertTimerInActiveList+0x80>)
 800df1c:	681a      	ldr	r2, [r3, #0]
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	3304      	adds	r3, #4
 800df22:	4619      	mov	r1, r3
 800df24:	4610      	mov	r0, r2
 800df26:	f7fd fdfa 	bl	800bb1e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800df2a:	697b      	ldr	r3, [r7, #20]
}
 800df2c:	4618      	mov	r0, r3
 800df2e:	3718      	adds	r7, #24
 800df30:	46bd      	mov	sp, r7
 800df32:	bd80      	pop	{r7, pc}
 800df34:	200076b4 	.word	0x200076b4
 800df38:	200076b0 	.word	0x200076b0

0800df3c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	b08e      	sub	sp, #56	@ 0x38
 800df40:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800df42:	e0ce      	b.n	800e0e2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	2b00      	cmp	r3, #0
 800df48:	da19      	bge.n	800df7e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800df4a:	1d3b      	adds	r3, r7, #4
 800df4c:	3304      	adds	r3, #4
 800df4e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800df50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df52:	2b00      	cmp	r3, #0
 800df54:	d10b      	bne.n	800df6e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800df56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df5a:	f383 8811 	msr	BASEPRI, r3
 800df5e:	f3bf 8f6f 	isb	sy
 800df62:	f3bf 8f4f 	dsb	sy
 800df66:	61fb      	str	r3, [r7, #28]
}
 800df68:	bf00      	nop
 800df6a:	bf00      	nop
 800df6c:	e7fd      	b.n	800df6a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800df6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800df74:	6850      	ldr	r0, [r2, #4]
 800df76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800df78:	6892      	ldr	r2, [r2, #8]
 800df7a:	4611      	mov	r1, r2
 800df7c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	2b00      	cmp	r3, #0
 800df82:	f2c0 80ae 	blt.w	800e0e2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800df8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df8c:	695b      	ldr	r3, [r3, #20]
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d004      	beq.n	800df9c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800df92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df94:	3304      	adds	r3, #4
 800df96:	4618      	mov	r0, r3
 800df98:	f7fd fdfa 	bl	800bb90 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800df9c:	463b      	mov	r3, r7
 800df9e:	4618      	mov	r0, r3
 800dfa0:	f7ff ff6a 	bl	800de78 <prvSampleTimeNow>
 800dfa4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	2b09      	cmp	r3, #9
 800dfaa:	f200 8097 	bhi.w	800e0dc <prvProcessReceivedCommands+0x1a0>
 800dfae:	a201      	add	r2, pc, #4	@ (adr r2, 800dfb4 <prvProcessReceivedCommands+0x78>)
 800dfb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfb4:	0800dfdd 	.word	0x0800dfdd
 800dfb8:	0800dfdd 	.word	0x0800dfdd
 800dfbc:	0800dfdd 	.word	0x0800dfdd
 800dfc0:	0800e053 	.word	0x0800e053
 800dfc4:	0800e067 	.word	0x0800e067
 800dfc8:	0800e0b3 	.word	0x0800e0b3
 800dfcc:	0800dfdd 	.word	0x0800dfdd
 800dfd0:	0800dfdd 	.word	0x0800dfdd
 800dfd4:	0800e053 	.word	0x0800e053
 800dfd8:	0800e067 	.word	0x0800e067
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800dfdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfde:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dfe2:	f043 0301 	orr.w	r3, r3, #1
 800dfe6:	b2da      	uxtb	r2, r3
 800dfe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800dfee:	68ba      	ldr	r2, [r7, #8]
 800dff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dff2:	699b      	ldr	r3, [r3, #24]
 800dff4:	18d1      	adds	r1, r2, r3
 800dff6:	68bb      	ldr	r3, [r7, #8]
 800dff8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dffa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dffc:	f7ff ff5c 	bl	800deb8 <prvInsertTimerInActiveList>
 800e000:	4603      	mov	r3, r0
 800e002:	2b00      	cmp	r3, #0
 800e004:	d06c      	beq.n	800e0e0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e008:	6a1b      	ldr	r3, [r3, #32]
 800e00a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e00c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e00e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e010:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e014:	f003 0304 	and.w	r3, r3, #4
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d061      	beq.n	800e0e0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e01c:	68ba      	ldr	r2, [r7, #8]
 800e01e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e020:	699b      	ldr	r3, [r3, #24]
 800e022:	441a      	add	r2, r3
 800e024:	2300      	movs	r3, #0
 800e026:	9300      	str	r3, [sp, #0]
 800e028:	2300      	movs	r3, #0
 800e02a:	2100      	movs	r1, #0
 800e02c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e02e:	f7ff fe01 	bl	800dc34 <xTimerGenericCommand>
 800e032:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e034:	6a3b      	ldr	r3, [r7, #32]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d152      	bne.n	800e0e0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800e03a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e03e:	f383 8811 	msr	BASEPRI, r3
 800e042:	f3bf 8f6f 	isb	sy
 800e046:	f3bf 8f4f 	dsb	sy
 800e04a:	61bb      	str	r3, [r7, #24]
}
 800e04c:	bf00      	nop
 800e04e:	bf00      	nop
 800e050:	e7fd      	b.n	800e04e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e054:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e058:	f023 0301 	bic.w	r3, r3, #1
 800e05c:	b2da      	uxtb	r2, r3
 800e05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e060:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e064:	e03d      	b.n	800e0e2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e068:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e06c:	f043 0301 	orr.w	r3, r3, #1
 800e070:	b2da      	uxtb	r2, r3
 800e072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e074:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e078:	68ba      	ldr	r2, [r7, #8]
 800e07a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e07c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e07e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e080:	699b      	ldr	r3, [r3, #24]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d10b      	bne.n	800e09e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800e086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e08a:	f383 8811 	msr	BASEPRI, r3
 800e08e:	f3bf 8f6f 	isb	sy
 800e092:	f3bf 8f4f 	dsb	sy
 800e096:	617b      	str	r3, [r7, #20]
}
 800e098:	bf00      	nop
 800e09a:	bf00      	nop
 800e09c:	e7fd      	b.n	800e09a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e09e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0a0:	699a      	ldr	r2, [r3, #24]
 800e0a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0a4:	18d1      	adds	r1, r2, r3
 800e0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e0aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e0ac:	f7ff ff04 	bl	800deb8 <prvInsertTimerInActiveList>
					break;
 800e0b0:	e017      	b.n	800e0e2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e0b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e0b8:	f003 0302 	and.w	r3, r3, #2
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d103      	bne.n	800e0c8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800e0c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e0c2:	f000 fbe9 	bl	800e898 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e0c6:	e00c      	b.n	800e0e2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e0c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e0ce:	f023 0301 	bic.w	r3, r3, #1
 800e0d2:	b2da      	uxtb	r2, r3
 800e0d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e0da:	e002      	b.n	800e0e2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800e0dc:	bf00      	nop
 800e0de:	e000      	b.n	800e0e2 <prvProcessReceivedCommands+0x1a6>
					break;
 800e0e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e0e2:	4b08      	ldr	r3, [pc, #32]	@ (800e104 <prvProcessReceivedCommands+0x1c8>)
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	1d39      	adds	r1, r7, #4
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	4618      	mov	r0, r3
 800e0ec:	f7fe f894 	bl	800c218 <xQueueReceive>
 800e0f0:	4603      	mov	r3, r0
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	f47f af26 	bne.w	800df44 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800e0f8:	bf00      	nop
 800e0fa:	bf00      	nop
 800e0fc:	3730      	adds	r7, #48	@ 0x30
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd80      	pop	{r7, pc}
 800e102:	bf00      	nop
 800e104:	200076b8 	.word	0x200076b8

0800e108 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e108:	b580      	push	{r7, lr}
 800e10a:	b088      	sub	sp, #32
 800e10c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e10e:	e049      	b.n	800e1a4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e110:	4b2e      	ldr	r3, [pc, #184]	@ (800e1cc <prvSwitchTimerLists+0xc4>)
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	68db      	ldr	r3, [r3, #12]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e11a:	4b2c      	ldr	r3, [pc, #176]	@ (800e1cc <prvSwitchTimerLists+0xc4>)
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	68db      	ldr	r3, [r3, #12]
 800e120:	68db      	ldr	r3, [r3, #12]
 800e122:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	3304      	adds	r3, #4
 800e128:	4618      	mov	r0, r3
 800e12a:	f7fd fd31 	bl	800bb90 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	6a1b      	ldr	r3, [r3, #32]
 800e132:	68f8      	ldr	r0, [r7, #12]
 800e134:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e13c:	f003 0304 	and.w	r3, r3, #4
 800e140:	2b00      	cmp	r3, #0
 800e142:	d02f      	beq.n	800e1a4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	699b      	ldr	r3, [r3, #24]
 800e148:	693a      	ldr	r2, [r7, #16]
 800e14a:	4413      	add	r3, r2
 800e14c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e14e:	68ba      	ldr	r2, [r7, #8]
 800e150:	693b      	ldr	r3, [r7, #16]
 800e152:	429a      	cmp	r2, r3
 800e154:	d90e      	bls.n	800e174 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	68ba      	ldr	r2, [r7, #8]
 800e15a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	68fa      	ldr	r2, [r7, #12]
 800e160:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e162:	4b1a      	ldr	r3, [pc, #104]	@ (800e1cc <prvSwitchTimerLists+0xc4>)
 800e164:	681a      	ldr	r2, [r3, #0]
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	3304      	adds	r3, #4
 800e16a:	4619      	mov	r1, r3
 800e16c:	4610      	mov	r0, r2
 800e16e:	f7fd fcd6 	bl	800bb1e <vListInsert>
 800e172:	e017      	b.n	800e1a4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e174:	2300      	movs	r3, #0
 800e176:	9300      	str	r3, [sp, #0]
 800e178:	2300      	movs	r3, #0
 800e17a:	693a      	ldr	r2, [r7, #16]
 800e17c:	2100      	movs	r1, #0
 800e17e:	68f8      	ldr	r0, [r7, #12]
 800e180:	f7ff fd58 	bl	800dc34 <xTimerGenericCommand>
 800e184:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d10b      	bne.n	800e1a4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800e18c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e190:	f383 8811 	msr	BASEPRI, r3
 800e194:	f3bf 8f6f 	isb	sy
 800e198:	f3bf 8f4f 	dsb	sy
 800e19c:	603b      	str	r3, [r7, #0]
}
 800e19e:	bf00      	nop
 800e1a0:	bf00      	nop
 800e1a2:	e7fd      	b.n	800e1a0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e1a4:	4b09      	ldr	r3, [pc, #36]	@ (800e1cc <prvSwitchTimerLists+0xc4>)
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d1b0      	bne.n	800e110 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e1ae:	4b07      	ldr	r3, [pc, #28]	@ (800e1cc <prvSwitchTimerLists+0xc4>)
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e1b4:	4b06      	ldr	r3, [pc, #24]	@ (800e1d0 <prvSwitchTimerLists+0xc8>)
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	4a04      	ldr	r2, [pc, #16]	@ (800e1cc <prvSwitchTimerLists+0xc4>)
 800e1ba:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e1bc:	4a04      	ldr	r2, [pc, #16]	@ (800e1d0 <prvSwitchTimerLists+0xc8>)
 800e1be:	697b      	ldr	r3, [r7, #20]
 800e1c0:	6013      	str	r3, [r2, #0]
}
 800e1c2:	bf00      	nop
 800e1c4:	3718      	adds	r7, #24
 800e1c6:	46bd      	mov	sp, r7
 800e1c8:	bd80      	pop	{r7, pc}
 800e1ca:	bf00      	nop
 800e1cc:	200076b0 	.word	0x200076b0
 800e1d0:	200076b4 	.word	0x200076b4

0800e1d4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e1d4:	b580      	push	{r7, lr}
 800e1d6:	b082      	sub	sp, #8
 800e1d8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e1da:	f000 f96d 	bl	800e4b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e1de:	4b15      	ldr	r3, [pc, #84]	@ (800e234 <prvCheckForValidListAndQueue+0x60>)
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d120      	bne.n	800e228 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e1e6:	4814      	ldr	r0, [pc, #80]	@ (800e238 <prvCheckForValidListAndQueue+0x64>)
 800e1e8:	f7fd fc48 	bl	800ba7c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e1ec:	4813      	ldr	r0, [pc, #76]	@ (800e23c <prvCheckForValidListAndQueue+0x68>)
 800e1ee:	f7fd fc45 	bl	800ba7c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e1f2:	4b13      	ldr	r3, [pc, #76]	@ (800e240 <prvCheckForValidListAndQueue+0x6c>)
 800e1f4:	4a10      	ldr	r2, [pc, #64]	@ (800e238 <prvCheckForValidListAndQueue+0x64>)
 800e1f6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e1f8:	4b12      	ldr	r3, [pc, #72]	@ (800e244 <prvCheckForValidListAndQueue+0x70>)
 800e1fa:	4a10      	ldr	r2, [pc, #64]	@ (800e23c <prvCheckForValidListAndQueue+0x68>)
 800e1fc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e1fe:	2300      	movs	r3, #0
 800e200:	9300      	str	r3, [sp, #0]
 800e202:	4b11      	ldr	r3, [pc, #68]	@ (800e248 <prvCheckForValidListAndQueue+0x74>)
 800e204:	4a11      	ldr	r2, [pc, #68]	@ (800e24c <prvCheckForValidListAndQueue+0x78>)
 800e206:	2110      	movs	r1, #16
 800e208:	200a      	movs	r0, #10
 800e20a:	f7fd fd55 	bl	800bcb8 <xQueueGenericCreateStatic>
 800e20e:	4603      	mov	r3, r0
 800e210:	4a08      	ldr	r2, [pc, #32]	@ (800e234 <prvCheckForValidListAndQueue+0x60>)
 800e212:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e214:	4b07      	ldr	r3, [pc, #28]	@ (800e234 <prvCheckForValidListAndQueue+0x60>)
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d005      	beq.n	800e228 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e21c:	4b05      	ldr	r3, [pc, #20]	@ (800e234 <prvCheckForValidListAndQueue+0x60>)
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	490b      	ldr	r1, [pc, #44]	@ (800e250 <prvCheckForValidListAndQueue+0x7c>)
 800e222:	4618      	mov	r0, r3
 800e224:	f7fe fb32 	bl	800c88c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e228:	f000 f978 	bl	800e51c <vPortExitCritical>
}
 800e22c:	bf00      	nop
 800e22e:	46bd      	mov	sp, r7
 800e230:	bd80      	pop	{r7, pc}
 800e232:	bf00      	nop
 800e234:	200076b8 	.word	0x200076b8
 800e238:	20007688 	.word	0x20007688
 800e23c:	2000769c 	.word	0x2000769c
 800e240:	200076b0 	.word	0x200076b0
 800e244:	200076b4 	.word	0x200076b4
 800e248:	20007764 	.word	0x20007764
 800e24c:	200076c4 	.word	0x200076c4
 800e250:	08016e6c 	.word	0x08016e6c

0800e254 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e254:	b480      	push	{r7}
 800e256:	b085      	sub	sp, #20
 800e258:	af00      	add	r7, sp, #0
 800e25a:	60f8      	str	r0, [r7, #12]
 800e25c:	60b9      	str	r1, [r7, #8]
 800e25e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	3b04      	subs	r3, #4
 800e264:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e26c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	3b04      	subs	r3, #4
 800e272:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e274:	68bb      	ldr	r3, [r7, #8]
 800e276:	f023 0201 	bic.w	r2, r3, #1
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	3b04      	subs	r3, #4
 800e282:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e284:	4a0c      	ldr	r2, [pc, #48]	@ (800e2b8 <pxPortInitialiseStack+0x64>)
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	3b14      	subs	r3, #20
 800e28e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e290:	687a      	ldr	r2, [r7, #4]
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	3b04      	subs	r3, #4
 800e29a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	f06f 0202 	mvn.w	r2, #2
 800e2a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	3b20      	subs	r3, #32
 800e2a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e2aa:	68fb      	ldr	r3, [r7, #12]
}
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	3714      	adds	r7, #20
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b6:	4770      	bx	lr
 800e2b8:	0800e2bd 	.word	0x0800e2bd

0800e2bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e2bc:	b480      	push	{r7}
 800e2be:	b085      	sub	sp, #20
 800e2c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e2c6:	4b13      	ldr	r3, [pc, #76]	@ (800e314 <prvTaskExitError+0x58>)
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2ce:	d00b      	beq.n	800e2e8 <prvTaskExitError+0x2c>
	__asm volatile
 800e2d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2d4:	f383 8811 	msr	BASEPRI, r3
 800e2d8:	f3bf 8f6f 	isb	sy
 800e2dc:	f3bf 8f4f 	dsb	sy
 800e2e0:	60fb      	str	r3, [r7, #12]
}
 800e2e2:	bf00      	nop
 800e2e4:	bf00      	nop
 800e2e6:	e7fd      	b.n	800e2e4 <prvTaskExitError+0x28>
	__asm volatile
 800e2e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2ec:	f383 8811 	msr	BASEPRI, r3
 800e2f0:	f3bf 8f6f 	isb	sy
 800e2f4:	f3bf 8f4f 	dsb	sy
 800e2f8:	60bb      	str	r3, [r7, #8]
}
 800e2fa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e2fc:	bf00      	nop
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	2b00      	cmp	r3, #0
 800e302:	d0fc      	beq.n	800e2fe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e304:	bf00      	nop
 800e306:	bf00      	nop
 800e308:	3714      	adds	r7, #20
 800e30a:	46bd      	mov	sp, r7
 800e30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e310:	4770      	bx	lr
 800e312:	bf00      	nop
 800e314:	2000003c 	.word	0x2000003c
	...

0800e320 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e320:	4b07      	ldr	r3, [pc, #28]	@ (800e340 <pxCurrentTCBConst2>)
 800e322:	6819      	ldr	r1, [r3, #0]
 800e324:	6808      	ldr	r0, [r1, #0]
 800e326:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e32a:	f380 8809 	msr	PSP, r0
 800e32e:	f3bf 8f6f 	isb	sy
 800e332:	f04f 0000 	mov.w	r0, #0
 800e336:	f380 8811 	msr	BASEPRI, r0
 800e33a:	4770      	bx	lr
 800e33c:	f3af 8000 	nop.w

0800e340 <pxCurrentTCBConst2>:
 800e340:	20007188 	.word	0x20007188
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e344:	bf00      	nop
 800e346:	bf00      	nop

0800e348 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e348:	4808      	ldr	r0, [pc, #32]	@ (800e36c <prvPortStartFirstTask+0x24>)
 800e34a:	6800      	ldr	r0, [r0, #0]
 800e34c:	6800      	ldr	r0, [r0, #0]
 800e34e:	f380 8808 	msr	MSP, r0
 800e352:	f04f 0000 	mov.w	r0, #0
 800e356:	f380 8814 	msr	CONTROL, r0
 800e35a:	b662      	cpsie	i
 800e35c:	b661      	cpsie	f
 800e35e:	f3bf 8f4f 	dsb	sy
 800e362:	f3bf 8f6f 	isb	sy
 800e366:	df00      	svc	0
 800e368:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e36a:	bf00      	nop
 800e36c:	e000ed08 	.word	0xe000ed08

0800e370 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e370:	b580      	push	{r7, lr}
 800e372:	b086      	sub	sp, #24
 800e374:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e376:	4b47      	ldr	r3, [pc, #284]	@ (800e494 <xPortStartScheduler+0x124>)
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	4a47      	ldr	r2, [pc, #284]	@ (800e498 <xPortStartScheduler+0x128>)
 800e37c:	4293      	cmp	r3, r2
 800e37e:	d10b      	bne.n	800e398 <xPortStartScheduler+0x28>
	__asm volatile
 800e380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e384:	f383 8811 	msr	BASEPRI, r3
 800e388:	f3bf 8f6f 	isb	sy
 800e38c:	f3bf 8f4f 	dsb	sy
 800e390:	613b      	str	r3, [r7, #16]
}
 800e392:	bf00      	nop
 800e394:	bf00      	nop
 800e396:	e7fd      	b.n	800e394 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e398:	4b3e      	ldr	r3, [pc, #248]	@ (800e494 <xPortStartScheduler+0x124>)
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	4a3f      	ldr	r2, [pc, #252]	@ (800e49c <xPortStartScheduler+0x12c>)
 800e39e:	4293      	cmp	r3, r2
 800e3a0:	d10b      	bne.n	800e3ba <xPortStartScheduler+0x4a>
	__asm volatile
 800e3a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3a6:	f383 8811 	msr	BASEPRI, r3
 800e3aa:	f3bf 8f6f 	isb	sy
 800e3ae:	f3bf 8f4f 	dsb	sy
 800e3b2:	60fb      	str	r3, [r7, #12]
}
 800e3b4:	bf00      	nop
 800e3b6:	bf00      	nop
 800e3b8:	e7fd      	b.n	800e3b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e3ba:	4b39      	ldr	r3, [pc, #228]	@ (800e4a0 <xPortStartScheduler+0x130>)
 800e3bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e3be:	697b      	ldr	r3, [r7, #20]
 800e3c0:	781b      	ldrb	r3, [r3, #0]
 800e3c2:	b2db      	uxtb	r3, r3
 800e3c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e3c6:	697b      	ldr	r3, [r7, #20]
 800e3c8:	22ff      	movs	r2, #255	@ 0xff
 800e3ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e3cc:	697b      	ldr	r3, [r7, #20]
 800e3ce:	781b      	ldrb	r3, [r3, #0]
 800e3d0:	b2db      	uxtb	r3, r3
 800e3d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e3d4:	78fb      	ldrb	r3, [r7, #3]
 800e3d6:	b2db      	uxtb	r3, r3
 800e3d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e3dc:	b2da      	uxtb	r2, r3
 800e3de:	4b31      	ldr	r3, [pc, #196]	@ (800e4a4 <xPortStartScheduler+0x134>)
 800e3e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e3e2:	4b31      	ldr	r3, [pc, #196]	@ (800e4a8 <xPortStartScheduler+0x138>)
 800e3e4:	2207      	movs	r2, #7
 800e3e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e3e8:	e009      	b.n	800e3fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800e3ea:	4b2f      	ldr	r3, [pc, #188]	@ (800e4a8 <xPortStartScheduler+0x138>)
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	3b01      	subs	r3, #1
 800e3f0:	4a2d      	ldr	r2, [pc, #180]	@ (800e4a8 <xPortStartScheduler+0x138>)
 800e3f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e3f4:	78fb      	ldrb	r3, [r7, #3]
 800e3f6:	b2db      	uxtb	r3, r3
 800e3f8:	005b      	lsls	r3, r3, #1
 800e3fa:	b2db      	uxtb	r3, r3
 800e3fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e3fe:	78fb      	ldrb	r3, [r7, #3]
 800e400:	b2db      	uxtb	r3, r3
 800e402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e406:	2b80      	cmp	r3, #128	@ 0x80
 800e408:	d0ef      	beq.n	800e3ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e40a:	4b27      	ldr	r3, [pc, #156]	@ (800e4a8 <xPortStartScheduler+0x138>)
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	f1c3 0307 	rsb	r3, r3, #7
 800e412:	2b04      	cmp	r3, #4
 800e414:	d00b      	beq.n	800e42e <xPortStartScheduler+0xbe>
	__asm volatile
 800e416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e41a:	f383 8811 	msr	BASEPRI, r3
 800e41e:	f3bf 8f6f 	isb	sy
 800e422:	f3bf 8f4f 	dsb	sy
 800e426:	60bb      	str	r3, [r7, #8]
}
 800e428:	bf00      	nop
 800e42a:	bf00      	nop
 800e42c:	e7fd      	b.n	800e42a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e42e:	4b1e      	ldr	r3, [pc, #120]	@ (800e4a8 <xPortStartScheduler+0x138>)
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	021b      	lsls	r3, r3, #8
 800e434:	4a1c      	ldr	r2, [pc, #112]	@ (800e4a8 <xPortStartScheduler+0x138>)
 800e436:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e438:	4b1b      	ldr	r3, [pc, #108]	@ (800e4a8 <xPortStartScheduler+0x138>)
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e440:	4a19      	ldr	r2, [pc, #100]	@ (800e4a8 <xPortStartScheduler+0x138>)
 800e442:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	b2da      	uxtb	r2, r3
 800e448:	697b      	ldr	r3, [r7, #20]
 800e44a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e44c:	4b17      	ldr	r3, [pc, #92]	@ (800e4ac <xPortStartScheduler+0x13c>)
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	4a16      	ldr	r2, [pc, #88]	@ (800e4ac <xPortStartScheduler+0x13c>)
 800e452:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e456:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e458:	4b14      	ldr	r3, [pc, #80]	@ (800e4ac <xPortStartScheduler+0x13c>)
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	4a13      	ldr	r2, [pc, #76]	@ (800e4ac <xPortStartScheduler+0x13c>)
 800e45e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800e462:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e464:	f000 f8da 	bl	800e61c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e468:	4b11      	ldr	r3, [pc, #68]	@ (800e4b0 <xPortStartScheduler+0x140>)
 800e46a:	2200      	movs	r2, #0
 800e46c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e46e:	f000 f8f9 	bl	800e664 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e472:	4b10      	ldr	r3, [pc, #64]	@ (800e4b4 <xPortStartScheduler+0x144>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	4a0f      	ldr	r2, [pc, #60]	@ (800e4b4 <xPortStartScheduler+0x144>)
 800e478:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e47c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e47e:	f7ff ff63 	bl	800e348 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e482:	f7fe fe3b 	bl	800d0fc <vTaskSwitchContext>
	prvTaskExitError();
 800e486:	f7ff ff19 	bl	800e2bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e48a:	2300      	movs	r3, #0
}
 800e48c:	4618      	mov	r0, r3
 800e48e:	3718      	adds	r7, #24
 800e490:	46bd      	mov	sp, r7
 800e492:	bd80      	pop	{r7, pc}
 800e494:	e000ed00 	.word	0xe000ed00
 800e498:	410fc271 	.word	0x410fc271
 800e49c:	410fc270 	.word	0x410fc270
 800e4a0:	e000e400 	.word	0xe000e400
 800e4a4:	200077b4 	.word	0x200077b4
 800e4a8:	200077b8 	.word	0x200077b8
 800e4ac:	e000ed20 	.word	0xe000ed20
 800e4b0:	2000003c 	.word	0x2000003c
 800e4b4:	e000ef34 	.word	0xe000ef34

0800e4b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e4b8:	b480      	push	{r7}
 800e4ba:	b083      	sub	sp, #12
 800e4bc:	af00      	add	r7, sp, #0
	__asm volatile
 800e4be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4c2:	f383 8811 	msr	BASEPRI, r3
 800e4c6:	f3bf 8f6f 	isb	sy
 800e4ca:	f3bf 8f4f 	dsb	sy
 800e4ce:	607b      	str	r3, [r7, #4]
}
 800e4d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e4d2:	4b10      	ldr	r3, [pc, #64]	@ (800e514 <vPortEnterCritical+0x5c>)
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	3301      	adds	r3, #1
 800e4d8:	4a0e      	ldr	r2, [pc, #56]	@ (800e514 <vPortEnterCritical+0x5c>)
 800e4da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e4dc:	4b0d      	ldr	r3, [pc, #52]	@ (800e514 <vPortEnterCritical+0x5c>)
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	2b01      	cmp	r3, #1
 800e4e2:	d110      	bne.n	800e506 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e4e4:	4b0c      	ldr	r3, [pc, #48]	@ (800e518 <vPortEnterCritical+0x60>)
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	b2db      	uxtb	r3, r3
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d00b      	beq.n	800e506 <vPortEnterCritical+0x4e>
	__asm volatile
 800e4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4f2:	f383 8811 	msr	BASEPRI, r3
 800e4f6:	f3bf 8f6f 	isb	sy
 800e4fa:	f3bf 8f4f 	dsb	sy
 800e4fe:	603b      	str	r3, [r7, #0]
}
 800e500:	bf00      	nop
 800e502:	bf00      	nop
 800e504:	e7fd      	b.n	800e502 <vPortEnterCritical+0x4a>
	}
}
 800e506:	bf00      	nop
 800e508:	370c      	adds	r7, #12
 800e50a:	46bd      	mov	sp, r7
 800e50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e510:	4770      	bx	lr
 800e512:	bf00      	nop
 800e514:	2000003c 	.word	0x2000003c
 800e518:	e000ed04 	.word	0xe000ed04

0800e51c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e51c:	b480      	push	{r7}
 800e51e:	b083      	sub	sp, #12
 800e520:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e522:	4b12      	ldr	r3, [pc, #72]	@ (800e56c <vPortExitCritical+0x50>)
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	2b00      	cmp	r3, #0
 800e528:	d10b      	bne.n	800e542 <vPortExitCritical+0x26>
	__asm volatile
 800e52a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e52e:	f383 8811 	msr	BASEPRI, r3
 800e532:	f3bf 8f6f 	isb	sy
 800e536:	f3bf 8f4f 	dsb	sy
 800e53a:	607b      	str	r3, [r7, #4]
}
 800e53c:	bf00      	nop
 800e53e:	bf00      	nop
 800e540:	e7fd      	b.n	800e53e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e542:	4b0a      	ldr	r3, [pc, #40]	@ (800e56c <vPortExitCritical+0x50>)
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	3b01      	subs	r3, #1
 800e548:	4a08      	ldr	r2, [pc, #32]	@ (800e56c <vPortExitCritical+0x50>)
 800e54a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e54c:	4b07      	ldr	r3, [pc, #28]	@ (800e56c <vPortExitCritical+0x50>)
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d105      	bne.n	800e560 <vPortExitCritical+0x44>
 800e554:	2300      	movs	r3, #0
 800e556:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	f383 8811 	msr	BASEPRI, r3
}
 800e55e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e560:	bf00      	nop
 800e562:	370c      	adds	r7, #12
 800e564:	46bd      	mov	sp, r7
 800e566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e56a:	4770      	bx	lr
 800e56c:	2000003c 	.word	0x2000003c

0800e570 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e570:	f3ef 8009 	mrs	r0, PSP
 800e574:	f3bf 8f6f 	isb	sy
 800e578:	4b15      	ldr	r3, [pc, #84]	@ (800e5d0 <pxCurrentTCBConst>)
 800e57a:	681a      	ldr	r2, [r3, #0]
 800e57c:	f01e 0f10 	tst.w	lr, #16
 800e580:	bf08      	it	eq
 800e582:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e586:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e58a:	6010      	str	r0, [r2, #0]
 800e58c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e590:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e594:	f380 8811 	msr	BASEPRI, r0
 800e598:	f3bf 8f4f 	dsb	sy
 800e59c:	f3bf 8f6f 	isb	sy
 800e5a0:	f7fe fdac 	bl	800d0fc <vTaskSwitchContext>
 800e5a4:	f04f 0000 	mov.w	r0, #0
 800e5a8:	f380 8811 	msr	BASEPRI, r0
 800e5ac:	bc09      	pop	{r0, r3}
 800e5ae:	6819      	ldr	r1, [r3, #0]
 800e5b0:	6808      	ldr	r0, [r1, #0]
 800e5b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5b6:	f01e 0f10 	tst.w	lr, #16
 800e5ba:	bf08      	it	eq
 800e5bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e5c0:	f380 8809 	msr	PSP, r0
 800e5c4:	f3bf 8f6f 	isb	sy
 800e5c8:	4770      	bx	lr
 800e5ca:	bf00      	nop
 800e5cc:	f3af 8000 	nop.w

0800e5d0 <pxCurrentTCBConst>:
 800e5d0:	20007188 	.word	0x20007188
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e5d4:	bf00      	nop
 800e5d6:	bf00      	nop

0800e5d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	b082      	sub	sp, #8
 800e5dc:	af00      	add	r7, sp, #0
	__asm volatile
 800e5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5e2:	f383 8811 	msr	BASEPRI, r3
 800e5e6:	f3bf 8f6f 	isb	sy
 800e5ea:	f3bf 8f4f 	dsb	sy
 800e5ee:	607b      	str	r3, [r7, #4]
}
 800e5f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e5f2:	f7fe fcc9 	bl	800cf88 <xTaskIncrementTick>
 800e5f6:	4603      	mov	r3, r0
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d003      	beq.n	800e604 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e5fc:	4b06      	ldr	r3, [pc, #24]	@ (800e618 <xPortSysTickHandler+0x40>)
 800e5fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e602:	601a      	str	r2, [r3, #0]
 800e604:	2300      	movs	r3, #0
 800e606:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e608:	683b      	ldr	r3, [r7, #0]
 800e60a:	f383 8811 	msr	BASEPRI, r3
}
 800e60e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e610:	bf00      	nop
 800e612:	3708      	adds	r7, #8
 800e614:	46bd      	mov	sp, r7
 800e616:	bd80      	pop	{r7, pc}
 800e618:	e000ed04 	.word	0xe000ed04

0800e61c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e61c:	b480      	push	{r7}
 800e61e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e620:	4b0b      	ldr	r3, [pc, #44]	@ (800e650 <vPortSetupTimerInterrupt+0x34>)
 800e622:	2200      	movs	r2, #0
 800e624:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e626:	4b0b      	ldr	r3, [pc, #44]	@ (800e654 <vPortSetupTimerInterrupt+0x38>)
 800e628:	2200      	movs	r2, #0
 800e62a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e62c:	4b0a      	ldr	r3, [pc, #40]	@ (800e658 <vPortSetupTimerInterrupt+0x3c>)
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	4a0a      	ldr	r2, [pc, #40]	@ (800e65c <vPortSetupTimerInterrupt+0x40>)
 800e632:	fba2 2303 	umull	r2, r3, r2, r3
 800e636:	099b      	lsrs	r3, r3, #6
 800e638:	4a09      	ldr	r2, [pc, #36]	@ (800e660 <vPortSetupTimerInterrupt+0x44>)
 800e63a:	3b01      	subs	r3, #1
 800e63c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e63e:	4b04      	ldr	r3, [pc, #16]	@ (800e650 <vPortSetupTimerInterrupt+0x34>)
 800e640:	2207      	movs	r2, #7
 800e642:	601a      	str	r2, [r3, #0]
}
 800e644:	bf00      	nop
 800e646:	46bd      	mov	sp, r7
 800e648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e64c:	4770      	bx	lr
 800e64e:	bf00      	nop
 800e650:	e000e010 	.word	0xe000e010
 800e654:	e000e018 	.word	0xe000e018
 800e658:	20000004 	.word	0x20000004
 800e65c:	10624dd3 	.word	0x10624dd3
 800e660:	e000e014 	.word	0xe000e014

0800e664 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e664:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e674 <vPortEnableVFP+0x10>
 800e668:	6801      	ldr	r1, [r0, #0]
 800e66a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e66e:	6001      	str	r1, [r0, #0]
 800e670:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e672:	bf00      	nop
 800e674:	e000ed88 	.word	0xe000ed88

0800e678 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e678:	b480      	push	{r7}
 800e67a:	b085      	sub	sp, #20
 800e67c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e67e:	f3ef 8305 	mrs	r3, IPSR
 800e682:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	2b0f      	cmp	r3, #15
 800e688:	d915      	bls.n	800e6b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e68a:	4a18      	ldr	r2, [pc, #96]	@ (800e6ec <vPortValidateInterruptPriority+0x74>)
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	4413      	add	r3, r2
 800e690:	781b      	ldrb	r3, [r3, #0]
 800e692:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e694:	4b16      	ldr	r3, [pc, #88]	@ (800e6f0 <vPortValidateInterruptPriority+0x78>)
 800e696:	781b      	ldrb	r3, [r3, #0]
 800e698:	7afa      	ldrb	r2, [r7, #11]
 800e69a:	429a      	cmp	r2, r3
 800e69c:	d20b      	bcs.n	800e6b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800e69e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6a2:	f383 8811 	msr	BASEPRI, r3
 800e6a6:	f3bf 8f6f 	isb	sy
 800e6aa:	f3bf 8f4f 	dsb	sy
 800e6ae:	607b      	str	r3, [r7, #4]
}
 800e6b0:	bf00      	nop
 800e6b2:	bf00      	nop
 800e6b4:	e7fd      	b.n	800e6b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e6b6:	4b0f      	ldr	r3, [pc, #60]	@ (800e6f4 <vPortValidateInterruptPriority+0x7c>)
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e6be:	4b0e      	ldr	r3, [pc, #56]	@ (800e6f8 <vPortValidateInterruptPriority+0x80>)
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	429a      	cmp	r2, r3
 800e6c4:	d90b      	bls.n	800e6de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800e6c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6ca:	f383 8811 	msr	BASEPRI, r3
 800e6ce:	f3bf 8f6f 	isb	sy
 800e6d2:	f3bf 8f4f 	dsb	sy
 800e6d6:	603b      	str	r3, [r7, #0]
}
 800e6d8:	bf00      	nop
 800e6da:	bf00      	nop
 800e6dc:	e7fd      	b.n	800e6da <vPortValidateInterruptPriority+0x62>
	}
 800e6de:	bf00      	nop
 800e6e0:	3714      	adds	r7, #20
 800e6e2:	46bd      	mov	sp, r7
 800e6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e8:	4770      	bx	lr
 800e6ea:	bf00      	nop
 800e6ec:	e000e3f0 	.word	0xe000e3f0
 800e6f0:	200077b4 	.word	0x200077b4
 800e6f4:	e000ed0c 	.word	0xe000ed0c
 800e6f8:	200077b8 	.word	0x200077b8

0800e6fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b08a      	sub	sp, #40	@ 0x28
 800e700:	af00      	add	r7, sp, #0
 800e702:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e704:	2300      	movs	r3, #0
 800e706:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e708:	f7fe fb82 	bl	800ce10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e70c:	4b5c      	ldr	r3, [pc, #368]	@ (800e880 <pvPortMalloc+0x184>)
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d101      	bne.n	800e718 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e714:	f000 f924 	bl	800e960 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e718:	4b5a      	ldr	r3, [pc, #360]	@ (800e884 <pvPortMalloc+0x188>)
 800e71a:	681a      	ldr	r2, [r3, #0]
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	4013      	ands	r3, r2
 800e720:	2b00      	cmp	r3, #0
 800e722:	f040 8095 	bne.w	800e850 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d01e      	beq.n	800e76a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800e72c:	2208      	movs	r2, #8
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	4413      	add	r3, r2
 800e732:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	f003 0307 	and.w	r3, r3, #7
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d015      	beq.n	800e76a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	f023 0307 	bic.w	r3, r3, #7
 800e744:	3308      	adds	r3, #8
 800e746:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	f003 0307 	and.w	r3, r3, #7
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d00b      	beq.n	800e76a <pvPortMalloc+0x6e>
	__asm volatile
 800e752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e756:	f383 8811 	msr	BASEPRI, r3
 800e75a:	f3bf 8f6f 	isb	sy
 800e75e:	f3bf 8f4f 	dsb	sy
 800e762:	617b      	str	r3, [r7, #20]
}
 800e764:	bf00      	nop
 800e766:	bf00      	nop
 800e768:	e7fd      	b.n	800e766 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d06f      	beq.n	800e850 <pvPortMalloc+0x154>
 800e770:	4b45      	ldr	r3, [pc, #276]	@ (800e888 <pvPortMalloc+0x18c>)
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	687a      	ldr	r2, [r7, #4]
 800e776:	429a      	cmp	r2, r3
 800e778:	d86a      	bhi.n	800e850 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e77a:	4b44      	ldr	r3, [pc, #272]	@ (800e88c <pvPortMalloc+0x190>)
 800e77c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e77e:	4b43      	ldr	r3, [pc, #268]	@ (800e88c <pvPortMalloc+0x190>)
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e784:	e004      	b.n	800e790 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800e786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e788:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e78a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e792:	685b      	ldr	r3, [r3, #4]
 800e794:	687a      	ldr	r2, [r7, #4]
 800e796:	429a      	cmp	r2, r3
 800e798:	d903      	bls.n	800e7a2 <pvPortMalloc+0xa6>
 800e79a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d1f1      	bne.n	800e786 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e7a2:	4b37      	ldr	r3, [pc, #220]	@ (800e880 <pvPortMalloc+0x184>)
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e7a8:	429a      	cmp	r2, r3
 800e7aa:	d051      	beq.n	800e850 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e7ac:	6a3b      	ldr	r3, [r7, #32]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	2208      	movs	r2, #8
 800e7b2:	4413      	add	r3, r2
 800e7b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7b8:	681a      	ldr	r2, [r3, #0]
 800e7ba:	6a3b      	ldr	r3, [r7, #32]
 800e7bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e7be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7c0:	685a      	ldr	r2, [r3, #4]
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	1ad2      	subs	r2, r2, r3
 800e7c6:	2308      	movs	r3, #8
 800e7c8:	005b      	lsls	r3, r3, #1
 800e7ca:	429a      	cmp	r2, r3
 800e7cc:	d920      	bls.n	800e810 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e7ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	4413      	add	r3, r2
 800e7d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e7d6:	69bb      	ldr	r3, [r7, #24]
 800e7d8:	f003 0307 	and.w	r3, r3, #7
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d00b      	beq.n	800e7f8 <pvPortMalloc+0xfc>
	__asm volatile
 800e7e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7e4:	f383 8811 	msr	BASEPRI, r3
 800e7e8:	f3bf 8f6f 	isb	sy
 800e7ec:	f3bf 8f4f 	dsb	sy
 800e7f0:	613b      	str	r3, [r7, #16]
}
 800e7f2:	bf00      	nop
 800e7f4:	bf00      	nop
 800e7f6:	e7fd      	b.n	800e7f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7fa:	685a      	ldr	r2, [r3, #4]
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	1ad2      	subs	r2, r2, r3
 800e800:	69bb      	ldr	r3, [r7, #24]
 800e802:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e806:	687a      	ldr	r2, [r7, #4]
 800e808:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e80a:	69b8      	ldr	r0, [r7, #24]
 800e80c:	f000 f90a 	bl	800ea24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e810:	4b1d      	ldr	r3, [pc, #116]	@ (800e888 <pvPortMalloc+0x18c>)
 800e812:	681a      	ldr	r2, [r3, #0]
 800e814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e816:	685b      	ldr	r3, [r3, #4]
 800e818:	1ad3      	subs	r3, r2, r3
 800e81a:	4a1b      	ldr	r2, [pc, #108]	@ (800e888 <pvPortMalloc+0x18c>)
 800e81c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e81e:	4b1a      	ldr	r3, [pc, #104]	@ (800e888 <pvPortMalloc+0x18c>)
 800e820:	681a      	ldr	r2, [r3, #0]
 800e822:	4b1b      	ldr	r3, [pc, #108]	@ (800e890 <pvPortMalloc+0x194>)
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	429a      	cmp	r2, r3
 800e828:	d203      	bcs.n	800e832 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e82a:	4b17      	ldr	r3, [pc, #92]	@ (800e888 <pvPortMalloc+0x18c>)
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	4a18      	ldr	r2, [pc, #96]	@ (800e890 <pvPortMalloc+0x194>)
 800e830:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e834:	685a      	ldr	r2, [r3, #4]
 800e836:	4b13      	ldr	r3, [pc, #76]	@ (800e884 <pvPortMalloc+0x188>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	431a      	orrs	r2, r3
 800e83c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e83e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e842:	2200      	movs	r2, #0
 800e844:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e846:	4b13      	ldr	r3, [pc, #76]	@ (800e894 <pvPortMalloc+0x198>)
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	3301      	adds	r3, #1
 800e84c:	4a11      	ldr	r2, [pc, #68]	@ (800e894 <pvPortMalloc+0x198>)
 800e84e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e850:	f7fe faec 	bl	800ce2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e854:	69fb      	ldr	r3, [r7, #28]
 800e856:	f003 0307 	and.w	r3, r3, #7
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d00b      	beq.n	800e876 <pvPortMalloc+0x17a>
	__asm volatile
 800e85e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e862:	f383 8811 	msr	BASEPRI, r3
 800e866:	f3bf 8f6f 	isb	sy
 800e86a:	f3bf 8f4f 	dsb	sy
 800e86e:	60fb      	str	r3, [r7, #12]
}
 800e870:	bf00      	nop
 800e872:	bf00      	nop
 800e874:	e7fd      	b.n	800e872 <pvPortMalloc+0x176>
	return pvReturn;
 800e876:	69fb      	ldr	r3, [r7, #28]
}
 800e878:	4618      	mov	r0, r3
 800e87a:	3728      	adds	r7, #40	@ 0x28
 800e87c:	46bd      	mov	sp, r7
 800e87e:	bd80      	pop	{r7, pc}
 800e880:	2000b3c4 	.word	0x2000b3c4
 800e884:	2000b3d8 	.word	0x2000b3d8
 800e888:	2000b3c8 	.word	0x2000b3c8
 800e88c:	2000b3bc 	.word	0x2000b3bc
 800e890:	2000b3cc 	.word	0x2000b3cc
 800e894:	2000b3d0 	.word	0x2000b3d0

0800e898 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e898:	b580      	push	{r7, lr}
 800e89a:	b086      	sub	sp, #24
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d04f      	beq.n	800e94a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e8aa:	2308      	movs	r3, #8
 800e8ac:	425b      	negs	r3, r3
 800e8ae:	697a      	ldr	r2, [r7, #20]
 800e8b0:	4413      	add	r3, r2
 800e8b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e8b4:	697b      	ldr	r3, [r7, #20]
 800e8b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e8b8:	693b      	ldr	r3, [r7, #16]
 800e8ba:	685a      	ldr	r2, [r3, #4]
 800e8bc:	4b25      	ldr	r3, [pc, #148]	@ (800e954 <vPortFree+0xbc>)
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	4013      	ands	r3, r2
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d10b      	bne.n	800e8de <vPortFree+0x46>
	__asm volatile
 800e8c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8ca:	f383 8811 	msr	BASEPRI, r3
 800e8ce:	f3bf 8f6f 	isb	sy
 800e8d2:	f3bf 8f4f 	dsb	sy
 800e8d6:	60fb      	str	r3, [r7, #12]
}
 800e8d8:	bf00      	nop
 800e8da:	bf00      	nop
 800e8dc:	e7fd      	b.n	800e8da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e8de:	693b      	ldr	r3, [r7, #16]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d00b      	beq.n	800e8fe <vPortFree+0x66>
	__asm volatile
 800e8e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8ea:	f383 8811 	msr	BASEPRI, r3
 800e8ee:	f3bf 8f6f 	isb	sy
 800e8f2:	f3bf 8f4f 	dsb	sy
 800e8f6:	60bb      	str	r3, [r7, #8]
}
 800e8f8:	bf00      	nop
 800e8fa:	bf00      	nop
 800e8fc:	e7fd      	b.n	800e8fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e8fe:	693b      	ldr	r3, [r7, #16]
 800e900:	685a      	ldr	r2, [r3, #4]
 800e902:	4b14      	ldr	r3, [pc, #80]	@ (800e954 <vPortFree+0xbc>)
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	4013      	ands	r3, r2
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d01e      	beq.n	800e94a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e90c:	693b      	ldr	r3, [r7, #16]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	2b00      	cmp	r3, #0
 800e912:	d11a      	bne.n	800e94a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e914:	693b      	ldr	r3, [r7, #16]
 800e916:	685a      	ldr	r2, [r3, #4]
 800e918:	4b0e      	ldr	r3, [pc, #56]	@ (800e954 <vPortFree+0xbc>)
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	43db      	mvns	r3, r3
 800e91e:	401a      	ands	r2, r3
 800e920:	693b      	ldr	r3, [r7, #16]
 800e922:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e924:	f7fe fa74 	bl	800ce10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e928:	693b      	ldr	r3, [r7, #16]
 800e92a:	685a      	ldr	r2, [r3, #4]
 800e92c:	4b0a      	ldr	r3, [pc, #40]	@ (800e958 <vPortFree+0xc0>)
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	4413      	add	r3, r2
 800e932:	4a09      	ldr	r2, [pc, #36]	@ (800e958 <vPortFree+0xc0>)
 800e934:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e936:	6938      	ldr	r0, [r7, #16]
 800e938:	f000 f874 	bl	800ea24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e93c:	4b07      	ldr	r3, [pc, #28]	@ (800e95c <vPortFree+0xc4>)
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	3301      	adds	r3, #1
 800e942:	4a06      	ldr	r2, [pc, #24]	@ (800e95c <vPortFree+0xc4>)
 800e944:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e946:	f7fe fa71 	bl	800ce2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e94a:	bf00      	nop
 800e94c:	3718      	adds	r7, #24
 800e94e:	46bd      	mov	sp, r7
 800e950:	bd80      	pop	{r7, pc}
 800e952:	bf00      	nop
 800e954:	2000b3d8 	.word	0x2000b3d8
 800e958:	2000b3c8 	.word	0x2000b3c8
 800e95c:	2000b3d4 	.word	0x2000b3d4

0800e960 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e960:	b480      	push	{r7}
 800e962:	b085      	sub	sp, #20
 800e964:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e966:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800e96a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e96c:	4b27      	ldr	r3, [pc, #156]	@ (800ea0c <prvHeapInit+0xac>)
 800e96e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	f003 0307 	and.w	r3, r3, #7
 800e976:	2b00      	cmp	r3, #0
 800e978:	d00c      	beq.n	800e994 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	3307      	adds	r3, #7
 800e97e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	f023 0307 	bic.w	r3, r3, #7
 800e986:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e988:	68ba      	ldr	r2, [r7, #8]
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	1ad3      	subs	r3, r2, r3
 800e98e:	4a1f      	ldr	r2, [pc, #124]	@ (800ea0c <prvHeapInit+0xac>)
 800e990:	4413      	add	r3, r2
 800e992:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e998:	4a1d      	ldr	r2, [pc, #116]	@ (800ea10 <prvHeapInit+0xb0>)
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e99e:	4b1c      	ldr	r3, [pc, #112]	@ (800ea10 <prvHeapInit+0xb0>)
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	68ba      	ldr	r2, [r7, #8]
 800e9a8:	4413      	add	r3, r2
 800e9aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e9ac:	2208      	movs	r2, #8
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	1a9b      	subs	r3, r3, r2
 800e9b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	f023 0307 	bic.w	r3, r3, #7
 800e9ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	4a15      	ldr	r2, [pc, #84]	@ (800ea14 <prvHeapInit+0xb4>)
 800e9c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e9c2:	4b14      	ldr	r3, [pc, #80]	@ (800ea14 <prvHeapInit+0xb4>)
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	2200      	movs	r2, #0
 800e9c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e9ca:	4b12      	ldr	r3, [pc, #72]	@ (800ea14 <prvHeapInit+0xb4>)
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	2200      	movs	r2, #0
 800e9d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e9d6:	683b      	ldr	r3, [r7, #0]
 800e9d8:	68fa      	ldr	r2, [r7, #12]
 800e9da:	1ad2      	subs	r2, r2, r3
 800e9dc:	683b      	ldr	r3, [r7, #0]
 800e9de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e9e0:	4b0c      	ldr	r3, [pc, #48]	@ (800ea14 <prvHeapInit+0xb4>)
 800e9e2:	681a      	ldr	r2, [r3, #0]
 800e9e4:	683b      	ldr	r3, [r7, #0]
 800e9e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e9e8:	683b      	ldr	r3, [r7, #0]
 800e9ea:	685b      	ldr	r3, [r3, #4]
 800e9ec:	4a0a      	ldr	r2, [pc, #40]	@ (800ea18 <prvHeapInit+0xb8>)
 800e9ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	685b      	ldr	r3, [r3, #4]
 800e9f4:	4a09      	ldr	r2, [pc, #36]	@ (800ea1c <prvHeapInit+0xbc>)
 800e9f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e9f8:	4b09      	ldr	r3, [pc, #36]	@ (800ea20 <prvHeapInit+0xc0>)
 800e9fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e9fe:	601a      	str	r2, [r3, #0]
}
 800ea00:	bf00      	nop
 800ea02:	3714      	adds	r7, #20
 800ea04:	46bd      	mov	sp, r7
 800ea06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0a:	4770      	bx	lr
 800ea0c:	200077bc 	.word	0x200077bc
 800ea10:	2000b3bc 	.word	0x2000b3bc
 800ea14:	2000b3c4 	.word	0x2000b3c4
 800ea18:	2000b3cc 	.word	0x2000b3cc
 800ea1c:	2000b3c8 	.word	0x2000b3c8
 800ea20:	2000b3d8 	.word	0x2000b3d8

0800ea24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ea24:	b480      	push	{r7}
 800ea26:	b085      	sub	sp, #20
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ea2c:	4b28      	ldr	r3, [pc, #160]	@ (800ead0 <prvInsertBlockIntoFreeList+0xac>)
 800ea2e:	60fb      	str	r3, [r7, #12]
 800ea30:	e002      	b.n	800ea38 <prvInsertBlockIntoFreeList+0x14>
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	60fb      	str	r3, [r7, #12]
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	687a      	ldr	r2, [r7, #4]
 800ea3e:	429a      	cmp	r2, r3
 800ea40:	d8f7      	bhi.n	800ea32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	685b      	ldr	r3, [r3, #4]
 800ea4a:	68ba      	ldr	r2, [r7, #8]
 800ea4c:	4413      	add	r3, r2
 800ea4e:	687a      	ldr	r2, [r7, #4]
 800ea50:	429a      	cmp	r2, r3
 800ea52:	d108      	bne.n	800ea66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	685a      	ldr	r2, [r3, #4]
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	685b      	ldr	r3, [r3, #4]
 800ea5c:	441a      	add	r2, r3
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	685b      	ldr	r3, [r3, #4]
 800ea6e:	68ba      	ldr	r2, [r7, #8]
 800ea70:	441a      	add	r2, r3
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	429a      	cmp	r2, r3
 800ea78:	d118      	bne.n	800eaac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	681a      	ldr	r2, [r3, #0]
 800ea7e:	4b15      	ldr	r3, [pc, #84]	@ (800ead4 <prvInsertBlockIntoFreeList+0xb0>)
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	429a      	cmp	r2, r3
 800ea84:	d00d      	beq.n	800eaa2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	685a      	ldr	r2, [r3, #4]
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	685b      	ldr	r3, [r3, #4]
 800ea90:	441a      	add	r2, r3
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	681a      	ldr	r2, [r3, #0]
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	601a      	str	r2, [r3, #0]
 800eaa0:	e008      	b.n	800eab4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800eaa2:	4b0c      	ldr	r3, [pc, #48]	@ (800ead4 <prvInsertBlockIntoFreeList+0xb0>)
 800eaa4:	681a      	ldr	r2, [r3, #0]
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	601a      	str	r2, [r3, #0]
 800eaaa:	e003      	b.n	800eab4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	681a      	ldr	r2, [r3, #0]
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800eab4:	68fa      	ldr	r2, [r7, #12]
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	429a      	cmp	r2, r3
 800eaba:	d002      	beq.n	800eac2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	687a      	ldr	r2, [r7, #4]
 800eac0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800eac2:	bf00      	nop
 800eac4:	3714      	adds	r7, #20
 800eac6:	46bd      	mov	sp, r7
 800eac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eacc:	4770      	bx	lr
 800eace:	bf00      	nop
 800ead0:	2000b3bc 	.word	0x2000b3bc
 800ead4:	2000b3c4 	.word	0x2000b3c4

0800ead8 <_prep_out_transaction>:
// INTERNAL OBJECT & FUNCTION DECLARATION
//--------------------------------------------------------------------+
CFG_TUSB_MEM_SECTION tu_static cdcd_interface_t _cdcd_itf[CFG_TUD_CDC];

static bool _prep_out_transaction (cdcd_interface_t* p_cdc)
{
 800ead8:	b580      	push	{r7, lr}
 800eada:	b084      	sub	sp, #16
 800eadc:	af00      	add	r7, sp, #0
 800eade:	6078      	str	r0, [r7, #4]
  uint8_t const rhport = 0;
 800eae0:	2300      	movs	r3, #0
 800eae2:	73fb      	strb	r3, [r7, #15]
  uint16_t available = tu_fifo_remaining(&p_cdc->rx_ff);
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	3310      	adds	r3, #16
 800eae8:	4618      	mov	r0, r3
 800eaea:	f001 fad2 	bl	8010092 <tu_fifo_remaining>
 800eaee:	4603      	mov	r3, r0
 800eaf0:	81bb      	strh	r3, [r7, #12]

  // Prepare for incoming data but only allow what we can store in the ring buffer.
  // TODO Actually we can still carry out the transfer, keeping count of received bytes
  // and slowly move it to the FIFO when read().
  // This pre-check reduces endpoint claiming
  TU_VERIFY(available >= sizeof(p_cdc->epout_buf));
 800eaf2:	89bb      	ldrh	r3, [r7, #12]
 800eaf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eaf8:	d201      	bcs.n	800eafe <_prep_out_transaction+0x26>
 800eafa:	2300      	movs	r3, #0
 800eafc:	e02d      	b.n	800eb5a <_prep_out_transaction+0x82>

  // claim endpoint
  TU_VERIFY(usbd_edpt_claim(rhport, p_cdc->ep_out));
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	78da      	ldrb	r2, [r3, #3]
 800eb02:	7bfb      	ldrb	r3, [r7, #15]
 800eb04:	4611      	mov	r1, r2
 800eb06:	4618      	mov	r0, r3
 800eb08:	f002 fea0 	bl	801184c <usbd_edpt_claim>
 800eb0c:	4603      	mov	r3, r0
 800eb0e:	f083 0301 	eor.w	r3, r3, #1
 800eb12:	b2db      	uxtb	r3, r3
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d001      	beq.n	800eb1c <_prep_out_transaction+0x44>
 800eb18:	2300      	movs	r3, #0
 800eb1a:	e01e      	b.n	800eb5a <_prep_out_transaction+0x82>

  // fifo can be changed before endpoint is claimed
  available = tu_fifo_remaining(&p_cdc->rx_ff);
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	3310      	adds	r3, #16
 800eb20:	4618      	mov	r0, r3
 800eb22:	f001 fab6 	bl	8010092 <tu_fifo_remaining>
 800eb26:	4603      	mov	r3, r0
 800eb28:	81bb      	strh	r3, [r7, #12]

  if ( available >= sizeof(p_cdc->epout_buf) )
 800eb2a:	89bb      	ldrh	r3, [r7, #12]
 800eb2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eb30:	d30b      	bcc.n	800eb4a <_prep_out_transaction+0x72>
  {
    return usbd_edpt_xfer(rhport, p_cdc->ep_out, p_cdc->epout_buf, sizeof(p_cdc->epout_buf));
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	78d9      	ldrb	r1, [r3, #3]
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	f503 629b 	add.w	r2, r3, #1240	@ 0x4d8
 800eb3c:	7bf8      	ldrb	r0, [r7, #15]
 800eb3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800eb42:	f002 fedf 	bl	8011904 <usbd_edpt_xfer>
 800eb46:	4603      	mov	r3, r0
 800eb48:	e007      	b.n	800eb5a <_prep_out_transaction+0x82>
  }else
  {
    // Release endpoint since we don't make any transfer
    usbd_edpt_release(rhport, p_cdc->ep_out);
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	78da      	ldrb	r2, [r3, #3]
 800eb4e:	7bfb      	ldrb	r3, [r7, #15]
 800eb50:	4611      	mov	r1, r2
 800eb52:	4618      	mov	r0, r3
 800eb54:	f002 fea8 	bl	80118a8 <usbd_edpt_release>

    return false;
 800eb58:	2300      	movs	r3, #0
  }
}
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	3710      	adds	r7, #16
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	bd80      	pop	{r7, pc}
	...

0800eb64 <tud_cdc_n_connected>:

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_cdc_n_connected(uint8_t itf)
{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b084      	sub	sp, #16
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	71fb      	strb	r3, [r7, #7]

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void)
{
  return tud_mounted() && !tud_suspended();
 800eb6e:	f001 fc81 	bl	8010474 <tud_mounted>
 800eb72:	4603      	mov	r3, r0
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d009      	beq.n	800eb8c <tud_cdc_n_connected+0x28>
 800eb78:	f001 fc8e 	bl	8010498 <tud_suspended>
 800eb7c:	4603      	mov	r3, r0
 800eb7e:	f083 0301 	eor.w	r3, r3, #1
 800eb82:	b2db      	uxtb	r3, r3
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d001      	beq.n	800eb8c <tud_cdc_n_connected+0x28>
 800eb88:	2301      	movs	r3, #1
 800eb8a:	e000      	b.n	800eb8e <tud_cdc_n_connected+0x2a>
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	f003 0301 	and.w	r3, r3, #1
 800eb92:	b2db      	uxtb	r3, r3
  // DTR (bit 0) active  is considered as connected
  return tud_ready() && tu_bit_test(_cdcd_itf[itf].line_state, 0);
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d01a      	beq.n	800ebce <tud_cdc_n_connected+0x6a>
 800eb98:	79fb      	ldrb	r3, [r7, #7]
 800eb9a:	4a11      	ldr	r2, [pc, #68]	@ (800ebe0 <tud_cdc_n_connected+0x7c>)
 800eb9c:	f640 01d8 	movw	r1, #2264	@ 0x8d8
 800eba0:	fb01 f303 	mul.w	r3, r1, r3
 800eba4:	4413      	add	r3, r2
 800eba6:	3304      	adds	r3, #4
 800eba8:	781b      	ldrb	r3, [r3, #0]
 800ebaa:	60fb      	str	r3, [r7, #12]
 800ebac:	2300      	movs	r3, #0
 800ebae:	72fb      	strb	r3, [r7, #11]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos);                  }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos));               }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800ebb0:	7afb      	ldrb	r3, [r7, #11]
 800ebb2:	68fa      	ldr	r2, [r7, #12]
 800ebb4:	fa22 f303 	lsr.w	r3, r2, r3
 800ebb8:	f003 0301 	and.w	r3, r3, #1
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	bf14      	ite	ne
 800ebc0:	2301      	movne	r3, #1
 800ebc2:	2300      	moveq	r3, #0
 800ebc4:	b2db      	uxtb	r3, r3
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d001      	beq.n	800ebce <tud_cdc_n_connected+0x6a>
 800ebca:	2301      	movs	r3, #1
 800ebcc:	e000      	b.n	800ebd0 <tud_cdc_n_connected+0x6c>
 800ebce:	2300      	movs	r3, #0
 800ebd0:	f003 0301 	and.w	r3, r3, #1
 800ebd4:	b2db      	uxtb	r3, r3
}
 800ebd6:	4618      	mov	r0, r3
 800ebd8:	3710      	adds	r7, #16
 800ebda:	46bd      	mov	sp, r7
 800ebdc:	bd80      	pop	{r7, pc}
 800ebde:	bf00      	nop
 800ebe0:	2000b3dc 	.word	0x2000b3dc

0800ebe4 <tud_cdc_n_write>:

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, void const* buffer, uint32_t bufsize)
{
 800ebe4:	b580      	push	{r7, lr}
 800ebe6:	b086      	sub	sp, #24
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	4603      	mov	r3, r0
 800ebec:	60b9      	str	r1, [r7, #8]
 800ebee:	607a      	str	r2, [r7, #4]
 800ebf0:	73fb      	strb	r3, [r7, #15]
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];
 800ebf2:	7bfb      	ldrb	r3, [r7, #15]
 800ebf4:	f640 02d8 	movw	r2, #2264	@ 0x8d8
 800ebf8:	fb02 f303 	mul.w	r3, r2, r3
 800ebfc:	4a0e      	ldr	r2, [pc, #56]	@ (800ec38 <tud_cdc_n_write+0x54>)
 800ebfe:	4413      	add	r3, r2
 800ec00:	617b      	str	r3, [r7, #20]
  uint16_t ret = tu_fifo_write_n(&p_cdc->tx_ff, buffer, (uint16_t) bufsize);
 800ec02:	697b      	ldr	r3, [r7, #20]
 800ec04:	3324      	adds	r3, #36	@ 0x24
 800ec06:	687a      	ldr	r2, [r7, #4]
 800ec08:	b292      	uxth	r2, r2
 800ec0a:	68b9      	ldr	r1, [r7, #8]
 800ec0c:	4618      	mov	r0, r3
 800ec0e:	f001 fa9c 	bl	801014a <tu_fifo_write_n>
 800ec12:	4603      	mov	r3, r0
 800ec14:	827b      	strh	r3, [r7, #18]

  // flush if queue more than packet size
  // may need to suppress -Wunreachable-code since most of the time CFG_TUD_CDC_TX_BUFSIZE < BULK_PACKET_SIZE
  if ( (tu_fifo_count(&p_cdc->tx_ff) >= BULK_PACKET_SIZE) || ((CFG_TUD_CDC_TX_BUFSIZE < BULK_PACKET_SIZE) && tu_fifo_full(&p_cdc->tx_ff)) )
 800ec16:	697b      	ldr	r3, [r7, #20]
 800ec18:	3324      	adds	r3, #36	@ 0x24
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	f001 f9f2 	bl	8010004 <tu_fifo_count>
 800ec20:	4603      	mov	r3, r0
 800ec22:	2b3f      	cmp	r3, #63	@ 0x3f
 800ec24:	d903      	bls.n	800ec2e <tud_cdc_n_write+0x4a>
  {
    tud_cdc_n_write_flush(itf);
 800ec26:	7bfb      	ldrb	r3, [r7, #15]
 800ec28:	4618      	mov	r0, r3
 800ec2a:	f000 f807 	bl	800ec3c <tud_cdc_n_write_flush>
  }

  return ret;
 800ec2e:	8a7b      	ldrh	r3, [r7, #18]
}
 800ec30:	4618      	mov	r0, r3
 800ec32:	3718      	adds	r7, #24
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bd80      	pop	{r7, pc}
 800ec38:	2000b3dc 	.word	0x2000b3dc

0800ec3c <tud_cdc_n_write_flush>:

uint32_t tud_cdc_n_write_flush (uint8_t itf)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b086      	sub	sp, #24
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	4603      	mov	r3, r0
 800ec44:	71fb      	strb	r3, [r7, #7]
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];
 800ec46:	79fb      	ldrb	r3, [r7, #7]
 800ec48:	f640 02d8 	movw	r2, #2264	@ 0x8d8
 800ec4c:	fb02 f303 	mul.w	r3, r2, r3
 800ec50:	4a3a      	ldr	r2, [pc, #232]	@ (800ed3c <tud_cdc_n_write_flush+0x100>)
 800ec52:	4413      	add	r3, r2
 800ec54:	617b      	str	r3, [r7, #20]
 800ec56:	f001 fc0d 	bl	8010474 <tud_mounted>
 800ec5a:	4603      	mov	r3, r0
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d009      	beq.n	800ec74 <tud_cdc_n_write_flush+0x38>
 800ec60:	f001 fc1a 	bl	8010498 <tud_suspended>
 800ec64:	4603      	mov	r3, r0
 800ec66:	f083 0301 	eor.w	r3, r3, #1
 800ec6a:	b2db      	uxtb	r3, r3
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d001      	beq.n	800ec74 <tud_cdc_n_write_flush+0x38>
 800ec70:	2301      	movs	r3, #1
 800ec72:	e000      	b.n	800ec76 <tud_cdc_n_write_flush+0x3a>
 800ec74:	2300      	movs	r3, #0
 800ec76:	f003 0301 	and.w	r3, r3, #1
 800ec7a:	b2db      	uxtb	r3, r3

  // Skip if usb is not ready yet
  TU_VERIFY( tud_ready(), 0 );
 800ec7c:	f083 0301 	eor.w	r3, r3, #1
 800ec80:	b2db      	uxtb	r3, r3
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d001      	beq.n	800ec8a <tud_cdc_n_write_flush+0x4e>
 800ec86:	2300      	movs	r3, #0
 800ec88:	e053      	b.n	800ed32 <tud_cdc_n_write_flush+0xf6>

  // No data to send
  if ( !tu_fifo_count(&p_cdc->tx_ff) ) return 0;
 800ec8a:	697b      	ldr	r3, [r7, #20]
 800ec8c:	3324      	adds	r3, #36	@ 0x24
 800ec8e:	4618      	mov	r0, r3
 800ec90:	f001 f9b8 	bl	8010004 <tu_fifo_count>
 800ec94:	4603      	mov	r3, r0
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d101      	bne.n	800ec9e <tud_cdc_n_write_flush+0x62>
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	e049      	b.n	800ed32 <tud_cdc_n_write_flush+0xf6>

  uint8_t const rhport = 0;
 800ec9e:	2300      	movs	r3, #0
 800eca0:	74fb      	strb	r3, [r7, #19]

  // Claim the endpoint
  TU_VERIFY( usbd_edpt_claim(rhport, p_cdc->ep_in), 0 );
 800eca2:	697b      	ldr	r3, [r7, #20]
 800eca4:	789a      	ldrb	r2, [r3, #2]
 800eca6:	7cfb      	ldrb	r3, [r7, #19]
 800eca8:	4611      	mov	r1, r2
 800ecaa:	4618      	mov	r0, r3
 800ecac:	f002 fdce 	bl	801184c <usbd_edpt_claim>
 800ecb0:	4603      	mov	r3, r0
 800ecb2:	f083 0301 	eor.w	r3, r3, #1
 800ecb6:	b2db      	uxtb	r3, r3
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d001      	beq.n	800ecc0 <tud_cdc_n_write_flush+0x84>
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	e038      	b.n	800ed32 <tud_cdc_n_write_flush+0xf6>

  // Pull data from FIFO
  uint16_t const count = tu_fifo_read_n(&p_cdc->tx_ff, p_cdc->epin_buf, sizeof(p_cdc->epin_buf));
 800ecc0:	697b      	ldr	r3, [r7, #20]
 800ecc2:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800ecc6:	697b      	ldr	r3, [r7, #20]
 800ecc8:	f503 63db 	add.w	r3, r3, #1752	@ 0x6d8
 800eccc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ecd0:	4619      	mov	r1, r3
 800ecd2:	f001 fa16 	bl	8010102 <tu_fifo_read_n>
 800ecd6:	4603      	mov	r3, r0
 800ecd8:	823b      	strh	r3, [r7, #16]

  if ( count )
 800ecda:	8a3b      	ldrh	r3, [r7, #16]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d020      	beq.n	800ed22 <tud_cdc_n_write_flush+0xe6>
  {
    TU_ASSERT( usbd_edpt_xfer(rhport, p_cdc->ep_in, p_cdc->epin_buf, count), 0 );
 800ece0:	697b      	ldr	r3, [r7, #20]
 800ece2:	7899      	ldrb	r1, [r3, #2]
 800ece4:	697b      	ldr	r3, [r7, #20]
 800ece6:	f503 62db 	add.w	r2, r3, #1752	@ 0x6d8
 800ecea:	8a3b      	ldrh	r3, [r7, #16]
 800ecec:	7cf8      	ldrb	r0, [r7, #19]
 800ecee:	f002 fe09 	bl	8011904 <usbd_edpt_xfer>
 800ecf2:	4603      	mov	r3, r0
 800ecf4:	f083 0301 	eor.w	r3, r3, #1
 800ecf8:	b2db      	uxtb	r3, r3
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d00f      	beq.n	800ed1e <tud_cdc_n_write_flush+0xe2>
 800ecfe:	22c9      	movs	r2, #201	@ 0xc9
 800ed00:	490f      	ldr	r1, [pc, #60]	@ (800ed40 <tud_cdc_n_write_flush+0x104>)
 800ed02:	4810      	ldr	r0, [pc, #64]	@ (800ed44 <tud_cdc_n_write_flush+0x108>)
 800ed04:	f005 fd0a 	bl	801471c <iprintf>
 800ed08:	4b0f      	ldr	r3, [pc, #60]	@ (800ed48 <tud_cdc_n_write_flush+0x10c>)
 800ed0a:	60fb      	str	r3, [r7, #12]
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	f003 0301 	and.w	r3, r3, #1
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d000      	beq.n	800ed1a <tud_cdc_n_write_flush+0xde>
 800ed18:	be00      	bkpt	0x0000
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	e009      	b.n	800ed32 <tud_cdc_n_write_flush+0xf6>
    return count;
 800ed1e:	8a3b      	ldrh	r3, [r7, #16]
 800ed20:	e007      	b.n	800ed32 <tud_cdc_n_write_flush+0xf6>
  }else
  {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    usbd_edpt_release(rhport, p_cdc->ep_in);
 800ed22:	697b      	ldr	r3, [r7, #20]
 800ed24:	789a      	ldrb	r2, [r3, #2]
 800ed26:	7cfb      	ldrb	r3, [r7, #19]
 800ed28:	4611      	mov	r1, r2
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	f002 fdbc 	bl	80118a8 <usbd_edpt_release>
    return 0;
 800ed30:	2300      	movs	r3, #0
  }
}
 800ed32:	4618      	mov	r0, r3
 800ed34:	3718      	adds	r7, #24
 800ed36:	46bd      	mov	sp, r7
 800ed38:	bd80      	pop	{r7, pc}
 800ed3a:	bf00      	nop
 800ed3c:	2000b3dc 	.word	0x2000b3dc
 800ed40:	08039c14 	.word	0x08039c14
 800ed44:	08016e74 	.word	0x08016e74
 800ed48:	e000edf0 	.word	0xe000edf0

0800ed4c <cdcd_init>:

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void)
{
 800ed4c:	b590      	push	{r4, r7, lr}
 800ed4e:	b08d      	sub	sp, #52	@ 0x34
 800ed50:	af02      	add	r7, sp, #8
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 800ed52:	f640 02d8 	movw	r2, #2264	@ 0x8d8
 800ed56:	2100      	movs	r1, #0
 800ed58:	483f      	ldr	r0, [pc, #252]	@ (800ee58 <cdcd_init+0x10c>)
 800ed5a:	f005 fdc9 	bl	80148f0 <memset>

  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
 800ed5e:	2300      	movs	r3, #0
 800ed60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ed64:	e06e      	b.n	800ee44 <cdcd_init+0xf8>
  {
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 800ed66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ed6a:	f640 02d8 	movw	r2, #2264	@ 0x8d8
 800ed6e:	fb02 f303 	mul.w	r3, r2, r3
 800ed72:	4a39      	ldr	r2, [pc, #228]	@ (800ee58 <cdcd_init+0x10c>)
 800ed74:	4413      	add	r3, r2
 800ed76:	623b      	str	r3, [r7, #32]

    p_cdc->wanted_char = (char) -1;
 800ed78:	6a3b      	ldr	r3, [r7, #32]
 800ed7a:	22ff      	movs	r2, #255	@ 0xff
 800ed7c:	715a      	strb	r2, [r3, #5]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate  = 115200;
 800ed7e:	6a3a      	ldr	r2, [r7, #32]
 800ed80:	2300      	movs	r3, #0
 800ed82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ed86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ed8a:	f443 4342 	orr.w	r3, r3, #49664	@ 0xc200
 800ed8e:	80d3      	strh	r3, [r2, #6]
 800ed90:	2300      	movs	r3, #0
 800ed92:	f043 0301 	orr.w	r3, r3, #1
 800ed96:	8113      	strh	r3, [r2, #8]
    p_cdc->line_coding.stop_bits = 0;
 800ed98:	6a3b      	ldr	r3, [r7, #32]
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	729a      	strb	r2, [r3, #10]
    p_cdc->line_coding.parity    = 0;
 800ed9e:	6a3b      	ldr	r3, [r7, #32]
 800eda0:	2200      	movs	r2, #0
 800eda2:	72da      	strb	r2, [r3, #11]
    p_cdc->line_coding.data_bits = 8;
 800eda4:	6a3b      	ldr	r3, [r7, #32]
 800eda6:	2208      	movs	r2, #8
 800eda8:	731a      	strb	r2, [r3, #12]

    // Config RX fifo
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800edaa:	6a3b      	ldr	r3, [r7, #32]
 800edac:	f103 0010 	add.w	r0, r3, #16
 800edb0:	6a3b      	ldr	r3, [r7, #32]
 800edb2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800edb6:	2300      	movs	r3, #0
 800edb8:	9300      	str	r3, [sp, #0]
 800edba:	2301      	movs	r3, #1
 800edbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800edc0:	f000 fc06 	bl	800f5d0 <tu_fifo_config>

    // Config TX fifo as overwritable at initialization and will be changed to non-overwritable
    // if terminal supports DTR bit. Without DTR we do not know if data is actually polled by terminal.
    // In this way, the most current data is prioritized.
    tu_fifo_config(&p_cdc->tx_ff, p_cdc->tx_ff_buf, TU_ARRAY_SIZE(p_cdc->tx_ff_buf), 1, true);
 800edc4:	6a3b      	ldr	r3, [r7, #32]
 800edc6:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800edca:	6a3b      	ldr	r3, [r7, #32]
 800edcc:	f503 710e 	add.w	r1, r3, #568	@ 0x238
 800edd0:	2301      	movs	r3, #1
 800edd2:	9300      	str	r3, [sp, #0]
 800edd4:	2301      	movs	r3, #1
 800edd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800edda:	f000 fbf9 	bl	800f5d0 <tu_fifo_config>

    tu_fifo_config_mutex(&p_cdc->rx_ff, NULL, osal_mutex_create(&p_cdc->rx_ff_mutex));
 800edde:	6a3b      	ldr	r3, [r7, #32]
 800ede0:	f103 0410 	add.w	r4, r3, #16
 800ede4:	6a3b      	ldr	r3, [r7, #32]
 800ede6:	f503 6387 	add.w	r3, r3, #1080	@ 0x438
 800edea:	603b      	str	r3, [r7, #0]
//--------------------------------------------------------------------+

TU_ATTR_ALWAYS_INLINE static inline osal_mutex_t osal_mutex_create(osal_mutex_def_t* mdef)
{
#if configSUPPORT_STATIC_ALLOCATION
  return xSemaphoreCreateMutexStatic(mdef);
 800edec:	6839      	ldr	r1, [r7, #0]
 800edee:	2001      	movs	r0, #1
 800edf0:	f7fd f857 	bl	800bea2 <xQueueCreateMutexStatic>
 800edf4:	4603      	mov	r3, r0
 800edf6:	60fc      	str	r4, [r7, #12]
 800edf8:	2200      	movs	r2, #0
 800edfa:	60ba      	str	r2, [r7, #8]
 800edfc:	607b      	str	r3, [r7, #4]

#if OSAL_MUTEX_REQUIRED
TU_ATTR_ALWAYS_INLINE static inline
void tu_fifo_config_mutex(tu_fifo_t *f, osal_mutex_t wr_mutex, osal_mutex_t rd_mutex)
{
  f->mutex_wr = wr_mutex;
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	68ba      	ldr	r2, [r7, #8]
 800ee02:	60da      	str	r2, [r3, #12]
  f->mutex_rd = rd_mutex;
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	687a      	ldr	r2, [r7, #4]
 800ee08:	611a      	str	r2, [r3, #16]
}
 800ee0a:	bf00      	nop
    tu_fifo_config_mutex(&p_cdc->tx_ff, osal_mutex_create(&p_cdc->tx_ff_mutex), NULL);
 800ee0c:	6a3b      	ldr	r3, [r7, #32]
 800ee0e:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 800ee12:	6a3b      	ldr	r3, [r7, #32]
 800ee14:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 800ee18:	613b      	str	r3, [r7, #16]
 800ee1a:	6939      	ldr	r1, [r7, #16]
 800ee1c:	2001      	movs	r0, #1
 800ee1e:	f7fd f840 	bl	800bea2 <xQueueCreateMutexStatic>
 800ee22:	4603      	mov	r3, r0
 800ee24:	61fc      	str	r4, [r7, #28]
 800ee26:	61bb      	str	r3, [r7, #24]
 800ee28:	2300      	movs	r3, #0
 800ee2a:	617b      	str	r3, [r7, #20]
  f->mutex_wr = wr_mutex;
 800ee2c:	69fb      	ldr	r3, [r7, #28]
 800ee2e:	69ba      	ldr	r2, [r7, #24]
 800ee30:	60da      	str	r2, [r3, #12]
  f->mutex_rd = rd_mutex;
 800ee32:	69fb      	ldr	r3, [r7, #28]
 800ee34:	697a      	ldr	r2, [r7, #20]
 800ee36:	611a      	str	r2, [r3, #16]
}
 800ee38:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
 800ee3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ee3e:	3301      	adds	r3, #1
 800ee40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ee44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d08c      	beq.n	800ed66 <cdcd_init+0x1a>
  }
}
 800ee4c:	bf00      	nop
 800ee4e:	bf00      	nop
 800ee50:	372c      	adds	r7, #44	@ 0x2c
 800ee52:	46bd      	mov	sp, r7
 800ee54:	bd90      	pop	{r4, r7, pc}
 800ee56:	bf00      	nop
 800ee58:	2000b3dc 	.word	0x2000b3dc

0800ee5c <cdcd_reset>:

void cdcd_reset(uint8_t rhport)
{
 800ee5c:	b580      	push	{r7, lr}
 800ee5e:	b084      	sub	sp, #16
 800ee60:	af00      	add	r7, sp, #0
 800ee62:	4603      	mov	r3, r0
 800ee64:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
 800ee66:	2300      	movs	r3, #0
 800ee68:	73fb      	strb	r3, [r7, #15]
 800ee6a:	e01f      	b.n	800eeac <cdcd_reset+0x50>
  {
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 800ee6c:	7bfb      	ldrb	r3, [r7, #15]
 800ee6e:	f640 02d8 	movw	r2, #2264	@ 0x8d8
 800ee72:	fb02 f303 	mul.w	r3, r2, r3
 800ee76:	4a11      	ldr	r2, [pc, #68]	@ (800eebc <cdcd_reset+0x60>)
 800ee78:	4413      	add	r3, r2
 800ee7a:	60bb      	str	r3, [r7, #8]

    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 800ee7c:	2205      	movs	r2, #5
 800ee7e:	2100      	movs	r1, #0
 800ee80:	68b8      	ldr	r0, [r7, #8]
 800ee82:	f005 fd35 	bl	80148f0 <memset>
    tu_fifo_clear(&p_cdc->rx_ff);
 800ee86:	68bb      	ldr	r3, [r7, #8]
 800ee88:	3310      	adds	r3, #16
 800ee8a:	4618      	mov	r0, r3
 800ee8c:	f001 f982 	bl	8010194 <tu_fifo_clear>
    tu_fifo_clear(&p_cdc->tx_ff);
 800ee90:	68bb      	ldr	r3, [r7, #8]
 800ee92:	3324      	adds	r3, #36	@ 0x24
 800ee94:	4618      	mov	r0, r3
 800ee96:	f001 f97d 	bl	8010194 <tu_fifo_clear>
    tu_fifo_set_overwritable(&p_cdc->tx_ff, true);
 800ee9a:	68bb      	ldr	r3, [r7, #8]
 800ee9c:	3324      	adds	r3, #36	@ 0x24
 800ee9e:	2101      	movs	r1, #1
 800eea0:	4618      	mov	r0, r3
 800eea2:	f001 fa13 	bl	80102cc <tu_fifo_set_overwritable>
  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
 800eea6:	7bfb      	ldrb	r3, [r7, #15]
 800eea8:	3301      	adds	r3, #1
 800eeaa:	73fb      	strb	r3, [r7, #15]
 800eeac:	7bfb      	ldrb	r3, [r7, #15]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d0dc      	beq.n	800ee6c <cdcd_reset+0x10>
  }
}
 800eeb2:	bf00      	nop
 800eeb4:	bf00      	nop
 800eeb6:	3710      	adds	r7, #16
 800eeb8:	46bd      	mov	sp, r7
 800eeba:	bd80      	pop	{r7, pc}
 800eebc:	2000b3dc 	.word	0x2000b3dc

0800eec0 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len)
{
 800eec0:	b580      	push	{r7, lr}
 800eec2:	b09a      	sub	sp, #104	@ 0x68
 800eec4:	af02      	add	r7, sp, #8
 800eec6:	4603      	mov	r3, r0
 800eec8:	6039      	str	r1, [r7, #0]
 800eeca:	71fb      	strb	r3, [r7, #7]
 800eecc:	4613      	mov	r3, r2
 800eece:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY( TUSB_CLASS_CDC                           == itf_desc->bInterfaceClass &&
 800eed0:	683b      	ldr	r3, [r7, #0]
 800eed2:	795b      	ldrb	r3, [r3, #5]
 800eed4:	2b02      	cmp	r3, #2
 800eed6:	d103      	bne.n	800eee0 <cdcd_open+0x20>
 800eed8:	683b      	ldr	r3, [r7, #0]
 800eeda:	799b      	ldrb	r3, [r3, #6]
 800eedc:	2b02      	cmp	r3, #2
 800eede:	d001      	beq.n	800eee4 <cdcd_open+0x24>
 800eee0:	2300      	movs	r3, #0
 800eee2:	e0f3      	b.n	800f0cc <cdcd_open+0x20c>
             CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass, 0);

  // Find available interface
  cdcd_interface_t * p_cdc = NULL;
 800eee4:	2300      	movs	r3, #0
 800eee6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  for(uint8_t cdc_id=0; cdc_id<CFG_TUD_CDC; cdc_id++)
 800eee8:	2300      	movs	r3, #0
 800eeea:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800eeee:	e01a      	b.n	800ef26 <cdcd_open+0x66>
  {
    if ( _cdcd_itf[cdc_id].ep_in == 0 )
 800eef0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800eef4:	4a77      	ldr	r2, [pc, #476]	@ (800f0d4 <cdcd_open+0x214>)
 800eef6:	f640 01d8 	movw	r1, #2264	@ 0x8d8
 800eefa:	fb01 f303 	mul.w	r3, r1, r3
 800eefe:	4413      	add	r3, r2
 800ef00:	3302      	adds	r3, #2
 800ef02:	781b      	ldrb	r3, [r3, #0]
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d109      	bne.n	800ef1c <cdcd_open+0x5c>
    {
      p_cdc = &_cdcd_itf[cdc_id];
 800ef08:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800ef0c:	f640 02d8 	movw	r2, #2264	@ 0x8d8
 800ef10:	fb02 f303 	mul.w	r3, r2, r3
 800ef14:	4a6f      	ldr	r2, [pc, #444]	@ (800f0d4 <cdcd_open+0x214>)
 800ef16:	4413      	add	r3, r2
 800ef18:	65fb      	str	r3, [r7, #92]	@ 0x5c
      break;
 800ef1a:	e008      	b.n	800ef2e <cdcd_open+0x6e>
  for(uint8_t cdc_id=0; cdc_id<CFG_TUD_CDC; cdc_id++)
 800ef1c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800ef20:	3301      	adds	r3, #1
 800ef22:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800ef26:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d0e0      	beq.n	800eef0 <cdcd_open+0x30>
    }
  }
  TU_ASSERT(p_cdc, 0);
 800ef2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d110      	bne.n	800ef56 <cdcd_open+0x96>
 800ef34:	f240 121d 	movw	r2, #285	@ 0x11d
 800ef38:	4967      	ldr	r1, [pc, #412]	@ (800f0d8 <cdcd_open+0x218>)
 800ef3a:	4868      	ldr	r0, [pc, #416]	@ (800f0dc <cdcd_open+0x21c>)
 800ef3c:	f005 fbee 	bl	801471c <iprintf>
 800ef40:	4b67      	ldr	r3, [pc, #412]	@ (800f0e0 <cdcd_open+0x220>)
 800ef42:	647b      	str	r3, [r7, #68]	@ 0x44
 800ef44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	f003 0301 	and.w	r3, r3, #1
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d000      	beq.n	800ef52 <cdcd_open+0x92>
 800ef50:	be00      	bkpt	0x0000
 800ef52:	2300      	movs	r3, #0
 800ef54:	e0ba      	b.n	800f0cc <cdcd_open+0x20c>

  //------------- Control Interface -------------//
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	789a      	ldrb	r2, [r3, #2]
 800ef5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ef5c:	701a      	strb	r2, [r3, #0]

  uint16_t drv_len = sizeof(tusb_desc_interface_t);
 800ef5e:	2309      	movs	r3, #9
 800ef60:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 800ef64:	683b      	ldr	r3, [r7, #0]
 800ef66:	643b      	str	r3, [r7, #64]	@ 0x40
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc)
{
  uint8_t const* desc8 = (uint8_t const*) desc;
 800ef68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ef6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 800ef6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef6e:	781b      	ldrb	r3, [r3, #0]
 800ef70:	461a      	mov	r2, r3
 800ef72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef74:	4413      	add	r3, r2
  uint8_t const * p_desc = tu_desc_next( itf_desc );
 800ef76:	657b      	str	r3, [r7, #84]	@ 0x54

  // Communication Functional Descriptors
  while ( TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc) && drv_len <= max_len )
 800ef78:	e013      	b.n	800efa2 <cdcd_open+0xe2>
 800ef7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef7c:	633b      	str	r3, [r7, #48]	@ 0x30
}

// get descriptor length
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_len(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800ef7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef80:	781b      	ldrb	r3, [r3, #0]
  {
    drv_len += tu_desc_len(p_desc);
 800ef82:	461a      	mov	r2, r3
 800ef84:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800ef88:	4413      	add	r3, r2
 800ef8a:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 800ef8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef90:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 800ef92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef94:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 800ef96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef98:	781b      	ldrb	r3, [r3, #0]
 800ef9a:	461a      	mov	r2, r3
 800ef9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef9e:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 800efa0:	657b      	str	r3, [r7, #84]	@ 0x54
 800efa2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800efa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800efa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efa8:	3301      	adds	r3, #1
 800efaa:	781b      	ldrb	r3, [r3, #0]
  while ( TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc) && drv_len <= max_len )
 800efac:	2b24      	cmp	r3, #36	@ 0x24
 800efae:	d104      	bne.n	800efba <cdcd_open+0xfa>
 800efb0:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800efb4:	88bb      	ldrh	r3, [r7, #4]
 800efb6:	429a      	cmp	r2, r3
 800efb8:	d9df      	bls.n	800ef7a <cdcd_open+0xba>
 800efba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800efbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800efbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efc0:	3301      	adds	r3, #1
 800efc2:	781b      	ldrb	r3, [r3, #0]
  }

  if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 800efc4:	2b05      	cmp	r3, #5
 800efc6:	d135      	bne.n	800f034 <cdcd_open+0x174>
  {
    // notification endpoint
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800efc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800efca:	653b      	str	r3, [r7, #80]	@ 0x50

    TU_ASSERT( usbd_edpt_open(rhport, desc_ep), 0 );
 800efcc:	79fb      	ldrb	r3, [r7, #7]
 800efce:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800efd0:	4618      	mov	r0, r3
 800efd2:	f002 fbe7 	bl	80117a4 <usbd_edpt_open>
 800efd6:	4603      	mov	r3, r0
 800efd8:	f083 0301 	eor.w	r3, r3, #1
 800efdc:	b2db      	uxtb	r3, r3
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d010      	beq.n	800f004 <cdcd_open+0x144>
 800efe2:	f240 1231 	movw	r2, #305	@ 0x131
 800efe6:	493c      	ldr	r1, [pc, #240]	@ (800f0d8 <cdcd_open+0x218>)
 800efe8:	483c      	ldr	r0, [pc, #240]	@ (800f0dc <cdcd_open+0x21c>)
 800efea:	f005 fb97 	bl	801471c <iprintf>
 800efee:	4b3c      	ldr	r3, [pc, #240]	@ (800f0e0 <cdcd_open+0x220>)
 800eff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eff2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	f003 0301 	and.w	r3, r3, #1
 800effa:	2b00      	cmp	r3, #0
 800effc:	d000      	beq.n	800f000 <cdcd_open+0x140>
 800effe:	be00      	bkpt	0x0000
 800f000:	2300      	movs	r3, #0
 800f002:	e063      	b.n	800f0cc <cdcd_open+0x20c>
    p_cdc->ep_notif = desc_ep->bEndpointAddress;
 800f004:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f006:	789a      	ldrb	r2, [r3, #2]
 800f008:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f00a:	705a      	strb	r2, [r3, #1]
 800f00c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f00e:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800f010:	69fb      	ldr	r3, [r7, #28]
 800f012:	781b      	ldrb	r3, [r3, #0]

    drv_len += tu_desc_len(p_desc);
 800f014:	461a      	mov	r2, r3
 800f016:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800f01a:	4413      	add	r3, r2
 800f01c:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 800f020:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f022:	627b      	str	r3, [r7, #36]	@ 0x24
  uint8_t const* desc8 = (uint8_t const*) desc;
 800f024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f026:	623b      	str	r3, [r7, #32]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800f028:	6a3b      	ldr	r3, [r7, #32]
 800f02a:	781b      	ldrb	r3, [r3, #0]
 800f02c:	461a      	mov	r2, r3
 800f02e:	6a3b      	ldr	r3, [r7, #32]
 800f030:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 800f032:	657b      	str	r3, [r7, #84]	@ 0x54
 800f034:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f036:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800f038:	69bb      	ldr	r3, [r7, #24]
 800f03a:	3301      	adds	r3, #1
 800f03c:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (if any) -------------//
  if ( (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) &&
 800f03e:	2b04      	cmp	r3, #4
 800f040:	d13f      	bne.n	800f0c2 <cdcd_open+0x202>
       (TUSB_CLASS_CDC_DATA == ((tusb_desc_interface_t const *) p_desc)->bInterfaceClass) )
 800f042:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f044:	795b      	ldrb	r3, [r3, #5]
  if ( (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) &&
 800f046:	2b0a      	cmp	r3, #10
 800f048:	d13b      	bne.n	800f0c2 <cdcd_open+0x202>
 800f04a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f04c:	60fb      	str	r3, [r7, #12]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	781b      	ldrb	r3, [r3, #0]
  {
    // next to endpoint descriptor
    drv_len += tu_desc_len(p_desc);
 800f052:	461a      	mov	r2, r3
 800f054:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800f058:	4413      	add	r3, r2
 800f05a:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 800f05e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f060:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800f062:	697b      	ldr	r3, [r7, #20]
 800f064:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800f066:	693b      	ldr	r3, [r7, #16]
 800f068:	781b      	ldrb	r3, [r3, #0]
 800f06a:	461a      	mov	r2, r3
 800f06c:	693b      	ldr	r3, [r7, #16]
 800f06e:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 800f070:	657b      	str	r3, [r7, #84]	@ 0x54

    // Open endpoint pair
    TU_ASSERT( usbd_open_edpt_pair(rhport, p_desc, 2, TUSB_XFER_BULK, &p_cdc->ep_out, &p_cdc->ep_in), 0 );
 800f072:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f074:	3303      	adds	r3, #3
 800f076:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800f078:	3202      	adds	r2, #2
 800f07a:	79f8      	ldrb	r0, [r7, #7]
 800f07c:	9201      	str	r2, [sp, #4]
 800f07e:	9300      	str	r3, [sp, #0]
 800f080:	2302      	movs	r3, #2
 800f082:	2202      	movs	r2, #2
 800f084:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f086:	f002 fb15 	bl	80116b4 <usbd_open_edpt_pair>
 800f08a:	4603      	mov	r3, r0
 800f08c:	f083 0301 	eor.w	r3, r3, #1
 800f090:	b2db      	uxtb	r3, r3
 800f092:	2b00      	cmp	r3, #0
 800f094:	d010      	beq.n	800f0b8 <cdcd_open+0x1f8>
 800f096:	f240 1241 	movw	r2, #321	@ 0x141
 800f09a:	490f      	ldr	r1, [pc, #60]	@ (800f0d8 <cdcd_open+0x218>)
 800f09c:	480f      	ldr	r0, [pc, #60]	@ (800f0dc <cdcd_open+0x21c>)
 800f09e:	f005 fb3d 	bl	801471c <iprintf>
 800f0a2:	4b0f      	ldr	r3, [pc, #60]	@ (800f0e0 <cdcd_open+0x220>)
 800f0a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f0a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	f003 0301 	and.w	r3, r3, #1
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d000      	beq.n	800f0b4 <cdcd_open+0x1f4>
 800f0b2:	be00      	bkpt	0x0000
 800f0b4:	2300      	movs	r3, #0
 800f0b6:	e009      	b.n	800f0cc <cdcd_open+0x20c>

    drv_len += 2*sizeof(tusb_desc_endpoint_t);
 800f0b8:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800f0bc:	330e      	adds	r3, #14
 800f0be:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
  }

  // Prepare for incoming data
  _prep_out_transaction(p_cdc);
 800f0c2:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800f0c4:	f7ff fd08 	bl	800ead8 <_prep_out_transaction>

  return drv_len;
 800f0c8:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
}
 800f0cc:	4618      	mov	r0, r3
 800f0ce:	3760      	adds	r7, #96	@ 0x60
 800f0d0:	46bd      	mov	sp, r7
 800f0d2:	bd80      	pop	{r7, pc}
 800f0d4:	2000b3dc 	.word	0x2000b3dc
 800f0d8:	08039c2c 	.word	0x08039c2c
 800f0dc:	08016e74 	.word	0x08016e74
 800f0e0:	e000edf0 	.word	0xe000edf0

0800f0e4 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request)
{
 800f0e4:	b580      	push	{r7, lr}
 800f0e6:	b08a      	sub	sp, #40	@ 0x28
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	4603      	mov	r3, r0
 800f0ec:	603a      	str	r2, [r7, #0]
 800f0ee:	71fb      	strb	r3, [r7, #7]
 800f0f0:	460b      	mov	r3, r1
 800f0f2:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800f0f4:	683b      	ldr	r3, [r7, #0]
 800f0f6:	781b      	ldrb	r3, [r3, #0]
 800f0f8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f0fc:	b2db      	uxtb	r3, r3
 800f0fe:	2b20      	cmp	r3, #32
 800f100:	d001      	beq.n	800f106 <cdcd_control_xfer_cb+0x22>
 800f102:	2300      	movs	r3, #0
 800f104:	e0cc      	b.n	800f2a0 <cdcd_control_xfer_cb+0x1bc>

  uint8_t itf = 0;
 800f106:	2300      	movs	r3, #0
 800f108:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  cdcd_interface_t* p_cdc = _cdcd_itf;
 800f10c:	4b66      	ldr	r3, [pc, #408]	@ (800f2a8 <cdcd_control_xfer_cb+0x1c4>)
 800f10e:	623b      	str	r3, [r7, #32]

  // Identify which interface to use
  for ( ; ; itf++, p_cdc++)
  {
    if (itf >= TU_ARRAY_SIZE(_cdcd_itf)) return false;
 800f110:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f114:	2b00      	cmp	r3, #0
 800f116:	d001      	beq.n	800f11c <cdcd_control_xfer_cb+0x38>
 800f118:	2300      	movs	r3, #0
 800f11a:	e0c1      	b.n	800f2a0 <cdcd_control_xfer_cb+0x1bc>

    if ( p_cdc->itf_num == request->wIndex ) break;
 800f11c:	6a3b      	ldr	r3, [r7, #32]
 800f11e:	781b      	ldrb	r3, [r3, #0]
 800f120:	461a      	mov	r2, r3
 800f122:	683b      	ldr	r3, [r7, #0]
 800f124:	889b      	ldrh	r3, [r3, #4]
 800f126:	b29b      	uxth	r3, r3
 800f128:	429a      	cmp	r2, r3
 800f12a:	d009      	beq.n	800f140 <cdcd_control_xfer_cb+0x5c>
  for ( ; ; itf++, p_cdc++)
 800f12c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f130:	3301      	adds	r3, #1
 800f132:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f136:	6a3b      	ldr	r3, [r7, #32]
 800f138:	f603 03d8 	addw	r3, r3, #2264	@ 0x8d8
 800f13c:	623b      	str	r3, [r7, #32]
    if (itf >= TU_ARRAY_SIZE(_cdcd_itf)) return false;
 800f13e:	e7e7      	b.n	800f110 <cdcd_control_xfer_cb+0x2c>
    if ( p_cdc->itf_num == request->wIndex ) break;
 800f140:	bf00      	nop
  }

  switch ( request->bRequest )
 800f142:	683b      	ldr	r3, [r7, #0]
 800f144:	785b      	ldrb	r3, [r3, #1]
 800f146:	3b20      	subs	r3, #32
 800f148:	2b03      	cmp	r3, #3
 800f14a:	f200 809f 	bhi.w	800f28c <cdcd_control_xfer_cb+0x1a8>
 800f14e:	a201      	add	r2, pc, #4	@ (adr r2, 800f154 <cdcd_control_xfer_cb+0x70>)
 800f150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f154:	0800f165 	.word	0x0800f165
 800f158:	0800f19d 	.word	0x0800f19d
 800f15c:	0800f1b3 	.word	0x0800f1b3
 800f160:	0800f25b 	.word	0x0800f25b
  {
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP)
 800f164:	79bb      	ldrb	r3, [r7, #6]
 800f166:	2b01      	cmp	r3, #1
 800f168:	d107      	bne.n	800f17a <cdcd_control_xfer_cb+0x96>
      {
        TU_LOG2("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800f16a:	6a3b      	ldr	r3, [r7, #32]
 800f16c:	1d9a      	adds	r2, r3, #6
 800f16e:	79f8      	ldrb	r0, [r7, #7]
 800f170:	2307      	movs	r3, #7
 800f172:	6839      	ldr	r1, [r7, #0]
 800f174:	f002 fd9a 	bl	8011cac <tud_control_xfer>
      }
      else if ( stage == CONTROL_STAGE_ACK)
      {
        if ( tud_cdc_line_coding_cb ) tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      }
    break;
 800f178:	e08a      	b.n	800f290 <cdcd_control_xfer_cb+0x1ac>
      else if ( stage == CONTROL_STAGE_ACK)
 800f17a:	79bb      	ldrb	r3, [r7, #6]
 800f17c:	2b03      	cmp	r3, #3
 800f17e:	f040 8087 	bne.w	800f290 <cdcd_control_xfer_cb+0x1ac>
        if ( tud_cdc_line_coding_cb ) tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 800f182:	4b4a      	ldr	r3, [pc, #296]	@ (800f2ac <cdcd_control_xfer_cb+0x1c8>)
 800f184:	2b00      	cmp	r3, #0
 800f186:	f000 8083 	beq.w	800f290 <cdcd_control_xfer_cb+0x1ac>
 800f18a:	6a3b      	ldr	r3, [r7, #32]
 800f18c:	1d9a      	adds	r2, r3, #6
 800f18e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f192:	4611      	mov	r1, r2
 800f194:	4618      	mov	r0, r3
 800f196:	f3af 8000 	nop.w
    break;
 800f19a:	e079      	b.n	800f290 <cdcd_control_xfer_cb+0x1ac>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP)
 800f19c:	79bb      	ldrb	r3, [r7, #6]
 800f19e:	2b01      	cmp	r3, #1
 800f1a0:	d178      	bne.n	800f294 <cdcd_control_xfer_cb+0x1b0>
      {
        TU_LOG2("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800f1a2:	6a3b      	ldr	r3, [r7, #32]
 800f1a4:	1d9a      	adds	r2, r3, #6
 800f1a6:	79f8      	ldrb	r0, [r7, #7]
 800f1a8:	2307      	movs	r3, #7
 800f1aa:	6839      	ldr	r1, [r7, #0]
 800f1ac:	f002 fd7e 	bl	8011cac <tud_control_xfer>
      }
    break;
 800f1b0:	e070      	b.n	800f294 <cdcd_control_xfer_cb+0x1b0>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP)
 800f1b2:	79bb      	ldrb	r3, [r7, #6]
 800f1b4:	2b01      	cmp	r3, #1
 800f1b6:	d105      	bne.n	800f1c4 <cdcd_control_xfer_cb+0xe0>
      {
        tud_control_status(rhport, request);
 800f1b8:	79fb      	ldrb	r3, [r7, #7]
 800f1ba:	6839      	ldr	r1, [r7, #0]
 800f1bc:	4618      	mov	r0, r3
 800f1be:	f002 fd03 	bl	8011bc8 <tud_control_status>
        TU_LOG2("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);

        // Invoke callback
        if ( tud_cdc_line_state_cb ) tud_cdc_line_state_cb(itf, dtr, rts);
      }
    break;
 800f1c2:	e069      	b.n	800f298 <cdcd_control_xfer_cb+0x1b4>
      else if (stage == CONTROL_STAGE_ACK)
 800f1c4:	79bb      	ldrb	r3, [r7, #6]
 800f1c6:	2b03      	cmp	r3, #3
 800f1c8:	d166      	bne.n	800f298 <cdcd_control_xfer_cb+0x1b4>
        bool const dtr = tu_bit_test(request->wValue, 0);
 800f1ca:	683b      	ldr	r3, [r7, #0]
 800f1cc:	885b      	ldrh	r3, [r3, #2]
 800f1ce:	b29b      	uxth	r3, r3
 800f1d0:	613b      	str	r3, [r7, #16]
 800f1d2:	2300      	movs	r3, #0
 800f1d4:	73fb      	strb	r3, [r7, #15]
 800f1d6:	7bfb      	ldrb	r3, [r7, #15]
 800f1d8:	693a      	ldr	r2, [r7, #16]
 800f1da:	fa22 f303 	lsr.w	r3, r2, r3
 800f1de:	f003 0301 	and.w	r3, r3, #1
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	bf14      	ite	ne
 800f1e6:	2301      	movne	r3, #1
 800f1e8:	2300      	moveq	r3, #0
 800f1ea:	b2db      	uxtb	r3, r3
 800f1ec:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 800f1ee:	683b      	ldr	r3, [r7, #0]
 800f1f0:	885b      	ldrh	r3, [r3, #2]
 800f1f2:	b29b      	uxth	r3, r3
 800f1f4:	61bb      	str	r3, [r7, #24]
 800f1f6:	2301      	movs	r3, #1
 800f1f8:	75fb      	strb	r3, [r7, #23]
 800f1fa:	7dfb      	ldrb	r3, [r7, #23]
 800f1fc:	69ba      	ldr	r2, [r7, #24]
 800f1fe:	fa22 f303 	lsr.w	r3, r2, r3
 800f202:	f003 0301 	and.w	r3, r3, #1
 800f206:	2b00      	cmp	r3, #0
 800f208:	bf14      	ite	ne
 800f20a:	2301      	movne	r3, #1
 800f20c:	2300      	moveq	r3, #0
 800f20e:	b2db      	uxtb	r3, r3
 800f210:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 800f212:	683b      	ldr	r3, [r7, #0]
 800f214:	885b      	ldrh	r3, [r3, #2]
 800f216:	b29b      	uxth	r3, r3
 800f218:	b2da      	uxtb	r2, r3
 800f21a:	6a3b      	ldr	r3, [r7, #32]
 800f21c:	711a      	strb	r2, [r3, #4]
        tu_fifo_set_overwritable(&p_cdc->tx_ff, !dtr);
 800f21e:	6a3b      	ldr	r3, [r7, #32]
 800f220:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 800f224:	7ffb      	ldrb	r3, [r7, #31]
 800f226:	2b00      	cmp	r3, #0
 800f228:	bf14      	ite	ne
 800f22a:	2301      	movne	r3, #1
 800f22c:	2300      	moveq	r3, #0
 800f22e:	b2db      	uxtb	r3, r3
 800f230:	f083 0301 	eor.w	r3, r3, #1
 800f234:	b2db      	uxtb	r3, r3
 800f236:	f003 0301 	and.w	r3, r3, #1
 800f23a:	b2db      	uxtb	r3, r3
 800f23c:	4619      	mov	r1, r3
 800f23e:	4610      	mov	r0, r2
 800f240:	f001 f844 	bl	80102cc <tu_fifo_set_overwritable>
        if ( tud_cdc_line_state_cb ) tud_cdc_line_state_cb(itf, dtr, rts);
 800f244:	4b1a      	ldr	r3, [pc, #104]	@ (800f2b0 <cdcd_control_xfer_cb+0x1cc>)
 800f246:	2b00      	cmp	r3, #0
 800f248:	d026      	beq.n	800f298 <cdcd_control_xfer_cb+0x1b4>
 800f24a:	7fba      	ldrb	r2, [r7, #30]
 800f24c:	7ff9      	ldrb	r1, [r7, #31]
 800f24e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f252:	4618      	mov	r0, r3
 800f254:	f3af 8000 	nop.w
    break;
 800f258:	e01e      	b.n	800f298 <cdcd_control_xfer_cb+0x1b4>
    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP)
 800f25a:	79bb      	ldrb	r3, [r7, #6]
 800f25c:	2b01      	cmp	r3, #1
 800f25e:	d105      	bne.n	800f26c <cdcd_control_xfer_cb+0x188>
      {
        tud_control_status(rhport, request);
 800f260:	79fb      	ldrb	r3, [r7, #7]
 800f262:	6839      	ldr	r1, [r7, #0]
 800f264:	4618      	mov	r0, r3
 800f266:	f002 fcaf 	bl	8011bc8 <tud_control_status>
      else if (stage == CONTROL_STAGE_ACK)
      {
        TU_LOG2("  Send Break\r\n");
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
      }
    break;
 800f26a:	e017      	b.n	800f29c <cdcd_control_xfer_cb+0x1b8>
      else if (stage == CONTROL_STAGE_ACK)
 800f26c:	79bb      	ldrb	r3, [r7, #6]
 800f26e:	2b03      	cmp	r3, #3
 800f270:	d114      	bne.n	800f29c <cdcd_control_xfer_cb+0x1b8>
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
 800f272:	4b10      	ldr	r3, [pc, #64]	@ (800f2b4 <cdcd_control_xfer_cb+0x1d0>)
 800f274:	2b00      	cmp	r3, #0
 800f276:	d011      	beq.n	800f29c <cdcd_control_xfer_cb+0x1b8>
 800f278:	683b      	ldr	r3, [r7, #0]
 800f27a:	885b      	ldrh	r3, [r3, #2]
 800f27c:	b29a      	uxth	r2, r3
 800f27e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f282:	4611      	mov	r1, r2
 800f284:	4618      	mov	r0, r3
 800f286:	f3af 8000 	nop.w
    break;
 800f28a:	e007      	b.n	800f29c <cdcd_control_xfer_cb+0x1b8>

    default: return false; // stall unsupported request
 800f28c:	2300      	movs	r3, #0
 800f28e:	e007      	b.n	800f2a0 <cdcd_control_xfer_cb+0x1bc>
    break;
 800f290:	bf00      	nop
 800f292:	e004      	b.n	800f29e <cdcd_control_xfer_cb+0x1ba>
    break;
 800f294:	bf00      	nop
 800f296:	e002      	b.n	800f29e <cdcd_control_xfer_cb+0x1ba>
    break;
 800f298:	bf00      	nop
 800f29a:	e000      	b.n	800f29e <cdcd_control_xfer_cb+0x1ba>
    break;
 800f29c:	bf00      	nop
  }

  return true;
 800f29e:	2301      	movs	r3, #1
}
 800f2a0:	4618      	mov	r0, r3
 800f2a2:	3728      	adds	r7, #40	@ 0x28
 800f2a4:	46bd      	mov	sp, r7
 800f2a6:	bd80      	pop	{r7, pc}
 800f2a8:	2000b3dc 	.word	0x2000b3dc
	...

0800f2b8 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 800f2b8:	b580      	push	{r7, lr}
 800f2ba:	b086      	sub	sp, #24
 800f2bc:	af00      	add	r7, sp, #0
 800f2be:	603b      	str	r3, [r7, #0]
 800f2c0:	4603      	mov	r3, r0
 800f2c2:	71fb      	strb	r3, [r7, #7]
 800f2c4:	460b      	mov	r3, r1
 800f2c6:	71bb      	strb	r3, [r7, #6]
 800f2c8:	4613      	mov	r3, r2
 800f2ca:	717b      	strb	r3, [r7, #5]

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++)
 800f2cc:	2300      	movs	r3, #0
 800f2ce:	75fb      	strb	r3, [r7, #23]
 800f2d0:	e014      	b.n	800f2fc <cdcd_xfer_cb+0x44>
  {
    p_cdc = &_cdcd_itf[itf];
 800f2d2:	7dfb      	ldrb	r3, [r7, #23]
 800f2d4:	f640 02d8 	movw	r2, #2264	@ 0x8d8
 800f2d8:	fb02 f303 	mul.w	r3, r2, r3
 800f2dc:	4a58      	ldr	r2, [pc, #352]	@ (800f440 <cdcd_xfer_cb+0x188>)
 800f2de:	4413      	add	r3, r2
 800f2e0:	613b      	str	r3, [r7, #16]
    if ( ( ep_addr == p_cdc->ep_out ) || ( ep_addr == p_cdc->ep_in ) ) break;
 800f2e2:	693b      	ldr	r3, [r7, #16]
 800f2e4:	78db      	ldrb	r3, [r3, #3]
 800f2e6:	79ba      	ldrb	r2, [r7, #6]
 800f2e8:	429a      	cmp	r2, r3
 800f2ea:	d00a      	beq.n	800f302 <cdcd_xfer_cb+0x4a>
 800f2ec:	693b      	ldr	r3, [r7, #16]
 800f2ee:	789b      	ldrb	r3, [r3, #2]
 800f2f0:	79ba      	ldrb	r2, [r7, #6]
 800f2f2:	429a      	cmp	r2, r3
 800f2f4:	d005      	beq.n	800f302 <cdcd_xfer_cb+0x4a>
  for (itf = 0; itf < CFG_TUD_CDC; itf++)
 800f2f6:	7dfb      	ldrb	r3, [r7, #23]
 800f2f8:	3301      	adds	r3, #1
 800f2fa:	75fb      	strb	r3, [r7, #23]
 800f2fc:	7dfb      	ldrb	r3, [r7, #23]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d0e7      	beq.n	800f2d2 <cdcd_xfer_cb+0x1a>
  }
  TU_ASSERT(itf < CFG_TUD_CDC);
 800f302:	7dfb      	ldrb	r3, [r7, #23]
 800f304:	2b00      	cmp	r3, #0
 800f306:	d010      	beq.n	800f32a <cdcd_xfer_cb+0x72>
 800f308:	f44f 72d7 	mov.w	r2, #430	@ 0x1ae
 800f30c:	494d      	ldr	r1, [pc, #308]	@ (800f444 <cdcd_xfer_cb+0x18c>)
 800f30e:	484e      	ldr	r0, [pc, #312]	@ (800f448 <cdcd_xfer_cb+0x190>)
 800f310:	f005 fa04 	bl	801471c <iprintf>
 800f314:	4b4d      	ldr	r3, [pc, #308]	@ (800f44c <cdcd_xfer_cb+0x194>)
 800f316:	60bb      	str	r3, [r7, #8]
 800f318:	68bb      	ldr	r3, [r7, #8]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	f003 0301 	and.w	r3, r3, #1
 800f320:	2b00      	cmp	r3, #0
 800f322:	d000      	beq.n	800f326 <cdcd_xfer_cb+0x6e>
 800f324:	be00      	bkpt	0x0000
 800f326:	2300      	movs	r3, #0
 800f328:	e086      	b.n	800f438 <cdcd_xfer_cb+0x180>

  // Received new data
  if ( ep_addr == p_cdc->ep_out )
 800f32a:	693b      	ldr	r3, [r7, #16]
 800f32c:	78db      	ldrb	r3, [r3, #3]
 800f32e:	79ba      	ldrb	r2, [r7, #6]
 800f330:	429a      	cmp	r2, r3
 800f332:	d14c      	bne.n	800f3ce <cdcd_xfer_cb+0x116>
  {
    tu_fifo_write_n(&p_cdc->rx_ff, p_cdc->epout_buf, (uint16_t) xferred_bytes);
 800f334:	693b      	ldr	r3, [r7, #16]
 800f336:	f103 0010 	add.w	r0, r3, #16
 800f33a:	693b      	ldr	r3, [r7, #16]
 800f33c:	f503 639b 	add.w	r3, r3, #1240	@ 0x4d8
 800f340:	683a      	ldr	r2, [r7, #0]
 800f342:	b292      	uxth	r2, r2
 800f344:	4619      	mov	r1, r3
 800f346:	f000 ff00 	bl	801014a <tu_fifo_write_n>

    // Check for wanted char and invoke callback if needed
    if ( tud_cdc_rx_wanted_cb && (((signed char) p_cdc->wanted_char) != -1) )
 800f34a:	4b41      	ldr	r3, [pc, #260]	@ (800f450 <cdcd_xfer_cb+0x198>)
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d029      	beq.n	800f3a4 <cdcd_xfer_cb+0xec>
 800f350:	693b      	ldr	r3, [r7, #16]
 800f352:	795b      	ldrb	r3, [r3, #5]
 800f354:	2bff      	cmp	r3, #255	@ 0xff
 800f356:	d025      	beq.n	800f3a4 <cdcd_xfer_cb+0xec>
    {
      for ( uint32_t i = 0; i < xferred_bytes; i++ )
 800f358:	2300      	movs	r3, #0
 800f35a:	60fb      	str	r3, [r7, #12]
 800f35c:	e01e      	b.n	800f39c <cdcd_xfer_cb+0xe4>
      {
        if ( (p_cdc->wanted_char == p_cdc->epout_buf[i]) && !tu_fifo_empty(&p_cdc->rx_ff) )
 800f35e:	693b      	ldr	r3, [r7, #16]
 800f360:	795a      	ldrb	r2, [r3, #5]
 800f362:	6939      	ldr	r1, [r7, #16]
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	440b      	add	r3, r1
 800f368:	f503 639b 	add.w	r3, r3, #1240	@ 0x4d8
 800f36c:	781b      	ldrb	r3, [r3, #0]
 800f36e:	429a      	cmp	r2, r3
 800f370:	d111      	bne.n	800f396 <cdcd_xfer_cb+0xde>
 800f372:	693b      	ldr	r3, [r7, #16]
 800f374:	3310      	adds	r3, #16
 800f376:	4618      	mov	r0, r3
 800f378:	f000 fe76 	bl	8010068 <tu_fifo_empty>
 800f37c:	4603      	mov	r3, r0
 800f37e:	f083 0301 	eor.w	r3, r3, #1
 800f382:	b2db      	uxtb	r3, r3
 800f384:	2b00      	cmp	r3, #0
 800f386:	d006      	beq.n	800f396 <cdcd_xfer_cb+0xde>
        {
          tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 800f388:	693b      	ldr	r3, [r7, #16]
 800f38a:	795a      	ldrb	r2, [r3, #5]
 800f38c:	7dfb      	ldrb	r3, [r7, #23]
 800f38e:	4611      	mov	r1, r2
 800f390:	4618      	mov	r0, r3
 800f392:	f3af 8000 	nop.w
      for ( uint32_t i = 0; i < xferred_bytes; i++ )
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	3301      	adds	r3, #1
 800f39a:	60fb      	str	r3, [r7, #12]
 800f39c:	68fa      	ldr	r2, [r7, #12]
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	429a      	cmp	r2, r3
 800f3a2:	d3dc      	bcc.n	800f35e <cdcd_xfer_cb+0xa6>
        }
      }
    }

    // invoke receive callback (if there is still data)
    if (tud_cdc_rx_cb && !tu_fifo_empty(&p_cdc->rx_ff) ) tud_cdc_rx_cb(itf);
 800f3a4:	4b2b      	ldr	r3, [pc, #172]	@ (800f454 <cdcd_xfer_cb+0x19c>)
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d00e      	beq.n	800f3c8 <cdcd_xfer_cb+0x110>
 800f3aa:	693b      	ldr	r3, [r7, #16]
 800f3ac:	3310      	adds	r3, #16
 800f3ae:	4618      	mov	r0, r3
 800f3b0:	f000 fe5a 	bl	8010068 <tu_fifo_empty>
 800f3b4:	4603      	mov	r3, r0
 800f3b6:	f083 0301 	eor.w	r3, r3, #1
 800f3ba:	b2db      	uxtb	r3, r3
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d003      	beq.n	800f3c8 <cdcd_xfer_cb+0x110>
 800f3c0:	7dfb      	ldrb	r3, [r7, #23]
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	f3af 8000 	nop.w

    // prepare for OUT transaction
    _prep_out_transaction(p_cdc);
 800f3c8:	6938      	ldr	r0, [r7, #16]
 800f3ca:	f7ff fb85 	bl	800ead8 <_prep_out_transaction>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding.
  //       Though maybe the baudrate is not really important !!!
  if ( ep_addr == p_cdc->ep_in )
 800f3ce:	693b      	ldr	r3, [r7, #16]
 800f3d0:	789b      	ldrb	r3, [r3, #2]
 800f3d2:	79ba      	ldrb	r2, [r7, #6]
 800f3d4:	429a      	cmp	r2, r3
 800f3d6:	d12e      	bne.n	800f436 <cdcd_xfer_cb+0x17e>
  {
    // invoke transmit callback to possibly refill tx fifo
    if ( tud_cdc_tx_complete_cb ) tud_cdc_tx_complete_cb(itf);
 800f3d8:	4b1f      	ldr	r3, [pc, #124]	@ (800f458 <cdcd_xfer_cb+0x1a0>)
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d003      	beq.n	800f3e6 <cdcd_xfer_cb+0x12e>
 800f3de:	7dfb      	ldrb	r3, [r7, #23]
 800f3e0:	4618      	mov	r0, r3
 800f3e2:	f3af 8000 	nop.w

    if ( 0 == tud_cdc_n_write_flush(itf) )
 800f3e6:	7dfb      	ldrb	r3, [r7, #23]
 800f3e8:	4618      	mov	r0, r3
 800f3ea:	f7ff fc27 	bl	800ec3c <tud_cdc_n_write_flush>
 800f3ee:	4603      	mov	r3, r0
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d120      	bne.n	800f436 <cdcd_xfer_cb+0x17e>
    {
      // If there is no data left, a ZLP should be sent if
      // xferred_bytes is multiple of EP Packet size and not zero
      if ( !tu_fifo_count(&p_cdc->tx_ff) && xferred_bytes && (0 == (xferred_bytes & (BULK_PACKET_SIZE-1))) )
 800f3f4:	693b      	ldr	r3, [r7, #16]
 800f3f6:	3324      	adds	r3, #36	@ 0x24
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	f000 fe03 	bl	8010004 <tu_fifo_count>
 800f3fe:	4603      	mov	r3, r0
 800f400:	2b00      	cmp	r3, #0
 800f402:	d118      	bne.n	800f436 <cdcd_xfer_cb+0x17e>
 800f404:	683b      	ldr	r3, [r7, #0]
 800f406:	2b00      	cmp	r3, #0
 800f408:	d015      	beq.n	800f436 <cdcd_xfer_cb+0x17e>
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f410:	2b00      	cmp	r3, #0
 800f412:	d110      	bne.n	800f436 <cdcd_xfer_cb+0x17e>
      {
        if ( usbd_edpt_claim(rhport, p_cdc->ep_in) )
 800f414:	693b      	ldr	r3, [r7, #16]
 800f416:	789a      	ldrb	r2, [r3, #2]
 800f418:	79fb      	ldrb	r3, [r7, #7]
 800f41a:	4611      	mov	r1, r2
 800f41c:	4618      	mov	r0, r3
 800f41e:	f002 fa15 	bl	801184c <usbd_edpt_claim>
 800f422:	4603      	mov	r3, r0
 800f424:	2b00      	cmp	r3, #0
 800f426:	d006      	beq.n	800f436 <cdcd_xfer_cb+0x17e>
        {
          usbd_edpt_xfer(rhport, p_cdc->ep_in, NULL, 0);
 800f428:	693b      	ldr	r3, [r7, #16]
 800f42a:	7899      	ldrb	r1, [r3, #2]
 800f42c:	79f8      	ldrb	r0, [r7, #7]
 800f42e:	2300      	movs	r3, #0
 800f430:	2200      	movs	r2, #0
 800f432:	f002 fa67 	bl	8011904 <usbd_edpt_xfer>
    }
  }

  // nothing to do with notif endpoint for now

  return true;
 800f436:	2301      	movs	r3, #1
}
 800f438:	4618      	mov	r0, r3
 800f43a:	3718      	adds	r7, #24
 800f43c:	46bd      	mov	sp, r7
 800f43e:	bd80      	pop	{r7, pc}
 800f440:	2000b3dc 	.word	0x2000b3dc
 800f444:	08039c38 	.word	0x08039c38
 800f448:	08016e74 	.word	0x08016e74
 800f44c:	e000edf0 	.word	0xe000edf0
	...

0800f45c <dfu_rtd_init>:

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void dfu_rtd_init(void)
{
 800f45c:	b480      	push	{r7}
 800f45e:	af00      	add	r7, sp, #0
}
 800f460:	bf00      	nop
 800f462:	46bd      	mov	sp, r7
 800f464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f468:	4770      	bx	lr

0800f46a <dfu_rtd_reset>:

void dfu_rtd_reset(uint8_t rhport)
{
 800f46a:	b480      	push	{r7}
 800f46c:	b083      	sub	sp, #12
 800f46e:	af00      	add	r7, sp, #0
 800f470:	4603      	mov	r3, r0
 800f472:	71fb      	strb	r3, [r7, #7]
    (void) rhport;
}
 800f474:	bf00      	nop
 800f476:	370c      	adds	r7, #12
 800f478:	46bd      	mov	sp, r7
 800f47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f47e:	4770      	bx	lr

0800f480 <dfu_rtd_open>:

uint16_t dfu_rtd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len)
{
 800f480:	b480      	push	{r7}
 800f482:	b08b      	sub	sp, #44	@ 0x2c
 800f484:	af00      	add	r7, sp, #0
 800f486:	4603      	mov	r3, r0
 800f488:	6039      	str	r1, [r7, #0]
 800f48a:	71fb      	strb	r3, [r7, #7]
 800f48c:	4613      	mov	r3, r2
 800f48e:	80bb      	strh	r3, [r7, #4]
  (void) rhport;
  (void) max_len;

  // Ensure this is DFU Runtime
  TU_VERIFY((itf_desc->bInterfaceSubClass == TUD_DFU_APP_SUBCLASS) &&
 800f490:	683b      	ldr	r3, [r7, #0]
 800f492:	799b      	ldrb	r3, [r3, #6]
 800f494:	2b01      	cmp	r3, #1
 800f496:	d103      	bne.n	800f4a0 <dfu_rtd_open+0x20>
 800f498:	683b      	ldr	r3, [r7, #0]
 800f49a:	79db      	ldrb	r3, [r3, #7]
 800f49c:	2b01      	cmp	r3, #1
 800f49e:	d001      	beq.n	800f4a4 <dfu_rtd_open+0x24>
 800f4a0:	2300      	movs	r3, #0
 800f4a2:	e025      	b.n	800f4f0 <dfu_rtd_open+0x70>
 800f4a4:	683b      	ldr	r3, [r7, #0]
 800f4a6:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800f4a8:	69bb      	ldr	r3, [r7, #24]
 800f4aa:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800f4ac:	697b      	ldr	r3, [r7, #20]
 800f4ae:	781b      	ldrb	r3, [r3, #0]
 800f4b0:	461a      	mov	r2, r3
 800f4b2:	697b      	ldr	r3, [r7, #20]
 800f4b4:	4413      	add	r3, r2
            (itf_desc->bInterfaceProtocol == DFU_PROTOCOL_RT), 0);

  uint8_t const * p_desc = tu_desc_next( itf_desc );
 800f4b6:	623b      	str	r3, [r7, #32]
  uint16_t drv_len = sizeof(tusb_desc_interface_t);
 800f4b8:	2309      	movs	r3, #9
 800f4ba:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f4bc:	6a3b      	ldr	r3, [r7, #32]
 800f4be:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800f4c0:	69fb      	ldr	r3, [r7, #28]
 800f4c2:	3301      	adds	r3, #1
 800f4c4:	781b      	ldrb	r3, [r3, #0]

  if ( TUSB_DESC_FUNCTIONAL == tu_desc_type(p_desc) )
 800f4c6:	2b21      	cmp	r3, #33	@ 0x21
 800f4c8:	d111      	bne.n	800f4ee <dfu_rtd_open+0x6e>
 800f4ca:	6a3b      	ldr	r3, [r7, #32]
 800f4cc:	60bb      	str	r3, [r7, #8]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800f4ce:	68bb      	ldr	r3, [r7, #8]
 800f4d0:	781b      	ldrb	r3, [r3, #0]
  {
    drv_len += tu_desc_len(p_desc);
 800f4d2:	461a      	mov	r2, r3
 800f4d4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f4d6:	4413      	add	r3, r2
 800f4d8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f4da:	6a3b      	ldr	r3, [r7, #32]
 800f4dc:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	781b      	ldrb	r3, [r3, #0]
 800f4e6:	461a      	mov	r2, r3
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 800f4ec:	623b      	str	r3, [r7, #32]
  }

  return drv_len;
 800f4ee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	372c      	adds	r7, #44	@ 0x2c
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4fa:	4770      	bx	lr

0800f4fc <dfu_rtd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool dfu_rtd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request)
{
 800f4fc:	b580      	push	{r7, lr}
 800f4fe:	b088      	sub	sp, #32
 800f500:	af00      	add	r7, sp, #0
 800f502:	4603      	mov	r3, r0
 800f504:	603a      	str	r2, [r7, #0]
 800f506:	71fb      	strb	r3, [r7, #7]
 800f508:	460b      	mov	r3, r1
 800f50a:	71bb      	strb	r3, [r7, #6]
  // nothing to do with DATA or ACK stage
  if ( stage != CONTROL_STAGE_SETUP ) return true;
 800f50c:	79bb      	ldrb	r3, [r7, #6]
 800f50e:	2b01      	cmp	r3, #1
 800f510:	d001      	beq.n	800f516 <dfu_rtd_control_xfer_cb+0x1a>
 800f512:	2301      	movs	r3, #1
 800f514:	e057      	b.n	800f5c6 <dfu_rtd_control_xfer_cb+0xca>

  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 800f516:	683b      	ldr	r3, [r7, #0]
 800f518:	781b      	ldrb	r3, [r3, #0]
 800f51a:	f003 031f 	and.w	r3, r3, #31
 800f51e:	b2db      	uxtb	r3, r3
 800f520:	2b01      	cmp	r3, #1
 800f522:	d001      	beq.n	800f528 <dfu_rtd_control_xfer_cb+0x2c>
 800f524:	2300      	movs	r3, #0
 800f526:	e04e      	b.n	800f5c6 <dfu_rtd_control_xfer_cb+0xca>

  // dfu-util will try to claim the interface with SET_INTERFACE request before sending DFU request
  if ( TUSB_REQ_TYPE_STANDARD == request->bmRequestType_bit.type &&
 800f528:	683b      	ldr	r3, [r7, #0]
 800f52a:	781b      	ldrb	r3, [r3, #0]
 800f52c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f530:	b2db      	uxtb	r3, r3
 800f532:	2b00      	cmp	r3, #0
 800f534:	d10a      	bne.n	800f54c <dfu_rtd_control_xfer_cb+0x50>
       TUSB_REQ_SET_INTERFACE == request->bRequest )
 800f536:	683b      	ldr	r3, [r7, #0]
 800f538:	785b      	ldrb	r3, [r3, #1]
  if ( TUSB_REQ_TYPE_STANDARD == request->bmRequestType_bit.type &&
 800f53a:	2b0b      	cmp	r3, #11
 800f53c:	d106      	bne.n	800f54c <dfu_rtd_control_xfer_cb+0x50>
  {
    tud_control_status(rhport, request);
 800f53e:	79fb      	ldrb	r3, [r7, #7]
 800f540:	6839      	ldr	r1, [r7, #0]
 800f542:	4618      	mov	r0, r3
 800f544:	f002 fb40 	bl	8011bc8 <tud_control_status>
    return true;
 800f548:	2301      	movs	r3, #1
 800f54a:	e03c      	b.n	800f5c6 <dfu_rtd_control_xfer_cb+0xca>
  }

  // Handle class request only from here
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800f54c:	683b      	ldr	r3, [r7, #0]
 800f54e:	781b      	ldrb	r3, [r3, #0]
 800f550:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f554:	b2db      	uxtb	r3, r3
 800f556:	2b20      	cmp	r3, #32
 800f558:	d001      	beq.n	800f55e <dfu_rtd_control_xfer_cb+0x62>
 800f55a:	2300      	movs	r3, #0
 800f55c:	e033      	b.n	800f5c6 <dfu_rtd_control_xfer_cb+0xca>

  switch (request->bRequest)
 800f55e:	683b      	ldr	r3, [r7, #0]
 800f560:	785b      	ldrb	r3, [r3, #1]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d002      	beq.n	800f56c <dfu_rtd_control_xfer_cb+0x70>
 800f566:	2b03      	cmp	r3, #3
 800f568:	d008      	beq.n	800f57c <dfu_rtd_control_xfer_cb+0x80>
 800f56a:	e029      	b.n	800f5c0 <dfu_rtd_control_xfer_cb+0xc4>
  {
    case DFU_REQUEST_DETACH:
    {
      TU_LOG2("  DFU RT Request: DETACH\r\n");
      tud_control_status(rhport, request);
 800f56c:	79fb      	ldrb	r3, [r7, #7]
 800f56e:	6839      	ldr	r1, [r7, #0]
 800f570:	4618      	mov	r0, r3
 800f572:	f002 fb29 	bl	8011bc8 <tud_control_status>
      tud_dfu_runtime_reboot_to_dfu_cb();
 800f576:	f7f5 f8f9 	bl	800476c <tud_dfu_runtime_reboot_to_dfu_cb>
    }
    break;
 800f57a:	e023      	b.n	800f5c4 <dfu_rtd_control_xfer_cb+0xc8>
 800f57c:	f107 0308 	add.w	r3, r7, #8
 800f580:	61fb      	str	r3, [r7, #28]
 800f582:	2306      	movs	r3, #6
 800f584:	61bb      	str	r3, [r7, #24]
 800f586:	2300      	movs	r3, #0
 800f588:	617b      	str	r3, [r7, #20]
 800f58a:	2306      	movs	r3, #6
 800f58c:	613b      	str	r3, [r7, #16]
  if (count > destsz) {
 800f58e:	69ba      	ldr	r2, [r7, #24]
 800f590:	693b      	ldr	r3, [r7, #16]
 800f592:	429a      	cmp	r2, r3
 800f594:	d202      	bcs.n	800f59c <dfu_rtd_control_xfer_cb+0xa0>
    return -1;
 800f596:	f04f 33ff 	mov.w	r3, #4294967295
 800f59a:	e005      	b.n	800f5a8 <dfu_rtd_control_xfer_cb+0xac>
  memset(dest, ch, count);
 800f59c:	693a      	ldr	r2, [r7, #16]
 800f59e:	6979      	ldr	r1, [r7, #20]
 800f5a0:	69f8      	ldr	r0, [r7, #28]
 800f5a2:	f005 f9a5 	bl	80148f0 <memset>
  return 0;
 800f5a6:	2300      	movs	r3, #0
    case DFU_REQUEST_GETSTATUS:
    {
      TU_LOG2("  DFU RT Request: GETSTATUS\r\n");
      dfu_status_response_t resp;
      // Status = OK, Poll timeout is ignored during RT, State = APP_IDLE, IString = 0
      TU_VERIFY(tu_memset_s(&resp, sizeof(resp), 0x00, sizeof(resp))==0);
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d001      	beq.n	800f5b0 <dfu_rtd_control_xfer_cb+0xb4>
 800f5ac:	2300      	movs	r3, #0
 800f5ae:	e00a      	b.n	800f5c6 <dfu_rtd_control_xfer_cb+0xca>
      tud_control_xfer(rhport, request, &resp, sizeof(dfu_status_response_t));
 800f5b0:	f107 0208 	add.w	r2, r7, #8
 800f5b4:	79f8      	ldrb	r0, [r7, #7]
 800f5b6:	2306      	movs	r3, #6
 800f5b8:	6839      	ldr	r1, [r7, #0]
 800f5ba:	f002 fb77 	bl	8011cac <tud_control_xfer>
    }
    break;
 800f5be:	e001      	b.n	800f5c4 <dfu_rtd_control_xfer_cb+0xc8>

    default:
    {
      TU_LOG2("  DFU RT Unexpected Request: %d\r\n", request->bRequest);
      return false; // stall unsupported request
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	e000      	b.n	800f5c6 <dfu_rtd_control_xfer_cb+0xca>
    }
  }

  return true;
 800f5c4:	2301      	movs	r3, #1
}
 800f5c6:	4618      	mov	r0, r3
 800f5c8:	3720      	adds	r7, #32
 800f5ca:	46bd      	mov	sp, r7
 800f5cc:	bd80      	pop	{r7, pc}
	...

0800f5d0 <tu_fifo_config>:
  TU_FIFO_COPY_INC,            ///< Copy from/to an increasing source/destination address - default mode
  TU_FIFO_COPY_CST_FULL_WORDS, ///< Copy from/to a constant source/destination address - required for e.g. STM32 to write into USB hardware FIFO
} tu_fifo_copy_mode_t;

bool tu_fifo_config(tu_fifo_t *f, void* buffer, uint16_t depth, uint16_t item_size, bool overwritable)
{
 800f5d0:	b580      	push	{r7, lr}
 800f5d2:	b096      	sub	sp, #88	@ 0x58
 800f5d4:	af00      	add	r7, sp, #0
 800f5d6:	60f8      	str	r0, [r7, #12]
 800f5d8:	60b9      	str	r1, [r7, #8]
 800f5da:	4611      	mov	r1, r2
 800f5dc:	461a      	mov	r2, r3
 800f5de:	460b      	mov	r3, r1
 800f5e0:	80fb      	strh	r3, [r7, #6]
 800f5e2:	4613      	mov	r3, r2
 800f5e4:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) return false;
 800f5e6:	88fb      	ldrh	r3, [r7, #6]
 800f5e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f5ec:	d901      	bls.n	800f5f2 <tu_fifo_config+0x22>
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	e0a6      	b.n	800f740 <tu_fifo_config+0x170>

  _ff_lock(f->mutex_wr);
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	68db      	ldr	r3, [r3, #12]
 800f5f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (mutex) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);
 800f5f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d02c      	beq.n	800f658 <tu_fifo_config+0x88>
 800f5fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f600:	627b      	str	r3, [r7, #36]	@ 0x24
 800f602:	f04f 33ff 	mov.w	r3, #4294967295
 800f606:	623b      	str	r3, [r7, #32]
 800f608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f60a:	61fb      	str	r3, [r7, #28]
 800f60c:	6a3b      	ldr	r3, [r7, #32]
 800f60e:	61bb      	str	r3, [r7, #24]
 800f610:	69bb      	ldr	r3, [r7, #24]
 800f612:	617b      	str	r3, [r7, #20]
  if (msec == OSAL_TIMEOUT_WAIT_FOREVER) return portMAX_DELAY;
 800f614:	697b      	ldr	r3, [r7, #20]
 800f616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f61a:	d102      	bne.n	800f622 <tu_fifo_config+0x52>
 800f61c:	f04f 33ff 	mov.w	r3, #4294967295
 800f620:	e014      	b.n	800f64c <tu_fifo_config+0x7c>
  if (msec == 0) return 0;
 800f622:	697b      	ldr	r3, [r7, #20]
 800f624:	2b00      	cmp	r3, #0
 800f626:	d101      	bne.n	800f62c <tu_fifo_config+0x5c>
 800f628:	2300      	movs	r3, #0
 800f62a:	e00f      	b.n	800f64c <tu_fifo_config+0x7c>
  uint32_t ticks = pdMS_TO_TICKS(msec);
 800f62c:	697b      	ldr	r3, [r7, #20]
 800f62e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800f632:	fb02 f303 	mul.w	r3, r2, r3
 800f636:	4a44      	ldr	r2, [pc, #272]	@ (800f748 <tu_fifo_config+0x178>)
 800f638:	fba2 2303 	umull	r2, r3, r2, r3
 800f63c:	099b      	lsrs	r3, r3, #6
 800f63e:	613b      	str	r3, [r7, #16]
  if (ticks == 0) ticks =1 ;
 800f640:	693b      	ldr	r3, [r7, #16]
 800f642:	2b00      	cmp	r3, #0
 800f644:	d101      	bne.n	800f64a <tu_fifo_config+0x7a>
 800f646:	2301      	movs	r3, #1
 800f648:	613b      	str	r3, [r7, #16]
  return ticks;
 800f64a:	693b      	ldr	r3, [r7, #16]
  return xSemaphoreTake(sem_hdl, _osal_ms2tick(msec));
 800f64c:	4619      	mov	r1, r3
 800f64e:	69f8      	ldr	r0, [r7, #28]
 800f650:	f7fc fec4 	bl	800c3dc <xQueueSemaphoreTake>
 800f654:	4603      	mov	r3, r0
 800f656:	2b00      	cmp	r3, #0
}
 800f658:	bf00      	nop
  _ff_lock(f->mutex_rd);
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	691b      	ldr	r3, [r3, #16]
 800f65e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (mutex) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);
 800f660:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f662:	2b00      	cmp	r3, #0
 800f664:	d02c      	beq.n	800f6c0 <tu_fifo_config+0xf0>
 800f666:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f668:	643b      	str	r3, [r7, #64]	@ 0x40
 800f66a:	f04f 33ff 	mov.w	r3, #4294967295
 800f66e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f670:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f672:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f674:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f676:	637b      	str	r3, [r7, #52]	@ 0x34
 800f678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f67a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (msec == OSAL_TIMEOUT_WAIT_FOREVER) return portMAX_DELAY;
 800f67c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f67e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f682:	d102      	bne.n	800f68a <tu_fifo_config+0xba>
 800f684:	f04f 33ff 	mov.w	r3, #4294967295
 800f688:	e014      	b.n	800f6b4 <tu_fifo_config+0xe4>
  if (msec == 0) return 0;
 800f68a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d101      	bne.n	800f694 <tu_fifo_config+0xc4>
 800f690:	2300      	movs	r3, #0
 800f692:	e00f      	b.n	800f6b4 <tu_fifo_config+0xe4>
  uint32_t ticks = pdMS_TO_TICKS(msec);
 800f694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f696:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800f69a:	fb02 f303 	mul.w	r3, r2, r3
 800f69e:	4a2a      	ldr	r2, [pc, #168]	@ (800f748 <tu_fifo_config+0x178>)
 800f6a0:	fba2 2303 	umull	r2, r3, r2, r3
 800f6a4:	099b      	lsrs	r3, r3, #6
 800f6a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (ticks == 0) ticks =1 ;
 800f6a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d101      	bne.n	800f6b2 <tu_fifo_config+0xe2>
 800f6ae:	2301      	movs	r3, #1
 800f6b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return ticks;
 800f6b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  return xSemaphoreTake(sem_hdl, _osal_ms2tick(msec));
 800f6b4:	4619      	mov	r1, r3
 800f6b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f6b8:	f7fc fe90 	bl	800c3dc <xQueueSemaphoreTake>
 800f6bc:	4603      	mov	r3, r0
 800f6be:	2b00      	cmp	r3, #0
}
 800f6c0:	bf00      	nop

  f->buffer       = (uint8_t*) buffer;
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	68ba      	ldr	r2, [r7, #8]
 800f6c6:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	88fa      	ldrh	r2, [r7, #6]
 800f6cc:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t) (item_size & 0x7FFF);
 800f6ce:	88bb      	ldrh	r3, [r7, #4]
 800f6d0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800f6d4:	b299      	uxth	r1, r3
 800f6d6:	68fa      	ldr	r2, [r7, #12]
 800f6d8:	88d3      	ldrh	r3, [r2, #6]
 800f6da:	f361 030e 	bfi	r3, r1, #0, #15
 800f6de:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 800f6e0:	68fa      	ldr	r2, [r7, #12]
 800f6e2:	79d3      	ldrb	r3, [r2, #7]
 800f6e4:	f897 1060 	ldrb.w	r1, [r7, #96]	@ 0x60
 800f6e8:	f361 13c7 	bfi	r3, r1, #7, #1
 800f6ec:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0;
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0;
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	811a      	strh	r2, [r3, #8]

  _ff_unlock(f->mutex_wr);
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	68db      	ldr	r3, [r3, #12]
 800f6fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (mutex) osal_mutex_unlock(mutex);
 800f700:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f702:	2b00      	cmp	r3, #0
 800f704:	d009      	beq.n	800f71a <tu_fifo_config+0x14a>
 800f706:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f708:	64bb      	str	r3, [r7, #72]	@ 0x48
  return osal_semaphore_wait(mutex_hdl, msec);
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_mutex_unlock(osal_mutex_t mutex_hdl)
{
  return xSemaphoreGive(mutex_hdl);
 800f70a:	2300      	movs	r3, #0
 800f70c:	2200      	movs	r2, #0
 800f70e:	2100      	movs	r1, #0
 800f710:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800f712:	f7fc fbe1 	bl	800bed8 <xQueueGenericSend>
 800f716:	4603      	mov	r3, r0
 800f718:	2b00      	cmp	r3, #0
}
 800f71a:	bf00      	nop
  _ff_unlock(f->mutex_rd);
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	691b      	ldr	r3, [r3, #16]
 800f720:	657b      	str	r3, [r7, #84]	@ 0x54
  if (mutex) osal_mutex_unlock(mutex);
 800f722:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f724:	2b00      	cmp	r3, #0
 800f726:	d009      	beq.n	800f73c <tu_fifo_config+0x16c>
 800f728:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f72a:	653b      	str	r3, [r7, #80]	@ 0x50
 800f72c:	2300      	movs	r3, #0
 800f72e:	2200      	movs	r2, #0
 800f730:	2100      	movs	r1, #0
 800f732:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800f734:	f7fc fbd0 	bl	800bed8 <xQueueGenericSend>
 800f738:	4603      	mov	r3, r0
 800f73a:	2b00      	cmp	r3, #0
}
 800f73c:	bf00      	nop

  return true;
 800f73e:	2301      	movs	r3, #1
}
 800f740:	4618      	mov	r0, r3
 800f742:	3758      	adds	r7, #88	@ 0x58
 800f744:	46bd      	mov	sp, r7
 800f746:	bd80      	pop	{r7, pc}
 800f748:	10624dd3 	.word	0x10624dd3

0800f74c <_ff_push_const_addr>:

// Intended to be used to read from hardware USB FIFO in e.g. STM32 where all data is read from a constant address
// Code adapted from dcd_synopsys.c
// TODO generalize with configurable 1 byte or 4 byte each read
static void _ff_push_const_addr(uint8_t * ff_buf, const void * app_buf, uint16_t len)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b08a      	sub	sp, #40	@ 0x28
 800f750:	af00      	add	r7, sp, #0
 800f752:	60f8      	str	r0, [r7, #12]
 800f754:	60b9      	str	r1, [r7, #8]
 800f756:	4613      	mov	r3, r2
 800f758:	80fb      	strh	r3, [r7, #6]
  volatile const uint32_t * reg_rx = (volatile const uint32_t *) app_buf;
 800f75a:	68bb      	ldr	r3, [r7, #8]
 800f75c:	623b      	str	r3, [r7, #32]

  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 800f75e:	88fb      	ldrh	r3, [r7, #6]
 800f760:	089b      	lsrs	r3, r3, #2
 800f762:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while(full_words--)
 800f764:	e00b      	b.n	800f77e <_ff_push_const_addr+0x32>
  {
    tu_unaligned_write32(ff_buf, *reg_rx);
 800f766:	6a3b      	ldr	r3, [r7, #32]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	68fa      	ldr	r2, [r7, #12]
 800f76c:	61ba      	str	r2, [r7, #24]
 800f76e:	617b      	str	r3, [r7, #20]

// MCU that could access unaligned memory natively
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_unaligned_read16  (const void* mem) { return *((uint16_t const *) mem); }

TU_ATTR_ALWAYS_INLINE static inline void     tu_unaligned_write32 (void* mem, uint32_t value ) { *((uint32_t*) mem) = value; }
 800f770:	69bb      	ldr	r3, [r7, #24]
 800f772:	697a      	ldr	r2, [r7, #20]
 800f774:	601a      	str	r2, [r3, #0]
 800f776:	bf00      	nop
    ff_buf += 4;
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	3304      	adds	r3, #4
 800f77c:	60fb      	str	r3, [r7, #12]
  while(full_words--)
 800f77e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f780:	1e5a      	subs	r2, r3, #1
 800f782:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800f784:	2b00      	cmp	r3, #0
 800f786:	d1ee      	bne.n	800f766 <_ff_push_const_addr+0x1a>
  }

  // Read the remaining 1-3 bytes from const app address
  uint8_t const bytes_rem = len & 0x03;
 800f788:	88fb      	ldrh	r3, [r7, #6]
 800f78a:	b2db      	uxtb	r3, r3
 800f78c:	f003 0303 	and.w	r3, r3, #3
 800f790:	77fb      	strb	r3, [r7, #31]
  if ( bytes_rem )
 800f792:	7ffb      	ldrb	r3, [r7, #31]
 800f794:	2b00      	cmp	r3, #0
 800f796:	d009      	beq.n	800f7ac <_ff_push_const_addr+0x60>
  {
    uint32_t tmp32 = *reg_rx;
 800f798:	6a3b      	ldr	r3, [r7, #32]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	613b      	str	r3, [r7, #16]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800f79e:	7ffa      	ldrb	r2, [r7, #31]
 800f7a0:	f107 0310 	add.w	r3, r7, #16
 800f7a4:	4619      	mov	r1, r3
 800f7a6:	68f8      	ldr	r0, [r7, #12]
 800f7a8:	f005 f977 	bl	8014a9a <memcpy>
  }
}
 800f7ac:	bf00      	nop
 800f7ae:	3728      	adds	r7, #40	@ 0x28
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	bd80      	pop	{r7, pc}

0800f7b4 <_ff_pull_const_addr>:

// Intended to be used to write to hardware USB FIFO in e.g. STM32
// where all data is written to a constant address in full word copies
static void _ff_pull_const_addr(void * app_buf, const uint8_t * ff_buf, uint16_t len)
{
 800f7b4:	b580      	push	{r7, lr}
 800f7b6:	b08a      	sub	sp, #40	@ 0x28
 800f7b8:	af00      	add	r7, sp, #0
 800f7ba:	60f8      	str	r0, [r7, #12]
 800f7bc:	60b9      	str	r1, [r7, #8]
 800f7be:	4613      	mov	r3, r2
 800f7c0:	80fb      	strh	r3, [r7, #6]
  volatile uint32_t * reg_tx = (volatile uint32_t *) app_buf;
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	623b      	str	r3, [r7, #32]

  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2;
 800f7c6:	88fb      	ldrh	r3, [r7, #6]
 800f7c8:	089b      	lsrs	r3, r3, #2
 800f7ca:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while(full_words--)
 800f7cc:	e008      	b.n	800f7e0 <_ff_pull_const_addr+0x2c>
 800f7ce:	68bb      	ldr	r3, [r7, #8]
 800f7d0:	61bb      	str	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
 800f7d2:	69bb      	ldr	r3, [r7, #24]
 800f7d4:	681a      	ldr	r2, [r3, #0]
  {
    *reg_tx = tu_unaligned_read32(ff_buf);
 800f7d6:	6a3b      	ldr	r3, [r7, #32]
 800f7d8:	601a      	str	r2, [r3, #0]
    ff_buf += 4;
 800f7da:	68bb      	ldr	r3, [r7, #8]
 800f7dc:	3304      	adds	r3, #4
 800f7de:	60bb      	str	r3, [r7, #8]
  while(full_words--)
 800f7e0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f7e2:	1e5a      	subs	r2, r3, #1
 800f7e4:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d1f1      	bne.n	800f7ce <_ff_pull_const_addr+0x1a>
  }

  // Write the remaining 1-3 bytes into const address
  uint8_t const bytes_rem = len & 0x03;
 800f7ea:	88fb      	ldrh	r3, [r7, #6]
 800f7ec:	b2db      	uxtb	r3, r3
 800f7ee:	f003 0303 	and.w	r3, r3, #3
 800f7f2:	77fb      	strb	r3, [r7, #31]
  if ( bytes_rem )
 800f7f4:	7ffb      	ldrb	r3, [r7, #31]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d00b      	beq.n	800f812 <_ff_pull_const_addr+0x5e>
  {
    uint32_t tmp32 = 0;
 800f7fa:	2300      	movs	r3, #0
 800f7fc:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800f7fe:	7ffa      	ldrb	r2, [r7, #31]
 800f800:	f107 0314 	add.w	r3, r7, #20
 800f804:	68b9      	ldr	r1, [r7, #8]
 800f806:	4618      	mov	r0, r3
 800f808:	f005 f947 	bl	8014a9a <memcpy>

    *reg_tx = tmp32;
 800f80c:	697a      	ldr	r2, [r7, #20]
 800f80e:	6a3b      	ldr	r3, [r7, #32]
 800f810:	601a      	str	r2, [r3, #0]
  }
}
 800f812:	bf00      	nop
 800f814:	3728      	adds	r7, #40	@ 0x28
 800f816:	46bd      	mov	sp, r7
 800f818:	bd80      	pop	{r7, pc}

0800f81a <_ff_push_n>:
  memcpy(f->buffer + (rel * f->item_size), app_buf, f->item_size);
}

// send n items to fifo WITHOUT updating write pointer
static void _ff_push_n(tu_fifo_t* f, void const * app_buf, uint16_t n, uint16_t wr_ptr, tu_fifo_copy_mode_t copy_mode)
{
 800f81a:	b580      	push	{r7, lr}
 800f81c:	b08e      	sub	sp, #56	@ 0x38
 800f81e:	af00      	add	r7, sp, #0
 800f820:	60f8      	str	r0, [r7, #12]
 800f822:	60b9      	str	r1, [r7, #8]
 800f824:	4611      	mov	r1, r2
 800f826:	461a      	mov	r2, r3
 800f828:	460b      	mov	r3, r1
 800f82a:	80fb      	strh	r3, [r7, #6]
 800f82c:	4613      	mov	r3, r2
 800f82e:	80bb      	strh	r3, [r7, #4]
  uint16_t const lin_count = f->depth - wr_ptr;
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	889a      	ldrh	r2, [r3, #4]
 800f834:	88bb      	ldrh	r3, [r7, #4]
 800f836:	1ad3      	subs	r3, r2, r3
 800f838:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const wrap_count = n - lin_count;
 800f83a:	88fa      	ldrh	r2, [r7, #6]
 800f83c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f83e:	1ad3      	subs	r3, r2, r3
 800f840:	84bb      	strh	r3, [r7, #36]	@ 0x24

  uint16_t lin_bytes = lin_count * f->item_size;
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	88db      	ldrh	r3, [r3, #6]
 800f846:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800f84a:	b29b      	uxth	r3, r3
 800f84c:	461a      	mov	r2, r3
 800f84e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f850:	fb13 f302 	smulbb	r3, r3, r2
 800f854:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	88db      	ldrh	r3, [r3, #6]
 800f85a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800f85e:	b29b      	uxth	r3, r3
 800f860:	461a      	mov	r2, r3
 800f862:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f864:	fb13 f302 	smulbb	r3, r3, r2
 800f868:	86fb      	strh	r3, [r7, #54]	@ 0x36

  // current buffer of fifo
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	88ba      	ldrh	r2, [r7, #4]
 800f870:	68f9      	ldr	r1, [r7, #12]
 800f872:	88c9      	ldrh	r1, [r1, #6]
 800f874:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800f878:	b289      	uxth	r1, r1
 800f87a:	fb01 f202 	mul.w	r2, r1, r2
 800f87e:	4413      	add	r3, r2
 800f880:	633b      	str	r3, [r7, #48]	@ 0x30

  switch (copy_mode)
 800f882:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800f886:	2b00      	cmp	r3, #0
 800f888:	d002      	beq.n	800f890 <_ff_push_n+0x76>
 800f88a:	2b01      	cmp	r3, #1
 800f88c:	d022      	beq.n	800f8d4 <_ff_push_n+0xba>
        // Write data wrapped part
        if (wrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, wrap_bytes);
      }
      break;
  }
}
 800f88e:	e09e      	b.n	800f9ce <_ff_push_n+0x1b4>
      if(n <= lin_count)
 800f890:	88fa      	ldrh	r2, [r7, #6]
 800f892:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f894:	429a      	cmp	r2, r3
 800f896:	d80d      	bhi.n	800f8b4 <_ff_push_n+0x9a>
        memcpy(ff_buf, app_buf, n*f->item_size);
 800f898:	88fb      	ldrh	r3, [r7, #6]
 800f89a:	68fa      	ldr	r2, [r7, #12]
 800f89c:	88d2      	ldrh	r2, [r2, #6]
 800f89e:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f8a2:	b292      	uxth	r2, r2
 800f8a4:	fb02 f303 	mul.w	r3, r2, r3
 800f8a8:	461a      	mov	r2, r3
 800f8aa:	68b9      	ldr	r1, [r7, #8]
 800f8ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f8ae:	f005 f8f4 	bl	8014a9a <memcpy>
      break;
 800f8b2:	e08c      	b.n	800f9ce <_ff_push_n+0x1b4>
        memcpy(ff_buf, app_buf, lin_bytes);
 800f8b4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f8b6:	461a      	mov	r2, r3
 800f8b8:	68b9      	ldr	r1, [r7, #8]
 800f8ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f8bc:	f005 f8ed 	bl	8014a9a <memcpy>
        memcpy(f->buffer, ((uint8_t const*) app_buf) + lin_bytes, wrap_bytes);
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	6818      	ldr	r0, [r3, #0]
 800f8c4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f8c6:	68ba      	ldr	r2, [r7, #8]
 800f8c8:	4413      	add	r3, r2
 800f8ca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f8cc:	4619      	mov	r1, r3
 800f8ce:	f005 f8e4 	bl	8014a9a <memcpy>
      break;
 800f8d2:	e07c      	b.n	800f9ce <_ff_push_n+0x1b4>
      if(n <= lin_count)
 800f8d4:	88fa      	ldrh	r2, [r7, #6]
 800f8d6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f8d8:	429a      	cmp	r2, r3
 800f8da:	d80f      	bhi.n	800f8fc <_ff_push_n+0xe2>
        _ff_push_const_addr(ff_buf, app_buf, n*f->item_size);
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	88db      	ldrh	r3, [r3, #6]
 800f8e0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800f8e4:	b29b      	uxth	r3, r3
 800f8e6:	461a      	mov	r2, r3
 800f8e8:	88fb      	ldrh	r3, [r7, #6]
 800f8ea:	fb13 f302 	smulbb	r3, r3, r2
 800f8ee:	b29b      	uxth	r3, r3
 800f8f0:	461a      	mov	r2, r3
 800f8f2:	68b9      	ldr	r1, [r7, #8]
 800f8f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f8f6:	f7ff ff29 	bl	800f74c <_ff_push_const_addr>
      break;
 800f8fa:	e067      	b.n	800f9cc <_ff_push_n+0x1b2>
        uint16_t nLin_4n_bytes = lin_bytes & 0xFFFC;
 800f8fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f8fe:	f023 0303 	bic.w	r3, r3, #3
 800f902:	843b      	strh	r3, [r7, #32]
        _ff_push_const_addr(ff_buf, app_buf, nLin_4n_bytes);
 800f904:	8c3b      	ldrh	r3, [r7, #32]
 800f906:	461a      	mov	r2, r3
 800f908:	68b9      	ldr	r1, [r7, #8]
 800f90a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f90c:	f7ff ff1e 	bl	800f74c <_ff_push_const_addr>
        ff_buf += nLin_4n_bytes;
 800f910:	8c3b      	ldrh	r3, [r7, #32]
 800f912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f914:	4413      	add	r3, r2
 800f916:	633b      	str	r3, [r7, #48]	@ 0x30
        uint8_t rem = lin_bytes & 0x03;
 800f918:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f91a:	b2db      	uxtb	r3, r3
 800f91c:	f003 0303 	and.w	r3, r3, #3
 800f920:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (rem > 0)
 800f924:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d043      	beq.n	800f9b4 <_ff_push_n+0x19a>
          volatile const uint32_t * rx_fifo = (volatile const uint32_t *) app_buf;
 800f92c:	68bb      	ldr	r3, [r7, #8]
 800f92e:	61fb      	str	r3, [r7, #28]
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800f930:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f934:	b29b      	uxth	r3, r3
 800f936:	f1c3 0304 	rsb	r3, r3, #4
 800f93a:	b29a      	uxth	r2, r3
 800f93c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f93e:	837b      	strh	r3, [r7, #26]
 800f940:	4613      	mov	r3, r2
 800f942:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f944:	8b7a      	ldrh	r2, [r7, #26]
 800f946:	8b3b      	ldrh	r3, [r7, #24]
 800f948:	4293      	cmp	r3, r2
 800f94a:	bf28      	it	cs
 800f94c:	4613      	movcs	r3, r2
 800f94e:	b29b      	uxth	r3, r3
 800f950:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          wrap_bytes -= remrem;
 800f954:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f958:	b29b      	uxth	r3, r3
 800f95a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f95c:	1ad3      	subs	r3, r2, r3
 800f95e:	86fb      	strh	r3, [r7, #54]	@ 0x36
          uint32_t tmp32 = *rx_fifo;
 800f960:	69fb      	ldr	r3, [r7, #28]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	617b      	str	r3, [r7, #20]
          uint8_t * src_u8 = ((uint8_t *) &tmp32);
 800f966:	f107 0314 	add.w	r3, r7, #20
 800f96a:	62bb      	str	r3, [r7, #40]	@ 0x28
          while(rem--) *ff_buf++ = *src_u8++;
 800f96c:	e007      	b.n	800f97e <_ff_push_n+0x164>
 800f96e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f970:	1c53      	adds	r3, r2, #1
 800f972:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f976:	1c59      	adds	r1, r3, #1
 800f978:	6339      	str	r1, [r7, #48]	@ 0x30
 800f97a:	7812      	ldrb	r2, [r2, #0]
 800f97c:	701a      	strb	r2, [r3, #0]
 800f97e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f982:	1e5a      	subs	r2, r3, #1
 800f984:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d1f0      	bne.n	800f96e <_ff_push_n+0x154>
          ff_buf = f->buffer;
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	633b      	str	r3, [r7, #48]	@ 0x30
          while(remrem--) *ff_buf++ = *src_u8++;
 800f992:	e007      	b.n	800f9a4 <_ff_push_n+0x18a>
 800f994:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f996:	1c53      	adds	r3, r2, #1
 800f998:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f99a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f99c:	1c59      	adds	r1, r3, #1
 800f99e:	6339      	str	r1, [r7, #48]	@ 0x30
 800f9a0:	7812      	ldrb	r2, [r2, #0]
 800f9a2:	701a      	strb	r2, [r3, #0]
 800f9a4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f9a8:	1e5a      	subs	r2, r3, #1
 800f9aa:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d1f0      	bne.n	800f994 <_ff_push_n+0x17a>
 800f9b2:	e002      	b.n	800f9ba <_ff_push_n+0x1a0>
          ff_buf = f->buffer; // wrap around to beginning
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	633b      	str	r3, [r7, #48]	@ 0x30
        if (wrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, wrap_bytes);
 800f9ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d005      	beq.n	800f9cc <_ff_push_n+0x1b2>
 800f9c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f9c2:	461a      	mov	r2, r3
 800f9c4:	68b9      	ldr	r1, [r7, #8]
 800f9c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f9c8:	f7ff fec0 	bl	800f74c <_ff_push_const_addr>
      break;
 800f9cc:	bf00      	nop
}
 800f9ce:	bf00      	nop
 800f9d0:	3738      	adds	r7, #56	@ 0x38
 800f9d2:	46bd      	mov	sp, r7
 800f9d4:	bd80      	pop	{r7, pc}

0800f9d6 <_ff_pull_n>:
  memcpy(app_buf, f->buffer + (rel * f->item_size), f->item_size);
}

// get n items from fifo WITHOUT updating read pointer
static void _ff_pull_n(tu_fifo_t* f, void* app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_copy_mode_t copy_mode)
{
 800f9d6:	b580      	push	{r7, lr}
 800f9d8:	b08e      	sub	sp, #56	@ 0x38
 800f9da:	af00      	add	r7, sp, #0
 800f9dc:	60f8      	str	r0, [r7, #12]
 800f9de:	60b9      	str	r1, [r7, #8]
 800f9e0:	4611      	mov	r1, r2
 800f9e2:	461a      	mov	r2, r3
 800f9e4:	460b      	mov	r3, r1
 800f9e6:	80fb      	strh	r3, [r7, #6]
 800f9e8:	4613      	mov	r3, r2
 800f9ea:	80bb      	strh	r3, [r7, #4]
  uint16_t const lin_count = f->depth - rd_ptr;
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	889a      	ldrh	r2, [r3, #4]
 800f9f0:	88bb      	ldrh	r3, [r7, #4]
 800f9f2:	1ad3      	subs	r3, r2, r3
 800f9f4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f9f6:	88fa      	ldrh	r2, [r7, #6]
 800f9f8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f9fa:	1ad3      	subs	r3, r2, r3
 800f9fc:	84bb      	strh	r3, [r7, #36]	@ 0x24

  uint16_t lin_bytes = lin_count * f->item_size;
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	88db      	ldrh	r3, [r3, #6]
 800fa02:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800fa06:	b29b      	uxth	r3, r3
 800fa08:	461a      	mov	r2, r3
 800fa0a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fa0c:	fb13 f302 	smulbb	r3, r3, r2
 800fa10:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	88db      	ldrh	r3, [r3, #6]
 800fa16:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800fa1a:	b29b      	uxth	r3, r3
 800fa1c:	461a      	mov	r2, r3
 800fa1e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fa20:	fb13 f302 	smulbb	r3, r3, r2
 800fa24:	86fb      	strh	r3, [r7, #54]	@ 0x36

  // current buffer of fifo
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800fa26:	68fb      	ldr	r3, [r7, #12]
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	88ba      	ldrh	r2, [r7, #4]
 800fa2c:	68f9      	ldr	r1, [r7, #12]
 800fa2e:	88c9      	ldrh	r1, [r1, #6]
 800fa30:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800fa34:	b289      	uxth	r1, r1
 800fa36:	fb01 f202 	mul.w	r2, r1, r2
 800fa3a:	4413      	add	r3, r2
 800fa3c:	633b      	str	r3, [r7, #48]	@ 0x30

  switch (copy_mode)
 800fa3e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	d002      	beq.n	800fa4c <_ff_pull_n+0x76>
 800fa46:	2b01      	cmp	r3, #1
 800fa48:	d022      	beq.n	800fa90 <_ff_pull_n+0xba>
        // Read data wrapped part
        if (wrap_bytes > 0) _ff_pull_const_addr(app_buf, ff_buf, wrap_bytes);
      }
    break;

    default: break;
 800fa4a:	e0a0      	b.n	800fb8e <_ff_pull_n+0x1b8>
      if ( n <= lin_count )
 800fa4c:	88fa      	ldrh	r2, [r7, #6]
 800fa4e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fa50:	429a      	cmp	r2, r3
 800fa52:	d80d      	bhi.n	800fa70 <_ff_pull_n+0x9a>
        memcpy(app_buf, ff_buf, n*f->item_size);
 800fa54:	88fb      	ldrh	r3, [r7, #6]
 800fa56:	68fa      	ldr	r2, [r7, #12]
 800fa58:	88d2      	ldrh	r2, [r2, #6]
 800fa5a:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800fa5e:	b292      	uxth	r2, r2
 800fa60:	fb02 f303 	mul.w	r3, r2, r3
 800fa64:	461a      	mov	r2, r3
 800fa66:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800fa68:	68b8      	ldr	r0, [r7, #8]
 800fa6a:	f005 f816 	bl	8014a9a <memcpy>
    break;
 800fa6e:	e08e      	b.n	800fb8e <_ff_pull_n+0x1b8>
        memcpy(app_buf, ff_buf, lin_bytes);
 800fa70:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fa72:	461a      	mov	r2, r3
 800fa74:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800fa76:	68b8      	ldr	r0, [r7, #8]
 800fa78:	f005 f80f 	bl	8014a9a <memcpy>
        memcpy((uint8_t*) app_buf + lin_bytes, f->buffer, wrap_bytes);
 800fa7c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fa7e:	68ba      	ldr	r2, [r7, #8]
 800fa80:	18d0      	adds	r0, r2, r3
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800fa88:	4619      	mov	r1, r3
 800fa8a:	f005 f806 	bl	8014a9a <memcpy>
    break;
 800fa8e:	e07e      	b.n	800fb8e <_ff_pull_n+0x1b8>
      if ( n <= lin_count )
 800fa90:	88fa      	ldrh	r2, [r7, #6]
 800fa92:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fa94:	429a      	cmp	r2, r3
 800fa96:	d80f      	bhi.n	800fab8 <_ff_pull_n+0xe2>
        _ff_pull_const_addr(app_buf, ff_buf, n*f->item_size);
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	88db      	ldrh	r3, [r3, #6]
 800fa9c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800faa0:	b29b      	uxth	r3, r3
 800faa2:	461a      	mov	r2, r3
 800faa4:	88fb      	ldrh	r3, [r7, #6]
 800faa6:	fb13 f302 	smulbb	r3, r3, r2
 800faaa:	b29b      	uxth	r3, r3
 800faac:	461a      	mov	r2, r3
 800faae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800fab0:	68b8      	ldr	r0, [r7, #8]
 800fab2:	f7ff fe7f 	bl	800f7b4 <_ff_pull_const_addr>
    break;
 800fab6:	e069      	b.n	800fb8c <_ff_pull_n+0x1b6>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800fab8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800faba:	f023 0303 	bic.w	r3, r3, #3
 800fabe:	843b      	strh	r3, [r7, #32]
        _ff_pull_const_addr(app_buf, ff_buf, lin_4n_bytes);
 800fac0:	8c3b      	ldrh	r3, [r7, #32]
 800fac2:	461a      	mov	r2, r3
 800fac4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800fac6:	68b8      	ldr	r0, [r7, #8]
 800fac8:	f7ff fe74 	bl	800f7b4 <_ff_pull_const_addr>
        ff_buf += lin_4n_bytes;
 800facc:	8c3b      	ldrh	r3, [r7, #32]
 800face:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fad0:	4413      	add	r3, r2
 800fad2:	633b      	str	r3, [r7, #48]	@ 0x30
        uint8_t rem = lin_bytes & 0x03;
 800fad4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fad6:	b2db      	uxtb	r3, r3
 800fad8:	f003 0303 	and.w	r3, r3, #3
 800fadc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (rem > 0)
 800fae0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d045      	beq.n	800fb74 <_ff_pull_n+0x19e>
          volatile uint32_t * reg_tx = (volatile uint32_t *) app_buf;
 800fae8:	68bb      	ldr	r3, [r7, #8]
 800faea:	61fb      	str	r3, [r7, #28]
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800faec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800faf0:	b29b      	uxth	r3, r3
 800faf2:	f1c3 0304 	rsb	r3, r3, #4
 800faf6:	b29a      	uxth	r2, r3
 800faf8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800fafa:	837b      	strh	r3, [r7, #26]
 800fafc:	4613      	mov	r3, r2
 800fafe:	833b      	strh	r3, [r7, #24]
 800fb00:	8b7a      	ldrh	r2, [r7, #26]
 800fb02:	8b3b      	ldrh	r3, [r7, #24]
 800fb04:	4293      	cmp	r3, r2
 800fb06:	bf28      	it	cs
 800fb08:	4613      	movcs	r3, r2
 800fb0a:	b29b      	uxth	r3, r3
 800fb0c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          wrap_bytes -= remrem;
 800fb10:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800fb14:	b29b      	uxth	r3, r3
 800fb16:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800fb18:	1ad3      	subs	r3, r2, r3
 800fb1a:	86fb      	strh	r3, [r7, #54]	@ 0x36
          uint32_t tmp32=0;
 800fb1c:	2300      	movs	r3, #0
 800fb1e:	617b      	str	r3, [r7, #20]
          uint8_t * dst_u8 = (uint8_t *)&tmp32;
 800fb20:	f107 0314 	add.w	r3, r7, #20
 800fb24:	62bb      	str	r3, [r7, #40]	@ 0x28
          while(rem--) *dst_u8++ = *ff_buf++;
 800fb26:	e007      	b.n	800fb38 <_ff_pull_n+0x162>
 800fb28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb2a:	1c53      	adds	r3, r2, #1
 800fb2c:	633b      	str	r3, [r7, #48]	@ 0x30
 800fb2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb30:	1c59      	adds	r1, r3, #1
 800fb32:	62b9      	str	r1, [r7, #40]	@ 0x28
 800fb34:	7812      	ldrb	r2, [r2, #0]
 800fb36:	701a      	strb	r2, [r3, #0]
 800fb38:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fb3c:	1e5a      	subs	r2, r3, #1
 800fb3e:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d1f0      	bne.n	800fb28 <_ff_pull_n+0x152>
          ff_buf = f->buffer;
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	681b      	ldr	r3, [r3, #0]
 800fb4a:	633b      	str	r3, [r7, #48]	@ 0x30
          while(remrem--) *dst_u8++ = *ff_buf++;
 800fb4c:	e007      	b.n	800fb5e <_ff_pull_n+0x188>
 800fb4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb50:	1c53      	adds	r3, r2, #1
 800fb52:	633b      	str	r3, [r7, #48]	@ 0x30
 800fb54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb56:	1c59      	adds	r1, r3, #1
 800fb58:	62b9      	str	r1, [r7, #40]	@ 0x28
 800fb5a:	7812      	ldrb	r2, [r2, #0]
 800fb5c:	701a      	strb	r2, [r3, #0]
 800fb5e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800fb62:	1e5a      	subs	r2, r3, #1
 800fb64:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d1f0      	bne.n	800fb4e <_ff_pull_n+0x178>
          *reg_tx = tmp32;
 800fb6c:	697a      	ldr	r2, [r7, #20]
 800fb6e:	69fb      	ldr	r3, [r7, #28]
 800fb70:	601a      	str	r2, [r3, #0]
 800fb72:	e002      	b.n	800fb7a <_ff_pull_n+0x1a4>
          ff_buf = f->buffer; // wrap around to beginning
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	633b      	str	r3, [r7, #48]	@ 0x30
        if (wrap_bytes > 0) _ff_pull_const_addr(app_buf, ff_buf, wrap_bytes);
 800fb7a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d005      	beq.n	800fb8c <_ff_pull_n+0x1b6>
 800fb80:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800fb82:	461a      	mov	r2, r3
 800fb84:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800fb86:	68b8      	ldr	r0, [r7, #8]
 800fb88:	f7ff fe14 	bl	800f7b4 <_ff_pull_const_addr>
    break;
 800fb8c:	bf00      	nop
  }
}
 800fb8e:	bf00      	nop
 800fb90:	3738      	adds	r7, #56	@ 0x38
 800fb92:	46bd      	mov	sp, r7
 800fb94:	bd80      	pop	{r7, pc}

0800fb96 <advance_index>:
//--------------------------------------------------------------------+

// Advance an absolute index
// "absolute" index is only in the range of [0..2*depth)
static uint16_t advance_index(uint16_t depth, uint16_t idx, uint16_t offset)
{
 800fb96:	b480      	push	{r7}
 800fb98:	b085      	sub	sp, #20
 800fb9a:	af00      	add	r7, sp, #0
 800fb9c:	4603      	mov	r3, r0
 800fb9e:	80fb      	strh	r3, [r7, #6]
 800fba0:	460b      	mov	r3, r1
 800fba2:	80bb      	strh	r3, [r7, #4]
 800fba4:	4613      	mov	r3, r2
 800fba6:	807b      	strh	r3, [r7, #2]
  // We limit the index space of p such that a correct wrap around happens
  // Check for a wrap around or if we are in unused index space - This has to be checked first!!
  // We are exploiting the wrap around to the correct index
  uint16_t new_idx = (uint16_t) (idx + offset);
 800fba8:	88ba      	ldrh	r2, [r7, #4]
 800fbaa:	887b      	ldrh	r3, [r7, #2]
 800fbac:	4413      	add	r3, r2
 800fbae:	81fb      	strh	r3, [r7, #14]
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800fbb0:	88ba      	ldrh	r2, [r7, #4]
 800fbb2:	89fb      	ldrh	r3, [r7, #14]
 800fbb4:	429a      	cmp	r2, r3
 800fbb6:	d804      	bhi.n	800fbc2 <advance_index+0x2c>
 800fbb8:	89fa      	ldrh	r2, [r7, #14]
 800fbba:	88fb      	ldrh	r3, [r7, #6]
 800fbbc:	005b      	lsls	r3, r3, #1
 800fbbe:	429a      	cmp	r2, r3
 800fbc0:	db08      	blt.n	800fbd4 <advance_index+0x3e>
  {
    uint16_t const non_used_index_space = (uint16_t) (UINT16_MAX - (2*depth-1));
 800fbc2:	88fb      	ldrh	r3, [r7, #6]
 800fbc4:	005b      	lsls	r3, r3, #1
 800fbc6:	b29b      	uxth	r3, r3
 800fbc8:	425b      	negs	r3, r3
 800fbca:	81bb      	strh	r3, [r7, #12]
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800fbcc:	89fa      	ldrh	r2, [r7, #14]
 800fbce:	89bb      	ldrh	r3, [r7, #12]
 800fbd0:	4413      	add	r3, r2
 800fbd2:	81fb      	strh	r3, [r7, #14]
  }

  return new_idx;
 800fbd4:	89fb      	ldrh	r3, [r7, #14]
}
 800fbd6:	4618      	mov	r0, r3
 800fbd8:	3714      	adds	r7, #20
 800fbda:	46bd      	mov	sp, r7
 800fbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbe0:	4770      	bx	lr

0800fbe2 <_tu_fifo_peek_n>:
}

// Works on local copies of w and r
// Must be protected by mutexes since in case of an overflow read pointer gets modified
static uint16_t _tu_fifo_peek_n(tu_fifo_t* f, void * p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx, tu_fifo_copy_mode_t copy_mode)
{
 800fbe2:	b580      	push	{r7, lr}
 800fbe4:	b08c      	sub	sp, #48	@ 0x30
 800fbe6:	af02      	add	r7, sp, #8
 800fbe8:	60f8      	str	r0, [r7, #12]
 800fbea:	60b9      	str	r1, [r7, #8]
 800fbec:	4611      	mov	r1, r2
 800fbee:	461a      	mov	r2, r3
 800fbf0:	460b      	mov	r3, r1
 800fbf2:	80fb      	strh	r3, [r7, #6]
 800fbf4:	4613      	mov	r3, r2
 800fbf6:	80bb      	strh	r3, [r7, #4]
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	889b      	ldrh	r3, [r3, #4]
 800fbfc:	847b      	strh	r3, [r7, #34]	@ 0x22
 800fbfe:	88bb      	ldrh	r3, [r7, #4]
 800fc00:	843b      	strh	r3, [r7, #32]
 800fc02:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800fc04:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx)
 800fc06:	8c3a      	ldrh	r2, [r7, #32]
 800fc08:	8bfb      	ldrh	r3, [r7, #30]
 800fc0a:	429a      	cmp	r2, r3
 800fc0c:	d304      	bcc.n	800fc18 <_tu_fifo_peek_n+0x36>
    return (uint16_t) (wr_idx - rd_idx);
 800fc0e:	8c3a      	ldrh	r2, [r7, #32]
 800fc10:	8bfb      	ldrh	r3, [r7, #30]
 800fc12:	1ad3      	subs	r3, r2, r3
 800fc14:	b29b      	uxth	r3, r3
 800fc16:	e008      	b.n	800fc2a <_tu_fifo_peek_n+0x48>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800fc18:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fc1a:	005b      	lsls	r3, r3, #1
 800fc1c:	b29a      	uxth	r2, r3
 800fc1e:	8c39      	ldrh	r1, [r7, #32]
 800fc20:	8bfb      	ldrh	r3, [r7, #30]
 800fc22:	1acb      	subs	r3, r1, r3
 800fc24:	b29b      	uxth	r3, r3
 800fc26:	4413      	add	r3, r2
 800fc28:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800fc2a:	84fb      	strh	r3, [r7, #38]	@ 0x26

  // nothing to peek
  if ( cnt == 0 ) return 0;
 800fc2c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d101      	bne.n	800fc36 <_tu_fifo_peek_n+0x54>
 800fc32:	2300      	movs	r3, #0
 800fc34:	e041      	b.n	800fcba <_tu_fifo_peek_n+0xd8>

  // Check overflow and correct if required
  if ( cnt > f->depth )
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	889b      	ldrh	r3, [r3, #4]
 800fc3a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800fc3c:	429a      	cmp	r2, r3
 800fc3e:	d91b      	bls.n	800fc78 <_tu_fifo_peek_n+0x96>
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	61bb      	str	r3, [r7, #24]
 800fc44:	88bb      	ldrh	r3, [r7, #4]
 800fc46:	82fb      	strh	r3, [r7, #22]
  if ( wr_idx >= f->depth )
 800fc48:	69bb      	ldr	r3, [r7, #24]
 800fc4a:	889b      	ldrh	r3, [r3, #4]
 800fc4c:	8afa      	ldrh	r2, [r7, #22]
 800fc4e:	429a      	cmp	r2, r3
 800fc50:	d305      	bcc.n	800fc5e <_tu_fifo_peek_n+0x7c>
    rd_idx = wr_idx - f->depth;
 800fc52:	69bb      	ldr	r3, [r7, #24]
 800fc54:	889b      	ldrh	r3, [r3, #4]
 800fc56:	8afa      	ldrh	r2, [r7, #22]
 800fc58:	1ad3      	subs	r3, r2, r3
 800fc5a:	82bb      	strh	r3, [r7, #20]
 800fc5c:	e004      	b.n	800fc68 <_tu_fifo_peek_n+0x86>
    rd_idx = wr_idx + f->depth;
 800fc5e:	69bb      	ldr	r3, [r7, #24]
 800fc60:	889a      	ldrh	r2, [r3, #4]
 800fc62:	8afb      	ldrh	r3, [r7, #22]
 800fc64:	4413      	add	r3, r2
 800fc66:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800fc68:	69bb      	ldr	r3, [r7, #24]
 800fc6a:	8aba      	ldrh	r2, [r7, #20]
 800fc6c:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800fc6e:	8abb      	ldrh	r3, [r7, #20]
  {
    rd_idx = _ff_correct_read_index(f, wr_idx);
 800fc70:	863b      	strh	r3, [r7, #48]	@ 0x30
    cnt = f->depth;
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	889b      	ldrh	r3, [r3, #4]
 800fc76:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  // Check if we can read something at and after offset - if too less is available we read what remains
  if ( cnt < n ) n = cnt;
 800fc78:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800fc7a:	88fb      	ldrh	r3, [r7, #6]
 800fc7c:	429a      	cmp	r2, r3
 800fc7e:	d201      	bcs.n	800fc84 <_tu_fifo_peek_n+0xa2>
 800fc80:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fc82:	80fb      	strh	r3, [r7, #6]

  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	889b      	ldrh	r3, [r3, #4]
 800fc88:	827b      	strh	r3, [r7, #18]
 800fc8a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800fc8c:	823b      	strh	r3, [r7, #16]
  while ( idx >= depth ) idx -= depth;
 800fc8e:	e003      	b.n	800fc98 <_tu_fifo_peek_n+0xb6>
 800fc90:	8a3a      	ldrh	r2, [r7, #16]
 800fc92:	8a7b      	ldrh	r3, [r7, #18]
 800fc94:	1ad3      	subs	r3, r2, r3
 800fc96:	823b      	strh	r3, [r7, #16]
 800fc98:	8a7a      	ldrh	r2, [r7, #18]
 800fc9a:	8a3b      	ldrh	r3, [r7, #16]
 800fc9c:	429a      	cmp	r2, r3
 800fc9e:	d9f7      	bls.n	800fc90 <_tu_fifo_peek_n+0xae>
  return idx;
 800fca0:	8a3b      	ldrh	r3, [r7, #16]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800fca2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Peek data
  _ff_pull_n(f, p_buffer, n, rd_ptr, copy_mode);
 800fca4:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800fca6:	88fa      	ldrh	r2, [r7, #6]
 800fca8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800fcac:	9300      	str	r3, [sp, #0]
 800fcae:	460b      	mov	r3, r1
 800fcb0:	68b9      	ldr	r1, [r7, #8]
 800fcb2:	68f8      	ldr	r0, [r7, #12]
 800fcb4:	f7ff fe8f 	bl	800f9d6 <_ff_pull_n>

  return n;
 800fcb8:	88fb      	ldrh	r3, [r7, #6]
}
 800fcba:	4618      	mov	r0, r3
 800fcbc:	3728      	adds	r7, #40	@ 0x28
 800fcbe:	46bd      	mov	sp, r7
 800fcc0:	bd80      	pop	{r7, pc}
	...

0800fcc4 <_tu_fifo_write_n>:

static uint16_t _tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n, tu_fifo_copy_mode_t copy_mode)
{
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b09a      	sub	sp, #104	@ 0x68
 800fcc8:	af02      	add	r7, sp, #8
 800fcca:	60f8      	str	r0, [r7, #12]
 800fccc:	60b9      	str	r1, [r7, #8]
 800fcce:	4611      	mov	r1, r2
 800fcd0:	461a      	mov	r2, r3
 800fcd2:	460b      	mov	r3, r1
 800fcd4:	80fb      	strh	r3, [r7, #6]
 800fcd6:	4613      	mov	r3, r2
 800fcd8:	717b      	strb	r3, [r7, #5]
  if ( n == 0 ) return 0;
 800fcda:	88fb      	ldrh	r3, [r7, #6]
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d101      	bne.n	800fce4 <_tu_fifo_write_n+0x20>
 800fce0:	2300      	movs	r3, #0
 800fce2:	e113      	b.n	800ff0c <_tu_fifo_write_n+0x248>

  _ff_lock(f->mutex_wr);
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	68db      	ldr	r3, [r3, #12]
 800fce8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (mutex) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);
 800fcea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d02c      	beq.n	800fd4a <_tu_fifo_write_n+0x86>
 800fcf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fcf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fcf4:	f04f 33ff 	mov.w	r3, #4294967295
 800fcf8:	647b      	str	r3, [r7, #68]	@ 0x44
 800fcfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fcfc:	643b      	str	r3, [r7, #64]	@ 0x40
 800fcfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fd00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fd02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd04:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (msec == OSAL_TIMEOUT_WAIT_FOREVER) return portMAX_DELAY;
 800fd06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd0c:	d102      	bne.n	800fd14 <_tu_fifo_write_n+0x50>
 800fd0e:	f04f 33ff 	mov.w	r3, #4294967295
 800fd12:	e014      	b.n	800fd3e <_tu_fifo_write_n+0x7a>
  if (msec == 0) return 0;
 800fd14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d101      	bne.n	800fd1e <_tu_fifo_write_n+0x5a>
 800fd1a:	2300      	movs	r3, #0
 800fd1c:	e00f      	b.n	800fd3e <_tu_fifo_write_n+0x7a>
  uint32_t ticks = pdMS_TO_TICKS(msec);
 800fd1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd20:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800fd24:	fb02 f303 	mul.w	r3, r2, r3
 800fd28:	4a7a      	ldr	r2, [pc, #488]	@ (800ff14 <_tu_fifo_write_n+0x250>)
 800fd2a:	fba2 2303 	umull	r2, r3, r2, r3
 800fd2e:	099b      	lsrs	r3, r3, #6
 800fd30:	637b      	str	r3, [r7, #52]	@ 0x34
  if (ticks == 0) ticks =1 ;
 800fd32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d101      	bne.n	800fd3c <_tu_fifo_write_n+0x78>
 800fd38:	2301      	movs	r3, #1
 800fd3a:	637b      	str	r3, [r7, #52]	@ 0x34
  return ticks;
 800fd3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
  return xSemaphoreTake(sem_hdl, _osal_ms2tick(msec));
 800fd3e:	4619      	mov	r1, r3
 800fd40:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800fd42:	f7fc fb4b 	bl	800c3dc <xQueueSemaphoreTake>
 800fd46:	4603      	mov	r3, r0
 800fd48:	2b00      	cmp	r3, #0
}
 800fd4a:	bf00      	nop

  uint16_t wr_idx = f->wr_idx;
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	891b      	ldrh	r3, [r3, #8]
 800fd50:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
  uint16_t rd_idx = f->rd_idx;
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	895b      	ldrh	r3, [r3, #10]
 800fd58:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56

  uint8_t const* buf8 = (uint8_t const*) data;
 800fd5c:	68bb      	ldr	r3, [r7, #8]
 800fd5e:	65bb      	str	r3, [r7, #88]	@ 0x58

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ",
                       rd_idx, wr_idx, _ff_count(f->depth, wr_idx, rd_idx), _ff_remaining(f->depth, wr_idx, rd_idx), n);

  if ( !f->overwritable )
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	79db      	ldrb	r3, [r3, #7]
 800fd64:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800fd68:	b2db      	uxtb	r3, r3
 800fd6a:	f083 0301 	eor.w	r3, r3, #1
 800fd6e:	b2db      	uxtb	r3, r3
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d03a      	beq.n	800fdea <_tu_fifo_write_n+0x126>
  {
    // limit up to full
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	889b      	ldrh	r3, [r3, #4]
 800fd78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800fd7a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800fd7e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800fd80:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800fd84:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800fd86:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fd88:	853b      	strh	r3, [r7, #40]	@ 0x28
 800fd8a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800fd8c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800fd8e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fd90:	84bb      	strh	r3, [r7, #36]	@ 0x24
  if (wr_idx >= rd_idx)
 800fd92:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800fd94:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fd96:	429a      	cmp	r2, r3
 800fd98:	d304      	bcc.n	800fda4 <_tu_fifo_write_n+0xe0>
    return (uint16_t) (wr_idx - rd_idx);
 800fd9a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800fd9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fd9e:	1ad3      	subs	r3, r2, r3
 800fda0:	b29b      	uxth	r3, r3
 800fda2:	e008      	b.n	800fdb6 <_tu_fifo_write_n+0xf2>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800fda4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800fda6:	005b      	lsls	r3, r3, #1
 800fda8:	b29a      	uxth	r2, r3
 800fdaa:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 800fdac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800fdae:	1acb      	subs	r3, r1, r3
 800fdb0:	b29b      	uxth	r3, r3
 800fdb2:	4413      	add	r3, r2
 800fdb4:	b29b      	uxth	r3, r3
  uint16_t const count = _ff_count(depth, wr_idx, rd_idx);
 800fdb6:	847b      	strh	r3, [r7, #34]	@ 0x22
  return (depth > count) ? (depth - count) : 0;
 800fdb8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fdba:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fdbc:	429a      	cmp	r2, r3
 800fdbe:	d904      	bls.n	800fdca <_tu_fifo_write_n+0x106>
 800fdc0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fdc2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800fdc4:	1ad3      	subs	r3, r2, r3
 800fdc6:	b29b      	uxth	r3, r3
 800fdc8:	e000      	b.n	800fdcc <_tu_fifo_write_n+0x108>
 800fdca:	2300      	movs	r3, #0
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 800fdcc:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 800fdd0:	88fb      	ldrh	r3, [r7, #6]
 800fdd2:	867b      	strh	r3, [r7, #50]	@ 0x32
 800fdd4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800fdd8:	863b      	strh	r3, [r7, #48]	@ 0x30
 800fdda:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800fddc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800fdde:	4293      	cmp	r3, r2
 800fde0:	bf28      	it	cs
 800fde2:	4613      	movcs	r3, r2
 800fde4:	b29b      	uxth	r3, r3
    n = tu_min16(n, remain);
 800fde6:	80fb      	strh	r3, [r7, #6]
 800fde8:	e053      	b.n	800fe92 <_tu_fifo_write_n+0x1ce>
  {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e at read pointer data will be overwritten
    // Note: we can modify read buffer contents but we must not modify the read index itself within a write function!
    // Since it would end up in a race condition with read functions!
    if ( n >= f->depth )
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	889b      	ldrh	r3, [r3, #4]
 800fdee:	88fa      	ldrh	r2, [r7, #6]
 800fdf0:	429a      	cmp	r2, r3
 800fdf2:	d319      	bcc.n	800fe28 <_tu_fifo_write_n+0x164>
    {
      // Only copy last part
      if ( copy_mode == TU_FIFO_COPY_INC )
 800fdf4:	797b      	ldrb	r3, [r7, #5]
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d10e      	bne.n	800fe18 <_tu_fifo_write_n+0x154>
      {
        buf8 += (n - f->depth) * f->item_size;
 800fdfa:	88fb      	ldrh	r3, [r7, #6]
 800fdfc:	68fa      	ldr	r2, [r7, #12]
 800fdfe:	8892      	ldrh	r2, [r2, #4]
 800fe00:	1a9b      	subs	r3, r3, r2
 800fe02:	68fa      	ldr	r2, [r7, #12]
 800fe04:	88d2      	ldrh	r2, [r2, #6]
 800fe06:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800fe0a:	b292      	uxth	r2, r2
 800fe0c:	fb02 f303 	mul.w	r3, r2, r3
 800fe10:	461a      	mov	r2, r3
 800fe12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fe14:	4413      	add	r3, r2
 800fe16:	65bb      	str	r3, [r7, #88]	@ 0x58
      {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	889b      	ldrh	r3, [r3, #4]
 800fe1c:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 800fe1e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800fe22:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800fe26:	e034      	b.n	800fe92 <_tu_fifo_write_n+0x1ce>
    }
    else
    {
      uint16_t const overflowable_count = _ff_count(f->depth, wr_idx, rd_idx);
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	889b      	ldrh	r3, [r3, #4]
 800fe2c:	843b      	strh	r3, [r7, #32]
 800fe2e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800fe32:	83fb      	strh	r3, [r7, #30]
 800fe34:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800fe38:	83bb      	strh	r3, [r7, #28]
  if (wr_idx >= rd_idx)
 800fe3a:	8bfa      	ldrh	r2, [r7, #30]
 800fe3c:	8bbb      	ldrh	r3, [r7, #28]
 800fe3e:	429a      	cmp	r2, r3
 800fe40:	d304      	bcc.n	800fe4c <_tu_fifo_write_n+0x188>
    return (uint16_t) (wr_idx - rd_idx);
 800fe42:	8bfa      	ldrh	r2, [r7, #30]
 800fe44:	8bbb      	ldrh	r3, [r7, #28]
 800fe46:	1ad3      	subs	r3, r2, r3
 800fe48:	b29b      	uxth	r3, r3
 800fe4a:	e008      	b.n	800fe5e <_tu_fifo_write_n+0x19a>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800fe4c:	8c3b      	ldrh	r3, [r7, #32]
 800fe4e:	005b      	lsls	r3, r3, #1
 800fe50:	b29a      	uxth	r2, r3
 800fe52:	8bf9      	ldrh	r1, [r7, #30]
 800fe54:	8bbb      	ldrh	r3, [r7, #28]
 800fe56:	1acb      	subs	r3, r1, r3
 800fe58:	b29b      	uxth	r3, r3
 800fe5a:	4413      	add	r3, r2
 800fe5c:	b29b      	uxth	r3, r3
      uint16_t const overflowable_count = _ff_count(f->depth, wr_idx, rd_idx);
 800fe5e:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
      if (overflowable_count + n >= 2*f->depth)
 800fe62:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800fe66:	88fb      	ldrh	r3, [r7, #6]
 800fe68:	441a      	add	r2, r3
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	889b      	ldrh	r3, [r3, #4]
 800fe6e:	005b      	lsls	r3, r3, #1
 800fe70:	429a      	cmp	r2, r3
 800fe72:	db0e      	blt.n	800fe92 <_tu_fifo_write_n+0x1ce>
      {
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	8898      	ldrh	r0, [r3, #4]
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	889a      	ldrh	r2, [r3, #4]
 800fe7c:	88fb      	ldrh	r3, [r7, #6]
 800fe7e:	1ad3      	subs	r3, r2, r3
 800fe80:	b29a      	uxth	r2, r3
 800fe82:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800fe86:	4619      	mov	r1, r3
 800fe88:	f7ff fe85 	bl	800fb96 <advance_index>
 800fe8c:	4603      	mov	r3, r0
 800fe8e:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n)
 800fe92:	88fb      	ldrh	r3, [r7, #6]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d027      	beq.n	800fee8 <_tu_fifo_write_n+0x224>
  {
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	889b      	ldrh	r3, [r3, #4]
 800fe9c:	837b      	strh	r3, [r7, #26]
 800fe9e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800fea2:	833b      	strh	r3, [r7, #24]
  while ( idx >= depth ) idx -= depth;
 800fea4:	e003      	b.n	800feae <_tu_fifo_write_n+0x1ea>
 800fea6:	8b3a      	ldrh	r2, [r7, #24]
 800fea8:	8b7b      	ldrh	r3, [r7, #26]
 800feaa:	1ad3      	subs	r3, r2, r3
 800feac:	833b      	strh	r3, [r7, #24]
 800feae:	8b7a      	ldrh	r2, [r7, #26]
 800feb0:	8b3b      	ldrh	r3, [r7, #24]
 800feb2:	429a      	cmp	r2, r3
 800feb4:	d9f7      	bls.n	800fea6 <_tu_fifo_write_n+0x1e2>
  return idx;
 800feb6:	8b3b      	ldrh	r3, [r7, #24]
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800feb8:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    // Write data
    _ff_push_n(f, buf8, n, wr_ptr, copy_mode);
 800febc:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 800fec0:	88fa      	ldrh	r2, [r7, #6]
 800fec2:	797b      	ldrb	r3, [r7, #5]
 800fec4:	9300      	str	r3, [sp, #0]
 800fec6:	460b      	mov	r3, r1
 800fec8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800feca:	68f8      	ldr	r0, [r7, #12]
 800fecc:	f7ff fca5 	bl	800f81a <_ff_push_n>

    // Advance index
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	889b      	ldrh	r3, [r3, #4]
 800fed4:	88fa      	ldrh	r2, [r7, #6]
 800fed6:	f8b7 105e 	ldrh.w	r1, [r7, #94]	@ 0x5e
 800feda:	4618      	mov	r0, r3
 800fedc:	f7ff fe5b 	bl	800fb96 <advance_index>
 800fee0:	4603      	mov	r3, r0
 800fee2:	461a      	mov	r2, r3
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	811a      	strh	r2, [r3, #8]

    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\n", f->wr_idx);
  }

  _ff_unlock(f->mutex_wr);
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	68db      	ldr	r3, [r3, #12]
 800feec:	617b      	str	r3, [r7, #20]
  if (mutex) osal_mutex_unlock(mutex);
 800feee:	697b      	ldr	r3, [r7, #20]
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d009      	beq.n	800ff08 <_tu_fifo_write_n+0x244>
 800fef4:	697b      	ldr	r3, [r7, #20]
 800fef6:	613b      	str	r3, [r7, #16]
  return xSemaphoreGive(mutex_hdl);
 800fef8:	2300      	movs	r3, #0
 800fefa:	2200      	movs	r2, #0
 800fefc:	2100      	movs	r1, #0
 800fefe:	6938      	ldr	r0, [r7, #16]
 800ff00:	f7fb ffea 	bl	800bed8 <xQueueGenericSend>
 800ff04:	4603      	mov	r3, r0
 800ff06:	2b00      	cmp	r3, #0
}
 800ff08:	bf00      	nop

  return n;
 800ff0a:	88fb      	ldrh	r3, [r7, #6]
}
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	3760      	adds	r7, #96	@ 0x60
 800ff10:	46bd      	mov	sp, r7
 800ff12:	bd80      	pop	{r7, pc}
 800ff14:	10624dd3 	.word	0x10624dd3

0800ff18 <_tu_fifo_read_n>:

static uint16_t _tu_fifo_read_n(tu_fifo_t* f, void * buffer, uint16_t n, tu_fifo_copy_mode_t copy_mode)
{
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b090      	sub	sp, #64	@ 0x40
 800ff1c:	af02      	add	r7, sp, #8
 800ff1e:	60f8      	str	r0, [r7, #12]
 800ff20:	60b9      	str	r1, [r7, #8]
 800ff22:	4611      	mov	r1, r2
 800ff24:	461a      	mov	r2, r3
 800ff26:	460b      	mov	r3, r1
 800ff28:	80fb      	strh	r3, [r7, #6]
 800ff2a:	4613      	mov	r3, r2
 800ff2c:	717b      	strb	r3, [r7, #5]
  _ff_lock(f->mutex_rd);
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	691b      	ldr	r3, [r3, #16]
 800ff32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (mutex) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);
 800ff34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d02c      	beq.n	800ff94 <_tu_fifo_read_n+0x7c>
 800ff3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ff3e:	f04f 33ff 	mov.w	r3, #4294967295
 800ff42:	627b      	str	r3, [r7, #36]	@ 0x24
 800ff44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff46:	623b      	str	r3, [r7, #32]
 800ff48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff4a:	61fb      	str	r3, [r7, #28]
 800ff4c:	69fb      	ldr	r3, [r7, #28]
 800ff4e:	61bb      	str	r3, [r7, #24]
  if (msec == OSAL_TIMEOUT_WAIT_FOREVER) return portMAX_DELAY;
 800ff50:	69bb      	ldr	r3, [r7, #24]
 800ff52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff56:	d102      	bne.n	800ff5e <_tu_fifo_read_n+0x46>
 800ff58:	f04f 33ff 	mov.w	r3, #4294967295
 800ff5c:	e014      	b.n	800ff88 <_tu_fifo_read_n+0x70>
  if (msec == 0) return 0;
 800ff5e:	69bb      	ldr	r3, [r7, #24]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d101      	bne.n	800ff68 <_tu_fifo_read_n+0x50>
 800ff64:	2300      	movs	r3, #0
 800ff66:	e00f      	b.n	800ff88 <_tu_fifo_read_n+0x70>
  uint32_t ticks = pdMS_TO_TICKS(msec);
 800ff68:	69bb      	ldr	r3, [r7, #24]
 800ff6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ff6e:	fb02 f303 	mul.w	r3, r2, r3
 800ff72:	4a23      	ldr	r2, [pc, #140]	@ (8010000 <_tu_fifo_read_n+0xe8>)
 800ff74:	fba2 2303 	umull	r2, r3, r2, r3
 800ff78:	099b      	lsrs	r3, r3, #6
 800ff7a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) ticks =1 ;
 800ff7c:	697b      	ldr	r3, [r7, #20]
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	d101      	bne.n	800ff86 <_tu_fifo_read_n+0x6e>
 800ff82:	2301      	movs	r3, #1
 800ff84:	617b      	str	r3, [r7, #20]
  return ticks;
 800ff86:	697b      	ldr	r3, [r7, #20]
  return xSemaphoreTake(sem_hdl, _osal_ms2tick(msec));
 800ff88:	4619      	mov	r1, r3
 800ff8a:	6a38      	ldr	r0, [r7, #32]
 800ff8c:	f7fc fa26 	bl	800c3dc <xQueueSemaphoreTake>
 800ff90:	4603      	mov	r3, r0
 800ff92:	2b00      	cmp	r3, #0
}
 800ff94:	bf00      	nop

  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800ff96:	68fb      	ldr	r3, [r7, #12]
 800ff98:	891b      	ldrh	r3, [r3, #8]
 800ff9a:	b298      	uxth	r0, r3
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	895b      	ldrh	r3, [r3, #10]
 800ffa0:	b29b      	uxth	r3, r3
 800ffa2:	88f9      	ldrh	r1, [r7, #6]
 800ffa4:	797a      	ldrb	r2, [r7, #5]
 800ffa6:	9201      	str	r2, [sp, #4]
 800ffa8:	9300      	str	r3, [sp, #0]
 800ffaa:	4603      	mov	r3, r0
 800ffac:	460a      	mov	r2, r1
 800ffae:	68b9      	ldr	r1, [r7, #8]
 800ffb0:	68f8      	ldr	r0, [r7, #12]
 800ffb2:	f7ff fe16 	bl	800fbe2 <_tu_fifo_peek_n>
 800ffb6:	4603      	mov	r3, r0
 800ffb8:	80fb      	strh	r3, [r7, #6]

  // Advance read pointer
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	8898      	ldrh	r0, [r3, #4]
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	895b      	ldrh	r3, [r3, #10]
 800ffc2:	b29b      	uxth	r3, r3
 800ffc4:	88fa      	ldrh	r2, [r7, #6]
 800ffc6:	4619      	mov	r1, r3
 800ffc8:	f7ff fde5 	bl	800fb96 <advance_index>
 800ffcc:	4603      	mov	r3, r0
 800ffce:	461a      	mov	r2, r3
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	815a      	strh	r2, [r3, #10]

  _ff_unlock(f->mutex_rd);
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	691b      	ldr	r3, [r3, #16]
 800ffd8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (mutex) osal_mutex_unlock(mutex);
 800ffda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d009      	beq.n	800fff4 <_tu_fifo_read_n+0xdc>
 800ffe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ffe2:	633b      	str	r3, [r7, #48]	@ 0x30
  return xSemaphoreGive(mutex_hdl);
 800ffe4:	2300      	movs	r3, #0
 800ffe6:	2200      	movs	r2, #0
 800ffe8:	2100      	movs	r1, #0
 800ffea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ffec:	f7fb ff74 	bl	800bed8 <xQueueGenericSend>
 800fff0:	4603      	mov	r3, r0
 800fff2:	2b00      	cmp	r3, #0
}
 800fff4:	bf00      	nop
  return n;
 800fff6:	88fb      	ldrh	r3, [r7, #6]
}
 800fff8:	4618      	mov	r0, r3
 800fffa:	3738      	adds	r7, #56	@ 0x38
 800fffc:	46bd      	mov	sp, r7
 800fffe:	bd80      	pop	{r7, pc}
 8010000:	10624dd3 	.word	0x10624dd3

08010004 <tu_fifo_count>:

    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_count(tu_fifo_t* f)
{
 8010004:	b480      	push	{r7}
 8010006:	b087      	sub	sp, #28
 8010008:	af00      	add	r7, sp, #0
 801000a:	6078      	str	r0, [r7, #4]
  return tu_min16(_ff_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	8899      	ldrh	r1, [r3, #4]
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	891b      	ldrh	r3, [r3, #8]
 8010014:	b29a      	uxth	r2, r3
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	895b      	ldrh	r3, [r3, #10]
 801001a:	b29b      	uxth	r3, r3
 801001c:	8279      	strh	r1, [r7, #18]
 801001e:	823a      	strh	r2, [r7, #16]
 8010020:	81fb      	strh	r3, [r7, #14]
  if (wr_idx >= rd_idx)
 8010022:	8a3a      	ldrh	r2, [r7, #16]
 8010024:	89fb      	ldrh	r3, [r7, #14]
 8010026:	429a      	cmp	r2, r3
 8010028:	d304      	bcc.n	8010034 <tu_fifo_count+0x30>
    return (uint16_t) (wr_idx - rd_idx);
 801002a:	8a3a      	ldrh	r2, [r7, #16]
 801002c:	89fb      	ldrh	r3, [r7, #14]
 801002e:	1ad3      	subs	r3, r2, r3
 8010030:	b29b      	uxth	r3, r3
 8010032:	e008      	b.n	8010046 <tu_fifo_count+0x42>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 8010034:	8a7b      	ldrh	r3, [r7, #18]
 8010036:	005b      	lsls	r3, r3, #1
 8010038:	b29a      	uxth	r2, r3
 801003a:	8a39      	ldrh	r1, [r7, #16]
 801003c:	89fb      	ldrh	r3, [r7, #14]
 801003e:	1acb      	subs	r3, r1, r3
 8010040:	b29b      	uxth	r3, r3
 8010042:	4413      	add	r3, r2
 8010044:	b29b      	uxth	r3, r3
  return tu_min16(_ff_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8010046:	687a      	ldr	r2, [r7, #4]
 8010048:	8892      	ldrh	r2, [r2, #4]
 801004a:	82fb      	strh	r3, [r7, #22]
 801004c:	4613      	mov	r3, r2
 801004e:	82bb      	strh	r3, [r7, #20]
 8010050:	8afa      	ldrh	r2, [r7, #22]
 8010052:	8abb      	ldrh	r3, [r7, #20]
 8010054:	4293      	cmp	r3, r2
 8010056:	bf28      	it	cs
 8010058:	4613      	movcs	r3, r2
 801005a:	b29b      	uxth	r3, r3
}
 801005c:	4618      	mov	r0, r3
 801005e:	371c      	adds	r7, #28
 8010060:	46bd      	mov	sp, r7
 8010062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010066:	4770      	bx	lr

08010068 <tu_fifo_empty>:

    @returns Number of items in FIFO
 */
/******************************************************************************/
bool tu_fifo_empty(tu_fifo_t* f)
{
 8010068:	b480      	push	{r7}
 801006a:	b083      	sub	sp, #12
 801006c:	af00      	add	r7, sp, #0
 801006e:	6078      	str	r0, [r7, #4]
  return f->wr_idx == f->rd_idx;
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	891b      	ldrh	r3, [r3, #8]
 8010074:	b29a      	uxth	r2, r3
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	895b      	ldrh	r3, [r3, #10]
 801007a:	b29b      	uxth	r3, r3
 801007c:	429a      	cmp	r2, r3
 801007e:	bf0c      	ite	eq
 8010080:	2301      	moveq	r3, #1
 8010082:	2300      	movne	r3, #0
 8010084:	b2db      	uxtb	r3, r3
}
 8010086:	4618      	mov	r0, r3
 8010088:	370c      	adds	r7, #12
 801008a:	46bd      	mov	sp, r7
 801008c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010090:	4770      	bx	lr

08010092 <tu_fifo_remaining>:

    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_remaining(tu_fifo_t* f)
{
 8010092:	b480      	push	{r7}
 8010094:	b087      	sub	sp, #28
 8010096:	af00      	add	r7, sp, #0
 8010098:	6078      	str	r0, [r7, #4]
  return _ff_remaining(f->depth, f->wr_idx, f->rd_idx);
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	8899      	ldrh	r1, [r3, #4]
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	891b      	ldrh	r3, [r3, #8]
 80100a2:	b29a      	uxth	r2, r3
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	895b      	ldrh	r3, [r3, #10]
 80100a8:	b29b      	uxth	r3, r3
 80100aa:	82f9      	strh	r1, [r7, #22]
 80100ac:	82ba      	strh	r2, [r7, #20]
 80100ae:	827b      	strh	r3, [r7, #18]
 80100b0:	8afb      	ldrh	r3, [r7, #22]
 80100b2:	823b      	strh	r3, [r7, #16]
 80100b4:	8abb      	ldrh	r3, [r7, #20]
 80100b6:	81fb      	strh	r3, [r7, #14]
 80100b8:	8a7b      	ldrh	r3, [r7, #18]
 80100ba:	81bb      	strh	r3, [r7, #12]
  if (wr_idx >= rd_idx)
 80100bc:	89fa      	ldrh	r2, [r7, #14]
 80100be:	89bb      	ldrh	r3, [r7, #12]
 80100c0:	429a      	cmp	r2, r3
 80100c2:	d304      	bcc.n	80100ce <tu_fifo_remaining+0x3c>
    return (uint16_t) (wr_idx - rd_idx);
 80100c4:	89fa      	ldrh	r2, [r7, #14]
 80100c6:	89bb      	ldrh	r3, [r7, #12]
 80100c8:	1ad3      	subs	r3, r2, r3
 80100ca:	b29b      	uxth	r3, r3
 80100cc:	e008      	b.n	80100e0 <tu_fifo_remaining+0x4e>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 80100ce:	8a3b      	ldrh	r3, [r7, #16]
 80100d0:	005b      	lsls	r3, r3, #1
 80100d2:	b29a      	uxth	r2, r3
 80100d4:	89f9      	ldrh	r1, [r7, #14]
 80100d6:	89bb      	ldrh	r3, [r7, #12]
 80100d8:	1acb      	subs	r3, r1, r3
 80100da:	b29b      	uxth	r3, r3
 80100dc:	4413      	add	r3, r2
 80100de:	b29b      	uxth	r3, r3
  uint16_t const count = _ff_count(depth, wr_idx, rd_idx);
 80100e0:	817b      	strh	r3, [r7, #10]
  return (depth > count) ? (depth - count) : 0;
 80100e2:	8afa      	ldrh	r2, [r7, #22]
 80100e4:	897b      	ldrh	r3, [r7, #10]
 80100e6:	429a      	cmp	r2, r3
 80100e8:	d904      	bls.n	80100f4 <tu_fifo_remaining+0x62>
 80100ea:	8afa      	ldrh	r2, [r7, #22]
 80100ec:	897b      	ldrh	r3, [r7, #10]
 80100ee:	1ad3      	subs	r3, r2, r3
 80100f0:	b29b      	uxth	r3, r3
 80100f2:	e000      	b.n	80100f6 <tu_fifo_remaining+0x64>
 80100f4:	2300      	movs	r3, #0
}
 80100f6:	4618      	mov	r0, r3
 80100f8:	371c      	adds	r7, #28
 80100fa:	46bd      	mov	sp, r7
 80100fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010100:	4770      	bx	lr

08010102 <tu_fifo_read_n>:

    @returns number of items read from the FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_read_n(tu_fifo_t* f, void * buffer, uint16_t n)
{
 8010102:	b580      	push	{r7, lr}
 8010104:	b084      	sub	sp, #16
 8010106:	af00      	add	r7, sp, #0
 8010108:	60f8      	str	r0, [r7, #12]
 801010a:	60b9      	str	r1, [r7, #8]
 801010c:	4613      	mov	r3, r2
 801010e:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_INC);
 8010110:	88fa      	ldrh	r2, [r7, #6]
 8010112:	2300      	movs	r3, #0
 8010114:	68b9      	ldr	r1, [r7, #8]
 8010116:	68f8      	ldr	r0, [r7, #12]
 8010118:	f7ff fefe 	bl	800ff18 <_tu_fifo_read_n>
 801011c:	4603      	mov	r3, r0
}
 801011e:	4618      	mov	r0, r3
 8010120:	3710      	adds	r7, #16
 8010122:	46bd      	mov	sp, r7
 8010124:	bd80      	pop	{r7, pc}

08010126 <tu_fifo_read_n_const_addr_full_words>:

uint16_t tu_fifo_read_n_const_addr_full_words(tu_fifo_t* f, void * buffer, uint16_t n)
{
 8010126:	b580      	push	{r7, lr}
 8010128:	b084      	sub	sp, #16
 801012a:	af00      	add	r7, sp, #0
 801012c:	60f8      	str	r0, [r7, #12]
 801012e:	60b9      	str	r1, [r7, #8]
 8010130:	4613      	mov	r3, r2
 8010132:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_CST_FULL_WORDS);
 8010134:	88fa      	ldrh	r2, [r7, #6]
 8010136:	2301      	movs	r3, #1
 8010138:	68b9      	ldr	r1, [r7, #8]
 801013a:	68f8      	ldr	r0, [r7, #12]
 801013c:	f7ff feec 	bl	800ff18 <_tu_fifo_read_n>
 8010140:	4603      	mov	r3, r0
}
 8010142:	4618      	mov	r0, r3
 8010144:	3710      	adds	r7, #16
 8010146:	46bd      	mov	sp, r7
 8010148:	bd80      	pop	{r7, pc}

0801014a <tu_fifo_write_n>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n)
{
 801014a:	b580      	push	{r7, lr}
 801014c:	b084      	sub	sp, #16
 801014e:	af00      	add	r7, sp, #0
 8010150:	60f8      	str	r0, [r7, #12]
 8010152:	60b9      	str	r1, [r7, #8]
 8010154:	4613      	mov	r3, r2
 8010156:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_INC);
 8010158:	88fa      	ldrh	r2, [r7, #6]
 801015a:	2300      	movs	r3, #0
 801015c:	68b9      	ldr	r1, [r7, #8]
 801015e:	68f8      	ldr	r0, [r7, #12]
 8010160:	f7ff fdb0 	bl	800fcc4 <_tu_fifo_write_n>
 8010164:	4603      	mov	r3, r0
}
 8010166:	4618      	mov	r0, r3
 8010168:	3710      	adds	r7, #16
 801016a:	46bd      	mov	sp, r7
 801016c:	bd80      	pop	{r7, pc}

0801016e <tu_fifo_write_n_const_addr_full_words>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n_const_addr_full_words(tu_fifo_t* f, const void * data, uint16_t n)
{
 801016e:	b580      	push	{r7, lr}
 8010170:	b084      	sub	sp, #16
 8010172:	af00      	add	r7, sp, #0
 8010174:	60f8      	str	r0, [r7, #12]
 8010176:	60b9      	str	r1, [r7, #8]
 8010178:	4613      	mov	r3, r2
 801017a:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_CST_FULL_WORDS);
 801017c:	88fa      	ldrh	r2, [r7, #6]
 801017e:	2301      	movs	r3, #1
 8010180:	68b9      	ldr	r1, [r7, #8]
 8010182:	68f8      	ldr	r0, [r7, #12]
 8010184:	f7ff fd9e 	bl	800fcc4 <_tu_fifo_write_n>
 8010188:	4603      	mov	r3, r0
}
 801018a:	4618      	mov	r0, r3
 801018c:	3710      	adds	r7, #16
 801018e:	46bd      	mov	sp, r7
 8010190:	bd80      	pop	{r7, pc}
	...

08010194 <tu_fifo_clear>:
    @param[in]  f
                Pointer to the FIFO buffer to manipulate
 */
/******************************************************************************/
bool tu_fifo_clear(tu_fifo_t *f)
{
 8010194:	b580      	push	{r7, lr}
 8010196:	b094      	sub	sp, #80	@ 0x50
 8010198:	af00      	add	r7, sp, #0
 801019a:	6078      	str	r0, [r7, #4]
  _ff_lock(f->mutex_wr);
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	68db      	ldr	r3, [r3, #12]
 80101a0:	623b      	str	r3, [r7, #32]
  if (mutex) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);
 80101a2:	6a3b      	ldr	r3, [r7, #32]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d02c      	beq.n	8010202 <tu_fifo_clear+0x6e>
 80101a8:	6a3b      	ldr	r3, [r7, #32]
 80101aa:	61fb      	str	r3, [r7, #28]
 80101ac:	f04f 33ff 	mov.w	r3, #4294967295
 80101b0:	61bb      	str	r3, [r7, #24]
 80101b2:	69fb      	ldr	r3, [r7, #28]
 80101b4:	617b      	str	r3, [r7, #20]
 80101b6:	69bb      	ldr	r3, [r7, #24]
 80101b8:	613b      	str	r3, [r7, #16]
 80101ba:	693b      	ldr	r3, [r7, #16]
 80101bc:	60fb      	str	r3, [r7, #12]
  if (msec == OSAL_TIMEOUT_WAIT_FOREVER) return portMAX_DELAY;
 80101be:	68fb      	ldr	r3, [r7, #12]
 80101c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101c4:	d102      	bne.n	80101cc <tu_fifo_clear+0x38>
 80101c6:	f04f 33ff 	mov.w	r3, #4294967295
 80101ca:	e014      	b.n	80101f6 <tu_fifo_clear+0x62>
  if (msec == 0) return 0;
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d101      	bne.n	80101d6 <tu_fifo_clear+0x42>
 80101d2:	2300      	movs	r3, #0
 80101d4:	e00f      	b.n	80101f6 <tu_fifo_clear+0x62>
  uint32_t ticks = pdMS_TO_TICKS(msec);
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80101dc:	fb02 f303 	mul.w	r3, r2, r3
 80101e0:	4a39      	ldr	r2, [pc, #228]	@ (80102c8 <tu_fifo_clear+0x134>)
 80101e2:	fba2 2303 	umull	r2, r3, r2, r3
 80101e6:	099b      	lsrs	r3, r3, #6
 80101e8:	60bb      	str	r3, [r7, #8]
  if (ticks == 0) ticks =1 ;
 80101ea:	68bb      	ldr	r3, [r7, #8]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d101      	bne.n	80101f4 <tu_fifo_clear+0x60>
 80101f0:	2301      	movs	r3, #1
 80101f2:	60bb      	str	r3, [r7, #8]
  return ticks;
 80101f4:	68bb      	ldr	r3, [r7, #8]
  return xSemaphoreTake(sem_hdl, _osal_ms2tick(msec));
 80101f6:	4619      	mov	r1, r3
 80101f8:	6978      	ldr	r0, [r7, #20]
 80101fa:	f7fc f8ef 	bl	800c3dc <xQueueSemaphoreTake>
 80101fe:	4603      	mov	r3, r0
 8010200:	2b00      	cmp	r3, #0
}
 8010202:	bf00      	nop
  _ff_lock(f->mutex_rd);
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	691b      	ldr	r3, [r3, #16]
 8010208:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (mutex) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);
 801020a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801020c:	2b00      	cmp	r3, #0
 801020e:	d02c      	beq.n	801026a <tu_fifo_clear+0xd6>
 8010210:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010212:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010214:	f04f 33ff 	mov.w	r3, #4294967295
 8010218:	637b      	str	r3, [r7, #52]	@ 0x34
 801021a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801021c:	633b      	str	r3, [r7, #48]	@ 0x30
 801021e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010220:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010224:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (msec == OSAL_TIMEOUT_WAIT_FOREVER) return portMAX_DELAY;
 8010226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010228:	f1b3 3fff 	cmp.w	r3, #4294967295
 801022c:	d102      	bne.n	8010234 <tu_fifo_clear+0xa0>
 801022e:	f04f 33ff 	mov.w	r3, #4294967295
 8010232:	e014      	b.n	801025e <tu_fifo_clear+0xca>
  if (msec == 0) return 0;
 8010234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010236:	2b00      	cmp	r3, #0
 8010238:	d101      	bne.n	801023e <tu_fifo_clear+0xaa>
 801023a:	2300      	movs	r3, #0
 801023c:	e00f      	b.n	801025e <tu_fifo_clear+0xca>
  uint32_t ticks = pdMS_TO_TICKS(msec);
 801023e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010240:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010244:	fb02 f303 	mul.w	r3, r2, r3
 8010248:	4a1f      	ldr	r2, [pc, #124]	@ (80102c8 <tu_fifo_clear+0x134>)
 801024a:	fba2 2303 	umull	r2, r3, r2, r3
 801024e:	099b      	lsrs	r3, r3, #6
 8010250:	627b      	str	r3, [r7, #36]	@ 0x24
  if (ticks == 0) ticks =1 ;
 8010252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010254:	2b00      	cmp	r3, #0
 8010256:	d101      	bne.n	801025c <tu_fifo_clear+0xc8>
 8010258:	2301      	movs	r3, #1
 801025a:	627b      	str	r3, [r7, #36]	@ 0x24
  return ticks;
 801025c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  return xSemaphoreTake(sem_hdl, _osal_ms2tick(msec));
 801025e:	4619      	mov	r1, r3
 8010260:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010262:	f7fc f8bb 	bl	800c3dc <xQueueSemaphoreTake>
 8010266:	4603      	mov	r3, r0
 8010268:	2b00      	cmp	r3, #0
}
 801026a:	bf00      	nop

  f->rd_idx = 0;
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	2200      	movs	r2, #0
 8010270:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	2200      	movs	r2, #0
 8010276:	811a      	strh	r2, [r3, #8]

  _ff_unlock(f->mutex_wr);
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	68db      	ldr	r3, [r3, #12]
 801027c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (mutex) osal_mutex_unlock(mutex);
 801027e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010280:	2b00      	cmp	r3, #0
 8010282:	d009      	beq.n	8010298 <tu_fifo_clear+0x104>
 8010284:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010286:	643b      	str	r3, [r7, #64]	@ 0x40
  return xSemaphoreGive(mutex_hdl);
 8010288:	2300      	movs	r3, #0
 801028a:	2200      	movs	r2, #0
 801028c:	2100      	movs	r1, #0
 801028e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8010290:	f7fb fe22 	bl	800bed8 <xQueueGenericSend>
 8010294:	4603      	mov	r3, r0
 8010296:	2b00      	cmp	r3, #0
}
 8010298:	bf00      	nop
  _ff_unlock(f->mutex_rd);
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	691b      	ldr	r3, [r3, #16]
 801029e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (mutex) osal_mutex_unlock(mutex);
 80102a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d009      	beq.n	80102ba <tu_fifo_clear+0x126>
 80102a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80102a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80102aa:	2300      	movs	r3, #0
 80102ac:	2200      	movs	r2, #0
 80102ae:	2100      	movs	r1, #0
 80102b0:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80102b2:	f7fb fe11 	bl	800bed8 <xQueueGenericSend>
 80102b6:	4603      	mov	r3, r0
 80102b8:	2b00      	cmp	r3, #0
}
 80102ba:	bf00      	nop
  return true;
 80102bc:	2301      	movs	r3, #1
}
 80102be:	4618      	mov	r0, r3
 80102c0:	3750      	adds	r7, #80	@ 0x50
 80102c2:	46bd      	mov	sp, r7
 80102c4:	bd80      	pop	{r7, pc}
 80102c6:	bf00      	nop
 80102c8:	10624dd3 	.word	0x10624dd3

080102cc <tu_fifo_set_overwritable>:
    @param[in]  overwritable
                Overwritable mode the fifo is set to
 */
/******************************************************************************/
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable)
{
 80102cc:	b580      	push	{r7, lr}
 80102ce:	b094      	sub	sp, #80	@ 0x50
 80102d0:	af00      	add	r7, sp, #0
 80102d2:	6078      	str	r0, [r7, #4]
 80102d4:	460b      	mov	r3, r1
 80102d6:	70fb      	strb	r3, [r7, #3]
  _ff_lock(f->mutex_wr);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	68db      	ldr	r3, [r3, #12]
 80102dc:	623b      	str	r3, [r7, #32]
  if (mutex) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);
 80102de:	6a3b      	ldr	r3, [r7, #32]
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d02c      	beq.n	801033e <tu_fifo_set_overwritable+0x72>
 80102e4:	6a3b      	ldr	r3, [r7, #32]
 80102e6:	61fb      	str	r3, [r7, #28]
 80102e8:	f04f 33ff 	mov.w	r3, #4294967295
 80102ec:	61bb      	str	r3, [r7, #24]
 80102ee:	69fb      	ldr	r3, [r7, #28]
 80102f0:	617b      	str	r3, [r7, #20]
 80102f2:	69bb      	ldr	r3, [r7, #24]
 80102f4:	613b      	str	r3, [r7, #16]
 80102f6:	693b      	ldr	r3, [r7, #16]
 80102f8:	60fb      	str	r3, [r7, #12]
  if (msec == OSAL_TIMEOUT_WAIT_FOREVER) return portMAX_DELAY;
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010300:	d102      	bne.n	8010308 <tu_fifo_set_overwritable+0x3c>
 8010302:	f04f 33ff 	mov.w	r3, #4294967295
 8010306:	e014      	b.n	8010332 <tu_fifo_set_overwritable+0x66>
  if (msec == 0) return 0;
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	2b00      	cmp	r3, #0
 801030c:	d101      	bne.n	8010312 <tu_fifo_set_overwritable+0x46>
 801030e:	2300      	movs	r3, #0
 8010310:	e00f      	b.n	8010332 <tu_fifo_set_overwritable+0x66>
  uint32_t ticks = pdMS_TO_TICKS(msec);
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010318:	fb02 f303 	mul.w	r3, r2, r3
 801031c:	4a39      	ldr	r2, [pc, #228]	@ (8010404 <tu_fifo_set_overwritable+0x138>)
 801031e:	fba2 2303 	umull	r2, r3, r2, r3
 8010322:	099b      	lsrs	r3, r3, #6
 8010324:	60bb      	str	r3, [r7, #8]
  if (ticks == 0) ticks =1 ;
 8010326:	68bb      	ldr	r3, [r7, #8]
 8010328:	2b00      	cmp	r3, #0
 801032a:	d101      	bne.n	8010330 <tu_fifo_set_overwritable+0x64>
 801032c:	2301      	movs	r3, #1
 801032e:	60bb      	str	r3, [r7, #8]
  return ticks;
 8010330:	68bb      	ldr	r3, [r7, #8]
  return xSemaphoreTake(sem_hdl, _osal_ms2tick(msec));
 8010332:	4619      	mov	r1, r3
 8010334:	6978      	ldr	r0, [r7, #20]
 8010336:	f7fc f851 	bl	800c3dc <xQueueSemaphoreTake>
 801033a:	4603      	mov	r3, r0
 801033c:	2b00      	cmp	r3, #0
}
 801033e:	bf00      	nop
  _ff_lock(f->mutex_rd);
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	691b      	ldr	r3, [r3, #16]
 8010344:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (mutex) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);
 8010346:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010348:	2b00      	cmp	r3, #0
 801034a:	d02c      	beq.n	80103a6 <tu_fifo_set_overwritable+0xda>
 801034c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801034e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010350:	f04f 33ff 	mov.w	r3, #4294967295
 8010354:	637b      	str	r3, [r7, #52]	@ 0x34
 8010356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010358:	633b      	str	r3, [r7, #48]	@ 0x30
 801035a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801035c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801035e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010360:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (msec == OSAL_TIMEOUT_WAIT_FOREVER) return portMAX_DELAY;
 8010362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010368:	d102      	bne.n	8010370 <tu_fifo_set_overwritable+0xa4>
 801036a:	f04f 33ff 	mov.w	r3, #4294967295
 801036e:	e014      	b.n	801039a <tu_fifo_set_overwritable+0xce>
  if (msec == 0) return 0;
 8010370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010372:	2b00      	cmp	r3, #0
 8010374:	d101      	bne.n	801037a <tu_fifo_set_overwritable+0xae>
 8010376:	2300      	movs	r3, #0
 8010378:	e00f      	b.n	801039a <tu_fifo_set_overwritable+0xce>
  uint32_t ticks = pdMS_TO_TICKS(msec);
 801037a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801037c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010380:	fb02 f303 	mul.w	r3, r2, r3
 8010384:	4a1f      	ldr	r2, [pc, #124]	@ (8010404 <tu_fifo_set_overwritable+0x138>)
 8010386:	fba2 2303 	umull	r2, r3, r2, r3
 801038a:	099b      	lsrs	r3, r3, #6
 801038c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (ticks == 0) ticks =1 ;
 801038e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010390:	2b00      	cmp	r3, #0
 8010392:	d101      	bne.n	8010398 <tu_fifo_set_overwritable+0xcc>
 8010394:	2301      	movs	r3, #1
 8010396:	627b      	str	r3, [r7, #36]	@ 0x24
  return ticks;
 8010398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  return xSemaphoreTake(sem_hdl, _osal_ms2tick(msec));
 801039a:	4619      	mov	r1, r3
 801039c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801039e:	f7fc f81d 	bl	800c3dc <xQueueSemaphoreTake>
 80103a2:	4603      	mov	r3, r0
 80103a4:	2b00      	cmp	r3, #0
}
 80103a6:	bf00      	nop

  f->overwritable = overwritable;
 80103a8:	687a      	ldr	r2, [r7, #4]
 80103aa:	79d3      	ldrb	r3, [r2, #7]
 80103ac:	78f9      	ldrb	r1, [r7, #3]
 80103ae:	f361 13c7 	bfi	r3, r1, #7, #1
 80103b2:	71d3      	strb	r3, [r2, #7]

  _ff_unlock(f->mutex_wr);
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	68db      	ldr	r3, [r3, #12]
 80103b8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (mutex) osal_mutex_unlock(mutex);
 80103ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d009      	beq.n	80103d4 <tu_fifo_set_overwritable+0x108>
 80103c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80103c2:	643b      	str	r3, [r7, #64]	@ 0x40
  return xSemaphoreGive(mutex_hdl);
 80103c4:	2300      	movs	r3, #0
 80103c6:	2200      	movs	r2, #0
 80103c8:	2100      	movs	r1, #0
 80103ca:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80103cc:	f7fb fd84 	bl	800bed8 <xQueueGenericSend>
 80103d0:	4603      	mov	r3, r0
 80103d2:	2b00      	cmp	r3, #0
}
 80103d4:	bf00      	nop
  _ff_unlock(f->mutex_rd);
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	691b      	ldr	r3, [r3, #16]
 80103da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (mutex) osal_mutex_unlock(mutex);
 80103dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d009      	beq.n	80103f6 <tu_fifo_set_overwritable+0x12a>
 80103e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80103e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80103e6:	2300      	movs	r3, #0
 80103e8:	2200      	movs	r2, #0
 80103ea:	2100      	movs	r1, #0
 80103ec:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80103ee:	f7fb fd73 	bl	800bed8 <xQueueGenericSend>
 80103f2:	4603      	mov	r3, r0
 80103f4:	2b00      	cmp	r3, #0
}
 80103f6:	bf00      	nop

  return true;
 80103f8:	2301      	movs	r3, #1
}
 80103fa:	4618      	mov	r0, r3
 80103fc:	3750      	adds	r7, #80	@ 0x50
 80103fe:	46bd      	mov	sp, r7
 8010400:	bd80      	pop	{r7, pc}
 8010402:	bf00      	nop
 8010404:	10624dd3 	.word	0x10624dd3

08010408 <get_driver>:
tu_static uint8_t _app_driver_count = 0;

// virtually joins built-in and application drivers together.
// Application is positioned first to allow overwriting built-in ones.
static inline usbd_class_driver_t const * get_driver(uint8_t drvid)
{
 8010408:	b480      	push	{r7}
 801040a:	b083      	sub	sp, #12
 801040c:	af00      	add	r7, sp, #0
 801040e:	4603      	mov	r3, r0
 8010410:	71fb      	strb	r3, [r7, #7]
  // Application drivers
  if ( usbd_app_driver_get_cb )
 8010412:	4b14      	ldr	r3, [pc, #80]	@ (8010464 <get_driver+0x5c>)
 8010414:	2b00      	cmp	r3, #0
 8010416:	d012      	beq.n	801043e <get_driver+0x36>
  {
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8010418:	4b13      	ldr	r3, [pc, #76]	@ (8010468 <get_driver+0x60>)
 801041a:	781b      	ldrb	r3, [r3, #0]
 801041c:	79fa      	ldrb	r2, [r7, #7]
 801041e:	429a      	cmp	r2, r3
 8010420:	d208      	bcs.n	8010434 <get_driver+0x2c>
 8010422:	4b12      	ldr	r3, [pc, #72]	@ (801046c <get_driver+0x64>)
 8010424:	6819      	ldr	r1, [r3, #0]
 8010426:	79fa      	ldrb	r2, [r7, #7]
 8010428:	4613      	mov	r3, r2
 801042a:	005b      	lsls	r3, r3, #1
 801042c:	4413      	add	r3, r2
 801042e:	00db      	lsls	r3, r3, #3
 8010430:	440b      	add	r3, r1
 8010432:	e010      	b.n	8010456 <get_driver+0x4e>
    drvid -= _app_driver_count;
 8010434:	4b0c      	ldr	r3, [pc, #48]	@ (8010468 <get_driver+0x60>)
 8010436:	781b      	ldrb	r3, [r3, #0]
 8010438:	79fa      	ldrb	r2, [r7, #7]
 801043a:	1ad3      	subs	r3, r2, r3
 801043c:	71fb      	strb	r3, [r7, #7]
  }

  // Built-in drivers
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 801043e:	79fb      	ldrb	r3, [r7, #7]
 8010440:	2b01      	cmp	r3, #1
 8010442:	d807      	bhi.n	8010454 <get_driver+0x4c>
 8010444:	79fa      	ldrb	r2, [r7, #7]
 8010446:	4613      	mov	r3, r2
 8010448:	005b      	lsls	r3, r3, #1
 801044a:	4413      	add	r3, r2
 801044c:	00db      	lsls	r3, r3, #3
 801044e:	4a08      	ldr	r2, [pc, #32]	@ (8010470 <get_driver+0x68>)
 8010450:	4413      	add	r3, r2
 8010452:	e000      	b.n	8010456 <get_driver+0x4e>

  return NULL;
 8010454:	2300      	movs	r3, #0
}
 8010456:	4618      	mov	r0, r3
 8010458:	370c      	adds	r7, #12
 801045a:	46bd      	mov	sp, r7
 801045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010460:	4770      	bx	lr
 8010462:	bf00      	nop
 8010464:	00000000 	.word	0x00000000
 8010468:	2000bce4 	.word	0x2000bce4
 801046c:	2000bce0 	.word	0x2000bce0
 8010470:	08039c48 	.word	0x08039c48

08010474 <tud_mounted>:
{
  return _usbd_dev.connected;
}

bool tud_mounted(void)
{
 8010474:	b480      	push	{r7}
 8010476:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 8010478:	4b06      	ldr	r3, [pc, #24]	@ (8010494 <tud_mounted+0x20>)
 801047a:	785b      	ldrb	r3, [r3, #1]
 801047c:	b2db      	uxtb	r3, r3
 801047e:	2b00      	cmp	r3, #0
 8010480:	bf14      	ite	ne
 8010482:	2301      	movne	r3, #1
 8010484:	2300      	moveq	r3, #0
 8010486:	b2db      	uxtb	r3, r3
}
 8010488:	4618      	mov	r0, r3
 801048a:	46bd      	mov	sp, r7
 801048c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010490:	4770      	bx	lr
 8010492:	bf00      	nop
 8010494:	2000bcb4 	.word	0x2000bcb4

08010498 <tud_suspended>:

bool tud_suspended(void)
{
 8010498:	b480      	push	{r7}
 801049a:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 801049c:	4b07      	ldr	r3, [pc, #28]	@ (80104bc <tud_suspended+0x24>)
 801049e:	781b      	ldrb	r3, [r3, #0]
 80104a0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80104a4:	b2db      	uxtb	r3, r3
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	bf14      	ite	ne
 80104aa:	2301      	movne	r3, #1
 80104ac:	2300      	moveq	r3, #0
 80104ae:	b2db      	uxtb	r3, r3
}
 80104b0:	4618      	mov	r0, r3
 80104b2:	46bd      	mov	sp, r7
 80104b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b8:	4770      	bx	lr
 80104ba:	bf00      	nop
 80104bc:	2000bcb4 	.word	0x2000bcb4

080104c0 <tud_inited>:

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void)
{
 80104c0:	b480      	push	{r7}
 80104c2:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 80104c4:	4b05      	ldr	r3, [pc, #20]	@ (80104dc <tud_inited+0x1c>)
 80104c6:	781b      	ldrb	r3, [r3, #0]
 80104c8:	2bff      	cmp	r3, #255	@ 0xff
 80104ca:	bf14      	ite	ne
 80104cc:	2301      	movne	r3, #1
 80104ce:	2300      	moveq	r3, #0
 80104d0:	b2db      	uxtb	r3, r3
}
 80104d2:	4618      	mov	r0, r3
 80104d4:	46bd      	mov	sp, r7
 80104d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104da:	4770      	bx	lr
 80104dc:	20000040 	.word	0x20000040

080104e0 <tud_init>:

bool tud_init (uint8_t rhport)
{
 80104e0:	b590      	push	{r4, r7, lr}
 80104e2:	b08d      	sub	sp, #52	@ 0x34
 80104e4:	af02      	add	r7, sp, #8
 80104e6:	4603      	mov	r3, r0
 80104e8:	71fb      	strb	r3, [r7, #7]
  // skip if already initialized
  if ( tud_inited() ) return true;
 80104ea:	f7ff ffe9 	bl	80104c0 <tud_inited>
 80104ee:	4603      	mov	r3, r0
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d001      	beq.n	80104f8 <tud_init+0x18>
 80104f4:	2301      	movs	r3, #1
 80104f6:	e08d      	b.n	8010614 <tud_init+0x134>
  TU_LOG(USBD_DBG, "USBD init on controller %u\r\n", rhport);
  TU_LOG_INT(USBD_DBG, sizeof(usbd_device_t));
  TU_LOG_INT(USBD_DBG, sizeof(tu_fifo_t));
  TU_LOG_INT(USBD_DBG, sizeof(tu_edpt_stream_t));

  tu_varclr(&_usbd_dev);
 80104f8:	222b      	movs	r2, #43	@ 0x2b
 80104fa:	2100      	movs	r1, #0
 80104fc:	4847      	ldr	r0, [pc, #284]	@ (801061c <tud_init+0x13c>)
 80104fe:	f004 f9f7 	bl	80148f0 <memset>
 8010502:	4b47      	ldr	r3, [pc, #284]	@ (8010620 <tud_init+0x140>)
 8010504:	613b      	str	r3, [r7, #16]
  return xSemaphoreCreateMutexStatic(mdef);
 8010506:	6939      	ldr	r1, [r7, #16]
 8010508:	2001      	movs	r0, #1
 801050a:	f7fb fcca 	bl	800bea2 <xQueueCreateMutexStatic>
 801050e:	4603      	mov	r3, r0

#if OSAL_MUTEX_REQUIRED
  // Init device mutex
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
 8010510:	4a44      	ldr	r2, [pc, #272]	@ (8010624 <tud_init+0x144>)
 8010512:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_mutex);
 8010514:	4b43      	ldr	r3, [pc, #268]	@ (8010624 <tud_init+0x144>)
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	2b00      	cmp	r3, #0
 801051a:	d110      	bne.n	801053e <tud_init+0x5e>
 801051c:	f240 128f 	movw	r2, #399	@ 0x18f
 8010520:	4941      	ldr	r1, [pc, #260]	@ (8010628 <tud_init+0x148>)
 8010522:	4842      	ldr	r0, [pc, #264]	@ (801062c <tud_init+0x14c>)
 8010524:	f004 f8fa 	bl	801471c <iprintf>
 8010528:	4b41      	ldr	r3, [pc, #260]	@ (8010630 <tud_init+0x150>)
 801052a:	617b      	str	r3, [r7, #20]
 801052c:	697b      	ldr	r3, [r7, #20]
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	f003 0301 	and.w	r3, r3, #1
 8010534:	2b00      	cmp	r3, #0
 8010536:	d000      	beq.n	801053a <tud_init+0x5a>
 8010538:	be00      	bkpt	0x0000
 801053a:	2300      	movs	r3, #0
 801053c:	e06a      	b.n	8010614 <tud_init+0x134>
 801053e:	4b3d      	ldr	r3, [pc, #244]	@ (8010634 <tud_init+0x154>)
 8010540:	60fb      	str	r3, [r7, #12]
//--------------------------------------------------------------------+

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef)
{
#if configSUPPORT_STATIC_ALLOCATION
	return xQueueCreateStatic(qdef->depth, qdef->item_sz, (uint8_t*) qdef->buf, &qdef->sq);
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	881b      	ldrh	r3, [r3, #0]
 8010546:	4618      	mov	r0, r3
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	885b      	ldrh	r3, [r3, #2]
 801054c:	461c      	mov	r4, r3
 801054e:	68fb      	ldr	r3, [r7, #12]
 8010550:	685a      	ldr	r2, [r3, #4]
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	3308      	adds	r3, #8
 8010556:	2100      	movs	r1, #0
 8010558:	9100      	str	r1, [sp, #0]
 801055a:	4621      	mov	r1, r4
 801055c:	f7fb fbac 	bl	800bcb8 <xQueueGenericCreateStatic>
 8010560:	4603      	mov	r3, r0
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8010562:	4a35      	ldr	r2, [pc, #212]	@ (8010638 <tud_init+0x158>)
 8010564:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 8010566:	4b34      	ldr	r3, [pc, #208]	@ (8010638 <tud_init+0x158>)
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d110      	bne.n	8010590 <tud_init+0xb0>
 801056e:	f44f 72ca 	mov.w	r2, #404	@ 0x194
 8010572:	492d      	ldr	r1, [pc, #180]	@ (8010628 <tud_init+0x148>)
 8010574:	482d      	ldr	r0, [pc, #180]	@ (801062c <tud_init+0x14c>)
 8010576:	f004 f8d1 	bl	801471c <iprintf>
 801057a:	4b2d      	ldr	r3, [pc, #180]	@ (8010630 <tud_init+0x150>)
 801057c:	61bb      	str	r3, [r7, #24]
 801057e:	69bb      	ldr	r3, [r7, #24]
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	f003 0301 	and.w	r3, r3, #1
 8010586:	2b00      	cmp	r3, #0
 8010588:	d000      	beq.n	801058c <tud_init+0xac>
 801058a:	be00      	bkpt	0x0000
 801058c:	2300      	movs	r3, #0
 801058e:	e041      	b.n	8010614 <tud_init+0x134>

  // Get application driver if available
  if ( usbd_app_driver_get_cb )
 8010590:	4b2a      	ldr	r3, [pc, #168]	@ (801063c <tud_init+0x15c>)
 8010592:	2b00      	cmp	r3, #0
 8010594:	d005      	beq.n	80105a2 <tud_init+0xc2>
  {
    _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8010596:	482a      	ldr	r0, [pc, #168]	@ (8010640 <tud_init+0x160>)
 8010598:	f3af 8000 	nop.w
 801059c:	4603      	mov	r3, r0
 801059e:	4a29      	ldr	r2, [pc, #164]	@ (8010644 <tud_init+0x164>)
 80105a0:	6013      	str	r3, [r2, #0]
  }

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 80105a2:	2300      	movs	r3, #0
 80105a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80105a8:	e021      	b.n	80105ee <tud_init+0x10e>
  {
    usbd_class_driver_t const * driver = get_driver(i);
 80105aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80105ae:	4618      	mov	r0, r3
 80105b0:	f7ff ff2a 	bl	8010408 <get_driver>
 80105b4:	6238      	str	r0, [r7, #32]
    TU_ASSERT(driver);
 80105b6:	6a3b      	ldr	r3, [r7, #32]
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d110      	bne.n	80105de <tud_init+0xfe>
 80105bc:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 80105c0:	4919      	ldr	r1, [pc, #100]	@ (8010628 <tud_init+0x148>)
 80105c2:	481a      	ldr	r0, [pc, #104]	@ (801062c <tud_init+0x14c>)
 80105c4:	f004 f8aa 	bl	801471c <iprintf>
 80105c8:	4b19      	ldr	r3, [pc, #100]	@ (8010630 <tud_init+0x150>)
 80105ca:	61fb      	str	r3, [r7, #28]
 80105cc:	69fb      	ldr	r3, [r7, #28]
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	f003 0301 	and.w	r3, r3, #1
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d000      	beq.n	80105da <tud_init+0xfa>
 80105d8:	be00      	bkpt	0x0000
 80105da:	2300      	movs	r3, #0
 80105dc:	e01a      	b.n	8010614 <tud_init+0x134>
    TU_LOG(USBD_DBG, "%s init\r\n", driver->name);
    driver->init();
 80105de:	6a3b      	ldr	r3, [r7, #32]
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 80105e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80105e8:	3301      	adds	r3, #1
 80105ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80105ee:	4b14      	ldr	r3, [pc, #80]	@ (8010640 <tud_init+0x160>)
 80105f0:	781b      	ldrb	r3, [r3, #0]
 80105f2:	1c5a      	adds	r2, r3, #1
 80105f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80105f8:	429a      	cmp	r2, r3
 80105fa:	dad6      	bge.n	80105aa <tud_init+0xca>
  }

  _usbd_rhport = rhport;
 80105fc:	4a12      	ldr	r2, [pc, #72]	@ (8010648 <tud_init+0x168>)
 80105fe:	79fb      	ldrb	r3, [r7, #7]
 8010600:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  dcd_init(rhport);
 8010602:	79fb      	ldrb	r3, [r7, #7]
 8010604:	4618      	mov	r0, r3
 8010606:	f002 f893 	bl	8012730 <dcd_init>
  dcd_int_enable(rhport);
 801060a:	79fb      	ldrb	r3, [r7, #7]
 801060c:	4618      	mov	r0, r3
 801060e:	f002 f901 	bl	8012814 <dcd_int_enable>

  return true;
 8010612:	2301      	movs	r3, #1
}
 8010614:	4618      	mov	r0, r3
 8010616:	372c      	adds	r7, #44	@ 0x2c
 8010618:	46bd      	mov	sp, r7
 801061a:	bd90      	pop	{r4, r7, pc}
 801061c:	2000bcb4 	.word	0x2000bcb4
 8010620:	2000bdac 	.word	0x2000bdac
 8010624:	2000bdfc 	.word	0x2000bdfc
 8010628:	08039c78 	.word	0x08039c78
 801062c:	08016e8c 	.word	0x08016e8c
 8010630:	e000edf0 	.word	0xe000edf0
 8010634:	20000044 	.word	0x20000044
 8010638:	2000bda8 	.word	0x2000bda8
 801063c:	00000000 	.word	0x00000000
 8010640:	2000bce4 	.word	0x2000bce4
 8010644:	2000bce0 	.word	0x2000bce0
 8010648:	20000040 	.word	0x20000040

0801064c <configuration_reset>:

static void configuration_reset(uint8_t rhport)
{
 801064c:	b580      	push	{r7, lr}
 801064e:	b086      	sub	sp, #24
 8010650:	af00      	add	r7, sp, #0
 8010652:	4603      	mov	r3, r0
 8010654:	71fb      	strb	r3, [r7, #7]
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 8010656:	2300      	movs	r3, #0
 8010658:	75fb      	strb	r3, [r7, #23]
 801065a:	e01f      	b.n	801069c <configuration_reset+0x50>
  {
    usbd_class_driver_t const * driver = get_driver(i);
 801065c:	7dfb      	ldrb	r3, [r7, #23]
 801065e:	4618      	mov	r0, r3
 8010660:	f7ff fed2 	bl	8010408 <get_driver>
 8010664:	6138      	str	r0, [r7, #16]
    TU_ASSERT(driver, );
 8010666:	693b      	ldr	r3, [r7, #16]
 8010668:	2b00      	cmp	r3, #0
 801066a:	d10f      	bne.n	801068c <configuration_reset+0x40>
 801066c:	f240 12b3 	movw	r2, #435	@ 0x1b3
 8010670:	4917      	ldr	r1, [pc, #92]	@ (80106d0 <configuration_reset+0x84>)
 8010672:	4818      	ldr	r0, [pc, #96]	@ (80106d4 <configuration_reset+0x88>)
 8010674:	f004 f852 	bl	801471c <iprintf>
 8010678:	4b17      	ldr	r3, [pc, #92]	@ (80106d8 <configuration_reset+0x8c>)
 801067a:	60fb      	str	r3, [r7, #12]
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	f003 0301 	and.w	r3, r3, #1
 8010684:	2b00      	cmp	r3, #0
 8010686:	d01f      	beq.n	80106c8 <configuration_reset+0x7c>
 8010688:	be00      	bkpt	0x0000
 801068a:	e01d      	b.n	80106c8 <configuration_reset+0x7c>
    driver->reset(rhport);
 801068c:	693b      	ldr	r3, [r7, #16]
 801068e:	685b      	ldr	r3, [r3, #4]
 8010690:	79fa      	ldrb	r2, [r7, #7]
 8010692:	4610      	mov	r0, r2
 8010694:	4798      	blx	r3
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 8010696:	7dfb      	ldrb	r3, [r7, #23]
 8010698:	3301      	adds	r3, #1
 801069a:	75fb      	strb	r3, [r7, #23]
 801069c:	4b0f      	ldr	r3, [pc, #60]	@ (80106dc <configuration_reset+0x90>)
 801069e:	781b      	ldrb	r3, [r3, #0]
 80106a0:	1c5a      	adds	r2, r3, #1
 80106a2:	7dfb      	ldrb	r3, [r7, #23]
 80106a4:	429a      	cmp	r2, r3
 80106a6:	dad9      	bge.n	801065c <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 80106a8:	222b      	movs	r2, #43	@ 0x2b
 80106aa:	2100      	movs	r1, #0
 80106ac:	480c      	ldr	r0, [pc, #48]	@ (80106e0 <configuration_reset+0x94>)
 80106ae:	f004 f91f 	bl	80148f0 <memset>
  memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 80106b2:	2210      	movs	r2, #16
 80106b4:	21ff      	movs	r1, #255	@ 0xff
 80106b6:	480b      	ldr	r0, [pc, #44]	@ (80106e4 <configuration_reset+0x98>)
 80106b8:	f004 f91a 	bl	80148f0 <memset>
  memset(_usbd_dev.ep2drv , DRVID_INVALID, sizeof(_usbd_dev.ep2drv )); // invalid mapping
 80106bc:	220c      	movs	r2, #12
 80106be:	21ff      	movs	r1, #255	@ 0xff
 80106c0:	4809      	ldr	r0, [pc, #36]	@ (80106e8 <configuration_reset+0x9c>)
 80106c2:	f004 f915 	bl	80148f0 <memset>
 80106c6:	e000      	b.n	80106ca <configuration_reset+0x7e>
    TU_ASSERT(driver, );
 80106c8:	bf00      	nop
}
 80106ca:	3718      	adds	r7, #24
 80106cc:	46bd      	mov	sp, r7
 80106ce:	bd80      	pop	{r7, pc}
 80106d0:	08039c84 	.word	0x08039c84
 80106d4:	08016e8c 	.word	0x08016e8c
 80106d8:	e000edf0 	.word	0xe000edf0
 80106dc:	2000bce4 	.word	0x2000bce4
 80106e0:	2000bcb4 	.word	0x2000bcb4
 80106e4:	2000bcb7 	.word	0x2000bcb7
 80106e8:	2000bcc7 	.word	0x2000bcc7

080106ec <usbd_reset>:

static void usbd_reset(uint8_t rhport)
{
 80106ec:	b580      	push	{r7, lr}
 80106ee:	b082      	sub	sp, #8
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	4603      	mov	r3, r0
 80106f4:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 80106f6:	79fb      	ldrb	r3, [r7, #7]
 80106f8:	4618      	mov	r0, r3
 80106fa:	f7ff ffa7 	bl	801064c <configuration_reset>
  usbd_control_reset();
 80106fe:	f001 fb57 	bl	8011db0 <usbd_control_reset>
}
 8010702:	bf00      	nop
 8010704:	3708      	adds	r7, #8
 8010706:	46bd      	mov	sp, r7
 8010708:	bd80      	pop	{r7, pc}
	...

0801070c <tud_task_ext>:
      }
    }
    @endcode
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr)
{
 801070c:	b590      	push	{r4, r7, lr}
 801070e:	b091      	sub	sp, #68	@ 0x44
 8010710:	af00      	add	r7, sp, #0
 8010712:	6078      	str	r0, [r7, #4]
 8010714:	460b      	mov	r3, r1
 8010716:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if ( !tud_inited() ) return;
 8010718:	f7ff fed2 	bl	80104c0 <tud_inited>
 801071c:	4603      	mov	r3, r0
 801071e:	f083 0301 	eor.w	r3, r3, #1
 8010722:	b2db      	uxtb	r3, r3
 8010724:	2b00      	cmp	r3, #0
 8010726:	f040 8150 	bne.w	80109ca <tud_task_ext+0x2be>

  // Loop until there is no more events in the queue
  while (1)
  {
    dcd_event_t event;
    if ( !osal_queue_receive(_usbd_q, &event, timeout_ms) ) return;
 801072a:	4bad      	ldr	r3, [pc, #692]	@ (80109e0 <tud_task_ext+0x2d4>)
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010730:	f107 0308 	add.w	r3, r7, #8
 8010734:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	627b      	str	r3, [r7, #36]	@ 0x24
 801073a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801073c:	623b      	str	r3, [r7, #32]
  if (msec == OSAL_TIMEOUT_WAIT_FOREVER) return portMAX_DELAY;
 801073e:	6a3b      	ldr	r3, [r7, #32]
 8010740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010744:	d102      	bne.n	801074c <tud_task_ext+0x40>
 8010746:	f04f 33ff 	mov.w	r3, #4294967295
 801074a:	e014      	b.n	8010776 <tud_task_ext+0x6a>
  if (msec == 0) return 0;
 801074c:	6a3b      	ldr	r3, [r7, #32]
 801074e:	2b00      	cmp	r3, #0
 8010750:	d101      	bne.n	8010756 <tud_task_ext+0x4a>
 8010752:	2300      	movs	r3, #0
 8010754:	e00f      	b.n	8010776 <tud_task_ext+0x6a>
  uint32_t ticks = pdMS_TO_TICKS(msec);
 8010756:	6a3b      	ldr	r3, [r7, #32]
 8010758:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801075c:	fb02 f303 	mul.w	r3, r2, r3
 8010760:	4aa0      	ldr	r2, [pc, #640]	@ (80109e4 <tud_task_ext+0x2d8>)
 8010762:	fba2 2303 	umull	r2, r3, r2, r3
 8010766:	099b      	lsrs	r3, r3, #6
 8010768:	61fb      	str	r3, [r7, #28]
  if (ticks == 0) ticks =1 ;
 801076a:	69fb      	ldr	r3, [r7, #28]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d101      	bne.n	8010774 <tud_task_ext+0x68>
 8010770:	2301      	movs	r3, #1
 8010772:	61fb      	str	r3, [r7, #28]
  return ticks;
 8010774:	69fb      	ldr	r3, [r7, #28]
#endif
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec)
{
  return xQueueReceive(qhdl, data, _osal_ms2tick(msec));
 8010776:	461a      	mov	r2, r3
 8010778:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801077a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801077c:	f7fb fd4c 	bl	800c218 <xQueueReceive>
 8010780:	4603      	mov	r3, r0
 8010782:	2b00      	cmp	r3, #0
 8010784:	bf14      	ite	ne
 8010786:	2301      	movne	r3, #1
 8010788:	2300      	moveq	r3, #0
 801078a:	b2db      	uxtb	r3, r3
 801078c:	f083 0301 	eor.w	r3, r3, #1
 8010790:	b2db      	uxtb	r3, r3
 8010792:	2b00      	cmp	r3, #0
 8010794:	f040 811b 	bne.w	80109ce <tud_task_ext+0x2c2>
#if CFG_TUSB_DEBUG >= 2
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG(USBD_DBG, "\r\n"); // extra line for setup
    TU_LOG(USBD_DBG, "USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch ( event.event_id )
 8010798:	7a7b      	ldrb	r3, [r7, #9]
 801079a:	3b01      	subs	r3, #1
 801079c:	2b07      	cmp	r3, #7
 801079e:	f200 80f0 	bhi.w	8010982 <tud_task_ext+0x276>
 80107a2:	a201      	add	r2, pc, #4	@ (adr r2, 80107a8 <tud_task_ext+0x9c>)
 80107a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107a8:	080107c9 	.word	0x080107c9
 80107ac:	080107d9 	.word	0x080107d9
 80107b0:	08010983 	.word	0x08010983
 80107b4:	08010929 	.word	0x08010929
 80107b8:	08010959 	.word	0x08010959
 80107bc:	080107ef 	.word	0x080107ef
 80107c0:	0801085d 	.word	0x0801085d
 80107c4:	08010973 	.word	0x08010973
    {
      case DCD_EVENT_BUS_RESET:
        TU_LOG(USBD_DBG, ": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 80107c8:	7a3b      	ldrb	r3, [r7, #8]
 80107ca:	4618      	mov	r0, r3
 80107cc:	f7ff ff8e 	bl	80106ec <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 80107d0:	7b3a      	ldrb	r2, [r7, #12]
 80107d2:	4b85      	ldr	r3, [pc, #532]	@ (80109e8 <tud_task_ext+0x2dc>)
 80107d4:	709a      	strb	r2, [r3, #2]
      break;
 80107d6:	e0e9      	b.n	80109ac <tud_task_ext+0x2a0>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG(USBD_DBG, "\r\n");
        usbd_reset(event.rhport);
 80107d8:	7a3b      	ldrb	r3, [r7, #8]
 80107da:	4618      	mov	r0, r3
 80107dc:	f7ff ff86 	bl	80106ec <usbd_reset>

        // invoke callback
        if (tud_umount_cb) tud_umount_cb();
 80107e0:	4b82      	ldr	r3, [pc, #520]	@ (80109ec <tud_task_ext+0x2e0>)
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	f000 80d7 	beq.w	8010996 <tud_task_ext+0x28a>
 80107e8:	f7f2 f862 	bl	80028b0 <tud_umount_cb>
      break;
 80107ec:	e0d3      	b.n	8010996 <tud_task_ext+0x28a>
        TU_LOG_PTR(USBD_DBG, &event.setup_received);
        TU_LOG(USBD_DBG, "\r\n");

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 80107ee:	4a7e      	ldr	r2, [pc, #504]	@ (80109e8 <tud_task_ext+0x2dc>)
 80107f0:	7813      	ldrb	r3, [r2, #0]
 80107f2:	f043 0301 	orr.w	r3, r3, #1
 80107f6:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = false;
 80107f8:	4a7b      	ldr	r2, [pc, #492]	@ (80109e8 <tud_task_ext+0x2dc>)
 80107fa:	7fd3      	ldrb	r3, [r2, #31]
 80107fc:	f36f 0300 	bfc	r3, #0, #1
 8010800:	77d3      	strb	r3, [r2, #31]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 8010802:	4a79      	ldr	r2, [pc, #484]	@ (80109e8 <tud_task_ext+0x2dc>)
 8010804:	7fd3      	ldrb	r3, [r2, #31]
 8010806:	f36f 0382 	bfc	r3, #2, #1
 801080a:	77d3      	strb	r3, [r2, #31]
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].busy = false;
 801080c:	4a76      	ldr	r2, [pc, #472]	@ (80109e8 <tud_task_ext+0x2dc>)
 801080e:	f892 3020 	ldrb.w	r3, [r2, #32]
 8010812:	f36f 0300 	bfc	r3, #0, #1
 8010816:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].claimed = 0;
 801081a:	4a73      	ldr	r2, [pc, #460]	@ (80109e8 <tud_task_ext+0x2dc>)
 801081c:	f892 3020 	ldrb.w	r3, [r2, #32]
 8010820:	f36f 0382 	bfc	r3, #2, #1
 8010824:	f882 3020 	strb.w	r3, [r2, #32]

        // Process control request
        if ( !process_control_request(event.rhport, &event.setup_received) )
 8010828:	7a3a      	ldrb	r2, [r7, #8]
 801082a:	f107 0308 	add.w	r3, r7, #8
 801082e:	3304      	adds	r3, #4
 8010830:	4619      	mov	r1, r3
 8010832:	4610      	mov	r0, r2
 8010834:	f000 f8fe 	bl	8010a34 <process_control_request>
 8010838:	4603      	mov	r3, r0
 801083a:	f083 0301 	eor.w	r3, r3, #1
 801083e:	b2db      	uxtb	r3, r3
 8010840:	2b00      	cmp	r3, #0
 8010842:	f000 80aa 	beq.w	801099a <tud_task_ext+0x28e>
        {
          TU_LOG(USBD_DBG, "  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 8010846:	7a3b      	ldrb	r3, [r7, #8]
 8010848:	2100      	movs	r1, #0
 801084a:	4618      	mov	r0, r3
 801084c:	f002 fb58 	bl	8012f00 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 8010850:	7a3b      	ldrb	r3, [r7, #8]
 8010852:	2180      	movs	r1, #128	@ 0x80
 8010854:	4618      	mov	r0, r3
 8010856:	f002 fb53 	bl	8012f00 <dcd_edpt_stall>
        }
      break;
 801085a:	e09e      	b.n	801099a <tud_task_ext+0x28e>

      case DCD_EVENT_XFER_COMPLETE:
      {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 801085c:	7b3b      	ldrb	r3, [r7, #12]
 801085e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010862:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010866:	76bb      	strb	r3, [r7, #26]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8010868:	7ebb      	ldrb	r3, [r7, #26]
 801086a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801086e:	b2db      	uxtb	r3, r3
        uint8_t const epnum   = tu_edpt_number(ep_addr);
 8010870:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8010874:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010878:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801087a:	7efb      	ldrb	r3, [r7, #27]
 801087c:	09db      	lsrs	r3, r3, #7
 801087e:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 8010880:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

        TU_LOG(USBD_DBG, "on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = false;
 8010884:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8010888:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 801088c:	4956      	ldr	r1, [pc, #344]	@ (80109e8 <tud_task_ext+0x2dc>)
 801088e:	0052      	lsls	r2, r2, #1
 8010890:	440a      	add	r2, r1
 8010892:	4413      	add	r3, r2
 8010894:	f103 0218 	add.w	r2, r3, #24
 8010898:	79d3      	ldrb	r3, [r2, #7]
 801089a:	f36f 0300 	bfc	r3, #0, #1
 801089e:	71d3      	strb	r3, [r2, #7]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 80108a0:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80108a4:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80108a8:	494f      	ldr	r1, [pc, #316]	@ (80109e8 <tud_task_ext+0x2dc>)
 80108aa:	0052      	lsls	r2, r2, #1
 80108ac:	440a      	add	r2, r1
 80108ae:	4413      	add	r3, r2
 80108b0:	f103 0218 	add.w	r2, r3, #24
 80108b4:	79d3      	ldrb	r3, [r2, #7]
 80108b6:	f36f 0382 	bfc	r3, #2, #1
 80108ba:	71d3      	strb	r3, [r2, #7]

        if ( 0 == epnum )
 80108bc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d107      	bne.n	80108d4 <tud_task_ext+0x1c8>
        {
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t)event.xfer_complete.result, event.xfer_complete.len);
 80108c4:	7a38      	ldrb	r0, [r7, #8]
 80108c6:	7b7a      	ldrb	r2, [r7, #13]
 80108c8:	693b      	ldr	r3, [r7, #16]
 80108ca:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80108ce:	f001 faa5 	bl	8011e1c <usbd_control_xfer_cb>

          TU_LOG(USBD_DBG, "  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t)event.xfer_complete.result, event.xfer_complete.len);
        }
      }
      break;
 80108d2:	e06b      	b.n	80109ac <tud_task_ext+0x2a0>
          usbd_class_driver_t const * driver = get_driver( _usbd_dev.ep2drv[epnum][ep_dir] );
 80108d4:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80108d8:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80108dc:	4942      	ldr	r1, [pc, #264]	@ (80109e8 <tud_task_ext+0x2dc>)
 80108de:	0052      	lsls	r2, r2, #1
 80108e0:	440a      	add	r2, r1
 80108e2:	4413      	add	r3, r2
 80108e4:	3313      	adds	r3, #19
 80108e6:	781b      	ldrb	r3, [r3, #0]
 80108e8:	4618      	mov	r0, r3
 80108ea:	f7ff fd8d 	bl	8010408 <get_driver>
 80108ee:	63b8      	str	r0, [r7, #56]	@ 0x38
          TU_ASSERT(driver, );
 80108f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d10f      	bne.n	8010916 <tud_task_ext+0x20a>
 80108f6:	f240 2229 	movw	r2, #553	@ 0x229
 80108fa:	493d      	ldr	r1, [pc, #244]	@ (80109f0 <tud_task_ext+0x2e4>)
 80108fc:	483d      	ldr	r0, [pc, #244]	@ (80109f4 <tud_task_ext+0x2e8>)
 80108fe:	f003 ff0d 	bl	801471c <iprintf>
 8010902:	4b3d      	ldr	r3, [pc, #244]	@ (80109f8 <tud_task_ext+0x2ec>)
 8010904:	637b      	str	r3, [r7, #52]	@ 0x34
 8010906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	f003 0301 	and.w	r3, r3, #1
 801090e:	2b00      	cmp	r3, #0
 8010910:	d05f      	beq.n	80109d2 <tud_task_ext+0x2c6>
 8010912:	be00      	bkpt	0x0000
 8010914:	e05d      	b.n	80109d2 <tud_task_ext+0x2c6>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t)event.xfer_complete.result, event.xfer_complete.len);
 8010916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010918:	691c      	ldr	r4, [r3, #16]
 801091a:	7a38      	ldrb	r0, [r7, #8]
 801091c:	7b7a      	ldrb	r2, [r7, #13]
 801091e:	693b      	ldr	r3, [r7, #16]
 8010920:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8010924:	47a0      	blx	r4
      break;
 8010926:	e041      	b.n	80109ac <tud_task_ext+0x2a0>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if ( _usbd_dev.connected )
 8010928:	4b2f      	ldr	r3, [pc, #188]	@ (80109e8 <tud_task_ext+0x2dc>)
 801092a:	781b      	ldrb	r3, [r3, #0]
 801092c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010930:	b2db      	uxtb	r3, r3
 8010932:	2b00      	cmp	r3, #0
 8010934:	d033      	beq.n	801099e <tud_task_ext+0x292>
        {
          TU_LOG(USBD_DBG, ": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 8010936:	4b31      	ldr	r3, [pc, #196]	@ (80109fc <tud_task_ext+0x2f0>)
 8010938:	2b00      	cmp	r3, #0
 801093a:	d030      	beq.n	801099e <tud_task_ext+0x292>
 801093c:	4b2a      	ldr	r3, [pc, #168]	@ (80109e8 <tud_task_ext+0x2dc>)
 801093e:	781b      	ldrb	r3, [r3, #0]
 8010940:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8010944:	b2db      	uxtb	r3, r3
 8010946:	2b00      	cmp	r3, #0
 8010948:	bf14      	ite	ne
 801094a:	2301      	movne	r3, #1
 801094c:	2300      	moveq	r3, #0
 801094e:	b2db      	uxtb	r3, r3
 8010950:	4618      	mov	r0, r3
 8010952:	f7f1 ffbb 	bl	80028cc <tud_suspend_cb>
        }else
        {
          TU_LOG(USBD_DBG, " Skipped\r\n");
        }
      break;
 8010956:	e022      	b.n	801099e <tud_task_ext+0x292>

      case DCD_EVENT_RESUME:
        if ( _usbd_dev.connected )
 8010958:	4b23      	ldr	r3, [pc, #140]	@ (80109e8 <tud_task_ext+0x2dc>)
 801095a:	781b      	ldrb	r3, [r3, #0]
 801095c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010960:	b2db      	uxtb	r3, r3
 8010962:	2b00      	cmp	r3, #0
 8010964:	d01d      	beq.n	80109a2 <tud_task_ext+0x296>
        {
          TU_LOG(USBD_DBG, "\r\n");
          if (tud_resume_cb) tud_resume_cb();
 8010966:	4b26      	ldr	r3, [pc, #152]	@ (8010a00 <tud_task_ext+0x2f4>)
 8010968:	2b00      	cmp	r3, #0
 801096a:	d01a      	beq.n	80109a2 <tud_task_ext+0x296>
 801096c:	f7f1 ffba 	bl	80028e4 <tud_resume_cb>
        }else
        {
          TU_LOG(USBD_DBG, " Skipped\r\n");
        }
      break;
 8010970:	e017      	b.n	80109a2 <tud_task_ext+0x296>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG(USBD_DBG, "\r\n");
        if ( event.func_call.func ) event.func_call.func(event.func_call.param);
 8010972:	68fb      	ldr	r3, [r7, #12]
 8010974:	2b00      	cmp	r3, #0
 8010976:	d016      	beq.n	80109a6 <tud_task_ext+0x29a>
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	693a      	ldr	r2, [r7, #16]
 801097c:	4610      	mov	r0, r2
 801097e:	4798      	blx	r3
      break;
 8010980:	e011      	b.n	80109a6 <tud_task_ext+0x29a>

      case DCD_EVENT_SOF:
      default:
        TU_BREAKPOINT();
 8010982:	4b1d      	ldr	r3, [pc, #116]	@ (80109f8 <tud_task_ext+0x2ec>)
 8010984:	633b      	str	r3, [r7, #48]	@ 0x30
 8010986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	f003 0301 	and.w	r3, r3, #1
 801098e:	2b00      	cmp	r3, #0
 8010990:	d00b      	beq.n	80109aa <tud_task_ext+0x29e>
 8010992:	be00      	bkpt	0x0000
      break;
 8010994:	e009      	b.n	80109aa <tud_task_ext+0x29e>
      break;
 8010996:	bf00      	nop
 8010998:	e008      	b.n	80109ac <tud_task_ext+0x2a0>
      break;
 801099a:	bf00      	nop
 801099c:	e006      	b.n	80109ac <tud_task_ext+0x2a0>
      break;
 801099e:	bf00      	nop
 80109a0:	e004      	b.n	80109ac <tud_task_ext+0x2a0>
      break;
 80109a2:	bf00      	nop
 80109a4:	e002      	b.n	80109ac <tud_task_ext+0x2a0>
      break;
 80109a6:	bf00      	nop
 80109a8:	e000      	b.n	80109ac <tud_task_ext+0x2a0>
      break;
 80109aa:	bf00      	nop
    }

#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) return;
 80109ac:	4b0c      	ldr	r3, [pc, #48]	@ (80109e0 <tud_task_ext+0x2d4>)
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	617b      	str	r3, [r7, #20]
  }
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_empty(osal_queue_t qhdl)
{
  return uxQueueMessagesWaiting(qhdl) == 0;
 80109b2:	6978      	ldr	r0, [r7, #20]
 80109b4:	f7fb fe22 	bl	800c5fc <uxQueueMessagesWaiting>
 80109b8:	4603      	mov	r3, r0
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	bf0c      	ite	eq
 80109be:	2301      	moveq	r3, #1
 80109c0:	2300      	movne	r3, #0
 80109c2:	b2db      	uxtb	r3, r3
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d106      	bne.n	80109d6 <tud_task_ext+0x2ca>
  {
 80109c8:	e6af      	b.n	801072a <tud_task_ext+0x1e>
  if ( !tud_inited() ) return;
 80109ca:	bf00      	nop
 80109cc:	e004      	b.n	80109d8 <tud_task_ext+0x2cc>
    if ( !osal_queue_receive(_usbd_q, &event, timeout_ms) ) return;
 80109ce:	bf00      	nop
 80109d0:	e002      	b.n	80109d8 <tud_task_ext+0x2cc>
          TU_ASSERT(driver, );
 80109d2:	bf00      	nop
 80109d4:	e000      	b.n	80109d8 <tud_task_ext+0x2cc>
    if (osal_queue_empty(_usbd_q)) return;
 80109d6:	bf00      	nop
#endif
  }
}
 80109d8:	3744      	adds	r7, #68	@ 0x44
 80109da:	46bd      	mov	sp, r7
 80109dc:	bd90      	pop	{r4, r7, pc}
 80109de:	bf00      	nop
 80109e0:	2000bda8 	.word	0x2000bda8
 80109e4:	10624dd3 	.word	0x10624dd3
 80109e8:	2000bcb4 	.word	0x2000bcb4
 80109ec:	080028b1 	.word	0x080028b1
 80109f0:	08039c98 	.word	0x08039c98
 80109f4:	08016e8c 	.word	0x08016e8c
 80109f8:	e000edf0 	.word	0xe000edf0
 80109fc:	080028cd 	.word	0x080028cd
 8010a00:	080028e5 	.word	0x080028e5

08010a04 <invoke_class_control>:
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request)
{
 8010a04:	b580      	push	{r7, lr}
 8010a06:	b084      	sub	sp, #16
 8010a08:	af00      	add	r7, sp, #0
 8010a0a:	4603      	mov	r3, r0
 8010a0c:	60b9      	str	r1, [r7, #8]
 8010a0e:	607a      	str	r2, [r7, #4]
 8010a10:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 8010a12:	68bb      	ldr	r3, [r7, #8]
 8010a14:	68db      	ldr	r3, [r3, #12]
 8010a16:	4618      	mov	r0, r3
 8010a18:	f001 f9d6 	bl	8011dc8 <usbd_control_set_complete_callback>
  TU_LOG(USBD_DBG, "  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8010a1c:	68bb      	ldr	r3, [r7, #8]
 8010a1e:	68db      	ldr	r3, [r3, #12]
 8010a20:	7bf8      	ldrb	r0, [r7, #15]
 8010a22:	687a      	ldr	r2, [r7, #4]
 8010a24:	2101      	movs	r1, #1
 8010a26:	4798      	blx	r3
 8010a28:	4603      	mov	r3, r0
}
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	3710      	adds	r7, #16
 8010a2e:	46bd      	mov	sp, r7
 8010a30:	bd80      	pop	{r7, pc}
	...

08010a34 <process_control_request>:

// This handles the actual request and its response.
// return false will cause its caller to stall control endpoint
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8010a34:	b580      	push	{r7, lr}
 8010a36:	b094      	sub	sp, #80	@ 0x50
 8010a38:	af00      	add	r7, sp, #0
 8010a3a:	4603      	mov	r3, r0
 8010a3c:	6039      	str	r1, [r7, #0]
 8010a3e:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 8010a40:	2000      	movs	r0, #0
 8010a42:	f001 f9c1 	bl	8011dc8 <usbd_control_set_complete_callback>

  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 8010a46:	683b      	ldr	r3, [r7, #0]
 8010a48:	781b      	ldrb	r3, [r3, #0]
 8010a4a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010a4e:	b2db      	uxtb	r3, r3
 8010a50:	2b60      	cmp	r3, #96	@ 0x60
 8010a52:	d110      	bne.n	8010a76 <process_control_request+0x42>
 8010a54:	f240 226e 	movw	r2, #622	@ 0x26e
 8010a58:	49a7      	ldr	r1, [pc, #668]	@ (8010cf8 <process_control_request+0x2c4>)
 8010a5a:	48a8      	ldr	r0, [pc, #672]	@ (8010cfc <process_control_request+0x2c8>)
 8010a5c:	f003 fe5e 	bl	801471c <iprintf>
 8010a60:	4ba7      	ldr	r3, [pc, #668]	@ (8010d00 <process_control_request+0x2cc>)
 8010a62:	61bb      	str	r3, [r7, #24]
 8010a64:	69bb      	ldr	r3, [r7, #24]
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	f003 0301 	and.w	r3, r3, #1
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d000      	beq.n	8010a72 <process_control_request+0x3e>
 8010a70:	be00      	bkpt	0x0000
 8010a72:	2300      	movs	r3, #0
 8010a74:	e255      	b.n	8010f22 <process_control_request+0x4ee>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR )
 8010a76:	683b      	ldr	r3, [r7, #0]
 8010a78:	781b      	ldrb	r3, [r3, #0]
 8010a7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010a7e:	b2db      	uxtb	r3, r3
 8010a80:	2b40      	cmp	r3, #64	@ 0x40
 8010a82:	d10f      	bne.n	8010aa4 <process_control_request+0x70>
  {
    TU_VERIFY(tud_vendor_control_xfer_cb);
 8010a84:	4b9f      	ldr	r3, [pc, #636]	@ (8010d04 <process_control_request+0x2d0>)
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d101      	bne.n	8010a8e <process_control_request+0x5a>
 8010a8a:	2300      	movs	r3, #0
 8010a8c:	e249      	b.n	8010f22 <process_control_request+0x4ee>

    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 8010a8e:	489d      	ldr	r0, [pc, #628]	@ (8010d04 <process_control_request+0x2d0>)
 8010a90:	f001 f99a 	bl	8011dc8 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 8010a94:	79fb      	ldrb	r3, [r7, #7]
 8010a96:	683a      	ldr	r2, [r7, #0]
 8010a98:	2101      	movs	r1, #1
 8010a9a:	4618      	mov	r0, r3
 8010a9c:	f3af 8000 	nop.w
 8010aa0:	4603      	mov	r3, r0
 8010aa2:	e23e      	b.n	8010f22 <process_control_request+0x4ee>
    TU_LOG(USBD_DBG, "  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG(USBD_DBG, "\r\n");
  }
#endif

  switch ( p_request->bmRequestType_bit.recipient )
 8010aa4:	683b      	ldr	r3, [r7, #0]
 8010aa6:	781b      	ldrb	r3, [r3, #0]
 8010aa8:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8010aac:	b2db      	uxtb	r3, r3
 8010aae:	2b02      	cmp	r3, #2
 8010ab0:	f000 817f 	beq.w	8010db2 <process_control_request+0x37e>
 8010ab4:	2b02      	cmp	r3, #2
 8010ab6:	f300 8227 	bgt.w	8010f08 <process_control_request+0x4d4>
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d003      	beq.n	8010ac6 <process_control_request+0x92>
 8010abe:	2b01      	cmp	r3, #1
 8010ac0:	f000 8126 	beq.w	8010d10 <process_control_request+0x2dc>
 8010ac4:	e220      	b.n	8010f08 <process_control_request+0x4d4>
  {
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type )
 8010ac6:	683b      	ldr	r3, [r7, #0]
 8010ac8:	781b      	ldrb	r3, [r3, #0]
 8010aca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010ace:	b2db      	uxtb	r3, r3
 8010ad0:	2b20      	cmp	r3, #32
 8010ad2:	d123      	bne.n	8010b1c <process_control_request+0xe8>
      {
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 8010ad4:	683b      	ldr	r3, [r7, #0]
 8010ad6:	889b      	ldrh	r3, [r3, #4]
 8010ad8:	b29b      	uxth	r3, r3
 8010ada:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8010adc:	8afb      	ldrh	r3, [r7, #22]
 8010ade:	b2db      	uxtb	r3, r3
 8010ae0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8010ae4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010ae8:	2b0f      	cmp	r3, #15
 8010aea:	d901      	bls.n	8010af0 <process_control_request+0xbc>
 8010aec:	2300      	movs	r3, #0
 8010aee:	e218      	b.n	8010f22 <process_control_request+0x4ee>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8010af0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010af4:	4a84      	ldr	r2, [pc, #528]	@ (8010d08 <process_control_request+0x2d4>)
 8010af6:	4413      	add	r3, r2
 8010af8:	78db      	ldrb	r3, [r3, #3]
 8010afa:	4618      	mov	r0, r3
 8010afc:	f7ff fc84 	bl	8010408 <get_driver>
 8010b00:	6238      	str	r0, [r7, #32]
        TU_VERIFY(driver);
 8010b02:	6a3b      	ldr	r3, [r7, #32]
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d101      	bne.n	8010b0c <process_control_request+0xd8>
 8010b08:	2300      	movs	r3, #0
 8010b0a:	e20a      	b.n	8010f22 <process_control_request+0x4ee>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 8010b0c:	79fb      	ldrb	r3, [r7, #7]
 8010b0e:	683a      	ldr	r2, [r7, #0]
 8010b10:	6a39      	ldr	r1, [r7, #32]
 8010b12:	4618      	mov	r0, r3
 8010b14:	f7ff ff76 	bl	8010a04 <invoke_class_control>
 8010b18:	4603      	mov	r3, r0
 8010b1a:	e202      	b.n	8010f22 <process_control_request+0x4ee>
      }

      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 8010b1c:	683b      	ldr	r3, [r7, #0]
 8010b1e:	781b      	ldrb	r3, [r3, #0]
 8010b20:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010b24:	b2db      	uxtb	r3, r3
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d00a      	beq.n	8010b40 <process_control_request+0x10c>
      {
        // Non standard request is not supported
        TU_BREAKPOINT();
 8010b2a:	4b75      	ldr	r3, [pc, #468]	@ (8010d00 <process_control_request+0x2cc>)
 8010b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	f003 0301 	and.w	r3, r3, #1
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d000      	beq.n	8010b3c <process_control_request+0x108>
 8010b3a:	be00      	bkpt	0x0000
        return false;
 8010b3c:	2300      	movs	r3, #0
 8010b3e:	e1f0      	b.n	8010f22 <process_control_request+0x4ee>
      }

      switch ( p_request->bRequest )
 8010b40:	683b      	ldr	r3, [r7, #0]
 8010b42:	785b      	ldrb	r3, [r3, #1]
 8010b44:	2b09      	cmp	r3, #9
 8010b46:	f200 80cc 	bhi.w	8010ce2 <process_control_request+0x2ae>
 8010b4a:	a201      	add	r2, pc, #4	@ (adr r2, 8010b50 <process_control_request+0x11c>)
 8010b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b50:	08010cb1 	.word	0x08010cb1
 8010b54:	08010c8d 	.word	0x08010c8d
 8010b58:	08010ce3 	.word	0x08010ce3
 8010b5c:	08010c69 	.word	0x08010c69
 8010b60:	08010ce3 	.word	0x08010ce3
 8010b64:	08010b79 	.word	0x08010b79
 8010b68:	08010c4f 	.word	0x08010c4f
 8010b6c:	08010ce3 	.word	0x08010ce3
 8010b70:	08010b9d 	.word	0x08010b9d
 8010b74:	08010bb5 	.word	0x08010bb5
      {
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 8010b78:	6838      	ldr	r0, [r7, #0]
 8010b7a:	f001 f935 	bl	8011de8 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 8010b7e:	683b      	ldr	r3, [r7, #0]
 8010b80:	885b      	ldrh	r3, [r3, #2]
 8010b82:	b29b      	uxth	r3, r3
 8010b84:	b2da      	uxtb	r2, r3
 8010b86:	79fb      	ldrb	r3, [r7, #7]
 8010b88:	4611      	mov	r1, r2
 8010b8a:	4618      	mov	r0, r3
 8010b8c:	f001 fe5a 	bl	8012844 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 8010b90:	4a5d      	ldr	r2, [pc, #372]	@ (8010d08 <process_control_request+0x2d4>)
 8010b92:	7813      	ldrb	r3, [r2, #0]
 8010b94:	f043 0302 	orr.w	r3, r3, #2
 8010b98:	7013      	strb	r3, [r2, #0]
        break;
 8010b9a:	e0b8      	b.n	8010d0e <process_control_request+0x2da>

        case TUSB_REQ_GET_CONFIGURATION:
        {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 8010b9c:	4b5a      	ldr	r3, [pc, #360]	@ (8010d08 <process_control_request+0x2d4>)
 8010b9e:	785b      	ldrb	r3, [r3, #1]
 8010ba0:	b2db      	uxtb	r3, r3
 8010ba2:	73fb      	strb	r3, [r7, #15]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 8010ba4:	f107 020f 	add.w	r2, r7, #15
 8010ba8:	79f8      	ldrb	r0, [r7, #7]
 8010baa:	2301      	movs	r3, #1
 8010bac:	6839      	ldr	r1, [r7, #0]
 8010bae:	f001 f87d 	bl	8011cac <tud_control_xfer>
        }
        break;
 8010bb2:	e0ac      	b.n	8010d0e <process_control_request+0x2da>

        case TUSB_REQ_SET_CONFIGURATION:
        {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8010bb4:	683b      	ldr	r3, [r7, #0]
 8010bb6:	885b      	ldrh	r3, [r3, #2]
 8010bb8:	b29b      	uxth	r3, r3
 8010bba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num)
 8010bbe:	4b52      	ldr	r3, [pc, #328]	@ (8010d08 <process_control_request+0x2d4>)
 8010bc0:	785b      	ldrb	r3, [r3, #1]
 8010bc2:	b2db      	uxtb	r3, r3
 8010bc4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8010bc8:	429a      	cmp	r2, r3
 8010bca:	d036      	beq.n	8010c3a <process_control_request+0x206>
          {
            if ( _usbd_dev.cfg_num )
 8010bcc:	4b4e      	ldr	r3, [pc, #312]	@ (8010d08 <process_control_request+0x2d4>)
 8010bce:	785b      	ldrb	r3, [r3, #1]
 8010bd0:	b2db      	uxtb	r3, r3
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d00f      	beq.n	8010bf6 <process_control_request+0x1c2>
            {
              // already configured: need to clear all endpoints and driver first
              TU_LOG(USBD_DBG, "  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              // close all non-control endpoints, cancel all pending transfers if any
              dcd_edpt_close_all(rhport);
 8010bd6:	79fb      	ldrb	r3, [r7, #7]
 8010bd8:	4618      	mov	r0, r3
 8010bda:	f001 fff1 	bl	8012bc0 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              uint8_t const speed = _usbd_dev.speed;
 8010bde:	4b4a      	ldr	r3, [pc, #296]	@ (8010d08 <process_control_request+0x2d4>)
 8010be0:	789b      	ldrb	r3, [r3, #2]
 8010be2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
              configuration_reset(rhport);
 8010be6:	79fb      	ldrb	r3, [r7, #7]
 8010be8:	4618      	mov	r0, r3
 8010bea:	f7ff fd2f 	bl	801064c <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 8010bee:	4a46      	ldr	r2, [pc, #280]	@ (8010d08 <process_control_request+0x2d4>)
 8010bf0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010bf4:	7093      	strb	r3, [r2, #2]
            }

            // switch to new configuration if not zero
            if ( cfg_num ) TU_ASSERT( process_set_config(rhport, cfg_num) );
 8010bf6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d01d      	beq.n	8010c3a <process_control_request+0x206>
 8010bfe:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8010c02:	79fb      	ldrb	r3, [r7, #7]
 8010c04:	4611      	mov	r1, r2
 8010c06:	4618      	mov	r0, r3
 8010c08:	f000 f998 	bl	8010f3c <process_set_config>
 8010c0c:	4603      	mov	r3, r0
 8010c0e:	f083 0301 	eor.w	r3, r3, #1
 8010c12:	b2db      	uxtb	r3, r3
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	d010      	beq.n	8010c3a <process_control_request+0x206>
 8010c18:	f240 22c2 	movw	r2, #706	@ 0x2c2
 8010c1c:	4936      	ldr	r1, [pc, #216]	@ (8010cf8 <process_control_request+0x2c4>)
 8010c1e:	4837      	ldr	r0, [pc, #220]	@ (8010cfc <process_control_request+0x2c8>)
 8010c20:	f003 fd7c 	bl	801471c <iprintf>
 8010c24:	4b36      	ldr	r3, [pc, #216]	@ (8010d00 <process_control_request+0x2cc>)
 8010c26:	633b      	str	r3, [r7, #48]	@ 0x30
 8010c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	f003 0301 	and.w	r3, r3, #1
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d000      	beq.n	8010c36 <process_control_request+0x202>
 8010c34:	be00      	bkpt	0x0000
 8010c36:	2300      	movs	r3, #0
 8010c38:	e173      	b.n	8010f22 <process_control_request+0x4ee>
          }

          _usbd_dev.cfg_num = cfg_num;
 8010c3a:	4a33      	ldr	r2, [pc, #204]	@ (8010d08 <process_control_request+0x2d4>)
 8010c3c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010c40:	7053      	strb	r3, [r2, #1]
          tud_control_status(rhport, p_request);
 8010c42:	79fb      	ldrb	r3, [r7, #7]
 8010c44:	6839      	ldr	r1, [r7, #0]
 8010c46:	4618      	mov	r0, r3
 8010c48:	f000 ffbe 	bl	8011bc8 <tud_control_status>
        }
        break;
 8010c4c:	e05f      	b.n	8010d0e <process_control_request+0x2da>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY( process_get_descriptor(rhport, p_request) );
 8010c4e:	79fb      	ldrb	r3, [r7, #7]
 8010c50:	6839      	ldr	r1, [r7, #0]
 8010c52:	4618      	mov	r0, r3
 8010c54:	f000 fab0 	bl	80111b8 <process_get_descriptor>
 8010c58:	4603      	mov	r3, r0
 8010c5a:	f083 0301 	eor.w	r3, r3, #1
 8010c5e:	b2db      	uxtb	r3, r3
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d053      	beq.n	8010d0c <process_control_request+0x2d8>
 8010c64:	2300      	movs	r3, #0
 8010c66:	e15c      	b.n	8010f22 <process_control_request+0x4ee>
        break;

        case TUSB_REQ_SET_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 8010c68:	683b      	ldr	r3, [r7, #0]
 8010c6a:	885b      	ldrh	r3, [r3, #2]
 8010c6c:	b29b      	uxth	r3, r3
 8010c6e:	2b01      	cmp	r3, #1
 8010c70:	d001      	beq.n	8010c76 <process_control_request+0x242>
 8010c72:	2300      	movs	r3, #0
 8010c74:	e155      	b.n	8010f22 <process_control_request+0x4ee>

          TU_LOG(USBD_DBG, "    Enable Remote Wakeup\r\n");

          // Host may enable remote wake up before suspending especially HID device
          _usbd_dev.remote_wakeup_en = true;
 8010c76:	4a24      	ldr	r2, [pc, #144]	@ (8010d08 <process_control_request+0x2d4>)
 8010c78:	7813      	ldrb	r3, [r2, #0]
 8010c7a:	f043 0308 	orr.w	r3, r3, #8
 8010c7e:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 8010c80:	79fb      	ldrb	r3, [r7, #7]
 8010c82:	6839      	ldr	r1, [r7, #0]
 8010c84:	4618      	mov	r0, r3
 8010c86:	f000 ff9f 	bl	8011bc8 <tud_control_status>
        break;
 8010c8a:	e040      	b.n	8010d0e <process_control_request+0x2da>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 8010c8c:	683b      	ldr	r3, [r7, #0]
 8010c8e:	885b      	ldrh	r3, [r3, #2]
 8010c90:	b29b      	uxth	r3, r3
 8010c92:	2b01      	cmp	r3, #1
 8010c94:	d001      	beq.n	8010c9a <process_control_request+0x266>
 8010c96:	2300      	movs	r3, #0
 8010c98:	e143      	b.n	8010f22 <process_control_request+0x4ee>

          TU_LOG(USBD_DBG, "    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 8010c9a:	4a1b      	ldr	r2, [pc, #108]	@ (8010d08 <process_control_request+0x2d4>)
 8010c9c:	7813      	ldrb	r3, [r2, #0]
 8010c9e:	f36f 03c3 	bfc	r3, #3, #1
 8010ca2:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 8010ca4:	79fb      	ldrb	r3, [r7, #7]
 8010ca6:	6839      	ldr	r1, [r7, #0]
 8010ca8:	4618      	mov	r0, r3
 8010caa:	f000 ff8d 	bl	8011bc8 <tud_control_status>
        break;
 8010cae:	e02e      	b.n	8010d0e <process_control_request+0x2da>
        case TUSB_REQ_GET_STATUS:
        {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 8010cb0:	4b15      	ldr	r3, [pc, #84]	@ (8010d08 <process_control_request+0x2d4>)
 8010cb2:	781b      	ldrb	r3, [r3, #0]
 8010cb4:	095b      	lsrs	r3, r3, #5
 8010cb6:	b2db      	uxtb	r3, r3
 8010cb8:	f003 0301 	and.w	r3, r3, #1
 8010cbc:	b29a      	uxth	r2, r3
 8010cbe:	4b12      	ldr	r3, [pc, #72]	@ (8010d08 <process_control_request+0x2d4>)
 8010cc0:	781b      	ldrb	r3, [r3, #0]
 8010cc2:	089b      	lsrs	r3, r3, #2
 8010cc4:	b2db      	uxtb	r3, r3
 8010cc6:	f003 0302 	and.w	r3, r3, #2
 8010cca:	b29b      	uxth	r3, r3
 8010ccc:	4313      	orrs	r3, r2
 8010cce:	b29b      	uxth	r3, r3
 8010cd0:	81bb      	strh	r3, [r7, #12]
          tud_control_xfer(rhport, p_request, &status, 2);
 8010cd2:	f107 020c 	add.w	r2, r7, #12
 8010cd6:	79f8      	ldrb	r0, [r7, #7]
 8010cd8:	2302      	movs	r3, #2
 8010cda:	6839      	ldr	r1, [r7, #0]
 8010cdc:	f000 ffe6 	bl	8011cac <tud_control_xfer>
        }
        break;
 8010ce0:	e015      	b.n	8010d0e <process_control_request+0x2da>

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 8010ce2:	4b07      	ldr	r3, [pc, #28]	@ (8010d00 <process_control_request+0x2cc>)
 8010ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	f003 0301 	and.w	r3, r3, #1
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d000      	beq.n	8010cf4 <process_control_request+0x2c0>
 8010cf2:	be00      	bkpt	0x0000
 8010cf4:	2300      	movs	r3, #0
 8010cf6:	e114      	b.n	8010f22 <process_control_request+0x4ee>
 8010cf8:	08039ca8 	.word	0x08039ca8
 8010cfc:	08016e8c 	.word	0x08016e8c
 8010d00:	e000edf0 	.word	0xe000edf0
 8010d04:	00000000 	.word	0x00000000
 8010d08:	2000bcb4 	.word	0x2000bcb4
        break;
 8010d0c:	bf00      	nop
      }
    break;
 8010d0e:	e107      	b.n	8010f20 <process_control_request+0x4ec>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE:
    {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 8010d10:	683b      	ldr	r3, [r7, #0]
 8010d12:	889b      	ldrh	r3, [r3, #4]
 8010d14:	b29b      	uxth	r3, r3
 8010d16:	82bb      	strh	r3, [r7, #20]
 8010d18:	8abb      	ldrh	r3, [r7, #20]
 8010d1a:	b2db      	uxtb	r3, r3
 8010d1c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8010d20:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010d24:	2b0f      	cmp	r3, #15
 8010d26:	d901      	bls.n	8010d2c <process_control_request+0x2f8>
 8010d28:	2300      	movs	r3, #0
 8010d2a:	e0fa      	b.n	8010f22 <process_control_request+0x4ee>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8010d2c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010d30:	4a7e      	ldr	r2, [pc, #504]	@ (8010f2c <process_control_request+0x4f8>)
 8010d32:	4413      	add	r3, r2
 8010d34:	78db      	ldrb	r3, [r3, #3]
 8010d36:	4618      	mov	r0, r3
 8010d38:	f7ff fb66 	bl	8010408 <get_driver>
 8010d3c:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(driver);
 8010d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d101      	bne.n	8010d48 <process_control_request+0x314>
 8010d44:	2300      	movs	r3, #0
 8010d46:	e0ec      	b.n	8010f22 <process_control_request+0x4ee>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if ( !invoke_class_control(rhport, driver, p_request) )
 8010d48:	79fb      	ldrb	r3, [r7, #7]
 8010d4a:	683a      	ldr	r2, [r7, #0]
 8010d4c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010d4e:	4618      	mov	r0, r3
 8010d50:	f7ff fe58 	bl	8010a04 <invoke_class_control>
 8010d54:	4603      	mov	r3, r0
 8010d56:	f083 0301 	eor.w	r3, r3, #1
 8010d5a:	b2db      	uxtb	r3, r3
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	f000 80de 	beq.w	8010f1e <process_control_request+0x4ea>
      {
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8010d62:	683b      	ldr	r3, [r7, #0]
 8010d64:	781b      	ldrb	r3, [r3, #0]
 8010d66:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010d6a:	b2db      	uxtb	r3, r3
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d001      	beq.n	8010d74 <process_control_request+0x340>
 8010d70:	2300      	movs	r3, #0
 8010d72:	e0d6      	b.n	8010f22 <process_control_request+0x4ee>

        switch(p_request->bRequest)
 8010d74:	683b      	ldr	r3, [r7, #0]
 8010d76:	785b      	ldrb	r3, [r3, #1]
 8010d78:	3b0a      	subs	r3, #10
 8010d7a:	2b01      	cmp	r3, #1
 8010d7c:	d816      	bhi.n	8010dac <process_control_request+0x378>
        {
          case TUSB_REQ_GET_INTERFACE:
          case TUSB_REQ_SET_INTERFACE:
            // Clear complete callback if driver set since it can also stall the request.
            usbd_control_set_complete_callback(NULL);
 8010d7e:	2000      	movs	r0, #0
 8010d80:	f001 f822 	bl	8011dc8 <usbd_control_set_complete_callback>

            if (TUSB_REQ_GET_INTERFACE == p_request->bRequest)
 8010d84:	683b      	ldr	r3, [r7, #0]
 8010d86:	785b      	ldrb	r3, [r3, #1]
 8010d88:	2b0a      	cmp	r3, #10
 8010d8a:	d109      	bne.n	8010da0 <process_control_request+0x36c>
            {
              uint8_t alternate = 0;
 8010d8c:	2300      	movs	r3, #0
 8010d8e:	72fb      	strb	r3, [r7, #11]
              tud_control_xfer(rhport, p_request, &alternate, 1);
 8010d90:	f107 020b 	add.w	r2, r7, #11
 8010d94:	79f8      	ldrb	r0, [r7, #7]
 8010d96:	2301      	movs	r3, #1
 8010d98:	6839      	ldr	r1, [r7, #0]
 8010d9a:	f000 ff87 	bl	8011cac <tud_control_xfer>
            }else
            {
              tud_control_status(rhport, p_request);
            }
          break;
 8010d9e:	e007      	b.n	8010db0 <process_control_request+0x37c>
              tud_control_status(rhport, p_request);
 8010da0:	79fb      	ldrb	r3, [r7, #7]
 8010da2:	6839      	ldr	r1, [r7, #0]
 8010da4:	4618      	mov	r0, r3
 8010da6:	f000 ff0f 	bl	8011bc8 <tud_control_status>
          break;
 8010daa:	e001      	b.n	8010db0 <process_control_request+0x37c>

          default: return false;
 8010dac:	2300      	movs	r3, #0
 8010dae:	e0b8      	b.n	8010f22 <process_control_request+0x4ee>
        }
      }
    }
    break;
 8010db0:	e0b5      	b.n	8010f1e <process_control_request+0x4ea>

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT:
    {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 8010db2:	683b      	ldr	r3, [r7, #0]
 8010db4:	889b      	ldrh	r3, [r3, #4]
 8010db6:	b29b      	uxth	r3, r3
 8010db8:	823b      	strh	r3, [r7, #16]
 8010dba:	8a3b      	ldrh	r3, [r7, #16]
 8010dbc:	b2db      	uxtb	r3, r3
 8010dbe:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8010dc2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010dc6:	74bb      	strb	r3, [r7, #18]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8010dc8:	7cbb      	ldrb	r3, [r7, #18]
 8010dca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010dce:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 8010dd0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8010dd4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010dd8:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010dda:	7cfb      	ldrb	r3, [r7, #19]
 8010ddc:	09db      	lsrs	r3, r3, #7
 8010dde:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 8010de0:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 8010de4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8010de8:	2b05      	cmp	r3, #5
 8010dea:	d910      	bls.n	8010e0e <process_control_request+0x3da>
 8010dec:	f240 3222 	movw	r2, #802	@ 0x322
 8010df0:	494f      	ldr	r1, [pc, #316]	@ (8010f30 <process_control_request+0x4fc>)
 8010df2:	4850      	ldr	r0, [pc, #320]	@ (8010f34 <process_control_request+0x500>)
 8010df4:	f003 fc92 	bl	801471c <iprintf>
 8010df8:	4b4f      	ldr	r3, [pc, #316]	@ (8010f38 <process_control_request+0x504>)
 8010dfa:	643b      	str	r3, [r7, #64]	@ 0x40
 8010dfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	f003 0301 	and.w	r3, r3, #1
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d000      	beq.n	8010e0a <process_control_request+0x3d6>
 8010e08:	be00      	bkpt	0x0000
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	e089      	b.n	8010f22 <process_control_request+0x4ee>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8010e0e:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 8010e12:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8010e16:	4945      	ldr	r1, [pc, #276]	@ (8010f2c <process_control_request+0x4f8>)
 8010e18:	0052      	lsls	r2, r2, #1
 8010e1a:	440a      	add	r2, r1
 8010e1c:	4413      	add	r3, r2
 8010e1e:	3313      	adds	r3, #19
 8010e20:	781b      	ldrb	r3, [r3, #0]
 8010e22:	4618      	mov	r0, r3
 8010e24:	f7ff faf0 	bl	8010408 <get_driver>
 8010e28:	64b8      	str	r0, [r7, #72]	@ 0x48

      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 8010e2a:	683b      	ldr	r3, [r7, #0]
 8010e2c:	781b      	ldrb	r3, [r3, #0]
 8010e2e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010e32:	b2db      	uxtb	r3, r3
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d00c      	beq.n	8010e52 <process_control_request+0x41e>
      {
        // Forward class request to its driver
        TU_VERIFY(driver);
 8010e38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d101      	bne.n	8010e42 <process_control_request+0x40e>
 8010e3e:	2300      	movs	r3, #0
 8010e40:	e06f      	b.n	8010f22 <process_control_request+0x4ee>
        return invoke_class_control(rhport, driver, p_request);
 8010e42:	79fb      	ldrb	r3, [r7, #7]
 8010e44:	683a      	ldr	r2, [r7, #0]
 8010e46:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8010e48:	4618      	mov	r0, r3
 8010e4a:	f7ff fddb 	bl	8010a04 <invoke_class_control>
 8010e4e:	4603      	mov	r3, r0
 8010e50:	e067      	b.n	8010f22 <process_control_request+0x4ee>
      }
      else
      {
        // Handle STD request to endpoint
        switch ( p_request->bRequest )
 8010e52:	683b      	ldr	r3, [r7, #0]
 8010e54:	785b      	ldrb	r3, [r3, #1]
 8010e56:	2b03      	cmp	r3, #3
 8010e58:	d017      	beq.n	8010e8a <process_control_request+0x456>
 8010e5a:	2b03      	cmp	r3, #3
 8010e5c:	dc47      	bgt.n	8010eee <process_control_request+0x4ba>
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d002      	beq.n	8010e68 <process_control_request+0x434>
 8010e62:	2b01      	cmp	r3, #1
 8010e64:	d011      	beq.n	8010e8a <process_control_request+0x456>
 8010e66:	e042      	b.n	8010eee <process_control_request+0x4ba>
        {
          case TUSB_REQ_GET_STATUS:
          {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001 : 0x0000;
 8010e68:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8010e6c:	79fb      	ldrb	r3, [r7, #7]
 8010e6e:	4611      	mov	r1, r2
 8010e70:	4618      	mov	r0, r3
 8010e72:	f000 fe5f 	bl	8011b34 <usbd_edpt_stalled>
 8010e76:	4603      	mov	r3, r0
 8010e78:	813b      	strh	r3, [r7, #8]
            tud_control_xfer(rhport, p_request, &status, 2);
 8010e7a:	f107 0208 	add.w	r2, r7, #8
 8010e7e:	79f8      	ldrb	r0, [r7, #7]
 8010e80:	2302      	movs	r3, #2
 8010e82:	6839      	ldr	r1, [r7, #0]
 8010e84:	f000 ff12 	bl	8011cac <tud_control_xfer>
          }
          break;
 8010e88:	e03d      	b.n	8010f06 <process_control_request+0x4d2>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE:
          {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue )
 8010e8a:	683b      	ldr	r3, [r7, #0]
 8010e8c:	885b      	ldrh	r3, [r3, #2]
 8010e8e:	b29b      	uxth	r3, r3
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d112      	bne.n	8010eba <process_control_request+0x486>
            {
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest )
 8010e94:	683b      	ldr	r3, [r7, #0]
 8010e96:	785b      	ldrb	r3, [r3, #1]
 8010e98:	2b01      	cmp	r3, #1
 8010e9a:	d107      	bne.n	8010eac <process_control_request+0x478>
              {
                usbd_edpt_clear_stall(rhport, ep_addr);
 8010e9c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8010ea0:	79fb      	ldrb	r3, [r7, #7]
 8010ea2:	4611      	mov	r1, r2
 8010ea4:	4618      	mov	r0, r3
 8010ea6:	f000 fdf9 	bl	8011a9c <usbd_edpt_clear_stall>
 8010eaa:	e006      	b.n	8010eba <process_control_request+0x486>
              }else
              {
                usbd_edpt_stall(rhport, ep_addr);
 8010eac:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8010eb0:	79fb      	ldrb	r3, [r7, #7]
 8010eb2:	4611      	mov	r1, r2
 8010eb4:	4618      	mov	r0, r3
 8010eb6:	f000 fda5 	bl	8011a04 <usbd_edpt_stall>
              }
            }

            if (driver)
 8010eba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d021      	beq.n	8010f04 <process_control_request+0x4d0>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 8010ec0:	79fb      	ldrb	r3, [r7, #7]
 8010ec2:	683a      	ldr	r2, [r7, #0]
 8010ec4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8010ec6:	4618      	mov	r0, r3
 8010ec8:	f7ff fd9c 	bl	8010a04 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 8010ecc:	2000      	movs	r0, #0
 8010ece:	f000 ff7b 	bl	8011dc8 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if ( !_usbd_dev.ep_status[0][TUSB_DIR_IN].busy ) tud_control_status(rhport, p_request);
 8010ed2:	4b16      	ldr	r3, [pc, #88]	@ (8010f2c <process_control_request+0x4f8>)
 8010ed4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010ed8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010edc:	b2db      	uxtb	r3, r3
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d110      	bne.n	8010f04 <process_control_request+0x4d0>
 8010ee2:	79fb      	ldrb	r3, [r7, #7]
 8010ee4:	6839      	ldr	r1, [r7, #0]
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	f000 fe6e 	bl	8011bc8 <tud_control_status>
            }
          }
          break;
 8010eec:	e00a      	b.n	8010f04 <process_control_request+0x4d0>

          // Unknown/Unsupported request
          default: TU_BREAKPOINT(); return false;
 8010eee:	4b12      	ldr	r3, [pc, #72]	@ (8010f38 <process_control_request+0x504>)
 8010ef0:	647b      	str	r3, [r7, #68]	@ 0x44
 8010ef2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	f003 0301 	and.w	r3, r3, #1
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d000      	beq.n	8010f00 <process_control_request+0x4cc>
 8010efe:	be00      	bkpt	0x0000
 8010f00:	2300      	movs	r3, #0
 8010f02:	e00e      	b.n	8010f22 <process_control_request+0x4ee>
          break;
 8010f04:	bf00      	nop
        }
      }
    }
    break;
 8010f06:	e00b      	b.n	8010f20 <process_control_request+0x4ec>

    // Unknown recipient
    default: TU_BREAKPOINT(); return false;
 8010f08:	4b0b      	ldr	r3, [pc, #44]	@ (8010f38 <process_control_request+0x504>)
 8010f0a:	61fb      	str	r3, [r7, #28]
 8010f0c:	69fb      	ldr	r3, [r7, #28]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	f003 0301 	and.w	r3, r3, #1
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d000      	beq.n	8010f1a <process_control_request+0x4e6>
 8010f18:	be00      	bkpt	0x0000
 8010f1a:	2300      	movs	r3, #0
 8010f1c:	e001      	b.n	8010f22 <process_control_request+0x4ee>
    break;
 8010f1e:	bf00      	nop
  }

  return true;
 8010f20:	2301      	movs	r3, #1
}
 8010f22:	4618      	mov	r0, r3
 8010f24:	3750      	adds	r7, #80	@ 0x50
 8010f26:	46bd      	mov	sp, r7
 8010f28:	bd80      	pop	{r7, pc}
 8010f2a:	bf00      	nop
 8010f2c:	2000bcb4 	.word	0x2000bcb4
 8010f30:	08039ca8 	.word	0x08039ca8
 8010f34:	08016e8c 	.word	0x08016e8c
 8010f38:	e000edf0 	.word	0xe000edf0

08010f3c <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 8010f3c:	b580      	push	{r7, lr}
 8010f3e:	b094      	sub	sp, #80	@ 0x50
 8010f40:	af00      	add	r7, sp, #0
 8010f42:	4603      	mov	r3, r0
 8010f44:	460a      	mov	r2, r1
 8010f46:	71fb      	strb	r3, [r7, #7]
 8010f48:	4613      	mov	r3, r2
 8010f4a:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 8010f4c:	79bb      	ldrb	r3, [r7, #6]
 8010f4e:	3b01      	subs	r3, #1
 8010f50:	b2db      	uxtb	r3, r3
 8010f52:	4618      	mov	r0, r3
 8010f54:	f7f3 fb94 	bl	8004680 <tud_descriptor_configuration_cb>
 8010f58:	6478      	str	r0, [r7, #68]	@ 0x44
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 8010f5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d003      	beq.n	8010f68 <process_set_config+0x2c>
 8010f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010f62:	785b      	ldrb	r3, [r3, #1]
 8010f64:	2b02      	cmp	r3, #2
 8010f66:	d010      	beq.n	8010f8a <process_set_config+0x4e>
 8010f68:	f240 326a 	movw	r2, #874	@ 0x36a
 8010f6c:	498a      	ldr	r1, [pc, #552]	@ (8011198 <process_set_config+0x25c>)
 8010f6e:	488b      	ldr	r0, [pc, #556]	@ (801119c <process_set_config+0x260>)
 8010f70:	f003 fbd4 	bl	801471c <iprintf>
 8010f74:	4b8a      	ldr	r3, [pc, #552]	@ (80111a0 <process_set_config+0x264>)
 8010f76:	61bb      	str	r3, [r7, #24]
 8010f78:	69bb      	ldr	r3, [r7, #24]
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	f003 0301 	and.w	r3, r3, #1
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d000      	beq.n	8010f86 <process_set_config+0x4a>
 8010f84:	be00      	bkpt	0x0000
 8010f86:	2300      	movs	r3, #0
 8010f88:	e102      	b.n	8011190 <process_set_config+0x254>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 8010f8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010f8c:	79db      	ldrb	r3, [r3, #7]
 8010f8e:	115b      	asrs	r3, r3, #5
 8010f90:	f003 0301 	and.w	r3, r3, #1
 8010f94:	b2d9      	uxtb	r1, r3
 8010f96:	4a83      	ldr	r2, [pc, #524]	@ (80111a4 <process_set_config+0x268>)
 8010f98:	7813      	ldrb	r3, [r2, #0]
 8010f9a:	f361 1304 	bfi	r3, r1, #4, #1
 8010f9e:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 8010fa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010fa2:	79db      	ldrb	r3, [r3, #7]
 8010fa4:	119b      	asrs	r3, r3, #6
 8010fa6:	f003 0301 	and.w	r3, r3, #1
 8010faa:	b2d9      	uxtb	r1, r3
 8010fac:	4a7d      	ldr	r2, [pc, #500]	@ (80111a4 <process_set_config+0x268>)
 8010fae:	7813      	ldrb	r3, [r2, #0]
 8010fb0:	f361 1345 	bfi	r3, r1, #5, #1
 8010fb4:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 8010fb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010fb8:	3309      	adds	r3, #9
 8010fba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 8010fbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010fbe:	885b      	ldrh	r3, [r3, #2]
 8010fc0:	b29b      	uxth	r3, r3
 8010fc2:	461a      	mov	r2, r3
 8010fc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010fc6:	4413      	add	r3, r2
 8010fc8:	643b      	str	r3, [r7, #64]	@ 0x40

  while( p_desc < desc_end )
 8010fca:	e0d6      	b.n	801117a <process_set_config+0x23e>
  {
    uint8_t assoc_itf_count = 1;
 8010fcc:	2301      	movs	r3, #1
 8010fce:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8010fd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fd4:	617b      	str	r3, [r7, #20]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8010fd6:	697b      	ldr	r3, [r7, #20]
 8010fd8:	3301      	adds	r3, #1
 8010fda:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 8010fdc:	2b0b      	cmp	r3, #11
 8010fde:	d10f      	bne.n	8011000 <process_set_config+0xc4>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 8010fe0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      assoc_itf_count = desc_iad->bInterfaceCount;
 8010fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010fe6:	78db      	ldrb	r3, [r3, #3]
 8010fe8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8010fec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fee:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8010ff0:	693b      	ldr	r3, [r7, #16]
 8010ff2:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	781b      	ldrb	r3, [r3, #0]
 8010ff8:	461a      	mov	r2, r3
 8010ffa:	68fb      	ldr	r3, [r7, #12]
 8010ffc:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 8010ffe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011000:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011002:	60bb      	str	r3, [r7, #8]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8011004:	68bb      	ldr	r3, [r7, #8]
 8011006:	3301      	adds	r3, #1
 8011008:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 801100a:	2b04      	cmp	r3, #4
 801100c:	d010      	beq.n	8011030 <process_set_config+0xf4>
 801100e:	f240 3285 	movw	r2, #901	@ 0x385
 8011012:	4961      	ldr	r1, [pc, #388]	@ (8011198 <process_set_config+0x25c>)
 8011014:	4861      	ldr	r0, [pc, #388]	@ (801119c <process_set_config+0x260>)
 8011016:	f003 fb81 	bl	801471c <iprintf>
 801101a:	4b61      	ldr	r3, [pc, #388]	@ (80111a0 <process_set_config+0x264>)
 801101c:	61fb      	str	r3, [r7, #28]
 801101e:	69fb      	ldr	r3, [r7, #28]
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	f003 0301 	and.w	r3, r3, #1
 8011026:	2b00      	cmp	r3, #0
 8011028:	d000      	beq.n	801102c <process_set_config+0xf0>
 801102a:	be00      	bkpt	0x0000
 801102c:	2300      	movs	r3, #0
 801102e:	e0af      	b.n	8011190 <process_set_config+0x254>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 8011030:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011032:	63bb      	str	r3, [r7, #56]	@ 0x38

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 8011034:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011036:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011038:	1ad3      	subs	r3, r2, r3
 801103a:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 801103c:	2300      	movs	r3, #0
 801103e:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8011042:	e07a      	b.n	801113a <process_set_config+0x1fe>
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 8011044:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8011048:	4618      	mov	r0, r3
 801104a:	f7ff f9dd 	bl	8010408 <get_driver>
 801104e:	6338      	str	r0, [r7, #48]	@ 0x30
      TU_ASSERT(driver);
 8011050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011052:	2b00      	cmp	r3, #0
 8011054:	d110      	bne.n	8011078 <process_set_config+0x13c>
 8011056:	f240 328e 	movw	r2, #910	@ 0x38e
 801105a:	494f      	ldr	r1, [pc, #316]	@ (8011198 <process_set_config+0x25c>)
 801105c:	484f      	ldr	r0, [pc, #316]	@ (801119c <process_set_config+0x260>)
 801105e:	f003 fb5d 	bl	801471c <iprintf>
 8011062:	4b4f      	ldr	r3, [pc, #316]	@ (80111a0 <process_set_config+0x264>)
 8011064:	627b      	str	r3, [r7, #36]	@ 0x24
 8011066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	f003 0301 	and.w	r3, r3, #1
 801106e:	2b00      	cmp	r3, #0
 8011070:	d000      	beq.n	8011074 <process_set_config+0x138>
 8011072:	be00      	bkpt	0x0000
 8011074:	2300      	movs	r3, #0
 8011076:	e08b      	b.n	8011190 <process_set_config+0x254>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 8011078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801107a:	689b      	ldr	r3, [r3, #8]
 801107c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 801107e:	79f8      	ldrb	r0, [r7, #7]
 8011080:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011082:	4798      	blx	r3
 8011084:	4603      	mov	r3, r0
 8011086:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8011088:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801108a:	2b08      	cmp	r3, #8
 801108c:	d950      	bls.n	8011130 <process_set_config+0x1f4>
 801108e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011090:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011092:	429a      	cmp	r2, r3
 8011094:	d84c      	bhi.n	8011130 <process_set_config+0x1f4>
        // Open successfully
        TU_LOG(USBD_DBG, "  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if ( assoc_itf_count == 1)
 8011096:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 801109a:	2b01      	cmp	r3, #1
 801109c:	d107      	bne.n	80110ae <process_set_config+0x172>
        {
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) assoc_itf_count = 2;
 801109e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110a0:	689b      	ldr	r3, [r3, #8]
 80110a2:	4a41      	ldr	r2, [pc, #260]	@ (80111a8 <process_set_config+0x26c>)
 80110a4:	4293      	cmp	r3, r2
 80110a6:	d102      	bne.n	80110ae <process_set_config+0x172>
 80110a8:	2302      	movs	r3, #2
 80110aa:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
          if ( driver->open == btd_open ) assoc_itf_count = 2;
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 80110ae:	2300      	movs	r3, #0
 80110b0:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 80110b4:	e02a      	b.n	801110c <process_set_config+0x1d0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 80110b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110b8:	789a      	ldrb	r2, [r3, #2]
 80110ba:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 80110be:	4413      	add	r3, r2
 80110c0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 80110c4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80110c8:	4a36      	ldr	r2, [pc, #216]	@ (80111a4 <process_set_config+0x268>)
 80110ca:	4413      	add	r3, r2
 80110cc:	78db      	ldrb	r3, [r3, #3]
 80110ce:	2bff      	cmp	r3, #255	@ 0xff
 80110d0:	d010      	beq.n	80110f4 <process_set_config+0x1b8>
 80110d2:	f240 32ad 	movw	r2, #941	@ 0x3ad
 80110d6:	4930      	ldr	r1, [pc, #192]	@ (8011198 <process_set_config+0x25c>)
 80110d8:	4830      	ldr	r0, [pc, #192]	@ (801119c <process_set_config+0x260>)
 80110da:	f003 fb1f 	bl	801471c <iprintf>
 80110de:	4b30      	ldr	r3, [pc, #192]	@ (80111a0 <process_set_config+0x264>)
 80110e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80110e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	f003 0301 	and.w	r3, r3, #1
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d000      	beq.n	80110f0 <process_set_config+0x1b4>
 80110ee:	be00      	bkpt	0x0000
 80110f0:	2300      	movs	r3, #0
 80110f2:	e04d      	b.n	8011190 <process_set_config+0x254>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 80110f4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80110f8:	4a2a      	ldr	r2, [pc, #168]	@ (80111a4 <process_set_config+0x268>)
 80110fa:	4413      	add	r3, r2
 80110fc:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
 8011100:	70da      	strb	r2, [r3, #3]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8011102:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8011106:	3301      	adds	r3, #1
 8011108:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 801110c:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
 8011110:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8011114:	429a      	cmp	r2, r3
 8011116:	d3ce      	bcc.n	80110b6 <process_set_config+0x17a>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 8011118:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 801111c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801111e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011120:	4822      	ldr	r0, [pc, #136]	@ (80111ac <process_set_config+0x270>)
 8011122:	f002 fd9d 	bl	8013c60 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 8011126:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011128:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801112a:	4413      	add	r3, r2
 801112c:	64fb      	str	r3, [r7, #76]	@ 0x4c

        break; // exit driver find loop
 801112e:	e00c      	b.n	801114a <process_set_config+0x20e>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8011130:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8011134:	3301      	adds	r3, #1
 8011136:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 801113a:	4b1d      	ldr	r3, [pc, #116]	@ (80111b0 <process_set_config+0x274>)
 801113c:	781b      	ldrb	r3, [r3, #0]
 801113e:	1c5a      	adds	r2, r3, #1
 8011140:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8011144:	429a      	cmp	r2, r3
 8011146:	f6bf af7d 	bge.w	8011044 <process_set_config+0x108>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 801114a:	4b19      	ldr	r3, [pc, #100]	@ (80111b0 <process_set_config+0x274>)
 801114c:	781b      	ldrb	r3, [r3, #0]
 801114e:	1c5a      	adds	r2, r3, #1
 8011150:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8011154:	429a      	cmp	r2, r3
 8011156:	da10      	bge.n	801117a <process_set_config+0x23e>
 8011158:	f44f 726f 	mov.w	r2, #956	@ 0x3bc
 801115c:	490e      	ldr	r1, [pc, #56]	@ (8011198 <process_set_config+0x25c>)
 801115e:	480f      	ldr	r0, [pc, #60]	@ (801119c <process_set_config+0x260>)
 8011160:	f003 fadc 	bl	801471c <iprintf>
 8011164:	4b0e      	ldr	r3, [pc, #56]	@ (80111a0 <process_set_config+0x264>)
 8011166:	623b      	str	r3, [r7, #32]
 8011168:	6a3b      	ldr	r3, [r7, #32]
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	f003 0301 	and.w	r3, r3, #1
 8011170:	2b00      	cmp	r3, #0
 8011172:	d000      	beq.n	8011176 <process_set_config+0x23a>
 8011174:	be00      	bkpt	0x0000
 8011176:	2300      	movs	r3, #0
 8011178:	e00a      	b.n	8011190 <process_set_config+0x254>
  while( p_desc < desc_end )
 801117a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801117c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801117e:	429a      	cmp	r2, r3
 8011180:	f4ff af24 	bcc.w	8010fcc <process_set_config+0x90>
  }

  // invoke callback
  if (tud_mount_cb) tud_mount_cb();
 8011184:	4b0b      	ldr	r3, [pc, #44]	@ (80111b4 <process_set_config+0x278>)
 8011186:	2b00      	cmp	r3, #0
 8011188:	d001      	beq.n	801118e <process_set_config+0x252>
 801118a:	f7f1 fb85 	bl	8002898 <tud_mount_cb>

  return true;
 801118e:	2301      	movs	r3, #1
}
 8011190:	4618      	mov	r0, r3
 8011192:	3750      	adds	r7, #80	@ 0x50
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}
 8011198:	08039cc0 	.word	0x08039cc0
 801119c:	08016e8c 	.word	0x08016e8c
 80111a0:	e000edf0 	.word	0xe000edf0
 80111a4:	2000bcb4 	.word	0x2000bcb4
 80111a8:	0800eec1 	.word	0x0800eec1
 80111ac:	2000bcc7 	.word	0x2000bcc7
 80111b0:	2000bce4 	.word	0x2000bce4
 80111b4:	08002899 	.word	0x08002899

080111b8 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 80111b8:	b580      	push	{r7, lr}
 80111ba:	b094      	sub	sp, #80	@ 0x50
 80111bc:	af00      	add	r7, sp, #0
 80111be:	4603      	mov	r3, r0
 80111c0:	6039      	str	r1, [r7, #0]
 80111c2:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 80111c4:	683b      	ldr	r3, [r7, #0]
 80111c6:	885b      	ldrh	r3, [r3, #2]
 80111c8:	b29b      	uxth	r3, r3
 80111ca:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 80111cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80111ce:	0a1b      	lsrs	r3, r3, #8
 80111d0:	b29b      	uxth	r3, r3
 80111d2:	b2db      	uxtb	r3, r3
 80111d4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 80111d8:	683b      	ldr	r3, [r7, #0]
 80111da:	885b      	ldrh	r3, [r3, #2]
 80111dc:	b29b      	uxth	r3, r3
 80111de:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80111e0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80111e2:	b2db      	uxtb	r3, r3
 80111e4:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type)
 80111e8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80111ec:	3b01      	subs	r3, #1
 80111ee:	2b0e      	cmp	r3, #14
 80111f0:	f200 80c6 	bhi.w	8011380 <process_get_descriptor+0x1c8>
 80111f4:	a201      	add	r2, pc, #4	@ (adr r2, 80111fc <process_get_descriptor+0x44>)
 80111f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111fa:	bf00      	nop
 80111fc:	08011239 	.word	0x08011239
 8011200:	080112a9 	.word	0x080112a9
 8011204:	0801131d 	.word	0x0801131d
 8011208:	08011381 	.word	0x08011381
 801120c:	08011381 	.word	0x08011381
 8011210:	08011351 	.word	0x08011351
 8011214:	080112a9 	.word	0x080112a9
 8011218:	08011381 	.word	0x08011381
 801121c:	08011381 	.word	0x08011381
 8011220:	08011381 	.word	0x08011381
 8011224:	08011381 	.word	0x08011381
 8011228:	08011381 	.word	0x08011381
 801122c:	08011381 	.word	0x08011381
 8011230:	08011381 	.word	0x08011381
 8011234:	0801124f 	.word	0x0801124f
  {
    case TUSB_DESC_DEVICE:
    {
      TU_LOG(USBD_DBG, " Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8011238:	f7f3 fa18 	bl	800466c <tud_descriptor_device_cb>
 801123c:	62b8      	str	r0, [r7, #40]	@ 0x28
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else
      {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 801123e:	79f8      	ldrb	r0, [r7, #7]
 8011240:	2312      	movs	r3, #18
 8011242:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011244:	6839      	ldr	r1, [r7, #0]
 8011246:	f000 fd31 	bl	8011cac <tud_control_xfer>
 801124a:	4603      	mov	r3, r0
 801124c:	e099      	b.n	8011382 <process_get_descriptor+0x1ca>
    case TUSB_DESC_BOS:
    {
      TU_LOG(USBD_DBG, " BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      if (!tud_descriptor_bos_cb) return false;
 801124e:	4b4f      	ldr	r3, [pc, #316]	@ (801138c <process_get_descriptor+0x1d4>)
 8011250:	2b00      	cmp	r3, #0
 8011252:	d101      	bne.n	8011258 <process_get_descriptor+0xa0>
 8011254:	2300      	movs	r3, #0
 8011256:	e094      	b.n	8011382 <process_get_descriptor+0x1ca>

      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 8011258:	f3af 8000 	nop.w
 801125c:	4603      	mov	r3, r0
 801125e:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_ASSERT(desc_bos);
 8011260:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011262:	2b00      	cmp	r3, #0
 8011264:	d110      	bne.n	8011288 <process_get_descriptor+0xd0>
 8011266:	f240 32ed 	movw	r2, #1005	@ 0x3ed
 801126a:	4949      	ldr	r1, [pc, #292]	@ (8011390 <process_get_descriptor+0x1d8>)
 801126c:	4849      	ldr	r0, [pc, #292]	@ (8011394 <process_get_descriptor+0x1dc>)
 801126e:	f003 fa55 	bl	801471c <iprintf>
 8011272:	4b49      	ldr	r3, [pc, #292]	@ (8011398 <process_get_descriptor+0x1e0>)
 8011274:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	f003 0301 	and.w	r3, r3, #1
 801127e:	2b00      	cmp	r3, #0
 8011280:	d000      	beq.n	8011284 <process_get_descriptor+0xcc>
 8011282:	be00      	bkpt	0x0000
 8011284:	2300      	movs	r3, #0
 8011286:	e07c      	b.n	8011382 <process_get_descriptor+0x1ca>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 8011288:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801128a:	3302      	adds	r3, #2
 801128c:	623b      	str	r3, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_unaligned_read16  (const void* mem) { return *((uint16_t const *) mem); }
 801128e:	6a3b      	ldr	r3, [r7, #32]
 8011290:	881b      	ldrh	r3, [r3, #0]
 8011292:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 8011296:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011298:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801129c:	79f8      	ldrb	r0, [r7, #7]
 801129e:	6839      	ldr	r1, [r7, #0]
 80112a0:	f000 fd04 	bl	8011cac <tud_control_xfer>
 80112a4:	4603      	mov	r3, r0
 80112a6:	e06c      	b.n	8011382 <process_get_descriptor+0x1ca>
    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG:
    {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION )
 80112a8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80112ac:	2b02      	cmp	r3, #2
 80112ae:	d107      	bne.n	80112c0 <process_get_descriptor+0x108>
      {
        TU_LOG(USBD_DBG, " Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 80112b0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80112b4:	4618      	mov	r0, r3
 80112b6:	f7f3 f9e3 	bl	8004680 <tud_descriptor_configuration_cb>
 80112ba:	4603      	mov	r3, r0
 80112bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80112be:	e00b      	b.n	80112d8 <process_get_descriptor+0x120>
      }else
      {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG(USBD_DBG, " Other Speed Configuration\r\n");
        TU_VERIFY( tud_descriptor_other_speed_configuration_cb );
 80112c0:	4b36      	ldr	r3, [pc, #216]	@ (801139c <process_get_descriptor+0x1e4>)
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d101      	bne.n	80112ca <process_get_descriptor+0x112>
 80112c6:	2300      	movs	r3, #0
 80112c8:	e05b      	b.n	8011382 <process_get_descriptor+0x1ca>
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 80112ca:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80112ce:	4618      	mov	r0, r3
 80112d0:	f3af 8000 	nop.w
 80112d4:	4603      	mov	r3, r0
 80112d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }

      TU_ASSERT(desc_config);
 80112d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d110      	bne.n	8011300 <process_get_descriptor+0x148>
 80112de:	f240 4207 	movw	r2, #1031	@ 0x407
 80112e2:	492b      	ldr	r1, [pc, #172]	@ (8011390 <process_get_descriptor+0x1d8>)
 80112e4:	482b      	ldr	r0, [pc, #172]	@ (8011394 <process_get_descriptor+0x1dc>)
 80112e6:	f003 fa19 	bl	801471c <iprintf>
 80112ea:	4b2b      	ldr	r3, [pc, #172]	@ (8011398 <process_get_descriptor+0x1e0>)
 80112ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80112ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	f003 0301 	and.w	r3, r3, #1
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d000      	beq.n	80112fc <process_get_descriptor+0x144>
 80112fa:	be00      	bkpt	0x0000
 80112fc:	2300      	movs	r3, #0
 80112fe:	e040      	b.n	8011382 <process_get_descriptor+0x1ca>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 8011300:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011302:	3302      	adds	r3, #2
 8011304:	61fb      	str	r3, [r7, #28]
 8011306:	69fb      	ldr	r3, [r7, #28]
 8011308:	881b      	ldrh	r3, [r3, #0]
 801130a:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 801130c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801130e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8011310:	79f8      	ldrb	r0, [r7, #7]
 8011312:	6839      	ldr	r1, [r7, #0]
 8011314:	f000 fcca 	bl	8011cac <tud_control_xfer>
 8011318:	4603      	mov	r3, r0
 801131a:	e032      	b.n	8011382 <process_get_descriptor+0x1ca>
    case TUSB_DESC_STRING:
    {
      TU_LOG(USBD_DBG, " String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 801131c:	683b      	ldr	r3, [r7, #0]
 801131e:	889b      	ldrh	r3, [r3, #4]
 8011320:	b29a      	uxth	r2, r3
 8011322:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8011326:	4611      	mov	r1, r2
 8011328:	4618      	mov	r0, r3
 801132a:	f7f3 f9b7 	bl	800469c <tud_descriptor_string_cb>
 801132e:	6378      	str	r0, [r7, #52]	@ 0x34
      TU_VERIFY(desc_str);
 8011330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011332:	2b00      	cmp	r3, #0
 8011334:	d101      	bne.n	801133a <process_get_descriptor+0x182>
 8011336:	2300      	movs	r3, #0
 8011338:	e023      	b.n	8011382 <process_get_descriptor+0x1ca>
 801133a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801133c:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 801133e:	69bb      	ldr	r3, [r7, #24]
 8011340:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 8011342:	79f8      	ldrb	r0, [r7, #7]
 8011344:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011346:	6839      	ldr	r1, [r7, #0]
 8011348:	f000 fcb0 	bl	8011cac <tud_control_xfer>
 801134c:	4603      	mov	r3, r0
 801134e:	e018      	b.n	8011382 <process_get_descriptor+0x1ca>

    case TUSB_DESC_DEVICE_QUALIFIER:
    {
      TU_LOG(USBD_DBG, " Device Qualifier\r\n");

      TU_VERIFY( tud_descriptor_device_qualifier_cb );
 8011350:	4b13      	ldr	r3, [pc, #76]	@ (80113a0 <process_get_descriptor+0x1e8>)
 8011352:	2b00      	cmp	r3, #0
 8011354:	d101      	bne.n	801135a <process_get_descriptor+0x1a2>
 8011356:	2300      	movs	r3, #0
 8011358:	e013      	b.n	8011382 <process_get_descriptor+0x1ca>

      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 801135a:	f3af 8000 	nop.w
 801135e:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_qualifier);
 8011360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011362:	2b00      	cmp	r3, #0
 8011364:	d101      	bne.n	801136a <process_get_descriptor+0x1b2>
 8011366:	2300      	movs	r3, #0
 8011368:	e00b      	b.n	8011382 <process_get_descriptor+0x1ca>
 801136a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801136c:	617b      	str	r3, [r7, #20]
 801136e:	697b      	ldr	r3, [r7, #20]
 8011370:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 8011372:	79f8      	ldrb	r0, [r7, #7]
 8011374:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011376:	6839      	ldr	r1, [r7, #0]
 8011378:	f000 fc98 	bl	8011cac <tud_control_xfer>
 801137c:	4603      	mov	r3, r0
 801137e:	e000      	b.n	8011382 <process_get_descriptor+0x1ca>
    }
    // break; // unreachable

    default: return false;
 8011380:	2300      	movs	r3, #0
  }
}
 8011382:	4618      	mov	r0, r3
 8011384:	3750      	adds	r7, #80	@ 0x50
 8011386:	46bd      	mov	sp, r7
 8011388:	bd80      	pop	{r7, pc}
 801138a:	bf00      	nop
 801138c:	00000000 	.word	0x00000000
 8011390:	08039cd4 	.word	0x08039cd4
 8011394:	08016e8c 	.word	0x08016e8c
 8011398:	e000edf0 	.word	0xe000edf0
	...

080113a4 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const * event, bool in_isr)
{
 80113a4:	b580      	push	{r7, lr}
 80113a6:	b0a0      	sub	sp, #128	@ 0x80
 80113a8:	af00      	add	r7, sp, #0
 80113aa:	6078      	str	r0, [r7, #4]
 80113ac:	460b      	mov	r3, r1
 80113ae:	70fb      	strb	r3, [r7, #3]
  switch (event->event_id)
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	785b      	ldrb	r3, [r3, #1]
 80113b4:	3b02      	subs	r3, #2
 80113b6:	2b03      	cmp	r3, #3
 80113b8:	f200 8139 	bhi.w	801162e <dcd_event_handler+0x28a>
 80113bc:	a201      	add	r2, pc, #4	@ (adr r2, 80113c4 <dcd_event_handler+0x20>)
 80113be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113c2:	bf00      	nop
 80113c4:	080113d5 	.word	0x080113d5
 80113c8:	08011553 	.word	0x08011553
 80113cc:	0801145b 	.word	0x0801145b
 80113d0:	080114d7 	.word	0x080114d7
  {
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected  = 0;
 80113d4:	4ab0      	ldr	r2, [pc, #704]	@ (8011698 <dcd_event_handler+0x2f4>)
 80113d6:	7813      	ldrb	r3, [r2, #0]
 80113d8:	f36f 0300 	bfc	r3, #0, #1
 80113dc:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed  = 0;
 80113de:	4aae      	ldr	r2, [pc, #696]	@ (8011698 <dcd_event_handler+0x2f4>)
 80113e0:	7813      	ldrb	r3, [r2, #0]
 80113e2:	f36f 0341 	bfc	r3, #1, #1
 80113e6:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num    = 0;
 80113e8:	4bab      	ldr	r3, [pc, #684]	@ (8011698 <dcd_event_handler+0x2f4>)
 80113ea:	2200      	movs	r2, #0
 80113ec:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended  = 0;
 80113ee:	4aaa      	ldr	r2, [pc, #680]	@ (8011698 <dcd_event_handler+0x2f4>)
 80113f0:	7813      	ldrb	r3, [r2, #0]
 80113f2:	f36f 0382 	bfc	r3, #2, #1
 80113f6:	7013      	strb	r3, [r2, #0]
      osal_queue_send(_usbd_q, event, in_isr);
 80113f8:	4ba8      	ldr	r3, [pc, #672]	@ (801169c <dcd_event_handler+0x2f8>)
 80113fa:	681b      	ldr	r3, [r3, #0]
 80113fc:	677b      	str	r3, [r7, #116]	@ 0x74
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	673b      	str	r3, [r7, #112]	@ 0x70
 8011402:	78fb      	ldrb	r3, [r7, #3]
 8011404:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  if ( !in_isr )
 8011408:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801140c:	f083 0301 	eor.w	r3, r3, #1
 8011410:	b2db      	uxtb	r3, r3
 8011412:	2b00      	cmp	r3, #0
 8011414:	d009      	beq.n	801142a <dcd_event_handler+0x86>
    return xQueueSendToBack(qhdl, data, OSAL_TIMEOUT_WAIT_FOREVER) != 0;
 8011416:	2300      	movs	r3, #0
 8011418:	f04f 32ff 	mov.w	r2, #4294967295
 801141c:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 801141e:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8011420:	f7fa fd5a 	bl	800bed8 <xQueueGenericSend>
 8011424:	4603      	mov	r3, r0
 8011426:	2b00      	cmp	r3, #0
    break;
 8011428:	e13f      	b.n	80116aa <dcd_event_handler+0x306>
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801142a:	2300      	movs	r3, #0
 801142c:	61bb      	str	r3, [r7, #24]
    BaseType_t res = xQueueSendToBackFromISR(qhdl, data, &xHigherPriorityTaskWoken);
 801142e:	f107 0218 	add.w	r2, r7, #24
 8011432:	2300      	movs	r3, #0
 8011434:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8011436:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8011438:	f7fa fe50 	bl	800c0dc <xQueueGenericSendFromISR>
 801143c:	66b8      	str	r0, [r7, #104]	@ 0x68
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801143e:	69bb      	ldr	r3, [r7, #24]
 8011440:	2b00      	cmp	r3, #0
 8011442:	d007      	beq.n	8011454 <dcd_event_handler+0xb0>
 8011444:	4b96      	ldr	r3, [pc, #600]	@ (80116a0 <dcd_event_handler+0x2fc>)
 8011446:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801144a:	601a      	str	r2, [r3, #0]
 801144c:	f3bf 8f4f 	dsb	sy
 8011450:	f3bf 8f6f 	isb	sy
    return res != 0;
 8011454:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011456:	2b00      	cmp	r3, #0
 8011458:	e127      	b.n	80116aa <dcd_event_handler+0x306>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if ( _usbd_dev.connected )
 801145a:	4b8f      	ldr	r3, [pc, #572]	@ (8011698 <dcd_event_handler+0x2f4>)
 801145c:	781b      	ldrb	r3, [r3, #0]
 801145e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8011462:	b2db      	uxtb	r3, r3
 8011464:	2b00      	cmp	r3, #0
 8011466:	f000 8113 	beq.w	8011690 <dcd_event_handler+0x2ec>
      {
        _usbd_dev.suspended = 1;
 801146a:	4a8b      	ldr	r2, [pc, #556]	@ (8011698 <dcd_event_handler+0x2f4>)
 801146c:	7813      	ldrb	r3, [r2, #0]
 801146e:	f043 0304 	orr.w	r3, r3, #4
 8011472:	7013      	strb	r3, [r2, #0]
        osal_queue_send(_usbd_q, event, in_isr);
 8011474:	4b89      	ldr	r3, [pc, #548]	@ (801169c <dcd_event_handler+0x2f8>)
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	667b      	str	r3, [r7, #100]	@ 0x64
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	663b      	str	r3, [r7, #96]	@ 0x60
 801147e:	78fb      	ldrb	r3, [r7, #3]
 8011480:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if ( !in_isr )
 8011484:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011488:	f083 0301 	eor.w	r3, r3, #1
 801148c:	b2db      	uxtb	r3, r3
 801148e:	2b00      	cmp	r3, #0
 8011490:	d009      	beq.n	80114a6 <dcd_event_handler+0x102>
    return xQueueSendToBack(qhdl, data, OSAL_TIMEOUT_WAIT_FOREVER) != 0;
 8011492:	2300      	movs	r3, #0
 8011494:	f04f 32ff 	mov.w	r2, #4294967295
 8011498:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801149a:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 801149c:	f7fa fd1c 	bl	800bed8 <xQueueGenericSend>
 80114a0:	4603      	mov	r3, r0
 80114a2:	2b00      	cmp	r3, #0
      }
    break;
 80114a4:	e0f4      	b.n	8011690 <dcd_event_handler+0x2ec>
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80114a6:	2300      	movs	r3, #0
 80114a8:	61fb      	str	r3, [r7, #28]
    BaseType_t res = xQueueSendToBackFromISR(qhdl, data, &xHigherPriorityTaskWoken);
 80114aa:	f107 021c 	add.w	r2, r7, #28
 80114ae:	2300      	movs	r3, #0
 80114b0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80114b2:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80114b4:	f7fa fe12 	bl	800c0dc <xQueueGenericSendFromISR>
 80114b8:	65b8      	str	r0, [r7, #88]	@ 0x58
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80114ba:	69fb      	ldr	r3, [r7, #28]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d007      	beq.n	80114d0 <dcd_event_handler+0x12c>
 80114c0:	4b77      	ldr	r3, [pc, #476]	@ (80116a0 <dcd_event_handler+0x2fc>)
 80114c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80114c6:	601a      	str	r2, [r3, #0]
 80114c8:	f3bf 8f4f 	dsb	sy
 80114cc:	f3bf 8f6f 	isb	sy
    return res != 0;
 80114d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	e0dc      	b.n	8011690 <dcd_event_handler+0x2ec>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if ( _usbd_dev.connected )
 80114d6:	4b70      	ldr	r3, [pc, #448]	@ (8011698 <dcd_event_handler+0x2f4>)
 80114d8:	781b      	ldrb	r3, [r3, #0]
 80114da:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80114de:	b2db      	uxtb	r3, r3
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	f000 80d7 	beq.w	8011694 <dcd_event_handler+0x2f0>
      {
        _usbd_dev.suspended = 0;
 80114e6:	4a6c      	ldr	r2, [pc, #432]	@ (8011698 <dcd_event_handler+0x2f4>)
 80114e8:	7813      	ldrb	r3, [r2, #0]
 80114ea:	f36f 0382 	bfc	r3, #2, #1
 80114ee:	7013      	strb	r3, [r2, #0]
        osal_queue_send(_usbd_q, event, in_isr);
 80114f0:	4b6a      	ldr	r3, [pc, #424]	@ (801169c <dcd_event_handler+0x2f8>)
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	657b      	str	r3, [r7, #84]	@ 0x54
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80114fa:	78fb      	ldrb	r3, [r7, #3]
 80114fc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  if ( !in_isr )
 8011500:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011504:	f083 0301 	eor.w	r3, r3, #1
 8011508:	b2db      	uxtb	r3, r3
 801150a:	2b00      	cmp	r3, #0
 801150c:	d009      	beq.n	8011522 <dcd_event_handler+0x17e>
    return xQueueSendToBack(qhdl, data, OSAL_TIMEOUT_WAIT_FOREVER) != 0;
 801150e:	2300      	movs	r3, #0
 8011510:	f04f 32ff 	mov.w	r2, #4294967295
 8011514:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011516:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8011518:	f7fa fcde 	bl	800bed8 <xQueueGenericSend>
 801151c:	4603      	mov	r3, r0
 801151e:	2b00      	cmp	r3, #0
      }
    break;
 8011520:	e0b8      	b.n	8011694 <dcd_event_handler+0x2f0>
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8011522:	2300      	movs	r3, #0
 8011524:	623b      	str	r3, [r7, #32]
    BaseType_t res = xQueueSendToBackFromISR(qhdl, data, &xHigherPriorityTaskWoken);
 8011526:	f107 0220 	add.w	r2, r7, #32
 801152a:	2300      	movs	r3, #0
 801152c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801152e:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8011530:	f7fa fdd4 	bl	800c0dc <xQueueGenericSendFromISR>
 8011534:	64b8      	str	r0, [r7, #72]	@ 0x48
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8011536:	6a3b      	ldr	r3, [r7, #32]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d007      	beq.n	801154c <dcd_event_handler+0x1a8>
 801153c:	4b58      	ldr	r3, [pc, #352]	@ (80116a0 <dcd_event_handler+0x2fc>)
 801153e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011542:	601a      	str	r2, [r3, #0]
 8011544:	f3bf 8f4f 	dsb	sy
 8011548:	f3bf 8f6f 	isb	sy
    return res != 0;
 801154c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801154e:	2b00      	cmp	r3, #0
 8011550:	e0a0      	b.n	8011694 <dcd_event_handler+0x2f0>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8011552:	2300      	movs	r3, #0
 8011554:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8011558:	e019      	b.n	801158e <dcd_event_handler+0x1ea>
      {
        usbd_class_driver_t const * driver = get_driver(i);
 801155a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801155e:	4618      	mov	r0, r3
 8011560:	f7fe ff52 	bl	8010408 <get_driver>
 8011564:	67b8      	str	r0, [r7, #120]	@ 0x78
        if (driver && driver->sof)
 8011566:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011568:	2b00      	cmp	r3, #0
 801156a:	d00b      	beq.n	8011584 <dcd_event_handler+0x1e0>
 801156c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801156e:	695b      	ldr	r3, [r3, #20]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d007      	beq.n	8011584 <dcd_event_handler+0x1e0>
        {
          driver->sof(event->rhport, event->sof.frame_count);
 8011574:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011576:	695b      	ldr	r3, [r3, #20]
 8011578:	687a      	ldr	r2, [r7, #4]
 801157a:	7810      	ldrb	r0, [r2, #0]
 801157c:	687a      	ldr	r2, [r7, #4]
 801157e:	6852      	ldr	r2, [r2, #4]
 8011580:	4611      	mov	r1, r2
 8011582:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8011584:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011588:	3301      	adds	r3, #1
 801158a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 801158e:	4b45      	ldr	r3, [pc, #276]	@ (80116a4 <dcd_event_handler+0x300>)
 8011590:	781b      	ldrb	r3, [r3, #0]
 8011592:	1c5a      	adds	r2, r3, #1
 8011594:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011598:	429a      	cmp	r2, r3
 801159a:	dade      	bge.n	801155a <dcd_event_handler+0x1b6>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if ( _usbd_dev.suspended )
 801159c:	4b3e      	ldr	r3, [pc, #248]	@ (8011698 <dcd_event_handler+0x2f4>)
 801159e:	781b      	ldrb	r3, [r3, #0]
 80115a0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80115a4:	b2db      	uxtb	r3, r3
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d07e      	beq.n	80116a8 <dcd_event_handler+0x304>
      {
        _usbd_dev.suspended = 0;
 80115aa:	4a3b      	ldr	r2, [pc, #236]	@ (8011698 <dcd_event_handler+0x2f4>)
 80115ac:	7813      	ldrb	r3, [r2, #0]
 80115ae:	f36f 0382 	bfc	r3, #2, #1
 80115b2:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 80115b4:	f107 030c 	add.w	r3, r7, #12
 80115b8:	2200      	movs	r2, #0
 80115ba:	601a      	str	r2, [r3, #0]
 80115bc:	605a      	str	r2, [r3, #4]
 80115be:	609a      	str	r2, [r3, #8]
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	781b      	ldrb	r3, [r3, #0]
 80115c4:	733b      	strb	r3, [r7, #12]
 80115c6:	2305      	movs	r3, #5
 80115c8:	737b      	strb	r3, [r7, #13]
        osal_queue_send(_usbd_q, &event_resume, in_isr);
 80115ca:	4b34      	ldr	r3, [pc, #208]	@ (801169c <dcd_event_handler+0x2f8>)
 80115cc:	681b      	ldr	r3, [r3, #0]
 80115ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80115d0:	f107 030c 	add.w	r3, r7, #12
 80115d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80115d6:	78fb      	ldrb	r3, [r7, #3]
 80115d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if ( !in_isr )
 80115dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80115e0:	f083 0301 	eor.w	r3, r3, #1
 80115e4:	b2db      	uxtb	r3, r3
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d009      	beq.n	80115fe <dcd_event_handler+0x25a>
    return xQueueSendToBack(qhdl, data, OSAL_TIMEOUT_WAIT_FOREVER) != 0;
 80115ea:	2300      	movs	r3, #0
 80115ec:	f04f 32ff 	mov.w	r2, #4294967295
 80115f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80115f2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80115f4:	f7fa fc70 	bl	800bed8 <xQueueGenericSend>
 80115f8:	4603      	mov	r3, r0
 80115fa:	2b00      	cmp	r3, #0
      }

      // skip osal queue for SOF in usbd task
    break;
 80115fc:	e054      	b.n	80116a8 <dcd_event_handler+0x304>
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80115fe:	2300      	movs	r3, #0
 8011600:	60bb      	str	r3, [r7, #8]
    BaseType_t res = xQueueSendToBackFromISR(qhdl, data, &xHigherPriorityTaskWoken);
 8011602:	f107 0208 	add.w	r2, r7, #8
 8011606:	2300      	movs	r3, #0
 8011608:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801160a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 801160c:	f7fa fd66 	bl	800c0dc <xQueueGenericSendFromISR>
 8011610:	63b8      	str	r0, [r7, #56]	@ 0x38
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8011612:	68bb      	ldr	r3, [r7, #8]
 8011614:	2b00      	cmp	r3, #0
 8011616:	d007      	beq.n	8011628 <dcd_event_handler+0x284>
 8011618:	4b21      	ldr	r3, [pc, #132]	@ (80116a0 <dcd_event_handler+0x2fc>)
 801161a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801161e:	601a      	str	r2, [r3, #0]
 8011620:	f3bf 8f4f 	dsb	sy
 8011624:	f3bf 8f6f 	isb	sy
    return res != 0;
 8011628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801162a:	2b00      	cmp	r3, #0
 801162c:	e03c      	b.n	80116a8 <dcd_event_handler+0x304>

    default:
      osal_queue_send(_usbd_q, event, in_isr);
 801162e:	4b1b      	ldr	r3, [pc, #108]	@ (801169c <dcd_event_handler+0x2f8>)
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	637b      	str	r3, [r7, #52]	@ 0x34
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	633b      	str	r3, [r7, #48]	@ 0x30
 8011638:	78fb      	ldrb	r3, [r7, #3]
 801163a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if ( !in_isr )
 801163e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011642:	f083 0301 	eor.w	r3, r3, #1
 8011646:	b2db      	uxtb	r3, r3
 8011648:	2b00      	cmp	r3, #0
 801164a:	d009      	beq.n	8011660 <dcd_event_handler+0x2bc>
    return xQueueSendToBack(qhdl, data, OSAL_TIMEOUT_WAIT_FOREVER) != 0;
 801164c:	2300      	movs	r3, #0
 801164e:	f04f 32ff 	mov.w	r2, #4294967295
 8011652:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011654:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011656:	f7fa fc3f 	bl	800bed8 <xQueueGenericSend>
 801165a:	4603      	mov	r3, r0
 801165c:	2b00      	cmp	r3, #0
    break;
 801165e:	e024      	b.n	80116aa <dcd_event_handler+0x306>
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8011660:	2300      	movs	r3, #0
 8011662:	627b      	str	r3, [r7, #36]	@ 0x24
    BaseType_t res = xQueueSendToBackFromISR(qhdl, data, &xHigherPriorityTaskWoken);
 8011664:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8011668:	2300      	movs	r3, #0
 801166a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801166c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801166e:	f7fa fd35 	bl	800c0dc <xQueueGenericSendFromISR>
 8011672:	62b8      	str	r0, [r7, #40]	@ 0x28
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8011674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011676:	2b00      	cmp	r3, #0
 8011678:	d007      	beq.n	801168a <dcd_event_handler+0x2e6>
 801167a:	4b09      	ldr	r3, [pc, #36]	@ (80116a0 <dcd_event_handler+0x2fc>)
 801167c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011680:	601a      	str	r2, [r3, #0]
 8011682:	f3bf 8f4f 	dsb	sy
 8011686:	f3bf 8f6f 	isb	sy
    return res != 0;
 801168a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801168c:	2b00      	cmp	r3, #0
 801168e:	e00c      	b.n	80116aa <dcd_event_handler+0x306>
    break;
 8011690:	bf00      	nop
 8011692:	e00a      	b.n	80116aa <dcd_event_handler+0x306>
    break;
 8011694:	bf00      	nop
 8011696:	e008      	b.n	80116aa <dcd_event_handler+0x306>
 8011698:	2000bcb4 	.word	0x2000bcb4
 801169c:	2000bda8 	.word	0x2000bda8
 80116a0:	e000ed04 	.word	0xe000ed04
 80116a4:	2000bce4 	.word	0x2000bce4
    break;
 80116a8:	bf00      	nop
  }
}
 80116aa:	bf00      	nop
 80116ac:	3780      	adds	r7, #128	@ 0x80
 80116ae:	46bd      	mov	sp, r7
 80116b0:	bd80      	pop	{r7, pc}
 80116b2:	bf00      	nop

080116b4 <usbd_open_edpt_pair>:
  }
}

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 80116b4:	b580      	push	{r7, lr}
 80116b6:	b08a      	sub	sp, #40	@ 0x28
 80116b8:	af00      	add	r7, sp, #0
 80116ba:	6039      	str	r1, [r7, #0]
 80116bc:	4611      	mov	r1, r2
 80116be:	461a      	mov	r2, r3
 80116c0:	4603      	mov	r3, r0
 80116c2:	71fb      	strb	r3, [r7, #7]
 80116c4:	460b      	mov	r3, r1
 80116c6:	71bb      	strb	r3, [r7, #6]
 80116c8:	4613      	mov	r3, r2
 80116ca:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 80116cc:	2300      	movs	r3, #0
 80116ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80116d0:	e059      	b.n	8011786 <usbd_open_edpt_pair+0xd2>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 80116d2:	683b      	ldr	r3, [r7, #0]
 80116d4:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 80116d6:	6a3b      	ldr	r3, [r7, #32]
 80116d8:	785b      	ldrb	r3, [r3, #1]
 80116da:	2b05      	cmp	r3, #5
 80116dc:	d108      	bne.n	80116f0 <usbd_open_edpt_pair+0x3c>
 80116de:	6a3b      	ldr	r3, [r7, #32]
 80116e0:	78db      	ldrb	r3, [r3, #3]
 80116e2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80116e6:	b2db      	uxtb	r3, r3
 80116e8:	461a      	mov	r2, r3
 80116ea:	797b      	ldrb	r3, [r7, #5]
 80116ec:	4293      	cmp	r3, r2
 80116ee:	d010      	beq.n	8011712 <usbd_open_edpt_pair+0x5e>
 80116f0:	f240 4287 	movw	r2, #1159	@ 0x487
 80116f4:	4928      	ldr	r1, [pc, #160]	@ (8011798 <usbd_open_edpt_pair+0xe4>)
 80116f6:	4829      	ldr	r0, [pc, #164]	@ (801179c <usbd_open_edpt_pair+0xe8>)
 80116f8:	f003 f810 	bl	801471c <iprintf>
 80116fc:	4b28      	ldr	r3, [pc, #160]	@ (80117a0 <usbd_open_edpt_pair+0xec>)
 80116fe:	61bb      	str	r3, [r7, #24]
 8011700:	69bb      	ldr	r3, [r7, #24]
 8011702:	681b      	ldr	r3, [r3, #0]
 8011704:	f003 0301 	and.w	r3, r3, #1
 8011708:	2b00      	cmp	r3, #0
 801170a:	d000      	beq.n	801170e <usbd_open_edpt_pair+0x5a>
 801170c:	be00      	bkpt	0x0000
 801170e:	2300      	movs	r3, #0
 8011710:	e03e      	b.n	8011790 <usbd_open_edpt_pair+0xdc>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8011712:	79fb      	ldrb	r3, [r7, #7]
 8011714:	6a39      	ldr	r1, [r7, #32]
 8011716:	4618      	mov	r0, r3
 8011718:	f000 f844 	bl	80117a4 <usbd_edpt_open>
 801171c:	4603      	mov	r3, r0
 801171e:	f083 0301 	eor.w	r3, r3, #1
 8011722:	b2db      	uxtb	r3, r3
 8011724:	2b00      	cmp	r3, #0
 8011726:	d010      	beq.n	801174a <usbd_open_edpt_pair+0x96>
 8011728:	f44f 6291 	mov.w	r2, #1160	@ 0x488
 801172c:	491a      	ldr	r1, [pc, #104]	@ (8011798 <usbd_open_edpt_pair+0xe4>)
 801172e:	481b      	ldr	r0, [pc, #108]	@ (801179c <usbd_open_edpt_pair+0xe8>)
 8011730:	f002 fff4 	bl	801471c <iprintf>
 8011734:	4b1a      	ldr	r3, [pc, #104]	@ (80117a0 <usbd_open_edpt_pair+0xec>)
 8011736:	61fb      	str	r3, [r7, #28]
 8011738:	69fb      	ldr	r3, [r7, #28]
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	f003 0301 	and.w	r3, r3, #1
 8011740:	2b00      	cmp	r3, #0
 8011742:	d000      	beq.n	8011746 <usbd_open_edpt_pair+0x92>
 8011744:	be00      	bkpt	0x0000
 8011746:	2300      	movs	r3, #0
 8011748:	e022      	b.n	8011790 <usbd_open_edpt_pair+0xdc>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 801174a:	6a3b      	ldr	r3, [r7, #32]
 801174c:	789b      	ldrb	r3, [r3, #2]
 801174e:	75fb      	strb	r3, [r7, #23]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8011750:	7dfb      	ldrb	r3, [r7, #23]
 8011752:	09db      	lsrs	r3, r3, #7
 8011754:	b2db      	uxtb	r3, r3
 8011756:	2b01      	cmp	r3, #1
 8011758:	d104      	bne.n	8011764 <usbd_open_edpt_pair+0xb0>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 801175a:	6a3b      	ldr	r3, [r7, #32]
 801175c:	789a      	ldrb	r2, [r3, #2]
 801175e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011760:	701a      	strb	r2, [r3, #0]
 8011762:	e003      	b.n	801176c <usbd_open_edpt_pair+0xb8>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 8011764:	6a3b      	ldr	r3, [r7, #32]
 8011766:	789a      	ldrb	r2, [r3, #2]
 8011768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801176a:	701a      	strb	r2, [r3, #0]
 801176c:	683b      	ldr	r3, [r7, #0]
 801176e:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8011770:	693b      	ldr	r3, [r7, #16]
 8011772:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8011774:	68fb      	ldr	r3, [r7, #12]
 8011776:	781b      	ldrb	r3, [r3, #0]
 8011778:	461a      	mov	r2, r3
 801177a:	68fb      	ldr	r3, [r7, #12]
 801177c:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 801177e:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 8011780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011782:	3301      	adds	r3, #1
 8011784:	627b      	str	r3, [r7, #36]	@ 0x24
 8011786:	79bb      	ldrb	r3, [r7, #6]
 8011788:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801178a:	429a      	cmp	r2, r3
 801178c:	dba1      	blt.n	80116d2 <usbd_open_edpt_pair+0x1e>
  }

  return true;
 801178e:	2301      	movs	r3, #1
}
 8011790:	4618      	mov	r0, r3
 8011792:	3728      	adds	r7, #40	@ 0x28
 8011794:	46bd      	mov	sp, r7
 8011796:	bd80      	pop	{r7, pc}
 8011798:	08039cec 	.word	0x08039cec
 801179c:	08016e8c 	.word	0x08016e8c
 80117a0:	e000edf0 	.word	0xe000edf0

080117a4 <usbd_edpt_open>:
//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const * desc_ep)
{
 80117a4:	b580      	push	{r7, lr}
 80117a6:	b086      	sub	sp, #24
 80117a8:	af00      	add	r7, sp, #0
 80117aa:	4603      	mov	r3, r0
 80117ac:	6039      	str	r1, [r7, #0]
 80117ae:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 80117b0:	4b21      	ldr	r3, [pc, #132]	@ (8011838 <usbd_edpt_open+0x94>)
 80117b2:	781b      	ldrb	r3, [r3, #0]
 80117b4:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 80117b6:	683b      	ldr	r3, [r7, #0]
 80117b8:	789b      	ldrb	r3, [r3, #2]
 80117ba:	73fb      	strb	r3, [r7, #15]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80117bc:	7bfb      	ldrb	r3, [r7, #15]
 80117be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80117c2:	b2db      	uxtb	r3, r3
 80117c4:	2b05      	cmp	r3, #5
 80117c6:	d910      	bls.n	80117ea <usbd_edpt_open+0x46>
 80117c8:	f240 42af 	movw	r2, #1199	@ 0x4af
 80117cc:	491b      	ldr	r1, [pc, #108]	@ (801183c <usbd_edpt_open+0x98>)
 80117ce:	481c      	ldr	r0, [pc, #112]	@ (8011840 <usbd_edpt_open+0x9c>)
 80117d0:	f002 ffa4 	bl	801471c <iprintf>
 80117d4:	4b1b      	ldr	r3, [pc, #108]	@ (8011844 <usbd_edpt_open+0xa0>)
 80117d6:	613b      	str	r3, [r7, #16]
 80117d8:	693b      	ldr	r3, [r7, #16]
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	f003 0301 	and.w	r3, r3, #1
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d000      	beq.n	80117e6 <usbd_edpt_open+0x42>
 80117e4:	be00      	bkpt	0x0000
 80117e6:	2300      	movs	r3, #0
 80117e8:	e022      	b.n	8011830 <usbd_edpt_open+0x8c>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 80117ea:	4b17      	ldr	r3, [pc, #92]	@ (8011848 <usbd_edpt_open+0xa4>)
 80117ec:	789b      	ldrb	r3, [r3, #2]
 80117ee:	4619      	mov	r1, r3
 80117f0:	6838      	ldr	r0, [r7, #0]
 80117f2:	f002 f9a3 	bl	8013b3c <tu_edpt_validate>
 80117f6:	4603      	mov	r3, r0
 80117f8:	f083 0301 	eor.w	r3, r3, #1
 80117fc:	b2db      	uxtb	r3, r3
 80117fe:	2b00      	cmp	r3, #0
 8011800:	d010      	beq.n	8011824 <usbd_edpt_open+0x80>
 8011802:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8011806:	490d      	ldr	r1, [pc, #52]	@ (801183c <usbd_edpt_open+0x98>)
 8011808:	480d      	ldr	r0, [pc, #52]	@ (8011840 <usbd_edpt_open+0x9c>)
 801180a:	f002 ff87 	bl	801471c <iprintf>
 801180e:	4b0d      	ldr	r3, [pc, #52]	@ (8011844 <usbd_edpt_open+0xa0>)
 8011810:	617b      	str	r3, [r7, #20]
 8011812:	697b      	ldr	r3, [r7, #20]
 8011814:	681b      	ldr	r3, [r3, #0]
 8011816:	f003 0301 	and.w	r3, r3, #1
 801181a:	2b00      	cmp	r3, #0
 801181c:	d000      	beq.n	8011820 <usbd_edpt_open+0x7c>
 801181e:	be00      	bkpt	0x0000
 8011820:	2300      	movs	r3, #0
 8011822:	e005      	b.n	8011830 <usbd_edpt_open+0x8c>

  return dcd_edpt_open(rhport, desc_ep);
 8011824:	79fb      	ldrb	r3, [r7, #7]
 8011826:	6839      	ldr	r1, [r7, #0]
 8011828:	4618      	mov	r0, r3
 801182a:	f001 f877 	bl	801291c <dcd_edpt_open>
 801182e:	4603      	mov	r3, r0
}
 8011830:	4618      	mov	r0, r3
 8011832:	3718      	adds	r7, #24
 8011834:	46bd      	mov	sp, r7
 8011836:	bd80      	pop	{r7, pc}
 8011838:	20000040 	.word	0x20000040
 801183c:	08039d00 	.word	0x08039d00
 8011840:	08016e8c 	.word	0x08016e8c
 8011844:	e000edf0 	.word	0xe000edf0
 8011848:	2000bcb4 	.word	0x2000bcb4

0801184c <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr)
{
 801184c:	b580      	push	{r7, lr}
 801184e:	b086      	sub	sp, #24
 8011850:	af00      	add	r7, sp, #0
 8011852:	4603      	mov	r3, r0
 8011854:	460a      	mov	r2, r1
 8011856:	71fb      	strb	r3, [r7, #7]
 8011858:	4613      	mov	r3, r2
 801185a:	71bb      	strb	r3, [r7, #6]
 801185c:	79bb      	ldrb	r3, [r7, #6]
 801185e:	73bb      	strb	r3, [r7, #14]
 8011860:	7bbb      	ldrb	r3, [r7, #14]
 8011862:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011866:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum       = tu_edpt_number(ep_addr);
 8011868:	75fb      	strb	r3, [r7, #23]
 801186a:	79bb      	ldrb	r3, [r7, #6]
 801186c:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801186e:	7bfb      	ldrb	r3, [r7, #15]
 8011870:	09db      	lsrs	r3, r3, #7
 8011872:	b2db      	uxtb	r3, r3
  uint8_t const dir         = tu_edpt_dir(ep_addr);
 8011874:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8011876:	7dfa      	ldrb	r2, [r7, #23]
 8011878:	7dbb      	ldrb	r3, [r7, #22]
 801187a:	0052      	lsls	r2, r2, #1
 801187c:	4413      	add	r3, r2
 801187e:	3318      	adds	r3, #24
 8011880:	4a07      	ldr	r2, [pc, #28]	@ (80118a0 <usbd_edpt_claim+0x54>)
 8011882:	4413      	add	r3, r2
 8011884:	3307      	adds	r3, #7
 8011886:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 8011888:	4b06      	ldr	r3, [pc, #24]	@ (80118a4 <usbd_edpt_claim+0x58>)
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	4619      	mov	r1, r3
 801188e:	6938      	ldr	r0, [r7, #16]
 8011890:	f002 f878 	bl	8013984 <tu_edpt_claim>
 8011894:	4603      	mov	r3, r0
}
 8011896:	4618      	mov	r0, r3
 8011898:	3718      	adds	r7, #24
 801189a:	46bd      	mov	sp, r7
 801189c:	bd80      	pop	{r7, pc}
 801189e:	bf00      	nop
 80118a0:	2000bcb4 	.word	0x2000bcb4
 80118a4:	2000bdfc 	.word	0x2000bdfc

080118a8 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr)
{
 80118a8:	b580      	push	{r7, lr}
 80118aa:	b086      	sub	sp, #24
 80118ac:	af00      	add	r7, sp, #0
 80118ae:	4603      	mov	r3, r0
 80118b0:	460a      	mov	r2, r1
 80118b2:	71fb      	strb	r3, [r7, #7]
 80118b4:	4613      	mov	r3, r2
 80118b6:	71bb      	strb	r3, [r7, #6]
 80118b8:	79bb      	ldrb	r3, [r7, #6]
 80118ba:	73bb      	strb	r3, [r7, #14]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80118bc:	7bbb      	ldrb	r3, [r7, #14]
 80118be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80118c2:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum       = tu_edpt_number(ep_addr);
 80118c4:	75fb      	strb	r3, [r7, #23]
 80118c6:	79bb      	ldrb	r3, [r7, #6]
 80118c8:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80118ca:	7bfb      	ldrb	r3, [r7, #15]
 80118cc:	09db      	lsrs	r3, r3, #7
 80118ce:	b2db      	uxtb	r3, r3
  uint8_t const dir         = tu_edpt_dir(ep_addr);
 80118d0:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 80118d2:	7dfa      	ldrb	r2, [r7, #23]
 80118d4:	7dbb      	ldrb	r3, [r7, #22]
 80118d6:	0052      	lsls	r2, r2, #1
 80118d8:	4413      	add	r3, r2
 80118da:	3318      	adds	r3, #24
 80118dc:	4a07      	ldr	r2, [pc, #28]	@ (80118fc <usbd_edpt_release+0x54>)
 80118de:	4413      	add	r3, r2
 80118e0:	3307      	adds	r3, #7
 80118e2:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 80118e4:	4b06      	ldr	r3, [pc, #24]	@ (8011900 <usbd_edpt_release+0x58>)
 80118e6:	681b      	ldr	r3, [r3, #0]
 80118e8:	4619      	mov	r1, r3
 80118ea:	6938      	ldr	r0, [r7, #16]
 80118ec:	f002 f8c0 	bl	8013a70 <tu_edpt_release>
 80118f0:	4603      	mov	r3, r0
}
 80118f2:	4618      	mov	r0, r3
 80118f4:	3718      	adds	r7, #24
 80118f6:	46bd      	mov	sp, r7
 80118f8:	bd80      	pop	{r7, pc}
 80118fa:	bf00      	nop
 80118fc:	2000bcb4 	.word	0x2000bcb4
 8011900:	2000bdfc 	.word	0x2000bdfc

08011904 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t * buffer, uint16_t total_bytes)
{
 8011904:	b580      	push	{r7, lr}
 8011906:	b086      	sub	sp, #24
 8011908:	af00      	add	r7, sp, #0
 801190a:	603a      	str	r2, [r7, #0]
 801190c:	461a      	mov	r2, r3
 801190e:	4603      	mov	r3, r0
 8011910:	71fb      	strb	r3, [r7, #7]
 8011912:	460b      	mov	r3, r1
 8011914:	71bb      	strb	r3, [r7, #6]
 8011916:	4613      	mov	r3, r2
 8011918:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 801191a:	4b35      	ldr	r3, [pc, #212]	@ (80119f0 <usbd_edpt_xfer+0xec>)
 801191c:	781b      	ldrb	r3, [r3, #0]
 801191e:	71fb      	strb	r3, [r7, #7]
 8011920:	79bb      	ldrb	r3, [r7, #6]
 8011922:	72bb      	strb	r3, [r7, #10]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8011924:	7abb      	ldrb	r3, [r7, #10]
 8011926:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801192a:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 801192c:	75fb      	strb	r3, [r7, #23]
 801192e:	79bb      	ldrb	r3, [r7, #6]
 8011930:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8011932:	7afb      	ldrb	r3, [r7, #11]
 8011934:	09db      	lsrs	r3, r3, #7
 8011936:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8011938:	75bb      	strb	r3, [r7, #22]
  // TU_VERIFY(tud_ready());

  TU_LOG(USBD_DBG, "  Queue EP %02X with %u bytes ...\r\n", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 801193a:	7dfa      	ldrb	r2, [r7, #23]
 801193c:	7dbb      	ldrb	r3, [r7, #22]
 801193e:	492d      	ldr	r1, [pc, #180]	@ (80119f4 <usbd_edpt_xfer+0xf0>)
 8011940:	0052      	lsls	r2, r2, #1
 8011942:	440a      	add	r2, r1
 8011944:	4413      	add	r3, r2
 8011946:	3318      	adds	r3, #24
 8011948:	79db      	ldrb	r3, [r3, #7]
 801194a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801194e:	b2db      	uxtb	r3, r3
 8011950:	2b00      	cmp	r3, #0
 8011952:	d010      	beq.n	8011976 <usbd_edpt_xfer+0x72>
 8011954:	f240 42db 	movw	r2, #1243	@ 0x4db
 8011958:	4927      	ldr	r1, [pc, #156]	@ (80119f8 <usbd_edpt_xfer+0xf4>)
 801195a:	4828      	ldr	r0, [pc, #160]	@ (80119fc <usbd_edpt_xfer+0xf8>)
 801195c:	f002 fede 	bl	801471c <iprintf>
 8011960:	4b27      	ldr	r3, [pc, #156]	@ (8011a00 <usbd_edpt_xfer+0xfc>)
 8011962:	60fb      	str	r3, [r7, #12]
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	681b      	ldr	r3, [r3, #0]
 8011968:	f003 0301 	and.w	r3, r3, #1
 801196c:	2b00      	cmp	r3, #0
 801196e:	d000      	beq.n	8011972 <usbd_edpt_xfer+0x6e>
 8011970:	be00      	bkpt	0x0000
 8011972:	2300      	movs	r3, #0
 8011974:	e038      	b.n	80119e8 <usbd_edpt_xfer+0xe4>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = true;
 8011976:	7dfa      	ldrb	r2, [r7, #23]
 8011978:	7dbb      	ldrb	r3, [r7, #22]
 801197a:	491e      	ldr	r1, [pc, #120]	@ (80119f4 <usbd_edpt_xfer+0xf0>)
 801197c:	0052      	lsls	r2, r2, #1
 801197e:	440a      	add	r2, r1
 8011980:	4413      	add	r3, r2
 8011982:	f103 0218 	add.w	r2, r3, #24
 8011986:	79d3      	ldrb	r3, [r2, #7]
 8011988:	f043 0301 	orr.w	r3, r3, #1
 801198c:	71d3      	strb	r3, [r2, #7]

  if ( dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes) )
 801198e:	88bb      	ldrh	r3, [r7, #4]
 8011990:	79b9      	ldrb	r1, [r7, #6]
 8011992:	79f8      	ldrb	r0, [r7, #7]
 8011994:	683a      	ldr	r2, [r7, #0]
 8011996:	f001 f95f 	bl	8012c58 <dcd_edpt_xfer>
 801199a:	4603      	mov	r3, r0
 801199c:	2b00      	cmp	r3, #0
 801199e:	d001      	beq.n	80119a4 <usbd_edpt_xfer+0xa0>
  {
    return true;
 80119a0:	2301      	movs	r3, #1
 80119a2:	e021      	b.n	80119e8 <usbd_edpt_xfer+0xe4>
  }else
  {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = false;
 80119a4:	7dfa      	ldrb	r2, [r7, #23]
 80119a6:	7dbb      	ldrb	r3, [r7, #22]
 80119a8:	4912      	ldr	r1, [pc, #72]	@ (80119f4 <usbd_edpt_xfer+0xf0>)
 80119aa:	0052      	lsls	r2, r2, #1
 80119ac:	440a      	add	r2, r1
 80119ae:	4413      	add	r3, r2
 80119b0:	f103 0218 	add.w	r2, r3, #24
 80119b4:	79d3      	ldrb	r3, [r2, #7]
 80119b6:	f36f 0300 	bfc	r3, #0, #1
 80119ba:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 80119bc:	7dfa      	ldrb	r2, [r7, #23]
 80119be:	7dbb      	ldrb	r3, [r7, #22]
 80119c0:	490c      	ldr	r1, [pc, #48]	@ (80119f4 <usbd_edpt_xfer+0xf0>)
 80119c2:	0052      	lsls	r2, r2, #1
 80119c4:	440a      	add	r2, r1
 80119c6:	4413      	add	r3, r2
 80119c8:	f103 0218 	add.w	r2, r3, #24
 80119cc:	79d3      	ldrb	r3, [r2, #7]
 80119ce:	f36f 0382 	bfc	r3, #2, #1
 80119d2:	71d3      	strb	r3, [r2, #7]
    TU_LOG(USBD_DBG, "FAILED\r\n");
    TU_BREAKPOINT();
 80119d4:	4b0a      	ldr	r3, [pc, #40]	@ (8011a00 <usbd_edpt_xfer+0xfc>)
 80119d6:	613b      	str	r3, [r7, #16]
 80119d8:	693b      	ldr	r3, [r7, #16]
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	f003 0301 	and.w	r3, r3, #1
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d000      	beq.n	80119e6 <usbd_edpt_xfer+0xe2>
 80119e4:	be00      	bkpt	0x0000
    return false;
 80119e6:	2300      	movs	r3, #0
  }
}
 80119e8:	4618      	mov	r0, r3
 80119ea:	3718      	adds	r7, #24
 80119ec:	46bd      	mov	sp, r7
 80119ee:	bd80      	pop	{r7, pc}
 80119f0:	20000040 	.word	0x20000040
 80119f4:	2000bcb4 	.word	0x2000bcb4
 80119f8:	08039d10 	.word	0x08039d10
 80119fc:	08016e8c 	.word	0x08016e8c
 8011a00:	e000edf0 	.word	0xe000edf0

08011a04 <usbd_edpt_stall>:

  return _usbd_dev.ep_status[epnum][dir].busy;
}

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr)
{
 8011a04:	b580      	push	{r7, lr}
 8011a06:	b084      	sub	sp, #16
 8011a08:	af00      	add	r7, sp, #0
 8011a0a:	4603      	mov	r3, r0
 8011a0c:	460a      	mov	r2, r1
 8011a0e:	71fb      	strb	r3, [r7, #7]
 8011a10:	4613      	mov	r3, r2
 8011a12:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8011a14:	4b1f      	ldr	r3, [pc, #124]	@ (8011a94 <usbd_edpt_stall+0x90>)
 8011a16:	781b      	ldrb	r3, [r3, #0]
 8011a18:	71fb      	strb	r3, [r7, #7]
 8011a1a:	79bb      	ldrb	r3, [r7, #6]
 8011a1c:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8011a1e:	7b3b      	ldrb	r3, [r7, #12]
 8011a20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a24:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8011a26:	73fb      	strb	r3, [r7, #15]
 8011a28:	79bb      	ldrb	r3, [r7, #6]
 8011a2a:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8011a2c:	7b7b      	ldrb	r3, [r7, #13]
 8011a2e:	09db      	lsrs	r3, r3, #7
 8011a30:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8011a32:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  if ( !_usbd_dev.ep_status[epnum][dir].stalled )
 8011a34:	7bfa      	ldrb	r2, [r7, #15]
 8011a36:	7bbb      	ldrb	r3, [r7, #14]
 8011a38:	4917      	ldr	r1, [pc, #92]	@ (8011a98 <usbd_edpt_stall+0x94>)
 8011a3a:	0052      	lsls	r2, r2, #1
 8011a3c:	440a      	add	r2, r1
 8011a3e:	4413      	add	r3, r2
 8011a40:	3318      	adds	r3, #24
 8011a42:	79db      	ldrb	r3, [r3, #7]
 8011a44:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8011a48:	b2db      	uxtb	r3, r3
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	d11d      	bne.n	8011a8a <usbd_edpt_stall+0x86>
  {
    TU_LOG(USBD_DBG, "    Stall EP %02X\r\n", ep_addr);
    dcd_edpt_stall(rhport, ep_addr);
 8011a4e:	79ba      	ldrb	r2, [r7, #6]
 8011a50:	79fb      	ldrb	r3, [r7, #7]
 8011a52:	4611      	mov	r1, r2
 8011a54:	4618      	mov	r0, r3
 8011a56:	f001 fa53 	bl	8012f00 <dcd_edpt_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = true;
 8011a5a:	7bfa      	ldrb	r2, [r7, #15]
 8011a5c:	7bbb      	ldrb	r3, [r7, #14]
 8011a5e:	490e      	ldr	r1, [pc, #56]	@ (8011a98 <usbd_edpt_stall+0x94>)
 8011a60:	0052      	lsls	r2, r2, #1
 8011a62:	440a      	add	r2, r1
 8011a64:	4413      	add	r3, r2
 8011a66:	f103 0218 	add.w	r2, r3, #24
 8011a6a:	79d3      	ldrb	r3, [r2, #7]
 8011a6c:	f043 0302 	orr.w	r3, r3, #2
 8011a70:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].busy = true;
 8011a72:	7bfa      	ldrb	r2, [r7, #15]
 8011a74:	7bbb      	ldrb	r3, [r7, #14]
 8011a76:	4908      	ldr	r1, [pc, #32]	@ (8011a98 <usbd_edpt_stall+0x94>)
 8011a78:	0052      	lsls	r2, r2, #1
 8011a7a:	440a      	add	r2, r1
 8011a7c:	4413      	add	r3, r2
 8011a7e:	f103 0218 	add.w	r2, r3, #24
 8011a82:	79d3      	ldrb	r3, [r2, #7]
 8011a84:	f043 0301 	orr.w	r3, r3, #1
 8011a88:	71d3      	strb	r3, [r2, #7]
  }
}
 8011a8a:	bf00      	nop
 8011a8c:	3710      	adds	r7, #16
 8011a8e:	46bd      	mov	sp, r7
 8011a90:	bd80      	pop	{r7, pc}
 8011a92:	bf00      	nop
 8011a94:	20000040 	.word	0x20000040
 8011a98:	2000bcb4 	.word	0x2000bcb4

08011a9c <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr)
{
 8011a9c:	b580      	push	{r7, lr}
 8011a9e:	b084      	sub	sp, #16
 8011aa0:	af00      	add	r7, sp, #0
 8011aa2:	4603      	mov	r3, r0
 8011aa4:	460a      	mov	r2, r1
 8011aa6:	71fb      	strb	r3, [r7, #7]
 8011aa8:	4613      	mov	r3, r2
 8011aaa:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8011aac:	4b1f      	ldr	r3, [pc, #124]	@ (8011b2c <usbd_edpt_clear_stall+0x90>)
 8011aae:	781b      	ldrb	r3, [r3, #0]
 8011ab0:	71fb      	strb	r3, [r7, #7]
 8011ab2:	79bb      	ldrb	r3, [r7, #6]
 8011ab4:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8011ab6:	7b3b      	ldrb	r3, [r7, #12]
 8011ab8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011abc:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8011abe:	73fb      	strb	r3, [r7, #15]
 8011ac0:	79bb      	ldrb	r3, [r7, #6]
 8011ac2:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8011ac4:	7b7b      	ldrb	r3, [r7, #13]
 8011ac6:	09db      	lsrs	r3, r3, #7
 8011ac8:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8011aca:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  if ( _usbd_dev.ep_status[epnum][dir].stalled )
 8011acc:	7bfa      	ldrb	r2, [r7, #15]
 8011ace:	7bbb      	ldrb	r3, [r7, #14]
 8011ad0:	4917      	ldr	r1, [pc, #92]	@ (8011b30 <usbd_edpt_clear_stall+0x94>)
 8011ad2:	0052      	lsls	r2, r2, #1
 8011ad4:	440a      	add	r2, r1
 8011ad6:	4413      	add	r3, r2
 8011ad8:	3318      	adds	r3, #24
 8011ada:	79db      	ldrb	r3, [r3, #7]
 8011adc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8011ae0:	b2db      	uxtb	r3, r3
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d01d      	beq.n	8011b22 <usbd_edpt_clear_stall+0x86>
  {
    TU_LOG(USBD_DBG, "    Clear Stall EP %02X\r\n", ep_addr);
    dcd_edpt_clear_stall(rhport, ep_addr);
 8011ae6:	79ba      	ldrb	r2, [r7, #6]
 8011ae8:	79fb      	ldrb	r3, [r7, #7]
 8011aea:	4611      	mov	r1, r2
 8011aec:	4618      	mov	r0, r3
 8011aee:	f001 fa19 	bl	8012f24 <dcd_edpt_clear_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = false;
 8011af2:	7bfa      	ldrb	r2, [r7, #15]
 8011af4:	7bbb      	ldrb	r3, [r7, #14]
 8011af6:	490e      	ldr	r1, [pc, #56]	@ (8011b30 <usbd_edpt_clear_stall+0x94>)
 8011af8:	0052      	lsls	r2, r2, #1
 8011afa:	440a      	add	r2, r1
 8011afc:	4413      	add	r3, r2
 8011afe:	f103 0218 	add.w	r2, r3, #24
 8011b02:	79d3      	ldrb	r3, [r2, #7]
 8011b04:	f36f 0341 	bfc	r3, #1, #1
 8011b08:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].busy = false;
 8011b0a:	7bfa      	ldrb	r2, [r7, #15]
 8011b0c:	7bbb      	ldrb	r3, [r7, #14]
 8011b0e:	4908      	ldr	r1, [pc, #32]	@ (8011b30 <usbd_edpt_clear_stall+0x94>)
 8011b10:	0052      	lsls	r2, r2, #1
 8011b12:	440a      	add	r2, r1
 8011b14:	4413      	add	r3, r2
 8011b16:	f103 0218 	add.w	r2, r3, #24
 8011b1a:	79d3      	ldrb	r3, [r2, #7]
 8011b1c:	f36f 0300 	bfc	r3, #0, #1
 8011b20:	71d3      	strb	r3, [r2, #7]
  }
}
 8011b22:	bf00      	nop
 8011b24:	3710      	adds	r7, #16
 8011b26:	46bd      	mov	sp, r7
 8011b28:	bd80      	pop	{r7, pc}
 8011b2a:	bf00      	nop
 8011b2c:	20000040 	.word	0x20000040
 8011b30:	2000bcb4 	.word	0x2000bcb4

08011b34 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr)
{
 8011b34:	b480      	push	{r7}
 8011b36:	b085      	sub	sp, #20
 8011b38:	af00      	add	r7, sp, #0
 8011b3a:	4603      	mov	r3, r0
 8011b3c:	460a      	mov	r2, r1
 8011b3e:	71fb      	strb	r3, [r7, #7]
 8011b40:	4613      	mov	r3, r2
 8011b42:	71bb      	strb	r3, [r7, #6]
 8011b44:	79bb      	ldrb	r3, [r7, #6]
 8011b46:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8011b48:	7b3b      	ldrb	r3, [r7, #12]
 8011b4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011b4e:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8011b50:	73fb      	strb	r3, [r7, #15]
 8011b52:	79bb      	ldrb	r3, [r7, #6]
 8011b54:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8011b56:	7b7b      	ldrb	r3, [r7, #13]
 8011b58:	09db      	lsrs	r3, r3, #7
 8011b5a:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8011b5c:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 8011b5e:	7bfa      	ldrb	r2, [r7, #15]
 8011b60:	7bbb      	ldrb	r3, [r7, #14]
 8011b62:	490a      	ldr	r1, [pc, #40]	@ (8011b8c <usbd_edpt_stalled+0x58>)
 8011b64:	0052      	lsls	r2, r2, #1
 8011b66:	440a      	add	r2, r1
 8011b68:	4413      	add	r3, r2
 8011b6a:	3318      	adds	r3, #24
 8011b6c:	79db      	ldrb	r3, [r3, #7]
 8011b6e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8011b72:	b2db      	uxtb	r3, r3
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	bf14      	ite	ne
 8011b78:	2301      	movne	r3, #1
 8011b7a:	2300      	moveq	r3, #0
 8011b7c:	b2db      	uxtb	r3, r3
}
 8011b7e:	4618      	mov	r0, r3
 8011b80:	3714      	adds	r7, #20
 8011b82:	46bd      	mov	sp, r7
 8011b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b88:	4770      	bx	lr
 8011b8a:	bf00      	nop
 8011b8c:	2000bcb4 	.word	0x2000bcb4

08011b90 <_status_stage_xact>:
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool _status_stage_xact(uint8_t rhport, tusb_control_request_t const * request)
{
 8011b90:	b580      	push	{r7, lr}
 8011b92:	b084      	sub	sp, #16
 8011b94:	af00      	add	r7, sp, #0
 8011b96:	4603      	mov	r3, r0
 8011b98:	6039      	str	r1, [r7, #0]
 8011b9a:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8011b9c:	683b      	ldr	r3, [r7, #0]
 8011b9e:	781b      	ldrb	r3, [r3, #0]
 8011ba0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8011ba4:	b2db      	uxtb	r3, r3
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d001      	beq.n	8011bae <_status_stage_xact+0x1e>
 8011baa:	2300      	movs	r3, #0
 8011bac:	e000      	b.n	8011bb0 <_status_stage_xact+0x20>
 8011bae:	2380      	movs	r3, #128	@ 0x80
 8011bb0:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8011bb2:	7bf9      	ldrb	r1, [r7, #15]
 8011bb4:	79f8      	ldrb	r0, [r7, #7]
 8011bb6:	2300      	movs	r3, #0
 8011bb8:	2200      	movs	r2, #0
 8011bba:	f7ff fea3 	bl	8011904 <usbd_edpt_xfer>
 8011bbe:	4603      	mov	r3, r0
}
 8011bc0:	4618      	mov	r0, r3
 8011bc2:	3710      	adds	r7, #16
 8011bc4:	46bd      	mov	sp, r7
 8011bc6:	bd80      	pop	{r7, pc}

08011bc8 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, tusb_control_request_t const * request)
{
 8011bc8:	b580      	push	{r7, lr}
 8011bca:	b082      	sub	sp, #8
 8011bcc:	af00      	add	r7, sp, #0
 8011bce:	4603      	mov	r3, r0
 8011bd0:	6039      	str	r1, [r7, #0]
 8011bd2:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request       = (*request);
 8011bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8011c04 <tud_control_status+0x3c>)
 8011bd6:	683a      	ldr	r2, [r7, #0]
 8011bd8:	6810      	ldr	r0, [r2, #0]
 8011bda:	6851      	ldr	r1, [r2, #4]
 8011bdc:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = NULL;
 8011bde:	4b09      	ldr	r3, [pc, #36]	@ (8011c04 <tud_control_status+0x3c>)
 8011be0:	2200      	movs	r2, #0
 8011be2:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8011be4:	4b07      	ldr	r3, [pc, #28]	@ (8011c04 <tud_control_status+0x3c>)
 8011be6:	2200      	movs	r2, #0
 8011be8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len      = 0;
 8011bea:	4b06      	ldr	r3, [pc, #24]	@ (8011c04 <tud_control_status+0x3c>)
 8011bec:	2200      	movs	r2, #0
 8011bee:	819a      	strh	r2, [r3, #12]

  return _status_stage_xact(rhport, request);
 8011bf0:	79fb      	ldrb	r3, [r7, #7]
 8011bf2:	6839      	ldr	r1, [r7, #0]
 8011bf4:	4618      	mov	r0, r3
 8011bf6:	f7ff ffcb 	bl	8011b90 <_status_stage_xact>
 8011bfa:	4603      	mov	r3, r0
}
 8011bfc:	4618      	mov	r0, r3
 8011bfe:	3708      	adds	r7, #8
 8011c00:	46bd      	mov	sp, r7
 8011c02:	bd80      	pop	{r7, pc}
 8011c04:	2000be00 	.word	0x2000be00

08011c08 <_data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool _data_stage_xact(uint8_t rhport)
{
 8011c08:	b580      	push	{r7, lr}
 8011c0a:	b088      	sub	sp, #32
 8011c0c:	af00      	add	r7, sp, #0
 8011c0e:	4603      	mov	r3, r0
 8011c10:	71fb      	strb	r3, [r7, #7]
  uint16_t const xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_SIZE);
 8011c12:	4b24      	ldr	r3, [pc, #144]	@ (8011ca4 <_data_stage_xact+0x9c>)
 8011c14:	899a      	ldrh	r2, [r3, #12]
 8011c16:	4b23      	ldr	r3, [pc, #140]	@ (8011ca4 <_data_stage_xact+0x9c>)
 8011c18:	89db      	ldrh	r3, [r3, #14]
 8011c1a:	1ad3      	subs	r3, r2, r3
 8011c1c:	b29b      	uxth	r3, r3
 8011c1e:	837b      	strh	r3, [r7, #26]
 8011c20:	2340      	movs	r3, #64	@ 0x40
 8011c22:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8011c24:	8b7a      	ldrh	r2, [r7, #26]
 8011c26:	8b3b      	ldrh	r3, [r7, #24]
 8011c28:	4293      	cmp	r3, r2
 8011c2a:	bf28      	it	cs
 8011c2c:	4613      	movcs	r3, r2
 8011c2e:	b29b      	uxth	r3, r3
 8011c30:	83bb      	strh	r3, [r7, #28]

  uint8_t ep_addr = EDPT_CTRL_OUT;
 8011c32:	2300      	movs	r3, #0
 8011c34:	77fb      	strb	r3, [r7, #31]

  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 8011c36:	4b1b      	ldr	r3, [pc, #108]	@ (8011ca4 <_data_stage_xact+0x9c>)
 8011c38:	781b      	ldrb	r3, [r3, #0]
 8011c3a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8011c3e:	b2db      	uxtb	r3, r3
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d01e      	beq.n	8011c82 <_data_stage_xact+0x7a>
  {
    ep_addr = EDPT_CTRL_IN;
 8011c44:	2380      	movs	r3, #128	@ 0x80
 8011c46:	77fb      	strb	r3, [r7, #31]
    if ( xact_len ) {
 8011c48:	8bbb      	ldrh	r3, [r7, #28]
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d019      	beq.n	8011c82 <_data_stage_xact+0x7a>
      TU_VERIFY(0 == tu_memcpy_s(_usbd_ctrl_buf, CFG_TUD_ENDPOINT0_SIZE, _ctrl_xfer.buffer, xact_len));
 8011c4e:	4b15      	ldr	r3, [pc, #84]	@ (8011ca4 <_data_stage_xact+0x9c>)
 8011c50:	689a      	ldr	r2, [r3, #8]
 8011c52:	8bbb      	ldrh	r3, [r7, #28]
 8011c54:	4914      	ldr	r1, [pc, #80]	@ (8011ca8 <_data_stage_xact+0xa0>)
 8011c56:	6179      	str	r1, [r7, #20]
 8011c58:	2140      	movs	r1, #64	@ 0x40
 8011c5a:	6139      	str	r1, [r7, #16]
 8011c5c:	60fa      	str	r2, [r7, #12]
 8011c5e:	60bb      	str	r3, [r7, #8]
  if (count > destsz) {
 8011c60:	693a      	ldr	r2, [r7, #16]
 8011c62:	68bb      	ldr	r3, [r7, #8]
 8011c64:	429a      	cmp	r2, r3
 8011c66:	d202      	bcs.n	8011c6e <_data_stage_xact+0x66>
    return -1;
 8011c68:	f04f 33ff 	mov.w	r3, #4294967295
 8011c6c:	e005      	b.n	8011c7a <_data_stage_xact+0x72>
  memcpy(dest, src, count);
 8011c6e:	68ba      	ldr	r2, [r7, #8]
 8011c70:	68f9      	ldr	r1, [r7, #12]
 8011c72:	6978      	ldr	r0, [r7, #20]
 8011c74:	f002 ff11 	bl	8014a9a <memcpy>
  return 0;
 8011c78:	2300      	movs	r3, #0
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d001      	beq.n	8011c82 <_data_stage_xact+0x7a>
 8011c7e:	2300      	movs	r3, #0
 8011c80:	e00b      	b.n	8011c9a <_data_stage_xact+0x92>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8011c82:	8bbb      	ldrh	r3, [r7, #28]
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	d001      	beq.n	8011c8c <_data_stage_xact+0x84>
 8011c88:	4a07      	ldr	r2, [pc, #28]	@ (8011ca8 <_data_stage_xact+0xa0>)
 8011c8a:	e000      	b.n	8011c8e <_data_stage_xact+0x86>
 8011c8c:	2200      	movs	r2, #0
 8011c8e:	8bbb      	ldrh	r3, [r7, #28]
 8011c90:	7ff9      	ldrb	r1, [r7, #31]
 8011c92:	79f8      	ldrb	r0, [r7, #7]
 8011c94:	f7ff fe36 	bl	8011904 <usbd_edpt_xfer>
 8011c98:	4603      	mov	r3, r0
}
 8011c9a:	4618      	mov	r0, r3
 8011c9c:	3720      	adds	r7, #32
 8011c9e:	46bd      	mov	sp, r7
 8011ca0:	bd80      	pop	{r7, pc}
 8011ca2:	bf00      	nop
 8011ca4:	2000be00 	.word	0x2000be00
 8011ca8:	2000be14 	.word	0x2000be14

08011cac <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, tusb_control_request_t const * request, void* buffer, uint16_t len)
{
 8011cac:	b580      	push	{r7, lr}
 8011cae:	b088      	sub	sp, #32
 8011cb0:	af00      	add	r7, sp, #0
 8011cb2:	60b9      	str	r1, [r7, #8]
 8011cb4:	607a      	str	r2, [r7, #4]
 8011cb6:	461a      	mov	r2, r3
 8011cb8:	4603      	mov	r3, r0
 8011cba:	73fb      	strb	r3, [r7, #15]
 8011cbc:	4613      	mov	r3, r2
 8011cbe:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request       = (*request);
 8011cc0:	4b37      	ldr	r3, [pc, #220]	@ (8011da0 <tud_control_xfer+0xf4>)
 8011cc2:	68ba      	ldr	r2, [r7, #8]
 8011cc4:	6810      	ldr	r0, [r2, #0]
 8011cc6:	6851      	ldr	r1, [r2, #4]
 8011cc8:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = (uint8_t*) buffer;
 8011cca:	4a35      	ldr	r2, [pc, #212]	@ (8011da0 <tud_control_xfer+0xf4>)
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 8011cd0:	4b33      	ldr	r3, [pc, #204]	@ (8011da0 <tud_control_xfer+0xf4>)
 8011cd2:	2200      	movs	r2, #0
 8011cd4:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len      = tu_min16(len, request->wLength);
 8011cd6:	68bb      	ldr	r3, [r7, #8]
 8011cd8:	88db      	ldrh	r3, [r3, #6]
 8011cda:	b29a      	uxth	r2, r3
 8011cdc:	89bb      	ldrh	r3, [r7, #12]
 8011cde:	827b      	strh	r3, [r7, #18]
 8011ce0:	4613      	mov	r3, r2
 8011ce2:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8011ce4:	8a7a      	ldrh	r2, [r7, #18]
 8011ce6:	8a3b      	ldrh	r3, [r7, #16]
 8011ce8:	4293      	cmp	r3, r2
 8011cea:	bf28      	it	cs
 8011cec:	4613      	movcs	r3, r2
 8011cee:	b29a      	uxth	r2, r3
 8011cf0:	4b2b      	ldr	r3, [pc, #172]	@ (8011da0 <tud_control_xfer+0xf4>)
 8011cf2:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U)
 8011cf4:	68bb      	ldr	r3, [r7, #8]
 8011cf6:	88db      	ldrh	r3, [r3, #6]
 8011cf8:	b29b      	uxth	r3, r3
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d030      	beq.n	8011d60 <tud_control_xfer+0xb4>
  {
    if(_ctrl_xfer.data_len > 0U)
 8011cfe:	4b28      	ldr	r3, [pc, #160]	@ (8011da0 <tud_control_xfer+0xf4>)
 8011d00:	899b      	ldrh	r3, [r3, #12]
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d012      	beq.n	8011d2c <tud_control_xfer+0x80>
    {
      TU_ASSERT(buffer);
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d10f      	bne.n	8011d2c <tud_control_xfer+0x80>
 8011d0c:	2275      	movs	r2, #117	@ 0x75
 8011d0e:	4925      	ldr	r1, [pc, #148]	@ (8011da4 <tud_control_xfer+0xf8>)
 8011d10:	4825      	ldr	r0, [pc, #148]	@ (8011da8 <tud_control_xfer+0xfc>)
 8011d12:	f002 fd03 	bl	801471c <iprintf>
 8011d16:	4b25      	ldr	r3, [pc, #148]	@ (8011dac <tud_control_xfer+0x100>)
 8011d18:	61bb      	str	r3, [r7, #24]
 8011d1a:	69bb      	ldr	r3, [r7, #24]
 8011d1c:	681b      	ldr	r3, [r3, #0]
 8011d1e:	f003 0301 	and.w	r3, r3, #1
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d000      	beq.n	8011d28 <tud_control_xfer+0x7c>
 8011d26:	be00      	bkpt	0x0000
 8011d28:	2300      	movs	r3, #0
 8011d2a:	e035      	b.n	8011d98 <tud_control_xfer+0xec>
    }

//    TU_LOG2("  Control total data length is %u bytes\r\n", _ctrl_xfer.data_len);

    // Data stage
    TU_ASSERT( _data_stage_xact(rhport) );
 8011d2c:	7bfb      	ldrb	r3, [r7, #15]
 8011d2e:	4618      	mov	r0, r3
 8011d30:	f7ff ff6a 	bl	8011c08 <_data_stage_xact>
 8011d34:	4603      	mov	r3, r0
 8011d36:	f083 0301 	eor.w	r3, r3, #1
 8011d3a:	b2db      	uxtb	r3, r3
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d02a      	beq.n	8011d96 <tud_control_xfer+0xea>
 8011d40:	227b      	movs	r2, #123	@ 0x7b
 8011d42:	4918      	ldr	r1, [pc, #96]	@ (8011da4 <tud_control_xfer+0xf8>)
 8011d44:	4818      	ldr	r0, [pc, #96]	@ (8011da8 <tud_control_xfer+0xfc>)
 8011d46:	f002 fce9 	bl	801471c <iprintf>
 8011d4a:	4b18      	ldr	r3, [pc, #96]	@ (8011dac <tud_control_xfer+0x100>)
 8011d4c:	617b      	str	r3, [r7, #20]
 8011d4e:	697b      	ldr	r3, [r7, #20]
 8011d50:	681b      	ldr	r3, [r3, #0]
 8011d52:	f003 0301 	and.w	r3, r3, #1
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d000      	beq.n	8011d5c <tud_control_xfer+0xb0>
 8011d5a:	be00      	bkpt	0x0000
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	e01b      	b.n	8011d98 <tud_control_xfer+0xec>
  }
  else
  {
    // Status stage
    TU_ASSERT( _status_stage_xact(rhport, request) );
 8011d60:	7bfb      	ldrb	r3, [r7, #15]
 8011d62:	68b9      	ldr	r1, [r7, #8]
 8011d64:	4618      	mov	r0, r3
 8011d66:	f7ff ff13 	bl	8011b90 <_status_stage_xact>
 8011d6a:	4603      	mov	r3, r0
 8011d6c:	f083 0301 	eor.w	r3, r3, #1
 8011d70:	b2db      	uxtb	r3, r3
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d00f      	beq.n	8011d96 <tud_control_xfer+0xea>
 8011d76:	2280      	movs	r2, #128	@ 0x80
 8011d78:	490a      	ldr	r1, [pc, #40]	@ (8011da4 <tud_control_xfer+0xf8>)
 8011d7a:	480b      	ldr	r0, [pc, #44]	@ (8011da8 <tud_control_xfer+0xfc>)
 8011d7c:	f002 fcce 	bl	801471c <iprintf>
 8011d80:	4b0a      	ldr	r3, [pc, #40]	@ (8011dac <tud_control_xfer+0x100>)
 8011d82:	61fb      	str	r3, [r7, #28]
 8011d84:	69fb      	ldr	r3, [r7, #28]
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	f003 0301 	and.w	r3, r3, #1
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d000      	beq.n	8011d92 <tud_control_xfer+0xe6>
 8011d90:	be00      	bkpt	0x0000
 8011d92:	2300      	movs	r3, #0
 8011d94:	e000      	b.n	8011d98 <tud_control_xfer+0xec>
  }

  return true;
 8011d96:	2301      	movs	r3, #1
}
 8011d98:	4618      	mov	r0, r3
 8011d9a:	3720      	adds	r7, #32
 8011d9c:	46bd      	mov	sp, r7
 8011d9e:	bd80      	pop	{r7, pc}
 8011da0:	2000be00 	.word	0x2000be00
 8011da4:	08039d20 	.word	0x08039d20
 8011da8:	08016ea4 	.word	0x08016ea4
 8011dac:	e000edf0 	.word	0xe000edf0

08011db0 <usbd_control_reset>:
void usbd_control_set_request(tusb_control_request_t const *request);
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp );
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

void usbd_control_reset(void)
{
 8011db0:	b580      	push	{r7, lr}
 8011db2:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 8011db4:	2214      	movs	r2, #20
 8011db6:	2100      	movs	r1, #0
 8011db8:	4802      	ldr	r0, [pc, #8]	@ (8011dc4 <usbd_control_reset+0x14>)
 8011dba:	f002 fd99 	bl	80148f0 <memset>
}
 8011dbe:	bf00      	nop
 8011dc0:	bd80      	pop	{r7, pc}
 8011dc2:	bf00      	nop
 8011dc4:	2000be00 	.word	0x2000be00

08011dc8 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp )
{
 8011dc8:	b480      	push	{r7}
 8011dca:	b083      	sub	sp, #12
 8011dcc:	af00      	add	r7, sp, #0
 8011dce:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 8011dd0:	4a04      	ldr	r2, [pc, #16]	@ (8011de4 <usbd_control_set_complete_callback+0x1c>)
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	6113      	str	r3, [r2, #16]
}
 8011dd6:	bf00      	nop
 8011dd8:	370c      	adds	r7, #12
 8011dda:	46bd      	mov	sp, r7
 8011ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011de0:	4770      	bx	lr
 8011de2:	bf00      	nop
 8011de4:	2000be00 	.word	0x2000be00

08011de8 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(tusb_control_request_t const *request)
{
 8011de8:	b480      	push	{r7}
 8011dea:	b083      	sub	sp, #12
 8011dec:	af00      	add	r7, sp, #0
 8011dee:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request       = (*request);
 8011df0:	4b09      	ldr	r3, [pc, #36]	@ (8011e18 <usbd_control_set_request+0x30>)
 8011df2:	687a      	ldr	r2, [r7, #4]
 8011df4:	6810      	ldr	r0, [r2, #0]
 8011df6:	6851      	ldr	r1, [r2, #4]
 8011df8:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = NULL;
 8011dfa:	4b07      	ldr	r3, [pc, #28]	@ (8011e18 <usbd_control_set_request+0x30>)
 8011dfc:	2200      	movs	r2, #0
 8011dfe:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8011e00:	4b05      	ldr	r3, [pc, #20]	@ (8011e18 <usbd_control_set_request+0x30>)
 8011e02:	2200      	movs	r2, #0
 8011e04:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len      = 0;
 8011e06:	4b04      	ldr	r3, [pc, #16]	@ (8011e18 <usbd_control_set_request+0x30>)
 8011e08:	2200      	movs	r2, #0
 8011e0a:	819a      	strh	r2, [r3, #12]
}
 8011e0c:	bf00      	nop
 8011e0e:	370c      	adds	r7, #12
 8011e10:	46bd      	mov	sp, r7
 8011e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e16:	4770      	bx	lr
 8011e18:	2000be00 	.word	0x2000be00

08011e1c <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 8011e1c:	b580      	push	{r7, lr}
 8011e1e:	b088      	sub	sp, #32
 8011e20:	af00      	add	r7, sp, #0
 8011e22:	603b      	str	r3, [r7, #0]
 8011e24:	4603      	mov	r3, r0
 8011e26:	71fb      	strb	r3, [r7, #7]
 8011e28:	460b      	mov	r3, r1
 8011e2a:	71bb      	strb	r3, [r7, #6]
 8011e2c:	4613      	mov	r3, r2
 8011e2e:	717b      	strb	r3, [r7, #5]
 8011e30:	79bb      	ldrb	r3, [r7, #6]
 8011e32:	73fb      	strb	r3, [r7, #15]
 8011e34:	7bfb      	ldrb	r3, [r7, #15]
 8011e36:	09db      	lsrs	r3, r3, #7
 8011e38:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 8011e3a:	4a58      	ldr	r2, [pc, #352]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011e3c:	7812      	ldrb	r2, [r2, #0]
 8011e3e:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 8011e42:	b2d2      	uxtb	r2, r2
 8011e44:	4293      	cmp	r3, r2
 8011e46:	d026      	beq.n	8011e96 <usbd_control_xfer_cb+0x7a>
  {
    TU_ASSERT(0 == xferred_bytes);
 8011e48:	683b      	ldr	r3, [r7, #0]
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d00f      	beq.n	8011e6e <usbd_control_xfer_cb+0x52>
 8011e4e:	22ad      	movs	r2, #173	@ 0xad
 8011e50:	4953      	ldr	r1, [pc, #332]	@ (8011fa0 <usbd_control_xfer_cb+0x184>)
 8011e52:	4854      	ldr	r0, [pc, #336]	@ (8011fa4 <usbd_control_xfer_cb+0x188>)
 8011e54:	f002 fc62 	bl	801471c <iprintf>
 8011e58:	4b53      	ldr	r3, [pc, #332]	@ (8011fa8 <usbd_control_xfer_cb+0x18c>)
 8011e5a:	613b      	str	r3, [r7, #16]
 8011e5c:	693b      	ldr	r3, [r7, #16]
 8011e5e:	681b      	ldr	r3, [r3, #0]
 8011e60:	f003 0301 	and.w	r3, r3, #1
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d000      	beq.n	8011e6a <usbd_control_xfer_cb+0x4e>
 8011e68:	be00      	bkpt	0x0000
 8011e6a:	2300      	movs	r3, #0
 8011e6c:	e091      	b.n	8011f92 <usbd_control_xfer_cb+0x176>

    // invoke optional dcd hook if available
    if (dcd_edpt0_status_complete) dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8011e6e:	4b4f      	ldr	r3, [pc, #316]	@ (8011fac <usbd_control_xfer_cb+0x190>)
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d004      	beq.n	8011e7e <usbd_control_xfer_cb+0x62>
 8011e74:	79fb      	ldrb	r3, [r7, #7]
 8011e76:	4949      	ldr	r1, [pc, #292]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011e78:	4618      	mov	r0, r3
 8011e7a:	f3af 8000 	nop.w

    if (_ctrl_xfer.complete_cb)
 8011e7e:	4b47      	ldr	r3, [pc, #284]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011e80:	691b      	ldr	r3, [r3, #16]
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d005      	beq.n	8011e92 <usbd_control_xfer_cb+0x76>
    {
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8011e86:	4b45      	ldr	r3, [pc, #276]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011e88:	691b      	ldr	r3, [r3, #16]
 8011e8a:	79f8      	ldrb	r0, [r7, #7]
 8011e8c:	4a43      	ldr	r2, [pc, #268]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011e8e:	2103      	movs	r1, #3
 8011e90:	4798      	blx	r3
    }

    return true;
 8011e92:	2301      	movs	r3, #1
 8011e94:	e07d      	b.n	8011f92 <usbd_control_xfer_cb+0x176>
  }

  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT )
 8011e96:	4b41      	ldr	r3, [pc, #260]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011e98:	781b      	ldrb	r3, [r3, #0]
 8011e9a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8011e9e:	b2db      	uxtb	r3, r3
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d10c      	bne.n	8011ebe <usbd_control_xfer_cb+0xa2>
  {
    TU_VERIFY(_ctrl_xfer.buffer);
 8011ea4:	4b3d      	ldr	r3, [pc, #244]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011ea6:	689b      	ldr	r3, [r3, #8]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d101      	bne.n	8011eb0 <usbd_control_xfer_cb+0x94>
 8011eac:	2300      	movs	r3, #0
 8011eae:	e070      	b.n	8011f92 <usbd_control_xfer_cb+0x176>
    memcpy(_ctrl_xfer.buffer, _usbd_ctrl_buf, xferred_bytes);
 8011eb0:	4b3a      	ldr	r3, [pc, #232]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011eb2:	689b      	ldr	r3, [r3, #8]
 8011eb4:	683a      	ldr	r2, [r7, #0]
 8011eb6:	493e      	ldr	r1, [pc, #248]	@ (8011fb0 <usbd_control_xfer_cb+0x194>)
 8011eb8:	4618      	mov	r0, r3
 8011eba:	f002 fdee 	bl	8014a9a <memcpy>
    TU_LOG_MEM(2, _usbd_ctrl_buf, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8011ebe:	4b37      	ldr	r3, [pc, #220]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011ec0:	89da      	ldrh	r2, [r3, #14]
 8011ec2:	683b      	ldr	r3, [r7, #0]
 8011ec4:	b29b      	uxth	r3, r3
 8011ec6:	4413      	add	r3, r2
 8011ec8:	b29a      	uxth	r2, r3
 8011eca:	4b34      	ldr	r3, [pc, #208]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011ecc:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 8011ece:	4b33      	ldr	r3, [pc, #204]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011ed0:	689a      	ldr	r2, [r3, #8]
 8011ed2:	683b      	ldr	r3, [r7, #0]
 8011ed4:	4413      	add	r3, r2
 8011ed6:	4a31      	ldr	r2, [pc, #196]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011ed8:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 8011eda:	4b30      	ldr	r3, [pc, #192]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011edc:	88da      	ldrh	r2, [r3, #6]
 8011ede:	4b2f      	ldr	r3, [pc, #188]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011ee0:	89db      	ldrh	r3, [r3, #14]
 8011ee2:	429a      	cmp	r2, r3
 8011ee4:	d002      	beq.n	8011eec <usbd_control_xfer_cb+0xd0>
 8011ee6:	683b      	ldr	r3, [r7, #0]
 8011ee8:	2b3f      	cmp	r3, #63	@ 0x3f
 8011eea:	d836      	bhi.n	8011f5a <usbd_control_xfer_cb+0x13e>
  {
    // DATA stage is complete
    bool is_ok = true;
 8011eec:	2301      	movs	r3, #1
 8011eee:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if ( _ctrl_xfer.complete_cb )
 8011ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011ef2:	691b      	ldr	r3, [r3, #16]
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d007      	beq.n	8011f08 <usbd_control_xfer_cb+0xec>
    {
      #if CFG_TUSB_DEBUG >= 2
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 8011ef8:	4b28      	ldr	r3, [pc, #160]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011efa:	691b      	ldr	r3, [r3, #16]
 8011efc:	79f8      	ldrb	r0, [r7, #7]
 8011efe:	4a27      	ldr	r2, [pc, #156]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011f00:	2102      	movs	r1, #2
 8011f02:	4798      	blx	r3
 8011f04:	4603      	mov	r3, r0
 8011f06:	77fb      	strb	r3, [r7, #31]
    }

    if ( is_ok )
 8011f08:	7ffb      	ldrb	r3, [r7, #31]
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d01a      	beq.n	8011f44 <usbd_control_xfer_cb+0x128>
    {
      // Send status
      TU_ASSERT( _status_stage_xact(rhport, &_ctrl_xfer.request) );
 8011f0e:	79fb      	ldrb	r3, [r7, #7]
 8011f10:	4922      	ldr	r1, [pc, #136]	@ (8011f9c <usbd_control_xfer_cb+0x180>)
 8011f12:	4618      	mov	r0, r3
 8011f14:	f7ff fe3c 	bl	8011b90 <_status_stage_xact>
 8011f18:	4603      	mov	r3, r0
 8011f1a:	f083 0301 	eor.w	r3, r3, #1
 8011f1e:	b2db      	uxtb	r3, r3
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d034      	beq.n	8011f8e <usbd_control_xfer_cb+0x172>
 8011f24:	22da      	movs	r2, #218	@ 0xda
 8011f26:	491e      	ldr	r1, [pc, #120]	@ (8011fa0 <usbd_control_xfer_cb+0x184>)
 8011f28:	481e      	ldr	r0, [pc, #120]	@ (8011fa4 <usbd_control_xfer_cb+0x188>)
 8011f2a:	f002 fbf7 	bl	801471c <iprintf>
 8011f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8011fa8 <usbd_control_xfer_cb+0x18c>)
 8011f30:	617b      	str	r3, [r7, #20]
 8011f32:	697b      	ldr	r3, [r7, #20]
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	f003 0301 	and.w	r3, r3, #1
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	d000      	beq.n	8011f40 <usbd_control_xfer_cb+0x124>
 8011f3e:	be00      	bkpt	0x0000
 8011f40:	2300      	movs	r3, #0
 8011f42:	e026      	b.n	8011f92 <usbd_control_xfer_cb+0x176>
    }else
    {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 8011f44:	79fb      	ldrb	r3, [r7, #7]
 8011f46:	2100      	movs	r1, #0
 8011f48:	4618      	mov	r0, r3
 8011f4a:	f000 ffd9 	bl	8012f00 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 8011f4e:	79fb      	ldrb	r3, [r7, #7]
 8011f50:	2180      	movs	r1, #128	@ 0x80
 8011f52:	4618      	mov	r0, r3
 8011f54:	f000 ffd4 	bl	8012f00 <dcd_edpt_stall>
  {
 8011f58:	e019      	b.n	8011f8e <usbd_control_xfer_cb+0x172>
    }
  }
  else
  {
    // More data to transfer
    TU_ASSERT( _data_stage_xact(rhport) );
 8011f5a:	79fb      	ldrb	r3, [r7, #7]
 8011f5c:	4618      	mov	r0, r3
 8011f5e:	f7ff fe53 	bl	8011c08 <_data_stage_xact>
 8011f62:	4603      	mov	r3, r0
 8011f64:	f083 0301 	eor.w	r3, r3, #1
 8011f68:	b2db      	uxtb	r3, r3
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d010      	beq.n	8011f90 <usbd_control_xfer_cb+0x174>
 8011f6e:	22e5      	movs	r2, #229	@ 0xe5
 8011f70:	490b      	ldr	r1, [pc, #44]	@ (8011fa0 <usbd_control_xfer_cb+0x184>)
 8011f72:	480c      	ldr	r0, [pc, #48]	@ (8011fa4 <usbd_control_xfer_cb+0x188>)
 8011f74:	f002 fbd2 	bl	801471c <iprintf>
 8011f78:	4b0b      	ldr	r3, [pc, #44]	@ (8011fa8 <usbd_control_xfer_cb+0x18c>)
 8011f7a:	61bb      	str	r3, [r7, #24]
 8011f7c:	69bb      	ldr	r3, [r7, #24]
 8011f7e:	681b      	ldr	r3, [r3, #0]
 8011f80:	f003 0301 	and.w	r3, r3, #1
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d000      	beq.n	8011f8a <usbd_control_xfer_cb+0x16e>
 8011f88:	be00      	bkpt	0x0000
 8011f8a:	2300      	movs	r3, #0
 8011f8c:	e001      	b.n	8011f92 <usbd_control_xfer_cb+0x176>
  {
 8011f8e:	bf00      	nop
  }

  return true;
 8011f90:	2301      	movs	r3, #1
}
 8011f92:	4618      	mov	r0, r3
 8011f94:	3720      	adds	r7, #32
 8011f96:	46bd      	mov	sp, r7
 8011f98:	bd80      	pop	{r7, pc}
 8011f9a:	bf00      	nop
 8011f9c:	2000be00 	.word	0x2000be00
 8011fa0:	08039d34 	.word	0x08039d34
 8011fa4:	08016ea4 	.word	0x08016ea4
 8011fa8:	e000edf0 	.word	0xe000edf0
 8011fac:	00000000 	.word	0x00000000
 8011fb0:	2000be14 	.word	0x2000be14

08011fb4 <dcd_event_sof>:

  dcd_event_handler(&event, in_isr);
}

static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr)
{
 8011fb4:	b580      	push	{r7, lr}
 8011fb6:	b086      	sub	sp, #24
 8011fb8:	af00      	add	r7, sp, #0
 8011fba:	4603      	mov	r3, r0
 8011fbc:	6039      	str	r1, [r7, #0]
 8011fbe:	71fb      	strb	r3, [r7, #7]
 8011fc0:	4613      	mov	r3, r2
 8011fc2:	71bb      	strb	r3, [r7, #6]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SOF };
 8011fc4:	f107 030c 	add.w	r3, r7, #12
 8011fc8:	2200      	movs	r2, #0
 8011fca:	601a      	str	r2, [r3, #0]
 8011fcc:	605a      	str	r2, [r3, #4]
 8011fce:	609a      	str	r2, [r3, #8]
 8011fd0:	79fb      	ldrb	r3, [r7, #7]
 8011fd2:	733b      	strb	r3, [r7, #12]
 8011fd4:	2303      	movs	r3, #3
 8011fd6:	737b      	strb	r3, [r7, #13]
  event.sof.frame_count = frame_count;
 8011fd8:	683b      	ldr	r3, [r7, #0]
 8011fda:	613b      	str	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 8011fdc:	79ba      	ldrb	r2, [r7, #6]
 8011fde:	f107 030c 	add.w	r3, r7, #12
 8011fe2:	4611      	mov	r1, r2
 8011fe4:	4618      	mov	r0, r3
 8011fe6:	f7ff f9dd 	bl	80113a4 <dcd_event_handler>
}
 8011fea:	bf00      	nop
 8011fec:	3718      	adds	r7, #24
 8011fee:	46bd      	mov	sp, r7
 8011ff0:	bd80      	pop	{r7, pc}
	...

08011ff4 <__NVIC_EnableIRQ>:
{
 8011ff4:	b480      	push	{r7}
 8011ff6:	b083      	sub	sp, #12
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	4603      	mov	r3, r0
 8011ffc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8011ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012002:	2b00      	cmp	r3, #0
 8012004:	db0b      	blt.n	801201e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8012006:	79fb      	ldrb	r3, [r7, #7]
 8012008:	f003 021f 	and.w	r2, r3, #31
 801200c:	4907      	ldr	r1, [pc, #28]	@ (801202c <__NVIC_EnableIRQ+0x38>)
 801200e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012012:	095b      	lsrs	r3, r3, #5
 8012014:	2001      	movs	r0, #1
 8012016:	fa00 f202 	lsl.w	r2, r0, r2
 801201a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 801201e:	bf00      	nop
 8012020:	370c      	adds	r7, #12
 8012022:	46bd      	mov	sp, r7
 8012024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012028:	4770      	bx	lr
 801202a:	bf00      	nop
 801202c:	e000e100 	.word	0xe000e100

08012030 <dwc2_phy_init>:
  while ( count-- ) __NOP();
}

// MCU specific PHY init, called BEFORE core reset
static inline void dwc2_phy_init(dwc2_regs_t * dwc2, uint8_t hs_phy_type)
{
 8012030:	b480      	push	{r7}
 8012032:	b083      	sub	sp, #12
 8012034:	af00      	add	r7, sp, #0
 8012036:	6078      	str	r0, [r7, #4]
 8012038:	460b      	mov	r3, r1
 801203a:	70fb      	strb	r3, [r7, #3]
  if ( hs_phy_type == HS_PHY_TYPE_NONE )
 801203c:	78fb      	ldrb	r3, [r7, #3]
 801203e:	2b00      	cmp	r3, #0
 8012040:	d106      	bne.n	8012050 <dwc2_phy_init+0x20>
  {
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012046:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	639a      	str	r2, [r3, #56]	@ 0x38
      // Enable PLL internal PHY
      USB_HS_PHYC->USB_HS_PHYC_PLL |= USB_HS_PHYC_PLL_PLLEN;
#endif
    }
  }
}
 801204e:	e005      	b.n	801205c <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012054:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 801205c:	bf00      	nop
 801205e:	370c      	adds	r7, #12
 8012060:	46bd      	mov	sp, r7
 8012062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012066:	4770      	bx	lr

08012068 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t * dwc2, uint8_t hs_phy_type)
{
 8012068:	b480      	push	{r7}
 801206a:	b085      	sub	sp, #20
 801206c:	af00      	add	r7, sp, #0
 801206e:	6078      	str	r0, [r7, #4]
 8012070:	460b      	mov	r3, r1
 8012072:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if ( hs_phy_type == HS_PHY_TYPE_NONE )
 8012074:	78fb      	ldrb	r3, [r7, #3]
 8012076:	2b00      	cmp	r3, #0
 8012078:	d152      	bne.n	8012120 <dwc2_phy_update+0xb8>
  {
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if ( SystemCoreClock >= 32000000u )
 801207a:	4b2c      	ldr	r3, [pc, #176]	@ (801212c <dwc2_phy_update+0xc4>)
 801207c:	681b      	ldr	r3, [r3, #0]
 801207e:	4a2c      	ldr	r2, [pc, #176]	@ (8012130 <dwc2_phy_update+0xc8>)
 8012080:	4293      	cmp	r3, r2
 8012082:	d302      	bcc.n	801208a <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 8012084:	2306      	movs	r3, #6
 8012086:	60fb      	str	r3, [r7, #12]
 8012088:	e041      	b.n	801210e <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 27500000u )
 801208a:	4b28      	ldr	r3, [pc, #160]	@ (801212c <dwc2_phy_update+0xc4>)
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	4a29      	ldr	r2, [pc, #164]	@ (8012134 <dwc2_phy_update+0xcc>)
 8012090:	4293      	cmp	r3, r2
 8012092:	d902      	bls.n	801209a <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 8012094:	2307      	movs	r3, #7
 8012096:	60fb      	str	r3, [r7, #12]
 8012098:	e039      	b.n	801210e <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 24000000u )
 801209a:	4b24      	ldr	r3, [pc, #144]	@ (801212c <dwc2_phy_update+0xc4>)
 801209c:	681b      	ldr	r3, [r3, #0]
 801209e:	4a26      	ldr	r2, [pc, #152]	@ (8012138 <dwc2_phy_update+0xd0>)
 80120a0:	4293      	cmp	r3, r2
 80120a2:	d302      	bcc.n	80120aa <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 80120a4:	2308      	movs	r3, #8
 80120a6:	60fb      	str	r3, [r7, #12]
 80120a8:	e031      	b.n	801210e <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 21800000u )
 80120aa:	4b20      	ldr	r3, [pc, #128]	@ (801212c <dwc2_phy_update+0xc4>)
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	4a23      	ldr	r2, [pc, #140]	@ (801213c <dwc2_phy_update+0xd4>)
 80120b0:	4293      	cmp	r3, r2
 80120b2:	d902      	bls.n	80120ba <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 80120b4:	2309      	movs	r3, #9
 80120b6:	60fb      	str	r3, [r7, #12]
 80120b8:	e029      	b.n	801210e <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 20000000u )
 80120ba:	4b1c      	ldr	r3, [pc, #112]	@ (801212c <dwc2_phy_update+0xc4>)
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	4a20      	ldr	r2, [pc, #128]	@ (8012140 <dwc2_phy_update+0xd8>)
 80120c0:	4293      	cmp	r3, r2
 80120c2:	d902      	bls.n	80120ca <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 80120c4:	230a      	movs	r3, #10
 80120c6:	60fb      	str	r3, [r7, #12]
 80120c8:	e021      	b.n	801210e <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 18500000u )
 80120ca:	4b18      	ldr	r3, [pc, #96]	@ (801212c <dwc2_phy_update+0xc4>)
 80120cc:	681b      	ldr	r3, [r3, #0]
 80120ce:	4a1d      	ldr	r2, [pc, #116]	@ (8012144 <dwc2_phy_update+0xdc>)
 80120d0:	4293      	cmp	r3, r2
 80120d2:	d902      	bls.n	80120da <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 80120d4:	230b      	movs	r3, #11
 80120d6:	60fb      	str	r3, [r7, #12]
 80120d8:	e019      	b.n	801210e <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 17200000u )
 80120da:	4b14      	ldr	r3, [pc, #80]	@ (801212c <dwc2_phy_update+0xc4>)
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	4a1a      	ldr	r2, [pc, #104]	@ (8012148 <dwc2_phy_update+0xe0>)
 80120e0:	4293      	cmp	r3, r2
 80120e2:	d302      	bcc.n	80120ea <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 80120e4:	230c      	movs	r3, #12
 80120e6:	60fb      	str	r3, [r7, #12]
 80120e8:	e011      	b.n	801210e <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 16000000u )
 80120ea:	4b10      	ldr	r3, [pc, #64]	@ (801212c <dwc2_phy_update+0xc4>)
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	4a17      	ldr	r2, [pc, #92]	@ (801214c <dwc2_phy_update+0xe4>)
 80120f0:	4293      	cmp	r3, r2
 80120f2:	d302      	bcc.n	80120fa <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 80120f4:	230d      	movs	r3, #13
 80120f6:	60fb      	str	r3, [r7, #12]
 80120f8:	e009      	b.n	801210e <dwc2_phy_update+0xa6>
    else if ( SystemCoreClock >= 15000000u )
 80120fa:	4b0c      	ldr	r3, [pc, #48]	@ (801212c <dwc2_phy_update+0xc4>)
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	4a14      	ldr	r2, [pc, #80]	@ (8012150 <dwc2_phy_update+0xe8>)
 8012100:	4293      	cmp	r3, r2
 8012102:	d302      	bcc.n	801210a <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 8012104:	230e      	movs	r3, #14
 8012106:	60fb      	str	r3, [r7, #12]
 8012108:	e001      	b.n	801210e <dwc2_phy_update+0xa6>
    else
      turnaround = 0xFu;
 801210a:	230f      	movs	r3, #15
 801210c:	60fb      	str	r3, [r7, #12]

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	68db      	ldr	r3, [r3, #12]
 8012112:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8012116:	68fb      	ldr	r3, [r7, #12]
 8012118:	029b      	lsls	r3, r3, #10
 801211a:	431a      	orrs	r2, r3
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	60da      	str	r2, [r3, #12]
  }
}
 8012120:	bf00      	nop
 8012122:	3714      	adds	r7, #20
 8012124:	46bd      	mov	sp, r7
 8012126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801212a:	4770      	bx	lr
 801212c:	20000004 	.word	0x20000004
 8012130:	01e84800 	.word	0x01e84800
 8012134:	01a39ddf 	.word	0x01a39ddf
 8012138:	016e3600 	.word	0x016e3600
 801213c:	014ca43f 	.word	0x014ca43f
 8012140:	01312cff 	.word	0x01312cff
 8012144:	011a499f 	.word	0x011a499f
 8012148:	01067380 	.word	0x01067380
 801214c:	00f42400 	.word	0x00f42400
 8012150:	00e4e1c0 	.word	0x00e4e1c0

08012154 <calc_grxfsiz>:
// SOF enabling flag - required for SOF to not get disabled in ISR when SOF was enabled by
static bool _sof_en;

// Calculate the RX FIFO size according to recommendations from reference manual
static inline uint16_t calc_grxfsiz(uint16_t max_ep_size, uint8_t ep_count)
{
 8012154:	b480      	push	{r7}
 8012156:	b083      	sub	sp, #12
 8012158:	af00      	add	r7, sp, #0
 801215a:	4603      	mov	r3, r0
 801215c:	460a      	mov	r2, r1
 801215e:	80fb      	strh	r3, [r7, #6]
 8012160:	4613      	mov	r3, r2
 8012162:	717b      	strb	r3, [r7, #5]
  return 15 + 2*(max_ep_size/4) + 2*ep_count;
 8012164:	88fb      	ldrh	r3, [r7, #6]
 8012166:	089b      	lsrs	r3, r3, #2
 8012168:	b29a      	uxth	r2, r3
 801216a:	797b      	ldrb	r3, [r7, #5]
 801216c:	b29b      	uxth	r3, r3
 801216e:	4413      	add	r3, r2
 8012170:	b29b      	uxth	r3, r3
 8012172:	005b      	lsls	r3, r3, #1
 8012174:	b29b      	uxth	r3, r3
 8012176:	330f      	adds	r3, #15
 8012178:	b29b      	uxth	r3, r3
}
 801217a:	4618      	mov	r0, r3
 801217c:	370c      	adds	r7, #12
 801217e:	46bd      	mov	sp, r7
 8012180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012184:	4770      	bx	lr
	...

08012188 <update_grxfsiz>:

static void update_grxfsiz(uint8_t rhport)
{
 8012188:	b580      	push	{r7, lr}
 801218a:	b086      	sub	sp, #24
 801218c:	af00      	add	r7, sp, #0
 801218e:	4603      	mov	r3, r0
 8012190:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t * dwc2     = DWC2_REG(rhport);
 8012192:	79fb      	ldrb	r3, [r7, #7]
 8012194:	4a1b      	ldr	r2, [pc, #108]	@ (8012204 <update_grxfsiz+0x7c>)
 8012196:	011b      	lsls	r3, r3, #4
 8012198:	4413      	add	r3, r2
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	613b      	str	r3, [r7, #16]
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 801219e:	79fb      	ldrb	r3, [r7, #7]
 80121a0:	4a18      	ldr	r2, [pc, #96]	@ (8012204 <update_grxfsiz+0x7c>)
 80121a2:	011b      	lsls	r3, r3, #4
 80121a4:	4413      	add	r3, r2
 80121a6:	3308      	adds	r3, #8
 80121a8:	781b      	ldrb	r3, [r3, #0]
 80121aa:	73fb      	strb	r3, [r7, #15]

  // Determine largest EP size for RX FIFO
  uint16_t max_epsize = 0;
 80121ac:	2300      	movs	r3, #0
 80121ae:	82fb      	strh	r3, [r7, #22]
  for (uint8_t epnum = 0; epnum < ep_count; epnum++)
 80121b0:	2300      	movs	r3, #0
 80121b2:	757b      	strb	r3, [r7, #21]
 80121b4:	e013      	b.n	80121de <update_grxfsiz+0x56>
  {
    max_epsize = tu_max16(max_epsize, xfer_status[epnum][TUSB_DIR_OUT].max_size);
 80121b6:	7d7b      	ldrb	r3, [r7, #21]
 80121b8:	4a13      	ldr	r2, [pc, #76]	@ (8012208 <update_grxfsiz+0x80>)
 80121ba:	015b      	lsls	r3, r3, #5
 80121bc:	4413      	add	r3, r2
 80121be:	330a      	adds	r3, #10
 80121c0:	881a      	ldrh	r2, [r3, #0]
 80121c2:	8afb      	ldrh	r3, [r7, #22]
 80121c4:	81bb      	strh	r3, [r7, #12]
 80121c6:	4613      	mov	r3, r2
 80121c8:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_max16 (uint16_t x, uint16_t y) { return (x > y) ? x : y; }
 80121ca:	89ba      	ldrh	r2, [r7, #12]
 80121cc:	897b      	ldrh	r3, [r7, #10]
 80121ce:	4293      	cmp	r3, r2
 80121d0:	bf38      	it	cc
 80121d2:	4613      	movcc	r3, r2
 80121d4:	b29b      	uxth	r3, r3
 80121d6:	82fb      	strh	r3, [r7, #22]
  for (uint8_t epnum = 0; epnum < ep_count; epnum++)
 80121d8:	7d7b      	ldrb	r3, [r7, #21]
 80121da:	3301      	adds	r3, #1
 80121dc:	757b      	strb	r3, [r7, #21]
 80121de:	7d7a      	ldrb	r2, [r7, #21]
 80121e0:	7bfb      	ldrb	r3, [r7, #15]
 80121e2:	429a      	cmp	r2, r3
 80121e4:	d3e7      	bcc.n	80121b6 <update_grxfsiz+0x2e>
  }

  // Update size of RX FIFO
  dwc2->grxfsiz = calc_grxfsiz(max_epsize, ep_count);
 80121e6:	7bfa      	ldrb	r2, [r7, #15]
 80121e8:	8afb      	ldrh	r3, [r7, #22]
 80121ea:	4611      	mov	r1, r2
 80121ec:	4618      	mov	r0, r3
 80121ee:	f7ff ffb1 	bl	8012154 <calc_grxfsiz>
 80121f2:	4603      	mov	r3, r0
 80121f4:	461a      	mov	r2, r3
 80121f6:	693b      	ldr	r3, [r7, #16]
 80121f8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80121fa:	bf00      	nop
 80121fc:	3718      	adds	r7, #24
 80121fe:	46bd      	mov	sp, r7
 8012200:	bd80      	pop	{r7, pc}
 8012202:	bf00      	nop
 8012204:	08039d4c 	.word	0x08039d4c
 8012208:	2000be5c 	.word	0x2000be5c

0801220c <bus_reset>:

// Start of Bus Reset
static void bus_reset(uint8_t rhport)
{
 801220c:	b580      	push	{r7, lr}
 801220e:	b086      	sub	sp, #24
 8012210:	af00      	add	r7, sp, #0
 8012212:	4603      	mov	r3, r0
 8012214:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t * dwc2     = DWC2_REG(rhport);
 8012216:	79fb      	ldrb	r3, [r7, #7]
 8012218:	4a3f      	ldr	r2, [pc, #252]	@ (8012318 <bus_reset+0x10c>)
 801221a:	011b      	lsls	r3, r3, #4
 801221c:	4413      	add	r3, r2
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	613b      	str	r3, [r7, #16]
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 8012222:	79fb      	ldrb	r3, [r7, #7]
 8012224:	4a3c      	ldr	r2, [pc, #240]	@ (8012318 <bus_reset+0x10c>)
 8012226:	011b      	lsls	r3, r3, #4
 8012228:	4413      	add	r3, r2
 801222a:	3308      	adds	r3, #8
 801222c:	781b      	ldrb	r3, [r3, #0]
 801222e:	73fb      	strb	r3, [r7, #15]

  tu_memclr(xfer_status, sizeof(xfer_status));
 8012230:	f44f 7290 	mov.w	r2, #288	@ 0x120
 8012234:	2100      	movs	r1, #0
 8012236:	4839      	ldr	r0, [pc, #228]	@ (801231c <bus_reset+0x110>)
 8012238:	f002 fb5a 	bl	80148f0 <memset>
  _out_ep_closed = false;
 801223c:	4b38      	ldr	r3, [pc, #224]	@ (8012320 <bus_reset+0x114>)
 801223e:	2200      	movs	r2, #0
 8012240:	701a      	strb	r2, [r3, #0]

  _sof_en = false;
 8012242:	4b38      	ldr	r3, [pc, #224]	@ (8012324 <bus_reset+0x118>)
 8012244:	2200      	movs	r2, #0
 8012246:	701a      	strb	r2, [r3, #0]

  // clear device address
  dwc2->dcfg &= ~DCFG_DAD_Msk;
 8012248:	693b      	ldr	r3, [r7, #16]
 801224a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 801224e:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 8012252:	693b      	ldr	r3, [r7, #16]
 8012254:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 1. NAK for all OUT endpoints
  for ( uint8_t n = 0; n < ep_count; n++ )
 8012258:	2300      	movs	r3, #0
 801225a:	75fb      	strb	r3, [r7, #23]
 801225c:	e010      	b.n	8012280 <bus_reset+0x74>
  {
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 801225e:	7dfb      	ldrb	r3, [r7, #23]
 8012260:	693a      	ldr	r2, [r7, #16]
 8012262:	3358      	adds	r3, #88	@ 0x58
 8012264:	015b      	lsls	r3, r3, #5
 8012266:	4413      	add	r3, r2
 8012268:	681a      	ldr	r2, [r3, #0]
 801226a:	7dfb      	ldrb	r3, [r7, #23]
 801226c:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8012270:	6939      	ldr	r1, [r7, #16]
 8012272:	3358      	adds	r3, #88	@ 0x58
 8012274:	015b      	lsls	r3, r3, #5
 8012276:	440b      	add	r3, r1
 8012278:	601a      	str	r2, [r3, #0]
  for ( uint8_t n = 0; n < ep_count; n++ )
 801227a:	7dfb      	ldrb	r3, [r7, #23]
 801227c:	3301      	adds	r3, #1
 801227e:	75fb      	strb	r3, [r7, #23]
 8012280:	7dfa      	ldrb	r2, [r7, #23]
 8012282:	7bfb      	ldrb	r3, [r7, #15]
 8012284:	429a      	cmp	r2, r3
 8012286:	d3ea      	bcc.n	801225e <bus_reset+0x52>
  }

  // 2. Set up interrupt mask
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 8012288:	693b      	ldr	r3, [r7, #16]
 801228a:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 801228e:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk  = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 8012292:	693b      	ldr	r3, [r7, #16]
 8012294:	2209      	movs	r2, #9
 8012296:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk  = DIEPMSK_TOM   | DIEPMSK_XFRCM;
 801229a:	693b      	ldr	r3, [r7, #16]
 801229c:	2209      	movs	r2, #9
 801229e:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
  //   For Isochronous, largest EP size can be 1023/1024 for FS/HS respectively. In addition if multiple ISO
  //   are enabled at least "2 x (Largest-EPsize/4) + 1" are recommended.  Maybe provide a macro for application to
  //   overwrite this.

  // EP0 out max is 64
  dwc2->grxfsiz = calc_grxfsiz(64, ep_count);
 80122a2:	7bfb      	ldrb	r3, [r7, #15]
 80122a4:	4619      	mov	r1, r3
 80122a6:	2040      	movs	r0, #64	@ 0x40
 80122a8:	f7ff ff54 	bl	8012154 <calc_grxfsiz>
 80122ac:	4603      	mov	r3, r0
 80122ae:	461a      	mov	r2, r3
 80122b0:	693b      	ldr	r3, [r7, #16]
 80122b2:	625a      	str	r2, [r3, #36]	@ 0x24

  // Setup the control endpoint 0
  _allocated_fifo_words_tx = 16;
 80122b4:	4b1c      	ldr	r3, [pc, #112]	@ (8012328 <bus_reset+0x11c>)
 80122b6:	2210      	movs	r2, #16
 80122b8:	801a      	strh	r2, [r3, #0]

  // Control IN uses FIFO 0 with 64 bytes ( 16 32-bit word )
  dwc2->dieptxf0 = (16 << DIEPTXF0_TX0FD_Pos) | (_dwc2_controller[rhport].ep_fifo_size/4 - _allocated_fifo_words_tx);
 80122ba:	79fb      	ldrb	r3, [r7, #7]
 80122bc:	4a16      	ldr	r2, [pc, #88]	@ (8012318 <bus_reset+0x10c>)
 80122be:	011b      	lsls	r3, r3, #4
 80122c0:	4413      	add	r3, r2
 80122c2:	330c      	adds	r3, #12
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	089b      	lsrs	r3, r3, #2
 80122c8:	4a17      	ldr	r2, [pc, #92]	@ (8012328 <bus_reset+0x11c>)
 80122ca:	8812      	ldrh	r2, [r2, #0]
 80122cc:	1a9b      	subs	r3, r3, r2
 80122ce:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80122d2:	693b      	ldr	r3, [r7, #16]
 80122d4:	629a      	str	r2, [r3, #40]	@ 0x28

  // Fixed control EP0 size to 64 bytes
  dwc2->epin[0].diepctl &= ~(0x03 << DIEPCTL_MPSIZ_Pos);
 80122d6:	693b      	ldr	r3, [r7, #16]
 80122d8:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 80122dc:	f023 0203 	bic.w	r2, r3, #3
 80122e0:	693b      	ldr	r3, [r7, #16]
 80122e2:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  xfer_status[0][TUSB_DIR_OUT].max_size = 64;
 80122e6:	4b0d      	ldr	r3, [pc, #52]	@ (801231c <bus_reset+0x110>)
 80122e8:	2240      	movs	r2, #64	@ 0x40
 80122ea:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN ].max_size = 64;
 80122ec:	4b0b      	ldr	r3, [pc, #44]	@ (801231c <bus_reset+0x110>)
 80122ee:	2240      	movs	r2, #64	@ 0x40
 80122f0:	835a      	strh	r2, [r3, #26]

  dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 80122f2:	693b      	ldr	r3, [r7, #16]
 80122f4:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 80122f8:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 80122fc:	693b      	ldr	r3, [r7, #16]
 80122fe:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT;
 8012302:	693b      	ldr	r3, [r7, #16]
 8012304:	699b      	ldr	r3, [r3, #24]
 8012306:	f443 2240 	orr.w	r2, r3, #786432	@ 0xc0000
 801230a:	693b      	ldr	r3, [r7, #16]
 801230c:	619a      	str	r2, [r3, #24]
}
 801230e:	bf00      	nop
 8012310:	3718      	adds	r7, #24
 8012312:	46bd      	mov	sp, r7
 8012314:	bd80      	pop	{r7, pc}
 8012316:	bf00      	nop
 8012318:	08039d4c 	.word	0x08039d4c
 801231c:	2000be5c 	.word	0x2000be5c
 8012320:	2000bf82 	.word	0x2000bf82
 8012324:	2000bf83 	.word	0x2000bf83
 8012328:	2000bf80 	.word	0x2000bf80

0801232c <edpt_schedule_packets>:

static void edpt_schedule_packets(uint8_t rhport, uint8_t const epnum, uint8_t const dir, uint16_t const num_packets, uint16_t total_bytes)
{
 801232c:	b490      	push	{r4, r7}
 801232e:	b08a      	sub	sp, #40	@ 0x28
 8012330:	af00      	add	r7, sp, #0
 8012332:	4604      	mov	r4, r0
 8012334:	4608      	mov	r0, r1
 8012336:	4611      	mov	r1, r2
 8012338:	461a      	mov	r2, r3
 801233a:	4623      	mov	r3, r4
 801233c:	71fb      	strb	r3, [r7, #7]
 801233e:	4603      	mov	r3, r0
 8012340:	71bb      	strb	r3, [r7, #6]
 8012342:	460b      	mov	r3, r1
 8012344:	717b      	strb	r3, [r7, #5]
 8012346:	4613      	mov	r3, r2
 8012348:	807b      	strh	r3, [r7, #2]
  (void) rhport;

  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 801234a:	79fb      	ldrb	r3, [r7, #7]
 801234c:	4a70      	ldr	r2, [pc, #448]	@ (8012510 <edpt_schedule_packets+0x1e4>)
 801234e:	011b      	lsls	r3, r3, #4
 8012350:	4413      	add	r3, r2
 8012352:	681b      	ldr	r3, [r3, #0]
 8012354:	627b      	str	r3, [r7, #36]	@ 0x24

  // EP0 is limited to one packet each xfer
  // We use multiple transaction of xfer->max_size length to get a whole transfer done
  if ( epnum == 0 )
 8012356:	79bb      	ldrb	r3, [r7, #6]
 8012358:	2b00      	cmp	r3, #0
 801235a:	d121      	bne.n	80123a0 <edpt_schedule_packets+0x74>
  {
    xfer_ctl_t *const xfer = XFER_CTL_BASE(epnum, dir);
 801235c:	79ba      	ldrb	r2, [r7, #6]
 801235e:	797b      	ldrb	r3, [r7, #5]
 8012360:	0052      	lsls	r2, r2, #1
 8012362:	4413      	add	r3, r2
 8012364:	011b      	lsls	r3, r3, #4
 8012366:	4a6b      	ldr	r2, [pc, #428]	@ (8012514 <edpt_schedule_packets+0x1e8>)
 8012368:	4413      	add	r3, r2
 801236a:	623b      	str	r3, [r7, #32]
    total_bytes = tu_min16(ep0_pending[dir], xfer->max_size);
 801236c:	797b      	ldrb	r3, [r7, #5]
 801236e:	4a6a      	ldr	r2, [pc, #424]	@ (8012518 <edpt_schedule_packets+0x1ec>)
 8012370:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8012374:	6a3b      	ldr	r3, [r7, #32]
 8012376:	895b      	ldrh	r3, [r3, #10]
 8012378:	81fa      	strh	r2, [r7, #14]
 801237a:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 801237c:	89fa      	ldrh	r2, [r7, #14]
 801237e:	89bb      	ldrh	r3, [r7, #12]
 8012380:	4293      	cmp	r3, r2
 8012382:	bf28      	it	cs
 8012384:	4613      	movcs	r3, r2
 8012386:	b29b      	uxth	r3, r3
 8012388:	863b      	strh	r3, [r7, #48]	@ 0x30
    ep0_pending[dir] -= total_bytes;
 801238a:	797b      	ldrb	r3, [r7, #5]
 801238c:	4a62      	ldr	r2, [pc, #392]	@ (8012518 <edpt_schedule_packets+0x1ec>)
 801238e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8012392:	797b      	ldrb	r3, [r7, #5]
 8012394:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8012396:	1a8a      	subs	r2, r1, r2
 8012398:	b291      	uxth	r1, r2
 801239a:	4a5f      	ldr	r2, [pc, #380]	@ (8012518 <edpt_schedule_packets+0x1ec>)
 801239c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  }

  // IN and OUT endpoint xfers are interrupt-driven, we just schedule them here.
  if ( dir == TUSB_DIR_IN )
 80123a0:	797b      	ldrb	r3, [r7, #5]
 80123a2:	2b01      	cmp	r3, #1
 80123a4:	d155      	bne.n	8012452 <edpt_schedule_packets+0x126>
  {
    dwc2_epin_t* epin = dwc2->epin;
 80123a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80123ac:	617b      	str	r3, [r7, #20]

    // A full IN transfer (multiple packets, possibly) triggers XFRC.
    epin[epnum].dieptsiz = (num_packets << DIEPTSIZ_PKTCNT_Pos) |
 80123ae:	887b      	ldrh	r3, [r7, #2]
 80123b0:	04d9      	lsls	r1, r3, #19
                           ((total_bytes << DIEPTSIZ_XFRSIZ_Pos) & DIEPTSIZ_XFRSIZ_Msk);
 80123b2:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
    epin[epnum].dieptsiz = (num_packets << DIEPTSIZ_PKTCNT_Pos) |
 80123b4:	79bb      	ldrb	r3, [r7, #6]
 80123b6:	015b      	lsls	r3, r3, #5
 80123b8:	6978      	ldr	r0, [r7, #20]
 80123ba:	4403      	add	r3, r0
 80123bc:	430a      	orrs	r2, r1
 80123be:	611a      	str	r2, [r3, #16]

    epin[epnum].diepctl |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 80123c0:	79bb      	ldrb	r3, [r7, #6]
 80123c2:	015b      	lsls	r3, r3, #5
 80123c4:	697a      	ldr	r2, [r7, #20]
 80123c6:	4413      	add	r3, r2
 80123c8:	681a      	ldr	r2, [r3, #0]
 80123ca:	79bb      	ldrb	r3, [r7, #6]
 80123cc:	015b      	lsls	r3, r3, #5
 80123ce:	6979      	ldr	r1, [r7, #20]
 80123d0:	440b      	add	r3, r1
 80123d2:	f042 4204 	orr.w	r2, r2, #2214592512	@ 0x84000000
 80123d6:	601a      	str	r2, [r3, #0]

    // For ISO endpoint set correct odd/even bit for next frame.
    if ( (epin[epnum].diepctl & DIEPCTL_EPTYP) == DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1 )
 80123d8:	79bb      	ldrb	r3, [r7, #6]
 80123da:	015b      	lsls	r3, r3, #5
 80123dc:	697a      	ldr	r2, [r7, #20]
 80123de:	4413      	add	r3, r2
 80123e0:	681b      	ldr	r3, [r3, #0]
 80123e2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80123e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80123ea:	d123      	bne.n	8012434 <edpt_schedule_packets+0x108>
 80123ec:	79ba      	ldrb	r2, [r7, #6]
 80123ee:	797b      	ldrb	r3, [r7, #5]
 80123f0:	4948      	ldr	r1, [pc, #288]	@ (8012514 <edpt_schedule_packets+0x1e8>)
 80123f2:	0052      	lsls	r2, r2, #1
 80123f4:	4413      	add	r3, r2
 80123f6:	011b      	lsls	r3, r3, #4
 80123f8:	440b      	add	r3, r1
 80123fa:	330c      	adds	r3, #12
 80123fc:	781b      	ldrb	r3, [r3, #0]
 80123fe:	2b01      	cmp	r3, #1
 8012400:	d118      	bne.n	8012434 <edpt_schedule_packets+0x108>
    {
      // Take odd/even bit from frame counter.
      uint32_t const odd_frame_now = (dwc2->dsts & (1u << DSTS_FNSOF_Pos));
 8012402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012404:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8012408:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801240c:	613b      	str	r3, [r7, #16]
      epin[epnum].diepctl |= (odd_frame_now ? DIEPCTL_SD0PID_SEVNFRM_Msk : DIEPCTL_SODDFRM_Msk);
 801240e:	79bb      	ldrb	r3, [r7, #6]
 8012410:	015b      	lsls	r3, r3, #5
 8012412:	697a      	ldr	r2, [r7, #20]
 8012414:	4413      	add	r3, r2
 8012416:	681a      	ldr	r2, [r3, #0]
 8012418:	693b      	ldr	r3, [r7, #16]
 801241a:	2b00      	cmp	r3, #0
 801241c:	d002      	beq.n	8012424 <edpt_schedule_packets+0xf8>
 801241e:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8012422:	e001      	b.n	8012428 <edpt_schedule_packets+0xfc>
 8012424:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
 8012428:	79bb      	ldrb	r3, [r7, #6]
 801242a:	015b      	lsls	r3, r3, #5
 801242c:	6978      	ldr	r0, [r7, #20]
 801242e:	4403      	add	r3, r0
 8012430:	430a      	orrs	r2, r1
 8012432:	601a      	str	r2, [r3, #0]
    }
    // Enable fifo empty interrupt only if there are something to put in the fifo.
    if ( total_bytes != 0 )
 8012434:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8012436:	2b00      	cmp	r3, #0
 8012438:	d064      	beq.n	8012504 <edpt_schedule_packets+0x1d8>
    {
      dwc2->diepempmsk |= (1 << epnum);
 801243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801243c:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 8012440:	79ba      	ldrb	r2, [r7, #6]
 8012442:	2101      	movs	r1, #1
 8012444:	fa01 f202 	lsl.w	r2, r1, r2
 8012448:	431a      	orrs	r2, r3
 801244a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801244c:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
      // Take odd/even bit from frame counter.
      uint32_t const odd_frame_now = (dwc2->dsts & (1u << DSTS_FNSOF_Pos));
      epout[epnum].doepctl |= (odd_frame_now ? DOEPCTL_SD0PID_SEVNFRM_Msk : DOEPCTL_SODDFRM_Msk);
    }
  }
}
 8012450:	e058      	b.n	8012504 <edpt_schedule_packets+0x1d8>
    dwc2_epout_t* epout = dwc2->epout;
 8012452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012454:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012458:	61fb      	str	r3, [r7, #28]
    epout[epnum].doeptsiz &= ~(DOEPTSIZ_PKTCNT_Msk | DOEPTSIZ_XFRSIZ);
 801245a:	79bb      	ldrb	r3, [r7, #6]
 801245c:	015b      	lsls	r3, r3, #5
 801245e:	69fa      	ldr	r2, [r7, #28]
 8012460:	4413      	add	r3, r2
 8012462:	691a      	ldr	r2, [r3, #16]
 8012464:	79bb      	ldrb	r3, [r7, #6]
 8012466:	015b      	lsls	r3, r3, #5
 8012468:	69f9      	ldr	r1, [r7, #28]
 801246a:	440b      	add	r3, r1
 801246c:	f002 4260 	and.w	r2, r2, #3758096384	@ 0xe0000000
 8012470:	611a      	str	r2, [r3, #16]
    epout[epnum].doeptsiz |= (num_packets << DOEPTSIZ_PKTCNT_Pos) |
 8012472:	79bb      	ldrb	r3, [r7, #6]
 8012474:	015b      	lsls	r3, r3, #5
 8012476:	69fa      	ldr	r2, [r7, #28]
 8012478:	4413      	add	r3, r2
 801247a:	6919      	ldr	r1, [r3, #16]
 801247c:	887b      	ldrh	r3, [r7, #2]
 801247e:	04da      	lsls	r2, r3, #19
                             ((total_bytes << DOEPTSIZ_XFRSIZ_Pos) & DOEPTSIZ_XFRSIZ_Msk);
 8012480:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
    epout[epnum].doeptsiz |= (num_packets << DOEPTSIZ_PKTCNT_Pos) |
 8012482:	431a      	orrs	r2, r3
 8012484:	79bb      	ldrb	r3, [r7, #6]
 8012486:	015b      	lsls	r3, r3, #5
 8012488:	69f8      	ldr	r0, [r7, #28]
 801248a:	4403      	add	r3, r0
 801248c:	430a      	orrs	r2, r1
 801248e:	611a      	str	r2, [r3, #16]
    epout[epnum].doepctl |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8012490:	79bb      	ldrb	r3, [r7, #6]
 8012492:	015b      	lsls	r3, r3, #5
 8012494:	69fa      	ldr	r2, [r7, #28]
 8012496:	4413      	add	r3, r2
 8012498:	681a      	ldr	r2, [r3, #0]
 801249a:	79bb      	ldrb	r3, [r7, #6]
 801249c:	015b      	lsls	r3, r3, #5
 801249e:	69f9      	ldr	r1, [r7, #28]
 80124a0:	440b      	add	r3, r1
 80124a2:	f042 4204 	orr.w	r2, r2, #2214592512	@ 0x84000000
 80124a6:	601a      	str	r2, [r3, #0]
    if ( (epout[epnum].doepctl & DOEPCTL_EPTYP) == DOEPCTL_EPTYP_0 &&
 80124a8:	79bb      	ldrb	r3, [r7, #6]
 80124aa:	015b      	lsls	r3, r3, #5
 80124ac:	69fa      	ldr	r2, [r7, #28]
 80124ae:	4413      	add	r3, r2
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80124b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80124ba:	d123      	bne.n	8012504 <edpt_schedule_packets+0x1d8>
         XFER_CTL_BASE(epnum, dir)->interval == 1 )
 80124bc:	79ba      	ldrb	r2, [r7, #6]
 80124be:	797b      	ldrb	r3, [r7, #5]
 80124c0:	4914      	ldr	r1, [pc, #80]	@ (8012514 <edpt_schedule_packets+0x1e8>)
 80124c2:	0052      	lsls	r2, r2, #1
 80124c4:	4413      	add	r3, r2
 80124c6:	011b      	lsls	r3, r3, #4
 80124c8:	440b      	add	r3, r1
 80124ca:	330c      	adds	r3, #12
 80124cc:	781b      	ldrb	r3, [r3, #0]
    if ( (epout[epnum].doepctl & DOEPCTL_EPTYP) == DOEPCTL_EPTYP_0 &&
 80124ce:	2b01      	cmp	r3, #1
 80124d0:	d118      	bne.n	8012504 <edpt_schedule_packets+0x1d8>
      uint32_t const odd_frame_now = (dwc2->dsts & (1u << DSTS_FNSOF_Pos));
 80124d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124d4:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 80124d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80124dc:	61bb      	str	r3, [r7, #24]
      epout[epnum].doepctl |= (odd_frame_now ? DOEPCTL_SD0PID_SEVNFRM_Msk : DOEPCTL_SODDFRM_Msk);
 80124de:	79bb      	ldrb	r3, [r7, #6]
 80124e0:	015b      	lsls	r3, r3, #5
 80124e2:	69fa      	ldr	r2, [r7, #28]
 80124e4:	4413      	add	r3, r2
 80124e6:	681a      	ldr	r2, [r3, #0]
 80124e8:	69bb      	ldr	r3, [r7, #24]
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d002      	beq.n	80124f4 <edpt_schedule_packets+0x1c8>
 80124ee:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 80124f2:	e001      	b.n	80124f8 <edpt_schedule_packets+0x1cc>
 80124f4:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
 80124f8:	79bb      	ldrb	r3, [r7, #6]
 80124fa:	015b      	lsls	r3, r3, #5
 80124fc:	69f8      	ldr	r0, [r7, #28]
 80124fe:	4403      	add	r3, r0
 8012500:	430a      	orrs	r2, r1
 8012502:	601a      	str	r2, [r3, #0]
}
 8012504:	bf00      	nop
 8012506:	3728      	adds	r7, #40	@ 0x28
 8012508:	46bd      	mov	sp, r7
 801250a:	bc90      	pop	{r4, r7}
 801250c:	4770      	bx	lr
 801250e:	bf00      	nop
 8012510:	08039d4c 	.word	0x08039d4c
 8012514:	2000be5c 	.word	0x2000be5c
 8012518:	2000bf7c 	.word	0x2000bf7c

0801251c <reset_core>:
  TU_LOG_INT(DWC2_DEBUG, hw_cfg4->dma_dynamic               );
}
#endif

static void reset_core(dwc2_regs_t * dwc2)
{
 801251c:	b480      	push	{r7}
 801251e:	b083      	sub	sp, #12
 8012520:	af00      	add	r7, sp, #0
 8012522:	6078      	str	r0, [r7, #4]
  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	691b      	ldr	r3, [r3, #16]
 8012528:	f043 0201 	orr.w	r2, r3, #1
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	611a      	str	r2, [r3, #16]

  // wait for reset bit is cleared
  // TODO version 4.20a should wait for RESET DONE mask
  while (dwc2->grstctl & GRSTCTL_CSRST) { }
 8012530:	bf00      	nop
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	691b      	ldr	r3, [r3, #16]
 8012536:	f003 0301 	and.w	r3, r3, #1
 801253a:	2b00      	cmp	r3, #0
 801253c:	d1f9      	bne.n	8012532 <reset_core+0x16>

  // wait for AHB master IDLE
  while ( !(dwc2->grstctl & GRSTCTL_AHBIDL) ) { }
 801253e:	bf00      	nop
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	691b      	ldr	r3, [r3, #16]
 8012544:	2b00      	cmp	r3, #0
 8012546:	dafb      	bge.n	8012540 <reset_core+0x24>

  // wait for device mode ?
}
 8012548:	bf00      	nop
 801254a:	bf00      	nop
 801254c:	370c      	adds	r7, #12
 801254e:	46bd      	mov	sp, r7
 8012550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012554:	4770      	bx	lr

08012556 <phy_hs_supported>:

static bool phy_hs_supported(dwc2_regs_t * dwc2)
{
 8012556:	b480      	push	{r7}
 8012558:	b083      	sub	sp, #12
 801255a:	af00      	add	r7, sp, #0
 801255c:	6078      	str	r0, [r7, #4]
  // note: esp32 incorrect report its hs_phy_type as utmi
#if TU_CHECK_MCU(OPT_MCU_ESP32S2, OPT_MCU_ESP32S3)
  return false;
#else
  return TUD_OPT_HIGH_SPEED && dwc2->ghwcfg2_bm.hs_phy_type != HS_PHY_TYPE_NONE;
 801255e:	2300      	movs	r3, #0
#endif
}
 8012560:	4618      	mov	r0, r3
 8012562:	370c      	adds	r7, #12
 8012564:	46bd      	mov	sp, r7
 8012566:	f85d 7b04 	ldr.w	r7, [sp], #4
 801256a:	4770      	bx	lr

0801256c <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t * dwc2)
{
 801256c:	b580      	push	{r7, lr}
 801256e:	b082      	sub	sp, #8
 8012570:	af00      	add	r7, sp, #0
 8012572:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_DEBUG, "Fullspeed PHY init\r\n");

  // Select FS PHY
  dwc2->gusbcfg |= GUSBCFG_PHYSEL;
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	68db      	ldr	r3, [r3, #12]
 8012578:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, HS_PHY_TYPE_NONE);
 8012580:	2100      	movs	r1, #0
 8012582:	6878      	ldr	r0, [r7, #4]
 8012584:	f7ff fd54 	bl	8012030 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 8012588:	6878      	ldr	r0, [r7, #4]
 801258a:	f7ff ffc7 	bl	801251c <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (5u << GUSBCFG_TRDT_Pos);
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	68db      	ldr	r3, [r3, #12]
 8012592:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8012596:	f443 52a0 	orr.w	r2, r3, #5120	@ 0x1400
 801259a:	687b      	ldr	r3, [r7, #4]
 801259c:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, HS_PHY_TYPE_NONE);
 801259e:	2100      	movs	r1, #0
 80125a0:	6878      	ldr	r0, [r7, #4]
 80125a2:	f7ff fd61 	bl	8012068 <dwc2_phy_update>

  // set max speed
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DSPD_Msk) | (DCFG_DSPD_FS << DCFG_DSPD_Pos);
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 80125ac:	f043 0203 	orr.w	r2, r3, #3
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
 80125b6:	bf00      	nop
 80125b8:	3708      	adds	r7, #8
 80125ba:	46bd      	mov	sp, r7
 80125bc:	bd80      	pop	{r7, pc}

080125be <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t * dwc2)
{
 80125be:	b580      	push	{r7, lr}
 80125c0:	b084      	sub	sp, #16
 80125c2:	af00      	add	r7, sp, #0
 80125c4:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	68db      	ldr	r3, [r3, #12]
 80125ca:	60fb      	str	r3, [r7, #12]

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80125d2:	60fb      	str	r3, [r7, #12]

  if (dwc2->ghwcfg2_bm.hs_phy_type == HS_PHY_TYPE_ULPI)
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80125da:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80125de:	b2db      	uxtb	r3, r3
 80125e0:	2b80      	cmp	r3, #128	@ 0x80
 80125e2:	d110      	bne.n	8012606 <phy_hs_init+0x48>
  {
    TU_LOG(DWC2_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	f043 0310 	orr.w	r3, r3, #16
 80125ea:	60fb      	str	r3, [r7, #12]

    // ULPI 8-bit interface, single data rate
    gusbcfg &= ~(GUSBCFG_PHYIF16 | GUSBCFG_DDRSEL);
 80125ec:	68fb      	ldr	r3, [r7, #12]
 80125ee:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80125f2:	60fb      	str	r3, [r7, #12]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 80125f4:	68fb      	ldr	r3, [r7, #12]
 80125f6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80125fa:	60fb      	str	r3, [r7, #12]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 80125fc:	68fb      	ldr	r3, [r7, #12]
 80125fe:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 8012602:	60fb      	str	r3, [r7, #12]
 8012604:	e00f      	b.n	8012626 <phy_hs_init+0x68>
  }else
  {
    TU_LOG(DWC2_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ with 8-bit interface
    gusbcfg &= ~(GUSBCFG_ULPI_UTMI_SEL | GUSBCFG_PHYIF16);
 8012606:	68fb      	ldr	r3, [r7, #12]
 8012608:	f023 0318 	bic.w	r3, r3, #24
 801260c:	60fb      	str	r3, [r7, #12]

    // Set 16-bit interface if supported
    if (dwc2->ghwcfg4_bm.utmi_phy_data_width) gusbcfg |= GUSBCFG_PHYIF16;
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8012614:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8012618:	b2db      	uxtb	r3, r3
 801261a:	2b00      	cmp	r3, #0
 801261c:	d003      	beq.n	8012626 <phy_hs_init+0x68>
 801261e:	68fb      	ldr	r3, [r7, #12]
 8012620:	f043 0308 	orr.w	r3, r3, #8
 8012624:	60fb      	str	r3, [r7, #12]
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	68fa      	ldr	r2, [r7, #12]
 801262a:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, dwc2->ghwcfg2_bm.hs_phy_type);
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012632:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8012636:	b2db      	uxtb	r3, r3
 8012638:	4619      	mov	r1, r3
 801263a:	6878      	ldr	r0, [r7, #4]
 801263c:	f7ff fcf8 	bl	8012030 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 8012640:	6878      	ldr	r0, [r7, #4]
 8012642:	f7ff ff6b 	bl	801251c <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 801264c:	60fb      	str	r3, [r7, #12]
  gusbcfg |= (dwc2->ghwcfg4_bm.utmi_phy_data_width ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8012654:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8012658:	b2db      	uxtb	r3, r3
 801265a:	2b00      	cmp	r3, #0
 801265c:	d002      	beq.n	8012664 <phy_hs_init+0xa6>
 801265e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8012662:	e001      	b.n	8012668 <phy_hs_init+0xaa>
 8012664:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8012668:	68fa      	ldr	r2, [r7, #12]
 801266a:	4313      	orrs	r3, r2
 801266c:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	68fa      	ldr	r2, [r7, #12]
 8012672:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, dwc2->ghwcfg2_bm.hs_phy_type);
 8012674:	687b      	ldr	r3, [r7, #4]
 8012676:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801267a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 801267e:	b2db      	uxtb	r3, r3
 8012680:	4619      	mov	r1, r3
 8012682:	6878      	ldr	r0, [r7, #4]
 8012684:	f7ff fcf0 	bl	8012068 <dwc2_phy_update>

  // Set max speed
  uint32_t dcfg = dwc2->dcfg;
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 801268e:	60bb      	str	r3, [r7, #8]
  dcfg &= ~DCFG_DSPD_Msk;
 8012690:	68bb      	ldr	r3, [r7, #8]
 8012692:	f023 0303 	bic.w	r3, r3, #3
 8012696:	60bb      	str	r3, [r7, #8]
  dcfg |= DCFG_DSPD_HS << DCFG_DSPD_Pos;

  // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
  // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
  if (dwc2->ghwcfg2_bm.hs_phy_type == HS_PHY_TYPE_ULPI) dcfg |= DCFG_XCVRDLY;
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801269e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80126a2:	b2db      	uxtb	r3, r3
 80126a4:	2b80      	cmp	r3, #128	@ 0x80
 80126a6:	d103      	bne.n	80126b0 <phy_hs_init+0xf2>
 80126a8:	68bb      	ldr	r3, [r7, #8]
 80126aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80126ae:	60bb      	str	r3, [r7, #8]

  dwc2->dcfg = dcfg;
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	68ba      	ldr	r2, [r7, #8]
 80126b4:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
 80126b8:	bf00      	nop
 80126ba:	3710      	adds	r7, #16
 80126bc:	46bd      	mov	sp, r7
 80126be:	bd80      	pop	{r7, pc}

080126c0 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t * dwc2)
{
 80126c0:	b580      	push	{r7, lr}
 80126c2:	b084      	sub	sp, #16
 80126c4:	af00      	add	r7, sp, #0
 80126c6:	6078      	str	r0, [r7, #4]
#endif

  // For some reasons: GD32VF103 snpsid and all hwcfg register are always zero (skip it)
  (void) dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  uint32_t const gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 80126c8:	687b      	ldr	r3, [r7, #4]
 80126ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80126cc:	0c1b      	lsrs	r3, r3, #16
 80126ce:	041b      	lsls	r3, r3, #16
 80126d0:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 80126d2:	68fb      	ldr	r3, [r7, #12]
 80126d4:	4a10      	ldr	r2, [pc, #64]	@ (8012718 <check_dwc2+0x58>)
 80126d6:	4293      	cmp	r3, r2
 80126d8:	d018      	beq.n	801270c <check_dwc2+0x4c>
 80126da:	68fb      	ldr	r3, [r7, #12]
 80126dc:	4a0f      	ldr	r2, [pc, #60]	@ (801271c <check_dwc2+0x5c>)
 80126de:	4293      	cmp	r3, r2
 80126e0:	d014      	beq.n	801270c <check_dwc2+0x4c>
 80126e2:	68fb      	ldr	r3, [r7, #12]
 80126e4:	4a0e      	ldr	r2, [pc, #56]	@ (8012720 <check_dwc2+0x60>)
 80126e6:	4293      	cmp	r3, r2
 80126e8:	d010      	beq.n	801270c <check_dwc2+0x4c>
 80126ea:	f44f 72ef 	mov.w	r2, #478	@ 0x1de
 80126ee:	490d      	ldr	r1, [pc, #52]	@ (8012724 <check_dwc2+0x64>)
 80126f0:	480d      	ldr	r0, [pc, #52]	@ (8012728 <check_dwc2+0x68>)
 80126f2:	f002 f813 	bl	801471c <iprintf>
 80126f6:	4b0d      	ldr	r3, [pc, #52]	@ (801272c <check_dwc2+0x6c>)
 80126f8:	60bb      	str	r3, [r7, #8]
 80126fa:	68bb      	ldr	r3, [r7, #8]
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	f003 0301 	and.w	r3, r3, #1
 8012702:	2b00      	cmp	r3, #0
 8012704:	d000      	beq.n	8012708 <check_dwc2+0x48>
 8012706:	be00      	bkpt	0x0000
 8012708:	2300      	movs	r3, #0
 801270a:	e000      	b.n	801270e <check_dwc2+0x4e>
#endif

  return true;
 801270c:	2301      	movs	r3, #1
}
 801270e:	4618      	mov	r0, r3
 8012710:	3710      	adds	r7, #16
 8012712:	46bd      	mov	sp, r7
 8012714:	bd80      	pop	{r7, pc}
 8012716:	bf00      	nop
 8012718:	4f540000 	.word	0x4f540000
 801271c:	55310000 	.word	0x55310000
 8012720:	55320000 	.word	0x55320000
 8012724:	08039d6c 	.word	0x08039d6c
 8012728:	08016ebc 	.word	0x08016ebc
 801272c:	e000edf0 	.word	0xe000edf0

08012730 <dcd_init>:

void dcd_init (uint8_t rhport)
{
 8012730:	b580      	push	{r7, lr}
 8012732:	b084      	sub	sp, #16
 8012734:	af00      	add	r7, sp, #0
 8012736:	4603      	mov	r3, r0
 8012738:	71fb      	strb	r3, [r7, #7]
  // Programming model begins in the last section of the chapter on the USB
  // peripheral in each Reference Manual.
  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 801273a:	79fb      	ldrb	r3, [r7, #7]
 801273c:	4a33      	ldr	r2, [pc, #204]	@ (801280c <dcd_init+0xdc>)
 801273e:	011b      	lsls	r3, r3, #4
 8012740:	4413      	add	r3, r2
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	60fb      	str	r3, [r7, #12]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_VERIFY(check_dwc2(dwc2), );
 8012746:	68f8      	ldr	r0, [r7, #12]
 8012748:	f7ff ffba 	bl	80126c0 <check_dwc2>
 801274c:	4603      	mov	r3, r0
 801274e:	f083 0301 	eor.w	r3, r3, #1
 8012752:	b2db      	uxtb	r3, r3
 8012754:	2b00      	cmp	r3, #0
 8012756:	d155      	bne.n	8012804 <dcd_init+0xd4>

  dcd_disconnect(rhport);
 8012758:	79fb      	ldrb	r3, [r7, #7]
 801275a:	4618      	mov	r0, r3
 801275c:	f000 f8c2 	bl	80128e4 <dcd_disconnect>

  // max number of endpoints & total_fifo_size are:
  // hw_cfg2->num_dev_ep, hw_cfg2->total_fifo_size

  if( phy_hs_supported(dwc2) )
 8012760:	68f8      	ldr	r0, [r7, #12]
 8012762:	f7ff fef8 	bl	8012556 <phy_hs_supported>
 8012766:	4603      	mov	r3, r0
 8012768:	2b00      	cmp	r3, #0
 801276a:	d003      	beq.n	8012774 <dcd_init+0x44>
  {
    // Highspeed
    phy_hs_init(dwc2);
 801276c:	68f8      	ldr	r0, [r7, #12]
 801276e:	f7ff ff26 	bl	80125be <phy_hs_init>
 8012772:	e002      	b.n	801277a <dcd_init+0x4a>
  }else
  {
    // core does not support highspeed or hs-phy is not present
    phy_fs_init(dwc2);
 8012774:	68f8      	ldr	r0, [r7, #12]
 8012776:	f7ff fef9 	bl	801256c <phy_fs_init>
  }

  // Restart PHY clock
  dwc2->pcgctl &= ~(PCGCTL_STOPPCLK | PCGCTL_GATEHCLK | PCGCTL_PWRCLMP | PCGCTL_RSTPDWNMODULE);
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8012780:	f023 020f 	bic.w	r2, r3, #15
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
	 * duration in the core to account for any additional delays
	 * introduced by the PHY. This can be required, because the delay
	 * introduced by the PHY in generating the linestate condition
	 * can vary from one PHY to another.
	 */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	68db      	ldr	r3, [r3, #12]
 801278e:	f043 0207 	orr.w	r2, r3, #7
 8012792:	68fb      	ldr	r3, [r7, #12]
 8012794:	60da      	str	r2, [r3, #12]

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	68db      	ldr	r3, [r3, #12]
 801279a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801279e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80127a2:	68fb      	ldr	r3, [r7, #12]
 80127a4:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 80127a6:	68fb      	ldr	r3, [r7, #12]
 80127a8:	681b      	ldr	r3, [r3, #0]
 80127aa:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 80127ae:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 80127b2:	68fb      	ldr	r3, [r7, #12]
 80127b4:	601a      	str	r2, [r3, #0]

  // If USB host misbehaves during status portion of control xfer
  // (non zero-length packet), send STALL back and discard.
  dwc2->dcfg |= DCFG_NZLSOHSK;
 80127b6:	68fb      	ldr	r3, [r7, #12]
 80127b8:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 80127bc:	f043 0204 	orr.w	r2, r3, #4
 80127c0:	68fb      	ldr	r3, [r7, #12]
 80127c2:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // Clear all interrupts
  uint32_t int_mask = dwc2->gintsts;
 80127c6:	68fb      	ldr	r3, [r7, #12]
 80127c8:	695b      	ldr	r3, [r3, #20]
 80127ca:	60bb      	str	r3, [r7, #8]
  dwc2->gintsts |= int_mask;
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	695a      	ldr	r2, [r3, #20]
 80127d0:	68bb      	ldr	r3, [r7, #8]
 80127d2:	431a      	orrs	r2, r3
 80127d4:	68fb      	ldr	r3, [r7, #12]
 80127d6:	615a      	str	r2, [r3, #20]
  int_mask = dwc2->gotgint;
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	685b      	ldr	r3, [r3, #4]
 80127dc:	60bb      	str	r3, [r7, #8]
  dwc2->gotgint |= int_mask;
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	685a      	ldr	r2, [r3, #4]
 80127e2:	68bb      	ldr	r3, [r7, #8]
 80127e4:	431a      	orrs	r2, r3
 80127e6:	68fb      	ldr	r3, [r7, #12]
 80127e8:	605a      	str	r2, [r3, #4]

  // Required as part of core initialization.
  // TODO: How should mode mismatch be handled? It will cause
  // the core to stop working/require reset.
  dwc2->gintmsk = GINTMSK_OTGINT   | GINTMSK_MMISM  | GINTMSK_RXFLVLM  |
 80127ea:	68fb      	ldr	r3, [r7, #12]
 80127ec:	4a08      	ldr	r2, [pc, #32]	@ (8012810 <dcd_init+0xe0>)
 80127ee:	619a      	str	r2, [r3, #24]
                  GINTMSK_USBSUSPM | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;

  // Enable global interrupt
  dwc2->gahbcfg |= GAHBCFG_GINT;
 80127f0:	68fb      	ldr	r3, [r7, #12]
 80127f2:	689b      	ldr	r3, [r3, #8]
 80127f4:	f043 0201 	orr.w	r2, r3, #1
 80127f8:	68fb      	ldr	r3, [r7, #12]
 80127fa:	609a      	str	r2, [r3, #8]
//  TU_LOG_HEX(DWC2_DEBUG, dwc2->gotgctl);
//  TU_LOG_HEX(DWC2_DEBUG, dwc2->gusbcfg);
//  TU_LOG_HEX(DWC2_DEBUG, dwc2->dcfg);
//  TU_LOG_HEX(DWC2_DEBUG, dwc2->gahbcfg);

  dcd_connect(rhport);
 80127fc:	79fb      	ldrb	r3, [r7, #7]
 80127fe:	4618      	mov	r0, r3
 8012800:	f000 f854 	bl	80128ac <dcd_connect>
}
 8012804:	3710      	adds	r7, #16
 8012806:	46bd      	mov	sp, r7
 8012808:	bd80      	pop	{r7, pc}
 801280a:	bf00      	nop
 801280c:	08039d4c 	.word	0x08039d4c
 8012810:	80003816 	.word	0x80003816

08012814 <dcd_int_enable>:

void dcd_int_enable (uint8_t rhport)
{
 8012814:	b580      	push	{r7, lr}
 8012816:	b084      	sub	sp, #16
 8012818:	af00      	add	r7, sp, #0
 801281a:	4603      	mov	r3, r0
 801281c:	71fb      	strb	r3, [r7, #7]
 801281e:	79fb      	ldrb	r3, [r7, #7]
 8012820:	73fb      	strb	r3, [r7, #15]
  NVIC_EnableIRQ((IRQn_Type)_dwc2_controller[rhport].irqnum);
 8012822:	7bfb      	ldrb	r3, [r7, #15]
 8012824:	4a06      	ldr	r2, [pc, #24]	@ (8012840 <dcd_int_enable+0x2c>)
 8012826:	011b      	lsls	r3, r3, #4
 8012828:	4413      	add	r3, r2
 801282a:	3304      	adds	r3, #4
 801282c:	681b      	ldr	r3, [r3, #0]
 801282e:	b25b      	sxtb	r3, r3
 8012830:	4618      	mov	r0, r3
 8012832:	f7ff fbdf 	bl	8011ff4 <__NVIC_EnableIRQ>
}
 8012836:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 8012838:	bf00      	nop
 801283a:	3710      	adds	r7, #16
 801283c:	46bd      	mov	sp, r7
 801283e:	bd80      	pop	{r7, pc}
 8012840:	08039d4c 	.word	0x08039d4c

08012844 <dcd_set_address>:
{
  dwc2_dcd_int_disable(rhport);
}

void dcd_set_address (uint8_t rhport, uint8_t dev_addr)
{
 8012844:	b580      	push	{r7, lr}
 8012846:	b084      	sub	sp, #16
 8012848:	af00      	add	r7, sp, #0
 801284a:	4603      	mov	r3, r0
 801284c:	460a      	mov	r2, r1
 801284e:	71fb      	strb	r3, [r7, #7]
 8012850:	4613      	mov	r3, r2
 8012852:	71bb      	strb	r3, [r7, #6]
  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 8012854:	79fb      	ldrb	r3, [r7, #7]
 8012856:	4a14      	ldr	r2, [pc, #80]	@ (80128a8 <dcd_set_address+0x64>)
 8012858:	011b      	lsls	r3, r3, #4
 801285a:	4413      	add	r3, r2
 801285c:	681b      	ldr	r3, [r3, #0]
 801285e:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 8012860:	68fb      	ldr	r3, [r7, #12]
 8012862:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 8012866:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 801286a:	79bb      	ldrb	r3, [r7, #6]
 801286c:	011b      	lsls	r3, r3, #4
 801286e:	431a      	orrs	r2, r3
 8012870:	68fb      	ldr	r3, [r7, #12]
 8012872:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 8012876:	2300      	movs	r3, #0
 8012878:	72fb      	strb	r3, [r7, #11]
 801287a:	2301      	movs	r3, #1
 801287c:	72bb      	strb	r3, [r7, #10]
  return (uint8_t)(num | (dir ? TUSB_DIR_IN_MASK : 0));
 801287e:	7abb      	ldrb	r3, [r7, #10]
 8012880:	2b00      	cmp	r3, #0
 8012882:	d002      	beq.n	801288a <dcd_set_address+0x46>
 8012884:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8012888:	e000      	b.n	801288c <dcd_set_address+0x48>
 801288a:	2300      	movs	r3, #0
 801288c:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8012890:	4313      	orrs	r3, r2
 8012892:	b25b      	sxtb	r3, r3
 8012894:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0);
 8012896:	79f8      	ldrb	r0, [r7, #7]
 8012898:	2300      	movs	r3, #0
 801289a:	2200      	movs	r2, #0
 801289c:	f000 f9dc 	bl	8012c58 <dcd_edpt_xfer>
}
 80128a0:	bf00      	nop
 80128a2:	3710      	adds	r7, #16
 80128a4:	46bd      	mov	sp, r7
 80128a6:	bd80      	pop	{r7, pc}
 80128a8:	08039d4c 	.word	0x08039d4c

080128ac <dcd_connect>:

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport)
{
 80128ac:	b480      	push	{r7}
 80128ae:	b085      	sub	sp, #20
 80128b0:	af00      	add	r7, sp, #0
 80128b2:	4603      	mov	r3, r0
 80128b4:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 80128b6:	79fb      	ldrb	r3, [r7, #7]
 80128b8:	4a09      	ldr	r2, [pc, #36]	@ (80128e0 <dcd_connect+0x34>)
 80128ba:	011b      	lsls	r3, r3, #4
 80128bc:	4413      	add	r3, r2
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	60fb      	str	r3, [r7, #12]
  dwc2->dctl &= ~DCTL_SDIS;
 80128c2:	68fb      	ldr	r3, [r7, #12]
 80128c4:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80128c8:	f023 0202 	bic.w	r2, r3, #2
 80128cc:	68fb      	ldr	r3, [r7, #12]
 80128ce:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 80128d2:	bf00      	nop
 80128d4:	3714      	adds	r7, #20
 80128d6:	46bd      	mov	sp, r7
 80128d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128dc:	4770      	bx	lr
 80128de:	bf00      	nop
 80128e0:	08039d4c 	.word	0x08039d4c

080128e4 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport)
{
 80128e4:	b480      	push	{r7}
 80128e6:	b085      	sub	sp, #20
 80128e8:	af00      	add	r7, sp, #0
 80128ea:	4603      	mov	r3, r0
 80128ec:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 80128ee:	79fb      	ldrb	r3, [r7, #7]
 80128f0:	4a09      	ldr	r2, [pc, #36]	@ (8012918 <dcd_disconnect+0x34>)
 80128f2:	011b      	lsls	r3, r3, #4
 80128f4:	4413      	add	r3, r2
 80128f6:	681b      	ldr	r3, [r3, #0]
 80128f8:	60fb      	str	r3, [r7, #12]
  dwc2->dctl |= DCTL_SDIS;
 80128fa:	68fb      	ldr	r3, [r7, #12]
 80128fc:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8012900:	f043 0202 	orr.w	r2, r3, #2
 8012904:	68fb      	ldr	r3, [r7, #12]
 8012906:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 801290a:	bf00      	nop
 801290c:	3714      	adds	r7, #20
 801290e:	46bd      	mov	sp, r7
 8012910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012914:	4770      	bx	lr
 8012916:	bf00      	nop
 8012918:	08039d4c 	.word	0x08039d4c

0801291c <dcd_edpt_open>:
/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open (uint8_t rhport, tusb_desc_endpoint_t const * desc_edpt)
{
 801291c:	b580      	push	{r7, lr}
 801291e:	b08e      	sub	sp, #56	@ 0x38
 8012920:	af00      	add	r7, sp, #0
 8012922:	4603      	mov	r3, r0
 8012924:	6039      	str	r1, [r7, #0]
 8012926:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  dwc2_regs_t * dwc2     = DWC2_REG(rhport);
 8012928:	79fb      	ldrb	r3, [r7, #7]
 801292a:	4a9f      	ldr	r2, [pc, #636]	@ (8012ba8 <dcd_edpt_open+0x28c>)
 801292c:	011b      	lsls	r3, r3, #4
 801292e:	4413      	add	r3, r2
 8012930:	681b      	ldr	r3, [r3, #0]
 8012932:	637b      	str	r3, [r7, #52]	@ 0x34
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 8012934:	79fb      	ldrb	r3, [r7, #7]
 8012936:	4a9c      	ldr	r2, [pc, #624]	@ (8012ba8 <dcd_edpt_open+0x28c>)
 8012938:	011b      	lsls	r3, r3, #4
 801293a:	4413      	add	r3, r2
 801293c:	3308      	adds	r3, #8
 801293e:	781b      	ldrb	r3, [r3, #0]
 8012940:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  uint8_t const epnum = tu_edpt_number(desc_edpt->bEndpointAddress);
 8012944:	683b      	ldr	r3, [r7, #0]
 8012946:	789b      	ldrb	r3, [r3, #2]
 8012948:	75bb      	strb	r3, [r7, #22]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 801294a:	7dbb      	ldrb	r3, [r7, #22]
 801294c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012950:	b2db      	uxtb	r3, r3
 8012952:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  uint8_t const dir   = tu_edpt_dir(desc_edpt->bEndpointAddress);
 8012956:	683b      	ldr	r3, [r7, #0]
 8012958:	789b      	ldrb	r3, [r3, #2]
 801295a:	75fb      	strb	r3, [r7, #23]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801295c:	7dfb      	ldrb	r3, [r7, #23]
 801295e:	09db      	lsrs	r3, r3, #7
 8012960:	b2db      	uxtb	r3, r3
 8012962:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 8012966:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 801296a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801296e:	429a      	cmp	r2, r3
 8012970:	d310      	bcc.n	8012994 <dcd_edpt_open+0x78>
 8012972:	f240 2282 	movw	r2, #642	@ 0x282
 8012976:	498d      	ldr	r1, [pc, #564]	@ (8012bac <dcd_edpt_open+0x290>)
 8012978:	488d      	ldr	r0, [pc, #564]	@ (8012bb0 <dcd_edpt_open+0x294>)
 801297a:	f001 fecf 	bl	801471c <iprintf>
 801297e:	4b8d      	ldr	r3, [pc, #564]	@ (8012bb4 <dcd_edpt_open+0x298>)
 8012980:	61bb      	str	r3, [r7, #24]
 8012982:	69bb      	ldr	r3, [r7, #24]
 8012984:	681b      	ldr	r3, [r3, #0]
 8012986:	f003 0301 	and.w	r3, r3, #1
 801298a:	2b00      	cmp	r3, #0
 801298c:	d000      	beq.n	8012990 <dcd_edpt_open+0x74>
 801298e:	be00      	bkpt	0x0000
 8012990:	2300      	movs	r3, #0
 8012992:	e105      	b.n	8012ba0 <dcd_edpt_open+0x284>

  xfer_ctl_t * xfer = XFER_CTL_BASE(epnum, dir);
 8012994:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8012998:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 801299c:	0052      	lsls	r2, r2, #1
 801299e:	4413      	add	r3, r2
 80129a0:	011b      	lsls	r3, r3, #4
 80129a2:	4a85      	ldr	r2, [pc, #532]	@ (8012bb8 <dcd_edpt_open+0x29c>)
 80129a4:	4413      	add	r3, r2
 80129a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80129a8:	683b      	ldr	r3, [r7, #0]
 80129aa:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 80129ac:	68bb      	ldr	r3, [r7, #8]
 80129ae:	889b      	ldrh	r3, [r3, #4]
 80129b0:	b29b      	uxth	r3, r3
 80129b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80129b6:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 80129b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129ba:	815a      	strh	r2, [r3, #10]
  xfer->interval = desc_edpt->bInterval;
 80129bc:	683b      	ldr	r3, [r7, #0]
 80129be:	799a      	ldrb	r2, [r3, #6]
 80129c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129c2:	731a      	strb	r2, [r3, #12]

  uint16_t const fifo_size = tu_div_ceil(xfer->max_size, 4);
 80129c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129c6:	895b      	ldrh	r3, [r3, #10]
 80129c8:	613b      	str	r3, [r7, #16]
 80129ca:	2304      	movs	r3, #4
 80129cc:	60fb      	str	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return (v + d -1)/d; }
 80129ce:	693a      	ldr	r2, [r7, #16]
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	4413      	add	r3, r2
 80129d4:	1e5a      	subs	r2, r3, #1
 80129d6:	68fb      	ldr	r3, [r7, #12]
 80129d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80129dc:	857b      	strh	r3, [r7, #42]	@ 0x2a

  if(dir == TUSB_DIR_OUT)
 80129de:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d165      	bne.n	8012ab2 <dcd_edpt_open+0x196>
  {
    // Calculate required size of RX FIFO
    uint16_t const sz = calc_grxfsiz(4*fifo_size, ep_count);
 80129e6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80129e8:	009b      	lsls	r3, r3, #2
 80129ea:	b29b      	uxth	r3, r3
 80129ec:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80129f0:	4611      	mov	r1, r2
 80129f2:	4618      	mov	r0, r3
 80129f4:	f7ff fbae 	bl	8012154 <calc_grxfsiz>
 80129f8:	4603      	mov	r3, r0
 80129fa:	847b      	strh	r3, [r7, #34]	@ 0x22

    // If size_rx needs to be extended check if possible and if so enlarge it
    if (dwc2->grxfsiz < sz)
 80129fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012a00:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012a02:	429a      	cmp	r2, r3
 8012a04:	d221      	bcs.n	8012a4a <dcd_edpt_open+0x12e>
    {
      TU_ASSERT(sz + _allocated_fifo_words_tx <= _dwc2_controller[rhport].ep_fifo_size/4);
 8012a06:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012a08:	4a6c      	ldr	r2, [pc, #432]	@ (8012bbc <dcd_edpt_open+0x2a0>)
 8012a0a:	8812      	ldrh	r2, [r2, #0]
 8012a0c:	4413      	add	r3, r2
 8012a0e:	4619      	mov	r1, r3
 8012a10:	79fb      	ldrb	r3, [r7, #7]
 8012a12:	4a65      	ldr	r2, [pc, #404]	@ (8012ba8 <dcd_edpt_open+0x28c>)
 8012a14:	011b      	lsls	r3, r3, #4
 8012a16:	4413      	add	r3, r2
 8012a18:	330c      	adds	r3, #12
 8012a1a:	681b      	ldr	r3, [r3, #0]
 8012a1c:	089b      	lsrs	r3, r3, #2
 8012a1e:	4299      	cmp	r1, r3
 8012a20:	d910      	bls.n	8012a44 <dcd_edpt_open+0x128>
 8012a22:	f240 2292 	movw	r2, #658	@ 0x292
 8012a26:	4961      	ldr	r1, [pc, #388]	@ (8012bac <dcd_edpt_open+0x290>)
 8012a28:	4861      	ldr	r0, [pc, #388]	@ (8012bb0 <dcd_edpt_open+0x294>)
 8012a2a:	f001 fe77 	bl	801471c <iprintf>
 8012a2e:	4b61      	ldr	r3, [pc, #388]	@ (8012bb4 <dcd_edpt_open+0x298>)
 8012a30:	61fb      	str	r3, [r7, #28]
 8012a32:	69fb      	ldr	r3, [r7, #28]
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	f003 0301 	and.w	r3, r3, #1
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d000      	beq.n	8012a40 <dcd_edpt_open+0x124>
 8012a3e:	be00      	bkpt	0x0000
 8012a40:	2300      	movs	r3, #0
 8012a42:	e0ad      	b.n	8012ba0 <dcd_edpt_open+0x284>

      // Enlarge RX FIFO
      dwc2->grxfsiz = sz;
 8012a44:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8012a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a48:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    dwc2->epout[epnum].doepctl |= (1 << DOEPCTL_USBAEP_Pos) |
 8012a4a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8012a4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012a50:	3358      	adds	r3, #88	@ 0x58
 8012a52:	015b      	lsls	r3, r3, #5
 8012a54:	4413      	add	r3, r2
 8012a56:	681a      	ldr	r2, [r3, #0]
                                  (desc_edpt->bmAttributes.xfer << DOEPCTL_EPTYP_Pos) |
 8012a58:	683b      	ldr	r3, [r7, #0]
 8012a5a:	78db      	ldrb	r3, [r3, #3]
 8012a5c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8012a60:	b2db      	uxtb	r3, r3
 8012a62:	049b      	lsls	r3, r3, #18
                                  (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? DOEPCTL_SD0PID_SEVNFRM : 0) |
 8012a64:	6839      	ldr	r1, [r7, #0]
 8012a66:	78c9      	ldrb	r1, [r1, #3]
 8012a68:	f001 0103 	and.w	r1, r1, #3
 8012a6c:	b2c9      	uxtb	r1, r1
 8012a6e:	2901      	cmp	r1, #1
 8012a70:	d002      	beq.n	8012a78 <dcd_edpt_open+0x15c>
 8012a72:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8012a76:	e000      	b.n	8012a7a <dcd_edpt_open+0x15e>
 8012a78:	2100      	movs	r1, #0
                                  (desc_edpt->bmAttributes.xfer << DOEPCTL_EPTYP_Pos) |
 8012a7a:	430b      	orrs	r3, r1
                                  (xfer->max_size << DOEPCTL_MPSIZ_Pos);
 8012a7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012a7e:	8949      	ldrh	r1, [r1, #10]
                                  (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? DOEPCTL_SD0PID_SEVNFRM : 0) |
 8012a80:	430b      	orrs	r3, r1
    dwc2->epout[epnum].doepctl |= (1 << DOEPCTL_USBAEP_Pos) |
 8012a82:	431a      	orrs	r2, r3
 8012a84:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8012a88:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8012a8c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8012a8e:	3358      	adds	r3, #88	@ 0x58
 8012a90:	015b      	lsls	r3, r3, #5
 8012a92:	440b      	add	r3, r1
 8012a94:	601a      	str	r2, [r3, #0]

    dwc2->daintmsk |= TU_BIT(DAINTMSK_OEPM_Pos + epnum);
 8012a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a98:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 8012a9c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8012aa0:	3310      	adds	r3, #16
 8012aa2:	2101      	movs	r1, #1
 8012aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8012aa8:	431a      	orrs	r2, r3
 8012aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012aac:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
 8012ab0:	e075      	b.n	8012b9e <dcd_edpt_open+0x282>
    //
    // In FIFO is allocated by following rules:
    // - IN EP 1 gets FIFO 1, IN EP "n" gets FIFO "n".

    // Check if free space is available
    TU_ASSERT(_allocated_fifo_words_tx + fifo_size + dwc2->grxfsiz <= _dwc2_controller[rhport].ep_fifo_size/4);
 8012ab2:	4b42      	ldr	r3, [pc, #264]	@ (8012bbc <dcd_edpt_open+0x2a0>)
 8012ab4:	881b      	ldrh	r3, [r3, #0]
 8012ab6:	461a      	mov	r2, r3
 8012ab8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012aba:	4413      	add	r3, r2
 8012abc:	461a      	mov	r2, r3
 8012abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ac2:	441a      	add	r2, r3
 8012ac4:	79fb      	ldrb	r3, [r7, #7]
 8012ac6:	4938      	ldr	r1, [pc, #224]	@ (8012ba8 <dcd_edpt_open+0x28c>)
 8012ac8:	011b      	lsls	r3, r3, #4
 8012aca:	440b      	add	r3, r1
 8012acc:	330c      	adds	r3, #12
 8012ace:	681b      	ldr	r3, [r3, #0]
 8012ad0:	089b      	lsrs	r3, r3, #2
 8012ad2:	429a      	cmp	r2, r3
 8012ad4:	d910      	bls.n	8012af8 <dcd_edpt_open+0x1dc>
 8012ad6:	f240 22b7 	movw	r2, #695	@ 0x2b7
 8012ada:	4934      	ldr	r1, [pc, #208]	@ (8012bac <dcd_edpt_open+0x290>)
 8012adc:	4834      	ldr	r0, [pc, #208]	@ (8012bb0 <dcd_edpt_open+0x294>)
 8012ade:	f001 fe1d 	bl	801471c <iprintf>
 8012ae2:	4b34      	ldr	r3, [pc, #208]	@ (8012bb4 <dcd_edpt_open+0x298>)
 8012ae4:	627b      	str	r3, [r7, #36]	@ 0x24
 8012ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ae8:	681b      	ldr	r3, [r3, #0]
 8012aea:	f003 0301 	and.w	r3, r3, #1
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d000      	beq.n	8012af4 <dcd_edpt_open+0x1d8>
 8012af2:	be00      	bkpt	0x0000
 8012af4:	2300      	movs	r3, #0
 8012af6:	e053      	b.n	8012ba0 <dcd_edpt_open+0x284>

    _allocated_fifo_words_tx += fifo_size;
 8012af8:	4b30      	ldr	r3, [pc, #192]	@ (8012bbc <dcd_edpt_open+0x2a0>)
 8012afa:	881a      	ldrh	r2, [r3, #0]
 8012afc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012afe:	4413      	add	r3, r2
 8012b00:	b29a      	uxth	r2, r3
 8012b02:	4b2e      	ldr	r3, [pc, #184]	@ (8012bbc <dcd_edpt_open+0x2a0>)
 8012b04:	801a      	strh	r2, [r3, #0]

    TU_LOG(DWC2_DEBUG, "    Allocated %u bytes at offset %lu", fifo_size*4, _dwc2_controller[rhport].ep_fifo_size-_allocated_fifo_words_tx*4);

    // DIEPTXF starts at FIFO #1.
    // Both TXFD and TXSA are in unit of 32-bit words.
    dwc2->dieptxf[epnum - 1] = (fifo_size << DIEPTXF_INEPTXFD_Pos) | (_dwc2_controller[rhport].ep_fifo_size/4 - _allocated_fifo_words_tx);
 8012b06:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012b08:	0419      	lsls	r1, r3, #16
 8012b0a:	79fb      	ldrb	r3, [r7, #7]
 8012b0c:	4a26      	ldr	r2, [pc, #152]	@ (8012ba8 <dcd_edpt_open+0x28c>)
 8012b0e:	011b      	lsls	r3, r3, #4
 8012b10:	4413      	add	r3, r2
 8012b12:	330c      	adds	r3, #12
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	089b      	lsrs	r3, r3, #2
 8012b18:	4a28      	ldr	r2, [pc, #160]	@ (8012bbc <dcd_edpt_open+0x2a0>)
 8012b1a:	8812      	ldrh	r2, [r2, #0]
 8012b1c:	1a9a      	subs	r2, r3, r2
 8012b1e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8012b22:	3b01      	subs	r3, #1
 8012b24:	430a      	orrs	r2, r1
 8012b26:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8012b28:	3340      	adds	r3, #64	@ 0x40
 8012b2a:	009b      	lsls	r3, r3, #2
 8012b2c:	440b      	add	r3, r1
 8012b2e:	605a      	str	r2, [r3, #4]

    dwc2->epin[epnum].diepctl |= (1 << DIEPCTL_USBAEP_Pos) |
 8012b30:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8012b34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012b36:	3348      	adds	r3, #72	@ 0x48
 8012b38:	015b      	lsls	r3, r3, #5
 8012b3a:	4413      	add	r3, r2
 8012b3c:	6819      	ldr	r1, [r3, #0]
                                 (epnum << DIEPCTL_TXFNUM_Pos) |
 8012b3e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8012b42:	059b      	lsls	r3, r3, #22
    dwc2->epin[epnum].diepctl |= (1 << DIEPCTL_USBAEP_Pos) |
 8012b44:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
                                 (desc_edpt->bmAttributes.xfer << DIEPCTL_EPTYP_Pos) |
 8012b48:	683b      	ldr	r3, [r7, #0]
 8012b4a:	78db      	ldrb	r3, [r3, #3]
 8012b4c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8012b50:	b2db      	uxtb	r3, r3
 8012b52:	049b      	lsls	r3, r3, #18
                                 (epnum << DIEPCTL_TXFNUM_Pos) |
 8012b54:	4313      	orrs	r3, r2
 8012b56:	461a      	mov	r2, r3
                                 (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? DIEPCTL_SD0PID_SEVNFRM : 0) |
 8012b58:	683b      	ldr	r3, [r7, #0]
 8012b5a:	78db      	ldrb	r3, [r3, #3]
 8012b5c:	f003 0303 	and.w	r3, r3, #3
 8012b60:	b2db      	uxtb	r3, r3
 8012b62:	2b01      	cmp	r3, #1
 8012b64:	d002      	beq.n	8012b6c <dcd_edpt_open+0x250>
 8012b66:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8012b6a:	e000      	b.n	8012b6e <dcd_edpt_open+0x252>
 8012b6c:	2300      	movs	r3, #0
                                 (desc_edpt->bmAttributes.xfer << DIEPCTL_EPTYP_Pos) |
 8012b6e:	4313      	orrs	r3, r2
                                 (xfer->max_size << DIEPCTL_MPSIZ_Pos);
 8012b70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012b72:	8952      	ldrh	r2, [r2, #10]
                                 (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? DIEPCTL_SD0PID_SEVNFRM : 0) |
 8012b74:	431a      	orrs	r2, r3
    dwc2->epin[epnum].diepctl |= (1 << DIEPCTL_USBAEP_Pos) |
 8012b76:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8012b7a:	430a      	orrs	r2, r1
 8012b7c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8012b7e:	3348      	adds	r3, #72	@ 0x48
 8012b80:	015b      	lsls	r3, r3, #5
 8012b82:	440b      	add	r3, r1
 8012b84:	601a      	str	r2, [r3, #0]

    dwc2->daintmsk |= (1 << (DAINTMSK_IEPM_Pos + epnum));
 8012b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012b88:	f8d3 381c 	ldr.w	r3, [r3, #2076]	@ 0x81c
 8012b8c:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8012b90:	2101      	movs	r1, #1
 8012b92:	fa01 f202 	lsl.w	r2, r1, r2
 8012b96:	431a      	orrs	r2, r3
 8012b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012b9a:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  }

  return true;
 8012b9e:	2301      	movs	r3, #1
}
 8012ba0:	4618      	mov	r0, r3
 8012ba2:	3738      	adds	r7, #56	@ 0x38
 8012ba4:	46bd      	mov	sp, r7
 8012ba6:	bd80      	pop	{r7, pc}
 8012ba8:	08039d4c 	.word	0x08039d4c
 8012bac:	08039d78 	.word	0x08039d78
 8012bb0:	08016ebc 	.word	0x08016ebc
 8012bb4:	e000edf0 	.word	0xe000edf0
 8012bb8:	2000be5c 	.word	0x2000be5c
 8012bbc:	2000bf80 	.word	0x2000bf80

08012bc0 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all (uint8_t rhport)
{
 8012bc0:	b480      	push	{r7}
 8012bc2:	b087      	sub	sp, #28
 8012bc4:	af00      	add	r7, sp, #0
 8012bc6:	4603      	mov	r3, r0
 8012bc8:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t * dwc2     = DWC2_REG(rhport);
 8012bca:	79fb      	ldrb	r3, [r7, #7]
 8012bcc:	4a1f      	ldr	r2, [pc, #124]	@ (8012c4c <dcd_edpt_close_all+0x8c>)
 8012bce:	011b      	lsls	r3, r3, #4
 8012bd0:	4413      	add	r3, r2
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	613b      	str	r3, [r7, #16]
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 8012bd6:	79fb      	ldrb	r3, [r7, #7]
 8012bd8:	4a1c      	ldr	r2, [pc, #112]	@ (8012c4c <dcd_edpt_close_all+0x8c>)
 8012bda:	011b      	lsls	r3, r3, #4
 8012bdc:	4413      	add	r3, r2
 8012bde:	3308      	adds	r3, #8
 8012be0:	781b      	ldrb	r3, [r3, #0]
 8012be2:	73fb      	strb	r3, [r7, #15]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 8012be4:	693b      	ldr	r3, [r7, #16]
 8012be6:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8012bea:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for(uint8_t n = 1; n < ep_count; n++)
 8012bee:	2301      	movs	r3, #1
 8012bf0:	75fb      	strb	r3, [r7, #23]
 8012bf2:	e01e      	b.n	8012c32 <dcd_edpt_close_all+0x72>
  {
    // disable OUT endpoint
    dwc2->epout[n].doepctl = 0;
 8012bf4:	7dfb      	ldrb	r3, [r7, #23]
 8012bf6:	693a      	ldr	r2, [r7, #16]
 8012bf8:	3358      	adds	r3, #88	@ 0x58
 8012bfa:	015b      	lsls	r3, r3, #5
 8012bfc:	4413      	add	r3, r2
 8012bfe:	2200      	movs	r2, #0
 8012c00:	601a      	str	r2, [r3, #0]
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8012c02:	7dfb      	ldrb	r3, [r7, #23]
 8012c04:	4a12      	ldr	r2, [pc, #72]	@ (8012c50 <dcd_edpt_close_all+0x90>)
 8012c06:	015b      	lsls	r3, r3, #5
 8012c08:	4413      	add	r3, r2
 8012c0a:	330a      	adds	r3, #10
 8012c0c:	2200      	movs	r2, #0
 8012c0e:	801a      	strh	r2, [r3, #0]

    // disable IN endpoint
    dwc2->epin[n].diepctl = 0;
 8012c10:	7dfb      	ldrb	r3, [r7, #23]
 8012c12:	693a      	ldr	r2, [r7, #16]
 8012c14:	3348      	adds	r3, #72	@ 0x48
 8012c16:	015b      	lsls	r3, r3, #5
 8012c18:	4413      	add	r3, r2
 8012c1a:	2200      	movs	r2, #0
 8012c1c:	601a      	str	r2, [r3, #0]
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 8012c1e:	7dfb      	ldrb	r3, [r7, #23]
 8012c20:	4a0b      	ldr	r2, [pc, #44]	@ (8012c50 <dcd_edpt_close_all+0x90>)
 8012c22:	015b      	lsls	r3, r3, #5
 8012c24:	4413      	add	r3, r2
 8012c26:	331a      	adds	r3, #26
 8012c28:	2200      	movs	r2, #0
 8012c2a:	801a      	strh	r2, [r3, #0]
  for(uint8_t n = 1; n < ep_count; n++)
 8012c2c:	7dfb      	ldrb	r3, [r7, #23]
 8012c2e:	3301      	adds	r3, #1
 8012c30:	75fb      	strb	r3, [r7, #23]
 8012c32:	7dfa      	ldrb	r2, [r7, #23]
 8012c34:	7bfb      	ldrb	r3, [r7, #15]
 8012c36:	429a      	cmp	r2, r3
 8012c38:	d3dc      	bcc.n	8012bf4 <dcd_edpt_close_all+0x34>
  }

  // reset allocated fifo IN
  _allocated_fifo_words_tx = 16;
 8012c3a:	4b06      	ldr	r3, [pc, #24]	@ (8012c54 <dcd_edpt_close_all+0x94>)
 8012c3c:	2210      	movs	r2, #16
 8012c3e:	801a      	strh	r2, [r3, #0]
}
 8012c40:	bf00      	nop
 8012c42:	371c      	adds	r7, #28
 8012c44:	46bd      	mov	sp, r7
 8012c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c4a:	4770      	bx	lr
 8012c4c:	08039d4c 	.word	0x08039d4c
 8012c50:	2000be5c 	.word	0x2000be5c
 8012c54:	2000bf80 	.word	0x2000bf80

08012c58 <dcd_edpt_xfer>:

bool dcd_edpt_xfer (uint8_t rhport, uint8_t ep_addr, uint8_t * buffer, uint16_t total_bytes)
{
 8012c58:	b590      	push	{r4, r7, lr}
 8012c5a:	b089      	sub	sp, #36	@ 0x24
 8012c5c:	af02      	add	r7, sp, #8
 8012c5e:	603a      	str	r2, [r7, #0]
 8012c60:	461a      	mov	r2, r3
 8012c62:	4603      	mov	r3, r0
 8012c64:	71fb      	strb	r3, [r7, #7]
 8012c66:	460b      	mov	r3, r1
 8012c68:	71bb      	strb	r3, [r7, #6]
 8012c6a:	4613      	mov	r3, r2
 8012c6c:	80bb      	strh	r3, [r7, #4]
 8012c6e:	79bb      	ldrb	r3, [r7, #6]
 8012c70:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8012c72:	7b3b      	ldrb	r3, [r7, #12]
 8012c74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012c78:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 8012c7a:	757b      	strb	r3, [r7, #21]
 8012c7c:	79bb      	ldrb	r3, [r7, #6]
 8012c7e:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8012c80:	7b7b      	ldrb	r3, [r7, #13]
 8012c82:	09db      	lsrs	r3, r3, #7
 8012c84:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8012c86:	753b      	strb	r3, [r7, #20]

  xfer_ctl_t * xfer = XFER_CTL_BASE(epnum, dir);
 8012c88:	7d7a      	ldrb	r2, [r7, #21]
 8012c8a:	7d3b      	ldrb	r3, [r7, #20]
 8012c8c:	0052      	lsls	r2, r2, #1
 8012c8e:	4413      	add	r3, r2
 8012c90:	011b      	lsls	r3, r3, #4
 8012c92:	4a23      	ldr	r2, [pc, #140]	@ (8012d20 <dcd_edpt_xfer+0xc8>)
 8012c94:	4413      	add	r3, r2
 8012c96:	613b      	str	r3, [r7, #16]
  xfer->buffer      = buffer;
 8012c98:	693b      	ldr	r3, [r7, #16]
 8012c9a:	683a      	ldr	r2, [r7, #0]
 8012c9c:	601a      	str	r2, [r3, #0]
  xfer->ff          = NULL;
 8012c9e:	693b      	ldr	r3, [r7, #16]
 8012ca0:	2200      	movs	r2, #0
 8012ca2:	605a      	str	r2, [r3, #4]
  xfer->total_len   = total_bytes;
 8012ca4:	693b      	ldr	r3, [r7, #16]
 8012ca6:	88ba      	ldrh	r2, [r7, #4]
 8012ca8:	811a      	strh	r2, [r3, #8]

  // EP0 can only handle one packet
  if(epnum == 0)
 8012caa:	7d7b      	ldrb	r3, [r7, #21]
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d110      	bne.n	8012cd2 <dcd_edpt_xfer+0x7a>
  {
    ep0_pending[dir] = total_bytes;
 8012cb0:	7d3b      	ldrb	r3, [r7, #20]
 8012cb2:	491c      	ldr	r1, [pc, #112]	@ (8012d24 <dcd_edpt_xfer+0xcc>)
 8012cb4:	88ba      	ldrh	r2, [r7, #4]
 8012cb6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    // Schedule the first transaction for EP0 transfer
    edpt_schedule_packets(rhport, epnum, dir, 1, ep0_pending[dir]);
 8012cba:	7d3b      	ldrb	r3, [r7, #20]
 8012cbc:	4a19      	ldr	r2, [pc, #100]	@ (8012d24 <dcd_edpt_xfer+0xcc>)
 8012cbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012cc2:	7d3a      	ldrb	r2, [r7, #20]
 8012cc4:	7d79      	ldrb	r1, [r7, #21]
 8012cc6:	79f8      	ldrb	r0, [r7, #7]
 8012cc8:	9300      	str	r3, [sp, #0]
 8012cca:	2301      	movs	r3, #1
 8012ccc:	f7ff fb2e 	bl	801232c <edpt_schedule_packets>
 8012cd0:	e020      	b.n	8012d14 <dcd_edpt_xfer+0xbc>
  }
  else
  {
    uint16_t num_packets = (total_bytes / xfer->max_size);
 8012cd2:	693b      	ldr	r3, [r7, #16]
 8012cd4:	895b      	ldrh	r3, [r3, #10]
 8012cd6:	88ba      	ldrh	r2, [r7, #4]
 8012cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8012cdc:	82fb      	strh	r3, [r7, #22]
    uint16_t const short_packet_size = total_bytes % xfer->max_size;
 8012cde:	693b      	ldr	r3, [r7, #16]
 8012ce0:	895a      	ldrh	r2, [r3, #10]
 8012ce2:	88bb      	ldrh	r3, [r7, #4]
 8012ce4:	fbb3 f1f2 	udiv	r1, r3, r2
 8012ce8:	fb01 f202 	mul.w	r2, r1, r2
 8012cec:	1a9b      	subs	r3, r3, r2
 8012cee:	81fb      	strh	r3, [r7, #14]

    // Zero-size packet is special case.
    if ( (short_packet_size > 0) || (total_bytes == 0) ) num_packets++;
 8012cf0:	89fb      	ldrh	r3, [r7, #14]
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d102      	bne.n	8012cfc <dcd_edpt_xfer+0xa4>
 8012cf6:	88bb      	ldrh	r3, [r7, #4]
 8012cf8:	2b00      	cmp	r3, #0
 8012cfa:	d102      	bne.n	8012d02 <dcd_edpt_xfer+0xaa>
 8012cfc:	8afb      	ldrh	r3, [r7, #22]
 8012cfe:	3301      	adds	r3, #1
 8012d00:	82fb      	strh	r3, [r7, #22]

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir, num_packets, total_bytes);
 8012d02:	8afc      	ldrh	r4, [r7, #22]
 8012d04:	7d3a      	ldrb	r2, [r7, #20]
 8012d06:	7d79      	ldrb	r1, [r7, #21]
 8012d08:	79f8      	ldrb	r0, [r7, #7]
 8012d0a:	88bb      	ldrh	r3, [r7, #4]
 8012d0c:	9300      	str	r3, [sp, #0]
 8012d0e:	4623      	mov	r3, r4
 8012d10:	f7ff fb0c 	bl	801232c <edpt_schedule_packets>
  }

  return true;
 8012d14:	2301      	movs	r3, #1
}
 8012d16:	4618      	mov	r0, r3
 8012d18:	371c      	adds	r7, #28
 8012d1a:	46bd      	mov	sp, r7
 8012d1c:	bd90      	pop	{r4, r7, pc}
 8012d1e:	bf00      	nop
 8012d20:	2000be5c 	.word	0x2000be5c
 8012d24:	2000bf7c 	.word	0x2000bf7c

08012d28 <dcd_edpt_disable>:

  return true;
}

static void dcd_edpt_disable (uint8_t rhport, uint8_t ep_addr, bool stall)
{
 8012d28:	b480      	push	{r7}
 8012d2a:	b089      	sub	sp, #36	@ 0x24
 8012d2c:	af00      	add	r7, sp, #0
 8012d2e:	4603      	mov	r3, r0
 8012d30:	71fb      	strb	r3, [r7, #7]
 8012d32:	460b      	mov	r3, r1
 8012d34:	71bb      	strb	r3, [r7, #6]
 8012d36:	4613      	mov	r3, r2
 8012d38:	717b      	strb	r3, [r7, #5]
  (void) rhport;

  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8012d3a:	79fb      	ldrb	r3, [r7, #7]
 8012d3c:	4a6e      	ldr	r2, [pc, #440]	@ (8012ef8 <dcd_edpt_disable+0x1d0>)
 8012d3e:	011b      	lsls	r3, r3, #4
 8012d40:	4413      	add	r3, r2
 8012d42:	681b      	ldr	r3, [r3, #0]
 8012d44:	61fb      	str	r3, [r7, #28]
 8012d46:	79bb      	ldrb	r3, [r7, #6]
 8012d48:	73bb      	strb	r3, [r7, #14]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8012d4a:	7bbb      	ldrb	r3, [r7, #14]
 8012d4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012d50:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8012d52:	76fb      	strb	r3, [r7, #27]
 8012d54:	79bb      	ldrb	r3, [r7, #6]
 8012d56:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8012d58:	7bfb      	ldrb	r3, [r7, #15]
 8012d5a:	09db      	lsrs	r3, r3, #7
 8012d5c:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8012d5e:	76bb      	strb	r3, [r7, #26]

  if ( dir == TUSB_DIR_IN )
 8012d60:	7ebb      	ldrb	r3, [r7, #26]
 8012d62:	2b01      	cmp	r3, #1
 8012d64:	d167      	bne.n	8012e36 <dcd_edpt_disable+0x10e>
  {
    dwc2_epin_t* epin = dwc2->epin;
 8012d66:	69fb      	ldr	r3, [r7, #28]
 8012d68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012d6c:	613b      	str	r3, [r7, #16]

    // Only disable currently enabled non-control endpoint
    if ( (epnum == 0) || !(epin[epnum].diepctl & DIEPCTL_EPENA) )
 8012d6e:	7efb      	ldrb	r3, [r7, #27]
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d006      	beq.n	8012d82 <dcd_edpt_disable+0x5a>
 8012d74:	7efb      	ldrb	r3, [r7, #27]
 8012d76:	015b      	lsls	r3, r3, #5
 8012d78:	693a      	ldr	r2, [r7, #16]
 8012d7a:	4413      	add	r3, r2
 8012d7c:	681b      	ldr	r3, [r3, #0]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	db13      	blt.n	8012daa <dcd_edpt_disable+0x82>
    {
      epin[epnum].diepctl |= DIEPCTL_SNAK | (stall ? DIEPCTL_STALL : 0);
 8012d82:	7efb      	ldrb	r3, [r7, #27]
 8012d84:	015b      	lsls	r3, r3, #5
 8012d86:	693a      	ldr	r2, [r7, #16]
 8012d88:	4413      	add	r3, r2
 8012d8a:	681a      	ldr	r2, [r3, #0]
 8012d8c:	797b      	ldrb	r3, [r7, #5]
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d002      	beq.n	8012d98 <dcd_edpt_disable+0x70>
 8012d92:	f04f 6102 	mov.w	r1, #136314880	@ 0x8200000
 8012d96:	e001      	b.n	8012d9c <dcd_edpt_disable+0x74>
 8012d98:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 8012d9c:	7efb      	ldrb	r3, [r7, #27]
 8012d9e:	015b      	lsls	r3, r3, #5
 8012da0:	6938      	ldr	r0, [r7, #16]
 8012da2:	4403      	add	r3, r0
 8012da4:	430a      	orrs	r2, r1
 8012da6:	601a      	str	r2, [r3, #0]
 8012da8:	e037      	b.n	8012e1a <dcd_edpt_disable+0xf2>
    }
    else
    {
      // Stop transmitting packets and NAK IN xfers.
      epin[epnum].diepctl |= DIEPCTL_SNAK;
 8012daa:	7efb      	ldrb	r3, [r7, #27]
 8012dac:	015b      	lsls	r3, r3, #5
 8012dae:	693a      	ldr	r2, [r7, #16]
 8012db0:	4413      	add	r3, r2
 8012db2:	681a      	ldr	r2, [r3, #0]
 8012db4:	7efb      	ldrb	r3, [r7, #27]
 8012db6:	015b      	lsls	r3, r3, #5
 8012db8:	6939      	ldr	r1, [r7, #16]
 8012dba:	440b      	add	r3, r1
 8012dbc:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8012dc0:	601a      	str	r2, [r3, #0]
      while ( (epin[epnum].diepint & DIEPINT_INEPNE) == 0 ) {}
 8012dc2:	bf00      	nop
 8012dc4:	7efb      	ldrb	r3, [r7, #27]
 8012dc6:	015b      	lsls	r3, r3, #5
 8012dc8:	693a      	ldr	r2, [r7, #16]
 8012dca:	4413      	add	r3, r2
 8012dcc:	689b      	ldr	r3, [r3, #8]
 8012dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012dd2:	2b00      	cmp	r3, #0
 8012dd4:	d0f6      	beq.n	8012dc4 <dcd_edpt_disable+0x9c>

      // Disable the endpoint.
      epin[epnum].diepctl |= DIEPCTL_EPDIS | (stall ? DIEPCTL_STALL : 0);
 8012dd6:	7efb      	ldrb	r3, [r7, #27]
 8012dd8:	015b      	lsls	r3, r3, #5
 8012dda:	693a      	ldr	r2, [r7, #16]
 8012ddc:	4413      	add	r3, r2
 8012dde:	681a      	ldr	r2, [r3, #0]
 8012de0:	797b      	ldrb	r3, [r7, #5]
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d001      	beq.n	8012dea <dcd_edpt_disable+0xc2>
 8012de6:	4945      	ldr	r1, [pc, #276]	@ (8012efc <dcd_edpt_disable+0x1d4>)
 8012de8:	e001      	b.n	8012dee <dcd_edpt_disable+0xc6>
 8012dea:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8012dee:	7efb      	ldrb	r3, [r7, #27]
 8012df0:	015b      	lsls	r3, r3, #5
 8012df2:	6938      	ldr	r0, [r7, #16]
 8012df4:	4403      	add	r3, r0
 8012df6:	430a      	orrs	r2, r1
 8012df8:	601a      	str	r2, [r3, #0]
      while ( (epin[epnum].diepint & DIEPINT_EPDISD_Msk) == 0 ) {}
 8012dfa:	bf00      	nop
 8012dfc:	7efb      	ldrb	r3, [r7, #27]
 8012dfe:	015b      	lsls	r3, r3, #5
 8012e00:	693a      	ldr	r2, [r7, #16]
 8012e02:	4413      	add	r3, r2
 8012e04:	689b      	ldr	r3, [r3, #8]
 8012e06:	f003 0302 	and.w	r3, r3, #2
 8012e0a:	2b00      	cmp	r3, #0
 8012e0c:	d0f6      	beq.n	8012dfc <dcd_edpt_disable+0xd4>

      epin[epnum].diepint = DIEPINT_EPDISD;
 8012e0e:	7efb      	ldrb	r3, [r7, #27]
 8012e10:	015b      	lsls	r3, r3, #5
 8012e12:	693a      	ldr	r2, [r7, #16]
 8012e14:	4413      	add	r3, r2
 8012e16:	2202      	movs	r2, #2
 8012e18:	609a      	str	r2, [r3, #8]
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dwc2->grstctl = ((epnum << GRSTCTL_TXFNUM_Pos) | GRSTCTL_TXFFLSH);
 8012e1a:	7efb      	ldrb	r3, [r7, #27]
 8012e1c:	019b      	lsls	r3, r3, #6
 8012e1e:	f043 0220 	orr.w	r2, r3, #32
 8012e22:	69fb      	ldr	r3, [r7, #28]
 8012e24:	611a      	str	r2, [r3, #16]
    while ( (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk) != 0 ) {}
 8012e26:	bf00      	nop
 8012e28:	69fb      	ldr	r3, [r7, #28]
 8012e2a:	691b      	ldr	r3, [r3, #16]
 8012e2c:	f003 0320 	and.w	r3, r3, #32
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d1f9      	bne.n	8012e28 <dcd_edpt_disable+0x100>

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
    }
  }
}
 8012e34:	e059      	b.n	8012eea <dcd_edpt_disable+0x1c2>
    dwc2_epout_t* epout = dwc2->epout;
 8012e36:	69fb      	ldr	r3, [r7, #28]
 8012e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012e3c:	617b      	str	r3, [r7, #20]
    if ( (epnum == 0) || !(epout[epnum].doepctl & DOEPCTL_EPENA) )
 8012e3e:	7efb      	ldrb	r3, [r7, #27]
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d006      	beq.n	8012e52 <dcd_edpt_disable+0x12a>
 8012e44:	7efb      	ldrb	r3, [r7, #27]
 8012e46:	015b      	lsls	r3, r3, #5
 8012e48:	697a      	ldr	r2, [r7, #20]
 8012e4a:	4413      	add	r3, r2
 8012e4c:	681b      	ldr	r3, [r3, #0]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	db12      	blt.n	8012e78 <dcd_edpt_disable+0x150>
      epout[epnum].doepctl |= stall ? DOEPCTL_STALL : 0;
 8012e52:	7efb      	ldrb	r3, [r7, #27]
 8012e54:	015b      	lsls	r3, r3, #5
 8012e56:	697a      	ldr	r2, [r7, #20]
 8012e58:	4413      	add	r3, r2
 8012e5a:	681a      	ldr	r2, [r3, #0]
 8012e5c:	797b      	ldrb	r3, [r7, #5]
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d002      	beq.n	8012e68 <dcd_edpt_disable+0x140>
 8012e62:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8012e66:	e000      	b.n	8012e6a <dcd_edpt_disable+0x142>
 8012e68:	2100      	movs	r1, #0
 8012e6a:	7efb      	ldrb	r3, [r7, #27]
 8012e6c:	015b      	lsls	r3, r3, #5
 8012e6e:	6978      	ldr	r0, [r7, #20]
 8012e70:	4403      	add	r3, r0
 8012e72:	430a      	orrs	r2, r1
 8012e74:	601a      	str	r2, [r3, #0]
}
 8012e76:	e038      	b.n	8012eea <dcd_edpt_disable+0x1c2>
      dwc2->dctl |= DCTL_SGONAK;
 8012e78:	69fb      	ldr	r3, [r7, #28]
 8012e7a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8012e7e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8012e82:	69fb      	ldr	r3, [r7, #28]
 8012e84:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ( (dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0 ) {}
 8012e88:	bf00      	nop
 8012e8a:	69fb      	ldr	r3, [r7, #28]
 8012e8c:	695b      	ldr	r3, [r3, #20]
 8012e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d0f9      	beq.n	8012e8a <dcd_edpt_disable+0x162>
      epout[epnum].doepctl |= DOEPCTL_EPDIS | (stall ? DOEPCTL_STALL : 0);
 8012e96:	7efb      	ldrb	r3, [r7, #27]
 8012e98:	015b      	lsls	r3, r3, #5
 8012e9a:	697a      	ldr	r2, [r7, #20]
 8012e9c:	4413      	add	r3, r2
 8012e9e:	681a      	ldr	r2, [r3, #0]
 8012ea0:	797b      	ldrb	r3, [r7, #5]
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	d001      	beq.n	8012eaa <dcd_edpt_disable+0x182>
 8012ea6:	4915      	ldr	r1, [pc, #84]	@ (8012efc <dcd_edpt_disable+0x1d4>)
 8012ea8:	e001      	b.n	8012eae <dcd_edpt_disable+0x186>
 8012eaa:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8012eae:	7efb      	ldrb	r3, [r7, #27]
 8012eb0:	015b      	lsls	r3, r3, #5
 8012eb2:	6978      	ldr	r0, [r7, #20]
 8012eb4:	4403      	add	r3, r0
 8012eb6:	430a      	orrs	r2, r1
 8012eb8:	601a      	str	r2, [r3, #0]
      while ( (epout[epnum].doepint & DOEPINT_EPDISD_Msk) == 0 ) {}
 8012eba:	bf00      	nop
 8012ebc:	7efb      	ldrb	r3, [r7, #27]
 8012ebe:	015b      	lsls	r3, r3, #5
 8012ec0:	697a      	ldr	r2, [r7, #20]
 8012ec2:	4413      	add	r3, r2
 8012ec4:	689b      	ldr	r3, [r3, #8]
 8012ec6:	f003 0302 	and.w	r3, r3, #2
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d0f6      	beq.n	8012ebc <dcd_edpt_disable+0x194>
      epout[epnum].doepint = DOEPINT_EPDISD;
 8012ece:	7efb      	ldrb	r3, [r7, #27]
 8012ed0:	015b      	lsls	r3, r3, #5
 8012ed2:	697a      	ldr	r2, [r7, #20]
 8012ed4:	4413      	add	r3, r2
 8012ed6:	2202      	movs	r2, #2
 8012ed8:	609a      	str	r2, [r3, #8]
      dwc2->dctl |= DCTL_CGONAK;
 8012eda:	69fb      	ldr	r3, [r7, #28]
 8012edc:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8012ee0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8012ee4:	69fb      	ldr	r3, [r7, #28]
 8012ee6:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 8012eea:	bf00      	nop
 8012eec:	3724      	adds	r7, #36	@ 0x24
 8012eee:	46bd      	mov	sp, r7
 8012ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ef4:	4770      	bx	lr
 8012ef6:	bf00      	nop
 8012ef8:	08039d4c 	.word	0x08039d4c
 8012efc:	40200000 	.word	0x40200000

08012f00 <dcd_edpt_stall>:
    _out_ep_closed = true;     // Set flag such that RX FIFO gets reduced in size once RX FIFO is empty
  }
}

void dcd_edpt_stall (uint8_t rhport, uint8_t ep_addr)
{
 8012f00:	b580      	push	{r7, lr}
 8012f02:	b082      	sub	sp, #8
 8012f04:	af00      	add	r7, sp, #0
 8012f06:	4603      	mov	r3, r0
 8012f08:	460a      	mov	r2, r1
 8012f0a:	71fb      	strb	r3, [r7, #7]
 8012f0c:	4613      	mov	r3, r2
 8012f0e:	71bb      	strb	r3, [r7, #6]
  dcd_edpt_disable(rhport, ep_addr, true);
 8012f10:	79b9      	ldrb	r1, [r7, #6]
 8012f12:	79fb      	ldrb	r3, [r7, #7]
 8012f14:	2201      	movs	r2, #1
 8012f16:	4618      	mov	r0, r3
 8012f18:	f7ff ff06 	bl	8012d28 <dcd_edpt_disable>
}
 8012f1c:	bf00      	nop
 8012f1e:	3708      	adds	r7, #8
 8012f20:	46bd      	mov	sp, r7
 8012f22:	bd80      	pop	{r7, pc}

08012f24 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall (uint8_t rhport, uint8_t ep_addr)
{
 8012f24:	b480      	push	{r7}
 8012f26:	b085      	sub	sp, #20
 8012f28:	af00      	add	r7, sp, #0
 8012f2a:	4603      	mov	r3, r0
 8012f2c:	460a      	mov	r2, r1
 8012f2e:	71fb      	strb	r3, [r7, #7]
 8012f30:	4613      	mov	r3, r2
 8012f32:	71bb      	strb	r3, [r7, #6]
  (void) rhport;

  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 8012f34:	79fb      	ldrb	r3, [r7, #7]
 8012f36:	4a2a      	ldr	r2, [pc, #168]	@ (8012fe0 <dcd_edpt_clear_stall+0xbc>)
 8012f38:	011b      	lsls	r3, r3, #4
 8012f3a:	4413      	add	r3, r2
 8012f3c:	681b      	ldr	r3, [r3, #0]
 8012f3e:	60fb      	str	r3, [r7, #12]
 8012f40:	79bb      	ldrb	r3, [r7, #6]
 8012f42:	723b      	strb	r3, [r7, #8]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8012f44:	7a3b      	ldrb	r3, [r7, #8]
 8012f46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012f4a:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8012f4c:	72fb      	strb	r3, [r7, #11]
 8012f4e:	79bb      	ldrb	r3, [r7, #6]
 8012f50:	727b      	strb	r3, [r7, #9]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8012f52:	7a7b      	ldrb	r3, [r7, #9]
 8012f54:	09db      	lsrs	r3, r3, #7
 8012f56:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8012f58:	72bb      	strb	r3, [r7, #10]

  // Clear stall and reset data toggle
  if ( dir == TUSB_DIR_IN )
 8012f5a:	7abb      	ldrb	r3, [r7, #10]
 8012f5c:	2b01      	cmp	r3, #1
 8012f5e:	d11c      	bne.n	8012f9a <dcd_edpt_clear_stall+0x76>
  {
    dwc2->epin[epnum].diepctl &= ~DIEPCTL_STALL;
 8012f60:	7afb      	ldrb	r3, [r7, #11]
 8012f62:	68fa      	ldr	r2, [r7, #12]
 8012f64:	3348      	adds	r3, #72	@ 0x48
 8012f66:	015b      	lsls	r3, r3, #5
 8012f68:	4413      	add	r3, r2
 8012f6a:	681a      	ldr	r2, [r3, #0]
 8012f6c:	7afb      	ldrb	r3, [r7, #11]
 8012f6e:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8012f72:	68f9      	ldr	r1, [r7, #12]
 8012f74:	3348      	adds	r3, #72	@ 0x48
 8012f76:	015b      	lsls	r3, r3, #5
 8012f78:	440b      	add	r3, r1
 8012f7a:	601a      	str	r2, [r3, #0]
    dwc2->epin[epnum].diepctl |= DIEPCTL_SD0PID_SEVNFRM;
 8012f7c:	7afb      	ldrb	r3, [r7, #11]
 8012f7e:	68fa      	ldr	r2, [r7, #12]
 8012f80:	3348      	adds	r3, #72	@ 0x48
 8012f82:	015b      	lsls	r3, r3, #5
 8012f84:	4413      	add	r3, r2
 8012f86:	681a      	ldr	r2, [r3, #0]
 8012f88:	7afb      	ldrb	r3, [r7, #11]
 8012f8a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8012f8e:	68f9      	ldr	r1, [r7, #12]
 8012f90:	3348      	adds	r3, #72	@ 0x48
 8012f92:	015b      	lsls	r3, r3, #5
 8012f94:	440b      	add	r3, r1
 8012f96:	601a      	str	r2, [r3, #0]
  else
  {
    dwc2->epout[epnum].doepctl &= ~DOEPCTL_STALL;
    dwc2->epout[epnum].doepctl |= DOEPCTL_SD0PID_SEVNFRM;
  }
}
 8012f98:	e01b      	b.n	8012fd2 <dcd_edpt_clear_stall+0xae>
    dwc2->epout[epnum].doepctl &= ~DOEPCTL_STALL;
 8012f9a:	7afb      	ldrb	r3, [r7, #11]
 8012f9c:	68fa      	ldr	r2, [r7, #12]
 8012f9e:	3358      	adds	r3, #88	@ 0x58
 8012fa0:	015b      	lsls	r3, r3, #5
 8012fa2:	4413      	add	r3, r2
 8012fa4:	681a      	ldr	r2, [r3, #0]
 8012fa6:	7afb      	ldrb	r3, [r7, #11]
 8012fa8:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8012fac:	68f9      	ldr	r1, [r7, #12]
 8012fae:	3358      	adds	r3, #88	@ 0x58
 8012fb0:	015b      	lsls	r3, r3, #5
 8012fb2:	440b      	add	r3, r1
 8012fb4:	601a      	str	r2, [r3, #0]
    dwc2->epout[epnum].doepctl |= DOEPCTL_SD0PID_SEVNFRM;
 8012fb6:	7afb      	ldrb	r3, [r7, #11]
 8012fb8:	68fa      	ldr	r2, [r7, #12]
 8012fba:	3358      	adds	r3, #88	@ 0x58
 8012fbc:	015b      	lsls	r3, r3, #5
 8012fbe:	4413      	add	r3, r2
 8012fc0:	681a      	ldr	r2, [r3, #0]
 8012fc2:	7afb      	ldrb	r3, [r7, #11]
 8012fc4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8012fc8:	68f9      	ldr	r1, [r7, #12]
 8012fca:	3358      	adds	r3, #88	@ 0x58
 8012fcc:	015b      	lsls	r3, r3, #5
 8012fce:	440b      	add	r3, r1
 8012fd0:	601a      	str	r2, [r3, #0]
}
 8012fd2:	bf00      	nop
 8012fd4:	3714      	adds	r7, #20
 8012fd6:	46bd      	mov	sp, r7
 8012fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fdc:	4770      	bx	lr
 8012fde:	bf00      	nop
 8012fe0:	08039d4c 	.word	0x08039d4c

08012fe4 <read_fifo_packet>:

/*------------------------------------------------------------------*/

// Read a single data packet from receive FIFO
static void read_fifo_packet(uint8_t rhport, uint8_t * dst, uint16_t len)
{
 8012fe4:	b480      	push	{r7}
 8012fe6:	b08d      	sub	sp, #52	@ 0x34
 8012fe8:	af00      	add	r7, sp, #0
 8012fea:	4603      	mov	r3, r0
 8012fec:	6039      	str	r1, [r7, #0]
 8012fee:	71fb      	strb	r3, [r7, #7]
 8012ff0:	4613      	mov	r3, r2
 8012ff2:	80bb      	strh	r3, [r7, #4]
  (void) rhport;

  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 8012ff4:	79fb      	ldrb	r3, [r7, #7]
 8012ff6:	4a27      	ldr	r2, [pc, #156]	@ (8013094 <read_fifo_packet+0xb0>)
 8012ff8:	011b      	lsls	r3, r3, #4
 8012ffa:	4413      	add	r3, r2
 8012ffc:	681b      	ldr	r3, [r3, #0]
 8012ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
  volatile const uint32_t * rx_fifo = dwc2->fifo[0];
 8013000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013002:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8013006:	627b      	str	r3, [r7, #36]	@ 0x24

  // Reading full available 32 bit words from fifo
  uint16_t full_words = len >> 2;
 8013008:	88bb      	ldrh	r3, [r7, #4]
 801300a:	089b      	lsrs	r3, r3, #2
 801300c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  while(full_words--)
 801300e:	e00b      	b.n	8013028 <read_fifo_packet+0x44>
  {
    tu_unaligned_write32(dst, *rx_fifo);
 8013010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013012:	681b      	ldr	r3, [r3, #0]
 8013014:	683a      	ldr	r2, [r7, #0]
 8013016:	61ba      	str	r2, [r7, #24]
 8013018:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline void     tu_unaligned_write32 (void* mem, uint32_t value ) { *((uint32_t*) mem) = value; }
 801301a:	69bb      	ldr	r3, [r7, #24]
 801301c:	697a      	ldr	r2, [r7, #20]
 801301e:	601a      	str	r2, [r3, #0]
 8013020:	bf00      	nop
    dst += 4;
 8013022:	683b      	ldr	r3, [r7, #0]
 8013024:	3304      	adds	r3, #4
 8013026:	603b      	str	r3, [r7, #0]
  while(full_words--)
 8013028:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801302a:	1e5a      	subs	r2, r3, #1
 801302c:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 801302e:	2b00      	cmp	r3, #0
 8013030:	d1ee      	bne.n	8013010 <read_fifo_packet+0x2c>
  }

  // Read the remaining 1-3 bytes from fifo
  uint8_t const bytes_rem = len & 0x03;
 8013032:	88bb      	ldrh	r3, [r7, #4]
 8013034:	b2db      	uxtb	r3, r3
 8013036:	f003 0303 	and.w	r3, r3, #3
 801303a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if ( bytes_rem != 0 )
 801303e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8013042:	2b00      	cmp	r3, #0
 8013044:	d020      	beq.n	8013088 <read_fifo_packet+0xa4>
  {
    uint32_t const tmp = *rx_fifo;
 8013046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013048:	681b      	ldr	r3, [r3, #0]
 801304a:	61fb      	str	r3, [r7, #28]
 801304c:	69fb      	ldr	r3, [r7, #28]
 801304e:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 8013050:	693b      	ldr	r3, [r7, #16]
 8013052:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 8013054:	683b      	ldr	r3, [r7, #0]
 8013056:	701a      	strb	r2, [r3, #0]
    if ( bytes_rem > 1 ) dst[1] = tu_u32_byte1(tmp);
 8013058:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801305c:	2b01      	cmp	r3, #1
 801305e:	d907      	bls.n	8013070 <read_fifo_packet+0x8c>
 8013060:	683b      	ldr	r3, [r7, #0]
 8013062:	3301      	adds	r3, #1
 8013064:	69fa      	ldr	r2, [r7, #28]
 8013066:	60fa      	str	r2, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 8013068:	68fa      	ldr	r2, [r7, #12]
 801306a:	0a12      	lsrs	r2, r2, #8
 801306c:	b2d2      	uxtb	r2, r2
 801306e:	701a      	strb	r2, [r3, #0]
    if ( bytes_rem > 2 ) dst[2] = tu_u32_byte2(tmp);
 8013070:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8013074:	2b02      	cmp	r3, #2
 8013076:	d907      	bls.n	8013088 <read_fifo_packet+0xa4>
 8013078:	683b      	ldr	r3, [r7, #0]
 801307a:	3302      	adds	r3, #2
 801307c:	69fa      	ldr	r2, [r7, #28]
 801307e:	60ba      	str	r2, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 8013080:	68ba      	ldr	r2, [r7, #8]
 8013082:	0c12      	lsrs	r2, r2, #16
 8013084:	b2d2      	uxtb	r2, r2
 8013086:	701a      	strb	r2, [r3, #0]
  }
}
 8013088:	bf00      	nop
 801308a:	3734      	adds	r7, #52	@ 0x34
 801308c:	46bd      	mov	sp, r7
 801308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013092:	4770      	bx	lr
 8013094:	08039d4c 	.word	0x08039d4c

08013098 <write_fifo_packet>:

// Write a single data packet to EPIN FIFO
static void write_fifo_packet(uint8_t rhport, uint8_t fifo_num, uint8_t const * src, uint16_t len)
{
 8013098:	b480      	push	{r7}
 801309a:	b089      	sub	sp, #36	@ 0x24
 801309c:	af00      	add	r7, sp, #0
 801309e:	603a      	str	r2, [r7, #0]
 80130a0:	461a      	mov	r2, r3
 80130a2:	4603      	mov	r3, r0
 80130a4:	71fb      	strb	r3, [r7, #7]
 80130a6:	460b      	mov	r3, r1
 80130a8:	71bb      	strb	r3, [r7, #6]
 80130aa:	4613      	mov	r3, r2
 80130ac:	80bb      	strh	r3, [r7, #4]
  (void) rhport;

  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 80130ae:	79fb      	ldrb	r3, [r7, #7]
 80130b0:	4a22      	ldr	r2, [pc, #136]	@ (801313c <write_fifo_packet+0xa4>)
 80130b2:	011b      	lsls	r3, r3, #4
 80130b4:	4413      	add	r3, r2
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	617b      	str	r3, [r7, #20]
  volatile uint32_t * tx_fifo = dwc2->fifo[fifo_num];
 80130ba:	79bb      	ldrb	r3, [r7, #6]
 80130bc:	3301      	adds	r3, #1
 80130be:	031b      	lsls	r3, r3, #12
 80130c0:	697a      	ldr	r2, [r7, #20]
 80130c2:	4413      	add	r3, r2
 80130c4:	613b      	str	r3, [r7, #16]

  // Pushing full available 32 bit words to fifo
  uint16_t full_words = len >> 2;
 80130c6:	88bb      	ldrh	r3, [r7, #4]
 80130c8:	089b      	lsrs	r3, r3, #2
 80130ca:	83fb      	strh	r3, [r7, #30]
  while(full_words--)
 80130cc:	e008      	b.n	80130e0 <write_fifo_packet+0x48>
 80130ce:	683b      	ldr	r3, [r7, #0]
 80130d0:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
 80130d2:	68bb      	ldr	r3, [r7, #8]
 80130d4:	681a      	ldr	r2, [r3, #0]
  {
    *tx_fifo = tu_unaligned_read32(src);
 80130d6:	693b      	ldr	r3, [r7, #16]
 80130d8:	601a      	str	r2, [r3, #0]
    src += 4;
 80130da:	683b      	ldr	r3, [r7, #0]
 80130dc:	3304      	adds	r3, #4
 80130de:	603b      	str	r3, [r7, #0]
  while(full_words--)
 80130e0:	8bfb      	ldrh	r3, [r7, #30]
 80130e2:	1e5a      	subs	r2, r3, #1
 80130e4:	83fa      	strh	r2, [r7, #30]
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d1f1      	bne.n	80130ce <write_fifo_packet+0x36>
  }

  // Write the remaining 1-3 bytes into fifo
  uint8_t const bytes_rem = len & 0x03;
 80130ea:	88bb      	ldrh	r3, [r7, #4]
 80130ec:	b2db      	uxtb	r3, r3
 80130ee:	f003 0303 	and.w	r3, r3, #3
 80130f2:	73fb      	strb	r3, [r7, #15]
  if ( bytes_rem )
 80130f4:	7bfb      	ldrb	r3, [r7, #15]
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d019      	beq.n	801312e <write_fifo_packet+0x96>
  {
    uint32_t tmp_word = src[0];
 80130fa:	683b      	ldr	r3, [r7, #0]
 80130fc:	781b      	ldrb	r3, [r3, #0]
 80130fe:	61bb      	str	r3, [r7, #24]
    if ( bytes_rem > 1 ) tmp_word |= (src[1] << 8);
 8013100:	7bfb      	ldrb	r3, [r7, #15]
 8013102:	2b01      	cmp	r3, #1
 8013104:	d906      	bls.n	8013114 <write_fifo_packet+0x7c>
 8013106:	683b      	ldr	r3, [r7, #0]
 8013108:	3301      	adds	r3, #1
 801310a:	781b      	ldrb	r3, [r3, #0]
 801310c:	021b      	lsls	r3, r3, #8
 801310e:	69ba      	ldr	r2, [r7, #24]
 8013110:	4313      	orrs	r3, r2
 8013112:	61bb      	str	r3, [r7, #24]
    if ( bytes_rem > 2 ) tmp_word |= (src[2] << 16);
 8013114:	7bfb      	ldrb	r3, [r7, #15]
 8013116:	2b02      	cmp	r3, #2
 8013118:	d906      	bls.n	8013128 <write_fifo_packet+0x90>
 801311a:	683b      	ldr	r3, [r7, #0]
 801311c:	3302      	adds	r3, #2
 801311e:	781b      	ldrb	r3, [r3, #0]
 8013120:	041b      	lsls	r3, r3, #16
 8013122:	69ba      	ldr	r2, [r7, #24]
 8013124:	4313      	orrs	r3, r2
 8013126:	61bb      	str	r3, [r7, #24]

    *tx_fifo = tmp_word;
 8013128:	693b      	ldr	r3, [r7, #16]
 801312a:	69ba      	ldr	r2, [r7, #24]
 801312c:	601a      	str	r2, [r3, #0]
  }
}
 801312e:	bf00      	nop
 8013130:	3724      	adds	r7, #36	@ 0x24
 8013132:	46bd      	mov	sp, r7
 8013134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013138:	4770      	bx	lr
 801313a:	bf00      	nop
 801313c:	08039d4c 	.word	0x08039d4c

08013140 <handle_rxflvl_irq>:

static void handle_rxflvl_irq(uint8_t rhport)
{
 8013140:	b580      	push	{r7, lr}
 8013142:	b08c      	sub	sp, #48	@ 0x30
 8013144:	af00      	add	r7, sp, #0
 8013146:	4603      	mov	r3, r0
 8013148:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t * dwc2 = DWC2_REG(rhport);
 801314a:	79fb      	ldrb	r3, [r7, #7]
 801314c:	4a5d      	ldr	r2, [pc, #372]	@ (80132c4 <handle_rxflvl_irq+0x184>)
 801314e:	011b      	lsls	r3, r3, #4
 8013150:	4413      	add	r3, r2
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	62bb      	str	r3, [r7, #40]	@ 0x28
  volatile uint32_t const * rx_fifo = dwc2->fifo[0];
 8013156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013158:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801315c:	627b      	str	r3, [r7, #36]	@ 0x24

  // Pop control word off FIFO
  uint32_t const ctl_word = dwc2->grxstsp;
 801315e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013160:	6a1b      	ldr	r3, [r3, #32]
 8013162:	623b      	str	r3, [r7, #32]
  uint8_t  const pktsts   = (ctl_word & GRXSTSP_PKTSTS_Msk ) >> GRXSTSP_PKTSTS_Pos;
 8013164:	6a3b      	ldr	r3, [r7, #32]
 8013166:	0c5b      	lsrs	r3, r3, #17
 8013168:	b2db      	uxtb	r3, r3
 801316a:	f003 030f 	and.w	r3, r3, #15
 801316e:	77fb      	strb	r3, [r7, #31]
  uint8_t  const epnum    = (ctl_word & GRXSTSP_EPNUM_Msk  ) >> GRXSTSP_EPNUM_Pos;
 8013170:	6a3b      	ldr	r3, [r7, #32]
 8013172:	b2db      	uxtb	r3, r3
 8013174:	f003 030f 	and.w	r3, r3, #15
 8013178:	77bb      	strb	r3, [r7, #30]
  uint16_t const bcnt     = (ctl_word & GRXSTSP_BCNT_Msk   ) >> GRXSTSP_BCNT_Pos;
 801317a:	6a3b      	ldr	r3, [r7, #32]
 801317c:	091b      	lsrs	r3, r3, #4
 801317e:	b29b      	uxth	r3, r3
 8013180:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8013184:	83bb      	strh	r3, [r7, #28]

  dwc2_epout_t* epout = &dwc2->epout[epnum];
 8013186:	7fbb      	ldrb	r3, [r7, #30]
 8013188:	3358      	adds	r3, #88	@ 0x58
 801318a:	015b      	lsls	r3, r3, #5
 801318c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801318e:	4413      	add	r3, r2
 8013190:	61bb      	str	r3, [r7, #24]
//  TU_LOG_LOCATION();
//  TU_LOG(DWC2_DEBUG, "  EP %02X, Byte Count %u, %s\r\n", epnum, bcnt, pktsts_str[pktsts]);
//  TU_LOG(DWC2_DEBUG, "  daint = %08lX, doepint = %04X\r\n", (unsigned long) dwc2->daint, (unsigned int) epout->doepint);
//#endif

  switch ( pktsts )
 8013192:	7ffb      	ldrb	r3, [r7, #31]
 8013194:	3b01      	subs	r3, #1
 8013196:	2b05      	cmp	r3, #5
 8013198:	d87e      	bhi.n	8013298 <handle_rxflvl_irq+0x158>
 801319a:	a201      	add	r2, pc, #4	@ (adr r2, 80131a0 <handle_rxflvl_irq+0x60>)
 801319c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80131a0:	080132ad 	.word	0x080132ad
 80131a4:	080131d9 	.word	0x080131d9
 80131a8:	08013253 	.word	0x08013253
 80131ac:	080131cb 	.word	0x080131cb
 80131b0:	08013299 	.word	0x08013299
 80131b4:	080131b9 	.word	0x080131b9
    case GRXSTS_PKTSTS_SETUPRX:
      // Setup packet received

      // We can receive up to three setup packets in succession, but
      // only the last one is valid.
      _setup_packet[0] = (*rx_fifo);
 80131b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131ba:	681b      	ldr	r3, [r3, #0]
 80131bc:	4a42      	ldr	r2, [pc, #264]	@ (80132c8 <handle_rxflvl_irq+0x188>)
 80131be:	6013      	str	r3, [r2, #0]
      _setup_packet[1] = (*rx_fifo);
 80131c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131c2:	681b      	ldr	r3, [r3, #0]
 80131c4:	4a40      	ldr	r2, [pc, #256]	@ (80132c8 <handle_rxflvl_irq+0x188>)
 80131c6:	6053      	str	r3, [r2, #4]
    break;
 80131c8:	e077      	b.n	80132ba <handle_rxflvl_irq+0x17a>

    case GRXSTS_PKTSTS_SETUPDONE:
      // Setup packet done (Interrupt)
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 80131ca:	69bb      	ldr	r3, [r7, #24]
 80131cc:	691b      	ldr	r3, [r3, #16]
 80131ce:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 80131d2:	69bb      	ldr	r3, [r7, #24]
 80131d4:	611a      	str	r2, [r3, #16]
    break;
 80131d6:	e070      	b.n	80132ba <handle_rxflvl_irq+0x17a>

    case GRXSTS_PKTSTS_OUTRX:
    {
      // Out packet received
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 80131d8:	7fbb      	ldrb	r3, [r7, #30]
 80131da:	015b      	lsls	r3, r3, #5
 80131dc:	4a3b      	ldr	r2, [pc, #236]	@ (80132cc <handle_rxflvl_irq+0x18c>)
 80131de:	4413      	add	r3, r2
 80131e0:	613b      	str	r3, [r7, #16]

      // Read packet off RxFIFO
      if ( xfer->ff )
 80131e2:	693b      	ldr	r3, [r7, #16]
 80131e4:	685b      	ldr	r3, [r3, #4]
 80131e6:	2b00      	cmp	r3, #0
 80131e8:	d007      	beq.n	80131fa <handle_rxflvl_irq+0xba>
      {
        // Ring buffer
        tu_fifo_write_n_const_addr_full_words(xfer->ff, (const void*) (uintptr_t) rx_fifo, bcnt);
 80131ea:	693b      	ldr	r3, [r7, #16]
 80131ec:	685b      	ldr	r3, [r3, #4]
 80131ee:	8bba      	ldrh	r2, [r7, #28]
 80131f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80131f2:	4618      	mov	r0, r3
 80131f4:	f7fc ffbb 	bl	801016e <tu_fifo_write_n_const_addr_full_words>
 80131f8:	e00c      	b.n	8013214 <handle_rxflvl_irq+0xd4>
      }
      else
      {
        // Linear buffer
        read_fifo_packet(rhport, xfer->buffer, bcnt);
 80131fa:	693b      	ldr	r3, [r7, #16]
 80131fc:	6819      	ldr	r1, [r3, #0]
 80131fe:	8bba      	ldrh	r2, [r7, #28]
 8013200:	79fb      	ldrb	r3, [r7, #7]
 8013202:	4618      	mov	r0, r3
 8013204:	f7ff feee 	bl	8012fe4 <read_fifo_packet>

        // Increment pointer to xfer data
        xfer->buffer += bcnt;
 8013208:	693b      	ldr	r3, [r7, #16]
 801320a:	681a      	ldr	r2, [r3, #0]
 801320c:	8bbb      	ldrh	r3, [r7, #28]
 801320e:	441a      	add	r2, r3
 8013210:	693b      	ldr	r3, [r7, #16]
 8013212:	601a      	str	r2, [r3, #0]
      }

      // Truncate transfer length in case of short packet
      if ( bcnt < xfer->max_size )
 8013214:	693b      	ldr	r3, [r7, #16]
 8013216:	895b      	ldrh	r3, [r3, #10]
 8013218:	8bba      	ldrh	r2, [r7, #28]
 801321a:	429a      	cmp	r2, r3
 801321c:	d248      	bcs.n	80132b0 <handle_rxflvl_irq+0x170>
      {
        xfer->total_len -= (epout->doeptsiz & DOEPTSIZ_XFRSIZ_Msk) >> DOEPTSIZ_XFRSIZ_Pos;
 801321e:	69bb      	ldr	r3, [r7, #24]
 8013220:	691b      	ldr	r3, [r3, #16]
 8013222:	f3c3 0112 	ubfx	r1, r3, #0, #19
 8013226:	693b      	ldr	r3, [r7, #16]
 8013228:	891a      	ldrh	r2, [r3, #8]
 801322a:	b28b      	uxth	r3, r1
 801322c:	1ad3      	subs	r3, r2, r3
 801322e:	b29a      	uxth	r2, r3
 8013230:	693b      	ldr	r3, [r7, #16]
 8013232:	811a      	strh	r2, [r3, #8]
        if ( epnum == 0 )
 8013234:	7fbb      	ldrb	r3, [r7, #30]
 8013236:	2b00      	cmp	r3, #0
 8013238:	d13a      	bne.n	80132b0 <handle_rxflvl_irq+0x170>
        {
          xfer->total_len -= ep0_pending[TUSB_DIR_OUT];
 801323a:	693b      	ldr	r3, [r7, #16]
 801323c:	891a      	ldrh	r2, [r3, #8]
 801323e:	4b24      	ldr	r3, [pc, #144]	@ (80132d0 <handle_rxflvl_irq+0x190>)
 8013240:	881b      	ldrh	r3, [r3, #0]
 8013242:	1ad3      	subs	r3, r2, r3
 8013244:	b29a      	uxth	r2, r3
 8013246:	693b      	ldr	r3, [r7, #16]
 8013248:	811a      	strh	r2, [r3, #8]
          ep0_pending[TUSB_DIR_OUT] = 0;
 801324a:	4b21      	ldr	r3, [pc, #132]	@ (80132d0 <handle_rxflvl_irq+0x190>)
 801324c:	2200      	movs	r2, #0
 801324e:	801a      	strh	r2, [r3, #0]
        }
      }
    }
    break;
 8013250:	e02e      	b.n	80132b0 <handle_rxflvl_irq+0x170>
        // Occurred on STM32L47 with dwc2 version 3.10a but not found on other version like 2.80a or 3.30a
        // May (or not) be 3.10a specific feature/bug or depending on MCU configuration
        // XFRC complete is additionally generated when
        // - setup packet is received
        // - complete the data stage of control write is complete
        if ((epnum == 0) && (bcnt == 0) && (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a))
 8013252:	7fbb      	ldrb	r3, [r7, #30]
 8013254:	2b00      	cmp	r3, #0
 8013256:	d12d      	bne.n	80132b4 <handle_rxflvl_irq+0x174>
 8013258:	8bbb      	ldrh	r3, [r7, #28]
 801325a:	2b00      	cmp	r3, #0
 801325c:	d12a      	bne.n	80132b4 <handle_rxflvl_irq+0x174>
 801325e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013262:	4a1c      	ldr	r2, [pc, #112]	@ (80132d4 <handle_rxflvl_irq+0x194>)
 8013264:	4293      	cmp	r3, r2
 8013266:	d925      	bls.n	80132b4 <handle_rxflvl_irq+0x174>
        {
          uint32_t doepint = epout->doepint;
 8013268:	69bb      	ldr	r3, [r7, #24]
 801326a:	689b      	ldr	r3, [r3, #8]
 801326c:	617b      	str	r3, [r7, #20]

          if (doepint & (DOEPINT_STPKTRX | DOEPINT_OTEPSPR))
 801326e:	697a      	ldr	r2, [r7, #20]
 8013270:	f248 0320 	movw	r3, #32800	@ 0x8020
 8013274:	4013      	ands	r3, r2
 8013276:	2b00      	cmp	r3, #0
 8013278:	d01c      	beq.n	80132b4 <handle_rxflvl_irq+0x174>
          {
            // skip this "no-data" transfer complete event
            // Note: STPKTRX will be clear later by setup received handler
            uint32_t clear_flags = DOEPINT_XFRC;
 801327a:	2301      	movs	r3, #1
 801327c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (doepint & DOEPINT_OTEPSPR) clear_flags |= DOEPINT_OTEPSPR;
 801327e:	697b      	ldr	r3, [r7, #20]
 8013280:	f003 0320 	and.w	r3, r3, #32
 8013284:	2b00      	cmp	r3, #0
 8013286:	d003      	beq.n	8013290 <handle_rxflvl_irq+0x150>
 8013288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801328a:	f043 0320 	orr.w	r3, r3, #32
 801328e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            epout->doepint = clear_flags;
 8013290:	69bb      	ldr	r3, [r7, #24]
 8013292:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013294:	609a      	str	r2, [r3, #8]

            // TU_LOG(DWC2_DEBUG, "  FIX extra transfer complete on setup/data compete\r\n");
          }
        }
    break;
 8013296:	e00d      	b.n	80132b4 <handle_rxflvl_irq+0x174>

    default:    // Invalid
      TU_BREAKPOINT();
 8013298:	4b0f      	ldr	r3, [pc, #60]	@ (80132d8 <handle_rxflvl_irq+0x198>)
 801329a:	60fb      	str	r3, [r7, #12]
 801329c:	68fb      	ldr	r3, [r7, #12]
 801329e:	681b      	ldr	r3, [r3, #0]
 80132a0:	f003 0301 	and.w	r3, r3, #1
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d007      	beq.n	80132b8 <handle_rxflvl_irq+0x178>
 80132a8:	be00      	bkpt	0x0000
    break;
 80132aa:	e005      	b.n	80132b8 <handle_rxflvl_irq+0x178>
    case GRXSTS_PKTSTS_GLOBALOUTNAK: break;
 80132ac:	bf00      	nop
 80132ae:	e004      	b.n	80132ba <handle_rxflvl_irq+0x17a>
    break;
 80132b0:	bf00      	nop
 80132b2:	e002      	b.n	80132ba <handle_rxflvl_irq+0x17a>
    break;
 80132b4:	bf00      	nop
 80132b6:	e000      	b.n	80132ba <handle_rxflvl_irq+0x17a>
    break;
 80132b8:	bf00      	nop
  }
}
 80132ba:	bf00      	nop
 80132bc:	3730      	adds	r7, #48	@ 0x30
 80132be:	46bd      	mov	sp, r7
 80132c0:	bd80      	pop	{r7, pc}
 80132c2:	bf00      	nop
 80132c4:	08039d4c 	.word	0x08039d4c
 80132c8:	2000be54 	.word	0x2000be54
 80132cc:	2000be5c 	.word	0x2000be5c
 80132d0:	2000bf7c 	.word	0x2000bf7c
 80132d4:	4f543009 	.word	0x4f543009
 80132d8:	e000edf0 	.word	0xe000edf0

080132dc <handle_epout_irq>:

static void handle_epout_irq (uint8_t rhport)
{
 80132dc:	b580      	push	{r7, lr}
 80132de:	b096      	sub	sp, #88	@ 0x58
 80132e0:	af02      	add	r7, sp, #8
 80132e2:	4603      	mov	r3, r0
 80132e4:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t * dwc2     = DWC2_REG(rhport);
 80132e6:	79fb      	ldrb	r3, [r7, #7]
 80132e8:	4a60      	ldr	r2, [pc, #384]	@ (801346c <handle_epout_irq+0x190>)
 80132ea:	011b      	lsls	r3, r3, #4
 80132ec:	4413      	add	r3, r2
 80132ee:	681b      	ldr	r3, [r3, #0]
 80132f0:	647b      	str	r3, [r7, #68]	@ 0x44
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 80132f2:	79fb      	ldrb	r3, [r7, #7]
 80132f4:	4a5d      	ldr	r2, [pc, #372]	@ (801346c <handle_epout_irq+0x190>)
 80132f6:	011b      	lsls	r3, r3, #4
 80132f8:	4413      	add	r3, r2
 80132fa:	3308      	adds	r3, #8
 80132fc:	781b      	ldrb	r3, [r3, #0]
 80132fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  // DAINT for a given EP clears when DOEPINTx is cleared.
  // OEPINT will be cleared when DAINT's out bits are cleared.
  for ( uint8_t n = 0; n < ep_count; n++ )
 8013302:	2300      	movs	r3, #0
 8013304:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8013308:	e0a4      	b.n	8013454 <handle_epout_irq+0x178>
  {
    if ( dwc2->daint & TU_BIT(DAINT_OEPINT_Pos + n) )
 801330a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801330c:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 8013310:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8013314:	3310      	adds	r3, #16
 8013316:	fa22 f303 	lsr.w	r3, r2, r3
 801331a:	f003 0301 	and.w	r3, r3, #1
 801331e:	2b00      	cmp	r3, #0
 8013320:	f000 8093 	beq.w	801344a <handle_epout_irq+0x16e>
    {
      dwc2_epout_t* epout = &dwc2->epout[n];
 8013324:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8013328:	3358      	adds	r3, #88	@ 0x58
 801332a:	015b      	lsls	r3, r3, #5
 801332c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801332e:	4413      	add	r3, r2
 8013330:	63fb      	str	r3, [r7, #60]	@ 0x3c

      uint32_t const doepint = epout->doepint;
 8013332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013334:	689b      	ldr	r3, [r3, #8]
 8013336:	63bb      	str	r3, [r7, #56]	@ 0x38

      // SETUP packet Setup Phase done.
      if ( doepint & DOEPINT_STUP )
 8013338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801333a:	f003 0308 	and.w	r3, r3, #8
 801333e:	2b00      	cmp	r3, #0
 8013340:	d034      	beq.n	80133ac <handle_epout_irq+0xd0>
      {
        uint32_t clear_flag = DOEPINT_STUP;
 8013342:	2308      	movs	r3, #8
 8013344:	64bb      	str	r3, [r7, #72]	@ 0x48

        // STPKTRX is only available for version from 3_00a
        if ((doepint & DOEPINT_STPKTRX) && (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a))
 8013346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013348:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801334c:	2b00      	cmp	r3, #0
 801334e:	d008      	beq.n	8013362 <handle_epout_irq+0x86>
 8013350:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013354:	4a46      	ldr	r2, [pc, #280]	@ (8013470 <handle_epout_irq+0x194>)
 8013356:	4293      	cmp	r3, r2
 8013358:	d903      	bls.n	8013362 <handle_epout_irq+0x86>
        {
          clear_flag |= DOEPINT_STPKTRX;
 801335a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801335c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8013360:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        epout->doepint = clear_flag;
 8013362:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013364:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013366:	609a      	str	r2, [r3, #8]
 8013368:	79fb      	ldrb	r3, [r7, #7]
 801336a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801336e:	4b41      	ldr	r3, [pc, #260]	@ (8013474 <handle_epout_irq+0x198>)
 8013370:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013372:	2301      	movs	r3, #1
 8013374:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 8013378:	f107 0314 	add.w	r3, r7, #20
 801337c:	2200      	movs	r2, #0
 801337e:	601a      	str	r2, [r3, #0]
 8013380:	605a      	str	r2, [r3, #4]
 8013382:	609a      	str	r2, [r3, #8]
 8013384:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8013388:	753b      	strb	r3, [r7, #20]
 801338a:	2306      	movs	r3, #6
 801338c:	757b      	strb	r3, [r7, #21]
  memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 801338e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013390:	f107 0318 	add.w	r3, r7, #24
 8013394:	6810      	ldr	r0, [r2, #0]
 8013396:	6851      	ldr	r1, [r2, #4]
 8013398:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 801339a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 801339e:	f107 0314 	add.w	r3, r7, #20
 80133a2:	4611      	mov	r1, r2
 80133a4:	4618      	mov	r0, r3
 80133a6:	f7fd fffd 	bl	80113a4 <dcd_event_handler>
}
 80133aa:	bf00      	nop
        dcd_event_setup_received(rhport, (uint8_t*) _setup_packet, true);
      }

      // OUT XFER complete
      if ( epout->doepint & DOEPINT_XFRC )
 80133ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133ae:	689b      	ldr	r3, [r3, #8]
 80133b0:	f003 0301 	and.w	r3, r3, #1
 80133b4:	2b00      	cmp	r3, #0
 80133b6:	d048      	beq.n	801344a <handle_epout_irq+0x16e>
      {
        epout->doepint = DOEPINT_XFRC;
 80133b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133ba:	2201      	movs	r2, #1
 80133bc:	609a      	str	r2, [r3, #8]

        xfer_ctl_t *xfer = XFER_CTL_BASE(n, TUSB_DIR_OUT);
 80133be:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80133c2:	015b      	lsls	r3, r3, #5
 80133c4:	4a2c      	ldr	r2, [pc, #176]	@ (8013478 <handle_epout_irq+0x19c>)
 80133c6:	4413      	add	r3, r2
 80133c8:	637b      	str	r3, [r7, #52]	@ 0x34

        // EP0 can only handle one packet
        if ( (n == 0) && ep0_pending[TUSB_DIR_OUT] )
 80133ca:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d10e      	bne.n	80133f0 <handle_epout_irq+0x114>
 80133d2:	4b2a      	ldr	r3, [pc, #168]	@ (801347c <handle_epout_irq+0x1a0>)
 80133d4:	881b      	ldrh	r3, [r3, #0]
 80133d6:	2b00      	cmp	r3, #0
 80133d8:	d00a      	beq.n	80133f0 <handle_epout_irq+0x114>
        {
          // Schedule another packet to be received.
          edpt_schedule_packets(rhport, n, TUSB_DIR_OUT, 1, ep0_pending[TUSB_DIR_OUT]);
 80133da:	4b28      	ldr	r3, [pc, #160]	@ (801347c <handle_epout_irq+0x1a0>)
 80133dc:	881b      	ldrh	r3, [r3, #0]
 80133de:	f897 104f 	ldrb.w	r1, [r7, #79]	@ 0x4f
 80133e2:	79f8      	ldrb	r0, [r7, #7]
 80133e4:	9300      	str	r3, [sp, #0]
 80133e6:	2301      	movs	r3, #1
 80133e8:	2200      	movs	r2, #0
 80133ea:	f7fe ff9f 	bl	801232c <edpt_schedule_packets>
 80133ee:	e02c      	b.n	801344a <handle_epout_irq+0x16e>
        }
        else
        {
          dcd_event_xfer_complete(rhport, n, xfer->total_len, XFER_RESULT_SUCCESS, true);
 80133f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80133f2:	891b      	ldrh	r3, [r3, #8]
 80133f4:	461a      	mov	r2, r3
 80133f6:	79fb      	ldrb	r3, [r7, #7]
 80133f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80133fc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8013400:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8013404:	627a      	str	r2, [r7, #36]	@ 0x24
 8013406:	2300      	movs	r3, #0
 8013408:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801340c:	2301      	movs	r3, #1
 801340e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8013412:	f107 0308 	add.w	r3, r7, #8
 8013416:	2200      	movs	r2, #0
 8013418:	601a      	str	r2, [r3, #0]
 801341a:	605a      	str	r2, [r3, #4]
 801341c:	609a      	str	r2, [r3, #8]
 801341e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8013422:	723b      	strb	r3, [r7, #8]
 8013424:	2307      	movs	r3, #7
 8013426:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8013428:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 801342c:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 801342e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013430:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 8013432:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8013436:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8013438:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801343c:	f107 0308 	add.w	r3, r7, #8
 8013440:	4611      	mov	r1, r2
 8013442:	4618      	mov	r0, r3
 8013444:	f7fd ffae 	bl	80113a4 <dcd_event_handler>
}
 8013448:	bf00      	nop
  for ( uint8_t n = 0; n < ep_count; n++ )
 801344a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801344e:	3301      	adds	r3, #1
 8013450:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8013454:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8013458:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801345c:	429a      	cmp	r2, r3
 801345e:	f4ff af54 	bcc.w	801330a <handle_epout_irq+0x2e>
        }
      }
    }
  }
}
 8013462:	bf00      	nop
 8013464:	bf00      	nop
 8013466:	3750      	adds	r7, #80	@ 0x50
 8013468:	46bd      	mov	sp, r7
 801346a:	bd80      	pop	{r7, pc}
 801346c:	08039d4c 	.word	0x08039d4c
 8013470:	4f543009 	.word	0x4f543009
 8013474:	2000be54 	.word	0x2000be54
 8013478:	2000be5c 	.word	0x2000be5c
 801347c:	2000bf7c 	.word	0x2000bf7c

08013480 <handle_epin_irq>:

static void handle_epin_irq (uint8_t rhport)
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b094      	sub	sp, #80	@ 0x50
 8013484:	af02      	add	r7, sp, #8
 8013486:	4603      	mov	r3, r0
 8013488:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t * dwc2     = DWC2_REG(rhport);
 801348a:	79fb      	ldrb	r3, [r7, #7]
 801348c:	4a88      	ldr	r2, [pc, #544]	@ (80136b0 <handle_epin_irq+0x230>)
 801348e:	011b      	lsls	r3, r3, #4
 8013490:	4413      	add	r3, r2
 8013492:	681b      	ldr	r3, [r3, #0]
 8013494:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 8013496:	79fb      	ldrb	r3, [r7, #7]
 8013498:	4a85      	ldr	r2, [pc, #532]	@ (80136b0 <handle_epin_irq+0x230>)
 801349a:	011b      	lsls	r3, r3, #4
 801349c:	4413      	add	r3, r2
 801349e:	3308      	adds	r3, #8
 80134a0:	781b      	ldrb	r3, [r3, #0]
 80134a2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  dwc2_epin_t* epin      = dwc2->epin;
 80134a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80134a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80134ac:	63bb      	str	r3, [r7, #56]	@ 0x38

  // DAINT for a given EP clears when DIEPINTx is cleared.
  // IEPINT will be cleared when DAINT's out bits are cleared.
  for ( uint8_t n = 0; n < ep_count; n++ )
 80134ae:	2300      	movs	r3, #0
 80134b0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80134b4:	e0f0      	b.n	8013698 <handle_epin_irq+0x218>
  {
    if ( dwc2->daint & TU_BIT(DAINT_IEPINT_Pos + n) )
 80134b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80134b8:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 80134bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80134c0:	fa22 f303 	lsr.w	r3, r2, r3
 80134c4:	f003 0301 	and.w	r3, r3, #1
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	f000 80e0 	beq.w	801368e <handle_epin_irq+0x20e>
    {
      // IN XFER complete (entire xfer).
      xfer_ctl_t *xfer = XFER_CTL_BASE(n, TUSB_DIR_IN);
 80134ce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80134d2:	015b      	lsls	r3, r3, #5
 80134d4:	3310      	adds	r3, #16
 80134d6:	4a77      	ldr	r2, [pc, #476]	@ (80136b4 <handle_epin_irq+0x234>)
 80134d8:	4413      	add	r3, r2
 80134da:	637b      	str	r3, [r7, #52]	@ 0x34

      if ( epin[n].diepint & DIEPINT_XFRC )
 80134dc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80134e0:	015b      	lsls	r3, r3, #5
 80134e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80134e4:	4413      	add	r3, r2
 80134e6:	689b      	ldr	r3, [r3, #8]
 80134e8:	f003 0301 	and.w	r3, r3, #1
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d046      	beq.n	801357e <handle_epin_irq+0xfe>
      {
        epin[n].diepint = DIEPINT_XFRC;
 80134f0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80134f4:	015b      	lsls	r3, r3, #5
 80134f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80134f8:	4413      	add	r3, r2
 80134fa:	2201      	movs	r2, #1
 80134fc:	609a      	str	r2, [r3, #8]

        // EP0 can only handle one packet
        if ( (n == 0) && ep0_pending[TUSB_DIR_IN] )
 80134fe:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013502:	2b00      	cmp	r3, #0
 8013504:	d10e      	bne.n	8013524 <handle_epin_irq+0xa4>
 8013506:	4b6c      	ldr	r3, [pc, #432]	@ (80136b8 <handle_epin_irq+0x238>)
 8013508:	885b      	ldrh	r3, [r3, #2]
 801350a:	2b00      	cmp	r3, #0
 801350c:	d00a      	beq.n	8013524 <handle_epin_irq+0xa4>
        {
          // Schedule another packet to be transmitted.
          edpt_schedule_packets(rhport, n, TUSB_DIR_IN, 1, ep0_pending[TUSB_DIR_IN]);
 801350e:	4b6a      	ldr	r3, [pc, #424]	@ (80136b8 <handle_epin_irq+0x238>)
 8013510:	885b      	ldrh	r3, [r3, #2]
 8013512:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8013516:	79f8      	ldrb	r0, [r7, #7]
 8013518:	9300      	str	r3, [sp, #0]
 801351a:	2301      	movs	r3, #1
 801351c:	2201      	movs	r2, #1
 801351e:	f7fe ff05 	bl	801232c <edpt_schedule_packets>
 8013522:	e02c      	b.n	801357e <handle_epin_irq+0xfe>
        }
        else
        {
          dcd_event_xfer_complete(rhport, n | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8013524:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013528:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801352c:	b2d9      	uxtb	r1, r3
 801352e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013530:	891b      	ldrh	r3, [r3, #8]
 8013532:	461a      	mov	r2, r3
 8013534:	79fb      	ldrb	r3, [r7, #7]
 8013536:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801353a:	460b      	mov	r3, r1
 801353c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8013540:	623a      	str	r2, [r7, #32]
 8013542:	2300      	movs	r3, #0
 8013544:	77fb      	strb	r3, [r7, #31]
 8013546:	2301      	movs	r3, #1
 8013548:	77bb      	strb	r3, [r7, #30]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 801354a:	f107 030c 	add.w	r3, r7, #12
 801354e:	2200      	movs	r2, #0
 8013550:	601a      	str	r2, [r3, #0]
 8013552:	605a      	str	r2, [r3, #4]
 8013554:	609a      	str	r2, [r3, #8]
 8013556:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801355a:	733b      	strb	r3, [r7, #12]
 801355c:	2307      	movs	r3, #7
 801355e:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8013560:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013564:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8013566:	6a3b      	ldr	r3, [r7, #32]
 8013568:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 801356a:	7ffb      	ldrb	r3, [r7, #31]
 801356c:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 801356e:	7fba      	ldrb	r2, [r7, #30]
 8013570:	f107 030c 	add.w	r3, r7, #12
 8013574:	4611      	mov	r1, r2
 8013576:	4618      	mov	r0, r3
 8013578:	f7fd ff14 	bl	80113a4 <dcd_event_handler>
}
 801357c:	bf00      	nop
        }
      }

      // XFER FIFO empty
      if ( (epin[n].diepint & DIEPINT_TXFE) && (dwc2->diepempmsk & (1 << n)) )
 801357e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013582:	015b      	lsls	r3, r3, #5
 8013584:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013586:	4413      	add	r3, r2
 8013588:	689b      	ldr	r3, [r3, #8]
 801358a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801358e:	2b00      	cmp	r3, #0
 8013590:	d07d      	beq.n	801368e <handle_epin_irq+0x20e>
 8013592:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013594:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 8013598:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 801359c:	2101      	movs	r1, #1
 801359e:	fa01 f202 	lsl.w	r2, r1, r2
 80135a2:	4013      	ands	r3, r2
 80135a4:	2b00      	cmp	r3, #0
 80135a6:	d072      	beq.n	801368e <handle_epin_irq+0x20e>
        // diepint's TXFE bit is read-only, software cannot clear it.
        // It will only be cleared by hardware when written bytes is more than
        // - 64 bytes or
        // - Half of TX FIFO size (configured by DIEPTXF)

        uint16_t remaining_packets = (epin[n].dieptsiz & DIEPTSIZ_PKTCNT_Msk) >> DIEPTSIZ_PKTCNT_Pos;
 80135a8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80135ac:	015b      	lsls	r3, r3, #5
 80135ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80135b0:	4413      	add	r3, r2
 80135b2:	691b      	ldr	r3, [r3, #16]
 80135b4:	0cdb      	lsrs	r3, r3, #19
 80135b6:	b29b      	uxth	r3, r3
 80135b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80135bc:	867b      	strh	r3, [r7, #50]	@ 0x32

        // Process every single packet (only whole packets can be written to fifo)
        for ( uint16_t i = 0; i < remaining_packets; i++ )
 80135be:	2300      	movs	r3, #0
 80135c0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80135c4:	e045      	b.n	8013652 <handle_epin_irq+0x1d2>
        {
          uint16_t const remaining_bytes = (epin[n].dieptsiz & DIEPTSIZ_XFRSIZ_Msk) >> DIEPTSIZ_XFRSIZ_Pos;
 80135c6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80135ca:	015b      	lsls	r3, r3, #5
 80135cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80135ce:	4413      	add	r3, r2
 80135d0:	691b      	ldr	r3, [r3, #16]
 80135d2:	863b      	strh	r3, [r7, #48]	@ 0x30

          // Packet can not be larger than ep max size
          uint16_t const packet_size = tu_min16(remaining_bytes, xfer->max_size);
 80135d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80135d6:	895a      	ldrh	r2, [r3, #10]
 80135d8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80135da:	83bb      	strh	r3, [r7, #28]
 80135dc:	4613      	mov	r3, r2
 80135de:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80135e0:	8bba      	ldrh	r2, [r7, #28]
 80135e2:	8b7b      	ldrh	r3, [r7, #26]
 80135e4:	4293      	cmp	r3, r2
 80135e6:	bf28      	it	cs
 80135e8:	4613      	movcs	r3, r2
 80135ea:	b29b      	uxth	r3, r3
 80135ec:	85fb      	strh	r3, [r7, #46]	@ 0x2e

          // It's only possible to write full packets into FIFO. Therefore DTXFSTS register of current
          // EP has to be checked if the buffer can take another WHOLE packet
          if ( packet_size > ((epin[n].dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2) ) break;
 80135ee:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80135f0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80135f4:	015b      	lsls	r3, r3, #5
 80135f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80135f8:	440b      	add	r3, r1
 80135fa:	699b      	ldr	r3, [r3, #24]
 80135fc:	0099      	lsls	r1, r3, #2
 80135fe:	4b2f      	ldr	r3, [pc, #188]	@ (80136bc <handle_epin_irq+0x23c>)
 8013600:	400b      	ands	r3, r1
 8013602:	429a      	cmp	r2, r3
 8013604:	d82b      	bhi.n	801365e <handle_epin_irq+0x1de>

          // Push packet to Tx-FIFO
          if ( xfer->ff )
 8013606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013608:	685b      	ldr	r3, [r3, #4]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d00e      	beq.n	801362c <handle_epin_irq+0x1ac>
          {
            volatile uint32_t *tx_fifo = dwc2->fifo[n];
 801360e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013612:	3301      	adds	r3, #1
 8013614:	031b      	lsls	r3, r3, #12
 8013616:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013618:	4413      	add	r3, r2
 801361a:	62bb      	str	r3, [r7, #40]	@ 0x28
            tu_fifo_read_n_const_addr_full_words(xfer->ff, (void*) (uintptr_t) tx_fifo, packet_size);
 801361c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801361e:	685b      	ldr	r3, [r3, #4]
 8013620:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8013622:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013624:	4618      	mov	r0, r3
 8013626:	f7fc fd7e 	bl	8010126 <tu_fifo_read_n_const_addr_full_words>
 801362a:	e00d      	b.n	8013648 <handle_epin_irq+0x1c8>
          }
          else
          {
            write_fifo_packet(rhport, n, xfer->buffer, packet_size);
 801362c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801362e:	681a      	ldr	r2, [r3, #0]
 8013630:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013632:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8013636:	79f8      	ldrb	r0, [r7, #7]
 8013638:	f7ff fd2e 	bl	8013098 <write_fifo_packet>

            // Increment pointer to xfer data
            xfer->buffer += packet_size;
 801363c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801363e:	681a      	ldr	r2, [r3, #0]
 8013640:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8013642:	441a      	add	r2, r3
 8013644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013646:	601a      	str	r2, [r3, #0]
        for ( uint16_t i = 0; i < remaining_packets; i++ )
 8013648:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801364c:	3301      	adds	r3, #1
 801364e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8013652:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8013656:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8013658:	429a      	cmp	r2, r3
 801365a:	d3b4      	bcc.n	80135c6 <handle_epin_irq+0x146>
 801365c:	e000      	b.n	8013660 <handle_epin_irq+0x1e0>
          if ( packet_size > ((epin[n].dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2) ) break;
 801365e:	bf00      	nop
          }
        }

        // Turn off TXFE if all bytes are written.
        if ( ((epin[n].dieptsiz & DIEPTSIZ_XFRSIZ_Msk) >> DIEPTSIZ_XFRSIZ_Pos) == 0 )
 8013660:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013664:	015b      	lsls	r3, r3, #5
 8013666:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013668:	4413      	add	r3, r2
 801366a:	691b      	ldr	r3, [r3, #16]
 801366c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013670:	2b00      	cmp	r3, #0
 8013672:	d10c      	bne.n	801368e <handle_epin_irq+0x20e>
        {
          dwc2->diepempmsk &= ~(1 << n);
 8013674:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013676:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 801367a:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 801367e:	2101      	movs	r1, #1
 8013680:	fa01 f202 	lsl.w	r2, r1, r2
 8013684:	43d2      	mvns	r2, r2
 8013686:	401a      	ands	r2, r3
 8013688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801368a:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
  for ( uint8_t n = 0; n < ep_count; n++ )
 801368e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8013692:	3301      	adds	r3, #1
 8013694:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8013698:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 801369c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80136a0:	429a      	cmp	r2, r3
 80136a2:	f4ff af08 	bcc.w	80134b6 <handle_epin_irq+0x36>
        }
      }
    }
  }
}
 80136a6:	bf00      	nop
 80136a8:	bf00      	nop
 80136aa:	3748      	adds	r7, #72	@ 0x48
 80136ac:	46bd      	mov	sp, r7
 80136ae:	bd80      	pop	{r7, pc}
 80136b0:	08039d4c 	.word	0x08039d4c
 80136b4:	2000be5c 	.word	0x2000be5c
 80136b8:	2000bf7c 	.word	0x2000bf7c
 80136bc:	0003fffc 	.word	0x0003fffc

080136c0 <dcd_int_handler>:

void dcd_int_handler(uint8_t rhport)
{
 80136c0:	b580      	push	{r7, lr}
 80136c2:	b09c      	sub	sp, #112	@ 0x70
 80136c4:	af00      	add	r7, sp, #0
 80136c6:	4603      	mov	r3, r0
 80136c8:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 80136ca:	79fb      	ldrb	r3, [r7, #7]
 80136cc:	4aaa      	ldr	r2, [pc, #680]	@ (8013978 <dcd_int_handler+0x2b8>)
 80136ce:	011b      	lsls	r3, r3, #4
 80136d0:	4413      	add	r3, r2
 80136d2:	681b      	ldr	r3, [r3, #0]
 80136d4:	66bb      	str	r3, [r7, #104]	@ 0x68

  uint32_t const int_mask = dwc2->gintmsk;
 80136d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80136d8:	699b      	ldr	r3, [r3, #24]
 80136da:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t const int_status = dwc2->gintsts & int_mask;
 80136dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80136de:	695b      	ldr	r3, [r3, #20]
 80136e0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80136e2:	4013      	ands	r3, r2
 80136e4:	663b      	str	r3, [r7, #96]	@ 0x60

  if(int_status & GINTSTS_USBRST)
 80136e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80136e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d007      	beq.n	8013700 <dcd_int_handler+0x40>
  {
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 80136f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80136f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80136f6:	615a      	str	r2, [r3, #20]
    bus_reset(rhport);
 80136f8:	79fb      	ldrb	r3, [r7, #7]
 80136fa:	4618      	mov	r0, r3
 80136fc:	f7fe fd86 	bl	801220c <bus_reset>
  }

  if(int_status & GINTSTS_ENUMDNE)
 8013700:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013702:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013706:	2b00      	cmp	r3, #0
 8013708:	d03b      	beq.n	8013782 <dcd_int_handler+0xc2>
  {
    // ENUMDNE is the end of reset where speed of the link is detected

    dwc2->gintsts = GINTSTS_ENUMDNE;
 801370a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801370c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8013710:	615a      	str	r2, [r3, #20]

    tusb_speed_t speed;
    switch ((dwc2->dsts & DSTS_ENUMSPD_Msk) >> DSTS_ENUMSPD_Pos)
 8013712:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013714:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8013718:	085b      	lsrs	r3, r3, #1
 801371a:	f003 0303 	and.w	r3, r3, #3
 801371e:	2b00      	cmp	r3, #0
 8013720:	d002      	beq.n	8013728 <dcd_int_handler+0x68>
 8013722:	2b02      	cmp	r3, #2
 8013724:	d004      	beq.n	8013730 <dcd_int_handler+0x70>
 8013726:	e007      	b.n	8013738 <dcd_int_handler+0x78>
    {
      case DSTS_ENUMSPD_HS:
        speed = TUSB_SPEED_HIGH;
 8013728:	2302      	movs	r3, #2
 801372a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 801372e:	e007      	b.n	8013740 <dcd_int_handler+0x80>

      case DSTS_ENUMSPD_LS:
        speed = TUSB_SPEED_LOW;
 8013730:	2301      	movs	r3, #1
 8013732:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8013736:	e003      	b.n	8013740 <dcd_int_handler+0x80>

      case DSTS_ENUMSPD_FS_HSPHY:
      case DSTS_ENUMSPD_FS:
      default:
        speed = TUSB_SPEED_FULL;
 8013738:	2300      	movs	r3, #0
 801373a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 801373e:	bf00      	nop
 8013740:	79fb      	ldrb	r3, [r7, #7]
 8013742:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8013746:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801374a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 801374e:	2301      	movs	r3, #1
 8013750:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 8013754:	f107 0318 	add.w	r3, r7, #24
 8013758:	2200      	movs	r2, #0
 801375a:	601a      	str	r2, [r3, #0]
 801375c:	605a      	str	r2, [r3, #4]
 801375e:	609a      	str	r2, [r3, #8]
 8013760:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8013764:	763b      	strb	r3, [r7, #24]
 8013766:	2301      	movs	r3, #1
 8013768:	767b      	strb	r3, [r7, #25]
  event.bus_reset.speed = speed;
 801376a:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 801376e:	773b      	strb	r3, [r7, #28]
  dcd_event_handler(&event, in_isr);
 8013770:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 8013774:	f107 0318 	add.w	r3, r7, #24
 8013778:	4611      	mov	r1, r2
 801377a:	4618      	mov	r0, r3
 801377c:	f7fd fe12 	bl	80113a4 <dcd_event_handler>
}
 8013780:	bf00      	nop
    }

    dcd_event_bus_reset(rhport, speed, true);
  }

  if(int_status & GINTSTS_USBSUSP)
 8013782:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013784:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013788:	2b00      	cmp	r3, #0
 801378a:	d023      	beq.n	80137d4 <dcd_int_handler+0x114>
  {
    dwc2->gintsts = GINTSTS_USBSUSP;
 801378c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801378e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013792:	615a      	str	r2, [r3, #20]
 8013794:	79fb      	ldrb	r3, [r7, #7]
 8013796:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801379a:	2304      	movs	r3, #4
 801379c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 80137a0:	2301      	movs	r3, #1
 80137a2:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80137a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80137aa:	2200      	movs	r2, #0
 80137ac:	601a      	str	r2, [r3, #0]
 80137ae:	605a      	str	r2, [r3, #4]
 80137b0:	609a      	str	r2, [r3, #8]
 80137b2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80137b6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80137ba:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80137be:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dcd_event_handler(&event, in_isr);
 80137c2:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 80137c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80137ca:	4611      	mov	r1, r2
 80137cc:	4618      	mov	r0, r3
 80137ce:	f7fd fde9 	bl	80113a4 <dcd_event_handler>
}
 80137d2:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if(int_status & GINTSTS_WKUINT)
 80137d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80137d6:	2b00      	cmp	r3, #0
 80137d8:	da23      	bge.n	8013822 <dcd_int_handler+0x162>
  {
    dwc2->gintsts = GINTSTS_WKUINT;
 80137da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80137dc:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80137e0:	615a      	str	r2, [r3, #20]
 80137e2:	79fb      	ldrb	r3, [r7, #7]
 80137e4:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 80137e8:	2305      	movs	r3, #5
 80137ea:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
 80137ee:	2301      	movs	r3, #1
 80137f0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80137f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80137f8:	2200      	movs	r2, #0
 80137fa:	601a      	str	r2, [r3, #0]
 80137fc:	605a      	str	r2, [r3, #4]
 80137fe:	609a      	str	r2, [r3, #8]
 8013800:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8013804:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8013808:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 801380c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  dcd_event_handler(&event, in_isr);
 8013810:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8013814:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8013818:	4611      	mov	r1, r2
 801381a:	4618      	mov	r0, r3
 801381c:	f7fd fdc2 	bl	80113a4 <dcd_event_handler>
}
 8013820:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if(int_status & GINTSTS_OTGINT)
 8013822:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013824:	f003 0304 	and.w	r3, r3, #4
 8013828:	2b00      	cmp	r3, #0
 801382a:	d028      	beq.n	801387e <dcd_int_handler+0x1be>
  {
    // OTG INT bit is read-only
    uint32_t const otg_int = dwc2->gotgint;
 801382c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801382e:	685b      	ldr	r3, [r3, #4]
 8013830:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (otg_int & GOTGINT_SEDET)
 8013832:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013834:	f003 0304 	and.w	r3, r3, #4
 8013838:	2b00      	cmp	r3, #0
 801383a:	d01d      	beq.n	8013878 <dcd_int_handler+0x1b8>
 801383c:	79fb      	ldrb	r3, [r7, #7]
 801383e:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8013842:	2302      	movs	r3, #2
 8013844:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8013848:	2301      	movs	r3, #1
 801384a:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 801384e:	f107 030c 	add.w	r3, r7, #12
 8013852:	2200      	movs	r2, #0
 8013854:	601a      	str	r2, [r3, #0]
 8013856:	605a      	str	r2, [r3, #4]
 8013858:	609a      	str	r2, [r3, #8]
 801385a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 801385e:	733b      	strb	r3, [r7, #12]
 8013860:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8013864:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8013866:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 801386a:	f107 030c 	add.w	r3, r7, #12
 801386e:	4611      	mov	r1, r2
 8013870:	4618      	mov	r0, r3
 8013872:	f7fd fd97 	bl	80113a4 <dcd_event_handler>
}
 8013876:	bf00      	nop
    {
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 8013878:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801387a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801387c:	605a      	str	r2, [r3, #4]
  }

  if(int_status & GINTSTS_SOF)
 801387e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013880:	f003 0308 	and.w	r3, r3, #8
 8013884:	2b00      	cmp	r3, #0
 8013886:	d03a      	beq.n	80138fe <dcd_int_handler+0x23e>
  {
    dwc2->gotgint = GINTSTS_SOF;
 8013888:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801388a:	2208      	movs	r2, #8
 801388c:	605a      	str	r2, [r3, #4]

    if (_sof_en)
 801388e:	4b3b      	ldr	r3, [pc, #236]	@ (801397c <dcd_int_handler+0x2bc>)
 8013890:	781b      	ldrb	r3, [r3, #0]
 8013892:	2b00      	cmp	r3, #0
 8013894:	d00d      	beq.n	80138b2 <dcd_int_handler+0x1f2>
    {
      uint32_t frame = (dwc2->dsts & (DSTS_FNSOF)) >> 8;
 8013896:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013898:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 801389c:	0a1b      	lsrs	r3, r3, #8
 801389e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80138a2:	65bb      	str	r3, [r7, #88]	@ 0x58
      dcd_event_sof(rhport, frame, true);
 80138a4:	79fb      	ldrb	r3, [r7, #7]
 80138a6:	2201      	movs	r2, #1
 80138a8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80138aa:	4618      	mov	r0, r3
 80138ac:	f7fe fb82 	bl	8011fb4 <dcd_event_sof>
 80138b0:	e005      	b.n	80138be <dcd_int_handler+0x1fe>
    }
    else
    {
      // Disable SOF interrupt if SOF was not explicitly enabled. SOF was used for remote wakeup detection
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 80138b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80138b4:	699b      	ldr	r3, [r3, #24]
 80138b6:	f023 0208 	bic.w	r2, r3, #8
 80138ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80138bc:	619a      	str	r2, [r3, #24]
 80138be:	79fb      	ldrb	r3, [r7, #7]
 80138c0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 80138c4:	2303      	movs	r3, #3
 80138c6:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 80138ca:	2301      	movs	r3, #1
 80138cc:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80138d0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80138d4:	2200      	movs	r2, #0
 80138d6:	601a      	str	r2, [r3, #0]
 80138d8:	605a      	str	r2, [r3, #4]
 80138da:	609a      	str	r2, [r3, #8]
 80138dc:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80138e0:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 80138e4:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80138e8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  dcd_event_handler(&event, in_isr);
 80138ec:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
 80138f0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80138f4:	4611      	mov	r1, r2
 80138f6:	4618      	mov	r0, r3
 80138f8:	f7fd fd54 	bl	80113a4 <dcd_event_handler>
}
 80138fc:	bf00      	nop

    dcd_event_bus_signal(rhport, DCD_EVENT_SOF, true);
  }

  // RxFIFO non-empty interrupt handling.
  if(int_status & GINTSTS_RXFLVL)
 80138fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013900:	f003 0310 	and.w	r3, r3, #16
 8013904:	2b00      	cmp	r3, #0
 8013906:	d020      	beq.n	801394a <dcd_int_handler+0x28a>
  {
    // RXFLVL bit is read-only

    // Mask out RXFLVL while reading data from FIFO
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM;
 8013908:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801390a:	699b      	ldr	r3, [r3, #24]
 801390c:	f023 0210 	bic.w	r2, r3, #16
 8013910:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013912:	619a      	str	r2, [r3, #24]

    // Loop until all available packets were handled
    do
    {
      handle_rxflvl_irq(rhport);
 8013914:	79fb      	ldrb	r3, [r7, #7]
 8013916:	4618      	mov	r0, r3
 8013918:	f7ff fc12 	bl	8013140 <handle_rxflvl_irq>
    } while(dwc2->gotgint & GINTSTS_RXFLVL);
 801391c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801391e:	685b      	ldr	r3, [r3, #4]
 8013920:	f003 0310 	and.w	r3, r3, #16
 8013924:	2b00      	cmp	r3, #0
 8013926:	d1f5      	bne.n	8013914 <dcd_int_handler+0x254>

    // Manage RX FIFO size
    if (_out_ep_closed)
 8013928:	4b15      	ldr	r3, [pc, #84]	@ (8013980 <dcd_int_handler+0x2c0>)
 801392a:	781b      	ldrb	r3, [r3, #0]
 801392c:	2b00      	cmp	r3, #0
 801392e:	d006      	beq.n	801393e <dcd_int_handler+0x27e>
    {
      update_grxfsiz(rhport);
 8013930:	79fb      	ldrb	r3, [r7, #7]
 8013932:	4618      	mov	r0, r3
 8013934:	f7fe fc28 	bl	8012188 <update_grxfsiz>

      // Disable flag
      _out_ep_closed = false;
 8013938:	4b11      	ldr	r3, [pc, #68]	@ (8013980 <dcd_int_handler+0x2c0>)
 801393a:	2200      	movs	r2, #0
 801393c:	701a      	strb	r2, [r3, #0]
    }

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 801393e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013940:	699b      	ldr	r3, [r3, #24]
 8013942:	f043 0210 	orr.w	r2, r3, #16
 8013946:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013948:	619a      	str	r2, [r3, #24]
  }

  // OUT endpoint interrupt handling.
  if(int_status & GINTSTS_OEPINT)
 801394a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801394c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8013950:	2b00      	cmp	r3, #0
 8013952:	d003      	beq.n	801395c <dcd_int_handler+0x29c>
  {
    // OEPINT is read-only, clear using DOEPINTn
    handle_epout_irq(rhport);
 8013954:	79fb      	ldrb	r3, [r7, #7]
 8013956:	4618      	mov	r0, r3
 8013958:	f7ff fcc0 	bl	80132dc <handle_epout_irq>
  }

  // IN endpoint interrupt handling.
  if(int_status & GINTSTS_IEPINT)
 801395c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801395e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8013962:	2b00      	cmp	r3, #0
 8013964:	d003      	beq.n	801396e <dcd_int_handler+0x2ae>
  {
    // IEPINT bit read-only, clear using DIEPINTn
    handle_epin_irq(rhport);
 8013966:	79fb      	ldrb	r3, [r7, #7]
 8013968:	4618      	mov	r0, r3
 801396a:	f7ff fd89 	bl	8013480 <handle_epin_irq>
  //  // Check for Incomplete isochronous IN transfer
  //  if(int_status & GINTSTS_IISOIXFR) {
  //    printf("      IISOIXFR!\r\n");
  ////    TU_LOG(DWC2_DEBUG, "      IISOIXFR!\r\n");
  //  }
}
 801396e:	bf00      	nop
 8013970:	3770      	adds	r7, #112	@ 0x70
 8013972:	46bd      	mov	sp, r7
 8013974:	bd80      	pop	{r7, pc}
 8013976:	bf00      	nop
 8013978:	08039d4c 	.word	0x08039d4c
 801397c:	2000bf83 	.word	0x2000bf83
 8013980:	2000bf82 	.word	0x2000bf82

08013984 <tu_edpt_claim>:
//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex)
{
 8013984:	b580      	push	{r7, lr}
 8013986:	b08a      	sub	sp, #40	@ 0x28
 8013988:	af00      	add	r7, sp, #0
 801398a:	6078      	str	r0, [r7, #4]
 801398c:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY((ep_state->busy == 0) && (ep_state->claimed == 0));
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	781b      	ldrb	r3, [r3, #0]
 8013992:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8013996:	b2db      	uxtb	r3, r3
 8013998:	2b00      	cmp	r3, #0
 801399a:	d106      	bne.n	80139aa <tu_edpt_claim+0x26>
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	781b      	ldrb	r3, [r3, #0]
 80139a0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80139a4:	b2db      	uxtb	r3, r3
 80139a6:	2b00      	cmp	r3, #0
 80139a8:	d001      	beq.n	80139ae <tu_edpt_claim+0x2a>
 80139aa:	2300      	movs	r3, #0
 80139ac:	e05a      	b.n	8013a64 <tu_edpt_claim+0xe0>
 80139ae:	683b      	ldr	r3, [r7, #0]
 80139b0:	623b      	str	r3, [r7, #32]
 80139b2:	f04f 33ff 	mov.w	r3, #4294967295
 80139b6:	61fb      	str	r3, [r7, #28]
 80139b8:	6a3b      	ldr	r3, [r7, #32]
 80139ba:	61bb      	str	r3, [r7, #24]
 80139bc:	69fb      	ldr	r3, [r7, #28]
 80139be:	617b      	str	r3, [r7, #20]
 80139c0:	697b      	ldr	r3, [r7, #20]
 80139c2:	613b      	str	r3, [r7, #16]
// TASK API
//--------------------------------------------------------------------+

TU_ATTR_ALWAYS_INLINE static inline uint32_t _osal_ms2tick(uint32_t msec)
{
  if (msec == OSAL_TIMEOUT_WAIT_FOREVER) return portMAX_DELAY;
 80139c4:	693b      	ldr	r3, [r7, #16]
 80139c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80139ca:	d102      	bne.n	80139d2 <tu_edpt_claim+0x4e>
 80139cc:	f04f 33ff 	mov.w	r3, #4294967295
 80139d0:	e014      	b.n	80139fc <tu_edpt_claim+0x78>
  if (msec == 0) return 0;
 80139d2:	693b      	ldr	r3, [r7, #16]
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	d101      	bne.n	80139dc <tu_edpt_claim+0x58>
 80139d8:	2300      	movs	r3, #0
 80139da:	e00f      	b.n	80139fc <tu_edpt_claim+0x78>

  uint32_t ticks = pdMS_TO_TICKS(msec);
 80139dc:	693b      	ldr	r3, [r7, #16]
 80139de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80139e2:	fb02 f303 	mul.w	r3, r2, r3
 80139e6:	4a21      	ldr	r2, [pc, #132]	@ (8013a6c <tu_edpt_claim+0xe8>)
 80139e8:	fba2 2303 	umull	r2, r3, r2, r3
 80139ec:	099b      	lsrs	r3, r3, #6
 80139ee:	60fb      	str	r3, [r7, #12]

  // configTICK_RATE_HZ is less than 1000 and 1 tick > 1 ms
  // we still need to delay at least 1 tick
  if (ticks == 0) ticks =1 ;
 80139f0:	68fb      	ldr	r3, [r7, #12]
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	d101      	bne.n	80139fa <tu_edpt_claim+0x76>
 80139f6:	2301      	movs	r3, #1
 80139f8:	60fb      	str	r3, [r7, #12]

  return ticks;
 80139fa:	68fb      	ldr	r3, [r7, #12]
  }
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_semaphore_wait(osal_semaphore_t sem_hdl, uint32_t msec)
{
  return xSemaphoreTake(sem_hdl, _osal_ms2tick(msec));
 80139fc:	4619      	mov	r1, r3
 80139fe:	69b8      	ldr	r0, [r7, #24]
 8013a00:	f7f8 fcec 	bl	800c3dc <xQueueSemaphoreTake>
 8013a04:	4603      	mov	r3, r0
 8013a06:	2b00      	cmp	r3, #0
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	781b      	ldrb	r3, [r3, #0]
 8013a0c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8013a10:	b2db      	uxtb	r3, r3
 8013a12:	2b00      	cmp	r3, #0
 8013a14:	d108      	bne.n	8013a28 <tu_edpt_claim+0xa4>
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	781b      	ldrb	r3, [r3, #0]
 8013a1a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8013a1e:	b2db      	uxtb	r3, r3
 8013a20:	2b00      	cmp	r3, #0
 8013a22:	d101      	bne.n	8013a28 <tu_edpt_claim+0xa4>
 8013a24:	2301      	movs	r3, #1
 8013a26:	e000      	b.n	8013a2a <tu_edpt_claim+0xa6>
 8013a28:	2300      	movs	r3, #0
 8013a2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013a2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013a32:	f003 0301 	and.w	r3, r3, #1
 8013a36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (available)
 8013a3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	d004      	beq.n	8013a4c <tu_edpt_claim+0xc8>
  {
    ep_state->claimed = 1;
 8013a42:	687a      	ldr	r2, [r7, #4]
 8013a44:	7813      	ldrb	r3, [r2, #0]
 8013a46:	f043 0304 	orr.w	r3, r3, #4
 8013a4a:	7013      	strb	r3, [r2, #0]
 8013a4c:	683b      	ldr	r3, [r7, #0]
 8013a4e:	60bb      	str	r3, [r7, #8]
  return osal_semaphore_wait(mutex_hdl, msec);
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_mutex_unlock(osal_mutex_t mutex_hdl)
{
  return xSemaphoreGive(mutex_hdl);
 8013a50:	2300      	movs	r3, #0
 8013a52:	2200      	movs	r2, #0
 8013a54:	2100      	movs	r1, #0
 8013a56:	68b8      	ldr	r0, [r7, #8]
 8013a58:	f7f8 fa3e 	bl	800bed8 <xQueueGenericSend>
 8013a5c:	4603      	mov	r3, r0
 8013a5e:	2b00      	cmp	r3, #0
  }

  (void) osal_mutex_unlock(mutex);

  return available;
 8013a60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8013a64:	4618      	mov	r0, r3
 8013a66:	3728      	adds	r7, #40	@ 0x28
 8013a68:	46bd      	mov	sp, r7
 8013a6a:	bd80      	pop	{r7, pc}
 8013a6c:	10624dd3 	.word	0x10624dd3

08013a70 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex)
{
 8013a70:	b580      	push	{r7, lr}
 8013a72:	b08a      	sub	sp, #40	@ 0x28
 8013a74:	af00      	add	r7, sp, #0
 8013a76:	6078      	str	r0, [r7, #4]
 8013a78:	6039      	str	r1, [r7, #0]
 8013a7a:	683b      	ldr	r3, [r7, #0]
 8013a7c:	623b      	str	r3, [r7, #32]
 8013a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8013a82:	61fb      	str	r3, [r7, #28]
 8013a84:	6a3b      	ldr	r3, [r7, #32]
 8013a86:	61bb      	str	r3, [r7, #24]
 8013a88:	69fb      	ldr	r3, [r7, #28]
 8013a8a:	617b      	str	r3, [r7, #20]
 8013a8c:	697b      	ldr	r3, [r7, #20]
 8013a8e:	613b      	str	r3, [r7, #16]
  if (msec == OSAL_TIMEOUT_WAIT_FOREVER) return portMAX_DELAY;
 8013a90:	693b      	ldr	r3, [r7, #16]
 8013a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a96:	d102      	bne.n	8013a9e <tu_edpt_release+0x2e>
 8013a98:	f04f 33ff 	mov.w	r3, #4294967295
 8013a9c:	e014      	b.n	8013ac8 <tu_edpt_release+0x58>
  if (msec == 0) return 0;
 8013a9e:	693b      	ldr	r3, [r7, #16]
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d101      	bne.n	8013aa8 <tu_edpt_release+0x38>
 8013aa4:	2300      	movs	r3, #0
 8013aa6:	e00f      	b.n	8013ac8 <tu_edpt_release+0x58>
  uint32_t ticks = pdMS_TO_TICKS(msec);
 8013aa8:	693b      	ldr	r3, [r7, #16]
 8013aaa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8013aae:	fb02 f303 	mul.w	r3, r2, r3
 8013ab2:	4a21      	ldr	r2, [pc, #132]	@ (8013b38 <tu_edpt_release+0xc8>)
 8013ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8013ab8:	099b      	lsrs	r3, r3, #6
 8013aba:	60fb      	str	r3, [r7, #12]
  if (ticks == 0) ticks =1 ;
 8013abc:	68fb      	ldr	r3, [r7, #12]
 8013abe:	2b00      	cmp	r3, #0
 8013ac0:	d101      	bne.n	8013ac6 <tu_edpt_release+0x56>
 8013ac2:	2301      	movs	r3, #1
 8013ac4:	60fb      	str	r3, [r7, #12]
  return ticks;
 8013ac6:	68fb      	ldr	r3, [r7, #12]
  return xSemaphoreTake(sem_hdl, _osal_ms2tick(msec));
 8013ac8:	4619      	mov	r1, r3
 8013aca:	69b8      	ldr	r0, [r7, #24]
 8013acc:	f7f8 fc86 	bl	800c3dc <xQueueSemaphoreTake>
 8013ad0:	4603      	mov	r3, r0
 8013ad2:	2b00      	cmp	r3, #0
  (void) mutex;

  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	781b      	ldrb	r3, [r3, #0]
 8013ad8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8013adc:	b2db      	uxtb	r3, r3
 8013ade:	2b01      	cmp	r3, #1
 8013ae0:	d108      	bne.n	8013af4 <tu_edpt_release+0x84>
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	781b      	ldrb	r3, [r3, #0]
 8013ae6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8013aea:	b2db      	uxtb	r3, r3
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d101      	bne.n	8013af4 <tu_edpt_release+0x84>
 8013af0:	2301      	movs	r3, #1
 8013af2:	e000      	b.n	8013af6 <tu_edpt_release+0x86>
 8013af4:	2300      	movs	r3, #0
 8013af6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013afa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013afe:	f003 0301 	and.w	r3, r3, #1
 8013b02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (ret)
 8013b06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d004      	beq.n	8013b18 <tu_edpt_release+0xa8>
  {
    ep_state->claimed = 0;
 8013b0e:	687a      	ldr	r2, [r7, #4]
 8013b10:	7813      	ldrb	r3, [r2, #0]
 8013b12:	f36f 0382 	bfc	r3, #2, #1
 8013b16:	7013      	strb	r3, [r2, #0]
 8013b18:	683b      	ldr	r3, [r7, #0]
 8013b1a:	60bb      	str	r3, [r7, #8]
  return xSemaphoreGive(mutex_hdl);
 8013b1c:	2300      	movs	r3, #0
 8013b1e:	2200      	movs	r2, #0
 8013b20:	2100      	movs	r1, #0
 8013b22:	68b8      	ldr	r0, [r7, #8]
 8013b24:	f7f8 f9d8 	bl	800bed8 <xQueueGenericSend>
 8013b28:	4603      	mov	r3, r0
 8013b2a:	2b00      	cmp	r3, #0
  }

  (void) osal_mutex_unlock(mutex);

  return ret;
 8013b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8013b30:	4618      	mov	r0, r3
 8013b32:	3728      	adds	r7, #40	@ 0x28
 8013b34:	46bd      	mov	sp, r7
 8013b36:	bd80      	pop	{r7, pc}
 8013b38:	10624dd3 	.word	0x10624dd3

08013b3c <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const * desc_ep, tusb_speed_t speed)
{
 8013b3c:	b580      	push	{r7, lr}
 8013b3e:	b08a      	sub	sp, #40	@ 0x28
 8013b40:	af00      	add	r7, sp, #0
 8013b42:	6078      	str	r0, [r7, #4]
 8013b44:	460b      	mov	r3, r1
 8013b46:	70fb      	strb	r3, [r7, #3]
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(num | (dir ? TUSB_DIR_IN_MASK : 0));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep)
{
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	889b      	ldrh	r3, [r3, #4]
 8013b50:	b29b      	uxth	r3, r3
 8013b52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8013b56:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 8013b58:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer)
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	78db      	ldrb	r3, [r3, #3]
 8013b5e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8013b62:	b2db      	uxtb	r3, r3
 8013b64:	2b03      	cmp	r3, #3
 8013b66:	d04d      	beq.n	8013c04 <tu_edpt_validate+0xc8>
 8013b68:	2b03      	cmp	r3, #3
 8013b6a:	dc67      	bgt.n	8013c3c <tu_edpt_validate+0x100>
 8013b6c:	2b01      	cmp	r3, #1
 8013b6e:	d002      	beq.n	8013b76 <tu_edpt_validate+0x3a>
 8013b70:	2b02      	cmp	r3, #2
 8013b72:	d01d      	beq.n	8013bb0 <tu_edpt_validate+0x74>
 8013b74:	e062      	b.n	8013c3c <tu_edpt_validate+0x100>
  {
    case TUSB_XFER_ISOCHRONOUS:
    {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 8013b76:	78fb      	ldrb	r3, [r7, #3]
 8013b78:	2b02      	cmp	r3, #2
 8013b7a:	d102      	bne.n	8013b82 <tu_edpt_validate+0x46>
 8013b7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013b80:	e001      	b.n	8013b86 <tu_edpt_validate+0x4a>
 8013b82:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8013b86:	82fb      	strh	r3, [r7, #22]
      TU_ASSERT(max_packet_size <= spec_size);
 8013b88:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8013b8a:	8afb      	ldrh	r3, [r7, #22]
 8013b8c:	429a      	cmp	r2, r3
 8013b8e:	d957      	bls.n	8013c40 <tu_edpt_validate+0x104>
 8013b90:	22a3      	movs	r2, #163	@ 0xa3
 8013b92:	4930      	ldr	r1, [pc, #192]	@ (8013c54 <tu_edpt_validate+0x118>)
 8013b94:	4830      	ldr	r0, [pc, #192]	@ (8013c58 <tu_edpt_validate+0x11c>)
 8013b96:	f000 fdc1 	bl	801471c <iprintf>
 8013b9a:	4b30      	ldr	r3, [pc, #192]	@ (8013c5c <tu_edpt_validate+0x120>)
 8013b9c:	613b      	str	r3, [r7, #16]
 8013b9e:	693b      	ldr	r3, [r7, #16]
 8013ba0:	681b      	ldr	r3, [r3, #0]
 8013ba2:	f003 0301 	and.w	r3, r3, #1
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	d000      	beq.n	8013bac <tu_edpt_validate+0x70>
 8013baa:	be00      	bkpt	0x0000
 8013bac:	2300      	movs	r3, #0
 8013bae:	e04d      	b.n	8013c4c <tu_edpt_validate+0x110>
    }
    break;

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH)
 8013bb0:	78fb      	ldrb	r3, [r7, #3]
 8013bb2:	2b02      	cmp	r3, #2
 8013bb4:	d113      	bne.n	8013bde <tu_edpt_validate+0xa2>
      {
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 8013bb6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013bb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013bbc:	d042      	beq.n	8013c44 <tu_edpt_validate+0x108>
 8013bbe:	22ab      	movs	r2, #171	@ 0xab
 8013bc0:	4924      	ldr	r1, [pc, #144]	@ (8013c54 <tu_edpt_validate+0x118>)
 8013bc2:	4825      	ldr	r0, [pc, #148]	@ (8013c58 <tu_edpt_validate+0x11c>)
 8013bc4:	f000 fdaa 	bl	801471c <iprintf>
 8013bc8:	4b24      	ldr	r3, [pc, #144]	@ (8013c5c <tu_edpt_validate+0x120>)
 8013bca:	61bb      	str	r3, [r7, #24]
 8013bcc:	69bb      	ldr	r3, [r7, #24]
 8013bce:	681b      	ldr	r3, [r3, #0]
 8013bd0:	f003 0301 	and.w	r3, r3, #1
 8013bd4:	2b00      	cmp	r3, #0
 8013bd6:	d000      	beq.n	8013bda <tu_edpt_validate+0x9e>
 8013bd8:	be00      	bkpt	0x0000
 8013bda:	2300      	movs	r3, #0
 8013bdc:	e036      	b.n	8013c4c <tu_edpt_validate+0x110>
      }else
      {
        // TODO Bulk fullspeed can only be 8, 16, 32, 64
        TU_ASSERT(max_packet_size <= 64);
 8013bde:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013be0:	2b40      	cmp	r3, #64	@ 0x40
 8013be2:	d92f      	bls.n	8013c44 <tu_edpt_validate+0x108>
 8013be4:	22af      	movs	r2, #175	@ 0xaf
 8013be6:	491b      	ldr	r1, [pc, #108]	@ (8013c54 <tu_edpt_validate+0x118>)
 8013be8:	481b      	ldr	r0, [pc, #108]	@ (8013c58 <tu_edpt_validate+0x11c>)
 8013bea:	f000 fd97 	bl	801471c <iprintf>
 8013bee:	4b1b      	ldr	r3, [pc, #108]	@ (8013c5c <tu_edpt_validate+0x120>)
 8013bf0:	61fb      	str	r3, [r7, #28]
 8013bf2:	69fb      	ldr	r3, [r7, #28]
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	f003 0301 	and.w	r3, r3, #1
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d000      	beq.n	8013c00 <tu_edpt_validate+0xc4>
 8013bfe:	be00      	bkpt	0x0000
 8013c00:	2300      	movs	r3, #0
 8013c02:	e023      	b.n	8013c4c <tu_edpt_validate+0x110>
      }
    break;

    case TUSB_XFER_INTERRUPT:
    {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 8013c04:	78fb      	ldrb	r3, [r7, #3]
 8013c06:	2b02      	cmp	r3, #2
 8013c08:	d102      	bne.n	8013c10 <tu_edpt_validate+0xd4>
 8013c0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013c0e:	e000      	b.n	8013c12 <tu_edpt_validate+0xd6>
 8013c10:	2340      	movs	r3, #64	@ 0x40
 8013c12:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 8013c14:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8013c16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013c18:	429a      	cmp	r2, r3
 8013c1a:	d915      	bls.n	8013c48 <tu_edpt_validate+0x10c>
 8013c1c:	22b6      	movs	r2, #182	@ 0xb6
 8013c1e:	490d      	ldr	r1, [pc, #52]	@ (8013c54 <tu_edpt_validate+0x118>)
 8013c20:	480d      	ldr	r0, [pc, #52]	@ (8013c58 <tu_edpt_validate+0x11c>)
 8013c22:	f000 fd7b 	bl	801471c <iprintf>
 8013c26:	4b0d      	ldr	r3, [pc, #52]	@ (8013c5c <tu_edpt_validate+0x120>)
 8013c28:	623b      	str	r3, [r7, #32]
 8013c2a:	6a3b      	ldr	r3, [r7, #32]
 8013c2c:	681b      	ldr	r3, [r3, #0]
 8013c2e:	f003 0301 	and.w	r3, r3, #1
 8013c32:	2b00      	cmp	r3, #0
 8013c34:	d000      	beq.n	8013c38 <tu_edpt_validate+0xfc>
 8013c36:	be00      	bkpt	0x0000
 8013c38:	2300      	movs	r3, #0
 8013c3a:	e007      	b.n	8013c4c <tu_edpt_validate+0x110>
    }
    break;

    default: return false;
 8013c3c:	2300      	movs	r3, #0
 8013c3e:	e005      	b.n	8013c4c <tu_edpt_validate+0x110>
    break;
 8013c40:	bf00      	nop
 8013c42:	e002      	b.n	8013c4a <tu_edpt_validate+0x10e>
    break;
 8013c44:	bf00      	nop
 8013c46:	e000      	b.n	8013c4a <tu_edpt_validate+0x10e>
    break;
 8013c48:	bf00      	nop
  }

  return true;
 8013c4a:	2301      	movs	r3, #1
}
 8013c4c:	4618      	mov	r0, r3
 8013c4e:	3728      	adds	r7, #40	@ 0x28
 8013c50:	46bd      	mov	sp, r7
 8013c52:	bd80      	pop	{r7, pc}
 8013c54:	08039d88 	.word	0x08039d88
 8013c58:	08016ed4 	.word	0x08016ed4
 8013c5c:	e000edf0 	.word	0xe000edf0

08013c60 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len, uint8_t driver_id)
{
 8013c60:	b480      	push	{r7}
 8013c62:	b08d      	sub	sp, #52	@ 0x34
 8013c64:	af00      	add	r7, sp, #0
 8013c66:	60f8      	str	r0, [r7, #12]
 8013c68:	60b9      	str	r1, [r7, #8]
 8013c6a:	4611      	mov	r1, r2
 8013c6c:	461a      	mov	r2, r3
 8013c6e:	460b      	mov	r3, r1
 8013c70:	80fb      	strh	r3, [r7, #6]
 8013c72:	4613      	mov	r3, r2
 8013c74:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 8013c76:	68bb      	ldr	r3, [r7, #8]
 8013c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 8013c7a:	88fb      	ldrh	r3, [r7, #6]
 8013c7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013c7e:	4413      	add	r3, r2
 8013c80:	62bb      	str	r3, [r7, #40]	@ 0x28

  while( p_desc < desc_end )
 8013c82:	e027      	b.n	8013cd4 <tu_edpt_bind_driver+0x74>
 8013c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c86:	623b      	str	r3, [r7, #32]
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8013c88:	6a3b      	ldr	r3, [r7, #32]
 8013c8a:	3301      	adds	r3, #1
 8013c8c:	781b      	ldrb	r3, [r3, #0]
  {
    if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 8013c8e:	2b05      	cmp	r3, #5
 8013c90:	d116      	bne.n	8013cc0 <tu_edpt_bind_driver+0x60>
    {
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 8013c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c94:	789b      	ldrb	r3, [r3, #2]
 8013c96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013c9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013c9e:	77bb      	strb	r3, [r7, #30]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8013ca0:	7fbb      	ldrb	r3, [r7, #30]
 8013ca2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013ca6:	b2db      	uxtb	r3, r3

      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 8013ca8:	005b      	lsls	r3, r3, #1
 8013caa:	68fa      	ldr	r2, [r7, #12]
 8013cac:	4413      	add	r3, r2
 8013cae:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8013cb2:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8013cb4:	7ffa      	ldrb	r2, [r7, #31]
 8013cb6:	09d2      	lsrs	r2, r2, #7
 8013cb8:	b2d2      	uxtb	r2, r2
 8013cba:	4611      	mov	r1, r2
 8013cbc:	797a      	ldrb	r2, [r7, #5]
 8013cbe:	545a      	strb	r2, [r3, r1]
 8013cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cc2:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8013cc4:	69bb      	ldr	r3, [r7, #24]
 8013cc6:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8013cc8:	697b      	ldr	r3, [r7, #20]
 8013cca:	781b      	ldrb	r3, [r3, #0]
 8013ccc:	461a      	mov	r2, r3
 8013cce:	697b      	ldr	r3, [r7, #20]
 8013cd0:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 8013cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while( p_desc < desc_end )
 8013cd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cd8:	429a      	cmp	r2, r3
 8013cda:	d3d3      	bcc.n	8013c84 <tu_edpt_bind_driver+0x24>
  }
}
 8013cdc:	bf00      	nop
 8013cde:	bf00      	nop
 8013ce0:	3734      	adds	r7, #52	@ 0x34
 8013ce2:	46bd      	mov	sp, r7
 8013ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ce8:	4770      	bx	lr

08013cea <__cvt>:
 8013cea:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013cee:	ec57 6b10 	vmov	r6, r7, d0
 8013cf2:	2f00      	cmp	r7, #0
 8013cf4:	460c      	mov	r4, r1
 8013cf6:	4619      	mov	r1, r3
 8013cf8:	463b      	mov	r3, r7
 8013cfa:	bfbb      	ittet	lt
 8013cfc:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8013d00:	461f      	movlt	r7, r3
 8013d02:	2300      	movge	r3, #0
 8013d04:	232d      	movlt	r3, #45	@ 0x2d
 8013d06:	700b      	strb	r3, [r1, #0]
 8013d08:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013d0a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8013d0e:	4691      	mov	r9, r2
 8013d10:	f023 0820 	bic.w	r8, r3, #32
 8013d14:	bfbc      	itt	lt
 8013d16:	4632      	movlt	r2, r6
 8013d18:	4616      	movlt	r6, r2
 8013d1a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013d1e:	d005      	beq.n	8013d2c <__cvt+0x42>
 8013d20:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8013d24:	d100      	bne.n	8013d28 <__cvt+0x3e>
 8013d26:	3401      	adds	r4, #1
 8013d28:	2102      	movs	r1, #2
 8013d2a:	e000      	b.n	8013d2e <__cvt+0x44>
 8013d2c:	2103      	movs	r1, #3
 8013d2e:	ab03      	add	r3, sp, #12
 8013d30:	9301      	str	r3, [sp, #4]
 8013d32:	ab02      	add	r3, sp, #8
 8013d34:	9300      	str	r3, [sp, #0]
 8013d36:	ec47 6b10 	vmov	d0, r6, r7
 8013d3a:	4653      	mov	r3, sl
 8013d3c:	4622      	mov	r2, r4
 8013d3e:	f000 ff43 	bl	8014bc8 <_dtoa_r>
 8013d42:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8013d46:	4605      	mov	r5, r0
 8013d48:	d119      	bne.n	8013d7e <__cvt+0x94>
 8013d4a:	f019 0f01 	tst.w	r9, #1
 8013d4e:	d00e      	beq.n	8013d6e <__cvt+0x84>
 8013d50:	eb00 0904 	add.w	r9, r0, r4
 8013d54:	2200      	movs	r2, #0
 8013d56:	2300      	movs	r3, #0
 8013d58:	4630      	mov	r0, r6
 8013d5a:	4639      	mov	r1, r7
 8013d5c:	f7ec fed4 	bl	8000b08 <__aeabi_dcmpeq>
 8013d60:	b108      	cbz	r0, 8013d66 <__cvt+0x7c>
 8013d62:	f8cd 900c 	str.w	r9, [sp, #12]
 8013d66:	2230      	movs	r2, #48	@ 0x30
 8013d68:	9b03      	ldr	r3, [sp, #12]
 8013d6a:	454b      	cmp	r3, r9
 8013d6c:	d31e      	bcc.n	8013dac <__cvt+0xc2>
 8013d6e:	9b03      	ldr	r3, [sp, #12]
 8013d70:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013d72:	1b5b      	subs	r3, r3, r5
 8013d74:	4628      	mov	r0, r5
 8013d76:	6013      	str	r3, [r2, #0]
 8013d78:	b004      	add	sp, #16
 8013d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d7e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013d82:	eb00 0904 	add.w	r9, r0, r4
 8013d86:	d1e5      	bne.n	8013d54 <__cvt+0x6a>
 8013d88:	7803      	ldrb	r3, [r0, #0]
 8013d8a:	2b30      	cmp	r3, #48	@ 0x30
 8013d8c:	d10a      	bne.n	8013da4 <__cvt+0xba>
 8013d8e:	2200      	movs	r2, #0
 8013d90:	2300      	movs	r3, #0
 8013d92:	4630      	mov	r0, r6
 8013d94:	4639      	mov	r1, r7
 8013d96:	f7ec feb7 	bl	8000b08 <__aeabi_dcmpeq>
 8013d9a:	b918      	cbnz	r0, 8013da4 <__cvt+0xba>
 8013d9c:	f1c4 0401 	rsb	r4, r4, #1
 8013da0:	f8ca 4000 	str.w	r4, [sl]
 8013da4:	f8da 3000 	ldr.w	r3, [sl]
 8013da8:	4499      	add	r9, r3
 8013daa:	e7d3      	b.n	8013d54 <__cvt+0x6a>
 8013dac:	1c59      	adds	r1, r3, #1
 8013dae:	9103      	str	r1, [sp, #12]
 8013db0:	701a      	strb	r2, [r3, #0]
 8013db2:	e7d9      	b.n	8013d68 <__cvt+0x7e>

08013db4 <__exponent>:
 8013db4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013db6:	2900      	cmp	r1, #0
 8013db8:	bfba      	itte	lt
 8013dba:	4249      	neglt	r1, r1
 8013dbc:	232d      	movlt	r3, #45	@ 0x2d
 8013dbe:	232b      	movge	r3, #43	@ 0x2b
 8013dc0:	2909      	cmp	r1, #9
 8013dc2:	7002      	strb	r2, [r0, #0]
 8013dc4:	7043      	strb	r3, [r0, #1]
 8013dc6:	dd29      	ble.n	8013e1c <__exponent+0x68>
 8013dc8:	f10d 0307 	add.w	r3, sp, #7
 8013dcc:	461d      	mov	r5, r3
 8013dce:	270a      	movs	r7, #10
 8013dd0:	461a      	mov	r2, r3
 8013dd2:	fbb1 f6f7 	udiv	r6, r1, r7
 8013dd6:	fb07 1416 	mls	r4, r7, r6, r1
 8013dda:	3430      	adds	r4, #48	@ 0x30
 8013ddc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8013de0:	460c      	mov	r4, r1
 8013de2:	2c63      	cmp	r4, #99	@ 0x63
 8013de4:	f103 33ff 	add.w	r3, r3, #4294967295
 8013de8:	4631      	mov	r1, r6
 8013dea:	dcf1      	bgt.n	8013dd0 <__exponent+0x1c>
 8013dec:	3130      	adds	r1, #48	@ 0x30
 8013dee:	1e94      	subs	r4, r2, #2
 8013df0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013df4:	1c41      	adds	r1, r0, #1
 8013df6:	4623      	mov	r3, r4
 8013df8:	42ab      	cmp	r3, r5
 8013dfa:	d30a      	bcc.n	8013e12 <__exponent+0x5e>
 8013dfc:	f10d 0309 	add.w	r3, sp, #9
 8013e00:	1a9b      	subs	r3, r3, r2
 8013e02:	42ac      	cmp	r4, r5
 8013e04:	bf88      	it	hi
 8013e06:	2300      	movhi	r3, #0
 8013e08:	3302      	adds	r3, #2
 8013e0a:	4403      	add	r3, r0
 8013e0c:	1a18      	subs	r0, r3, r0
 8013e0e:	b003      	add	sp, #12
 8013e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013e12:	f813 6b01 	ldrb.w	r6, [r3], #1
 8013e16:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013e1a:	e7ed      	b.n	8013df8 <__exponent+0x44>
 8013e1c:	2330      	movs	r3, #48	@ 0x30
 8013e1e:	3130      	adds	r1, #48	@ 0x30
 8013e20:	7083      	strb	r3, [r0, #2]
 8013e22:	70c1      	strb	r1, [r0, #3]
 8013e24:	1d03      	adds	r3, r0, #4
 8013e26:	e7f1      	b.n	8013e0c <__exponent+0x58>

08013e28 <_printf_float>:
 8013e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e2c:	b08d      	sub	sp, #52	@ 0x34
 8013e2e:	460c      	mov	r4, r1
 8013e30:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8013e34:	4616      	mov	r6, r2
 8013e36:	461f      	mov	r7, r3
 8013e38:	4605      	mov	r5, r0
 8013e3a:	f000 fd61 	bl	8014900 <_localeconv_r>
 8013e3e:	6803      	ldr	r3, [r0, #0]
 8013e40:	9304      	str	r3, [sp, #16]
 8013e42:	4618      	mov	r0, r3
 8013e44:	f7ec fa34 	bl	80002b0 <strlen>
 8013e48:	2300      	movs	r3, #0
 8013e4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8013e4c:	f8d8 3000 	ldr.w	r3, [r8]
 8013e50:	9005      	str	r0, [sp, #20]
 8013e52:	3307      	adds	r3, #7
 8013e54:	f023 0307 	bic.w	r3, r3, #7
 8013e58:	f103 0208 	add.w	r2, r3, #8
 8013e5c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013e60:	f8d4 b000 	ldr.w	fp, [r4]
 8013e64:	f8c8 2000 	str.w	r2, [r8]
 8013e68:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013e6c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8013e70:	9307      	str	r3, [sp, #28]
 8013e72:	f8cd 8018 	str.w	r8, [sp, #24]
 8013e76:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8013e7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013e7e:	4b9c      	ldr	r3, [pc, #624]	@ (80140f0 <_printf_float+0x2c8>)
 8013e80:	f04f 32ff 	mov.w	r2, #4294967295
 8013e84:	f7ec fe72 	bl	8000b6c <__aeabi_dcmpun>
 8013e88:	bb70      	cbnz	r0, 8013ee8 <_printf_float+0xc0>
 8013e8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013e8e:	4b98      	ldr	r3, [pc, #608]	@ (80140f0 <_printf_float+0x2c8>)
 8013e90:	f04f 32ff 	mov.w	r2, #4294967295
 8013e94:	f7ec fe4c 	bl	8000b30 <__aeabi_dcmple>
 8013e98:	bb30      	cbnz	r0, 8013ee8 <_printf_float+0xc0>
 8013e9a:	2200      	movs	r2, #0
 8013e9c:	2300      	movs	r3, #0
 8013e9e:	4640      	mov	r0, r8
 8013ea0:	4649      	mov	r1, r9
 8013ea2:	f7ec fe3b 	bl	8000b1c <__aeabi_dcmplt>
 8013ea6:	b110      	cbz	r0, 8013eae <_printf_float+0x86>
 8013ea8:	232d      	movs	r3, #45	@ 0x2d
 8013eaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013eae:	4a91      	ldr	r2, [pc, #580]	@ (80140f4 <_printf_float+0x2cc>)
 8013eb0:	4b91      	ldr	r3, [pc, #580]	@ (80140f8 <_printf_float+0x2d0>)
 8013eb2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8013eb6:	bf94      	ite	ls
 8013eb8:	4690      	movls	r8, r2
 8013eba:	4698      	movhi	r8, r3
 8013ebc:	2303      	movs	r3, #3
 8013ebe:	6123      	str	r3, [r4, #16]
 8013ec0:	f02b 0304 	bic.w	r3, fp, #4
 8013ec4:	6023      	str	r3, [r4, #0]
 8013ec6:	f04f 0900 	mov.w	r9, #0
 8013eca:	9700      	str	r7, [sp, #0]
 8013ecc:	4633      	mov	r3, r6
 8013ece:	aa0b      	add	r2, sp, #44	@ 0x2c
 8013ed0:	4621      	mov	r1, r4
 8013ed2:	4628      	mov	r0, r5
 8013ed4:	f000 f9d2 	bl	801427c <_printf_common>
 8013ed8:	3001      	adds	r0, #1
 8013eda:	f040 808d 	bne.w	8013ff8 <_printf_float+0x1d0>
 8013ede:	f04f 30ff 	mov.w	r0, #4294967295
 8013ee2:	b00d      	add	sp, #52	@ 0x34
 8013ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ee8:	4642      	mov	r2, r8
 8013eea:	464b      	mov	r3, r9
 8013eec:	4640      	mov	r0, r8
 8013eee:	4649      	mov	r1, r9
 8013ef0:	f7ec fe3c 	bl	8000b6c <__aeabi_dcmpun>
 8013ef4:	b140      	cbz	r0, 8013f08 <_printf_float+0xe0>
 8013ef6:	464b      	mov	r3, r9
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	bfbc      	itt	lt
 8013efc:	232d      	movlt	r3, #45	@ 0x2d
 8013efe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8013f02:	4a7e      	ldr	r2, [pc, #504]	@ (80140fc <_printf_float+0x2d4>)
 8013f04:	4b7e      	ldr	r3, [pc, #504]	@ (8014100 <_printf_float+0x2d8>)
 8013f06:	e7d4      	b.n	8013eb2 <_printf_float+0x8a>
 8013f08:	6863      	ldr	r3, [r4, #4]
 8013f0a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8013f0e:	9206      	str	r2, [sp, #24]
 8013f10:	1c5a      	adds	r2, r3, #1
 8013f12:	d13b      	bne.n	8013f8c <_printf_float+0x164>
 8013f14:	2306      	movs	r3, #6
 8013f16:	6063      	str	r3, [r4, #4]
 8013f18:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8013f1c:	2300      	movs	r3, #0
 8013f1e:	6022      	str	r2, [r4, #0]
 8013f20:	9303      	str	r3, [sp, #12]
 8013f22:	ab0a      	add	r3, sp, #40	@ 0x28
 8013f24:	e9cd a301 	strd	sl, r3, [sp, #4]
 8013f28:	ab09      	add	r3, sp, #36	@ 0x24
 8013f2a:	9300      	str	r3, [sp, #0]
 8013f2c:	6861      	ldr	r1, [r4, #4]
 8013f2e:	ec49 8b10 	vmov	d0, r8, r9
 8013f32:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013f36:	4628      	mov	r0, r5
 8013f38:	f7ff fed7 	bl	8013cea <__cvt>
 8013f3c:	9b06      	ldr	r3, [sp, #24]
 8013f3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013f40:	2b47      	cmp	r3, #71	@ 0x47
 8013f42:	4680      	mov	r8, r0
 8013f44:	d129      	bne.n	8013f9a <_printf_float+0x172>
 8013f46:	1cc8      	adds	r0, r1, #3
 8013f48:	db02      	blt.n	8013f50 <_printf_float+0x128>
 8013f4a:	6863      	ldr	r3, [r4, #4]
 8013f4c:	4299      	cmp	r1, r3
 8013f4e:	dd41      	ble.n	8013fd4 <_printf_float+0x1ac>
 8013f50:	f1aa 0a02 	sub.w	sl, sl, #2
 8013f54:	fa5f fa8a 	uxtb.w	sl, sl
 8013f58:	3901      	subs	r1, #1
 8013f5a:	4652      	mov	r2, sl
 8013f5c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013f60:	9109      	str	r1, [sp, #36]	@ 0x24
 8013f62:	f7ff ff27 	bl	8013db4 <__exponent>
 8013f66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013f68:	1813      	adds	r3, r2, r0
 8013f6a:	2a01      	cmp	r2, #1
 8013f6c:	4681      	mov	r9, r0
 8013f6e:	6123      	str	r3, [r4, #16]
 8013f70:	dc02      	bgt.n	8013f78 <_printf_float+0x150>
 8013f72:	6822      	ldr	r2, [r4, #0]
 8013f74:	07d2      	lsls	r2, r2, #31
 8013f76:	d501      	bpl.n	8013f7c <_printf_float+0x154>
 8013f78:	3301      	adds	r3, #1
 8013f7a:	6123      	str	r3, [r4, #16]
 8013f7c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d0a2      	beq.n	8013eca <_printf_float+0xa2>
 8013f84:	232d      	movs	r3, #45	@ 0x2d
 8013f86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013f8a:	e79e      	b.n	8013eca <_printf_float+0xa2>
 8013f8c:	9a06      	ldr	r2, [sp, #24]
 8013f8e:	2a47      	cmp	r2, #71	@ 0x47
 8013f90:	d1c2      	bne.n	8013f18 <_printf_float+0xf0>
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	d1c0      	bne.n	8013f18 <_printf_float+0xf0>
 8013f96:	2301      	movs	r3, #1
 8013f98:	e7bd      	b.n	8013f16 <_printf_float+0xee>
 8013f9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013f9e:	d9db      	bls.n	8013f58 <_printf_float+0x130>
 8013fa0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8013fa4:	d118      	bne.n	8013fd8 <_printf_float+0x1b0>
 8013fa6:	2900      	cmp	r1, #0
 8013fa8:	6863      	ldr	r3, [r4, #4]
 8013faa:	dd0b      	ble.n	8013fc4 <_printf_float+0x19c>
 8013fac:	6121      	str	r1, [r4, #16]
 8013fae:	b913      	cbnz	r3, 8013fb6 <_printf_float+0x18e>
 8013fb0:	6822      	ldr	r2, [r4, #0]
 8013fb2:	07d0      	lsls	r0, r2, #31
 8013fb4:	d502      	bpl.n	8013fbc <_printf_float+0x194>
 8013fb6:	3301      	adds	r3, #1
 8013fb8:	440b      	add	r3, r1
 8013fba:	6123      	str	r3, [r4, #16]
 8013fbc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013fbe:	f04f 0900 	mov.w	r9, #0
 8013fc2:	e7db      	b.n	8013f7c <_printf_float+0x154>
 8013fc4:	b913      	cbnz	r3, 8013fcc <_printf_float+0x1a4>
 8013fc6:	6822      	ldr	r2, [r4, #0]
 8013fc8:	07d2      	lsls	r2, r2, #31
 8013fca:	d501      	bpl.n	8013fd0 <_printf_float+0x1a8>
 8013fcc:	3302      	adds	r3, #2
 8013fce:	e7f4      	b.n	8013fba <_printf_float+0x192>
 8013fd0:	2301      	movs	r3, #1
 8013fd2:	e7f2      	b.n	8013fba <_printf_float+0x192>
 8013fd4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8013fd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013fda:	4299      	cmp	r1, r3
 8013fdc:	db05      	blt.n	8013fea <_printf_float+0x1c2>
 8013fde:	6823      	ldr	r3, [r4, #0]
 8013fe0:	6121      	str	r1, [r4, #16]
 8013fe2:	07d8      	lsls	r0, r3, #31
 8013fe4:	d5ea      	bpl.n	8013fbc <_printf_float+0x194>
 8013fe6:	1c4b      	adds	r3, r1, #1
 8013fe8:	e7e7      	b.n	8013fba <_printf_float+0x192>
 8013fea:	2900      	cmp	r1, #0
 8013fec:	bfd4      	ite	le
 8013fee:	f1c1 0202 	rsble	r2, r1, #2
 8013ff2:	2201      	movgt	r2, #1
 8013ff4:	4413      	add	r3, r2
 8013ff6:	e7e0      	b.n	8013fba <_printf_float+0x192>
 8013ff8:	6823      	ldr	r3, [r4, #0]
 8013ffa:	055a      	lsls	r2, r3, #21
 8013ffc:	d407      	bmi.n	801400e <_printf_float+0x1e6>
 8013ffe:	6923      	ldr	r3, [r4, #16]
 8014000:	4642      	mov	r2, r8
 8014002:	4631      	mov	r1, r6
 8014004:	4628      	mov	r0, r5
 8014006:	47b8      	blx	r7
 8014008:	3001      	adds	r0, #1
 801400a:	d12b      	bne.n	8014064 <_printf_float+0x23c>
 801400c:	e767      	b.n	8013ede <_printf_float+0xb6>
 801400e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014012:	f240 80dd 	bls.w	80141d0 <_printf_float+0x3a8>
 8014016:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801401a:	2200      	movs	r2, #0
 801401c:	2300      	movs	r3, #0
 801401e:	f7ec fd73 	bl	8000b08 <__aeabi_dcmpeq>
 8014022:	2800      	cmp	r0, #0
 8014024:	d033      	beq.n	801408e <_printf_float+0x266>
 8014026:	4a37      	ldr	r2, [pc, #220]	@ (8014104 <_printf_float+0x2dc>)
 8014028:	2301      	movs	r3, #1
 801402a:	4631      	mov	r1, r6
 801402c:	4628      	mov	r0, r5
 801402e:	47b8      	blx	r7
 8014030:	3001      	adds	r0, #1
 8014032:	f43f af54 	beq.w	8013ede <_printf_float+0xb6>
 8014036:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801403a:	4543      	cmp	r3, r8
 801403c:	db02      	blt.n	8014044 <_printf_float+0x21c>
 801403e:	6823      	ldr	r3, [r4, #0]
 8014040:	07d8      	lsls	r0, r3, #31
 8014042:	d50f      	bpl.n	8014064 <_printf_float+0x23c>
 8014044:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014048:	4631      	mov	r1, r6
 801404a:	4628      	mov	r0, r5
 801404c:	47b8      	blx	r7
 801404e:	3001      	adds	r0, #1
 8014050:	f43f af45 	beq.w	8013ede <_printf_float+0xb6>
 8014054:	f04f 0900 	mov.w	r9, #0
 8014058:	f108 38ff 	add.w	r8, r8, #4294967295
 801405c:	f104 0a1a 	add.w	sl, r4, #26
 8014060:	45c8      	cmp	r8, r9
 8014062:	dc09      	bgt.n	8014078 <_printf_float+0x250>
 8014064:	6823      	ldr	r3, [r4, #0]
 8014066:	079b      	lsls	r3, r3, #30
 8014068:	f100 8103 	bmi.w	8014272 <_printf_float+0x44a>
 801406c:	68e0      	ldr	r0, [r4, #12]
 801406e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014070:	4298      	cmp	r0, r3
 8014072:	bfb8      	it	lt
 8014074:	4618      	movlt	r0, r3
 8014076:	e734      	b.n	8013ee2 <_printf_float+0xba>
 8014078:	2301      	movs	r3, #1
 801407a:	4652      	mov	r2, sl
 801407c:	4631      	mov	r1, r6
 801407e:	4628      	mov	r0, r5
 8014080:	47b8      	blx	r7
 8014082:	3001      	adds	r0, #1
 8014084:	f43f af2b 	beq.w	8013ede <_printf_float+0xb6>
 8014088:	f109 0901 	add.w	r9, r9, #1
 801408c:	e7e8      	b.n	8014060 <_printf_float+0x238>
 801408e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014090:	2b00      	cmp	r3, #0
 8014092:	dc39      	bgt.n	8014108 <_printf_float+0x2e0>
 8014094:	4a1b      	ldr	r2, [pc, #108]	@ (8014104 <_printf_float+0x2dc>)
 8014096:	2301      	movs	r3, #1
 8014098:	4631      	mov	r1, r6
 801409a:	4628      	mov	r0, r5
 801409c:	47b8      	blx	r7
 801409e:	3001      	adds	r0, #1
 80140a0:	f43f af1d 	beq.w	8013ede <_printf_float+0xb6>
 80140a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80140a8:	ea59 0303 	orrs.w	r3, r9, r3
 80140ac:	d102      	bne.n	80140b4 <_printf_float+0x28c>
 80140ae:	6823      	ldr	r3, [r4, #0]
 80140b0:	07d9      	lsls	r1, r3, #31
 80140b2:	d5d7      	bpl.n	8014064 <_printf_float+0x23c>
 80140b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80140b8:	4631      	mov	r1, r6
 80140ba:	4628      	mov	r0, r5
 80140bc:	47b8      	blx	r7
 80140be:	3001      	adds	r0, #1
 80140c0:	f43f af0d 	beq.w	8013ede <_printf_float+0xb6>
 80140c4:	f04f 0a00 	mov.w	sl, #0
 80140c8:	f104 0b1a 	add.w	fp, r4, #26
 80140cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80140ce:	425b      	negs	r3, r3
 80140d0:	4553      	cmp	r3, sl
 80140d2:	dc01      	bgt.n	80140d8 <_printf_float+0x2b0>
 80140d4:	464b      	mov	r3, r9
 80140d6:	e793      	b.n	8014000 <_printf_float+0x1d8>
 80140d8:	2301      	movs	r3, #1
 80140da:	465a      	mov	r2, fp
 80140dc:	4631      	mov	r1, r6
 80140de:	4628      	mov	r0, r5
 80140e0:	47b8      	blx	r7
 80140e2:	3001      	adds	r0, #1
 80140e4:	f43f aefb 	beq.w	8013ede <_printf_float+0xb6>
 80140e8:	f10a 0a01 	add.w	sl, sl, #1
 80140ec:	e7ee      	b.n	80140cc <_printf_float+0x2a4>
 80140ee:	bf00      	nop
 80140f0:	7fefffff 	.word	0x7fefffff
 80140f4:	08039e9a 	.word	0x08039e9a
 80140f8:	08039e9e 	.word	0x08039e9e
 80140fc:	08039ea2 	.word	0x08039ea2
 8014100:	08039ea6 	.word	0x08039ea6
 8014104:	08039eaa 	.word	0x08039eaa
 8014108:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801410a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801410e:	4553      	cmp	r3, sl
 8014110:	bfa8      	it	ge
 8014112:	4653      	movge	r3, sl
 8014114:	2b00      	cmp	r3, #0
 8014116:	4699      	mov	r9, r3
 8014118:	dc36      	bgt.n	8014188 <_printf_float+0x360>
 801411a:	f04f 0b00 	mov.w	fp, #0
 801411e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014122:	f104 021a 	add.w	r2, r4, #26
 8014126:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014128:	9306      	str	r3, [sp, #24]
 801412a:	eba3 0309 	sub.w	r3, r3, r9
 801412e:	455b      	cmp	r3, fp
 8014130:	dc31      	bgt.n	8014196 <_printf_float+0x36e>
 8014132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014134:	459a      	cmp	sl, r3
 8014136:	dc3a      	bgt.n	80141ae <_printf_float+0x386>
 8014138:	6823      	ldr	r3, [r4, #0]
 801413a:	07da      	lsls	r2, r3, #31
 801413c:	d437      	bmi.n	80141ae <_printf_float+0x386>
 801413e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014140:	ebaa 0903 	sub.w	r9, sl, r3
 8014144:	9b06      	ldr	r3, [sp, #24]
 8014146:	ebaa 0303 	sub.w	r3, sl, r3
 801414a:	4599      	cmp	r9, r3
 801414c:	bfa8      	it	ge
 801414e:	4699      	movge	r9, r3
 8014150:	f1b9 0f00 	cmp.w	r9, #0
 8014154:	dc33      	bgt.n	80141be <_printf_float+0x396>
 8014156:	f04f 0800 	mov.w	r8, #0
 801415a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801415e:	f104 0b1a 	add.w	fp, r4, #26
 8014162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014164:	ebaa 0303 	sub.w	r3, sl, r3
 8014168:	eba3 0309 	sub.w	r3, r3, r9
 801416c:	4543      	cmp	r3, r8
 801416e:	f77f af79 	ble.w	8014064 <_printf_float+0x23c>
 8014172:	2301      	movs	r3, #1
 8014174:	465a      	mov	r2, fp
 8014176:	4631      	mov	r1, r6
 8014178:	4628      	mov	r0, r5
 801417a:	47b8      	blx	r7
 801417c:	3001      	adds	r0, #1
 801417e:	f43f aeae 	beq.w	8013ede <_printf_float+0xb6>
 8014182:	f108 0801 	add.w	r8, r8, #1
 8014186:	e7ec      	b.n	8014162 <_printf_float+0x33a>
 8014188:	4642      	mov	r2, r8
 801418a:	4631      	mov	r1, r6
 801418c:	4628      	mov	r0, r5
 801418e:	47b8      	blx	r7
 8014190:	3001      	adds	r0, #1
 8014192:	d1c2      	bne.n	801411a <_printf_float+0x2f2>
 8014194:	e6a3      	b.n	8013ede <_printf_float+0xb6>
 8014196:	2301      	movs	r3, #1
 8014198:	4631      	mov	r1, r6
 801419a:	4628      	mov	r0, r5
 801419c:	9206      	str	r2, [sp, #24]
 801419e:	47b8      	blx	r7
 80141a0:	3001      	adds	r0, #1
 80141a2:	f43f ae9c 	beq.w	8013ede <_printf_float+0xb6>
 80141a6:	9a06      	ldr	r2, [sp, #24]
 80141a8:	f10b 0b01 	add.w	fp, fp, #1
 80141ac:	e7bb      	b.n	8014126 <_printf_float+0x2fe>
 80141ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80141b2:	4631      	mov	r1, r6
 80141b4:	4628      	mov	r0, r5
 80141b6:	47b8      	blx	r7
 80141b8:	3001      	adds	r0, #1
 80141ba:	d1c0      	bne.n	801413e <_printf_float+0x316>
 80141bc:	e68f      	b.n	8013ede <_printf_float+0xb6>
 80141be:	9a06      	ldr	r2, [sp, #24]
 80141c0:	464b      	mov	r3, r9
 80141c2:	4442      	add	r2, r8
 80141c4:	4631      	mov	r1, r6
 80141c6:	4628      	mov	r0, r5
 80141c8:	47b8      	blx	r7
 80141ca:	3001      	adds	r0, #1
 80141cc:	d1c3      	bne.n	8014156 <_printf_float+0x32e>
 80141ce:	e686      	b.n	8013ede <_printf_float+0xb6>
 80141d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80141d4:	f1ba 0f01 	cmp.w	sl, #1
 80141d8:	dc01      	bgt.n	80141de <_printf_float+0x3b6>
 80141da:	07db      	lsls	r3, r3, #31
 80141dc:	d536      	bpl.n	801424c <_printf_float+0x424>
 80141de:	2301      	movs	r3, #1
 80141e0:	4642      	mov	r2, r8
 80141e2:	4631      	mov	r1, r6
 80141e4:	4628      	mov	r0, r5
 80141e6:	47b8      	blx	r7
 80141e8:	3001      	adds	r0, #1
 80141ea:	f43f ae78 	beq.w	8013ede <_printf_float+0xb6>
 80141ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80141f2:	4631      	mov	r1, r6
 80141f4:	4628      	mov	r0, r5
 80141f6:	47b8      	blx	r7
 80141f8:	3001      	adds	r0, #1
 80141fa:	f43f ae70 	beq.w	8013ede <_printf_float+0xb6>
 80141fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8014202:	2200      	movs	r2, #0
 8014204:	2300      	movs	r3, #0
 8014206:	f10a 3aff 	add.w	sl, sl, #4294967295
 801420a:	f7ec fc7d 	bl	8000b08 <__aeabi_dcmpeq>
 801420e:	b9c0      	cbnz	r0, 8014242 <_printf_float+0x41a>
 8014210:	4653      	mov	r3, sl
 8014212:	f108 0201 	add.w	r2, r8, #1
 8014216:	4631      	mov	r1, r6
 8014218:	4628      	mov	r0, r5
 801421a:	47b8      	blx	r7
 801421c:	3001      	adds	r0, #1
 801421e:	d10c      	bne.n	801423a <_printf_float+0x412>
 8014220:	e65d      	b.n	8013ede <_printf_float+0xb6>
 8014222:	2301      	movs	r3, #1
 8014224:	465a      	mov	r2, fp
 8014226:	4631      	mov	r1, r6
 8014228:	4628      	mov	r0, r5
 801422a:	47b8      	blx	r7
 801422c:	3001      	adds	r0, #1
 801422e:	f43f ae56 	beq.w	8013ede <_printf_float+0xb6>
 8014232:	f108 0801 	add.w	r8, r8, #1
 8014236:	45d0      	cmp	r8, sl
 8014238:	dbf3      	blt.n	8014222 <_printf_float+0x3fa>
 801423a:	464b      	mov	r3, r9
 801423c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014240:	e6df      	b.n	8014002 <_printf_float+0x1da>
 8014242:	f04f 0800 	mov.w	r8, #0
 8014246:	f104 0b1a 	add.w	fp, r4, #26
 801424a:	e7f4      	b.n	8014236 <_printf_float+0x40e>
 801424c:	2301      	movs	r3, #1
 801424e:	4642      	mov	r2, r8
 8014250:	e7e1      	b.n	8014216 <_printf_float+0x3ee>
 8014252:	2301      	movs	r3, #1
 8014254:	464a      	mov	r2, r9
 8014256:	4631      	mov	r1, r6
 8014258:	4628      	mov	r0, r5
 801425a:	47b8      	blx	r7
 801425c:	3001      	adds	r0, #1
 801425e:	f43f ae3e 	beq.w	8013ede <_printf_float+0xb6>
 8014262:	f108 0801 	add.w	r8, r8, #1
 8014266:	68e3      	ldr	r3, [r4, #12]
 8014268:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801426a:	1a5b      	subs	r3, r3, r1
 801426c:	4543      	cmp	r3, r8
 801426e:	dcf0      	bgt.n	8014252 <_printf_float+0x42a>
 8014270:	e6fc      	b.n	801406c <_printf_float+0x244>
 8014272:	f04f 0800 	mov.w	r8, #0
 8014276:	f104 0919 	add.w	r9, r4, #25
 801427a:	e7f4      	b.n	8014266 <_printf_float+0x43e>

0801427c <_printf_common>:
 801427c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014280:	4616      	mov	r6, r2
 8014282:	4698      	mov	r8, r3
 8014284:	688a      	ldr	r2, [r1, #8]
 8014286:	690b      	ldr	r3, [r1, #16]
 8014288:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801428c:	4293      	cmp	r3, r2
 801428e:	bfb8      	it	lt
 8014290:	4613      	movlt	r3, r2
 8014292:	6033      	str	r3, [r6, #0]
 8014294:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014298:	4607      	mov	r7, r0
 801429a:	460c      	mov	r4, r1
 801429c:	b10a      	cbz	r2, 80142a2 <_printf_common+0x26>
 801429e:	3301      	adds	r3, #1
 80142a0:	6033      	str	r3, [r6, #0]
 80142a2:	6823      	ldr	r3, [r4, #0]
 80142a4:	0699      	lsls	r1, r3, #26
 80142a6:	bf42      	ittt	mi
 80142a8:	6833      	ldrmi	r3, [r6, #0]
 80142aa:	3302      	addmi	r3, #2
 80142ac:	6033      	strmi	r3, [r6, #0]
 80142ae:	6825      	ldr	r5, [r4, #0]
 80142b0:	f015 0506 	ands.w	r5, r5, #6
 80142b4:	d106      	bne.n	80142c4 <_printf_common+0x48>
 80142b6:	f104 0a19 	add.w	sl, r4, #25
 80142ba:	68e3      	ldr	r3, [r4, #12]
 80142bc:	6832      	ldr	r2, [r6, #0]
 80142be:	1a9b      	subs	r3, r3, r2
 80142c0:	42ab      	cmp	r3, r5
 80142c2:	dc26      	bgt.n	8014312 <_printf_common+0x96>
 80142c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80142c8:	6822      	ldr	r2, [r4, #0]
 80142ca:	3b00      	subs	r3, #0
 80142cc:	bf18      	it	ne
 80142ce:	2301      	movne	r3, #1
 80142d0:	0692      	lsls	r2, r2, #26
 80142d2:	d42b      	bmi.n	801432c <_printf_common+0xb0>
 80142d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80142d8:	4641      	mov	r1, r8
 80142da:	4638      	mov	r0, r7
 80142dc:	47c8      	blx	r9
 80142de:	3001      	adds	r0, #1
 80142e0:	d01e      	beq.n	8014320 <_printf_common+0xa4>
 80142e2:	6823      	ldr	r3, [r4, #0]
 80142e4:	6922      	ldr	r2, [r4, #16]
 80142e6:	f003 0306 	and.w	r3, r3, #6
 80142ea:	2b04      	cmp	r3, #4
 80142ec:	bf02      	ittt	eq
 80142ee:	68e5      	ldreq	r5, [r4, #12]
 80142f0:	6833      	ldreq	r3, [r6, #0]
 80142f2:	1aed      	subeq	r5, r5, r3
 80142f4:	68a3      	ldr	r3, [r4, #8]
 80142f6:	bf0c      	ite	eq
 80142f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80142fc:	2500      	movne	r5, #0
 80142fe:	4293      	cmp	r3, r2
 8014300:	bfc4      	itt	gt
 8014302:	1a9b      	subgt	r3, r3, r2
 8014304:	18ed      	addgt	r5, r5, r3
 8014306:	2600      	movs	r6, #0
 8014308:	341a      	adds	r4, #26
 801430a:	42b5      	cmp	r5, r6
 801430c:	d11a      	bne.n	8014344 <_printf_common+0xc8>
 801430e:	2000      	movs	r0, #0
 8014310:	e008      	b.n	8014324 <_printf_common+0xa8>
 8014312:	2301      	movs	r3, #1
 8014314:	4652      	mov	r2, sl
 8014316:	4641      	mov	r1, r8
 8014318:	4638      	mov	r0, r7
 801431a:	47c8      	blx	r9
 801431c:	3001      	adds	r0, #1
 801431e:	d103      	bne.n	8014328 <_printf_common+0xac>
 8014320:	f04f 30ff 	mov.w	r0, #4294967295
 8014324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014328:	3501      	adds	r5, #1
 801432a:	e7c6      	b.n	80142ba <_printf_common+0x3e>
 801432c:	18e1      	adds	r1, r4, r3
 801432e:	1c5a      	adds	r2, r3, #1
 8014330:	2030      	movs	r0, #48	@ 0x30
 8014332:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014336:	4422      	add	r2, r4
 8014338:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801433c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014340:	3302      	adds	r3, #2
 8014342:	e7c7      	b.n	80142d4 <_printf_common+0x58>
 8014344:	2301      	movs	r3, #1
 8014346:	4622      	mov	r2, r4
 8014348:	4641      	mov	r1, r8
 801434a:	4638      	mov	r0, r7
 801434c:	47c8      	blx	r9
 801434e:	3001      	adds	r0, #1
 8014350:	d0e6      	beq.n	8014320 <_printf_common+0xa4>
 8014352:	3601      	adds	r6, #1
 8014354:	e7d9      	b.n	801430a <_printf_common+0x8e>
	...

08014358 <_printf_i>:
 8014358:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801435c:	7e0f      	ldrb	r7, [r1, #24]
 801435e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014360:	2f78      	cmp	r7, #120	@ 0x78
 8014362:	4691      	mov	r9, r2
 8014364:	4680      	mov	r8, r0
 8014366:	460c      	mov	r4, r1
 8014368:	469a      	mov	sl, r3
 801436a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801436e:	d807      	bhi.n	8014380 <_printf_i+0x28>
 8014370:	2f62      	cmp	r7, #98	@ 0x62
 8014372:	d80a      	bhi.n	801438a <_printf_i+0x32>
 8014374:	2f00      	cmp	r7, #0
 8014376:	f000 80d2 	beq.w	801451e <_printf_i+0x1c6>
 801437a:	2f58      	cmp	r7, #88	@ 0x58
 801437c:	f000 80b9 	beq.w	80144f2 <_printf_i+0x19a>
 8014380:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014384:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014388:	e03a      	b.n	8014400 <_printf_i+0xa8>
 801438a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801438e:	2b15      	cmp	r3, #21
 8014390:	d8f6      	bhi.n	8014380 <_printf_i+0x28>
 8014392:	a101      	add	r1, pc, #4	@ (adr r1, 8014398 <_printf_i+0x40>)
 8014394:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014398:	080143f1 	.word	0x080143f1
 801439c:	08014405 	.word	0x08014405
 80143a0:	08014381 	.word	0x08014381
 80143a4:	08014381 	.word	0x08014381
 80143a8:	08014381 	.word	0x08014381
 80143ac:	08014381 	.word	0x08014381
 80143b0:	08014405 	.word	0x08014405
 80143b4:	08014381 	.word	0x08014381
 80143b8:	08014381 	.word	0x08014381
 80143bc:	08014381 	.word	0x08014381
 80143c0:	08014381 	.word	0x08014381
 80143c4:	08014505 	.word	0x08014505
 80143c8:	0801442f 	.word	0x0801442f
 80143cc:	080144bf 	.word	0x080144bf
 80143d0:	08014381 	.word	0x08014381
 80143d4:	08014381 	.word	0x08014381
 80143d8:	08014527 	.word	0x08014527
 80143dc:	08014381 	.word	0x08014381
 80143e0:	0801442f 	.word	0x0801442f
 80143e4:	08014381 	.word	0x08014381
 80143e8:	08014381 	.word	0x08014381
 80143ec:	080144c7 	.word	0x080144c7
 80143f0:	6833      	ldr	r3, [r6, #0]
 80143f2:	1d1a      	adds	r2, r3, #4
 80143f4:	681b      	ldr	r3, [r3, #0]
 80143f6:	6032      	str	r2, [r6, #0]
 80143f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80143fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014400:	2301      	movs	r3, #1
 8014402:	e09d      	b.n	8014540 <_printf_i+0x1e8>
 8014404:	6833      	ldr	r3, [r6, #0]
 8014406:	6820      	ldr	r0, [r4, #0]
 8014408:	1d19      	adds	r1, r3, #4
 801440a:	6031      	str	r1, [r6, #0]
 801440c:	0606      	lsls	r6, r0, #24
 801440e:	d501      	bpl.n	8014414 <_printf_i+0xbc>
 8014410:	681d      	ldr	r5, [r3, #0]
 8014412:	e003      	b.n	801441c <_printf_i+0xc4>
 8014414:	0645      	lsls	r5, r0, #25
 8014416:	d5fb      	bpl.n	8014410 <_printf_i+0xb8>
 8014418:	f9b3 5000 	ldrsh.w	r5, [r3]
 801441c:	2d00      	cmp	r5, #0
 801441e:	da03      	bge.n	8014428 <_printf_i+0xd0>
 8014420:	232d      	movs	r3, #45	@ 0x2d
 8014422:	426d      	negs	r5, r5
 8014424:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014428:	4859      	ldr	r0, [pc, #356]	@ (8014590 <_printf_i+0x238>)
 801442a:	230a      	movs	r3, #10
 801442c:	e011      	b.n	8014452 <_printf_i+0xfa>
 801442e:	6821      	ldr	r1, [r4, #0]
 8014430:	6833      	ldr	r3, [r6, #0]
 8014432:	0608      	lsls	r0, r1, #24
 8014434:	f853 5b04 	ldr.w	r5, [r3], #4
 8014438:	d402      	bmi.n	8014440 <_printf_i+0xe8>
 801443a:	0649      	lsls	r1, r1, #25
 801443c:	bf48      	it	mi
 801443e:	b2ad      	uxthmi	r5, r5
 8014440:	2f6f      	cmp	r7, #111	@ 0x6f
 8014442:	4853      	ldr	r0, [pc, #332]	@ (8014590 <_printf_i+0x238>)
 8014444:	6033      	str	r3, [r6, #0]
 8014446:	bf14      	ite	ne
 8014448:	230a      	movne	r3, #10
 801444a:	2308      	moveq	r3, #8
 801444c:	2100      	movs	r1, #0
 801444e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014452:	6866      	ldr	r6, [r4, #4]
 8014454:	60a6      	str	r6, [r4, #8]
 8014456:	2e00      	cmp	r6, #0
 8014458:	bfa2      	ittt	ge
 801445a:	6821      	ldrge	r1, [r4, #0]
 801445c:	f021 0104 	bicge.w	r1, r1, #4
 8014460:	6021      	strge	r1, [r4, #0]
 8014462:	b90d      	cbnz	r5, 8014468 <_printf_i+0x110>
 8014464:	2e00      	cmp	r6, #0
 8014466:	d04b      	beq.n	8014500 <_printf_i+0x1a8>
 8014468:	4616      	mov	r6, r2
 801446a:	fbb5 f1f3 	udiv	r1, r5, r3
 801446e:	fb03 5711 	mls	r7, r3, r1, r5
 8014472:	5dc7      	ldrb	r7, [r0, r7]
 8014474:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014478:	462f      	mov	r7, r5
 801447a:	42bb      	cmp	r3, r7
 801447c:	460d      	mov	r5, r1
 801447e:	d9f4      	bls.n	801446a <_printf_i+0x112>
 8014480:	2b08      	cmp	r3, #8
 8014482:	d10b      	bne.n	801449c <_printf_i+0x144>
 8014484:	6823      	ldr	r3, [r4, #0]
 8014486:	07df      	lsls	r7, r3, #31
 8014488:	d508      	bpl.n	801449c <_printf_i+0x144>
 801448a:	6923      	ldr	r3, [r4, #16]
 801448c:	6861      	ldr	r1, [r4, #4]
 801448e:	4299      	cmp	r1, r3
 8014490:	bfde      	ittt	le
 8014492:	2330      	movle	r3, #48	@ 0x30
 8014494:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014498:	f106 36ff 	addle.w	r6, r6, #4294967295
 801449c:	1b92      	subs	r2, r2, r6
 801449e:	6122      	str	r2, [r4, #16]
 80144a0:	f8cd a000 	str.w	sl, [sp]
 80144a4:	464b      	mov	r3, r9
 80144a6:	aa03      	add	r2, sp, #12
 80144a8:	4621      	mov	r1, r4
 80144aa:	4640      	mov	r0, r8
 80144ac:	f7ff fee6 	bl	801427c <_printf_common>
 80144b0:	3001      	adds	r0, #1
 80144b2:	d14a      	bne.n	801454a <_printf_i+0x1f2>
 80144b4:	f04f 30ff 	mov.w	r0, #4294967295
 80144b8:	b004      	add	sp, #16
 80144ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80144be:	6823      	ldr	r3, [r4, #0]
 80144c0:	f043 0320 	orr.w	r3, r3, #32
 80144c4:	6023      	str	r3, [r4, #0]
 80144c6:	4833      	ldr	r0, [pc, #204]	@ (8014594 <_printf_i+0x23c>)
 80144c8:	2778      	movs	r7, #120	@ 0x78
 80144ca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80144ce:	6823      	ldr	r3, [r4, #0]
 80144d0:	6831      	ldr	r1, [r6, #0]
 80144d2:	061f      	lsls	r7, r3, #24
 80144d4:	f851 5b04 	ldr.w	r5, [r1], #4
 80144d8:	d402      	bmi.n	80144e0 <_printf_i+0x188>
 80144da:	065f      	lsls	r7, r3, #25
 80144dc:	bf48      	it	mi
 80144de:	b2ad      	uxthmi	r5, r5
 80144e0:	6031      	str	r1, [r6, #0]
 80144e2:	07d9      	lsls	r1, r3, #31
 80144e4:	bf44      	itt	mi
 80144e6:	f043 0320 	orrmi.w	r3, r3, #32
 80144ea:	6023      	strmi	r3, [r4, #0]
 80144ec:	b11d      	cbz	r5, 80144f6 <_printf_i+0x19e>
 80144ee:	2310      	movs	r3, #16
 80144f0:	e7ac      	b.n	801444c <_printf_i+0xf4>
 80144f2:	4827      	ldr	r0, [pc, #156]	@ (8014590 <_printf_i+0x238>)
 80144f4:	e7e9      	b.n	80144ca <_printf_i+0x172>
 80144f6:	6823      	ldr	r3, [r4, #0]
 80144f8:	f023 0320 	bic.w	r3, r3, #32
 80144fc:	6023      	str	r3, [r4, #0]
 80144fe:	e7f6      	b.n	80144ee <_printf_i+0x196>
 8014500:	4616      	mov	r6, r2
 8014502:	e7bd      	b.n	8014480 <_printf_i+0x128>
 8014504:	6833      	ldr	r3, [r6, #0]
 8014506:	6825      	ldr	r5, [r4, #0]
 8014508:	6961      	ldr	r1, [r4, #20]
 801450a:	1d18      	adds	r0, r3, #4
 801450c:	6030      	str	r0, [r6, #0]
 801450e:	062e      	lsls	r6, r5, #24
 8014510:	681b      	ldr	r3, [r3, #0]
 8014512:	d501      	bpl.n	8014518 <_printf_i+0x1c0>
 8014514:	6019      	str	r1, [r3, #0]
 8014516:	e002      	b.n	801451e <_printf_i+0x1c6>
 8014518:	0668      	lsls	r0, r5, #25
 801451a:	d5fb      	bpl.n	8014514 <_printf_i+0x1bc>
 801451c:	8019      	strh	r1, [r3, #0]
 801451e:	2300      	movs	r3, #0
 8014520:	6123      	str	r3, [r4, #16]
 8014522:	4616      	mov	r6, r2
 8014524:	e7bc      	b.n	80144a0 <_printf_i+0x148>
 8014526:	6833      	ldr	r3, [r6, #0]
 8014528:	1d1a      	adds	r2, r3, #4
 801452a:	6032      	str	r2, [r6, #0]
 801452c:	681e      	ldr	r6, [r3, #0]
 801452e:	6862      	ldr	r2, [r4, #4]
 8014530:	2100      	movs	r1, #0
 8014532:	4630      	mov	r0, r6
 8014534:	f7eb fe6c 	bl	8000210 <memchr>
 8014538:	b108      	cbz	r0, 801453e <_printf_i+0x1e6>
 801453a:	1b80      	subs	r0, r0, r6
 801453c:	6060      	str	r0, [r4, #4]
 801453e:	6863      	ldr	r3, [r4, #4]
 8014540:	6123      	str	r3, [r4, #16]
 8014542:	2300      	movs	r3, #0
 8014544:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014548:	e7aa      	b.n	80144a0 <_printf_i+0x148>
 801454a:	6923      	ldr	r3, [r4, #16]
 801454c:	4632      	mov	r2, r6
 801454e:	4649      	mov	r1, r9
 8014550:	4640      	mov	r0, r8
 8014552:	47d0      	blx	sl
 8014554:	3001      	adds	r0, #1
 8014556:	d0ad      	beq.n	80144b4 <_printf_i+0x15c>
 8014558:	6823      	ldr	r3, [r4, #0]
 801455a:	079b      	lsls	r3, r3, #30
 801455c:	d413      	bmi.n	8014586 <_printf_i+0x22e>
 801455e:	68e0      	ldr	r0, [r4, #12]
 8014560:	9b03      	ldr	r3, [sp, #12]
 8014562:	4298      	cmp	r0, r3
 8014564:	bfb8      	it	lt
 8014566:	4618      	movlt	r0, r3
 8014568:	e7a6      	b.n	80144b8 <_printf_i+0x160>
 801456a:	2301      	movs	r3, #1
 801456c:	4632      	mov	r2, r6
 801456e:	4649      	mov	r1, r9
 8014570:	4640      	mov	r0, r8
 8014572:	47d0      	blx	sl
 8014574:	3001      	adds	r0, #1
 8014576:	d09d      	beq.n	80144b4 <_printf_i+0x15c>
 8014578:	3501      	adds	r5, #1
 801457a:	68e3      	ldr	r3, [r4, #12]
 801457c:	9903      	ldr	r1, [sp, #12]
 801457e:	1a5b      	subs	r3, r3, r1
 8014580:	42ab      	cmp	r3, r5
 8014582:	dcf2      	bgt.n	801456a <_printf_i+0x212>
 8014584:	e7eb      	b.n	801455e <_printf_i+0x206>
 8014586:	2500      	movs	r5, #0
 8014588:	f104 0619 	add.w	r6, r4, #25
 801458c:	e7f5      	b.n	801457a <_printf_i+0x222>
 801458e:	bf00      	nop
 8014590:	08039eac 	.word	0x08039eac
 8014594:	08039ebd 	.word	0x08039ebd

08014598 <std>:
 8014598:	2300      	movs	r3, #0
 801459a:	b510      	push	{r4, lr}
 801459c:	4604      	mov	r4, r0
 801459e:	e9c0 3300 	strd	r3, r3, [r0]
 80145a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80145a6:	6083      	str	r3, [r0, #8]
 80145a8:	8181      	strh	r1, [r0, #12]
 80145aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80145ac:	81c2      	strh	r2, [r0, #14]
 80145ae:	6183      	str	r3, [r0, #24]
 80145b0:	4619      	mov	r1, r3
 80145b2:	2208      	movs	r2, #8
 80145b4:	305c      	adds	r0, #92	@ 0x5c
 80145b6:	f000 f99b 	bl	80148f0 <memset>
 80145ba:	4b0d      	ldr	r3, [pc, #52]	@ (80145f0 <std+0x58>)
 80145bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80145be:	4b0d      	ldr	r3, [pc, #52]	@ (80145f4 <std+0x5c>)
 80145c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80145c2:	4b0d      	ldr	r3, [pc, #52]	@ (80145f8 <std+0x60>)
 80145c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80145c6:	4b0d      	ldr	r3, [pc, #52]	@ (80145fc <std+0x64>)
 80145c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80145ca:	4b0d      	ldr	r3, [pc, #52]	@ (8014600 <std+0x68>)
 80145cc:	6224      	str	r4, [r4, #32]
 80145ce:	429c      	cmp	r4, r3
 80145d0:	d006      	beq.n	80145e0 <std+0x48>
 80145d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80145d6:	4294      	cmp	r4, r2
 80145d8:	d002      	beq.n	80145e0 <std+0x48>
 80145da:	33d0      	adds	r3, #208	@ 0xd0
 80145dc:	429c      	cmp	r4, r3
 80145de:	d105      	bne.n	80145ec <std+0x54>
 80145e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80145e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80145e8:	f000 ba54 	b.w	8014a94 <__retarget_lock_init_recursive>
 80145ec:	bd10      	pop	{r4, pc}
 80145ee:	bf00      	nop
 80145f0:	08014741 	.word	0x08014741
 80145f4:	08014763 	.word	0x08014763
 80145f8:	0801479b 	.word	0x0801479b
 80145fc:	080147bf 	.word	0x080147bf
 8014600:	2000bf84 	.word	0x2000bf84

08014604 <stdio_exit_handler>:
 8014604:	4a02      	ldr	r2, [pc, #8]	@ (8014610 <stdio_exit_handler+0xc>)
 8014606:	4903      	ldr	r1, [pc, #12]	@ (8014614 <stdio_exit_handler+0x10>)
 8014608:	4803      	ldr	r0, [pc, #12]	@ (8014618 <stdio_exit_handler+0x14>)
 801460a:	f000 b869 	b.w	80146e0 <_fwalk_sglue>
 801460e:	bf00      	nop
 8014610:	2000009c 	.word	0x2000009c
 8014614:	080163e1 	.word	0x080163e1
 8014618:	200000ac 	.word	0x200000ac

0801461c <cleanup_stdio>:
 801461c:	6841      	ldr	r1, [r0, #4]
 801461e:	4b0c      	ldr	r3, [pc, #48]	@ (8014650 <cleanup_stdio+0x34>)
 8014620:	4299      	cmp	r1, r3
 8014622:	b510      	push	{r4, lr}
 8014624:	4604      	mov	r4, r0
 8014626:	d001      	beq.n	801462c <cleanup_stdio+0x10>
 8014628:	f001 feda 	bl	80163e0 <_fflush_r>
 801462c:	68a1      	ldr	r1, [r4, #8]
 801462e:	4b09      	ldr	r3, [pc, #36]	@ (8014654 <cleanup_stdio+0x38>)
 8014630:	4299      	cmp	r1, r3
 8014632:	d002      	beq.n	801463a <cleanup_stdio+0x1e>
 8014634:	4620      	mov	r0, r4
 8014636:	f001 fed3 	bl	80163e0 <_fflush_r>
 801463a:	68e1      	ldr	r1, [r4, #12]
 801463c:	4b06      	ldr	r3, [pc, #24]	@ (8014658 <cleanup_stdio+0x3c>)
 801463e:	4299      	cmp	r1, r3
 8014640:	d004      	beq.n	801464c <cleanup_stdio+0x30>
 8014642:	4620      	mov	r0, r4
 8014644:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014648:	f001 beca 	b.w	80163e0 <_fflush_r>
 801464c:	bd10      	pop	{r4, pc}
 801464e:	bf00      	nop
 8014650:	2000bf84 	.word	0x2000bf84
 8014654:	2000bfec 	.word	0x2000bfec
 8014658:	2000c054 	.word	0x2000c054

0801465c <global_stdio_init.part.0>:
 801465c:	b510      	push	{r4, lr}
 801465e:	4b0b      	ldr	r3, [pc, #44]	@ (801468c <global_stdio_init.part.0+0x30>)
 8014660:	4c0b      	ldr	r4, [pc, #44]	@ (8014690 <global_stdio_init.part.0+0x34>)
 8014662:	4a0c      	ldr	r2, [pc, #48]	@ (8014694 <global_stdio_init.part.0+0x38>)
 8014664:	601a      	str	r2, [r3, #0]
 8014666:	4620      	mov	r0, r4
 8014668:	2200      	movs	r2, #0
 801466a:	2104      	movs	r1, #4
 801466c:	f7ff ff94 	bl	8014598 <std>
 8014670:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014674:	2201      	movs	r2, #1
 8014676:	2109      	movs	r1, #9
 8014678:	f7ff ff8e 	bl	8014598 <std>
 801467c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014680:	2202      	movs	r2, #2
 8014682:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014686:	2112      	movs	r1, #18
 8014688:	f7ff bf86 	b.w	8014598 <std>
 801468c:	2000c0bc 	.word	0x2000c0bc
 8014690:	2000bf84 	.word	0x2000bf84
 8014694:	08014605 	.word	0x08014605

08014698 <__sfp_lock_acquire>:
 8014698:	4801      	ldr	r0, [pc, #4]	@ (80146a0 <__sfp_lock_acquire+0x8>)
 801469a:	f000 b9fc 	b.w	8014a96 <__retarget_lock_acquire_recursive>
 801469e:	bf00      	nop
 80146a0:	2000c0c5 	.word	0x2000c0c5

080146a4 <__sfp_lock_release>:
 80146a4:	4801      	ldr	r0, [pc, #4]	@ (80146ac <__sfp_lock_release+0x8>)
 80146a6:	f000 b9f7 	b.w	8014a98 <__retarget_lock_release_recursive>
 80146aa:	bf00      	nop
 80146ac:	2000c0c5 	.word	0x2000c0c5

080146b0 <__sinit>:
 80146b0:	b510      	push	{r4, lr}
 80146b2:	4604      	mov	r4, r0
 80146b4:	f7ff fff0 	bl	8014698 <__sfp_lock_acquire>
 80146b8:	6a23      	ldr	r3, [r4, #32]
 80146ba:	b11b      	cbz	r3, 80146c4 <__sinit+0x14>
 80146bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80146c0:	f7ff bff0 	b.w	80146a4 <__sfp_lock_release>
 80146c4:	4b04      	ldr	r3, [pc, #16]	@ (80146d8 <__sinit+0x28>)
 80146c6:	6223      	str	r3, [r4, #32]
 80146c8:	4b04      	ldr	r3, [pc, #16]	@ (80146dc <__sinit+0x2c>)
 80146ca:	681b      	ldr	r3, [r3, #0]
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	d1f5      	bne.n	80146bc <__sinit+0xc>
 80146d0:	f7ff ffc4 	bl	801465c <global_stdio_init.part.0>
 80146d4:	e7f2      	b.n	80146bc <__sinit+0xc>
 80146d6:	bf00      	nop
 80146d8:	0801461d 	.word	0x0801461d
 80146dc:	2000c0bc 	.word	0x2000c0bc

080146e0 <_fwalk_sglue>:
 80146e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80146e4:	4607      	mov	r7, r0
 80146e6:	4688      	mov	r8, r1
 80146e8:	4614      	mov	r4, r2
 80146ea:	2600      	movs	r6, #0
 80146ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80146f0:	f1b9 0901 	subs.w	r9, r9, #1
 80146f4:	d505      	bpl.n	8014702 <_fwalk_sglue+0x22>
 80146f6:	6824      	ldr	r4, [r4, #0]
 80146f8:	2c00      	cmp	r4, #0
 80146fa:	d1f7      	bne.n	80146ec <_fwalk_sglue+0xc>
 80146fc:	4630      	mov	r0, r6
 80146fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014702:	89ab      	ldrh	r3, [r5, #12]
 8014704:	2b01      	cmp	r3, #1
 8014706:	d907      	bls.n	8014718 <_fwalk_sglue+0x38>
 8014708:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801470c:	3301      	adds	r3, #1
 801470e:	d003      	beq.n	8014718 <_fwalk_sglue+0x38>
 8014710:	4629      	mov	r1, r5
 8014712:	4638      	mov	r0, r7
 8014714:	47c0      	blx	r8
 8014716:	4306      	orrs	r6, r0
 8014718:	3568      	adds	r5, #104	@ 0x68
 801471a:	e7e9      	b.n	80146f0 <_fwalk_sglue+0x10>

0801471c <iprintf>:
 801471c:	b40f      	push	{r0, r1, r2, r3}
 801471e:	b507      	push	{r0, r1, r2, lr}
 8014720:	4906      	ldr	r1, [pc, #24]	@ (801473c <iprintf+0x20>)
 8014722:	ab04      	add	r3, sp, #16
 8014724:	6808      	ldr	r0, [r1, #0]
 8014726:	f853 2b04 	ldr.w	r2, [r3], #4
 801472a:	6881      	ldr	r1, [r0, #8]
 801472c:	9301      	str	r3, [sp, #4]
 801472e:	f001 fcbb 	bl	80160a8 <_vfiprintf_r>
 8014732:	b003      	add	sp, #12
 8014734:	f85d eb04 	ldr.w	lr, [sp], #4
 8014738:	b004      	add	sp, #16
 801473a:	4770      	bx	lr
 801473c:	200000a8 	.word	0x200000a8

08014740 <__sread>:
 8014740:	b510      	push	{r4, lr}
 8014742:	460c      	mov	r4, r1
 8014744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014748:	f000 f956 	bl	80149f8 <_read_r>
 801474c:	2800      	cmp	r0, #0
 801474e:	bfab      	itete	ge
 8014750:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014752:	89a3      	ldrhlt	r3, [r4, #12]
 8014754:	181b      	addge	r3, r3, r0
 8014756:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801475a:	bfac      	ite	ge
 801475c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801475e:	81a3      	strhlt	r3, [r4, #12]
 8014760:	bd10      	pop	{r4, pc}

08014762 <__swrite>:
 8014762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014766:	461f      	mov	r7, r3
 8014768:	898b      	ldrh	r3, [r1, #12]
 801476a:	05db      	lsls	r3, r3, #23
 801476c:	4605      	mov	r5, r0
 801476e:	460c      	mov	r4, r1
 8014770:	4616      	mov	r6, r2
 8014772:	d505      	bpl.n	8014780 <__swrite+0x1e>
 8014774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014778:	2302      	movs	r3, #2
 801477a:	2200      	movs	r2, #0
 801477c:	f000 f92a 	bl	80149d4 <_lseek_r>
 8014780:	89a3      	ldrh	r3, [r4, #12]
 8014782:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014786:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801478a:	81a3      	strh	r3, [r4, #12]
 801478c:	4632      	mov	r2, r6
 801478e:	463b      	mov	r3, r7
 8014790:	4628      	mov	r0, r5
 8014792:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014796:	f000 b941 	b.w	8014a1c <_write_r>

0801479a <__sseek>:
 801479a:	b510      	push	{r4, lr}
 801479c:	460c      	mov	r4, r1
 801479e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80147a2:	f000 f917 	bl	80149d4 <_lseek_r>
 80147a6:	1c43      	adds	r3, r0, #1
 80147a8:	89a3      	ldrh	r3, [r4, #12]
 80147aa:	bf15      	itete	ne
 80147ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80147ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80147b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80147b6:	81a3      	strheq	r3, [r4, #12]
 80147b8:	bf18      	it	ne
 80147ba:	81a3      	strhne	r3, [r4, #12]
 80147bc:	bd10      	pop	{r4, pc}

080147be <__sclose>:
 80147be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80147c2:	f000 b8a1 	b.w	8014908 <_close_r>

080147c6 <__swbuf_r>:
 80147c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147c8:	460e      	mov	r6, r1
 80147ca:	4614      	mov	r4, r2
 80147cc:	4605      	mov	r5, r0
 80147ce:	b118      	cbz	r0, 80147d8 <__swbuf_r+0x12>
 80147d0:	6a03      	ldr	r3, [r0, #32]
 80147d2:	b90b      	cbnz	r3, 80147d8 <__swbuf_r+0x12>
 80147d4:	f7ff ff6c 	bl	80146b0 <__sinit>
 80147d8:	69a3      	ldr	r3, [r4, #24]
 80147da:	60a3      	str	r3, [r4, #8]
 80147dc:	89a3      	ldrh	r3, [r4, #12]
 80147de:	071a      	lsls	r2, r3, #28
 80147e0:	d501      	bpl.n	80147e6 <__swbuf_r+0x20>
 80147e2:	6923      	ldr	r3, [r4, #16]
 80147e4:	b943      	cbnz	r3, 80147f8 <__swbuf_r+0x32>
 80147e6:	4621      	mov	r1, r4
 80147e8:	4628      	mov	r0, r5
 80147ea:	f000 f82b 	bl	8014844 <__swsetup_r>
 80147ee:	b118      	cbz	r0, 80147f8 <__swbuf_r+0x32>
 80147f0:	f04f 37ff 	mov.w	r7, #4294967295
 80147f4:	4638      	mov	r0, r7
 80147f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80147f8:	6823      	ldr	r3, [r4, #0]
 80147fa:	6922      	ldr	r2, [r4, #16]
 80147fc:	1a98      	subs	r0, r3, r2
 80147fe:	6963      	ldr	r3, [r4, #20]
 8014800:	b2f6      	uxtb	r6, r6
 8014802:	4283      	cmp	r3, r0
 8014804:	4637      	mov	r7, r6
 8014806:	dc05      	bgt.n	8014814 <__swbuf_r+0x4e>
 8014808:	4621      	mov	r1, r4
 801480a:	4628      	mov	r0, r5
 801480c:	f001 fde8 	bl	80163e0 <_fflush_r>
 8014810:	2800      	cmp	r0, #0
 8014812:	d1ed      	bne.n	80147f0 <__swbuf_r+0x2a>
 8014814:	68a3      	ldr	r3, [r4, #8]
 8014816:	3b01      	subs	r3, #1
 8014818:	60a3      	str	r3, [r4, #8]
 801481a:	6823      	ldr	r3, [r4, #0]
 801481c:	1c5a      	adds	r2, r3, #1
 801481e:	6022      	str	r2, [r4, #0]
 8014820:	701e      	strb	r6, [r3, #0]
 8014822:	6962      	ldr	r2, [r4, #20]
 8014824:	1c43      	adds	r3, r0, #1
 8014826:	429a      	cmp	r2, r3
 8014828:	d004      	beq.n	8014834 <__swbuf_r+0x6e>
 801482a:	89a3      	ldrh	r3, [r4, #12]
 801482c:	07db      	lsls	r3, r3, #31
 801482e:	d5e1      	bpl.n	80147f4 <__swbuf_r+0x2e>
 8014830:	2e0a      	cmp	r6, #10
 8014832:	d1df      	bne.n	80147f4 <__swbuf_r+0x2e>
 8014834:	4621      	mov	r1, r4
 8014836:	4628      	mov	r0, r5
 8014838:	f001 fdd2 	bl	80163e0 <_fflush_r>
 801483c:	2800      	cmp	r0, #0
 801483e:	d0d9      	beq.n	80147f4 <__swbuf_r+0x2e>
 8014840:	e7d6      	b.n	80147f0 <__swbuf_r+0x2a>
	...

08014844 <__swsetup_r>:
 8014844:	b538      	push	{r3, r4, r5, lr}
 8014846:	4b29      	ldr	r3, [pc, #164]	@ (80148ec <__swsetup_r+0xa8>)
 8014848:	4605      	mov	r5, r0
 801484a:	6818      	ldr	r0, [r3, #0]
 801484c:	460c      	mov	r4, r1
 801484e:	b118      	cbz	r0, 8014858 <__swsetup_r+0x14>
 8014850:	6a03      	ldr	r3, [r0, #32]
 8014852:	b90b      	cbnz	r3, 8014858 <__swsetup_r+0x14>
 8014854:	f7ff ff2c 	bl	80146b0 <__sinit>
 8014858:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801485c:	0719      	lsls	r1, r3, #28
 801485e:	d422      	bmi.n	80148a6 <__swsetup_r+0x62>
 8014860:	06da      	lsls	r2, r3, #27
 8014862:	d407      	bmi.n	8014874 <__swsetup_r+0x30>
 8014864:	2209      	movs	r2, #9
 8014866:	602a      	str	r2, [r5, #0]
 8014868:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801486c:	81a3      	strh	r3, [r4, #12]
 801486e:	f04f 30ff 	mov.w	r0, #4294967295
 8014872:	e033      	b.n	80148dc <__swsetup_r+0x98>
 8014874:	0758      	lsls	r0, r3, #29
 8014876:	d512      	bpl.n	801489e <__swsetup_r+0x5a>
 8014878:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801487a:	b141      	cbz	r1, 801488e <__swsetup_r+0x4a>
 801487c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014880:	4299      	cmp	r1, r3
 8014882:	d002      	beq.n	801488a <__swsetup_r+0x46>
 8014884:	4628      	mov	r0, r5
 8014886:	f000 ff63 	bl	8015750 <_free_r>
 801488a:	2300      	movs	r3, #0
 801488c:	6363      	str	r3, [r4, #52]	@ 0x34
 801488e:	89a3      	ldrh	r3, [r4, #12]
 8014890:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014894:	81a3      	strh	r3, [r4, #12]
 8014896:	2300      	movs	r3, #0
 8014898:	6063      	str	r3, [r4, #4]
 801489a:	6923      	ldr	r3, [r4, #16]
 801489c:	6023      	str	r3, [r4, #0]
 801489e:	89a3      	ldrh	r3, [r4, #12]
 80148a0:	f043 0308 	orr.w	r3, r3, #8
 80148a4:	81a3      	strh	r3, [r4, #12]
 80148a6:	6923      	ldr	r3, [r4, #16]
 80148a8:	b94b      	cbnz	r3, 80148be <__swsetup_r+0x7a>
 80148aa:	89a3      	ldrh	r3, [r4, #12]
 80148ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80148b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80148b4:	d003      	beq.n	80148be <__swsetup_r+0x7a>
 80148b6:	4621      	mov	r1, r4
 80148b8:	4628      	mov	r0, r5
 80148ba:	f001 fddf 	bl	801647c <__smakebuf_r>
 80148be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148c2:	f013 0201 	ands.w	r2, r3, #1
 80148c6:	d00a      	beq.n	80148de <__swsetup_r+0x9a>
 80148c8:	2200      	movs	r2, #0
 80148ca:	60a2      	str	r2, [r4, #8]
 80148cc:	6962      	ldr	r2, [r4, #20]
 80148ce:	4252      	negs	r2, r2
 80148d0:	61a2      	str	r2, [r4, #24]
 80148d2:	6922      	ldr	r2, [r4, #16]
 80148d4:	b942      	cbnz	r2, 80148e8 <__swsetup_r+0xa4>
 80148d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80148da:	d1c5      	bne.n	8014868 <__swsetup_r+0x24>
 80148dc:	bd38      	pop	{r3, r4, r5, pc}
 80148de:	0799      	lsls	r1, r3, #30
 80148e0:	bf58      	it	pl
 80148e2:	6962      	ldrpl	r2, [r4, #20]
 80148e4:	60a2      	str	r2, [r4, #8]
 80148e6:	e7f4      	b.n	80148d2 <__swsetup_r+0x8e>
 80148e8:	2000      	movs	r0, #0
 80148ea:	e7f7      	b.n	80148dc <__swsetup_r+0x98>
 80148ec:	200000a8 	.word	0x200000a8

080148f0 <memset>:
 80148f0:	4402      	add	r2, r0
 80148f2:	4603      	mov	r3, r0
 80148f4:	4293      	cmp	r3, r2
 80148f6:	d100      	bne.n	80148fa <memset+0xa>
 80148f8:	4770      	bx	lr
 80148fa:	f803 1b01 	strb.w	r1, [r3], #1
 80148fe:	e7f9      	b.n	80148f4 <memset+0x4>

08014900 <_localeconv_r>:
 8014900:	4800      	ldr	r0, [pc, #0]	@ (8014904 <_localeconv_r+0x4>)
 8014902:	4770      	bx	lr
 8014904:	200001e8 	.word	0x200001e8

08014908 <_close_r>:
 8014908:	b538      	push	{r3, r4, r5, lr}
 801490a:	4d06      	ldr	r5, [pc, #24]	@ (8014924 <_close_r+0x1c>)
 801490c:	2300      	movs	r3, #0
 801490e:	4604      	mov	r4, r0
 8014910:	4608      	mov	r0, r1
 8014912:	602b      	str	r3, [r5, #0]
 8014914:	f7ee fc11 	bl	800313a <_close>
 8014918:	1c43      	adds	r3, r0, #1
 801491a:	d102      	bne.n	8014922 <_close_r+0x1a>
 801491c:	682b      	ldr	r3, [r5, #0]
 801491e:	b103      	cbz	r3, 8014922 <_close_r+0x1a>
 8014920:	6023      	str	r3, [r4, #0]
 8014922:	bd38      	pop	{r3, r4, r5, pc}
 8014924:	2000c0c0 	.word	0x2000c0c0

08014928 <_reclaim_reent>:
 8014928:	4b29      	ldr	r3, [pc, #164]	@ (80149d0 <_reclaim_reent+0xa8>)
 801492a:	681b      	ldr	r3, [r3, #0]
 801492c:	4283      	cmp	r3, r0
 801492e:	b570      	push	{r4, r5, r6, lr}
 8014930:	4604      	mov	r4, r0
 8014932:	d04b      	beq.n	80149cc <_reclaim_reent+0xa4>
 8014934:	69c3      	ldr	r3, [r0, #28]
 8014936:	b1ab      	cbz	r3, 8014964 <_reclaim_reent+0x3c>
 8014938:	68db      	ldr	r3, [r3, #12]
 801493a:	b16b      	cbz	r3, 8014958 <_reclaim_reent+0x30>
 801493c:	2500      	movs	r5, #0
 801493e:	69e3      	ldr	r3, [r4, #28]
 8014940:	68db      	ldr	r3, [r3, #12]
 8014942:	5959      	ldr	r1, [r3, r5]
 8014944:	2900      	cmp	r1, #0
 8014946:	d13b      	bne.n	80149c0 <_reclaim_reent+0x98>
 8014948:	3504      	adds	r5, #4
 801494a:	2d80      	cmp	r5, #128	@ 0x80
 801494c:	d1f7      	bne.n	801493e <_reclaim_reent+0x16>
 801494e:	69e3      	ldr	r3, [r4, #28]
 8014950:	4620      	mov	r0, r4
 8014952:	68d9      	ldr	r1, [r3, #12]
 8014954:	f000 fefc 	bl	8015750 <_free_r>
 8014958:	69e3      	ldr	r3, [r4, #28]
 801495a:	6819      	ldr	r1, [r3, #0]
 801495c:	b111      	cbz	r1, 8014964 <_reclaim_reent+0x3c>
 801495e:	4620      	mov	r0, r4
 8014960:	f000 fef6 	bl	8015750 <_free_r>
 8014964:	6961      	ldr	r1, [r4, #20]
 8014966:	b111      	cbz	r1, 801496e <_reclaim_reent+0x46>
 8014968:	4620      	mov	r0, r4
 801496a:	f000 fef1 	bl	8015750 <_free_r>
 801496e:	69e1      	ldr	r1, [r4, #28]
 8014970:	b111      	cbz	r1, 8014978 <_reclaim_reent+0x50>
 8014972:	4620      	mov	r0, r4
 8014974:	f000 feec 	bl	8015750 <_free_r>
 8014978:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801497a:	b111      	cbz	r1, 8014982 <_reclaim_reent+0x5a>
 801497c:	4620      	mov	r0, r4
 801497e:	f000 fee7 	bl	8015750 <_free_r>
 8014982:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014984:	b111      	cbz	r1, 801498c <_reclaim_reent+0x64>
 8014986:	4620      	mov	r0, r4
 8014988:	f000 fee2 	bl	8015750 <_free_r>
 801498c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801498e:	b111      	cbz	r1, 8014996 <_reclaim_reent+0x6e>
 8014990:	4620      	mov	r0, r4
 8014992:	f000 fedd 	bl	8015750 <_free_r>
 8014996:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014998:	b111      	cbz	r1, 80149a0 <_reclaim_reent+0x78>
 801499a:	4620      	mov	r0, r4
 801499c:	f000 fed8 	bl	8015750 <_free_r>
 80149a0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80149a2:	b111      	cbz	r1, 80149aa <_reclaim_reent+0x82>
 80149a4:	4620      	mov	r0, r4
 80149a6:	f000 fed3 	bl	8015750 <_free_r>
 80149aa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80149ac:	b111      	cbz	r1, 80149b4 <_reclaim_reent+0x8c>
 80149ae:	4620      	mov	r0, r4
 80149b0:	f000 fece 	bl	8015750 <_free_r>
 80149b4:	6a23      	ldr	r3, [r4, #32]
 80149b6:	b14b      	cbz	r3, 80149cc <_reclaim_reent+0xa4>
 80149b8:	4620      	mov	r0, r4
 80149ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80149be:	4718      	bx	r3
 80149c0:	680e      	ldr	r6, [r1, #0]
 80149c2:	4620      	mov	r0, r4
 80149c4:	f000 fec4 	bl	8015750 <_free_r>
 80149c8:	4631      	mov	r1, r6
 80149ca:	e7bb      	b.n	8014944 <_reclaim_reent+0x1c>
 80149cc:	bd70      	pop	{r4, r5, r6, pc}
 80149ce:	bf00      	nop
 80149d0:	200000a8 	.word	0x200000a8

080149d4 <_lseek_r>:
 80149d4:	b538      	push	{r3, r4, r5, lr}
 80149d6:	4d07      	ldr	r5, [pc, #28]	@ (80149f4 <_lseek_r+0x20>)
 80149d8:	4604      	mov	r4, r0
 80149da:	4608      	mov	r0, r1
 80149dc:	4611      	mov	r1, r2
 80149de:	2200      	movs	r2, #0
 80149e0:	602a      	str	r2, [r5, #0]
 80149e2:	461a      	mov	r2, r3
 80149e4:	f7ee fbd0 	bl	8003188 <_lseek>
 80149e8:	1c43      	adds	r3, r0, #1
 80149ea:	d102      	bne.n	80149f2 <_lseek_r+0x1e>
 80149ec:	682b      	ldr	r3, [r5, #0]
 80149ee:	b103      	cbz	r3, 80149f2 <_lseek_r+0x1e>
 80149f0:	6023      	str	r3, [r4, #0]
 80149f2:	bd38      	pop	{r3, r4, r5, pc}
 80149f4:	2000c0c0 	.word	0x2000c0c0

080149f8 <_read_r>:
 80149f8:	b538      	push	{r3, r4, r5, lr}
 80149fa:	4d07      	ldr	r5, [pc, #28]	@ (8014a18 <_read_r+0x20>)
 80149fc:	4604      	mov	r4, r0
 80149fe:	4608      	mov	r0, r1
 8014a00:	4611      	mov	r1, r2
 8014a02:	2200      	movs	r2, #0
 8014a04:	602a      	str	r2, [r5, #0]
 8014a06:	461a      	mov	r2, r3
 8014a08:	f7ee fb7a 	bl	8003100 <_read>
 8014a0c:	1c43      	adds	r3, r0, #1
 8014a0e:	d102      	bne.n	8014a16 <_read_r+0x1e>
 8014a10:	682b      	ldr	r3, [r5, #0]
 8014a12:	b103      	cbz	r3, 8014a16 <_read_r+0x1e>
 8014a14:	6023      	str	r3, [r4, #0]
 8014a16:	bd38      	pop	{r3, r4, r5, pc}
 8014a18:	2000c0c0 	.word	0x2000c0c0

08014a1c <_write_r>:
 8014a1c:	b538      	push	{r3, r4, r5, lr}
 8014a1e:	4d07      	ldr	r5, [pc, #28]	@ (8014a3c <_write_r+0x20>)
 8014a20:	4604      	mov	r4, r0
 8014a22:	4608      	mov	r0, r1
 8014a24:	4611      	mov	r1, r2
 8014a26:	2200      	movs	r2, #0
 8014a28:	602a      	str	r2, [r5, #0]
 8014a2a:	461a      	mov	r2, r3
 8014a2c:	f7ee fa16 	bl	8002e5c <_write>
 8014a30:	1c43      	adds	r3, r0, #1
 8014a32:	d102      	bne.n	8014a3a <_write_r+0x1e>
 8014a34:	682b      	ldr	r3, [r5, #0]
 8014a36:	b103      	cbz	r3, 8014a3a <_write_r+0x1e>
 8014a38:	6023      	str	r3, [r4, #0]
 8014a3a:	bd38      	pop	{r3, r4, r5, pc}
 8014a3c:	2000c0c0 	.word	0x2000c0c0

08014a40 <__errno>:
 8014a40:	4b01      	ldr	r3, [pc, #4]	@ (8014a48 <__errno+0x8>)
 8014a42:	6818      	ldr	r0, [r3, #0]
 8014a44:	4770      	bx	lr
 8014a46:	bf00      	nop
 8014a48:	200000a8 	.word	0x200000a8

08014a4c <__libc_init_array>:
 8014a4c:	b570      	push	{r4, r5, r6, lr}
 8014a4e:	4d0d      	ldr	r5, [pc, #52]	@ (8014a84 <__libc_init_array+0x38>)
 8014a50:	4c0d      	ldr	r4, [pc, #52]	@ (8014a88 <__libc_init_array+0x3c>)
 8014a52:	1b64      	subs	r4, r4, r5
 8014a54:	10a4      	asrs	r4, r4, #2
 8014a56:	2600      	movs	r6, #0
 8014a58:	42a6      	cmp	r6, r4
 8014a5a:	d109      	bne.n	8014a70 <__libc_init_array+0x24>
 8014a5c:	4d0b      	ldr	r5, [pc, #44]	@ (8014a8c <__libc_init_array+0x40>)
 8014a5e:	4c0c      	ldr	r4, [pc, #48]	@ (8014a90 <__libc_init_array+0x44>)
 8014a60:	f001 fe2a 	bl	80166b8 <_init>
 8014a64:	1b64      	subs	r4, r4, r5
 8014a66:	10a4      	asrs	r4, r4, #2
 8014a68:	2600      	movs	r6, #0
 8014a6a:	42a6      	cmp	r6, r4
 8014a6c:	d105      	bne.n	8014a7a <__libc_init_array+0x2e>
 8014a6e:	bd70      	pop	{r4, r5, r6, pc}
 8014a70:	f855 3b04 	ldr.w	r3, [r5], #4
 8014a74:	4798      	blx	r3
 8014a76:	3601      	adds	r6, #1
 8014a78:	e7ee      	b.n	8014a58 <__libc_init_array+0xc>
 8014a7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8014a7e:	4798      	blx	r3
 8014a80:	3601      	adds	r6, #1
 8014a82:	e7f2      	b.n	8014a6a <__libc_init_array+0x1e>
 8014a84:	0803a110 	.word	0x0803a110
 8014a88:	0803a110 	.word	0x0803a110
 8014a8c:	0803a110 	.word	0x0803a110
 8014a90:	0803a114 	.word	0x0803a114

08014a94 <__retarget_lock_init_recursive>:
 8014a94:	4770      	bx	lr

08014a96 <__retarget_lock_acquire_recursive>:
 8014a96:	4770      	bx	lr

08014a98 <__retarget_lock_release_recursive>:
 8014a98:	4770      	bx	lr

08014a9a <memcpy>:
 8014a9a:	440a      	add	r2, r1
 8014a9c:	4291      	cmp	r1, r2
 8014a9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8014aa2:	d100      	bne.n	8014aa6 <memcpy+0xc>
 8014aa4:	4770      	bx	lr
 8014aa6:	b510      	push	{r4, lr}
 8014aa8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014aac:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014ab0:	4291      	cmp	r1, r2
 8014ab2:	d1f9      	bne.n	8014aa8 <memcpy+0xe>
 8014ab4:	bd10      	pop	{r4, pc}

08014ab6 <quorem>:
 8014ab6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aba:	6903      	ldr	r3, [r0, #16]
 8014abc:	690c      	ldr	r4, [r1, #16]
 8014abe:	42a3      	cmp	r3, r4
 8014ac0:	4607      	mov	r7, r0
 8014ac2:	db7e      	blt.n	8014bc2 <quorem+0x10c>
 8014ac4:	3c01      	subs	r4, #1
 8014ac6:	f101 0814 	add.w	r8, r1, #20
 8014aca:	00a3      	lsls	r3, r4, #2
 8014acc:	f100 0514 	add.w	r5, r0, #20
 8014ad0:	9300      	str	r3, [sp, #0]
 8014ad2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014ad6:	9301      	str	r3, [sp, #4]
 8014ad8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014adc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014ae0:	3301      	adds	r3, #1
 8014ae2:	429a      	cmp	r2, r3
 8014ae4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014ae8:	fbb2 f6f3 	udiv	r6, r2, r3
 8014aec:	d32e      	bcc.n	8014b4c <quorem+0x96>
 8014aee:	f04f 0a00 	mov.w	sl, #0
 8014af2:	46c4      	mov	ip, r8
 8014af4:	46ae      	mov	lr, r5
 8014af6:	46d3      	mov	fp, sl
 8014af8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014afc:	b298      	uxth	r0, r3
 8014afe:	fb06 a000 	mla	r0, r6, r0, sl
 8014b02:	0c02      	lsrs	r2, r0, #16
 8014b04:	0c1b      	lsrs	r3, r3, #16
 8014b06:	fb06 2303 	mla	r3, r6, r3, r2
 8014b0a:	f8de 2000 	ldr.w	r2, [lr]
 8014b0e:	b280      	uxth	r0, r0
 8014b10:	b292      	uxth	r2, r2
 8014b12:	1a12      	subs	r2, r2, r0
 8014b14:	445a      	add	r2, fp
 8014b16:	f8de 0000 	ldr.w	r0, [lr]
 8014b1a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014b1e:	b29b      	uxth	r3, r3
 8014b20:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014b24:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014b28:	b292      	uxth	r2, r2
 8014b2a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8014b2e:	45e1      	cmp	r9, ip
 8014b30:	f84e 2b04 	str.w	r2, [lr], #4
 8014b34:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014b38:	d2de      	bcs.n	8014af8 <quorem+0x42>
 8014b3a:	9b00      	ldr	r3, [sp, #0]
 8014b3c:	58eb      	ldr	r3, [r5, r3]
 8014b3e:	b92b      	cbnz	r3, 8014b4c <quorem+0x96>
 8014b40:	9b01      	ldr	r3, [sp, #4]
 8014b42:	3b04      	subs	r3, #4
 8014b44:	429d      	cmp	r5, r3
 8014b46:	461a      	mov	r2, r3
 8014b48:	d32f      	bcc.n	8014baa <quorem+0xf4>
 8014b4a:	613c      	str	r4, [r7, #16]
 8014b4c:	4638      	mov	r0, r7
 8014b4e:	f001 f979 	bl	8015e44 <__mcmp>
 8014b52:	2800      	cmp	r0, #0
 8014b54:	db25      	blt.n	8014ba2 <quorem+0xec>
 8014b56:	4629      	mov	r1, r5
 8014b58:	2000      	movs	r0, #0
 8014b5a:	f858 2b04 	ldr.w	r2, [r8], #4
 8014b5e:	f8d1 c000 	ldr.w	ip, [r1]
 8014b62:	fa1f fe82 	uxth.w	lr, r2
 8014b66:	fa1f f38c 	uxth.w	r3, ip
 8014b6a:	eba3 030e 	sub.w	r3, r3, lr
 8014b6e:	4403      	add	r3, r0
 8014b70:	0c12      	lsrs	r2, r2, #16
 8014b72:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014b76:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014b7a:	b29b      	uxth	r3, r3
 8014b7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014b80:	45c1      	cmp	r9, r8
 8014b82:	f841 3b04 	str.w	r3, [r1], #4
 8014b86:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014b8a:	d2e6      	bcs.n	8014b5a <quorem+0xa4>
 8014b8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014b90:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014b94:	b922      	cbnz	r2, 8014ba0 <quorem+0xea>
 8014b96:	3b04      	subs	r3, #4
 8014b98:	429d      	cmp	r5, r3
 8014b9a:	461a      	mov	r2, r3
 8014b9c:	d30b      	bcc.n	8014bb6 <quorem+0x100>
 8014b9e:	613c      	str	r4, [r7, #16]
 8014ba0:	3601      	adds	r6, #1
 8014ba2:	4630      	mov	r0, r6
 8014ba4:	b003      	add	sp, #12
 8014ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014baa:	6812      	ldr	r2, [r2, #0]
 8014bac:	3b04      	subs	r3, #4
 8014bae:	2a00      	cmp	r2, #0
 8014bb0:	d1cb      	bne.n	8014b4a <quorem+0x94>
 8014bb2:	3c01      	subs	r4, #1
 8014bb4:	e7c6      	b.n	8014b44 <quorem+0x8e>
 8014bb6:	6812      	ldr	r2, [r2, #0]
 8014bb8:	3b04      	subs	r3, #4
 8014bba:	2a00      	cmp	r2, #0
 8014bbc:	d1ef      	bne.n	8014b9e <quorem+0xe8>
 8014bbe:	3c01      	subs	r4, #1
 8014bc0:	e7ea      	b.n	8014b98 <quorem+0xe2>
 8014bc2:	2000      	movs	r0, #0
 8014bc4:	e7ee      	b.n	8014ba4 <quorem+0xee>
	...

08014bc8 <_dtoa_r>:
 8014bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bcc:	69c7      	ldr	r7, [r0, #28]
 8014bce:	b099      	sub	sp, #100	@ 0x64
 8014bd0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014bd4:	ec55 4b10 	vmov	r4, r5, d0
 8014bd8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8014bda:	9109      	str	r1, [sp, #36]	@ 0x24
 8014bdc:	4683      	mov	fp, r0
 8014bde:	920e      	str	r2, [sp, #56]	@ 0x38
 8014be0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014be2:	b97f      	cbnz	r7, 8014c04 <_dtoa_r+0x3c>
 8014be4:	2010      	movs	r0, #16
 8014be6:	f000 fdfd 	bl	80157e4 <malloc>
 8014bea:	4602      	mov	r2, r0
 8014bec:	f8cb 001c 	str.w	r0, [fp, #28]
 8014bf0:	b920      	cbnz	r0, 8014bfc <_dtoa_r+0x34>
 8014bf2:	4ba7      	ldr	r3, [pc, #668]	@ (8014e90 <_dtoa_r+0x2c8>)
 8014bf4:	21ef      	movs	r1, #239	@ 0xef
 8014bf6:	48a7      	ldr	r0, [pc, #668]	@ (8014e94 <_dtoa_r+0x2cc>)
 8014bf8:	f001 fcae 	bl	8016558 <__assert_func>
 8014bfc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014c00:	6007      	str	r7, [r0, #0]
 8014c02:	60c7      	str	r7, [r0, #12]
 8014c04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014c08:	6819      	ldr	r1, [r3, #0]
 8014c0a:	b159      	cbz	r1, 8014c24 <_dtoa_r+0x5c>
 8014c0c:	685a      	ldr	r2, [r3, #4]
 8014c0e:	604a      	str	r2, [r1, #4]
 8014c10:	2301      	movs	r3, #1
 8014c12:	4093      	lsls	r3, r2
 8014c14:	608b      	str	r3, [r1, #8]
 8014c16:	4658      	mov	r0, fp
 8014c18:	f000 feda 	bl	80159d0 <_Bfree>
 8014c1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014c20:	2200      	movs	r2, #0
 8014c22:	601a      	str	r2, [r3, #0]
 8014c24:	1e2b      	subs	r3, r5, #0
 8014c26:	bfb9      	ittee	lt
 8014c28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014c2c:	9303      	strlt	r3, [sp, #12]
 8014c2e:	2300      	movge	r3, #0
 8014c30:	6033      	strge	r3, [r6, #0]
 8014c32:	9f03      	ldr	r7, [sp, #12]
 8014c34:	4b98      	ldr	r3, [pc, #608]	@ (8014e98 <_dtoa_r+0x2d0>)
 8014c36:	bfbc      	itt	lt
 8014c38:	2201      	movlt	r2, #1
 8014c3a:	6032      	strlt	r2, [r6, #0]
 8014c3c:	43bb      	bics	r3, r7
 8014c3e:	d112      	bne.n	8014c66 <_dtoa_r+0x9e>
 8014c40:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014c42:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014c46:	6013      	str	r3, [r2, #0]
 8014c48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014c4c:	4323      	orrs	r3, r4
 8014c4e:	f000 854d 	beq.w	80156ec <_dtoa_r+0xb24>
 8014c52:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014c54:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8014eac <_dtoa_r+0x2e4>
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	f000 854f 	beq.w	80156fc <_dtoa_r+0xb34>
 8014c5e:	f10a 0303 	add.w	r3, sl, #3
 8014c62:	f000 bd49 	b.w	80156f8 <_dtoa_r+0xb30>
 8014c66:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014c6a:	2200      	movs	r2, #0
 8014c6c:	ec51 0b17 	vmov	r0, r1, d7
 8014c70:	2300      	movs	r3, #0
 8014c72:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8014c76:	f7eb ff47 	bl	8000b08 <__aeabi_dcmpeq>
 8014c7a:	4680      	mov	r8, r0
 8014c7c:	b158      	cbz	r0, 8014c96 <_dtoa_r+0xce>
 8014c7e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014c80:	2301      	movs	r3, #1
 8014c82:	6013      	str	r3, [r2, #0]
 8014c84:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014c86:	b113      	cbz	r3, 8014c8e <_dtoa_r+0xc6>
 8014c88:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8014c8a:	4b84      	ldr	r3, [pc, #528]	@ (8014e9c <_dtoa_r+0x2d4>)
 8014c8c:	6013      	str	r3, [r2, #0]
 8014c8e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8014eb0 <_dtoa_r+0x2e8>
 8014c92:	f000 bd33 	b.w	80156fc <_dtoa_r+0xb34>
 8014c96:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8014c9a:	aa16      	add	r2, sp, #88	@ 0x58
 8014c9c:	a917      	add	r1, sp, #92	@ 0x5c
 8014c9e:	4658      	mov	r0, fp
 8014ca0:	f001 f980 	bl	8015fa4 <__d2b>
 8014ca4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014ca8:	4681      	mov	r9, r0
 8014caa:	2e00      	cmp	r6, #0
 8014cac:	d077      	beq.n	8014d9e <_dtoa_r+0x1d6>
 8014cae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014cb0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8014cb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014cb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014cbc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014cc0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8014cc4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014cc8:	4619      	mov	r1, r3
 8014cca:	2200      	movs	r2, #0
 8014ccc:	4b74      	ldr	r3, [pc, #464]	@ (8014ea0 <_dtoa_r+0x2d8>)
 8014cce:	f7eb fafb 	bl	80002c8 <__aeabi_dsub>
 8014cd2:	a369      	add	r3, pc, #420	@ (adr r3, 8014e78 <_dtoa_r+0x2b0>)
 8014cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cd8:	f7eb fcae 	bl	8000638 <__aeabi_dmul>
 8014cdc:	a368      	add	r3, pc, #416	@ (adr r3, 8014e80 <_dtoa_r+0x2b8>)
 8014cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ce2:	f7eb faf3 	bl	80002cc <__adddf3>
 8014ce6:	4604      	mov	r4, r0
 8014ce8:	4630      	mov	r0, r6
 8014cea:	460d      	mov	r5, r1
 8014cec:	f7eb fc3a 	bl	8000564 <__aeabi_i2d>
 8014cf0:	a365      	add	r3, pc, #404	@ (adr r3, 8014e88 <_dtoa_r+0x2c0>)
 8014cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cf6:	f7eb fc9f 	bl	8000638 <__aeabi_dmul>
 8014cfa:	4602      	mov	r2, r0
 8014cfc:	460b      	mov	r3, r1
 8014cfe:	4620      	mov	r0, r4
 8014d00:	4629      	mov	r1, r5
 8014d02:	f7eb fae3 	bl	80002cc <__adddf3>
 8014d06:	4604      	mov	r4, r0
 8014d08:	460d      	mov	r5, r1
 8014d0a:	f7eb ff45 	bl	8000b98 <__aeabi_d2iz>
 8014d0e:	2200      	movs	r2, #0
 8014d10:	4607      	mov	r7, r0
 8014d12:	2300      	movs	r3, #0
 8014d14:	4620      	mov	r0, r4
 8014d16:	4629      	mov	r1, r5
 8014d18:	f7eb ff00 	bl	8000b1c <__aeabi_dcmplt>
 8014d1c:	b140      	cbz	r0, 8014d30 <_dtoa_r+0x168>
 8014d1e:	4638      	mov	r0, r7
 8014d20:	f7eb fc20 	bl	8000564 <__aeabi_i2d>
 8014d24:	4622      	mov	r2, r4
 8014d26:	462b      	mov	r3, r5
 8014d28:	f7eb feee 	bl	8000b08 <__aeabi_dcmpeq>
 8014d2c:	b900      	cbnz	r0, 8014d30 <_dtoa_r+0x168>
 8014d2e:	3f01      	subs	r7, #1
 8014d30:	2f16      	cmp	r7, #22
 8014d32:	d851      	bhi.n	8014dd8 <_dtoa_r+0x210>
 8014d34:	4b5b      	ldr	r3, [pc, #364]	@ (8014ea4 <_dtoa_r+0x2dc>)
 8014d36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014d42:	f7eb feeb 	bl	8000b1c <__aeabi_dcmplt>
 8014d46:	2800      	cmp	r0, #0
 8014d48:	d048      	beq.n	8014ddc <_dtoa_r+0x214>
 8014d4a:	3f01      	subs	r7, #1
 8014d4c:	2300      	movs	r3, #0
 8014d4e:	9312      	str	r3, [sp, #72]	@ 0x48
 8014d50:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014d52:	1b9b      	subs	r3, r3, r6
 8014d54:	1e5a      	subs	r2, r3, #1
 8014d56:	bf44      	itt	mi
 8014d58:	f1c3 0801 	rsbmi	r8, r3, #1
 8014d5c:	2300      	movmi	r3, #0
 8014d5e:	9208      	str	r2, [sp, #32]
 8014d60:	bf54      	ite	pl
 8014d62:	f04f 0800 	movpl.w	r8, #0
 8014d66:	9308      	strmi	r3, [sp, #32]
 8014d68:	2f00      	cmp	r7, #0
 8014d6a:	db39      	blt.n	8014de0 <_dtoa_r+0x218>
 8014d6c:	9b08      	ldr	r3, [sp, #32]
 8014d6e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8014d70:	443b      	add	r3, r7
 8014d72:	9308      	str	r3, [sp, #32]
 8014d74:	2300      	movs	r3, #0
 8014d76:	930a      	str	r3, [sp, #40]	@ 0x28
 8014d78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d7a:	2b09      	cmp	r3, #9
 8014d7c:	d864      	bhi.n	8014e48 <_dtoa_r+0x280>
 8014d7e:	2b05      	cmp	r3, #5
 8014d80:	bfc4      	itt	gt
 8014d82:	3b04      	subgt	r3, #4
 8014d84:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8014d86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014d88:	f1a3 0302 	sub.w	r3, r3, #2
 8014d8c:	bfcc      	ite	gt
 8014d8e:	2400      	movgt	r4, #0
 8014d90:	2401      	movle	r4, #1
 8014d92:	2b03      	cmp	r3, #3
 8014d94:	d863      	bhi.n	8014e5e <_dtoa_r+0x296>
 8014d96:	e8df f003 	tbb	[pc, r3]
 8014d9a:	372a      	.short	0x372a
 8014d9c:	5535      	.short	0x5535
 8014d9e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8014da2:	441e      	add	r6, r3
 8014da4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8014da8:	2b20      	cmp	r3, #32
 8014daa:	bfc1      	itttt	gt
 8014dac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014db0:	409f      	lslgt	r7, r3
 8014db2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014db6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8014dba:	bfd6      	itet	le
 8014dbc:	f1c3 0320 	rsble	r3, r3, #32
 8014dc0:	ea47 0003 	orrgt.w	r0, r7, r3
 8014dc4:	fa04 f003 	lslle.w	r0, r4, r3
 8014dc8:	f7eb fbbc 	bl	8000544 <__aeabi_ui2d>
 8014dcc:	2201      	movs	r2, #1
 8014dce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8014dd2:	3e01      	subs	r6, #1
 8014dd4:	9214      	str	r2, [sp, #80]	@ 0x50
 8014dd6:	e777      	b.n	8014cc8 <_dtoa_r+0x100>
 8014dd8:	2301      	movs	r3, #1
 8014dda:	e7b8      	b.n	8014d4e <_dtoa_r+0x186>
 8014ddc:	9012      	str	r0, [sp, #72]	@ 0x48
 8014dde:	e7b7      	b.n	8014d50 <_dtoa_r+0x188>
 8014de0:	427b      	negs	r3, r7
 8014de2:	930a      	str	r3, [sp, #40]	@ 0x28
 8014de4:	2300      	movs	r3, #0
 8014de6:	eba8 0807 	sub.w	r8, r8, r7
 8014dea:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014dec:	e7c4      	b.n	8014d78 <_dtoa_r+0x1b0>
 8014dee:	2300      	movs	r3, #0
 8014df0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014df2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014df4:	2b00      	cmp	r3, #0
 8014df6:	dc35      	bgt.n	8014e64 <_dtoa_r+0x29c>
 8014df8:	2301      	movs	r3, #1
 8014dfa:	9300      	str	r3, [sp, #0]
 8014dfc:	9307      	str	r3, [sp, #28]
 8014dfe:	461a      	mov	r2, r3
 8014e00:	920e      	str	r2, [sp, #56]	@ 0x38
 8014e02:	e00b      	b.n	8014e1c <_dtoa_r+0x254>
 8014e04:	2301      	movs	r3, #1
 8014e06:	e7f3      	b.n	8014df0 <_dtoa_r+0x228>
 8014e08:	2300      	movs	r3, #0
 8014e0a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014e0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014e0e:	18fb      	adds	r3, r7, r3
 8014e10:	9300      	str	r3, [sp, #0]
 8014e12:	3301      	adds	r3, #1
 8014e14:	2b01      	cmp	r3, #1
 8014e16:	9307      	str	r3, [sp, #28]
 8014e18:	bfb8      	it	lt
 8014e1a:	2301      	movlt	r3, #1
 8014e1c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8014e20:	2100      	movs	r1, #0
 8014e22:	2204      	movs	r2, #4
 8014e24:	f102 0514 	add.w	r5, r2, #20
 8014e28:	429d      	cmp	r5, r3
 8014e2a:	d91f      	bls.n	8014e6c <_dtoa_r+0x2a4>
 8014e2c:	6041      	str	r1, [r0, #4]
 8014e2e:	4658      	mov	r0, fp
 8014e30:	f000 fd8e 	bl	8015950 <_Balloc>
 8014e34:	4682      	mov	sl, r0
 8014e36:	2800      	cmp	r0, #0
 8014e38:	d13c      	bne.n	8014eb4 <_dtoa_r+0x2ec>
 8014e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8014ea8 <_dtoa_r+0x2e0>)
 8014e3c:	4602      	mov	r2, r0
 8014e3e:	f240 11af 	movw	r1, #431	@ 0x1af
 8014e42:	e6d8      	b.n	8014bf6 <_dtoa_r+0x2e>
 8014e44:	2301      	movs	r3, #1
 8014e46:	e7e0      	b.n	8014e0a <_dtoa_r+0x242>
 8014e48:	2401      	movs	r4, #1
 8014e4a:	2300      	movs	r3, #0
 8014e4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8014e4e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014e50:	f04f 33ff 	mov.w	r3, #4294967295
 8014e54:	9300      	str	r3, [sp, #0]
 8014e56:	9307      	str	r3, [sp, #28]
 8014e58:	2200      	movs	r2, #0
 8014e5a:	2312      	movs	r3, #18
 8014e5c:	e7d0      	b.n	8014e00 <_dtoa_r+0x238>
 8014e5e:	2301      	movs	r3, #1
 8014e60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014e62:	e7f5      	b.n	8014e50 <_dtoa_r+0x288>
 8014e64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014e66:	9300      	str	r3, [sp, #0]
 8014e68:	9307      	str	r3, [sp, #28]
 8014e6a:	e7d7      	b.n	8014e1c <_dtoa_r+0x254>
 8014e6c:	3101      	adds	r1, #1
 8014e6e:	0052      	lsls	r2, r2, #1
 8014e70:	e7d8      	b.n	8014e24 <_dtoa_r+0x25c>
 8014e72:	bf00      	nop
 8014e74:	f3af 8000 	nop.w
 8014e78:	636f4361 	.word	0x636f4361
 8014e7c:	3fd287a7 	.word	0x3fd287a7
 8014e80:	8b60c8b3 	.word	0x8b60c8b3
 8014e84:	3fc68a28 	.word	0x3fc68a28
 8014e88:	509f79fb 	.word	0x509f79fb
 8014e8c:	3fd34413 	.word	0x3fd34413
 8014e90:	08039edb 	.word	0x08039edb
 8014e94:	08039ef2 	.word	0x08039ef2
 8014e98:	7ff00000 	.word	0x7ff00000
 8014e9c:	08039eab 	.word	0x08039eab
 8014ea0:	3ff80000 	.word	0x3ff80000
 8014ea4:	08039fe8 	.word	0x08039fe8
 8014ea8:	08039f4a 	.word	0x08039f4a
 8014eac:	08039ed7 	.word	0x08039ed7
 8014eb0:	08039eaa 	.word	0x08039eaa
 8014eb4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014eb8:	6018      	str	r0, [r3, #0]
 8014eba:	9b07      	ldr	r3, [sp, #28]
 8014ebc:	2b0e      	cmp	r3, #14
 8014ebe:	f200 80a4 	bhi.w	801500a <_dtoa_r+0x442>
 8014ec2:	2c00      	cmp	r4, #0
 8014ec4:	f000 80a1 	beq.w	801500a <_dtoa_r+0x442>
 8014ec8:	2f00      	cmp	r7, #0
 8014eca:	dd33      	ble.n	8014f34 <_dtoa_r+0x36c>
 8014ecc:	4bad      	ldr	r3, [pc, #692]	@ (8015184 <_dtoa_r+0x5bc>)
 8014ece:	f007 020f 	and.w	r2, r7, #15
 8014ed2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014ed6:	ed93 7b00 	vldr	d7, [r3]
 8014eda:	05f8      	lsls	r0, r7, #23
 8014edc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8014ee0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8014ee4:	d516      	bpl.n	8014f14 <_dtoa_r+0x34c>
 8014ee6:	4ba8      	ldr	r3, [pc, #672]	@ (8015188 <_dtoa_r+0x5c0>)
 8014ee8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014eec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014ef0:	f7eb fccc 	bl	800088c <__aeabi_ddiv>
 8014ef4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014ef8:	f004 040f 	and.w	r4, r4, #15
 8014efc:	2603      	movs	r6, #3
 8014efe:	4da2      	ldr	r5, [pc, #648]	@ (8015188 <_dtoa_r+0x5c0>)
 8014f00:	b954      	cbnz	r4, 8014f18 <_dtoa_r+0x350>
 8014f02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014f06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f0a:	f7eb fcbf 	bl	800088c <__aeabi_ddiv>
 8014f0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014f12:	e028      	b.n	8014f66 <_dtoa_r+0x39e>
 8014f14:	2602      	movs	r6, #2
 8014f16:	e7f2      	b.n	8014efe <_dtoa_r+0x336>
 8014f18:	07e1      	lsls	r1, r4, #31
 8014f1a:	d508      	bpl.n	8014f2e <_dtoa_r+0x366>
 8014f1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014f20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014f24:	f7eb fb88 	bl	8000638 <__aeabi_dmul>
 8014f28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014f2c:	3601      	adds	r6, #1
 8014f2e:	1064      	asrs	r4, r4, #1
 8014f30:	3508      	adds	r5, #8
 8014f32:	e7e5      	b.n	8014f00 <_dtoa_r+0x338>
 8014f34:	f000 80d2 	beq.w	80150dc <_dtoa_r+0x514>
 8014f38:	427c      	negs	r4, r7
 8014f3a:	4b92      	ldr	r3, [pc, #584]	@ (8015184 <_dtoa_r+0x5bc>)
 8014f3c:	4d92      	ldr	r5, [pc, #584]	@ (8015188 <_dtoa_r+0x5c0>)
 8014f3e:	f004 020f 	and.w	r2, r4, #15
 8014f42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014f4e:	f7eb fb73 	bl	8000638 <__aeabi_dmul>
 8014f52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014f56:	1124      	asrs	r4, r4, #4
 8014f58:	2300      	movs	r3, #0
 8014f5a:	2602      	movs	r6, #2
 8014f5c:	2c00      	cmp	r4, #0
 8014f5e:	f040 80b2 	bne.w	80150c6 <_dtoa_r+0x4fe>
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	d1d3      	bne.n	8014f0e <_dtoa_r+0x346>
 8014f66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014f68:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	f000 80b7 	beq.w	80150e0 <_dtoa_r+0x518>
 8014f72:	4b86      	ldr	r3, [pc, #536]	@ (801518c <_dtoa_r+0x5c4>)
 8014f74:	2200      	movs	r2, #0
 8014f76:	4620      	mov	r0, r4
 8014f78:	4629      	mov	r1, r5
 8014f7a:	f7eb fdcf 	bl	8000b1c <__aeabi_dcmplt>
 8014f7e:	2800      	cmp	r0, #0
 8014f80:	f000 80ae 	beq.w	80150e0 <_dtoa_r+0x518>
 8014f84:	9b07      	ldr	r3, [sp, #28]
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	f000 80aa 	beq.w	80150e0 <_dtoa_r+0x518>
 8014f8c:	9b00      	ldr	r3, [sp, #0]
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	dd37      	ble.n	8015002 <_dtoa_r+0x43a>
 8014f92:	1e7b      	subs	r3, r7, #1
 8014f94:	9304      	str	r3, [sp, #16]
 8014f96:	4620      	mov	r0, r4
 8014f98:	4b7d      	ldr	r3, [pc, #500]	@ (8015190 <_dtoa_r+0x5c8>)
 8014f9a:	2200      	movs	r2, #0
 8014f9c:	4629      	mov	r1, r5
 8014f9e:	f7eb fb4b 	bl	8000638 <__aeabi_dmul>
 8014fa2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014fa6:	9c00      	ldr	r4, [sp, #0]
 8014fa8:	3601      	adds	r6, #1
 8014faa:	4630      	mov	r0, r6
 8014fac:	f7eb fada 	bl	8000564 <__aeabi_i2d>
 8014fb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014fb4:	f7eb fb40 	bl	8000638 <__aeabi_dmul>
 8014fb8:	4b76      	ldr	r3, [pc, #472]	@ (8015194 <_dtoa_r+0x5cc>)
 8014fba:	2200      	movs	r2, #0
 8014fbc:	f7eb f986 	bl	80002cc <__adddf3>
 8014fc0:	4605      	mov	r5, r0
 8014fc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8014fc6:	2c00      	cmp	r4, #0
 8014fc8:	f040 808d 	bne.w	80150e6 <_dtoa_r+0x51e>
 8014fcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014fd0:	4b71      	ldr	r3, [pc, #452]	@ (8015198 <_dtoa_r+0x5d0>)
 8014fd2:	2200      	movs	r2, #0
 8014fd4:	f7eb f978 	bl	80002c8 <__aeabi_dsub>
 8014fd8:	4602      	mov	r2, r0
 8014fda:	460b      	mov	r3, r1
 8014fdc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014fe0:	462a      	mov	r2, r5
 8014fe2:	4633      	mov	r3, r6
 8014fe4:	f7eb fdb8 	bl	8000b58 <__aeabi_dcmpgt>
 8014fe8:	2800      	cmp	r0, #0
 8014fea:	f040 828b 	bne.w	8015504 <_dtoa_r+0x93c>
 8014fee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ff2:	462a      	mov	r2, r5
 8014ff4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8014ff8:	f7eb fd90 	bl	8000b1c <__aeabi_dcmplt>
 8014ffc:	2800      	cmp	r0, #0
 8014ffe:	f040 8128 	bne.w	8015252 <_dtoa_r+0x68a>
 8015002:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8015006:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801500a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801500c:	2b00      	cmp	r3, #0
 801500e:	f2c0 815a 	blt.w	80152c6 <_dtoa_r+0x6fe>
 8015012:	2f0e      	cmp	r7, #14
 8015014:	f300 8157 	bgt.w	80152c6 <_dtoa_r+0x6fe>
 8015018:	4b5a      	ldr	r3, [pc, #360]	@ (8015184 <_dtoa_r+0x5bc>)
 801501a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801501e:	ed93 7b00 	vldr	d7, [r3]
 8015022:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015024:	2b00      	cmp	r3, #0
 8015026:	ed8d 7b00 	vstr	d7, [sp]
 801502a:	da03      	bge.n	8015034 <_dtoa_r+0x46c>
 801502c:	9b07      	ldr	r3, [sp, #28]
 801502e:	2b00      	cmp	r3, #0
 8015030:	f340 8101 	ble.w	8015236 <_dtoa_r+0x66e>
 8015034:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8015038:	4656      	mov	r6, sl
 801503a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801503e:	4620      	mov	r0, r4
 8015040:	4629      	mov	r1, r5
 8015042:	f7eb fc23 	bl	800088c <__aeabi_ddiv>
 8015046:	f7eb fda7 	bl	8000b98 <__aeabi_d2iz>
 801504a:	4680      	mov	r8, r0
 801504c:	f7eb fa8a 	bl	8000564 <__aeabi_i2d>
 8015050:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015054:	f7eb faf0 	bl	8000638 <__aeabi_dmul>
 8015058:	4602      	mov	r2, r0
 801505a:	460b      	mov	r3, r1
 801505c:	4620      	mov	r0, r4
 801505e:	4629      	mov	r1, r5
 8015060:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8015064:	f7eb f930 	bl	80002c8 <__aeabi_dsub>
 8015068:	f806 4b01 	strb.w	r4, [r6], #1
 801506c:	9d07      	ldr	r5, [sp, #28]
 801506e:	eba6 040a 	sub.w	r4, r6, sl
 8015072:	42a5      	cmp	r5, r4
 8015074:	4602      	mov	r2, r0
 8015076:	460b      	mov	r3, r1
 8015078:	f040 8117 	bne.w	80152aa <_dtoa_r+0x6e2>
 801507c:	f7eb f926 	bl	80002cc <__adddf3>
 8015080:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015084:	4604      	mov	r4, r0
 8015086:	460d      	mov	r5, r1
 8015088:	f7eb fd66 	bl	8000b58 <__aeabi_dcmpgt>
 801508c:	2800      	cmp	r0, #0
 801508e:	f040 80f9 	bne.w	8015284 <_dtoa_r+0x6bc>
 8015092:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015096:	4620      	mov	r0, r4
 8015098:	4629      	mov	r1, r5
 801509a:	f7eb fd35 	bl	8000b08 <__aeabi_dcmpeq>
 801509e:	b118      	cbz	r0, 80150a8 <_dtoa_r+0x4e0>
 80150a0:	f018 0f01 	tst.w	r8, #1
 80150a4:	f040 80ee 	bne.w	8015284 <_dtoa_r+0x6bc>
 80150a8:	4649      	mov	r1, r9
 80150aa:	4658      	mov	r0, fp
 80150ac:	f000 fc90 	bl	80159d0 <_Bfree>
 80150b0:	2300      	movs	r3, #0
 80150b2:	7033      	strb	r3, [r6, #0]
 80150b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80150b6:	3701      	adds	r7, #1
 80150b8:	601f      	str	r7, [r3, #0]
 80150ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80150bc:	2b00      	cmp	r3, #0
 80150be:	f000 831d 	beq.w	80156fc <_dtoa_r+0xb34>
 80150c2:	601e      	str	r6, [r3, #0]
 80150c4:	e31a      	b.n	80156fc <_dtoa_r+0xb34>
 80150c6:	07e2      	lsls	r2, r4, #31
 80150c8:	d505      	bpl.n	80150d6 <_dtoa_r+0x50e>
 80150ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 80150ce:	f7eb fab3 	bl	8000638 <__aeabi_dmul>
 80150d2:	3601      	adds	r6, #1
 80150d4:	2301      	movs	r3, #1
 80150d6:	1064      	asrs	r4, r4, #1
 80150d8:	3508      	adds	r5, #8
 80150da:	e73f      	b.n	8014f5c <_dtoa_r+0x394>
 80150dc:	2602      	movs	r6, #2
 80150de:	e742      	b.n	8014f66 <_dtoa_r+0x39e>
 80150e0:	9c07      	ldr	r4, [sp, #28]
 80150e2:	9704      	str	r7, [sp, #16]
 80150e4:	e761      	b.n	8014faa <_dtoa_r+0x3e2>
 80150e6:	4b27      	ldr	r3, [pc, #156]	@ (8015184 <_dtoa_r+0x5bc>)
 80150e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80150ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80150ee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80150f2:	4454      	add	r4, sl
 80150f4:	2900      	cmp	r1, #0
 80150f6:	d053      	beq.n	80151a0 <_dtoa_r+0x5d8>
 80150f8:	4928      	ldr	r1, [pc, #160]	@ (801519c <_dtoa_r+0x5d4>)
 80150fa:	2000      	movs	r0, #0
 80150fc:	f7eb fbc6 	bl	800088c <__aeabi_ddiv>
 8015100:	4633      	mov	r3, r6
 8015102:	462a      	mov	r2, r5
 8015104:	f7eb f8e0 	bl	80002c8 <__aeabi_dsub>
 8015108:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801510c:	4656      	mov	r6, sl
 801510e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015112:	f7eb fd41 	bl	8000b98 <__aeabi_d2iz>
 8015116:	4605      	mov	r5, r0
 8015118:	f7eb fa24 	bl	8000564 <__aeabi_i2d>
 801511c:	4602      	mov	r2, r0
 801511e:	460b      	mov	r3, r1
 8015120:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015124:	f7eb f8d0 	bl	80002c8 <__aeabi_dsub>
 8015128:	3530      	adds	r5, #48	@ 0x30
 801512a:	4602      	mov	r2, r0
 801512c:	460b      	mov	r3, r1
 801512e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015132:	f806 5b01 	strb.w	r5, [r6], #1
 8015136:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801513a:	f7eb fcef 	bl	8000b1c <__aeabi_dcmplt>
 801513e:	2800      	cmp	r0, #0
 8015140:	d171      	bne.n	8015226 <_dtoa_r+0x65e>
 8015142:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015146:	4911      	ldr	r1, [pc, #68]	@ (801518c <_dtoa_r+0x5c4>)
 8015148:	2000      	movs	r0, #0
 801514a:	f7eb f8bd 	bl	80002c8 <__aeabi_dsub>
 801514e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8015152:	f7eb fce3 	bl	8000b1c <__aeabi_dcmplt>
 8015156:	2800      	cmp	r0, #0
 8015158:	f040 8095 	bne.w	8015286 <_dtoa_r+0x6be>
 801515c:	42a6      	cmp	r6, r4
 801515e:	f43f af50 	beq.w	8015002 <_dtoa_r+0x43a>
 8015162:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8015166:	4b0a      	ldr	r3, [pc, #40]	@ (8015190 <_dtoa_r+0x5c8>)
 8015168:	2200      	movs	r2, #0
 801516a:	f7eb fa65 	bl	8000638 <__aeabi_dmul>
 801516e:	4b08      	ldr	r3, [pc, #32]	@ (8015190 <_dtoa_r+0x5c8>)
 8015170:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8015174:	2200      	movs	r2, #0
 8015176:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801517a:	f7eb fa5d 	bl	8000638 <__aeabi_dmul>
 801517e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015182:	e7c4      	b.n	801510e <_dtoa_r+0x546>
 8015184:	08039fe8 	.word	0x08039fe8
 8015188:	08039fc0 	.word	0x08039fc0
 801518c:	3ff00000 	.word	0x3ff00000
 8015190:	40240000 	.word	0x40240000
 8015194:	401c0000 	.word	0x401c0000
 8015198:	40140000 	.word	0x40140000
 801519c:	3fe00000 	.word	0x3fe00000
 80151a0:	4631      	mov	r1, r6
 80151a2:	4628      	mov	r0, r5
 80151a4:	f7eb fa48 	bl	8000638 <__aeabi_dmul>
 80151a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80151ac:	9415      	str	r4, [sp, #84]	@ 0x54
 80151ae:	4656      	mov	r6, sl
 80151b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80151b4:	f7eb fcf0 	bl	8000b98 <__aeabi_d2iz>
 80151b8:	4605      	mov	r5, r0
 80151ba:	f7eb f9d3 	bl	8000564 <__aeabi_i2d>
 80151be:	4602      	mov	r2, r0
 80151c0:	460b      	mov	r3, r1
 80151c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80151c6:	f7eb f87f 	bl	80002c8 <__aeabi_dsub>
 80151ca:	3530      	adds	r5, #48	@ 0x30
 80151cc:	f806 5b01 	strb.w	r5, [r6], #1
 80151d0:	4602      	mov	r2, r0
 80151d2:	460b      	mov	r3, r1
 80151d4:	42a6      	cmp	r6, r4
 80151d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80151da:	f04f 0200 	mov.w	r2, #0
 80151de:	d124      	bne.n	801522a <_dtoa_r+0x662>
 80151e0:	4bac      	ldr	r3, [pc, #688]	@ (8015494 <_dtoa_r+0x8cc>)
 80151e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80151e6:	f7eb f871 	bl	80002cc <__adddf3>
 80151ea:	4602      	mov	r2, r0
 80151ec:	460b      	mov	r3, r1
 80151ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80151f2:	f7eb fcb1 	bl	8000b58 <__aeabi_dcmpgt>
 80151f6:	2800      	cmp	r0, #0
 80151f8:	d145      	bne.n	8015286 <_dtoa_r+0x6be>
 80151fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80151fe:	49a5      	ldr	r1, [pc, #660]	@ (8015494 <_dtoa_r+0x8cc>)
 8015200:	2000      	movs	r0, #0
 8015202:	f7eb f861 	bl	80002c8 <__aeabi_dsub>
 8015206:	4602      	mov	r2, r0
 8015208:	460b      	mov	r3, r1
 801520a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801520e:	f7eb fc85 	bl	8000b1c <__aeabi_dcmplt>
 8015212:	2800      	cmp	r0, #0
 8015214:	f43f aef5 	beq.w	8015002 <_dtoa_r+0x43a>
 8015218:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801521a:	1e73      	subs	r3, r6, #1
 801521c:	9315      	str	r3, [sp, #84]	@ 0x54
 801521e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015222:	2b30      	cmp	r3, #48	@ 0x30
 8015224:	d0f8      	beq.n	8015218 <_dtoa_r+0x650>
 8015226:	9f04      	ldr	r7, [sp, #16]
 8015228:	e73e      	b.n	80150a8 <_dtoa_r+0x4e0>
 801522a:	4b9b      	ldr	r3, [pc, #620]	@ (8015498 <_dtoa_r+0x8d0>)
 801522c:	f7eb fa04 	bl	8000638 <__aeabi_dmul>
 8015230:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015234:	e7bc      	b.n	80151b0 <_dtoa_r+0x5e8>
 8015236:	d10c      	bne.n	8015252 <_dtoa_r+0x68a>
 8015238:	4b98      	ldr	r3, [pc, #608]	@ (801549c <_dtoa_r+0x8d4>)
 801523a:	2200      	movs	r2, #0
 801523c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015240:	f7eb f9fa 	bl	8000638 <__aeabi_dmul>
 8015244:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015248:	f7eb fc7c 	bl	8000b44 <__aeabi_dcmpge>
 801524c:	2800      	cmp	r0, #0
 801524e:	f000 8157 	beq.w	8015500 <_dtoa_r+0x938>
 8015252:	2400      	movs	r4, #0
 8015254:	4625      	mov	r5, r4
 8015256:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015258:	43db      	mvns	r3, r3
 801525a:	9304      	str	r3, [sp, #16]
 801525c:	4656      	mov	r6, sl
 801525e:	2700      	movs	r7, #0
 8015260:	4621      	mov	r1, r4
 8015262:	4658      	mov	r0, fp
 8015264:	f000 fbb4 	bl	80159d0 <_Bfree>
 8015268:	2d00      	cmp	r5, #0
 801526a:	d0dc      	beq.n	8015226 <_dtoa_r+0x65e>
 801526c:	b12f      	cbz	r7, 801527a <_dtoa_r+0x6b2>
 801526e:	42af      	cmp	r7, r5
 8015270:	d003      	beq.n	801527a <_dtoa_r+0x6b2>
 8015272:	4639      	mov	r1, r7
 8015274:	4658      	mov	r0, fp
 8015276:	f000 fbab 	bl	80159d0 <_Bfree>
 801527a:	4629      	mov	r1, r5
 801527c:	4658      	mov	r0, fp
 801527e:	f000 fba7 	bl	80159d0 <_Bfree>
 8015282:	e7d0      	b.n	8015226 <_dtoa_r+0x65e>
 8015284:	9704      	str	r7, [sp, #16]
 8015286:	4633      	mov	r3, r6
 8015288:	461e      	mov	r6, r3
 801528a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801528e:	2a39      	cmp	r2, #57	@ 0x39
 8015290:	d107      	bne.n	80152a2 <_dtoa_r+0x6da>
 8015292:	459a      	cmp	sl, r3
 8015294:	d1f8      	bne.n	8015288 <_dtoa_r+0x6c0>
 8015296:	9a04      	ldr	r2, [sp, #16]
 8015298:	3201      	adds	r2, #1
 801529a:	9204      	str	r2, [sp, #16]
 801529c:	2230      	movs	r2, #48	@ 0x30
 801529e:	f88a 2000 	strb.w	r2, [sl]
 80152a2:	781a      	ldrb	r2, [r3, #0]
 80152a4:	3201      	adds	r2, #1
 80152a6:	701a      	strb	r2, [r3, #0]
 80152a8:	e7bd      	b.n	8015226 <_dtoa_r+0x65e>
 80152aa:	4b7b      	ldr	r3, [pc, #492]	@ (8015498 <_dtoa_r+0x8d0>)
 80152ac:	2200      	movs	r2, #0
 80152ae:	f7eb f9c3 	bl	8000638 <__aeabi_dmul>
 80152b2:	2200      	movs	r2, #0
 80152b4:	2300      	movs	r3, #0
 80152b6:	4604      	mov	r4, r0
 80152b8:	460d      	mov	r5, r1
 80152ba:	f7eb fc25 	bl	8000b08 <__aeabi_dcmpeq>
 80152be:	2800      	cmp	r0, #0
 80152c0:	f43f aebb 	beq.w	801503a <_dtoa_r+0x472>
 80152c4:	e6f0      	b.n	80150a8 <_dtoa_r+0x4e0>
 80152c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80152c8:	2a00      	cmp	r2, #0
 80152ca:	f000 80db 	beq.w	8015484 <_dtoa_r+0x8bc>
 80152ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80152d0:	2a01      	cmp	r2, #1
 80152d2:	f300 80bf 	bgt.w	8015454 <_dtoa_r+0x88c>
 80152d6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80152d8:	2a00      	cmp	r2, #0
 80152da:	f000 80b7 	beq.w	801544c <_dtoa_r+0x884>
 80152de:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80152e2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80152e4:	4646      	mov	r6, r8
 80152e6:	9a08      	ldr	r2, [sp, #32]
 80152e8:	2101      	movs	r1, #1
 80152ea:	441a      	add	r2, r3
 80152ec:	4658      	mov	r0, fp
 80152ee:	4498      	add	r8, r3
 80152f0:	9208      	str	r2, [sp, #32]
 80152f2:	f000 fc21 	bl	8015b38 <__i2b>
 80152f6:	4605      	mov	r5, r0
 80152f8:	b15e      	cbz	r6, 8015312 <_dtoa_r+0x74a>
 80152fa:	9b08      	ldr	r3, [sp, #32]
 80152fc:	2b00      	cmp	r3, #0
 80152fe:	dd08      	ble.n	8015312 <_dtoa_r+0x74a>
 8015300:	42b3      	cmp	r3, r6
 8015302:	9a08      	ldr	r2, [sp, #32]
 8015304:	bfa8      	it	ge
 8015306:	4633      	movge	r3, r6
 8015308:	eba8 0803 	sub.w	r8, r8, r3
 801530c:	1af6      	subs	r6, r6, r3
 801530e:	1ad3      	subs	r3, r2, r3
 8015310:	9308      	str	r3, [sp, #32]
 8015312:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015314:	b1f3      	cbz	r3, 8015354 <_dtoa_r+0x78c>
 8015316:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015318:	2b00      	cmp	r3, #0
 801531a:	f000 80b7 	beq.w	801548c <_dtoa_r+0x8c4>
 801531e:	b18c      	cbz	r4, 8015344 <_dtoa_r+0x77c>
 8015320:	4629      	mov	r1, r5
 8015322:	4622      	mov	r2, r4
 8015324:	4658      	mov	r0, fp
 8015326:	f000 fcc7 	bl	8015cb8 <__pow5mult>
 801532a:	464a      	mov	r2, r9
 801532c:	4601      	mov	r1, r0
 801532e:	4605      	mov	r5, r0
 8015330:	4658      	mov	r0, fp
 8015332:	f000 fc17 	bl	8015b64 <__multiply>
 8015336:	4649      	mov	r1, r9
 8015338:	9004      	str	r0, [sp, #16]
 801533a:	4658      	mov	r0, fp
 801533c:	f000 fb48 	bl	80159d0 <_Bfree>
 8015340:	9b04      	ldr	r3, [sp, #16]
 8015342:	4699      	mov	r9, r3
 8015344:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015346:	1b1a      	subs	r2, r3, r4
 8015348:	d004      	beq.n	8015354 <_dtoa_r+0x78c>
 801534a:	4649      	mov	r1, r9
 801534c:	4658      	mov	r0, fp
 801534e:	f000 fcb3 	bl	8015cb8 <__pow5mult>
 8015352:	4681      	mov	r9, r0
 8015354:	2101      	movs	r1, #1
 8015356:	4658      	mov	r0, fp
 8015358:	f000 fbee 	bl	8015b38 <__i2b>
 801535c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801535e:	4604      	mov	r4, r0
 8015360:	2b00      	cmp	r3, #0
 8015362:	f000 81cf 	beq.w	8015704 <_dtoa_r+0xb3c>
 8015366:	461a      	mov	r2, r3
 8015368:	4601      	mov	r1, r0
 801536a:	4658      	mov	r0, fp
 801536c:	f000 fca4 	bl	8015cb8 <__pow5mult>
 8015370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015372:	2b01      	cmp	r3, #1
 8015374:	4604      	mov	r4, r0
 8015376:	f300 8095 	bgt.w	80154a4 <_dtoa_r+0x8dc>
 801537a:	9b02      	ldr	r3, [sp, #8]
 801537c:	2b00      	cmp	r3, #0
 801537e:	f040 8087 	bne.w	8015490 <_dtoa_r+0x8c8>
 8015382:	9b03      	ldr	r3, [sp, #12]
 8015384:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015388:	2b00      	cmp	r3, #0
 801538a:	f040 8089 	bne.w	80154a0 <_dtoa_r+0x8d8>
 801538e:	9b03      	ldr	r3, [sp, #12]
 8015390:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015394:	0d1b      	lsrs	r3, r3, #20
 8015396:	051b      	lsls	r3, r3, #20
 8015398:	b12b      	cbz	r3, 80153a6 <_dtoa_r+0x7de>
 801539a:	9b08      	ldr	r3, [sp, #32]
 801539c:	3301      	adds	r3, #1
 801539e:	9308      	str	r3, [sp, #32]
 80153a0:	f108 0801 	add.w	r8, r8, #1
 80153a4:	2301      	movs	r3, #1
 80153a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80153a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80153aa:	2b00      	cmp	r3, #0
 80153ac:	f000 81b0 	beq.w	8015710 <_dtoa_r+0xb48>
 80153b0:	6923      	ldr	r3, [r4, #16]
 80153b2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80153b6:	6918      	ldr	r0, [r3, #16]
 80153b8:	f000 fb72 	bl	8015aa0 <__hi0bits>
 80153bc:	f1c0 0020 	rsb	r0, r0, #32
 80153c0:	9b08      	ldr	r3, [sp, #32]
 80153c2:	4418      	add	r0, r3
 80153c4:	f010 001f 	ands.w	r0, r0, #31
 80153c8:	d077      	beq.n	80154ba <_dtoa_r+0x8f2>
 80153ca:	f1c0 0320 	rsb	r3, r0, #32
 80153ce:	2b04      	cmp	r3, #4
 80153d0:	dd6b      	ble.n	80154aa <_dtoa_r+0x8e2>
 80153d2:	9b08      	ldr	r3, [sp, #32]
 80153d4:	f1c0 001c 	rsb	r0, r0, #28
 80153d8:	4403      	add	r3, r0
 80153da:	4480      	add	r8, r0
 80153dc:	4406      	add	r6, r0
 80153de:	9308      	str	r3, [sp, #32]
 80153e0:	f1b8 0f00 	cmp.w	r8, #0
 80153e4:	dd05      	ble.n	80153f2 <_dtoa_r+0x82a>
 80153e6:	4649      	mov	r1, r9
 80153e8:	4642      	mov	r2, r8
 80153ea:	4658      	mov	r0, fp
 80153ec:	f000 fcbe 	bl	8015d6c <__lshift>
 80153f0:	4681      	mov	r9, r0
 80153f2:	9b08      	ldr	r3, [sp, #32]
 80153f4:	2b00      	cmp	r3, #0
 80153f6:	dd05      	ble.n	8015404 <_dtoa_r+0x83c>
 80153f8:	4621      	mov	r1, r4
 80153fa:	461a      	mov	r2, r3
 80153fc:	4658      	mov	r0, fp
 80153fe:	f000 fcb5 	bl	8015d6c <__lshift>
 8015402:	4604      	mov	r4, r0
 8015404:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015406:	2b00      	cmp	r3, #0
 8015408:	d059      	beq.n	80154be <_dtoa_r+0x8f6>
 801540a:	4621      	mov	r1, r4
 801540c:	4648      	mov	r0, r9
 801540e:	f000 fd19 	bl	8015e44 <__mcmp>
 8015412:	2800      	cmp	r0, #0
 8015414:	da53      	bge.n	80154be <_dtoa_r+0x8f6>
 8015416:	1e7b      	subs	r3, r7, #1
 8015418:	9304      	str	r3, [sp, #16]
 801541a:	4649      	mov	r1, r9
 801541c:	2300      	movs	r3, #0
 801541e:	220a      	movs	r2, #10
 8015420:	4658      	mov	r0, fp
 8015422:	f000 faf7 	bl	8015a14 <__multadd>
 8015426:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015428:	4681      	mov	r9, r0
 801542a:	2b00      	cmp	r3, #0
 801542c:	f000 8172 	beq.w	8015714 <_dtoa_r+0xb4c>
 8015430:	2300      	movs	r3, #0
 8015432:	4629      	mov	r1, r5
 8015434:	220a      	movs	r2, #10
 8015436:	4658      	mov	r0, fp
 8015438:	f000 faec 	bl	8015a14 <__multadd>
 801543c:	9b00      	ldr	r3, [sp, #0]
 801543e:	2b00      	cmp	r3, #0
 8015440:	4605      	mov	r5, r0
 8015442:	dc67      	bgt.n	8015514 <_dtoa_r+0x94c>
 8015444:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015446:	2b02      	cmp	r3, #2
 8015448:	dc41      	bgt.n	80154ce <_dtoa_r+0x906>
 801544a:	e063      	b.n	8015514 <_dtoa_r+0x94c>
 801544c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801544e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8015452:	e746      	b.n	80152e2 <_dtoa_r+0x71a>
 8015454:	9b07      	ldr	r3, [sp, #28]
 8015456:	1e5c      	subs	r4, r3, #1
 8015458:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801545a:	42a3      	cmp	r3, r4
 801545c:	bfbf      	itttt	lt
 801545e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8015460:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8015462:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8015464:	1ae3      	sublt	r3, r4, r3
 8015466:	bfb4      	ite	lt
 8015468:	18d2      	addlt	r2, r2, r3
 801546a:	1b1c      	subge	r4, r3, r4
 801546c:	9b07      	ldr	r3, [sp, #28]
 801546e:	bfbc      	itt	lt
 8015470:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8015472:	2400      	movlt	r4, #0
 8015474:	2b00      	cmp	r3, #0
 8015476:	bfb5      	itete	lt
 8015478:	eba8 0603 	sublt.w	r6, r8, r3
 801547c:	9b07      	ldrge	r3, [sp, #28]
 801547e:	2300      	movlt	r3, #0
 8015480:	4646      	movge	r6, r8
 8015482:	e730      	b.n	80152e6 <_dtoa_r+0x71e>
 8015484:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8015486:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8015488:	4646      	mov	r6, r8
 801548a:	e735      	b.n	80152f8 <_dtoa_r+0x730>
 801548c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801548e:	e75c      	b.n	801534a <_dtoa_r+0x782>
 8015490:	2300      	movs	r3, #0
 8015492:	e788      	b.n	80153a6 <_dtoa_r+0x7de>
 8015494:	3fe00000 	.word	0x3fe00000
 8015498:	40240000 	.word	0x40240000
 801549c:	40140000 	.word	0x40140000
 80154a0:	9b02      	ldr	r3, [sp, #8]
 80154a2:	e780      	b.n	80153a6 <_dtoa_r+0x7de>
 80154a4:	2300      	movs	r3, #0
 80154a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80154a8:	e782      	b.n	80153b0 <_dtoa_r+0x7e8>
 80154aa:	d099      	beq.n	80153e0 <_dtoa_r+0x818>
 80154ac:	9a08      	ldr	r2, [sp, #32]
 80154ae:	331c      	adds	r3, #28
 80154b0:	441a      	add	r2, r3
 80154b2:	4498      	add	r8, r3
 80154b4:	441e      	add	r6, r3
 80154b6:	9208      	str	r2, [sp, #32]
 80154b8:	e792      	b.n	80153e0 <_dtoa_r+0x818>
 80154ba:	4603      	mov	r3, r0
 80154bc:	e7f6      	b.n	80154ac <_dtoa_r+0x8e4>
 80154be:	9b07      	ldr	r3, [sp, #28]
 80154c0:	9704      	str	r7, [sp, #16]
 80154c2:	2b00      	cmp	r3, #0
 80154c4:	dc20      	bgt.n	8015508 <_dtoa_r+0x940>
 80154c6:	9300      	str	r3, [sp, #0]
 80154c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80154ca:	2b02      	cmp	r3, #2
 80154cc:	dd1e      	ble.n	801550c <_dtoa_r+0x944>
 80154ce:	9b00      	ldr	r3, [sp, #0]
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	f47f aec0 	bne.w	8015256 <_dtoa_r+0x68e>
 80154d6:	4621      	mov	r1, r4
 80154d8:	2205      	movs	r2, #5
 80154da:	4658      	mov	r0, fp
 80154dc:	f000 fa9a 	bl	8015a14 <__multadd>
 80154e0:	4601      	mov	r1, r0
 80154e2:	4604      	mov	r4, r0
 80154e4:	4648      	mov	r0, r9
 80154e6:	f000 fcad 	bl	8015e44 <__mcmp>
 80154ea:	2800      	cmp	r0, #0
 80154ec:	f77f aeb3 	ble.w	8015256 <_dtoa_r+0x68e>
 80154f0:	4656      	mov	r6, sl
 80154f2:	2331      	movs	r3, #49	@ 0x31
 80154f4:	f806 3b01 	strb.w	r3, [r6], #1
 80154f8:	9b04      	ldr	r3, [sp, #16]
 80154fa:	3301      	adds	r3, #1
 80154fc:	9304      	str	r3, [sp, #16]
 80154fe:	e6ae      	b.n	801525e <_dtoa_r+0x696>
 8015500:	9c07      	ldr	r4, [sp, #28]
 8015502:	9704      	str	r7, [sp, #16]
 8015504:	4625      	mov	r5, r4
 8015506:	e7f3      	b.n	80154f0 <_dtoa_r+0x928>
 8015508:	9b07      	ldr	r3, [sp, #28]
 801550a:	9300      	str	r3, [sp, #0]
 801550c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801550e:	2b00      	cmp	r3, #0
 8015510:	f000 8104 	beq.w	801571c <_dtoa_r+0xb54>
 8015514:	2e00      	cmp	r6, #0
 8015516:	dd05      	ble.n	8015524 <_dtoa_r+0x95c>
 8015518:	4629      	mov	r1, r5
 801551a:	4632      	mov	r2, r6
 801551c:	4658      	mov	r0, fp
 801551e:	f000 fc25 	bl	8015d6c <__lshift>
 8015522:	4605      	mov	r5, r0
 8015524:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015526:	2b00      	cmp	r3, #0
 8015528:	d05a      	beq.n	80155e0 <_dtoa_r+0xa18>
 801552a:	6869      	ldr	r1, [r5, #4]
 801552c:	4658      	mov	r0, fp
 801552e:	f000 fa0f 	bl	8015950 <_Balloc>
 8015532:	4606      	mov	r6, r0
 8015534:	b928      	cbnz	r0, 8015542 <_dtoa_r+0x97a>
 8015536:	4b84      	ldr	r3, [pc, #528]	@ (8015748 <_dtoa_r+0xb80>)
 8015538:	4602      	mov	r2, r0
 801553a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801553e:	f7ff bb5a 	b.w	8014bf6 <_dtoa_r+0x2e>
 8015542:	692a      	ldr	r2, [r5, #16]
 8015544:	3202      	adds	r2, #2
 8015546:	0092      	lsls	r2, r2, #2
 8015548:	f105 010c 	add.w	r1, r5, #12
 801554c:	300c      	adds	r0, #12
 801554e:	f7ff faa4 	bl	8014a9a <memcpy>
 8015552:	2201      	movs	r2, #1
 8015554:	4631      	mov	r1, r6
 8015556:	4658      	mov	r0, fp
 8015558:	f000 fc08 	bl	8015d6c <__lshift>
 801555c:	f10a 0301 	add.w	r3, sl, #1
 8015560:	9307      	str	r3, [sp, #28]
 8015562:	9b00      	ldr	r3, [sp, #0]
 8015564:	4453      	add	r3, sl
 8015566:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015568:	9b02      	ldr	r3, [sp, #8]
 801556a:	f003 0301 	and.w	r3, r3, #1
 801556e:	462f      	mov	r7, r5
 8015570:	930a      	str	r3, [sp, #40]	@ 0x28
 8015572:	4605      	mov	r5, r0
 8015574:	9b07      	ldr	r3, [sp, #28]
 8015576:	4621      	mov	r1, r4
 8015578:	3b01      	subs	r3, #1
 801557a:	4648      	mov	r0, r9
 801557c:	9300      	str	r3, [sp, #0]
 801557e:	f7ff fa9a 	bl	8014ab6 <quorem>
 8015582:	4639      	mov	r1, r7
 8015584:	9002      	str	r0, [sp, #8]
 8015586:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801558a:	4648      	mov	r0, r9
 801558c:	f000 fc5a 	bl	8015e44 <__mcmp>
 8015590:	462a      	mov	r2, r5
 8015592:	9008      	str	r0, [sp, #32]
 8015594:	4621      	mov	r1, r4
 8015596:	4658      	mov	r0, fp
 8015598:	f000 fc70 	bl	8015e7c <__mdiff>
 801559c:	68c2      	ldr	r2, [r0, #12]
 801559e:	4606      	mov	r6, r0
 80155a0:	bb02      	cbnz	r2, 80155e4 <_dtoa_r+0xa1c>
 80155a2:	4601      	mov	r1, r0
 80155a4:	4648      	mov	r0, r9
 80155a6:	f000 fc4d 	bl	8015e44 <__mcmp>
 80155aa:	4602      	mov	r2, r0
 80155ac:	4631      	mov	r1, r6
 80155ae:	4658      	mov	r0, fp
 80155b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80155b2:	f000 fa0d 	bl	80159d0 <_Bfree>
 80155b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80155b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80155ba:	9e07      	ldr	r6, [sp, #28]
 80155bc:	ea43 0102 	orr.w	r1, r3, r2
 80155c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80155c2:	4319      	orrs	r1, r3
 80155c4:	d110      	bne.n	80155e8 <_dtoa_r+0xa20>
 80155c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80155ca:	d029      	beq.n	8015620 <_dtoa_r+0xa58>
 80155cc:	9b08      	ldr	r3, [sp, #32]
 80155ce:	2b00      	cmp	r3, #0
 80155d0:	dd02      	ble.n	80155d8 <_dtoa_r+0xa10>
 80155d2:	9b02      	ldr	r3, [sp, #8]
 80155d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80155d8:	9b00      	ldr	r3, [sp, #0]
 80155da:	f883 8000 	strb.w	r8, [r3]
 80155de:	e63f      	b.n	8015260 <_dtoa_r+0x698>
 80155e0:	4628      	mov	r0, r5
 80155e2:	e7bb      	b.n	801555c <_dtoa_r+0x994>
 80155e4:	2201      	movs	r2, #1
 80155e6:	e7e1      	b.n	80155ac <_dtoa_r+0x9e4>
 80155e8:	9b08      	ldr	r3, [sp, #32]
 80155ea:	2b00      	cmp	r3, #0
 80155ec:	db04      	blt.n	80155f8 <_dtoa_r+0xa30>
 80155ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80155f0:	430b      	orrs	r3, r1
 80155f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80155f4:	430b      	orrs	r3, r1
 80155f6:	d120      	bne.n	801563a <_dtoa_r+0xa72>
 80155f8:	2a00      	cmp	r2, #0
 80155fa:	dded      	ble.n	80155d8 <_dtoa_r+0xa10>
 80155fc:	4649      	mov	r1, r9
 80155fe:	2201      	movs	r2, #1
 8015600:	4658      	mov	r0, fp
 8015602:	f000 fbb3 	bl	8015d6c <__lshift>
 8015606:	4621      	mov	r1, r4
 8015608:	4681      	mov	r9, r0
 801560a:	f000 fc1b 	bl	8015e44 <__mcmp>
 801560e:	2800      	cmp	r0, #0
 8015610:	dc03      	bgt.n	801561a <_dtoa_r+0xa52>
 8015612:	d1e1      	bne.n	80155d8 <_dtoa_r+0xa10>
 8015614:	f018 0f01 	tst.w	r8, #1
 8015618:	d0de      	beq.n	80155d8 <_dtoa_r+0xa10>
 801561a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801561e:	d1d8      	bne.n	80155d2 <_dtoa_r+0xa0a>
 8015620:	9a00      	ldr	r2, [sp, #0]
 8015622:	2339      	movs	r3, #57	@ 0x39
 8015624:	7013      	strb	r3, [r2, #0]
 8015626:	4633      	mov	r3, r6
 8015628:	461e      	mov	r6, r3
 801562a:	3b01      	subs	r3, #1
 801562c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015630:	2a39      	cmp	r2, #57	@ 0x39
 8015632:	d052      	beq.n	80156da <_dtoa_r+0xb12>
 8015634:	3201      	adds	r2, #1
 8015636:	701a      	strb	r2, [r3, #0]
 8015638:	e612      	b.n	8015260 <_dtoa_r+0x698>
 801563a:	2a00      	cmp	r2, #0
 801563c:	dd07      	ble.n	801564e <_dtoa_r+0xa86>
 801563e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8015642:	d0ed      	beq.n	8015620 <_dtoa_r+0xa58>
 8015644:	9a00      	ldr	r2, [sp, #0]
 8015646:	f108 0301 	add.w	r3, r8, #1
 801564a:	7013      	strb	r3, [r2, #0]
 801564c:	e608      	b.n	8015260 <_dtoa_r+0x698>
 801564e:	9b07      	ldr	r3, [sp, #28]
 8015650:	9a07      	ldr	r2, [sp, #28]
 8015652:	f803 8c01 	strb.w	r8, [r3, #-1]
 8015656:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015658:	4293      	cmp	r3, r2
 801565a:	d028      	beq.n	80156ae <_dtoa_r+0xae6>
 801565c:	4649      	mov	r1, r9
 801565e:	2300      	movs	r3, #0
 8015660:	220a      	movs	r2, #10
 8015662:	4658      	mov	r0, fp
 8015664:	f000 f9d6 	bl	8015a14 <__multadd>
 8015668:	42af      	cmp	r7, r5
 801566a:	4681      	mov	r9, r0
 801566c:	f04f 0300 	mov.w	r3, #0
 8015670:	f04f 020a 	mov.w	r2, #10
 8015674:	4639      	mov	r1, r7
 8015676:	4658      	mov	r0, fp
 8015678:	d107      	bne.n	801568a <_dtoa_r+0xac2>
 801567a:	f000 f9cb 	bl	8015a14 <__multadd>
 801567e:	4607      	mov	r7, r0
 8015680:	4605      	mov	r5, r0
 8015682:	9b07      	ldr	r3, [sp, #28]
 8015684:	3301      	adds	r3, #1
 8015686:	9307      	str	r3, [sp, #28]
 8015688:	e774      	b.n	8015574 <_dtoa_r+0x9ac>
 801568a:	f000 f9c3 	bl	8015a14 <__multadd>
 801568e:	4629      	mov	r1, r5
 8015690:	4607      	mov	r7, r0
 8015692:	2300      	movs	r3, #0
 8015694:	220a      	movs	r2, #10
 8015696:	4658      	mov	r0, fp
 8015698:	f000 f9bc 	bl	8015a14 <__multadd>
 801569c:	4605      	mov	r5, r0
 801569e:	e7f0      	b.n	8015682 <_dtoa_r+0xaba>
 80156a0:	9b00      	ldr	r3, [sp, #0]
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	bfcc      	ite	gt
 80156a6:	461e      	movgt	r6, r3
 80156a8:	2601      	movle	r6, #1
 80156aa:	4456      	add	r6, sl
 80156ac:	2700      	movs	r7, #0
 80156ae:	4649      	mov	r1, r9
 80156b0:	2201      	movs	r2, #1
 80156b2:	4658      	mov	r0, fp
 80156b4:	f000 fb5a 	bl	8015d6c <__lshift>
 80156b8:	4621      	mov	r1, r4
 80156ba:	4681      	mov	r9, r0
 80156bc:	f000 fbc2 	bl	8015e44 <__mcmp>
 80156c0:	2800      	cmp	r0, #0
 80156c2:	dcb0      	bgt.n	8015626 <_dtoa_r+0xa5e>
 80156c4:	d102      	bne.n	80156cc <_dtoa_r+0xb04>
 80156c6:	f018 0f01 	tst.w	r8, #1
 80156ca:	d1ac      	bne.n	8015626 <_dtoa_r+0xa5e>
 80156cc:	4633      	mov	r3, r6
 80156ce:	461e      	mov	r6, r3
 80156d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80156d4:	2a30      	cmp	r2, #48	@ 0x30
 80156d6:	d0fa      	beq.n	80156ce <_dtoa_r+0xb06>
 80156d8:	e5c2      	b.n	8015260 <_dtoa_r+0x698>
 80156da:	459a      	cmp	sl, r3
 80156dc:	d1a4      	bne.n	8015628 <_dtoa_r+0xa60>
 80156de:	9b04      	ldr	r3, [sp, #16]
 80156e0:	3301      	adds	r3, #1
 80156e2:	9304      	str	r3, [sp, #16]
 80156e4:	2331      	movs	r3, #49	@ 0x31
 80156e6:	f88a 3000 	strb.w	r3, [sl]
 80156ea:	e5b9      	b.n	8015260 <_dtoa_r+0x698>
 80156ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80156ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801574c <_dtoa_r+0xb84>
 80156f2:	b11b      	cbz	r3, 80156fc <_dtoa_r+0xb34>
 80156f4:	f10a 0308 	add.w	r3, sl, #8
 80156f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80156fa:	6013      	str	r3, [r2, #0]
 80156fc:	4650      	mov	r0, sl
 80156fe:	b019      	add	sp, #100	@ 0x64
 8015700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015704:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015706:	2b01      	cmp	r3, #1
 8015708:	f77f ae37 	ble.w	801537a <_dtoa_r+0x7b2>
 801570c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801570e:	930a      	str	r3, [sp, #40]	@ 0x28
 8015710:	2001      	movs	r0, #1
 8015712:	e655      	b.n	80153c0 <_dtoa_r+0x7f8>
 8015714:	9b00      	ldr	r3, [sp, #0]
 8015716:	2b00      	cmp	r3, #0
 8015718:	f77f aed6 	ble.w	80154c8 <_dtoa_r+0x900>
 801571c:	4656      	mov	r6, sl
 801571e:	4621      	mov	r1, r4
 8015720:	4648      	mov	r0, r9
 8015722:	f7ff f9c8 	bl	8014ab6 <quorem>
 8015726:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801572a:	f806 8b01 	strb.w	r8, [r6], #1
 801572e:	9b00      	ldr	r3, [sp, #0]
 8015730:	eba6 020a 	sub.w	r2, r6, sl
 8015734:	4293      	cmp	r3, r2
 8015736:	ddb3      	ble.n	80156a0 <_dtoa_r+0xad8>
 8015738:	4649      	mov	r1, r9
 801573a:	2300      	movs	r3, #0
 801573c:	220a      	movs	r2, #10
 801573e:	4658      	mov	r0, fp
 8015740:	f000 f968 	bl	8015a14 <__multadd>
 8015744:	4681      	mov	r9, r0
 8015746:	e7ea      	b.n	801571e <_dtoa_r+0xb56>
 8015748:	08039f4a 	.word	0x08039f4a
 801574c:	08039ece 	.word	0x08039ece

08015750 <_free_r>:
 8015750:	b538      	push	{r3, r4, r5, lr}
 8015752:	4605      	mov	r5, r0
 8015754:	2900      	cmp	r1, #0
 8015756:	d041      	beq.n	80157dc <_free_r+0x8c>
 8015758:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801575c:	1f0c      	subs	r4, r1, #4
 801575e:	2b00      	cmp	r3, #0
 8015760:	bfb8      	it	lt
 8015762:	18e4      	addlt	r4, r4, r3
 8015764:	f000 f8e8 	bl	8015938 <__malloc_lock>
 8015768:	4a1d      	ldr	r2, [pc, #116]	@ (80157e0 <_free_r+0x90>)
 801576a:	6813      	ldr	r3, [r2, #0]
 801576c:	b933      	cbnz	r3, 801577c <_free_r+0x2c>
 801576e:	6063      	str	r3, [r4, #4]
 8015770:	6014      	str	r4, [r2, #0]
 8015772:	4628      	mov	r0, r5
 8015774:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015778:	f000 b8e4 	b.w	8015944 <__malloc_unlock>
 801577c:	42a3      	cmp	r3, r4
 801577e:	d908      	bls.n	8015792 <_free_r+0x42>
 8015780:	6820      	ldr	r0, [r4, #0]
 8015782:	1821      	adds	r1, r4, r0
 8015784:	428b      	cmp	r3, r1
 8015786:	bf01      	itttt	eq
 8015788:	6819      	ldreq	r1, [r3, #0]
 801578a:	685b      	ldreq	r3, [r3, #4]
 801578c:	1809      	addeq	r1, r1, r0
 801578e:	6021      	streq	r1, [r4, #0]
 8015790:	e7ed      	b.n	801576e <_free_r+0x1e>
 8015792:	461a      	mov	r2, r3
 8015794:	685b      	ldr	r3, [r3, #4]
 8015796:	b10b      	cbz	r3, 801579c <_free_r+0x4c>
 8015798:	42a3      	cmp	r3, r4
 801579a:	d9fa      	bls.n	8015792 <_free_r+0x42>
 801579c:	6811      	ldr	r1, [r2, #0]
 801579e:	1850      	adds	r0, r2, r1
 80157a0:	42a0      	cmp	r0, r4
 80157a2:	d10b      	bne.n	80157bc <_free_r+0x6c>
 80157a4:	6820      	ldr	r0, [r4, #0]
 80157a6:	4401      	add	r1, r0
 80157a8:	1850      	adds	r0, r2, r1
 80157aa:	4283      	cmp	r3, r0
 80157ac:	6011      	str	r1, [r2, #0]
 80157ae:	d1e0      	bne.n	8015772 <_free_r+0x22>
 80157b0:	6818      	ldr	r0, [r3, #0]
 80157b2:	685b      	ldr	r3, [r3, #4]
 80157b4:	6053      	str	r3, [r2, #4]
 80157b6:	4408      	add	r0, r1
 80157b8:	6010      	str	r0, [r2, #0]
 80157ba:	e7da      	b.n	8015772 <_free_r+0x22>
 80157bc:	d902      	bls.n	80157c4 <_free_r+0x74>
 80157be:	230c      	movs	r3, #12
 80157c0:	602b      	str	r3, [r5, #0]
 80157c2:	e7d6      	b.n	8015772 <_free_r+0x22>
 80157c4:	6820      	ldr	r0, [r4, #0]
 80157c6:	1821      	adds	r1, r4, r0
 80157c8:	428b      	cmp	r3, r1
 80157ca:	bf04      	itt	eq
 80157cc:	6819      	ldreq	r1, [r3, #0]
 80157ce:	685b      	ldreq	r3, [r3, #4]
 80157d0:	6063      	str	r3, [r4, #4]
 80157d2:	bf04      	itt	eq
 80157d4:	1809      	addeq	r1, r1, r0
 80157d6:	6021      	streq	r1, [r4, #0]
 80157d8:	6054      	str	r4, [r2, #4]
 80157da:	e7ca      	b.n	8015772 <_free_r+0x22>
 80157dc:	bd38      	pop	{r3, r4, r5, pc}
 80157de:	bf00      	nop
 80157e0:	2000c0cc 	.word	0x2000c0cc

080157e4 <malloc>:
 80157e4:	4b02      	ldr	r3, [pc, #8]	@ (80157f0 <malloc+0xc>)
 80157e6:	4601      	mov	r1, r0
 80157e8:	6818      	ldr	r0, [r3, #0]
 80157ea:	f000 b825 	b.w	8015838 <_malloc_r>
 80157ee:	bf00      	nop
 80157f0:	200000a8 	.word	0x200000a8

080157f4 <sbrk_aligned>:
 80157f4:	b570      	push	{r4, r5, r6, lr}
 80157f6:	4e0f      	ldr	r6, [pc, #60]	@ (8015834 <sbrk_aligned+0x40>)
 80157f8:	460c      	mov	r4, r1
 80157fa:	6831      	ldr	r1, [r6, #0]
 80157fc:	4605      	mov	r5, r0
 80157fe:	b911      	cbnz	r1, 8015806 <sbrk_aligned+0x12>
 8015800:	f000 fe9a 	bl	8016538 <_sbrk_r>
 8015804:	6030      	str	r0, [r6, #0]
 8015806:	4621      	mov	r1, r4
 8015808:	4628      	mov	r0, r5
 801580a:	f000 fe95 	bl	8016538 <_sbrk_r>
 801580e:	1c43      	adds	r3, r0, #1
 8015810:	d103      	bne.n	801581a <sbrk_aligned+0x26>
 8015812:	f04f 34ff 	mov.w	r4, #4294967295
 8015816:	4620      	mov	r0, r4
 8015818:	bd70      	pop	{r4, r5, r6, pc}
 801581a:	1cc4      	adds	r4, r0, #3
 801581c:	f024 0403 	bic.w	r4, r4, #3
 8015820:	42a0      	cmp	r0, r4
 8015822:	d0f8      	beq.n	8015816 <sbrk_aligned+0x22>
 8015824:	1a21      	subs	r1, r4, r0
 8015826:	4628      	mov	r0, r5
 8015828:	f000 fe86 	bl	8016538 <_sbrk_r>
 801582c:	3001      	adds	r0, #1
 801582e:	d1f2      	bne.n	8015816 <sbrk_aligned+0x22>
 8015830:	e7ef      	b.n	8015812 <sbrk_aligned+0x1e>
 8015832:	bf00      	nop
 8015834:	2000c0c8 	.word	0x2000c0c8

08015838 <_malloc_r>:
 8015838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801583c:	1ccd      	adds	r5, r1, #3
 801583e:	f025 0503 	bic.w	r5, r5, #3
 8015842:	3508      	adds	r5, #8
 8015844:	2d0c      	cmp	r5, #12
 8015846:	bf38      	it	cc
 8015848:	250c      	movcc	r5, #12
 801584a:	2d00      	cmp	r5, #0
 801584c:	4606      	mov	r6, r0
 801584e:	db01      	blt.n	8015854 <_malloc_r+0x1c>
 8015850:	42a9      	cmp	r1, r5
 8015852:	d904      	bls.n	801585e <_malloc_r+0x26>
 8015854:	230c      	movs	r3, #12
 8015856:	6033      	str	r3, [r6, #0]
 8015858:	2000      	movs	r0, #0
 801585a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801585e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015934 <_malloc_r+0xfc>
 8015862:	f000 f869 	bl	8015938 <__malloc_lock>
 8015866:	f8d8 3000 	ldr.w	r3, [r8]
 801586a:	461c      	mov	r4, r3
 801586c:	bb44      	cbnz	r4, 80158c0 <_malloc_r+0x88>
 801586e:	4629      	mov	r1, r5
 8015870:	4630      	mov	r0, r6
 8015872:	f7ff ffbf 	bl	80157f4 <sbrk_aligned>
 8015876:	1c43      	adds	r3, r0, #1
 8015878:	4604      	mov	r4, r0
 801587a:	d158      	bne.n	801592e <_malloc_r+0xf6>
 801587c:	f8d8 4000 	ldr.w	r4, [r8]
 8015880:	4627      	mov	r7, r4
 8015882:	2f00      	cmp	r7, #0
 8015884:	d143      	bne.n	801590e <_malloc_r+0xd6>
 8015886:	2c00      	cmp	r4, #0
 8015888:	d04b      	beq.n	8015922 <_malloc_r+0xea>
 801588a:	6823      	ldr	r3, [r4, #0]
 801588c:	4639      	mov	r1, r7
 801588e:	4630      	mov	r0, r6
 8015890:	eb04 0903 	add.w	r9, r4, r3
 8015894:	f000 fe50 	bl	8016538 <_sbrk_r>
 8015898:	4581      	cmp	r9, r0
 801589a:	d142      	bne.n	8015922 <_malloc_r+0xea>
 801589c:	6821      	ldr	r1, [r4, #0]
 801589e:	1a6d      	subs	r5, r5, r1
 80158a0:	4629      	mov	r1, r5
 80158a2:	4630      	mov	r0, r6
 80158a4:	f7ff ffa6 	bl	80157f4 <sbrk_aligned>
 80158a8:	3001      	adds	r0, #1
 80158aa:	d03a      	beq.n	8015922 <_malloc_r+0xea>
 80158ac:	6823      	ldr	r3, [r4, #0]
 80158ae:	442b      	add	r3, r5
 80158b0:	6023      	str	r3, [r4, #0]
 80158b2:	f8d8 3000 	ldr.w	r3, [r8]
 80158b6:	685a      	ldr	r2, [r3, #4]
 80158b8:	bb62      	cbnz	r2, 8015914 <_malloc_r+0xdc>
 80158ba:	f8c8 7000 	str.w	r7, [r8]
 80158be:	e00f      	b.n	80158e0 <_malloc_r+0xa8>
 80158c0:	6822      	ldr	r2, [r4, #0]
 80158c2:	1b52      	subs	r2, r2, r5
 80158c4:	d420      	bmi.n	8015908 <_malloc_r+0xd0>
 80158c6:	2a0b      	cmp	r2, #11
 80158c8:	d917      	bls.n	80158fa <_malloc_r+0xc2>
 80158ca:	1961      	adds	r1, r4, r5
 80158cc:	42a3      	cmp	r3, r4
 80158ce:	6025      	str	r5, [r4, #0]
 80158d0:	bf18      	it	ne
 80158d2:	6059      	strne	r1, [r3, #4]
 80158d4:	6863      	ldr	r3, [r4, #4]
 80158d6:	bf08      	it	eq
 80158d8:	f8c8 1000 	streq.w	r1, [r8]
 80158dc:	5162      	str	r2, [r4, r5]
 80158de:	604b      	str	r3, [r1, #4]
 80158e0:	4630      	mov	r0, r6
 80158e2:	f000 f82f 	bl	8015944 <__malloc_unlock>
 80158e6:	f104 000b 	add.w	r0, r4, #11
 80158ea:	1d23      	adds	r3, r4, #4
 80158ec:	f020 0007 	bic.w	r0, r0, #7
 80158f0:	1ac2      	subs	r2, r0, r3
 80158f2:	bf1c      	itt	ne
 80158f4:	1a1b      	subne	r3, r3, r0
 80158f6:	50a3      	strne	r3, [r4, r2]
 80158f8:	e7af      	b.n	801585a <_malloc_r+0x22>
 80158fa:	6862      	ldr	r2, [r4, #4]
 80158fc:	42a3      	cmp	r3, r4
 80158fe:	bf0c      	ite	eq
 8015900:	f8c8 2000 	streq.w	r2, [r8]
 8015904:	605a      	strne	r2, [r3, #4]
 8015906:	e7eb      	b.n	80158e0 <_malloc_r+0xa8>
 8015908:	4623      	mov	r3, r4
 801590a:	6864      	ldr	r4, [r4, #4]
 801590c:	e7ae      	b.n	801586c <_malloc_r+0x34>
 801590e:	463c      	mov	r4, r7
 8015910:	687f      	ldr	r7, [r7, #4]
 8015912:	e7b6      	b.n	8015882 <_malloc_r+0x4a>
 8015914:	461a      	mov	r2, r3
 8015916:	685b      	ldr	r3, [r3, #4]
 8015918:	42a3      	cmp	r3, r4
 801591a:	d1fb      	bne.n	8015914 <_malloc_r+0xdc>
 801591c:	2300      	movs	r3, #0
 801591e:	6053      	str	r3, [r2, #4]
 8015920:	e7de      	b.n	80158e0 <_malloc_r+0xa8>
 8015922:	230c      	movs	r3, #12
 8015924:	6033      	str	r3, [r6, #0]
 8015926:	4630      	mov	r0, r6
 8015928:	f000 f80c 	bl	8015944 <__malloc_unlock>
 801592c:	e794      	b.n	8015858 <_malloc_r+0x20>
 801592e:	6005      	str	r5, [r0, #0]
 8015930:	e7d6      	b.n	80158e0 <_malloc_r+0xa8>
 8015932:	bf00      	nop
 8015934:	2000c0cc 	.word	0x2000c0cc

08015938 <__malloc_lock>:
 8015938:	4801      	ldr	r0, [pc, #4]	@ (8015940 <__malloc_lock+0x8>)
 801593a:	f7ff b8ac 	b.w	8014a96 <__retarget_lock_acquire_recursive>
 801593e:	bf00      	nop
 8015940:	2000c0c4 	.word	0x2000c0c4

08015944 <__malloc_unlock>:
 8015944:	4801      	ldr	r0, [pc, #4]	@ (801594c <__malloc_unlock+0x8>)
 8015946:	f7ff b8a7 	b.w	8014a98 <__retarget_lock_release_recursive>
 801594a:	bf00      	nop
 801594c:	2000c0c4 	.word	0x2000c0c4

08015950 <_Balloc>:
 8015950:	b570      	push	{r4, r5, r6, lr}
 8015952:	69c6      	ldr	r6, [r0, #28]
 8015954:	4604      	mov	r4, r0
 8015956:	460d      	mov	r5, r1
 8015958:	b976      	cbnz	r6, 8015978 <_Balloc+0x28>
 801595a:	2010      	movs	r0, #16
 801595c:	f7ff ff42 	bl	80157e4 <malloc>
 8015960:	4602      	mov	r2, r0
 8015962:	61e0      	str	r0, [r4, #28]
 8015964:	b920      	cbnz	r0, 8015970 <_Balloc+0x20>
 8015966:	4b18      	ldr	r3, [pc, #96]	@ (80159c8 <_Balloc+0x78>)
 8015968:	4818      	ldr	r0, [pc, #96]	@ (80159cc <_Balloc+0x7c>)
 801596a:	216b      	movs	r1, #107	@ 0x6b
 801596c:	f000 fdf4 	bl	8016558 <__assert_func>
 8015970:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015974:	6006      	str	r6, [r0, #0]
 8015976:	60c6      	str	r6, [r0, #12]
 8015978:	69e6      	ldr	r6, [r4, #28]
 801597a:	68f3      	ldr	r3, [r6, #12]
 801597c:	b183      	cbz	r3, 80159a0 <_Balloc+0x50>
 801597e:	69e3      	ldr	r3, [r4, #28]
 8015980:	68db      	ldr	r3, [r3, #12]
 8015982:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015986:	b9b8      	cbnz	r0, 80159b8 <_Balloc+0x68>
 8015988:	2101      	movs	r1, #1
 801598a:	fa01 f605 	lsl.w	r6, r1, r5
 801598e:	1d72      	adds	r2, r6, #5
 8015990:	0092      	lsls	r2, r2, #2
 8015992:	4620      	mov	r0, r4
 8015994:	f000 fdfe 	bl	8016594 <_calloc_r>
 8015998:	b160      	cbz	r0, 80159b4 <_Balloc+0x64>
 801599a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801599e:	e00e      	b.n	80159be <_Balloc+0x6e>
 80159a0:	2221      	movs	r2, #33	@ 0x21
 80159a2:	2104      	movs	r1, #4
 80159a4:	4620      	mov	r0, r4
 80159a6:	f000 fdf5 	bl	8016594 <_calloc_r>
 80159aa:	69e3      	ldr	r3, [r4, #28]
 80159ac:	60f0      	str	r0, [r6, #12]
 80159ae:	68db      	ldr	r3, [r3, #12]
 80159b0:	2b00      	cmp	r3, #0
 80159b2:	d1e4      	bne.n	801597e <_Balloc+0x2e>
 80159b4:	2000      	movs	r0, #0
 80159b6:	bd70      	pop	{r4, r5, r6, pc}
 80159b8:	6802      	ldr	r2, [r0, #0]
 80159ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80159be:	2300      	movs	r3, #0
 80159c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80159c4:	e7f7      	b.n	80159b6 <_Balloc+0x66>
 80159c6:	bf00      	nop
 80159c8:	08039edb 	.word	0x08039edb
 80159cc:	08039f5b 	.word	0x08039f5b

080159d0 <_Bfree>:
 80159d0:	b570      	push	{r4, r5, r6, lr}
 80159d2:	69c6      	ldr	r6, [r0, #28]
 80159d4:	4605      	mov	r5, r0
 80159d6:	460c      	mov	r4, r1
 80159d8:	b976      	cbnz	r6, 80159f8 <_Bfree+0x28>
 80159da:	2010      	movs	r0, #16
 80159dc:	f7ff ff02 	bl	80157e4 <malloc>
 80159e0:	4602      	mov	r2, r0
 80159e2:	61e8      	str	r0, [r5, #28]
 80159e4:	b920      	cbnz	r0, 80159f0 <_Bfree+0x20>
 80159e6:	4b09      	ldr	r3, [pc, #36]	@ (8015a0c <_Bfree+0x3c>)
 80159e8:	4809      	ldr	r0, [pc, #36]	@ (8015a10 <_Bfree+0x40>)
 80159ea:	218f      	movs	r1, #143	@ 0x8f
 80159ec:	f000 fdb4 	bl	8016558 <__assert_func>
 80159f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80159f4:	6006      	str	r6, [r0, #0]
 80159f6:	60c6      	str	r6, [r0, #12]
 80159f8:	b13c      	cbz	r4, 8015a0a <_Bfree+0x3a>
 80159fa:	69eb      	ldr	r3, [r5, #28]
 80159fc:	6862      	ldr	r2, [r4, #4]
 80159fe:	68db      	ldr	r3, [r3, #12]
 8015a00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015a04:	6021      	str	r1, [r4, #0]
 8015a06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015a0a:	bd70      	pop	{r4, r5, r6, pc}
 8015a0c:	08039edb 	.word	0x08039edb
 8015a10:	08039f5b 	.word	0x08039f5b

08015a14 <__multadd>:
 8015a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a18:	690d      	ldr	r5, [r1, #16]
 8015a1a:	4607      	mov	r7, r0
 8015a1c:	460c      	mov	r4, r1
 8015a1e:	461e      	mov	r6, r3
 8015a20:	f101 0c14 	add.w	ip, r1, #20
 8015a24:	2000      	movs	r0, #0
 8015a26:	f8dc 3000 	ldr.w	r3, [ip]
 8015a2a:	b299      	uxth	r1, r3
 8015a2c:	fb02 6101 	mla	r1, r2, r1, r6
 8015a30:	0c1e      	lsrs	r6, r3, #16
 8015a32:	0c0b      	lsrs	r3, r1, #16
 8015a34:	fb02 3306 	mla	r3, r2, r6, r3
 8015a38:	b289      	uxth	r1, r1
 8015a3a:	3001      	adds	r0, #1
 8015a3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015a40:	4285      	cmp	r5, r0
 8015a42:	f84c 1b04 	str.w	r1, [ip], #4
 8015a46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015a4a:	dcec      	bgt.n	8015a26 <__multadd+0x12>
 8015a4c:	b30e      	cbz	r6, 8015a92 <__multadd+0x7e>
 8015a4e:	68a3      	ldr	r3, [r4, #8]
 8015a50:	42ab      	cmp	r3, r5
 8015a52:	dc19      	bgt.n	8015a88 <__multadd+0x74>
 8015a54:	6861      	ldr	r1, [r4, #4]
 8015a56:	4638      	mov	r0, r7
 8015a58:	3101      	adds	r1, #1
 8015a5a:	f7ff ff79 	bl	8015950 <_Balloc>
 8015a5e:	4680      	mov	r8, r0
 8015a60:	b928      	cbnz	r0, 8015a6e <__multadd+0x5a>
 8015a62:	4602      	mov	r2, r0
 8015a64:	4b0c      	ldr	r3, [pc, #48]	@ (8015a98 <__multadd+0x84>)
 8015a66:	480d      	ldr	r0, [pc, #52]	@ (8015a9c <__multadd+0x88>)
 8015a68:	21ba      	movs	r1, #186	@ 0xba
 8015a6a:	f000 fd75 	bl	8016558 <__assert_func>
 8015a6e:	6922      	ldr	r2, [r4, #16]
 8015a70:	3202      	adds	r2, #2
 8015a72:	f104 010c 	add.w	r1, r4, #12
 8015a76:	0092      	lsls	r2, r2, #2
 8015a78:	300c      	adds	r0, #12
 8015a7a:	f7ff f80e 	bl	8014a9a <memcpy>
 8015a7e:	4621      	mov	r1, r4
 8015a80:	4638      	mov	r0, r7
 8015a82:	f7ff ffa5 	bl	80159d0 <_Bfree>
 8015a86:	4644      	mov	r4, r8
 8015a88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015a8c:	3501      	adds	r5, #1
 8015a8e:	615e      	str	r6, [r3, #20]
 8015a90:	6125      	str	r5, [r4, #16]
 8015a92:	4620      	mov	r0, r4
 8015a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015a98:	08039f4a 	.word	0x08039f4a
 8015a9c:	08039f5b 	.word	0x08039f5b

08015aa0 <__hi0bits>:
 8015aa0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015aa4:	4603      	mov	r3, r0
 8015aa6:	bf36      	itet	cc
 8015aa8:	0403      	lslcc	r3, r0, #16
 8015aaa:	2000      	movcs	r0, #0
 8015aac:	2010      	movcc	r0, #16
 8015aae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015ab2:	bf3c      	itt	cc
 8015ab4:	021b      	lslcc	r3, r3, #8
 8015ab6:	3008      	addcc	r0, #8
 8015ab8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015abc:	bf3c      	itt	cc
 8015abe:	011b      	lslcc	r3, r3, #4
 8015ac0:	3004      	addcc	r0, #4
 8015ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015ac6:	bf3c      	itt	cc
 8015ac8:	009b      	lslcc	r3, r3, #2
 8015aca:	3002      	addcc	r0, #2
 8015acc:	2b00      	cmp	r3, #0
 8015ace:	db05      	blt.n	8015adc <__hi0bits+0x3c>
 8015ad0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015ad4:	f100 0001 	add.w	r0, r0, #1
 8015ad8:	bf08      	it	eq
 8015ada:	2020      	moveq	r0, #32
 8015adc:	4770      	bx	lr

08015ade <__lo0bits>:
 8015ade:	6803      	ldr	r3, [r0, #0]
 8015ae0:	4602      	mov	r2, r0
 8015ae2:	f013 0007 	ands.w	r0, r3, #7
 8015ae6:	d00b      	beq.n	8015b00 <__lo0bits+0x22>
 8015ae8:	07d9      	lsls	r1, r3, #31
 8015aea:	d421      	bmi.n	8015b30 <__lo0bits+0x52>
 8015aec:	0798      	lsls	r0, r3, #30
 8015aee:	bf49      	itett	mi
 8015af0:	085b      	lsrmi	r3, r3, #1
 8015af2:	089b      	lsrpl	r3, r3, #2
 8015af4:	2001      	movmi	r0, #1
 8015af6:	6013      	strmi	r3, [r2, #0]
 8015af8:	bf5c      	itt	pl
 8015afa:	6013      	strpl	r3, [r2, #0]
 8015afc:	2002      	movpl	r0, #2
 8015afe:	4770      	bx	lr
 8015b00:	b299      	uxth	r1, r3
 8015b02:	b909      	cbnz	r1, 8015b08 <__lo0bits+0x2a>
 8015b04:	0c1b      	lsrs	r3, r3, #16
 8015b06:	2010      	movs	r0, #16
 8015b08:	b2d9      	uxtb	r1, r3
 8015b0a:	b909      	cbnz	r1, 8015b10 <__lo0bits+0x32>
 8015b0c:	3008      	adds	r0, #8
 8015b0e:	0a1b      	lsrs	r3, r3, #8
 8015b10:	0719      	lsls	r1, r3, #28
 8015b12:	bf04      	itt	eq
 8015b14:	091b      	lsreq	r3, r3, #4
 8015b16:	3004      	addeq	r0, #4
 8015b18:	0799      	lsls	r1, r3, #30
 8015b1a:	bf04      	itt	eq
 8015b1c:	089b      	lsreq	r3, r3, #2
 8015b1e:	3002      	addeq	r0, #2
 8015b20:	07d9      	lsls	r1, r3, #31
 8015b22:	d403      	bmi.n	8015b2c <__lo0bits+0x4e>
 8015b24:	085b      	lsrs	r3, r3, #1
 8015b26:	f100 0001 	add.w	r0, r0, #1
 8015b2a:	d003      	beq.n	8015b34 <__lo0bits+0x56>
 8015b2c:	6013      	str	r3, [r2, #0]
 8015b2e:	4770      	bx	lr
 8015b30:	2000      	movs	r0, #0
 8015b32:	4770      	bx	lr
 8015b34:	2020      	movs	r0, #32
 8015b36:	4770      	bx	lr

08015b38 <__i2b>:
 8015b38:	b510      	push	{r4, lr}
 8015b3a:	460c      	mov	r4, r1
 8015b3c:	2101      	movs	r1, #1
 8015b3e:	f7ff ff07 	bl	8015950 <_Balloc>
 8015b42:	4602      	mov	r2, r0
 8015b44:	b928      	cbnz	r0, 8015b52 <__i2b+0x1a>
 8015b46:	4b05      	ldr	r3, [pc, #20]	@ (8015b5c <__i2b+0x24>)
 8015b48:	4805      	ldr	r0, [pc, #20]	@ (8015b60 <__i2b+0x28>)
 8015b4a:	f240 1145 	movw	r1, #325	@ 0x145
 8015b4e:	f000 fd03 	bl	8016558 <__assert_func>
 8015b52:	2301      	movs	r3, #1
 8015b54:	6144      	str	r4, [r0, #20]
 8015b56:	6103      	str	r3, [r0, #16]
 8015b58:	bd10      	pop	{r4, pc}
 8015b5a:	bf00      	nop
 8015b5c:	08039f4a 	.word	0x08039f4a
 8015b60:	08039f5b 	.word	0x08039f5b

08015b64 <__multiply>:
 8015b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b68:	4614      	mov	r4, r2
 8015b6a:	690a      	ldr	r2, [r1, #16]
 8015b6c:	6923      	ldr	r3, [r4, #16]
 8015b6e:	429a      	cmp	r2, r3
 8015b70:	bfa8      	it	ge
 8015b72:	4623      	movge	r3, r4
 8015b74:	460f      	mov	r7, r1
 8015b76:	bfa4      	itt	ge
 8015b78:	460c      	movge	r4, r1
 8015b7a:	461f      	movge	r7, r3
 8015b7c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8015b80:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8015b84:	68a3      	ldr	r3, [r4, #8]
 8015b86:	6861      	ldr	r1, [r4, #4]
 8015b88:	eb0a 0609 	add.w	r6, sl, r9
 8015b8c:	42b3      	cmp	r3, r6
 8015b8e:	b085      	sub	sp, #20
 8015b90:	bfb8      	it	lt
 8015b92:	3101      	addlt	r1, #1
 8015b94:	f7ff fedc 	bl	8015950 <_Balloc>
 8015b98:	b930      	cbnz	r0, 8015ba8 <__multiply+0x44>
 8015b9a:	4602      	mov	r2, r0
 8015b9c:	4b44      	ldr	r3, [pc, #272]	@ (8015cb0 <__multiply+0x14c>)
 8015b9e:	4845      	ldr	r0, [pc, #276]	@ (8015cb4 <__multiply+0x150>)
 8015ba0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015ba4:	f000 fcd8 	bl	8016558 <__assert_func>
 8015ba8:	f100 0514 	add.w	r5, r0, #20
 8015bac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8015bb0:	462b      	mov	r3, r5
 8015bb2:	2200      	movs	r2, #0
 8015bb4:	4543      	cmp	r3, r8
 8015bb6:	d321      	bcc.n	8015bfc <__multiply+0x98>
 8015bb8:	f107 0114 	add.w	r1, r7, #20
 8015bbc:	f104 0214 	add.w	r2, r4, #20
 8015bc0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8015bc4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8015bc8:	9302      	str	r3, [sp, #8]
 8015bca:	1b13      	subs	r3, r2, r4
 8015bcc:	3b15      	subs	r3, #21
 8015bce:	f023 0303 	bic.w	r3, r3, #3
 8015bd2:	3304      	adds	r3, #4
 8015bd4:	f104 0715 	add.w	r7, r4, #21
 8015bd8:	42ba      	cmp	r2, r7
 8015bda:	bf38      	it	cc
 8015bdc:	2304      	movcc	r3, #4
 8015bde:	9301      	str	r3, [sp, #4]
 8015be0:	9b02      	ldr	r3, [sp, #8]
 8015be2:	9103      	str	r1, [sp, #12]
 8015be4:	428b      	cmp	r3, r1
 8015be6:	d80c      	bhi.n	8015c02 <__multiply+0x9e>
 8015be8:	2e00      	cmp	r6, #0
 8015bea:	dd03      	ble.n	8015bf4 <__multiply+0x90>
 8015bec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	d05b      	beq.n	8015cac <__multiply+0x148>
 8015bf4:	6106      	str	r6, [r0, #16]
 8015bf6:	b005      	add	sp, #20
 8015bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015bfc:	f843 2b04 	str.w	r2, [r3], #4
 8015c00:	e7d8      	b.n	8015bb4 <__multiply+0x50>
 8015c02:	f8b1 a000 	ldrh.w	sl, [r1]
 8015c06:	f1ba 0f00 	cmp.w	sl, #0
 8015c0a:	d024      	beq.n	8015c56 <__multiply+0xf2>
 8015c0c:	f104 0e14 	add.w	lr, r4, #20
 8015c10:	46a9      	mov	r9, r5
 8015c12:	f04f 0c00 	mov.w	ip, #0
 8015c16:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015c1a:	f8d9 3000 	ldr.w	r3, [r9]
 8015c1e:	fa1f fb87 	uxth.w	fp, r7
 8015c22:	b29b      	uxth	r3, r3
 8015c24:	fb0a 330b 	mla	r3, sl, fp, r3
 8015c28:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8015c2c:	f8d9 7000 	ldr.w	r7, [r9]
 8015c30:	4463      	add	r3, ip
 8015c32:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8015c36:	fb0a c70b 	mla	r7, sl, fp, ip
 8015c3a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8015c3e:	b29b      	uxth	r3, r3
 8015c40:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8015c44:	4572      	cmp	r2, lr
 8015c46:	f849 3b04 	str.w	r3, [r9], #4
 8015c4a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8015c4e:	d8e2      	bhi.n	8015c16 <__multiply+0xb2>
 8015c50:	9b01      	ldr	r3, [sp, #4]
 8015c52:	f845 c003 	str.w	ip, [r5, r3]
 8015c56:	9b03      	ldr	r3, [sp, #12]
 8015c58:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015c5c:	3104      	adds	r1, #4
 8015c5e:	f1b9 0f00 	cmp.w	r9, #0
 8015c62:	d021      	beq.n	8015ca8 <__multiply+0x144>
 8015c64:	682b      	ldr	r3, [r5, #0]
 8015c66:	f104 0c14 	add.w	ip, r4, #20
 8015c6a:	46ae      	mov	lr, r5
 8015c6c:	f04f 0a00 	mov.w	sl, #0
 8015c70:	f8bc b000 	ldrh.w	fp, [ip]
 8015c74:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8015c78:	fb09 770b 	mla	r7, r9, fp, r7
 8015c7c:	4457      	add	r7, sl
 8015c7e:	b29b      	uxth	r3, r3
 8015c80:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8015c84:	f84e 3b04 	str.w	r3, [lr], #4
 8015c88:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015c8c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015c90:	f8be 3000 	ldrh.w	r3, [lr]
 8015c94:	fb09 330a 	mla	r3, r9, sl, r3
 8015c98:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8015c9c:	4562      	cmp	r2, ip
 8015c9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015ca2:	d8e5      	bhi.n	8015c70 <__multiply+0x10c>
 8015ca4:	9f01      	ldr	r7, [sp, #4]
 8015ca6:	51eb      	str	r3, [r5, r7]
 8015ca8:	3504      	adds	r5, #4
 8015caa:	e799      	b.n	8015be0 <__multiply+0x7c>
 8015cac:	3e01      	subs	r6, #1
 8015cae:	e79b      	b.n	8015be8 <__multiply+0x84>
 8015cb0:	08039f4a 	.word	0x08039f4a
 8015cb4:	08039f5b 	.word	0x08039f5b

08015cb8 <__pow5mult>:
 8015cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015cbc:	4615      	mov	r5, r2
 8015cbe:	f012 0203 	ands.w	r2, r2, #3
 8015cc2:	4607      	mov	r7, r0
 8015cc4:	460e      	mov	r6, r1
 8015cc6:	d007      	beq.n	8015cd8 <__pow5mult+0x20>
 8015cc8:	4c25      	ldr	r4, [pc, #148]	@ (8015d60 <__pow5mult+0xa8>)
 8015cca:	3a01      	subs	r2, #1
 8015ccc:	2300      	movs	r3, #0
 8015cce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015cd2:	f7ff fe9f 	bl	8015a14 <__multadd>
 8015cd6:	4606      	mov	r6, r0
 8015cd8:	10ad      	asrs	r5, r5, #2
 8015cda:	d03d      	beq.n	8015d58 <__pow5mult+0xa0>
 8015cdc:	69fc      	ldr	r4, [r7, #28]
 8015cde:	b97c      	cbnz	r4, 8015d00 <__pow5mult+0x48>
 8015ce0:	2010      	movs	r0, #16
 8015ce2:	f7ff fd7f 	bl	80157e4 <malloc>
 8015ce6:	4602      	mov	r2, r0
 8015ce8:	61f8      	str	r0, [r7, #28]
 8015cea:	b928      	cbnz	r0, 8015cf8 <__pow5mult+0x40>
 8015cec:	4b1d      	ldr	r3, [pc, #116]	@ (8015d64 <__pow5mult+0xac>)
 8015cee:	481e      	ldr	r0, [pc, #120]	@ (8015d68 <__pow5mult+0xb0>)
 8015cf0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015cf4:	f000 fc30 	bl	8016558 <__assert_func>
 8015cf8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015cfc:	6004      	str	r4, [r0, #0]
 8015cfe:	60c4      	str	r4, [r0, #12]
 8015d00:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015d04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015d08:	b94c      	cbnz	r4, 8015d1e <__pow5mult+0x66>
 8015d0a:	f240 2171 	movw	r1, #625	@ 0x271
 8015d0e:	4638      	mov	r0, r7
 8015d10:	f7ff ff12 	bl	8015b38 <__i2b>
 8015d14:	2300      	movs	r3, #0
 8015d16:	f8c8 0008 	str.w	r0, [r8, #8]
 8015d1a:	4604      	mov	r4, r0
 8015d1c:	6003      	str	r3, [r0, #0]
 8015d1e:	f04f 0900 	mov.w	r9, #0
 8015d22:	07eb      	lsls	r3, r5, #31
 8015d24:	d50a      	bpl.n	8015d3c <__pow5mult+0x84>
 8015d26:	4631      	mov	r1, r6
 8015d28:	4622      	mov	r2, r4
 8015d2a:	4638      	mov	r0, r7
 8015d2c:	f7ff ff1a 	bl	8015b64 <__multiply>
 8015d30:	4631      	mov	r1, r6
 8015d32:	4680      	mov	r8, r0
 8015d34:	4638      	mov	r0, r7
 8015d36:	f7ff fe4b 	bl	80159d0 <_Bfree>
 8015d3a:	4646      	mov	r6, r8
 8015d3c:	106d      	asrs	r5, r5, #1
 8015d3e:	d00b      	beq.n	8015d58 <__pow5mult+0xa0>
 8015d40:	6820      	ldr	r0, [r4, #0]
 8015d42:	b938      	cbnz	r0, 8015d54 <__pow5mult+0x9c>
 8015d44:	4622      	mov	r2, r4
 8015d46:	4621      	mov	r1, r4
 8015d48:	4638      	mov	r0, r7
 8015d4a:	f7ff ff0b 	bl	8015b64 <__multiply>
 8015d4e:	6020      	str	r0, [r4, #0]
 8015d50:	f8c0 9000 	str.w	r9, [r0]
 8015d54:	4604      	mov	r4, r0
 8015d56:	e7e4      	b.n	8015d22 <__pow5mult+0x6a>
 8015d58:	4630      	mov	r0, r6
 8015d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015d5e:	bf00      	nop
 8015d60:	08039fb4 	.word	0x08039fb4
 8015d64:	08039edb 	.word	0x08039edb
 8015d68:	08039f5b 	.word	0x08039f5b

08015d6c <__lshift>:
 8015d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d70:	460c      	mov	r4, r1
 8015d72:	6849      	ldr	r1, [r1, #4]
 8015d74:	6923      	ldr	r3, [r4, #16]
 8015d76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015d7a:	68a3      	ldr	r3, [r4, #8]
 8015d7c:	4607      	mov	r7, r0
 8015d7e:	4691      	mov	r9, r2
 8015d80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015d84:	f108 0601 	add.w	r6, r8, #1
 8015d88:	42b3      	cmp	r3, r6
 8015d8a:	db0b      	blt.n	8015da4 <__lshift+0x38>
 8015d8c:	4638      	mov	r0, r7
 8015d8e:	f7ff fddf 	bl	8015950 <_Balloc>
 8015d92:	4605      	mov	r5, r0
 8015d94:	b948      	cbnz	r0, 8015daa <__lshift+0x3e>
 8015d96:	4602      	mov	r2, r0
 8015d98:	4b28      	ldr	r3, [pc, #160]	@ (8015e3c <__lshift+0xd0>)
 8015d9a:	4829      	ldr	r0, [pc, #164]	@ (8015e40 <__lshift+0xd4>)
 8015d9c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015da0:	f000 fbda 	bl	8016558 <__assert_func>
 8015da4:	3101      	adds	r1, #1
 8015da6:	005b      	lsls	r3, r3, #1
 8015da8:	e7ee      	b.n	8015d88 <__lshift+0x1c>
 8015daa:	2300      	movs	r3, #0
 8015dac:	f100 0114 	add.w	r1, r0, #20
 8015db0:	f100 0210 	add.w	r2, r0, #16
 8015db4:	4618      	mov	r0, r3
 8015db6:	4553      	cmp	r3, sl
 8015db8:	db33      	blt.n	8015e22 <__lshift+0xb6>
 8015dba:	6920      	ldr	r0, [r4, #16]
 8015dbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015dc0:	f104 0314 	add.w	r3, r4, #20
 8015dc4:	f019 091f 	ands.w	r9, r9, #31
 8015dc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015dcc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015dd0:	d02b      	beq.n	8015e2a <__lshift+0xbe>
 8015dd2:	f1c9 0e20 	rsb	lr, r9, #32
 8015dd6:	468a      	mov	sl, r1
 8015dd8:	2200      	movs	r2, #0
 8015dda:	6818      	ldr	r0, [r3, #0]
 8015ddc:	fa00 f009 	lsl.w	r0, r0, r9
 8015de0:	4310      	orrs	r0, r2
 8015de2:	f84a 0b04 	str.w	r0, [sl], #4
 8015de6:	f853 2b04 	ldr.w	r2, [r3], #4
 8015dea:	459c      	cmp	ip, r3
 8015dec:	fa22 f20e 	lsr.w	r2, r2, lr
 8015df0:	d8f3      	bhi.n	8015dda <__lshift+0x6e>
 8015df2:	ebac 0304 	sub.w	r3, ip, r4
 8015df6:	3b15      	subs	r3, #21
 8015df8:	f023 0303 	bic.w	r3, r3, #3
 8015dfc:	3304      	adds	r3, #4
 8015dfe:	f104 0015 	add.w	r0, r4, #21
 8015e02:	4584      	cmp	ip, r0
 8015e04:	bf38      	it	cc
 8015e06:	2304      	movcc	r3, #4
 8015e08:	50ca      	str	r2, [r1, r3]
 8015e0a:	b10a      	cbz	r2, 8015e10 <__lshift+0xa4>
 8015e0c:	f108 0602 	add.w	r6, r8, #2
 8015e10:	3e01      	subs	r6, #1
 8015e12:	4638      	mov	r0, r7
 8015e14:	612e      	str	r6, [r5, #16]
 8015e16:	4621      	mov	r1, r4
 8015e18:	f7ff fdda 	bl	80159d0 <_Bfree>
 8015e1c:	4628      	mov	r0, r5
 8015e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e22:	f842 0f04 	str.w	r0, [r2, #4]!
 8015e26:	3301      	adds	r3, #1
 8015e28:	e7c5      	b.n	8015db6 <__lshift+0x4a>
 8015e2a:	3904      	subs	r1, #4
 8015e2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015e30:	f841 2f04 	str.w	r2, [r1, #4]!
 8015e34:	459c      	cmp	ip, r3
 8015e36:	d8f9      	bhi.n	8015e2c <__lshift+0xc0>
 8015e38:	e7ea      	b.n	8015e10 <__lshift+0xa4>
 8015e3a:	bf00      	nop
 8015e3c:	08039f4a 	.word	0x08039f4a
 8015e40:	08039f5b 	.word	0x08039f5b

08015e44 <__mcmp>:
 8015e44:	690a      	ldr	r2, [r1, #16]
 8015e46:	4603      	mov	r3, r0
 8015e48:	6900      	ldr	r0, [r0, #16]
 8015e4a:	1a80      	subs	r0, r0, r2
 8015e4c:	b530      	push	{r4, r5, lr}
 8015e4e:	d10e      	bne.n	8015e6e <__mcmp+0x2a>
 8015e50:	3314      	adds	r3, #20
 8015e52:	3114      	adds	r1, #20
 8015e54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015e58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015e5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015e60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015e64:	4295      	cmp	r5, r2
 8015e66:	d003      	beq.n	8015e70 <__mcmp+0x2c>
 8015e68:	d205      	bcs.n	8015e76 <__mcmp+0x32>
 8015e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8015e6e:	bd30      	pop	{r4, r5, pc}
 8015e70:	42a3      	cmp	r3, r4
 8015e72:	d3f3      	bcc.n	8015e5c <__mcmp+0x18>
 8015e74:	e7fb      	b.n	8015e6e <__mcmp+0x2a>
 8015e76:	2001      	movs	r0, #1
 8015e78:	e7f9      	b.n	8015e6e <__mcmp+0x2a>
	...

08015e7c <__mdiff>:
 8015e7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e80:	4689      	mov	r9, r1
 8015e82:	4606      	mov	r6, r0
 8015e84:	4611      	mov	r1, r2
 8015e86:	4648      	mov	r0, r9
 8015e88:	4614      	mov	r4, r2
 8015e8a:	f7ff ffdb 	bl	8015e44 <__mcmp>
 8015e8e:	1e05      	subs	r5, r0, #0
 8015e90:	d112      	bne.n	8015eb8 <__mdiff+0x3c>
 8015e92:	4629      	mov	r1, r5
 8015e94:	4630      	mov	r0, r6
 8015e96:	f7ff fd5b 	bl	8015950 <_Balloc>
 8015e9a:	4602      	mov	r2, r0
 8015e9c:	b928      	cbnz	r0, 8015eaa <__mdiff+0x2e>
 8015e9e:	4b3f      	ldr	r3, [pc, #252]	@ (8015f9c <__mdiff+0x120>)
 8015ea0:	f240 2137 	movw	r1, #567	@ 0x237
 8015ea4:	483e      	ldr	r0, [pc, #248]	@ (8015fa0 <__mdiff+0x124>)
 8015ea6:	f000 fb57 	bl	8016558 <__assert_func>
 8015eaa:	2301      	movs	r3, #1
 8015eac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015eb0:	4610      	mov	r0, r2
 8015eb2:	b003      	add	sp, #12
 8015eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015eb8:	bfbc      	itt	lt
 8015eba:	464b      	movlt	r3, r9
 8015ebc:	46a1      	movlt	r9, r4
 8015ebe:	4630      	mov	r0, r6
 8015ec0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015ec4:	bfba      	itte	lt
 8015ec6:	461c      	movlt	r4, r3
 8015ec8:	2501      	movlt	r5, #1
 8015eca:	2500      	movge	r5, #0
 8015ecc:	f7ff fd40 	bl	8015950 <_Balloc>
 8015ed0:	4602      	mov	r2, r0
 8015ed2:	b918      	cbnz	r0, 8015edc <__mdiff+0x60>
 8015ed4:	4b31      	ldr	r3, [pc, #196]	@ (8015f9c <__mdiff+0x120>)
 8015ed6:	f240 2145 	movw	r1, #581	@ 0x245
 8015eda:	e7e3      	b.n	8015ea4 <__mdiff+0x28>
 8015edc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015ee0:	6926      	ldr	r6, [r4, #16]
 8015ee2:	60c5      	str	r5, [r0, #12]
 8015ee4:	f109 0310 	add.w	r3, r9, #16
 8015ee8:	f109 0514 	add.w	r5, r9, #20
 8015eec:	f104 0e14 	add.w	lr, r4, #20
 8015ef0:	f100 0b14 	add.w	fp, r0, #20
 8015ef4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015ef8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015efc:	9301      	str	r3, [sp, #4]
 8015efe:	46d9      	mov	r9, fp
 8015f00:	f04f 0c00 	mov.w	ip, #0
 8015f04:	9b01      	ldr	r3, [sp, #4]
 8015f06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015f0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015f0e:	9301      	str	r3, [sp, #4]
 8015f10:	fa1f f38a 	uxth.w	r3, sl
 8015f14:	4619      	mov	r1, r3
 8015f16:	b283      	uxth	r3, r0
 8015f18:	1acb      	subs	r3, r1, r3
 8015f1a:	0c00      	lsrs	r0, r0, #16
 8015f1c:	4463      	add	r3, ip
 8015f1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015f22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015f26:	b29b      	uxth	r3, r3
 8015f28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015f2c:	4576      	cmp	r6, lr
 8015f2e:	f849 3b04 	str.w	r3, [r9], #4
 8015f32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015f36:	d8e5      	bhi.n	8015f04 <__mdiff+0x88>
 8015f38:	1b33      	subs	r3, r6, r4
 8015f3a:	3b15      	subs	r3, #21
 8015f3c:	f023 0303 	bic.w	r3, r3, #3
 8015f40:	3415      	adds	r4, #21
 8015f42:	3304      	adds	r3, #4
 8015f44:	42a6      	cmp	r6, r4
 8015f46:	bf38      	it	cc
 8015f48:	2304      	movcc	r3, #4
 8015f4a:	441d      	add	r5, r3
 8015f4c:	445b      	add	r3, fp
 8015f4e:	461e      	mov	r6, r3
 8015f50:	462c      	mov	r4, r5
 8015f52:	4544      	cmp	r4, r8
 8015f54:	d30e      	bcc.n	8015f74 <__mdiff+0xf8>
 8015f56:	f108 0103 	add.w	r1, r8, #3
 8015f5a:	1b49      	subs	r1, r1, r5
 8015f5c:	f021 0103 	bic.w	r1, r1, #3
 8015f60:	3d03      	subs	r5, #3
 8015f62:	45a8      	cmp	r8, r5
 8015f64:	bf38      	it	cc
 8015f66:	2100      	movcc	r1, #0
 8015f68:	440b      	add	r3, r1
 8015f6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015f6e:	b191      	cbz	r1, 8015f96 <__mdiff+0x11a>
 8015f70:	6117      	str	r7, [r2, #16]
 8015f72:	e79d      	b.n	8015eb0 <__mdiff+0x34>
 8015f74:	f854 1b04 	ldr.w	r1, [r4], #4
 8015f78:	46e6      	mov	lr, ip
 8015f7a:	0c08      	lsrs	r0, r1, #16
 8015f7c:	fa1c fc81 	uxtah	ip, ip, r1
 8015f80:	4471      	add	r1, lr
 8015f82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8015f86:	b289      	uxth	r1, r1
 8015f88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015f8c:	f846 1b04 	str.w	r1, [r6], #4
 8015f90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015f94:	e7dd      	b.n	8015f52 <__mdiff+0xd6>
 8015f96:	3f01      	subs	r7, #1
 8015f98:	e7e7      	b.n	8015f6a <__mdiff+0xee>
 8015f9a:	bf00      	nop
 8015f9c:	08039f4a 	.word	0x08039f4a
 8015fa0:	08039f5b 	.word	0x08039f5b

08015fa4 <__d2b>:
 8015fa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015fa8:	460f      	mov	r7, r1
 8015faa:	2101      	movs	r1, #1
 8015fac:	ec59 8b10 	vmov	r8, r9, d0
 8015fb0:	4616      	mov	r6, r2
 8015fb2:	f7ff fccd 	bl	8015950 <_Balloc>
 8015fb6:	4604      	mov	r4, r0
 8015fb8:	b930      	cbnz	r0, 8015fc8 <__d2b+0x24>
 8015fba:	4602      	mov	r2, r0
 8015fbc:	4b23      	ldr	r3, [pc, #140]	@ (801604c <__d2b+0xa8>)
 8015fbe:	4824      	ldr	r0, [pc, #144]	@ (8016050 <__d2b+0xac>)
 8015fc0:	f240 310f 	movw	r1, #783	@ 0x30f
 8015fc4:	f000 fac8 	bl	8016558 <__assert_func>
 8015fc8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015fcc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015fd0:	b10d      	cbz	r5, 8015fd6 <__d2b+0x32>
 8015fd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015fd6:	9301      	str	r3, [sp, #4]
 8015fd8:	f1b8 0300 	subs.w	r3, r8, #0
 8015fdc:	d023      	beq.n	8016026 <__d2b+0x82>
 8015fde:	4668      	mov	r0, sp
 8015fe0:	9300      	str	r3, [sp, #0]
 8015fe2:	f7ff fd7c 	bl	8015ade <__lo0bits>
 8015fe6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015fea:	b1d0      	cbz	r0, 8016022 <__d2b+0x7e>
 8015fec:	f1c0 0320 	rsb	r3, r0, #32
 8015ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8015ff4:	430b      	orrs	r3, r1
 8015ff6:	40c2      	lsrs	r2, r0
 8015ff8:	6163      	str	r3, [r4, #20]
 8015ffa:	9201      	str	r2, [sp, #4]
 8015ffc:	9b01      	ldr	r3, [sp, #4]
 8015ffe:	61a3      	str	r3, [r4, #24]
 8016000:	2b00      	cmp	r3, #0
 8016002:	bf0c      	ite	eq
 8016004:	2201      	moveq	r2, #1
 8016006:	2202      	movne	r2, #2
 8016008:	6122      	str	r2, [r4, #16]
 801600a:	b1a5      	cbz	r5, 8016036 <__d2b+0x92>
 801600c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016010:	4405      	add	r5, r0
 8016012:	603d      	str	r5, [r7, #0]
 8016014:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016018:	6030      	str	r0, [r6, #0]
 801601a:	4620      	mov	r0, r4
 801601c:	b003      	add	sp, #12
 801601e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016022:	6161      	str	r1, [r4, #20]
 8016024:	e7ea      	b.n	8015ffc <__d2b+0x58>
 8016026:	a801      	add	r0, sp, #4
 8016028:	f7ff fd59 	bl	8015ade <__lo0bits>
 801602c:	9b01      	ldr	r3, [sp, #4]
 801602e:	6163      	str	r3, [r4, #20]
 8016030:	3020      	adds	r0, #32
 8016032:	2201      	movs	r2, #1
 8016034:	e7e8      	b.n	8016008 <__d2b+0x64>
 8016036:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801603a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801603e:	6038      	str	r0, [r7, #0]
 8016040:	6918      	ldr	r0, [r3, #16]
 8016042:	f7ff fd2d 	bl	8015aa0 <__hi0bits>
 8016046:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801604a:	e7e5      	b.n	8016018 <__d2b+0x74>
 801604c:	08039f4a 	.word	0x08039f4a
 8016050:	08039f5b 	.word	0x08039f5b

08016054 <__sfputc_r>:
 8016054:	6893      	ldr	r3, [r2, #8]
 8016056:	3b01      	subs	r3, #1
 8016058:	2b00      	cmp	r3, #0
 801605a:	b410      	push	{r4}
 801605c:	6093      	str	r3, [r2, #8]
 801605e:	da08      	bge.n	8016072 <__sfputc_r+0x1e>
 8016060:	6994      	ldr	r4, [r2, #24]
 8016062:	42a3      	cmp	r3, r4
 8016064:	db01      	blt.n	801606a <__sfputc_r+0x16>
 8016066:	290a      	cmp	r1, #10
 8016068:	d103      	bne.n	8016072 <__sfputc_r+0x1e>
 801606a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801606e:	f7fe bbaa 	b.w	80147c6 <__swbuf_r>
 8016072:	6813      	ldr	r3, [r2, #0]
 8016074:	1c58      	adds	r0, r3, #1
 8016076:	6010      	str	r0, [r2, #0]
 8016078:	7019      	strb	r1, [r3, #0]
 801607a:	4608      	mov	r0, r1
 801607c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016080:	4770      	bx	lr

08016082 <__sfputs_r>:
 8016082:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016084:	4606      	mov	r6, r0
 8016086:	460f      	mov	r7, r1
 8016088:	4614      	mov	r4, r2
 801608a:	18d5      	adds	r5, r2, r3
 801608c:	42ac      	cmp	r4, r5
 801608e:	d101      	bne.n	8016094 <__sfputs_r+0x12>
 8016090:	2000      	movs	r0, #0
 8016092:	e007      	b.n	80160a4 <__sfputs_r+0x22>
 8016094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016098:	463a      	mov	r2, r7
 801609a:	4630      	mov	r0, r6
 801609c:	f7ff ffda 	bl	8016054 <__sfputc_r>
 80160a0:	1c43      	adds	r3, r0, #1
 80160a2:	d1f3      	bne.n	801608c <__sfputs_r+0xa>
 80160a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080160a8 <_vfiprintf_r>:
 80160a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160ac:	460d      	mov	r5, r1
 80160ae:	b09d      	sub	sp, #116	@ 0x74
 80160b0:	4614      	mov	r4, r2
 80160b2:	4698      	mov	r8, r3
 80160b4:	4606      	mov	r6, r0
 80160b6:	b118      	cbz	r0, 80160c0 <_vfiprintf_r+0x18>
 80160b8:	6a03      	ldr	r3, [r0, #32]
 80160ba:	b90b      	cbnz	r3, 80160c0 <_vfiprintf_r+0x18>
 80160bc:	f7fe faf8 	bl	80146b0 <__sinit>
 80160c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80160c2:	07d9      	lsls	r1, r3, #31
 80160c4:	d405      	bmi.n	80160d2 <_vfiprintf_r+0x2a>
 80160c6:	89ab      	ldrh	r3, [r5, #12]
 80160c8:	059a      	lsls	r2, r3, #22
 80160ca:	d402      	bmi.n	80160d2 <_vfiprintf_r+0x2a>
 80160cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80160ce:	f7fe fce2 	bl	8014a96 <__retarget_lock_acquire_recursive>
 80160d2:	89ab      	ldrh	r3, [r5, #12]
 80160d4:	071b      	lsls	r3, r3, #28
 80160d6:	d501      	bpl.n	80160dc <_vfiprintf_r+0x34>
 80160d8:	692b      	ldr	r3, [r5, #16]
 80160da:	b99b      	cbnz	r3, 8016104 <_vfiprintf_r+0x5c>
 80160dc:	4629      	mov	r1, r5
 80160de:	4630      	mov	r0, r6
 80160e0:	f7fe fbb0 	bl	8014844 <__swsetup_r>
 80160e4:	b170      	cbz	r0, 8016104 <_vfiprintf_r+0x5c>
 80160e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80160e8:	07dc      	lsls	r4, r3, #31
 80160ea:	d504      	bpl.n	80160f6 <_vfiprintf_r+0x4e>
 80160ec:	f04f 30ff 	mov.w	r0, #4294967295
 80160f0:	b01d      	add	sp, #116	@ 0x74
 80160f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80160f6:	89ab      	ldrh	r3, [r5, #12]
 80160f8:	0598      	lsls	r0, r3, #22
 80160fa:	d4f7      	bmi.n	80160ec <_vfiprintf_r+0x44>
 80160fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80160fe:	f7fe fccb 	bl	8014a98 <__retarget_lock_release_recursive>
 8016102:	e7f3      	b.n	80160ec <_vfiprintf_r+0x44>
 8016104:	2300      	movs	r3, #0
 8016106:	9309      	str	r3, [sp, #36]	@ 0x24
 8016108:	2320      	movs	r3, #32
 801610a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801610e:	f8cd 800c 	str.w	r8, [sp, #12]
 8016112:	2330      	movs	r3, #48	@ 0x30
 8016114:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80162c4 <_vfiprintf_r+0x21c>
 8016118:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801611c:	f04f 0901 	mov.w	r9, #1
 8016120:	4623      	mov	r3, r4
 8016122:	469a      	mov	sl, r3
 8016124:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016128:	b10a      	cbz	r2, 801612e <_vfiprintf_r+0x86>
 801612a:	2a25      	cmp	r2, #37	@ 0x25
 801612c:	d1f9      	bne.n	8016122 <_vfiprintf_r+0x7a>
 801612e:	ebba 0b04 	subs.w	fp, sl, r4
 8016132:	d00b      	beq.n	801614c <_vfiprintf_r+0xa4>
 8016134:	465b      	mov	r3, fp
 8016136:	4622      	mov	r2, r4
 8016138:	4629      	mov	r1, r5
 801613a:	4630      	mov	r0, r6
 801613c:	f7ff ffa1 	bl	8016082 <__sfputs_r>
 8016140:	3001      	adds	r0, #1
 8016142:	f000 80a7 	beq.w	8016294 <_vfiprintf_r+0x1ec>
 8016146:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016148:	445a      	add	r2, fp
 801614a:	9209      	str	r2, [sp, #36]	@ 0x24
 801614c:	f89a 3000 	ldrb.w	r3, [sl]
 8016150:	2b00      	cmp	r3, #0
 8016152:	f000 809f 	beq.w	8016294 <_vfiprintf_r+0x1ec>
 8016156:	2300      	movs	r3, #0
 8016158:	f04f 32ff 	mov.w	r2, #4294967295
 801615c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016160:	f10a 0a01 	add.w	sl, sl, #1
 8016164:	9304      	str	r3, [sp, #16]
 8016166:	9307      	str	r3, [sp, #28]
 8016168:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801616c:	931a      	str	r3, [sp, #104]	@ 0x68
 801616e:	4654      	mov	r4, sl
 8016170:	2205      	movs	r2, #5
 8016172:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016176:	4853      	ldr	r0, [pc, #332]	@ (80162c4 <_vfiprintf_r+0x21c>)
 8016178:	f7ea f84a 	bl	8000210 <memchr>
 801617c:	9a04      	ldr	r2, [sp, #16]
 801617e:	b9d8      	cbnz	r0, 80161b8 <_vfiprintf_r+0x110>
 8016180:	06d1      	lsls	r1, r2, #27
 8016182:	bf44      	itt	mi
 8016184:	2320      	movmi	r3, #32
 8016186:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801618a:	0713      	lsls	r3, r2, #28
 801618c:	bf44      	itt	mi
 801618e:	232b      	movmi	r3, #43	@ 0x2b
 8016190:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016194:	f89a 3000 	ldrb.w	r3, [sl]
 8016198:	2b2a      	cmp	r3, #42	@ 0x2a
 801619a:	d015      	beq.n	80161c8 <_vfiprintf_r+0x120>
 801619c:	9a07      	ldr	r2, [sp, #28]
 801619e:	4654      	mov	r4, sl
 80161a0:	2000      	movs	r0, #0
 80161a2:	f04f 0c0a 	mov.w	ip, #10
 80161a6:	4621      	mov	r1, r4
 80161a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80161ac:	3b30      	subs	r3, #48	@ 0x30
 80161ae:	2b09      	cmp	r3, #9
 80161b0:	d94b      	bls.n	801624a <_vfiprintf_r+0x1a2>
 80161b2:	b1b0      	cbz	r0, 80161e2 <_vfiprintf_r+0x13a>
 80161b4:	9207      	str	r2, [sp, #28]
 80161b6:	e014      	b.n	80161e2 <_vfiprintf_r+0x13a>
 80161b8:	eba0 0308 	sub.w	r3, r0, r8
 80161bc:	fa09 f303 	lsl.w	r3, r9, r3
 80161c0:	4313      	orrs	r3, r2
 80161c2:	9304      	str	r3, [sp, #16]
 80161c4:	46a2      	mov	sl, r4
 80161c6:	e7d2      	b.n	801616e <_vfiprintf_r+0xc6>
 80161c8:	9b03      	ldr	r3, [sp, #12]
 80161ca:	1d19      	adds	r1, r3, #4
 80161cc:	681b      	ldr	r3, [r3, #0]
 80161ce:	9103      	str	r1, [sp, #12]
 80161d0:	2b00      	cmp	r3, #0
 80161d2:	bfbb      	ittet	lt
 80161d4:	425b      	neglt	r3, r3
 80161d6:	f042 0202 	orrlt.w	r2, r2, #2
 80161da:	9307      	strge	r3, [sp, #28]
 80161dc:	9307      	strlt	r3, [sp, #28]
 80161de:	bfb8      	it	lt
 80161e0:	9204      	strlt	r2, [sp, #16]
 80161e2:	7823      	ldrb	r3, [r4, #0]
 80161e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80161e6:	d10a      	bne.n	80161fe <_vfiprintf_r+0x156>
 80161e8:	7863      	ldrb	r3, [r4, #1]
 80161ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80161ec:	d132      	bne.n	8016254 <_vfiprintf_r+0x1ac>
 80161ee:	9b03      	ldr	r3, [sp, #12]
 80161f0:	1d1a      	adds	r2, r3, #4
 80161f2:	681b      	ldr	r3, [r3, #0]
 80161f4:	9203      	str	r2, [sp, #12]
 80161f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80161fa:	3402      	adds	r4, #2
 80161fc:	9305      	str	r3, [sp, #20]
 80161fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80162d4 <_vfiprintf_r+0x22c>
 8016202:	7821      	ldrb	r1, [r4, #0]
 8016204:	2203      	movs	r2, #3
 8016206:	4650      	mov	r0, sl
 8016208:	f7ea f802 	bl	8000210 <memchr>
 801620c:	b138      	cbz	r0, 801621e <_vfiprintf_r+0x176>
 801620e:	9b04      	ldr	r3, [sp, #16]
 8016210:	eba0 000a 	sub.w	r0, r0, sl
 8016214:	2240      	movs	r2, #64	@ 0x40
 8016216:	4082      	lsls	r2, r0
 8016218:	4313      	orrs	r3, r2
 801621a:	3401      	adds	r4, #1
 801621c:	9304      	str	r3, [sp, #16]
 801621e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016222:	4829      	ldr	r0, [pc, #164]	@ (80162c8 <_vfiprintf_r+0x220>)
 8016224:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016228:	2206      	movs	r2, #6
 801622a:	f7e9 fff1 	bl	8000210 <memchr>
 801622e:	2800      	cmp	r0, #0
 8016230:	d03f      	beq.n	80162b2 <_vfiprintf_r+0x20a>
 8016232:	4b26      	ldr	r3, [pc, #152]	@ (80162cc <_vfiprintf_r+0x224>)
 8016234:	bb1b      	cbnz	r3, 801627e <_vfiprintf_r+0x1d6>
 8016236:	9b03      	ldr	r3, [sp, #12]
 8016238:	3307      	adds	r3, #7
 801623a:	f023 0307 	bic.w	r3, r3, #7
 801623e:	3308      	adds	r3, #8
 8016240:	9303      	str	r3, [sp, #12]
 8016242:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016244:	443b      	add	r3, r7
 8016246:	9309      	str	r3, [sp, #36]	@ 0x24
 8016248:	e76a      	b.n	8016120 <_vfiprintf_r+0x78>
 801624a:	fb0c 3202 	mla	r2, ip, r2, r3
 801624e:	460c      	mov	r4, r1
 8016250:	2001      	movs	r0, #1
 8016252:	e7a8      	b.n	80161a6 <_vfiprintf_r+0xfe>
 8016254:	2300      	movs	r3, #0
 8016256:	3401      	adds	r4, #1
 8016258:	9305      	str	r3, [sp, #20]
 801625a:	4619      	mov	r1, r3
 801625c:	f04f 0c0a 	mov.w	ip, #10
 8016260:	4620      	mov	r0, r4
 8016262:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016266:	3a30      	subs	r2, #48	@ 0x30
 8016268:	2a09      	cmp	r2, #9
 801626a:	d903      	bls.n	8016274 <_vfiprintf_r+0x1cc>
 801626c:	2b00      	cmp	r3, #0
 801626e:	d0c6      	beq.n	80161fe <_vfiprintf_r+0x156>
 8016270:	9105      	str	r1, [sp, #20]
 8016272:	e7c4      	b.n	80161fe <_vfiprintf_r+0x156>
 8016274:	fb0c 2101 	mla	r1, ip, r1, r2
 8016278:	4604      	mov	r4, r0
 801627a:	2301      	movs	r3, #1
 801627c:	e7f0      	b.n	8016260 <_vfiprintf_r+0x1b8>
 801627e:	ab03      	add	r3, sp, #12
 8016280:	9300      	str	r3, [sp, #0]
 8016282:	462a      	mov	r2, r5
 8016284:	4b12      	ldr	r3, [pc, #72]	@ (80162d0 <_vfiprintf_r+0x228>)
 8016286:	a904      	add	r1, sp, #16
 8016288:	4630      	mov	r0, r6
 801628a:	f7fd fdcd 	bl	8013e28 <_printf_float>
 801628e:	4607      	mov	r7, r0
 8016290:	1c78      	adds	r0, r7, #1
 8016292:	d1d6      	bne.n	8016242 <_vfiprintf_r+0x19a>
 8016294:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016296:	07d9      	lsls	r1, r3, #31
 8016298:	d405      	bmi.n	80162a6 <_vfiprintf_r+0x1fe>
 801629a:	89ab      	ldrh	r3, [r5, #12]
 801629c:	059a      	lsls	r2, r3, #22
 801629e:	d402      	bmi.n	80162a6 <_vfiprintf_r+0x1fe>
 80162a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80162a2:	f7fe fbf9 	bl	8014a98 <__retarget_lock_release_recursive>
 80162a6:	89ab      	ldrh	r3, [r5, #12]
 80162a8:	065b      	lsls	r3, r3, #25
 80162aa:	f53f af1f 	bmi.w	80160ec <_vfiprintf_r+0x44>
 80162ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80162b0:	e71e      	b.n	80160f0 <_vfiprintf_r+0x48>
 80162b2:	ab03      	add	r3, sp, #12
 80162b4:	9300      	str	r3, [sp, #0]
 80162b6:	462a      	mov	r2, r5
 80162b8:	4b05      	ldr	r3, [pc, #20]	@ (80162d0 <_vfiprintf_r+0x228>)
 80162ba:	a904      	add	r1, sp, #16
 80162bc:	4630      	mov	r0, r6
 80162be:	f7fe f84b 	bl	8014358 <_printf_i>
 80162c2:	e7e4      	b.n	801628e <_vfiprintf_r+0x1e6>
 80162c4:	0803a0b0 	.word	0x0803a0b0
 80162c8:	0803a0ba 	.word	0x0803a0ba
 80162cc:	08013e29 	.word	0x08013e29
 80162d0:	08016083 	.word	0x08016083
 80162d4:	0803a0b6 	.word	0x0803a0b6

080162d8 <__sflush_r>:
 80162d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80162dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162e0:	0716      	lsls	r6, r2, #28
 80162e2:	4605      	mov	r5, r0
 80162e4:	460c      	mov	r4, r1
 80162e6:	d454      	bmi.n	8016392 <__sflush_r+0xba>
 80162e8:	684b      	ldr	r3, [r1, #4]
 80162ea:	2b00      	cmp	r3, #0
 80162ec:	dc02      	bgt.n	80162f4 <__sflush_r+0x1c>
 80162ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80162f0:	2b00      	cmp	r3, #0
 80162f2:	dd48      	ble.n	8016386 <__sflush_r+0xae>
 80162f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80162f6:	2e00      	cmp	r6, #0
 80162f8:	d045      	beq.n	8016386 <__sflush_r+0xae>
 80162fa:	2300      	movs	r3, #0
 80162fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016300:	682f      	ldr	r7, [r5, #0]
 8016302:	6a21      	ldr	r1, [r4, #32]
 8016304:	602b      	str	r3, [r5, #0]
 8016306:	d030      	beq.n	801636a <__sflush_r+0x92>
 8016308:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801630a:	89a3      	ldrh	r3, [r4, #12]
 801630c:	0759      	lsls	r1, r3, #29
 801630e:	d505      	bpl.n	801631c <__sflush_r+0x44>
 8016310:	6863      	ldr	r3, [r4, #4]
 8016312:	1ad2      	subs	r2, r2, r3
 8016314:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016316:	b10b      	cbz	r3, 801631c <__sflush_r+0x44>
 8016318:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801631a:	1ad2      	subs	r2, r2, r3
 801631c:	2300      	movs	r3, #0
 801631e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016320:	6a21      	ldr	r1, [r4, #32]
 8016322:	4628      	mov	r0, r5
 8016324:	47b0      	blx	r6
 8016326:	1c43      	adds	r3, r0, #1
 8016328:	89a3      	ldrh	r3, [r4, #12]
 801632a:	d106      	bne.n	801633a <__sflush_r+0x62>
 801632c:	6829      	ldr	r1, [r5, #0]
 801632e:	291d      	cmp	r1, #29
 8016330:	d82b      	bhi.n	801638a <__sflush_r+0xb2>
 8016332:	4a2a      	ldr	r2, [pc, #168]	@ (80163dc <__sflush_r+0x104>)
 8016334:	410a      	asrs	r2, r1
 8016336:	07d6      	lsls	r6, r2, #31
 8016338:	d427      	bmi.n	801638a <__sflush_r+0xb2>
 801633a:	2200      	movs	r2, #0
 801633c:	6062      	str	r2, [r4, #4]
 801633e:	04d9      	lsls	r1, r3, #19
 8016340:	6922      	ldr	r2, [r4, #16]
 8016342:	6022      	str	r2, [r4, #0]
 8016344:	d504      	bpl.n	8016350 <__sflush_r+0x78>
 8016346:	1c42      	adds	r2, r0, #1
 8016348:	d101      	bne.n	801634e <__sflush_r+0x76>
 801634a:	682b      	ldr	r3, [r5, #0]
 801634c:	b903      	cbnz	r3, 8016350 <__sflush_r+0x78>
 801634e:	6560      	str	r0, [r4, #84]	@ 0x54
 8016350:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016352:	602f      	str	r7, [r5, #0]
 8016354:	b1b9      	cbz	r1, 8016386 <__sflush_r+0xae>
 8016356:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801635a:	4299      	cmp	r1, r3
 801635c:	d002      	beq.n	8016364 <__sflush_r+0x8c>
 801635e:	4628      	mov	r0, r5
 8016360:	f7ff f9f6 	bl	8015750 <_free_r>
 8016364:	2300      	movs	r3, #0
 8016366:	6363      	str	r3, [r4, #52]	@ 0x34
 8016368:	e00d      	b.n	8016386 <__sflush_r+0xae>
 801636a:	2301      	movs	r3, #1
 801636c:	4628      	mov	r0, r5
 801636e:	47b0      	blx	r6
 8016370:	4602      	mov	r2, r0
 8016372:	1c50      	adds	r0, r2, #1
 8016374:	d1c9      	bne.n	801630a <__sflush_r+0x32>
 8016376:	682b      	ldr	r3, [r5, #0]
 8016378:	2b00      	cmp	r3, #0
 801637a:	d0c6      	beq.n	801630a <__sflush_r+0x32>
 801637c:	2b1d      	cmp	r3, #29
 801637e:	d001      	beq.n	8016384 <__sflush_r+0xac>
 8016380:	2b16      	cmp	r3, #22
 8016382:	d11e      	bne.n	80163c2 <__sflush_r+0xea>
 8016384:	602f      	str	r7, [r5, #0]
 8016386:	2000      	movs	r0, #0
 8016388:	e022      	b.n	80163d0 <__sflush_r+0xf8>
 801638a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801638e:	b21b      	sxth	r3, r3
 8016390:	e01b      	b.n	80163ca <__sflush_r+0xf2>
 8016392:	690f      	ldr	r7, [r1, #16]
 8016394:	2f00      	cmp	r7, #0
 8016396:	d0f6      	beq.n	8016386 <__sflush_r+0xae>
 8016398:	0793      	lsls	r3, r2, #30
 801639a:	680e      	ldr	r6, [r1, #0]
 801639c:	bf08      	it	eq
 801639e:	694b      	ldreq	r3, [r1, #20]
 80163a0:	600f      	str	r7, [r1, #0]
 80163a2:	bf18      	it	ne
 80163a4:	2300      	movne	r3, #0
 80163a6:	eba6 0807 	sub.w	r8, r6, r7
 80163aa:	608b      	str	r3, [r1, #8]
 80163ac:	f1b8 0f00 	cmp.w	r8, #0
 80163b0:	dde9      	ble.n	8016386 <__sflush_r+0xae>
 80163b2:	6a21      	ldr	r1, [r4, #32]
 80163b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80163b6:	4643      	mov	r3, r8
 80163b8:	463a      	mov	r2, r7
 80163ba:	4628      	mov	r0, r5
 80163bc:	47b0      	blx	r6
 80163be:	2800      	cmp	r0, #0
 80163c0:	dc08      	bgt.n	80163d4 <__sflush_r+0xfc>
 80163c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80163c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80163ca:	81a3      	strh	r3, [r4, #12]
 80163cc:	f04f 30ff 	mov.w	r0, #4294967295
 80163d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80163d4:	4407      	add	r7, r0
 80163d6:	eba8 0800 	sub.w	r8, r8, r0
 80163da:	e7e7      	b.n	80163ac <__sflush_r+0xd4>
 80163dc:	dfbffffe 	.word	0xdfbffffe

080163e0 <_fflush_r>:
 80163e0:	b538      	push	{r3, r4, r5, lr}
 80163e2:	690b      	ldr	r3, [r1, #16]
 80163e4:	4605      	mov	r5, r0
 80163e6:	460c      	mov	r4, r1
 80163e8:	b913      	cbnz	r3, 80163f0 <_fflush_r+0x10>
 80163ea:	2500      	movs	r5, #0
 80163ec:	4628      	mov	r0, r5
 80163ee:	bd38      	pop	{r3, r4, r5, pc}
 80163f0:	b118      	cbz	r0, 80163fa <_fflush_r+0x1a>
 80163f2:	6a03      	ldr	r3, [r0, #32]
 80163f4:	b90b      	cbnz	r3, 80163fa <_fflush_r+0x1a>
 80163f6:	f7fe f95b 	bl	80146b0 <__sinit>
 80163fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80163fe:	2b00      	cmp	r3, #0
 8016400:	d0f3      	beq.n	80163ea <_fflush_r+0xa>
 8016402:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016404:	07d0      	lsls	r0, r2, #31
 8016406:	d404      	bmi.n	8016412 <_fflush_r+0x32>
 8016408:	0599      	lsls	r1, r3, #22
 801640a:	d402      	bmi.n	8016412 <_fflush_r+0x32>
 801640c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801640e:	f7fe fb42 	bl	8014a96 <__retarget_lock_acquire_recursive>
 8016412:	4628      	mov	r0, r5
 8016414:	4621      	mov	r1, r4
 8016416:	f7ff ff5f 	bl	80162d8 <__sflush_r>
 801641a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801641c:	07da      	lsls	r2, r3, #31
 801641e:	4605      	mov	r5, r0
 8016420:	d4e4      	bmi.n	80163ec <_fflush_r+0xc>
 8016422:	89a3      	ldrh	r3, [r4, #12]
 8016424:	059b      	lsls	r3, r3, #22
 8016426:	d4e1      	bmi.n	80163ec <_fflush_r+0xc>
 8016428:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801642a:	f7fe fb35 	bl	8014a98 <__retarget_lock_release_recursive>
 801642e:	e7dd      	b.n	80163ec <_fflush_r+0xc>

08016430 <__swhatbuf_r>:
 8016430:	b570      	push	{r4, r5, r6, lr}
 8016432:	460c      	mov	r4, r1
 8016434:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016438:	2900      	cmp	r1, #0
 801643a:	b096      	sub	sp, #88	@ 0x58
 801643c:	4615      	mov	r5, r2
 801643e:	461e      	mov	r6, r3
 8016440:	da0d      	bge.n	801645e <__swhatbuf_r+0x2e>
 8016442:	89a3      	ldrh	r3, [r4, #12]
 8016444:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016448:	f04f 0100 	mov.w	r1, #0
 801644c:	bf14      	ite	ne
 801644e:	2340      	movne	r3, #64	@ 0x40
 8016450:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016454:	2000      	movs	r0, #0
 8016456:	6031      	str	r1, [r6, #0]
 8016458:	602b      	str	r3, [r5, #0]
 801645a:	b016      	add	sp, #88	@ 0x58
 801645c:	bd70      	pop	{r4, r5, r6, pc}
 801645e:	466a      	mov	r2, sp
 8016460:	f000 f848 	bl	80164f4 <_fstat_r>
 8016464:	2800      	cmp	r0, #0
 8016466:	dbec      	blt.n	8016442 <__swhatbuf_r+0x12>
 8016468:	9901      	ldr	r1, [sp, #4]
 801646a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801646e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8016472:	4259      	negs	r1, r3
 8016474:	4159      	adcs	r1, r3
 8016476:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801647a:	e7eb      	b.n	8016454 <__swhatbuf_r+0x24>

0801647c <__smakebuf_r>:
 801647c:	898b      	ldrh	r3, [r1, #12]
 801647e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016480:	079d      	lsls	r5, r3, #30
 8016482:	4606      	mov	r6, r0
 8016484:	460c      	mov	r4, r1
 8016486:	d507      	bpl.n	8016498 <__smakebuf_r+0x1c>
 8016488:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801648c:	6023      	str	r3, [r4, #0]
 801648e:	6123      	str	r3, [r4, #16]
 8016490:	2301      	movs	r3, #1
 8016492:	6163      	str	r3, [r4, #20]
 8016494:	b003      	add	sp, #12
 8016496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016498:	ab01      	add	r3, sp, #4
 801649a:	466a      	mov	r2, sp
 801649c:	f7ff ffc8 	bl	8016430 <__swhatbuf_r>
 80164a0:	9f00      	ldr	r7, [sp, #0]
 80164a2:	4605      	mov	r5, r0
 80164a4:	4639      	mov	r1, r7
 80164a6:	4630      	mov	r0, r6
 80164a8:	f7ff f9c6 	bl	8015838 <_malloc_r>
 80164ac:	b948      	cbnz	r0, 80164c2 <__smakebuf_r+0x46>
 80164ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80164b2:	059a      	lsls	r2, r3, #22
 80164b4:	d4ee      	bmi.n	8016494 <__smakebuf_r+0x18>
 80164b6:	f023 0303 	bic.w	r3, r3, #3
 80164ba:	f043 0302 	orr.w	r3, r3, #2
 80164be:	81a3      	strh	r3, [r4, #12]
 80164c0:	e7e2      	b.n	8016488 <__smakebuf_r+0xc>
 80164c2:	89a3      	ldrh	r3, [r4, #12]
 80164c4:	6020      	str	r0, [r4, #0]
 80164c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80164ca:	81a3      	strh	r3, [r4, #12]
 80164cc:	9b01      	ldr	r3, [sp, #4]
 80164ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80164d2:	b15b      	cbz	r3, 80164ec <__smakebuf_r+0x70>
 80164d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80164d8:	4630      	mov	r0, r6
 80164da:	f000 f81d 	bl	8016518 <_isatty_r>
 80164de:	b128      	cbz	r0, 80164ec <__smakebuf_r+0x70>
 80164e0:	89a3      	ldrh	r3, [r4, #12]
 80164e2:	f023 0303 	bic.w	r3, r3, #3
 80164e6:	f043 0301 	orr.w	r3, r3, #1
 80164ea:	81a3      	strh	r3, [r4, #12]
 80164ec:	89a3      	ldrh	r3, [r4, #12]
 80164ee:	431d      	orrs	r5, r3
 80164f0:	81a5      	strh	r5, [r4, #12]
 80164f2:	e7cf      	b.n	8016494 <__smakebuf_r+0x18>

080164f4 <_fstat_r>:
 80164f4:	b538      	push	{r3, r4, r5, lr}
 80164f6:	4d07      	ldr	r5, [pc, #28]	@ (8016514 <_fstat_r+0x20>)
 80164f8:	2300      	movs	r3, #0
 80164fa:	4604      	mov	r4, r0
 80164fc:	4608      	mov	r0, r1
 80164fe:	4611      	mov	r1, r2
 8016500:	602b      	str	r3, [r5, #0]
 8016502:	f7ec fe26 	bl	8003152 <_fstat>
 8016506:	1c43      	adds	r3, r0, #1
 8016508:	d102      	bne.n	8016510 <_fstat_r+0x1c>
 801650a:	682b      	ldr	r3, [r5, #0]
 801650c:	b103      	cbz	r3, 8016510 <_fstat_r+0x1c>
 801650e:	6023      	str	r3, [r4, #0]
 8016510:	bd38      	pop	{r3, r4, r5, pc}
 8016512:	bf00      	nop
 8016514:	2000c0c0 	.word	0x2000c0c0

08016518 <_isatty_r>:
 8016518:	b538      	push	{r3, r4, r5, lr}
 801651a:	4d06      	ldr	r5, [pc, #24]	@ (8016534 <_isatty_r+0x1c>)
 801651c:	2300      	movs	r3, #0
 801651e:	4604      	mov	r4, r0
 8016520:	4608      	mov	r0, r1
 8016522:	602b      	str	r3, [r5, #0]
 8016524:	f7ec fe25 	bl	8003172 <_isatty>
 8016528:	1c43      	adds	r3, r0, #1
 801652a:	d102      	bne.n	8016532 <_isatty_r+0x1a>
 801652c:	682b      	ldr	r3, [r5, #0]
 801652e:	b103      	cbz	r3, 8016532 <_isatty_r+0x1a>
 8016530:	6023      	str	r3, [r4, #0]
 8016532:	bd38      	pop	{r3, r4, r5, pc}
 8016534:	2000c0c0 	.word	0x2000c0c0

08016538 <_sbrk_r>:
 8016538:	b538      	push	{r3, r4, r5, lr}
 801653a:	4d06      	ldr	r5, [pc, #24]	@ (8016554 <_sbrk_r+0x1c>)
 801653c:	2300      	movs	r3, #0
 801653e:	4604      	mov	r4, r0
 8016540:	4608      	mov	r0, r1
 8016542:	602b      	str	r3, [r5, #0]
 8016544:	f7ec fe2e 	bl	80031a4 <_sbrk>
 8016548:	1c43      	adds	r3, r0, #1
 801654a:	d102      	bne.n	8016552 <_sbrk_r+0x1a>
 801654c:	682b      	ldr	r3, [r5, #0]
 801654e:	b103      	cbz	r3, 8016552 <_sbrk_r+0x1a>
 8016550:	6023      	str	r3, [r4, #0]
 8016552:	bd38      	pop	{r3, r4, r5, pc}
 8016554:	2000c0c0 	.word	0x2000c0c0

08016558 <__assert_func>:
 8016558:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801655a:	4614      	mov	r4, r2
 801655c:	461a      	mov	r2, r3
 801655e:	4b09      	ldr	r3, [pc, #36]	@ (8016584 <__assert_func+0x2c>)
 8016560:	681b      	ldr	r3, [r3, #0]
 8016562:	4605      	mov	r5, r0
 8016564:	68d8      	ldr	r0, [r3, #12]
 8016566:	b954      	cbnz	r4, 801657e <__assert_func+0x26>
 8016568:	4b07      	ldr	r3, [pc, #28]	@ (8016588 <__assert_func+0x30>)
 801656a:	461c      	mov	r4, r3
 801656c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016570:	9100      	str	r1, [sp, #0]
 8016572:	462b      	mov	r3, r5
 8016574:	4905      	ldr	r1, [pc, #20]	@ (801658c <__assert_func+0x34>)
 8016576:	f000 f841 	bl	80165fc <fiprintf>
 801657a:	f000 f851 	bl	8016620 <abort>
 801657e:	4b04      	ldr	r3, [pc, #16]	@ (8016590 <__assert_func+0x38>)
 8016580:	e7f4      	b.n	801656c <__assert_func+0x14>
 8016582:	bf00      	nop
 8016584:	200000a8 	.word	0x200000a8
 8016588:	0803a106 	.word	0x0803a106
 801658c:	0803a0d8 	.word	0x0803a0d8
 8016590:	0803a0cb 	.word	0x0803a0cb

08016594 <_calloc_r>:
 8016594:	b570      	push	{r4, r5, r6, lr}
 8016596:	fba1 5402 	umull	r5, r4, r1, r2
 801659a:	b93c      	cbnz	r4, 80165ac <_calloc_r+0x18>
 801659c:	4629      	mov	r1, r5
 801659e:	f7ff f94b 	bl	8015838 <_malloc_r>
 80165a2:	4606      	mov	r6, r0
 80165a4:	b928      	cbnz	r0, 80165b2 <_calloc_r+0x1e>
 80165a6:	2600      	movs	r6, #0
 80165a8:	4630      	mov	r0, r6
 80165aa:	bd70      	pop	{r4, r5, r6, pc}
 80165ac:	220c      	movs	r2, #12
 80165ae:	6002      	str	r2, [r0, #0]
 80165b0:	e7f9      	b.n	80165a6 <_calloc_r+0x12>
 80165b2:	462a      	mov	r2, r5
 80165b4:	4621      	mov	r1, r4
 80165b6:	f7fe f99b 	bl	80148f0 <memset>
 80165ba:	e7f5      	b.n	80165a8 <_calloc_r+0x14>

080165bc <__ascii_mbtowc>:
 80165bc:	b082      	sub	sp, #8
 80165be:	b901      	cbnz	r1, 80165c2 <__ascii_mbtowc+0x6>
 80165c0:	a901      	add	r1, sp, #4
 80165c2:	b142      	cbz	r2, 80165d6 <__ascii_mbtowc+0x1a>
 80165c4:	b14b      	cbz	r3, 80165da <__ascii_mbtowc+0x1e>
 80165c6:	7813      	ldrb	r3, [r2, #0]
 80165c8:	600b      	str	r3, [r1, #0]
 80165ca:	7812      	ldrb	r2, [r2, #0]
 80165cc:	1e10      	subs	r0, r2, #0
 80165ce:	bf18      	it	ne
 80165d0:	2001      	movne	r0, #1
 80165d2:	b002      	add	sp, #8
 80165d4:	4770      	bx	lr
 80165d6:	4610      	mov	r0, r2
 80165d8:	e7fb      	b.n	80165d2 <__ascii_mbtowc+0x16>
 80165da:	f06f 0001 	mvn.w	r0, #1
 80165de:	e7f8      	b.n	80165d2 <__ascii_mbtowc+0x16>

080165e0 <__ascii_wctomb>:
 80165e0:	4603      	mov	r3, r0
 80165e2:	4608      	mov	r0, r1
 80165e4:	b141      	cbz	r1, 80165f8 <__ascii_wctomb+0x18>
 80165e6:	2aff      	cmp	r2, #255	@ 0xff
 80165e8:	d904      	bls.n	80165f4 <__ascii_wctomb+0x14>
 80165ea:	228a      	movs	r2, #138	@ 0x8a
 80165ec:	601a      	str	r2, [r3, #0]
 80165ee:	f04f 30ff 	mov.w	r0, #4294967295
 80165f2:	4770      	bx	lr
 80165f4:	700a      	strb	r2, [r1, #0]
 80165f6:	2001      	movs	r0, #1
 80165f8:	4770      	bx	lr
	...

080165fc <fiprintf>:
 80165fc:	b40e      	push	{r1, r2, r3}
 80165fe:	b503      	push	{r0, r1, lr}
 8016600:	4601      	mov	r1, r0
 8016602:	ab03      	add	r3, sp, #12
 8016604:	4805      	ldr	r0, [pc, #20]	@ (801661c <fiprintf+0x20>)
 8016606:	f853 2b04 	ldr.w	r2, [r3], #4
 801660a:	6800      	ldr	r0, [r0, #0]
 801660c:	9301      	str	r3, [sp, #4]
 801660e:	f7ff fd4b 	bl	80160a8 <_vfiprintf_r>
 8016612:	b002      	add	sp, #8
 8016614:	f85d eb04 	ldr.w	lr, [sp], #4
 8016618:	b003      	add	sp, #12
 801661a:	4770      	bx	lr
 801661c:	200000a8 	.word	0x200000a8

08016620 <abort>:
 8016620:	b508      	push	{r3, lr}
 8016622:	2006      	movs	r0, #6
 8016624:	f000 f82c 	bl	8016680 <raise>
 8016628:	2001      	movs	r0, #1
 801662a:	f7ec fd5e 	bl	80030ea <_exit>

0801662e <_raise_r>:
 801662e:	291f      	cmp	r1, #31
 8016630:	b538      	push	{r3, r4, r5, lr}
 8016632:	4605      	mov	r5, r0
 8016634:	460c      	mov	r4, r1
 8016636:	d904      	bls.n	8016642 <_raise_r+0x14>
 8016638:	2316      	movs	r3, #22
 801663a:	6003      	str	r3, [r0, #0]
 801663c:	f04f 30ff 	mov.w	r0, #4294967295
 8016640:	bd38      	pop	{r3, r4, r5, pc}
 8016642:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016644:	b112      	cbz	r2, 801664c <_raise_r+0x1e>
 8016646:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801664a:	b94b      	cbnz	r3, 8016660 <_raise_r+0x32>
 801664c:	4628      	mov	r0, r5
 801664e:	f000 f831 	bl	80166b4 <_getpid_r>
 8016652:	4622      	mov	r2, r4
 8016654:	4601      	mov	r1, r0
 8016656:	4628      	mov	r0, r5
 8016658:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801665c:	f000 b818 	b.w	8016690 <_kill_r>
 8016660:	2b01      	cmp	r3, #1
 8016662:	d00a      	beq.n	801667a <_raise_r+0x4c>
 8016664:	1c59      	adds	r1, r3, #1
 8016666:	d103      	bne.n	8016670 <_raise_r+0x42>
 8016668:	2316      	movs	r3, #22
 801666a:	6003      	str	r3, [r0, #0]
 801666c:	2001      	movs	r0, #1
 801666e:	e7e7      	b.n	8016640 <_raise_r+0x12>
 8016670:	2100      	movs	r1, #0
 8016672:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016676:	4620      	mov	r0, r4
 8016678:	4798      	blx	r3
 801667a:	2000      	movs	r0, #0
 801667c:	e7e0      	b.n	8016640 <_raise_r+0x12>
	...

08016680 <raise>:
 8016680:	4b02      	ldr	r3, [pc, #8]	@ (801668c <raise+0xc>)
 8016682:	4601      	mov	r1, r0
 8016684:	6818      	ldr	r0, [r3, #0]
 8016686:	f7ff bfd2 	b.w	801662e <_raise_r>
 801668a:	bf00      	nop
 801668c:	200000a8 	.word	0x200000a8

08016690 <_kill_r>:
 8016690:	b538      	push	{r3, r4, r5, lr}
 8016692:	4d07      	ldr	r5, [pc, #28]	@ (80166b0 <_kill_r+0x20>)
 8016694:	2300      	movs	r3, #0
 8016696:	4604      	mov	r4, r0
 8016698:	4608      	mov	r0, r1
 801669a:	4611      	mov	r1, r2
 801669c:	602b      	str	r3, [r5, #0]
 801669e:	f7ec fd14 	bl	80030ca <_kill>
 80166a2:	1c43      	adds	r3, r0, #1
 80166a4:	d102      	bne.n	80166ac <_kill_r+0x1c>
 80166a6:	682b      	ldr	r3, [r5, #0]
 80166a8:	b103      	cbz	r3, 80166ac <_kill_r+0x1c>
 80166aa:	6023      	str	r3, [r4, #0]
 80166ac:	bd38      	pop	{r3, r4, r5, pc}
 80166ae:	bf00      	nop
 80166b0:	2000c0c0 	.word	0x2000c0c0

080166b4 <_getpid_r>:
 80166b4:	f7ec bd01 	b.w	80030ba <_getpid>

080166b8 <_init>:
 80166b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80166ba:	bf00      	nop
 80166bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80166be:	bc08      	pop	{r3}
 80166c0:	469e      	mov	lr, r3
 80166c2:	4770      	bx	lr

080166c4 <_fini>:
 80166c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80166c6:	bf00      	nop
 80166c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80166ca:	bc08      	pop	{r3}
 80166cc:	469e      	mov	lr, r3
 80166ce:	4770      	bx	lr
