{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 02:01:24 2019 " "Info: Processing started: Wed May 08 02:01:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off KP -c KP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off KP -c KP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "KP EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design KP" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 16560 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 103 " "Critical Warning: No exact pin location assignment(s) for 103 pins of 103 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[10\] " "Info: Pin OPERAND\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[10] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 840 1152 1424 856 "OPERAND\[10..0\]" "" } { 608 352 432 624 "operand\[10..0\]" "" } { 832 1424 1512 848 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2615 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[9\] " "Info: Pin OPERAND\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[9] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 840 1152 1424 856 "OPERAND\[10..0\]" "" } { 608 352 432 624 "operand\[10..0\]" "" } { 832 1424 1512 848 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2616 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[8\] " "Info: Pin OPERAND\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[8] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 840 1152 1424 856 "OPERAND\[10..0\]" "" } { 608 352 432 624 "operand\[10..0\]" "" } { 832 1424 1512 848 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2617 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[7\] " "Info: Pin OPERAND\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[7] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 840 1152 1424 856 "OPERAND\[10..0\]" "" } { 608 352 432 624 "operand\[10..0\]" "" } { 832 1424 1512 848 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2618 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[6\] " "Info: Pin OPERAND\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[6] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 840 1152 1424 856 "OPERAND\[10..0\]" "" } { 608 352 432 624 "operand\[10..0\]" "" } { 832 1424 1512 848 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2619 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[5\] " "Info: Pin OPERAND\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[5] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 840 1152 1424 856 "OPERAND\[10..0\]" "" } { 608 352 432 624 "operand\[10..0\]" "" } { 832 1424 1512 848 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2620 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[4\] " "Info: Pin OPERAND\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[4] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 840 1152 1424 856 "OPERAND\[10..0\]" "" } { 608 352 432 624 "operand\[10..0\]" "" } { 832 1424 1512 848 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2621 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[3\] " "Info: Pin OPERAND\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[3] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 840 1152 1424 856 "OPERAND\[10..0\]" "" } { 608 352 432 624 "operand\[10..0\]" "" } { 832 1424 1512 848 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2622 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[2\] " "Info: Pin OPERAND\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[2] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 840 1152 1424 856 "OPERAND\[10..0\]" "" } { 608 352 432 624 "operand\[10..0\]" "" } { 832 1424 1512 848 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2623 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[1\] " "Info: Pin OPERAND\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[1] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 840 1152 1424 856 "OPERAND\[10..0\]" "" } { 608 352 432 624 "operand\[10..0\]" "" } { 832 1424 1512 848 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2624 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[0\] " "Info: Pin OPERAND\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[0] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 840 1152 1424 856 "OPERAND\[10..0\]" "" } { 608 352 432 624 "operand\[10..0\]" "" } { 832 1424 1512 848 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2625 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[12\] " "Info: Pin ADDRESS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[12] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2629 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[11\] " "Info: Pin ADDRESS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[11] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2630 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[10\] " "Info: Pin ADDRESS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[10] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2631 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[9\] " "Info: Pin ADDRESS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[9] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2632 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[8\] " "Info: Pin ADDRESS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[8] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2633 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[7\] " "Info: Pin ADDRESS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[7] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2634 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[6\] " "Info: Pin ADDRESS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[6] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2635 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[5\] " "Info: Pin ADDRESS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[5] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2636 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[4\] " "Info: Pin ADDRESS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[4] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2637 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[3\] " "Info: Pin ADDRESS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[3] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2638 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[2\] " "Info: Pin ADDRESS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[2] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2639 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[1\] " "Info: Pin ADDRESS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[1] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2640 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[0\] " "Info: Pin ADDRESS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[0] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 824 1152 1424 840 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2641 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[10\] " "Info: Pin DATA_BUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[10] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 1840 2023 304 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2654 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[9\] " "Info: Pin DATA_BUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[9] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 1840 2023 304 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2655 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[8\] " "Info: Pin DATA_BUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[8] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 1840 2023 304 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2656 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[7\] " "Info: Pin DATA_BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[7] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 1840 2023 304 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2657 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[6\] " "Info: Pin DATA_BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[6] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 1840 2023 304 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2658 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[5\] " "Info: Pin DATA_BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[5] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 1840 2023 304 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2659 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[4\] " "Info: Pin DATA_BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[4] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 1840 2023 304 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2660 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[3\] " "Info: Pin DATA_BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[3] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 1840 2023 304 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2661 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[2\] " "Info: Pin DATA_BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[2] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 1840 2023 304 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2662 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[1\] " "Info: Pin DATA_BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[1] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 1840 2023 304 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2663 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[0\] " "Info: Pin DATA_BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[0] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 1840 2023 304 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2664 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_1\[2\] " "Info: Pin RON_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_1[2] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 856 1176 1424 872 "RON_1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2678 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_1\[1\] " "Info: Pin RON_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_1[1] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 856 1176 1424 872 "RON_1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2679 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_1\[0\] " "Info: Pin RON_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_1[0] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 856 1176 1424 872 "RON_1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2680 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_2\[2\] " "Info: Pin RON_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_2[2] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 872 1176 1424 888 "RON_2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2681 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_2\[1\] " "Info: Pin RON_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_2[1] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 872 1176 1424 888 "RON_2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2682 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_2\[0\] " "Info: Pin RON_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_2[0] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 872 1176 1424 888 "RON_2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2683 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TWO_TACT " "Info: Pin TWO_TACT not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TWO_TACT } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 792 1184 1424 808 "TWO_TACT" "" } { 784 1424 1512 800 "two_tact" "" } { 824 320 371 840 "two_tact" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TWO_TACT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2684 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DECODE " "Info: Pin DECODE not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DECODE } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 344 -192 -16 360 "DECODE" "" } { 800 1728 1776 816 "decode" "" } { 336 -248 -187 352 "decode" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2685 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T0 " "Info: Pin T0 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T0 } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 528 -936 -760 544 "T0" "" } { 520 -760 -712 536 "t0" "" } { 504 -408 -376 520 "t0" "" } { 456 -128 -88 472 "t0" "" } { 800 440 472 816 "t0" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2688 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T5 " "Info: Pin T5 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T5 } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 608 -936 -760 624 "T5" "" } { 600 -760 -712 616 "t5" "" } { 576 -128 -80 592 "t5" "" } { 664 -112 -64 680 "t5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2690 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T4 " "Info: Pin T4 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T4 } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 592 -936 -760 608 "T4" "" } { 584 -760 -712 600 "t4" "" } { 648 -112 -64 664 "t4" "" } { 560 -128 -80 576 "t4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2691 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[12\] " "Info: Pin adr_r/w\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[12] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2602 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[11\] " "Info: Pin adr_r/w\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[11] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2603 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[10\] " "Info: Pin adr_r/w\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[10] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2604 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[9\] " "Info: Pin adr_r/w\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[9] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2605 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[8\] " "Info: Pin adr_r/w\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[8] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2606 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[7\] " "Info: Pin adr_r/w\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[7] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2607 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[6\] " "Info: Pin adr_r/w\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[6] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2608 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[5\] " "Info: Pin adr_r/w\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[5] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2609 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[4\] " "Info: Pin adr_r/w\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[4] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2610 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[3\] " "Info: Pin adr_r/w\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[3] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2611 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[2\] " "Info: Pin adr_r/w\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[2] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2612 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[1\] " "Info: Pin adr_r/w\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[1] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2613 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_r/w\[0\] " "Info: Pin adr_r/w\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_r/w[0] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 680 1296 1472 696 "adr_r/w\[12..0\]" "" } { 672 1232 1299 688 "adr_r/w\[12..0\]" "" } { 920 1960 2027 936 "adr_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_r/w[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2614 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_com " "Info: Pin r_com not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { r_com } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 504 -272 -96 520 "r_com" "" } { 496 -312 -272 512 "r_com" "" } { 736 1144 1176 752 "r_com" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_com } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2692 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Info: Pin T1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T1 } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 544 -936 -760 560 "T1" "" } { 536 -760 -712 552 "t1" "" } { 808 328 368 824 "t1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2696 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Info: Pin T2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T2 } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 560 -936 -760 576 "T2" "" } { 552 -760 -712 568 "t2" "" } { 768 840 880 784 "t2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2698 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T6 " "Info: Pin T6 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T6 } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 624 -936 -760 640 "T6" "" } { 616 -760 -712 632 "t6" "" } { 680 -91 -64 696 "t6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2699 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_REG\[2\] " "Info: Pin adr_REG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_REG[2] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 192 224 400 208 "adr_REG\[2..0\]" "" } { 248 2040 2104 264 "adr_reg\[2..0\]" "" } { 184 160 224 200 "adr_reg\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_REG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2626 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_REG\[1\] " "Info: Pin adr_REG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_REG[1] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 192 224 400 208 "adr_REG\[2..0\]" "" } { 248 2040 2104 264 "adr_reg\[2..0\]" "" } { 184 160 224 200 "adr_reg\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_REG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2627 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_REG\[0\] " "Info: Pin adr_REG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_REG[0] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 192 224 400 208 "adr_REG\[2..0\]" "" } { 248 2040 2104 264 "adr_reg\[2..0\]" "" } { 184 160 224 200 "adr_reg\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_REG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2628 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C2 " "Info: Pin C2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { C2 } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 272 904 1080 288 "C2" "" } { 264 864 904 280 "c2" "" } { 264 -96 -56 280 "c2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2700 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUSY " "Info: Pin BUSY not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { BUSY } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 1160 2112 2328 1176 "BUSY" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2701 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FREE " "Info: Pin FREE not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FREE } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 1112 1912 2128 1128 "FREE" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2702 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T3 " "Info: Pin T3 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T3 } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 -936 -760 592 "T3" "" } { 568 -760 -712 584 "t3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2703 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T7 " "Info: Pin T7 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T7 } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 640 -936 -760 656 "T7" "" } { 632 -760 -712 648 "t7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2704 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T8 " "Info: Pin T8 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T8 } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 656 -936 -760 672 "T8" "" } { 648 -760 -712 664 "t8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2705 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ_CACHE " "Info: Pin READ_CACHE not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { READ_CACHE } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 472 32 208 488 "READ_CACHE" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { READ_CACHE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2706 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRITE_CACHE " "Info: Pin WRITE_CACHE not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { WRITE_CACHE } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 32 208 592 "WRITE_CACHE" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRITE_CACHE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2707 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ_RON " "Info: Pin READ_RON not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { READ_RON } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 704 80 256 720 "READ_RON" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { READ_RON } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2708 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C1 " "Info: Pin C1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { C1 } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 256 904 1080 272 "C1" "" } { 248 864 904 264 "c1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2709 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C3 " "Info: Pin C3 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { C3 } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 288 904 1080 304 "C3" "" } { 280 864 904 296 "c3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2710 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND\[3\] " "Info: Pin COMMAND\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND[3] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 808 1160 1424 824 "COMMAND\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2642 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND\[2\] " "Info: Pin COMMAND\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND[2] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 808 1160 1424 824 "COMMAND\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2643 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND\[1\] " "Info: Pin COMMAND\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND[1] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 808 1160 1424 824 "COMMAND\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2644 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND\[0\] " "Info: Pin COMMAND\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND[0] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 808 1160 1424 824 "COMMAND\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2645 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[7\] " "Info: Pin COUNTER\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[7] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 240 -512 -336 256 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2646 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[6\] " "Info: Pin COUNTER\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[6] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 240 -512 -336 256 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2647 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[5\] " "Info: Pin COUNTER\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[5] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 240 -512 -336 256 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2648 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[4\] " "Info: Pin COUNTER\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[4] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 240 -512 -336 256 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2649 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[3\] " "Info: Pin COUNTER\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[3] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 240 -512 -336 256 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2650 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[2\] " "Info: Pin COUNTER\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[2] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 240 -512 -336 256 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2651 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[1\] " "Info: Pin COUNTER\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[1] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 240 -512 -336 256 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2652 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[0\] " "Info: Pin COUNTER\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[0] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 240 -512 -336 256 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2653 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[12\] " "Info: Pin IP\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[12] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2665 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[11\] " "Info: Pin IP\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[11] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2666 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[10\] " "Info: Pin IP\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[10] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2667 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[9\] " "Info: Pin IP\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[9] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2668 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[8\] " "Info: Pin IP\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[8] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2669 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[7\] " "Info: Pin IP\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[7] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2670 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[6\] " "Info: Pin IP\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[6] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2671 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[5\] " "Info: Pin IP\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[5] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2672 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[4\] " "Info: Pin IP\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[4] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2673 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[3\] " "Info: Pin IP\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[3] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2674 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[2\] " "Info: Pin IP\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[2] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2675 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[1\] " "Info: Pin IP\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[1] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2676 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[0\] " "Info: Pin IP\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[0] } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 576 896 1072 592 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2677 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 304 488 656 320 "CLK" "" } { 296 2056 2104 312 "clk" "" } { 576 2056 2104 592 "clk" "" } { 816 1728 1776 832 "clk" "" } { 296 656 704 312 "clk" "" } { 672 600 648 688 "clk" "" } { 336 -776 -728 352 "clk" "" } { 680 832 880 696 "clk" "" } { 904 1976 2024 920 "clk" "" } { 1096 752 800 1112 "clk" "" } { 856 488 536 872 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2687 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Destination node DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2578 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Destination node DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2579 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2580 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2581 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2582 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node DECODE_COMMAND:inst18\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst18|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2585 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 85 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2454 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 85 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2456 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 85 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2458 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 85 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2460 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 304 488 656 320 "CLK" "" } { 296 2056 2104 312 "clk" "" } { 576 2056 2104 592 "clk" "" } { 816 1728 1776 832 "clk" "" } { 296 656 704 312 "clk" "" } { 672 600 648 688 "clk" "" } { 336 -776 -728 352 "clk" "" } { 680 832 880 696 "clk" "" } { 904 1976 2024 920 "clk" "" } { 1096 752 800 1112 "clk" "" } { 856 488 536 872 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2687 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst8\|RAM:inst\|inst6  " "Info: Automatically promoted node MEMORY:inst8\|RAM:inst\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst8|RAM:inst|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2159 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst8\|ROM:inst1\|inst2  " "Info: Automatically promoted node MEMORY:inst8\|ROM:inst1\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 248 600 664 296 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst8|ROM:inst1|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2184 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst8\|ROM:inst1\|inst3  " "Info: Automatically promoted node MEMORY:inst8\|ROM:inst1\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 296 600 664 344 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst8|ROM:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2186 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst22  " "Info: Automatically promoted node inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 768 776 840 816 "inst22" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2697 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "102 unused 3.3V 0 102 0 " "Info: Number of I/O pins in group: 102 (unused VREF, 3.3V VCCIO, 0 input, 102 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.784 ns register register " "Info: Estimated most critical path is register to register delay of 17.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[7\] 1 REG LAB_X11_Y6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X11_Y6; Fanout = 3; REG Node = 'lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_07j:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_07j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_07j.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.272 ns) 0.505 ns inst25~0 2 COMB LAB_X11_Y6 12 " "Info: 2: + IC(0.233 ns) + CELL(0.272 ns) = 0.505 ns; Loc. = LAB_X11_Y6; Fanout = 12; COMB Node = 'inst25~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[7] inst25~0 } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 328 -312 -248 376 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 0.906 ns inst23 3 COMB LAB_X11_Y6 14 " "Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 0.906 ns; Loc. = LAB_X11_Y6; Fanout = 14; COMB Node = 'inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { inst25~0 inst23 } "NODE_NAME" } } { "CU/CPU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CPU.bdf" { { 488 -376 -312 536 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.272 ns) 1.861 ns busmux:inst10\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0 4 COMB LAB_X18_Y6 16 " "Info: 4: + IC(0.683 ns) + CELL(0.272 ns) = 1.861 ns; Loc. = LAB_X18_Y6; Fanout = 16; COMB Node = 'busmux:inst10\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { inst23 busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 2.262 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0 5 COMB LAB_X18_Y6 64 " "Info: 5: + IC(0.023 ns) + CELL(0.378 ns) = 2.262 ns; Loc. = LAB_X18_Y6; Fanout = 64; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.357 ns) 3.015 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|String:inst9\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 6 COMB LAB_X13_Y6 1 " "Info: 6: + IC(0.396 ns) + CELL(0.357 ns) = 3.015 ns; Loc. = LAB_X13_Y6; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|String:inst9\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.053 ns) 4.045 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|String:inst9\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 7 COMB LAB_X18_Y8 1 " "Info: 7: + IC(0.977 ns) + CELL(0.053 ns) = 4.045 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|String:inst9\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 4.446 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n1_mux_dataout~1 8 COMB LAB_X18_Y8 1 " "Info: 8: + IC(0.044 ns) + CELL(0.357 ns) = 4.446 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n1_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 4.847 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n1_mux_dataout~2 9 COMB LAB_X18_Y8 1 " "Info: 9: + IC(0.044 ns) + CELL(0.357 ns) = 4.847 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n1_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.357 ns) 5.876 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 10 COMB LAB_X22_Y10 8 " "Info: 10: + IC(0.672 ns) + CELL(0.357 ns) = 5.876 ns; Loc. = LAB_X22_Y10; Fanout = 8; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 6.277 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 11 COMB LAB_X22_Y10 4 " "Info: 11: + IC(0.129 ns) + CELL(0.272 ns) = 6.277 ns; Loc. = LAB_X22_Y10; Fanout = 4; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.053 ns) 6.897 ns CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w1_n0_mux_dataout~0 12 COMB LAB_X22_Y10 15 " "Info: 12: + IC(0.567 ns) + CELL(0.053 ns) = 6.897 ns; Loc. = LAB_X22_Y10; Fanout = 15; COMB Node = 'CACHE:inst\|busmux:inst35\|lpm_mux:\$00000\|mux_qnc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_qnc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_qnc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.357 ns) 7.950 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w1_n0_mux_dataout~0 13 COMB LAB_X26_Y14 573 " "Info: 13: + IC(0.696 ns) + CELL(0.357 ns) = 7.950 ns; Loc. = LAB_X26_Y14; Fanout = 573; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.053 ns) 9.313 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w2_n0_mux_dataout~7 14 COMB LAB_X30_Y6 1 " "Info: 14: + IC(1.310 ns) + CELL(0.053 ns) = 9.313 ns; Loc. = LAB_X30_Y6; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w2_n0_mux_dataout~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~7 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.272 ns) 10.139 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w2_n0_mux_dataout~9 15 COMB LAB_X30_Y10 1 " "Info: 15: + IC(0.554 ns) + CELL(0.272 ns) = 10.139 ns; Loc. = LAB_X30_Y10; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst6\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w2_n0_mux_dataout~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~7 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~9 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.154 ns) 10.947 ns CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst15\|lpm_bustri:lpm_bustri_component\|dout\[2\]~12 16 COMB LAB_X29_Y7 1 " "Info: 16: + IC(0.654 ns) + CELL(0.154 ns) = 10.947 ns; Loc. = LAB_X29_Y7; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst15\|lpm_bustri:lpm_bustri_component\|dout\[2\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~9 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst15|lpm_bustri:lpm_bustri_component|dout[2]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.378 ns) 12.319 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[2\]~21 17 COMB LAB_X25_Y15 2 " "Info: 17: + IC(0.994 ns) + CELL(0.378 ns) = 12.319 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[2\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst15|lpm_bustri:lpm_bustri_component|dout[2]~12 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[2]~21 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.154 ns) 14.097 ns ALU:inst5\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]~25 18 COMB LAB_X15_Y7 5 " "Info: 18: + IC(1.624 ns) + CELL(0.154 ns) = 14.097 ns; Loc. = LAB_X15_Y7; Fanout = 5; COMB Node = 'ALU:inst5\|lpm_bustri2:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[2]~21 ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[2]~25 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.272 ns) 15.622 ns CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w2_n0_mux_dataout~0 19 COMB LAB_X22_Y13 512 " "Info: 19: + IC(1.253 ns) + CELL(0.272 ns) = 15.622 ns; Loc. = LAB_X22_Y13; Fanout = 512; COMB Node = 'CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[2]~25 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_j5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_j5e.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.155 ns) 17.784 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\] 20 REG LAB_X11_Y4 1 " "Info: 20: + IC(2.007 ns) + CELL(0.155 ns) = 17.784 ns; Loc. = LAB_X11_Y4; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst5\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.576 ns ( 25.73 % ) " "Info: Total cell delay = 4.576 ns ( 25.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.208 ns ( 74.27 % ) " "Info: Total interconnect delay = 13.208 ns ( 74.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.784 ns" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_07j:auto_generated|safe_q[7] inst25~0 inst23 busmux:inst10|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n1_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|busmux:inst35|lpm_mux:$00000|mux_qnc:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~7 CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w2_n0_mux_dataout~9 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst15|lpm_bustri:lpm_bustri_component|dout[2]~12 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[2]~21 ALU:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component|dout[2]~25 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w2_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 27506 " "Info: 1 (of 27506) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Info: Average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 36% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Info: Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "102 " "Warning: Found 102 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[10\] 0 " "Info: Pin \"OPERAND\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[9\] 0 " "Info: Pin \"OPERAND\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[8\] 0 " "Info: Pin \"OPERAND\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[7\] 0 " "Info: Pin \"OPERAND\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[6\] 0 " "Info: Pin \"OPERAND\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[5\] 0 " "Info: Pin \"OPERAND\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[4\] 0 " "Info: Pin \"OPERAND\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[3\] 0 " "Info: Pin \"OPERAND\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[2\] 0 " "Info: Pin \"OPERAND\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[1\] 0 " "Info: Pin \"OPERAND\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[0\] 0 " "Info: Pin \"OPERAND\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[12\] 0 " "Info: Pin \"ADDRESS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[11\] 0 " "Info: Pin \"ADDRESS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[10\] 0 " "Info: Pin \"ADDRESS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[9\] 0 " "Info: Pin \"ADDRESS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[8\] 0 " "Info: Pin \"ADDRESS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[7\] 0 " "Info: Pin \"ADDRESS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[6\] 0 " "Info: Pin \"ADDRESS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[5\] 0 " "Info: Pin \"ADDRESS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[4\] 0 " "Info: Pin \"ADDRESS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[3\] 0 " "Info: Pin \"ADDRESS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[2\] 0 " "Info: Pin \"ADDRESS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[1\] 0 " "Info: Pin \"ADDRESS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[0\] 0 " "Info: Pin \"ADDRESS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[10\] 0 " "Info: Pin \"DATA_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[9\] 0 " "Info: Pin \"DATA_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[8\] 0 " "Info: Pin \"DATA_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Info: Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Info: Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Info: Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Info: Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Info: Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Info: Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Info: Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Info: Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_1\[2\] 0 " "Info: Pin \"RON_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_1\[1\] 0 " "Info: Pin \"RON_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_1\[0\] 0 " "Info: Pin \"RON_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_2\[2\] 0 " "Info: Pin \"RON_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_2\[1\] 0 " "Info: Pin \"RON_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_2\[0\] 0 " "Info: Pin \"RON_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TWO_TACT 0 " "Info: Pin \"TWO_TACT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DECODE 0 " "Info: Pin \"DECODE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T0 0 " "Info: Pin \"T0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T5 0 " "Info: Pin \"T5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T4 0 " "Info: Pin \"T4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[12\] 0 " "Info: Pin \"adr_r/w\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[11\] 0 " "Info: Pin \"adr_r/w\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[10\] 0 " "Info: Pin \"adr_r/w\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[9\] 0 " "Info: Pin \"adr_r/w\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[8\] 0 " "Info: Pin \"adr_r/w\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[7\] 0 " "Info: Pin \"adr_r/w\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[6\] 0 " "Info: Pin \"adr_r/w\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[5\] 0 " "Info: Pin \"adr_r/w\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[4\] 0 " "Info: Pin \"adr_r/w\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[3\] 0 " "Info: Pin \"adr_r/w\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[2\] 0 " "Info: Pin \"adr_r/w\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[1\] 0 " "Info: Pin \"adr_r/w\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_r/w\[0\] 0 " "Info: Pin \"adr_r/w\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_com 0 " "Info: Pin \"r_com\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T1 0 " "Info: Pin \"T1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T2 0 " "Info: Pin \"T2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T6 0 " "Info: Pin \"T6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_REG\[2\] 0 " "Info: Pin \"adr_REG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_REG\[1\] 0 " "Info: Pin \"adr_REG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_REG\[0\] 0 " "Info: Pin \"adr_REG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2 0 " "Info: Pin \"C2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUSY 0 " "Info: Pin \"BUSY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FREE 0 " "Info: Pin \"FREE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T3 0 " "Info: Pin \"T3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T7 0 " "Info: Pin \"T7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T8 0 " "Info: Pin \"T8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ_CACHE 0 " "Info: Pin \"READ_CACHE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WRITE_CACHE 0 " "Info: Pin \"WRITE_CACHE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ_RON 0 " "Info: Pin \"READ_RON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1 0 " "Info: Pin \"C1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3 0 " "Info: Pin \"C3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMMAND\[3\] 0 " "Info: Pin \"COMMAND\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMMAND\[2\] 0 " "Info: Pin \"COMMAND\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMMAND\[1\] 0 " "Info: Pin \"COMMAND\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMMAND\[0\] 0 " "Info: Pin \"COMMAND\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[7\] 0 " "Info: Pin \"COUNTER\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[6\] 0 " "Info: Pin \"COUNTER\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[5\] 0 " "Info: Pin \"COUNTER\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[4\] 0 " "Info: Pin \"COUNTER\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[3\] 0 " "Info: Pin \"COUNTER\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[2\] 0 " "Info: Pin \"COUNTER\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[1\] 0 " "Info: Pin \"COUNTER\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[0\] 0 " "Info: Pin \"COUNTER\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[12\] 0 " "Info: Pin \"IP\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[11\] 0 " "Info: Pin \"IP\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[10\] 0 " "Info: Pin \"IP\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[9\] 0 " "Info: Pin \"IP\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[8\] 0 " "Info: Pin \"IP\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[7\] 0 " "Info: Pin \"IP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[6\] 0 " "Info: Pin \"IP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[5\] 0 " "Info: Pin \"IP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[4\] 0 " "Info: Pin \"IP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[3\] 0 " "Info: Pin \"IP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[2\] 0 " "Info: Pin \"IP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[1\] 0 " "Info: Pin \"IP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[0\] 0 " "Info: Pin \"IP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 02:02:02 2019 " "Info: Processing ended: Wed May 08 02:02:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Info: Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Info: Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
