

================================================================
== Vitis HLS Report for 'fir_Pipeline_Time_delay_loop'
================================================================
* Date:           Sun Apr  2 17:55:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_Q5
* Solution:       reshape (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Time_delay_loop  |      129|      129|         3|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   9602|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|    2077|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2077|   9656|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln27_fu_84_p2     |         +|   0|  0|    15|           8|           2|
    |and_ln29_fu_150_p2    |       and|   0|  0|  1024|        1024|        1024|
    |lshr_ln29_fu_117_p2   |      lshr|   0|  0|  2171|        1024|        1024|
    |or_ln29_fu_166_p2     |        or|   0|  0|  1024|        1024|        1024|
    |shl_ln29_2_fu_160_p2  |       shl|   0|  0|  2171|        1024|        1024|
    |shl_ln29_fu_138_p2    |       shl|   0|  0|  2171|           8|        1024|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    |xor_ln29_fu_144_p2    |       xor|   0|  0|  1024|        1024|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  9602|        5137|        5126|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+------+-----------+
    |           Name          | LUT| Input Size| Bits | Total Bits|
    +-------------------------+----+-----------+------+-----------+
    |ap_done_int              |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|     8|         16|
    |ap_sig_allocacmp_p_load  |   9|          2|  1024|       2048|
    |empty_fu_46              |   9|          2|  1024|       2048|
    |i_fu_42                  |   9|          2|     8|         16|
    +-------------------------+----+-----------+------+-----------+
    |Total                    |  54|         12|  2066|       4132|
    +-------------------------+----+-----------+------+-----------+

    * Register: 
    +----------------------------------+------+----+------+-----------+
    |               Name               |  FF  | LUT| Bits | Const Bits|
    +----------------------------------+------+----+------+-----------+
    |add_ln27_reg_199                  |     8|   0|     8|          0|
    |ap_CS_fsm                         |     1|   0|     1|          0|
    |ap_done_reg                       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2           |     1|   0|     1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |     1|   0|     1|          0|
    |empty_fu_46                       |  1024|   0|  1024|          0|
    |i_fu_42                           |     8|   0|     8|          0|
    |or_ln29_reg_209                   |  1024|   0|  1024|          0|
    |tmp_reg_195                       |     1|   0|     1|          0|
    |trunc_ln29_2_reg_204              |     7|   0|     7|          0|
    +----------------------------------+------+----+------+-----------+
    |Total                             |  2077|   0|  2077|          0|
    +----------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |         Source Object        |    C Type    |
+----------------------------+-----+------+------------+------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  fir_Pipeline_Time_delay_loop|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  fir_Pipeline_Time_delay_loop|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  fir_Pipeline_Time_delay_loop|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  fir_Pipeline_Time_delay_loop|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  fir_Pipeline_Time_delay_loop|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  fir_Pipeline_Time_delay_loop|  return value|
|fir_int_int_shift_reg_load  |   in|  1024|     ap_none|    fir_int_int_shift_reg_load|        scalar|
|p_out                       |  out|  1024|      ap_vld|                         p_out|       pointer|
|p_out_ap_vld                |  out|     1|      ap_vld|                         p_out|       pointer|
+----------------------------+-----+------+------------+------------------------------+--------------+

