--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top_avr_core_v8.twx top_avr_core_v8.ncd -o
top_avr_core_v8.twr top_avr_core_v8.pcf -ucf BPC3013_Papilio_DUO.ucf

Design file:              top_avr_core_v8.ncd
Physical constraint file: top_avr_core_v8.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Inst_clk32to16/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Inst_clk32to16/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Inst_clk32to16/dcm_sp_inst/CLKIN
  Logical resource: Inst_clk32to16/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: Inst_clk32to16/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Inst_clk32to16/dcm_sp_inst/CLKIN
  Logical resource: Inst_clk32to16/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: Inst_clk32to16/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_clk32to16/dcm_sp_inst/CLKIN
  Logical resource: Inst_clk32to16/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: Inst_clk32to16/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_clk32to16/clkdv" derived from  
NET "Inst_clk32to16/clkin1" PERIOD = 31.25 ns HIGH 50%;  multiplied by 2.00 to 
62.500 nS and duty cycle corrected to HIGH 31.250 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 391673054 paths analyzed, 3262 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.100ns.
--------------------------------------------------------------------------------

Paths for end point AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7 (SLICE_X12Y28.CIN), 32033172 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[0].RAM_Byte (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      11.606ns (Levels of Logic = 7)
  Clock Path Skew:      -0.078ns (0.599 - 0.677)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DRAM_Inst/RAM_Inst[0].RAM_Byte to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA3     Trcko_DOA             2.100   DRAM_Inst/RAM_Inst[0].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[0].RAM_Byte
    SLICE_X12Y32.D1      net (fanout=2)        2.851   DRAM_Inst/RAMBlDOut<0><3>
    SLICE_X12Y32.D       Tilo                  0.254   AVR_Core_Inst/BP_Inst/bit_test_in<3>
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_in<3>11
    SLICE_X15Y22.D3      net (fanout=1)        1.347   AVR_Core_Inst/BP_Inst/bit_test_in<3>
    SLICE_X15Y22.D       Tilo                  0.259   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
    SLICE_X14Y25.C2      net (fanout=14)       0.970   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
    SLICE_X14Y25.C       Tilo                  0.235   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_A<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A31
    SLICE_X6Y22.D6       net (fanout=6)        1.462   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A31
    SLICE_X6Y22.D        Tilo                  0.235   N293
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A393_SW0
    SLICE_X12Y26.C6      net (fanout=1)        1.153   N293
    SLICE_X12Y26.COUT    Topcyc                0.328   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_lut<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.COUT    Tbyp                  0.093   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CLK     Tcinck                0.313   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_xor<15>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7
    -------------------------------------------------  ---------------------------
    Total                                     11.606ns (3.817ns logic, 7.789ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[0].RAM_Byte (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      11.561ns (Levels of Logic = 7)
  Clock Path Skew:      -0.078ns (0.599 - 0.677)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DRAM_Inst/RAM_Inst[0].RAM_Byte to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA4     Trcko_DOA             2.100   DRAM_Inst/RAM_Inst[0].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[0].RAM_Byte
    SLICE_X11Y31.D2      net (fanout=2)        3.133   DRAM_Inst/RAMBlDOut<0><4>
    SLICE_X11Y31.D       Tilo                  0.259   AVR_Core_Inst/BP_Inst/bit_test_in<4>
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_in<4>11
    SLICE_X14Y26.B2      net (fanout=1)        1.335   AVR_Core_Inst/BP_Inst/bit_test_in<4>
    SLICE_X14Y26.B       Tilo                  0.235   N302
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_3
    SLICE_X15Y22.C4      net (fanout=14)       1.097   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_3
    SLICE_X15Y22.C       Tilo                  0.259   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A12211
    SLICE_X9Y26.C4       net (fanout=20)       1.199   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A1221
    SLICE_X9Y26.C        Tilo                  0.259   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_A<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A423
    SLICE_X12Y26.DX      net (fanout=1)        1.164   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_A<7>
    SLICE_X12Y26.COUT    Tdxcy                 0.109   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.COUT    Tbyp                  0.093   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CLK     Tcinck                0.313   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_xor<15>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7
    -------------------------------------------------  ---------------------------
    Total                                     11.561ns (3.627ns logic, 7.934ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[0].RAM_Byte (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      11.424ns (Levels of Logic = 7)
  Clock Path Skew:      -0.078ns (0.599 - 0.677)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DRAM_Inst/RAM_Inst[0].RAM_Byte to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA3     Trcko_DOA             2.100   DRAM_Inst/RAM_Inst[0].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[0].RAM_Byte
    SLICE_X12Y32.D1      net (fanout=2)        2.851   DRAM_Inst/RAMBlDOut<0><3>
    SLICE_X12Y32.D       Tilo                  0.254   AVR_Core_Inst/BP_Inst/bit_test_in<3>
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_in<3>11
    SLICE_X15Y22.D3      net (fanout=1)        1.347   AVR_Core_Inst/BP_Inst/bit_test_in<3>
    SLICE_X15Y22.D       Tilo                  0.259   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
    SLICE_X14Y26.C2      net (fanout=14)       1.008   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
    SLICE_X14Y26.C       Tilo                  0.235   N302
                                                       AVR_Core_Inst/BP_Inst/bit_test_op_out_1
    SLICE_X6Y22.D4       net (fanout=9)        1.242   AVR_Core_Inst/BP_Inst/bit_test_op_out
    SLICE_X6Y22.D        Tilo                  0.235   N293
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A393_SW0
    SLICE_X12Y26.C6      net (fanout=1)        1.153   N293
    SLICE_X12Y26.COUT    Topcyc                0.328   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_lut<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.COUT    Tbyp                  0.093   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CLK     Tcinck                0.313   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_xor<15>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_7
    -------------------------------------------------  ---------------------------
    Total                                     11.424ns (3.817ns logic, 7.607ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5 (SLICE_X12Y28.CIN), 32033172 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[0].RAM_Byte (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      11.596ns (Levels of Logic = 7)
  Clock Path Skew:      -0.078ns (0.599 - 0.677)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DRAM_Inst/RAM_Inst[0].RAM_Byte to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA3     Trcko_DOA             2.100   DRAM_Inst/RAM_Inst[0].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[0].RAM_Byte
    SLICE_X12Y32.D1      net (fanout=2)        2.851   DRAM_Inst/RAMBlDOut<0><3>
    SLICE_X12Y32.D       Tilo                  0.254   AVR_Core_Inst/BP_Inst/bit_test_in<3>
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_in<3>11
    SLICE_X15Y22.D3      net (fanout=1)        1.347   AVR_Core_Inst/BP_Inst/bit_test_in<3>
    SLICE_X15Y22.D       Tilo                  0.259   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
    SLICE_X14Y25.C2      net (fanout=14)       0.970   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
    SLICE_X14Y25.C       Tilo                  0.235   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_A<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A31
    SLICE_X6Y22.D6       net (fanout=6)        1.462   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A31
    SLICE_X6Y22.D        Tilo                  0.235   N293
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A393_SW0
    SLICE_X12Y26.C6      net (fanout=1)        1.153   N293
    SLICE_X12Y26.COUT    Topcyc                0.328   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_lut<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.COUT    Tbyp                  0.093   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CLK     Tcinck                0.303   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_xor<15>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5
    -------------------------------------------------  ---------------------------
    Total                                     11.596ns (3.807ns logic, 7.789ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[0].RAM_Byte (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      11.551ns (Levels of Logic = 7)
  Clock Path Skew:      -0.078ns (0.599 - 0.677)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DRAM_Inst/RAM_Inst[0].RAM_Byte to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA4     Trcko_DOA             2.100   DRAM_Inst/RAM_Inst[0].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[0].RAM_Byte
    SLICE_X11Y31.D2      net (fanout=2)        3.133   DRAM_Inst/RAMBlDOut<0><4>
    SLICE_X11Y31.D       Tilo                  0.259   AVR_Core_Inst/BP_Inst/bit_test_in<4>
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_in<4>11
    SLICE_X14Y26.B2      net (fanout=1)        1.335   AVR_Core_Inst/BP_Inst/bit_test_in<4>
    SLICE_X14Y26.B       Tilo                  0.235   N302
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_3
    SLICE_X15Y22.C4      net (fanout=14)       1.097   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_3
    SLICE_X15Y22.C       Tilo                  0.259   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A12211
    SLICE_X9Y26.C4       net (fanout=20)       1.199   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A1221
    SLICE_X9Y26.C        Tilo                  0.259   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_A<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A423
    SLICE_X12Y26.DX      net (fanout=1)        1.164   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_A<7>
    SLICE_X12Y26.COUT    Tdxcy                 0.109   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.COUT    Tbyp                  0.093   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CLK     Tcinck                0.303   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_xor<15>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5
    -------------------------------------------------  ---------------------------
    Total                                     11.551ns (3.617ns logic, 7.934ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[0].RAM_Byte (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      11.414ns (Levels of Logic = 7)
  Clock Path Skew:      -0.078ns (0.599 - 0.677)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DRAM_Inst/RAM_Inst[0].RAM_Byte to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA3     Trcko_DOA             2.100   DRAM_Inst/RAM_Inst[0].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[0].RAM_Byte
    SLICE_X12Y32.D1      net (fanout=2)        2.851   DRAM_Inst/RAMBlDOut<0><3>
    SLICE_X12Y32.D       Tilo                  0.254   AVR_Core_Inst/BP_Inst/bit_test_in<3>
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_in<3>11
    SLICE_X15Y22.D3      net (fanout=1)        1.347   AVR_Core_Inst/BP_Inst/bit_test_in<3>
    SLICE_X15Y22.D       Tilo                  0.259   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
    SLICE_X14Y26.C2      net (fanout=14)       1.008   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
    SLICE_X14Y26.C       Tilo                  0.235   N302
                                                       AVR_Core_Inst/BP_Inst/bit_test_op_out_1
    SLICE_X6Y22.D4       net (fanout=9)        1.242   AVR_Core_Inst/BP_Inst/bit_test_op_out
    SLICE_X6Y22.D        Tilo                  0.235   N293
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A393_SW0
    SLICE_X12Y26.C6      net (fanout=1)        1.153   N293
    SLICE_X12Y26.COUT    Topcyc                0.328   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_lut<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.COUT    Tbyp                  0.093   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CLK     Tcinck                0.303   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_xor<15>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_5
    -------------------------------------------------  ---------------------------
    Total                                     11.414ns (3.807ns logic, 7.607ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6 (SLICE_X12Y28.CIN), 32033172 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[0].RAM_Byte (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      11.565ns (Levels of Logic = 7)
  Clock Path Skew:      -0.078ns (0.599 - 0.677)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DRAM_Inst/RAM_Inst[0].RAM_Byte to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA3     Trcko_DOA             2.100   DRAM_Inst/RAM_Inst[0].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[0].RAM_Byte
    SLICE_X12Y32.D1      net (fanout=2)        2.851   DRAM_Inst/RAMBlDOut<0><3>
    SLICE_X12Y32.D       Tilo                  0.254   AVR_Core_Inst/BP_Inst/bit_test_in<3>
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_in<3>11
    SLICE_X15Y22.D3      net (fanout=1)        1.347   AVR_Core_Inst/BP_Inst/bit_test_in<3>
    SLICE_X15Y22.D       Tilo                  0.259   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
    SLICE_X14Y25.C2      net (fanout=14)       0.970   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
    SLICE_X14Y25.C       Tilo                  0.235   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_A<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A31
    SLICE_X6Y22.D6       net (fanout=6)        1.462   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A31
    SLICE_X6Y22.D        Tilo                  0.235   N293
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A393_SW0
    SLICE_X12Y26.C6      net (fanout=1)        1.153   N293
    SLICE_X12Y26.COUT    Topcyc                0.328   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_lut<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.COUT    Tbyp                  0.093   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CLK     Tcinck                0.272   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_xor<15>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6
    -------------------------------------------------  ---------------------------
    Total                                     11.565ns (3.776ns logic, 7.789ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[0].RAM_Byte (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      11.520ns (Levels of Logic = 7)
  Clock Path Skew:      -0.078ns (0.599 - 0.677)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DRAM_Inst/RAM_Inst[0].RAM_Byte to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA4     Trcko_DOA             2.100   DRAM_Inst/RAM_Inst[0].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[0].RAM_Byte
    SLICE_X11Y31.D2      net (fanout=2)        3.133   DRAM_Inst/RAMBlDOut<0><4>
    SLICE_X11Y31.D       Tilo                  0.259   AVR_Core_Inst/BP_Inst/bit_test_in<4>
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_in<4>11
    SLICE_X14Y26.B2      net (fanout=1)        1.335   AVR_Core_Inst/BP_Inst/bit_test_in<4>
    SLICE_X14Y26.B       Tilo                  0.235   N302
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_3
    SLICE_X15Y22.C4      net (fanout=14)       1.097   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_3
    SLICE_X15Y22.C       Tilo                  0.259   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A12211
    SLICE_X9Y26.C4       net (fanout=20)       1.199   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A1221
    SLICE_X9Y26.C        Tilo                  0.259   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_A<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A423
    SLICE_X12Y26.DX      net (fanout=1)        1.164   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_A<7>
    SLICE_X12Y26.COUT    Tdxcy                 0.109   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.COUT    Tbyp                  0.093   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CLK     Tcinck                0.272   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_xor<15>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6
    -------------------------------------------------  ---------------------------
    Total                                     11.520ns (3.586ns logic, 7.934ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[0].RAM_Byte (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      11.383ns (Levels of Logic = 7)
  Clock Path Skew:      -0.078ns (0.599 - 0.677)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DRAM_Inst/RAM_Inst[0].RAM_Byte to AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA3     Trcko_DOA             2.100   DRAM_Inst/RAM_Inst[0].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[0].RAM_Byte
    SLICE_X12Y32.D1      net (fanout=2)        2.851   DRAM_Inst/RAMBlDOut<0><3>
    SLICE_X12Y32.D       Tilo                  0.254   AVR_Core_Inst/BP_Inst/bit_test_in<3>
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_in<3>11
    SLICE_X15Y22.D3      net (fanout=1)        1.347   AVR_Core_Inst/BP_Inst/bit_test_in<3>
    SLICE_X15Y22.D       Tilo                  0.259   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
                                                       AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
    SLICE_X14Y26.C2      net (fanout=14)       1.008   AVR_Core_Inst/BP_Inst/Mmux_bit_test_mux_out<7>_4
    SLICE_X14Y26.C       Tilo                  0.235   N302
                                                       AVR_Core_Inst/BP_Inst/bit_test_op_out_1
    SLICE_X6Y22.D4       net (fanout=9)        1.242   AVR_Core_Inst/BP_Inst/bit_test_op_out
    SLICE_X6Y22.D        Tilo                  0.235   N293
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_A393_SW0
    SLICE_X12Y26.C6      net (fanout=1)        1.153   N293
    SLICE_X12Y26.COUT    Topcyc                0.328   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_lut<6>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<7>
    SLICE_X12Y27.COUT    Tbyp                  0.093   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_cy<11>
    SLICE_X12Y28.CLK     Tcinck                0.272   AVR_Core_Inst/pm_fetch_dec_Inst/pc_high<7>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Mmux_program_counter_in_rs_xor<15>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_high_6
    -------------------------------------------------  ---------------------------
    Total                                     11.383ns (3.776ns logic, 7.607ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_clk32to16/clkdv" derived from
 NET "Inst_clk32to16/clkin1" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 2.00 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------

Paths for end point TmrCnt_Impl.TmrCnt_Inst/TCNT0_6 (SLICE_X4Y52.CE), 1025 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TmrCnt_Impl.TmrCnt_Inst/TCCR0_3 (FF)
  Destination:          TmrCnt_Impl.TmrCnt_Inst/TCNT0_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TmrCnt_Impl.TmrCnt_Inst/TCCR0_3 to TmrCnt_Impl.TmrCnt_Inst/TCNT0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.DQ       Tcko                  0.198   TmrCnt_Impl.TmrCnt_Inst/TCCR0_3
                                                       TmrCnt_Impl.TmrCnt_Inst/TCCR0_3
    SLICE_X4Y52.C6       net (fanout=4)        0.040   TmrCnt_Impl.TmrCnt_Inst/TCCR0_3
    SLICE_X4Y52.C        Tilo                  0.156   TmrCnt_Impl.TmrCnt_Inst/TCNT0<6>
                                                       TmrCnt_Impl.TmrCnt_Inst/_n0774_inv1
    SLICE_X4Y52.CE       net (fanout=4)        0.020   TmrCnt_Impl.TmrCnt_Inst/_n0774_inv
    SLICE_X4Y52.CLK      Tckce       (-Th)     0.092   TmrCnt_Impl.TmrCnt_Inst/TCNT0<6>
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT0_6
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.262ns logic, 0.060ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.983ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TmrCnt_Impl.TmrCnt_Inst/TCCR0_6 (FF)
  Destination:          TmrCnt_Impl.TmrCnt_Inst/TCNT0_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.047ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.396 - 0.332)
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TmrCnt_Impl.TmrCnt_Inst/TCCR0_6 to TmrCnt_Impl.TmrCnt_Inst/TCNT0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.CQ       Tcko                  0.234   TmrCnt_Impl.TmrCnt_Inst/TCCR0_5
                                                       TmrCnt_Impl.TmrCnt_Inst/TCCR0_6
    SLICE_X4Y52.C4       net (fanout=33)       0.729   TmrCnt_Impl.TmrCnt_Inst/TCCR0_6
    SLICE_X4Y52.C        Tilo                  0.156   TmrCnt_Impl.TmrCnt_Inst/TCNT0<6>
                                                       TmrCnt_Impl.TmrCnt_Inst/_n0774_inv1
    SLICE_X4Y52.CE       net (fanout=4)        0.020   TmrCnt_Impl.TmrCnt_Inst/_n0774_inv
    SLICE_X4Y52.CLK      Tckce       (-Th)     0.092   TmrCnt_Impl.TmrCnt_Inst/TCNT0<6>
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT0_6
    -------------------------------------------------  ---------------------------
    Total                                      1.047ns (0.298ns logic, 0.749ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TmrCnt_Impl.TmrCnt_Inst/CK256 (FF)
  Destination:          TmrCnt_Impl.TmrCnt_Inst/TCNT0_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.187ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TmrCnt_Impl.TmrCnt_Inst/CK256 to TmrCnt_Impl.TmrCnt_Inst/TCNT0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.DQ       Tcko                  0.198   TmrCnt_Impl.TmrCnt_Inst/CK256
                                                       TmrCnt_Impl.TmrCnt_Inst/CK256
    SLICE_X0Y53.C6       net (fanout=3)        0.034   TmrCnt_Impl.TmrCnt_Inst/CK256
    SLICE_X0Y53.CMUX     Tilo                  0.244   TmrCnt_Impl.TmrCnt_Inst/CK1024
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT0_En3_G
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT0_En3
    SLICE_X4Y52.C3       net (fanout=7)        0.627   TmrCnt_Impl.TmrCnt_Inst/TCNT0_En
    SLICE_X4Y52.C        Tilo                  0.156   TmrCnt_Impl.TmrCnt_Inst/TCNT0<6>
                                                       TmrCnt_Impl.TmrCnt_Inst/_n0774_inv1
    SLICE_X4Y52.CE       net (fanout=4)        0.020   TmrCnt_Impl.TmrCnt_Inst/_n0774_inv
    SLICE_X4Y52.CLK      Tckce       (-Th)     0.092   TmrCnt_Impl.TmrCnt_Inst/TCNT0<6>
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT0_6
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.506ns logic, 0.681ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point TmrCnt_Impl.TmrCnt_Inst/TCNT0_1 (SLICE_X4Y52.CE), 1025 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TmrCnt_Impl.TmrCnt_Inst/TCCR0_3 (FF)
  Destination:          TmrCnt_Impl.TmrCnt_Inst/TCNT0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TmrCnt_Impl.TmrCnt_Inst/TCCR0_3 to TmrCnt_Impl.TmrCnt_Inst/TCNT0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.DQ       Tcko                  0.198   TmrCnt_Impl.TmrCnt_Inst/TCCR0_3
                                                       TmrCnt_Impl.TmrCnt_Inst/TCCR0_3
    SLICE_X4Y52.C6       net (fanout=4)        0.040   TmrCnt_Impl.TmrCnt_Inst/TCCR0_3
    SLICE_X4Y52.C        Tilo                  0.156   TmrCnt_Impl.TmrCnt_Inst/TCNT0<6>
                                                       TmrCnt_Impl.TmrCnt_Inst/_n0774_inv1
    SLICE_X4Y52.CE       net (fanout=4)        0.020   TmrCnt_Impl.TmrCnt_Inst/_n0774_inv
    SLICE_X4Y52.CLK      Tckce       (-Th)     0.089   TmrCnt_Impl.TmrCnt_Inst/TCNT0<6>
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.265ns logic, 0.060ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.986ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TmrCnt_Impl.TmrCnt_Inst/TCCR0_6 (FF)
  Destination:          TmrCnt_Impl.TmrCnt_Inst/TCNT0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.050ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.396 - 0.332)
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TmrCnt_Impl.TmrCnt_Inst/TCCR0_6 to TmrCnt_Impl.TmrCnt_Inst/TCNT0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.CQ       Tcko                  0.234   TmrCnt_Impl.TmrCnt_Inst/TCCR0_5
                                                       TmrCnt_Impl.TmrCnt_Inst/TCCR0_6
    SLICE_X4Y52.C4       net (fanout=33)       0.729   TmrCnt_Impl.TmrCnt_Inst/TCCR0_6
    SLICE_X4Y52.C        Tilo                  0.156   TmrCnt_Impl.TmrCnt_Inst/TCNT0<6>
                                                       TmrCnt_Impl.TmrCnt_Inst/_n0774_inv1
    SLICE_X4Y52.CE       net (fanout=4)        0.020   TmrCnt_Impl.TmrCnt_Inst/_n0774_inv
    SLICE_X4Y52.CLK      Tckce       (-Th)     0.089   TmrCnt_Impl.TmrCnt_Inst/TCNT0<6>
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.050ns (0.301ns logic, 0.749ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TmrCnt_Impl.TmrCnt_Inst/CK256 (FF)
  Destination:          TmrCnt_Impl.TmrCnt_Inst/TCNT0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.190ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TmrCnt_Impl.TmrCnt_Inst/CK256 to TmrCnt_Impl.TmrCnt_Inst/TCNT0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y53.DQ       Tcko                  0.198   TmrCnt_Impl.TmrCnt_Inst/CK256
                                                       TmrCnt_Impl.TmrCnt_Inst/CK256
    SLICE_X0Y53.C6       net (fanout=3)        0.034   TmrCnt_Impl.TmrCnt_Inst/CK256
    SLICE_X0Y53.CMUX     Tilo                  0.244   TmrCnt_Impl.TmrCnt_Inst/CK1024
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT0_En3_G
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT0_En3
    SLICE_X4Y52.C3       net (fanout=7)        0.627   TmrCnt_Impl.TmrCnt_Inst/TCNT0_En
    SLICE_X4Y52.C        Tilo                  0.156   TmrCnt_Impl.TmrCnt_Inst/TCNT0<6>
                                                       TmrCnt_Impl.TmrCnt_Inst/_n0774_inv1
    SLICE_X4Y52.CE       net (fanout=4)        0.020   TmrCnt_Impl.TmrCnt_Inst/_n0774_inv
    SLICE_X4Y52.CLK      Tckce       (-Th)     0.089   TmrCnt_Impl.TmrCnt_Inst/TCNT0<6>
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.509ns logic, 0.681ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point TmrCnt_Impl.TmrCnt_Inst/TCNT2WrFl (SLICE_X2Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TmrCnt_Impl.TmrCnt_Inst/TCNT2WrFl (FF)
  Destination:          TmrCnt_Impl.TmrCnt_Inst/TCNT2WrFl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TmrCnt_Impl.TmrCnt_Inst/TCNT2WrFl to TmrCnt_Impl.TmrCnt_Inst/TCNT2WrFl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.AQ       Tcko                  0.200   TmrCnt_Impl.TmrCnt_Inst/TCNT2WrFl
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT2WrFl
    SLICE_X2Y43.A6       net (fanout=2)        0.023   TmrCnt_Impl.TmrCnt_Inst/TCNT2WrFl
    SLICE_X2Y43.CLK      Tah         (-Th)    -0.190   TmrCnt_Impl.TmrCnt_Inst/TCNT2WrFl
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT2WrFl_TCNT2WrFl_MUX_1079_o1_INV_0
                                                       TmrCnt_Impl.TmrCnt_Inst/TCNT2WrFl
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_clk32to16/clkdv" derived from
 NET "Inst_clk32to16/clkin1" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 2.00 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------
Slack: 56.480ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 6.020ns (166.113MHz) (Tdcmper_CLKDV)
  Physical resource: Inst_clk32to16/dcm_sp_inst/CLKDV
  Logical resource: Inst_clk32to16/dcm_sp_inst/CLKDV
  Location pin: DCM_X0Y2.CLKDV
  Clock network: Inst_clk32to16/clkdv
--------------------------------------------------------------------------------
Slack: 58.930ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: PM_Inst/RAM_Inst[3].RAM_Word/CLKA
  Logical resource: PM_Inst/RAM_Inst[3].RAM_Word/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk16M
--------------------------------------------------------------------------------
Slack: 58.930ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: PM_Inst/RAM_Inst[4].RAM_Word/CLKA
  Logical resource: PM_Inst/RAM_Inst[4].RAM_Word/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk16M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for Inst_clk32to16/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Inst_clk32to16/clkin1          |     31.250ns|     16.000ns|     10.550ns|            0|            0|            0|    391673054|
| Inst_clk32to16/clkdv          |     62.500ns|     21.100ns|          N/A|            0|            0|    391673054|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   24.594|   11.869|    3.992|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 391673054 paths, 0 nets, and 9713 connections

Design statistics:
   Minimum period:  21.100ns{1}   (Maximum frequency:  47.393MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 08 16:42:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 275 MB



