#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Thu Jun 08 13:42:47 2017
# Process ID: 5208
# Log file: D:/FPGA/P4-TD/Proyecto4/planAhead_run_4/planAhead.log
# Journal file: D:/FPGA/P4-TD/Proyecto4/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/P4-TD/Proyecto4/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {SEG[6]} {SEG[5]} {SEG[4]} {SEG[3]} {SEG[2]} {SEG[1]} {SEG[0]}]]
set_property package_pin "" [get_ports [list  {SEG[0]}]]
startgroup
set_property package_pin L14 [get_ports {SEG[6]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {SEG[5]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {SEG[4]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {SEG[3]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {SEG[2]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {SEG[1]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {SEG[0]}]
endgroup
save_constraints
