L 1 "Source\PWMDemo.c"
N
N#include <stdint.h>
L 1 "C:\Keil_v5\ARM\ARMCC\bin\..\include\stdint.h" 1
N/* Copyright (C) ARM Ltd., 1999 */
N/* All rights reserved */
N
N/*
N * RCS $Revision: 180721 $
N * Checkin $Date: 2013-06-24 09:41:57 +0100 (Mon, 24 Jun 2013) $
N * Revising $Author: agrant $
N */
N
N#ifndef __stdint_h
N#define __stdint_h
N#define __ARMCLIB_VERSION 5040049
N
N/*
N * Depending on compiler version __int64 or __INT64_TYPE__ should be defined.
N */
N#ifndef __int64
N  #ifdef __INT64_TYPE__
S    #define __int64 __INT64_TYPE__
N  #endif
N  /* On some architectures neither of these may be defined - if so, fall
N     through and error out if used. */
N#endif
N
N  #ifndef __STDINT_DECLS
N  #define __STDINT_DECLS
N
N    #undef __CLIBNS
N
N    #ifdef __cplusplus
S      namespace std {
S          #define __CLIBNS std::
S          extern "C" {
N    #else
N      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N
N/*
N * 'signed' is redundant below, except for 'signed char' and if
N * the typedef is used to declare a bitfield.
N * '__int64' is used instead of 'long long' so that this header
N * can be used in --strict mode.
N */
N
N    /* 7.18.1.1 */
N
N    /* exact-width signed integer types */
Ntypedef   signed          char int8_t;
Ntypedef   signed short     int int16_t;
Ntypedef   signed           int int32_t;
Ntypedef   signed       __int64 int64_t;
N
N    /* exact-width unsigned integer types */
Ntypedef unsigned          char uint8_t;
Ntypedef unsigned short     int uint16_t;
Ntypedef unsigned           int uint32_t;
Ntypedef unsigned       __int64 uint64_t;
N
N    /* 7.18.1.2 */
N
N    /* smallest type of at least n bits */
N    /* minimum-width signed integer types */
Ntypedef   signed          char int_least8_t;
Ntypedef   signed short     int int_least16_t;
Ntypedef   signed           int int_least32_t;
Ntypedef   signed       __int64 int_least64_t;
N
N    /* minimum-width unsigned integer types */
Ntypedef unsigned          char uint_least8_t;
Ntypedef unsigned short     int uint_least16_t;
Ntypedef unsigned           int uint_least32_t;
Ntypedef unsigned       __int64 uint_least64_t;
N
N    /* 7.18.1.3 */
N
N    /* fastest minimum-width signed integer types */
Ntypedef   signed           int int_fast8_t;
Ntypedef   signed           int int_fast16_t;
Ntypedef   signed           int int_fast32_t;
Ntypedef   signed       __int64 int_fast64_t;
N
N    /* fastest minimum-width unsigned integer types */
Ntypedef unsigned           int uint_fast8_t;
Ntypedef unsigned           int uint_fast16_t;
Ntypedef unsigned           int uint_fast32_t;
Ntypedef unsigned       __int64 uint_fast64_t;
N
N    /* 7.18.1.4 integer types capable of holding object pointers */
Ntypedef   signed           int intptr_t;
Ntypedef unsigned           int uintptr_t;
N
N    /* 7.18.1.5 greatest-width integer types */
Ntypedef   signed       __int64 intmax_t;
Ntypedef unsigned       __int64 uintmax_t;
N
N
N#if !defined(__cplusplus) || defined(__STDC_LIMIT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.2.1 */
N
N    /* minimum values of exact-width signed integer types */
N#define INT8_MIN                   -128
N#define INT16_MIN                -32768
N#define INT32_MIN          (~0x7fffffff)   /* -2147483648 is unsigned */
N#define INT64_MIN  __ESCAPE__(~0x7fffffffffffffffll) /* -9223372036854775808 is unsigned */
N
N    /* maximum values of exact-width signed integer types */
N#define INT8_MAX                    127
N#define INT16_MAX                 32767
N#define INT32_MAX            2147483647
N#define INT64_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum values of exact-width unsigned integer types */
N#define UINT8_MAX                   255
N#define UINT16_MAX                65535
N#define UINT32_MAX           4294967295u
N#define UINT64_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.2.2 */
N
N    /* minimum values of minimum-width signed integer types */
N#define INT_LEAST8_MIN                   -128
N#define INT_LEAST16_MIN                -32768
N#define INT_LEAST32_MIN          (~0x7fffffff)
N#define INT_LEAST64_MIN  __ESCAPE__(~0x7fffffffffffffffll)
N
N    /* maximum values of minimum-width signed integer types */
N#define INT_LEAST8_MAX                    127
N#define INT_LEAST16_MAX                 32767
N#define INT_LEAST32_MAX            2147483647
N#define INT_LEAST64_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum values of minimum-width unsigned integer types */
N#define UINT_LEAST8_MAX                   255
N#define UINT_LEAST16_MAX                65535
N#define UINT_LEAST32_MAX           4294967295u
N#define UINT_LEAST64_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.2.3 */
N
N    /* minimum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MIN           (~0x7fffffff)
N#define INT_FAST16_MIN          (~0x7fffffff)
N#define INT_FAST32_MIN          (~0x7fffffff)
N#define INT_FAST64_MIN  __ESCAPE__(~0x7fffffffffffffffll)
N
N    /* maximum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MAX             2147483647
N#define INT_FAST16_MAX            2147483647
N#define INT_FAST32_MAX            2147483647
N#define INT_FAST64_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum values of fastest minimum-width unsigned integer types */
N#define UINT_FAST8_MAX            4294967295u
N#define UINT_FAST16_MAX           4294967295u
N#define UINT_FAST32_MAX           4294967295u
N#define UINT_FAST64_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.2.4 */
N
N    /* minimum value of pointer-holding signed integer type */
N#define INTPTR_MIN (~0x7fffffff)
N
N    /* maximum value of pointer-holding signed integer type */
N#define INTPTR_MAX   2147483647
N
N    /* maximum value of pointer-holding unsigned integer type */
N#define UINTPTR_MAX  4294967295u
N
N    /* 7.18.2.5 */
N
N    /* minimum value of greatest-width signed integer type */
N#define INTMAX_MIN  __ESCAPE__(~0x7fffffffffffffffll)
N
N    /* maximum value of greatest-width signed integer type */
N#define INTMAX_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum value of greatest-width unsigned integer type */
N#define UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.3 */
N
N    /* limits of ptrdiff_t */
N#define PTRDIFF_MIN (~0x7fffffff)
N#define PTRDIFF_MAX   2147483647
N
N    /* limits of sig_atomic_t */
N#define SIG_ATOMIC_MIN (~0x7fffffff)
N#define SIG_ATOMIC_MAX   2147483647
N
N    /* limit of size_t */
N#define SIZE_MAX 4294967295u
N
N    /* limits of wchar_t */
N    /* NB we have to undef and redef because they're defined in both
N     * stdint.h and wchar.h */
N#undef WCHAR_MIN
N#undef WCHAR_MAX
N
N#if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
X#if 0L || (0L && __ARM_SIZEOF_WCHAR_T == 4)
S  #define WCHAR_MIN   0
S  #define WCHAR_MAX   0xffffffffU
N#else
N  #define WCHAR_MIN   0
N  #define WCHAR_MAX   65535
N#endif
N
N    /* limits of wint_t */
N#define WINT_MIN (~0x7fffffff)
N#define WINT_MAX 2147483647
N
N#endif /* __STDC_LIMIT_MACROS */
N
N#if !defined(__cplusplus) || defined(__STDC_CONSTANT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.4.1 macros for minimum-width integer constants */
N#define INT8_C(x)   (x)
N#define INT16_C(x)  (x)
N#define INT32_C(x)  (x)
N#define INT64_C(x)  __ESCAPE__(x ## ll)
N
N#define UINT8_C(x)  (x ## u)
N#define UINT16_C(x) (x ## u)
N#define UINT32_C(x) (x ## u)
N#define UINT64_C(x) __ESCAPE__(x ## ull)
N
N    /* 7.18.4.2 macros for greatest-width integer constants */
N#define INTMAX_C(x)  __ESCAPE__(x ## ll)
N#define UINTMAX_C(x) __ESCAPE__(x ## ull)
N
N#endif /* __STDC_CONSTANT_MACROS */
N
N    #ifdef __cplusplus
S         }  /* extern "C" */
S      }  /* namespace std */
N    #endif /* __cplusplus */
N  #endif /* __STDINT_DECLS */
N
N  #ifdef __cplusplus
S    #ifndef __STDINT_NO_EXPORTS
S      using ::std::int8_t;
S      using ::std::int16_t;
S      using ::std::int32_t;
S      using ::std::int64_t;
S      using ::std::uint8_t;
S      using ::std::uint16_t;
S      using ::std::uint32_t;
S      using ::std::uint64_t;
S      using ::std::int_least8_t;
S      using ::std::int_least16_t;
S      using ::std::int_least32_t;
S      using ::std::int_least64_t;
S      using ::std::uint_least8_t;
S      using ::std::uint_least16_t;
S      using ::std::uint_least32_t;
S      using ::std::uint_least64_t;
S      using ::std::int_fast8_t;
S      using ::std::int_fast16_t;
S      using ::std::int_fast32_t;
S      using ::std::int_fast64_t;
S      using ::std::uint_fast8_t;
S      using ::std::uint_fast16_t;
S      using ::std::uint_fast32_t;
S      using ::std::uint_fast64_t;
S      using ::std::intptr_t;
S      using ::std::uintptr_t;
S      using ::std::intmax_t;
S      using ::std::uintmax_t;
S    #endif 
N  #endif /* __cplusplus */
N
N#endif /* __stdint_h */
N
N/* end of stdint.h */
N
N
N
L 3 "Source\PWMDemo.c" 2
N
N#include "inc/hw_memmap.h"
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\inc/hw_memmap.h" 1
N//*****************************************************************************
N//
N// hw_memmap.h - Macros defining the memory map of the device.
N//
N// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_MEMMAP_H__
N#define __HW_MEMMAP_H__
N
N//*****************************************************************************
N//
N// The following are defines for the base address of the memories and
N// peripherals.
N//
N//*****************************************************************************
N#define FLASH_BASE              0x00000000  // FLASH memory
N#define SRAM_BASE               0x20000000  // SRAM memory
N#define WATCHDOG0_BASE          0x40000000  // Watchdog0
N#define WATCHDOG1_BASE          0x40001000  // Watchdog1
N#define GPIO_PORTA_BASE         0x40004000  // GPIO Port A
N#define GPIO_PORTB_BASE         0x40005000  // GPIO Port B
N#define GPIO_PORTC_BASE         0x40006000  // GPIO Port C
N#define GPIO_PORTD_BASE         0x40007000  // GPIO Port D
N#define SSI0_BASE               0x40008000  // SSI0
N#define SSI1_BASE               0x40009000  // SSI1
N#define SSI2_BASE               0x4000A000  // SSI2
N#define SSI3_BASE               0x4000B000  // SSI3
N#define UART0_BASE              0x4000C000  // UART0
N#define UART1_BASE              0x4000D000  // UART1
N#define UART2_BASE              0x4000E000  // UART2
N#define UART3_BASE              0x4000F000  // UART3
N#define UART4_BASE              0x40010000  // UART4
N#define UART5_BASE              0x40011000  // UART5
N#define UART6_BASE              0x40012000  // UART6
N#define UART7_BASE              0x40013000  // UART7
N#define I2C0_BASE               0x40020000  // I2C0
N#define I2C1_BASE               0x40021000  // I2C1
N#define I2C2_BASE               0x40022000  // I2C2
N#define I2C3_BASE               0x40023000  // I2C3
N#define GPIO_PORTE_BASE         0x40024000  // GPIO Port E
N#define GPIO_PORTF_BASE         0x40025000  // GPIO Port F
N#define GPIO_PORTG_BASE         0x40026000  // GPIO Port G
N#define GPIO_PORTH_BASE         0x40027000  // GPIO Port H
N#define PWM0_BASE               0x40028000  // Pulse Width Modulator (PWM)
N#define PWM1_BASE               0x40029000  // Pulse Width Modulator (PWM)
N#define QEI0_BASE               0x4002C000  // QEI0
N#define QEI1_BASE               0x4002D000  // QEI1
N#define TIMER0_BASE             0x40030000  // Timer0
N#define TIMER1_BASE             0x40031000  // Timer1
N#define TIMER2_BASE             0x40032000  // Timer2
N#define TIMER3_BASE             0x40033000  // Timer3
N#define TIMER4_BASE             0x40034000  // Timer4
N#define TIMER5_BASE             0x40035000  // Timer5
N#define WTIMER0_BASE            0x40036000  // Wide Timer0
N#define WTIMER1_BASE            0x40037000  // Wide Timer1
N#define ADC0_BASE               0x40038000  // ADC0
N#define ADC1_BASE               0x40039000  // ADC1
N#define COMP_BASE               0x4003C000  // Analog comparators
N#define GPIO_PORTJ_BASE         0x4003D000  // GPIO Port J
N#define CAN0_BASE               0x40040000  // CAN0
N#define CAN1_BASE               0x40041000  // CAN1
N#define WTIMER2_BASE            0x4004C000  // Wide Timer2
N#define WTIMER3_BASE            0x4004D000  // Wide Timer3
N#define WTIMER4_BASE            0x4004E000  // Wide Timer4
N#define WTIMER5_BASE            0x4004F000  // Wide Timer5
N#define USB0_BASE               0x40050000  // USB 0 Controller
N#define GPIO_PORTA_AHB_BASE     0x40058000  // GPIO Port A (high speed)
N#define GPIO_PORTB_AHB_BASE     0x40059000  // GPIO Port B (high speed)
N#define GPIO_PORTC_AHB_BASE     0x4005A000  // GPIO Port C (high speed)
N#define GPIO_PORTD_AHB_BASE     0x4005B000  // GPIO Port D (high speed)
N#define GPIO_PORTE_AHB_BASE     0x4005C000  // GPIO Port E (high speed)
N#define GPIO_PORTF_AHB_BASE     0x4005D000  // GPIO Port F (high speed)
N#define GPIO_PORTG_AHB_BASE     0x4005E000  // GPIO Port G (high speed)
N#define GPIO_PORTH_AHB_BASE     0x4005F000  // GPIO Port H (high speed)
N#define GPIO_PORTJ_AHB_BASE     0x40060000  // GPIO Port J (high speed)
N#define GPIO_PORTK_BASE         0x40061000  // GPIO Port K
N#define GPIO_PORTL_BASE         0x40062000  // GPIO Port L
N#define GPIO_PORTM_BASE         0x40063000  // GPIO Port M
N#define GPIO_PORTN_BASE         0x40064000  // GPIO Port N
N#define GPIO_PORTP_BASE         0x40065000  // GPIO Port P
N#define GPIO_PORTQ_BASE         0x40066000  // GPIO Port Q
N#define GPIO_PORTR_BASE         0x40067000  // General-Purpose Input/Outputs
N                                            // (GPIOs)
N#define GPIO_PORTS_BASE         0x40068000  // General-Purpose Input/Outputs
N                                            // (GPIOs)
N#define GPIO_PORTT_BASE         0x40069000  // General-Purpose Input/Outputs
N                                            // (GPIOs)
N#define EEPROM_BASE             0x400AF000  // EEPROM memory
N#define ONEWIRE0_BASE           0x400B6000  // 1-Wire Master Module
N#define I2C8_BASE               0x400B8000  // I2C8
N#define I2C9_BASE               0x400B9000  // I2C9
N#define I2C4_BASE               0x400C0000  // I2C4
N#define I2C5_BASE               0x400C1000  // I2C5
N#define I2C6_BASE               0x400C2000  // I2C6
N#define I2C7_BASE               0x400C3000  // I2C7
N#define EPI0_BASE               0x400D0000  // EPI0
N#define TIMER6_BASE             0x400E0000  // General-Purpose Timers
N#define TIMER7_BASE             0x400E1000  // General-Purpose Timers
N#define EMAC0_BASE              0x400EC000  // Ethernet Controller
N#define SYSEXC_BASE             0x400F9000  // System Exception Module
N#define HIB_BASE                0x400FC000  // Hibernation Module
N#define FLASH_CTRL_BASE         0x400FD000  // FLASH Controller
N#define SYSCTL_BASE             0x400FE000  // System Control
N#define UDMA_BASE               0x400FF000  // uDMA Controller
N#define CCM0_BASE               0x44030000  // Cyclical Redundancy Check (CRC)
N#define SHAMD5_BASE             0x44034000  // SHA/MD5 Accelerator
N#define AES_BASE                0x44036000  // Advance Encryption
N                                            // Hardware-Accelerated Module
N#define DES_BASE                0x44038000  // Data Encryption Standard
N                                            // Accelerator (DES)
N#define LCD0_BASE               0x44050000  // LCD Controller
N#define ITM_BASE                0xE0000000  // Instrumentation Trace Macrocell
N#define DWT_BASE                0xE0001000  // Data Watchpoint and Trace
N#define FPB_BASE                0xE0002000  // FLASH Patch and Breakpoint
N#define NVIC_BASE               0xE000E000  // Nested Vectored Interrupt Ctrl
N#define TPIU_BASE               0xE0040000  // Trace Port Interface Unit
N
N#endif // __HW_MEMMAP_H__
L 5 "Source\PWMDemo.c" 2
N#include "inc/hw_gpio.h"
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\inc/hw_gpio.h" 1
N//*****************************************************************************
N//
N// hw_gpio.h - Defines and Macros for GPIO hardware.
N//
N// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_GPIO_H__
N#define __HW_GPIO_H__
N
N//*****************************************************************************
N//
N// The following are defines for the GPIO register offsets.
N//
N//*****************************************************************************
N#define GPIO_O_DATA             0x00000000  // GPIO Data
N#define GPIO_O_DIR              0x00000400  // GPIO Direction
N#define GPIO_O_IS               0x00000404  // GPIO Interrupt Sense
N#define GPIO_O_IBE              0x00000408  // GPIO Interrupt Both Edges
N#define GPIO_O_IEV              0x0000040C  // GPIO Interrupt Event
N#define GPIO_O_IM               0x00000410  // GPIO Interrupt Mask
N#define GPIO_O_RIS              0x00000414  // GPIO Raw Interrupt Status
N#define GPIO_O_MIS              0x00000418  // GPIO Masked Interrupt Status
N#define GPIO_O_ICR              0x0000041C  // GPIO Interrupt Clear
N#define GPIO_O_AFSEL            0x00000420  // GPIO Alternate Function Select
N#define GPIO_O_DR2R             0x00000500  // GPIO 2-mA Drive Select
N#define GPIO_O_DR4R             0x00000504  // GPIO 4-mA Drive Select
N#define GPIO_O_DR8R             0x00000508  // GPIO 8-mA Drive Select
N#define GPIO_O_ODR              0x0000050C  // GPIO Open Drain Select
N#define GPIO_O_PUR              0x00000510  // GPIO Pull-Up Select
N#define GPIO_O_PDR              0x00000514  // GPIO Pull-Down Select
N#define GPIO_O_SLR              0x00000518  // GPIO Slew Rate Control Select
N#define GPIO_O_DEN              0x0000051C  // GPIO Digital Enable
N#define GPIO_O_LOCK             0x00000520  // GPIO Lock
N#define GPIO_O_CR               0x00000524  // GPIO Commit
N#define GPIO_O_AMSEL            0x00000528  // GPIO Analog Mode Select
N#define GPIO_O_PCTL             0x0000052C  // GPIO Port Control
N#define GPIO_O_ADCCTL           0x00000530  // GPIO ADC Control
N#define GPIO_O_DMACTL           0x00000534  // GPIO DMA Control
N#define GPIO_O_SI               0x00000538  // GPIO Select Interrupt
N#define GPIO_O_DR12R            0x0000053C  // GPIO 12-mA Drive Select
N#define GPIO_O_WAKEPEN          0x00000540  // GPIO Wake Pin Enable
N#define GPIO_O_WAKELVL          0x00000544  // GPIO Wake Level
N#define GPIO_O_WAKESTAT         0x00000548  // GPIO Wake Status
N#define GPIO_O_PP               0x00000FC0  // GPIO Peripheral Property
N#define GPIO_O_PC               0x00000FC4  // GPIO Peripheral Configuration
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_IM register.
N//
N//*****************************************************************************
N#define GPIO_IM_DMAIME          0x00000100  // GPIO uDMA Done Interrupt Mask
N                                            // Enable
N#define GPIO_IM_GPIO_M          0x000000FF  // GPIO Interrupt Mask Enable
N#define GPIO_IM_GPIO_S          0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_RIS register.
N//
N//*****************************************************************************
N#define GPIO_RIS_DMARIS         0x00000100  // GPIO uDMA Done Interrupt Raw
N                                            // Status
N#define GPIO_RIS_GPIO_M         0x000000FF  // GPIO Interrupt Raw Status
N#define GPIO_RIS_GPIO_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_MIS register.
N//
N//*****************************************************************************
N#define GPIO_MIS_DMAMIS         0x00000100  // GPIO uDMA Done Masked Interrupt
N                                            // Status
N#define GPIO_MIS_GPIO_M         0x000000FF  // GPIO Masked Interrupt Status
N#define GPIO_MIS_GPIO_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_ICR register.
N//
N//*****************************************************************************
N#define GPIO_ICR_DMAIC          0x00000100  // GPIO uDMA Interrupt Clear
N#define GPIO_ICR_GPIO_M         0x000000FF  // GPIO Interrupt Clear
N#define GPIO_ICR_GPIO_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_LOCK register.
N//
N//*****************************************************************************
N#define GPIO_LOCK_M             0xFFFFFFFF  // GPIO Lock
N#define GPIO_LOCK_UNLOCKED      0x00000000  // The GPIOCR register is unlocked
N                                            // and may be modified
N#define GPIO_LOCK_LOCKED        0x00000001  // The GPIOCR register is locked
N                                            // and may not be modified
N#define GPIO_LOCK_KEY           0x4C4F434B  // Unlocks the GPIO_CR register
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_SI register.
N//
N//*****************************************************************************
N#define GPIO_SI_SUM             0x00000001  // Summary Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_DR12R register.
N//
N//*****************************************************************************
N#define GPIO_DR12R_DRV12_M      0x000000FF  // Output Pad 12-mA Drive Enable
N#define GPIO_DR12R_DRV12_12MA   0x00000001  // The corresponding GPIO pin has
N                                            // 12-mA drive. This encoding is
N                                            // only valid if the GPIOPP EDE bit
N                                            // is set and the appropriate
N                                            // GPIOPC EDM bit field is
N                                            // programmed to 0x3
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_WAKEPEN register.
N//
N//*****************************************************************************
N#define GPIO_WAKEPEN_WAKEP4     0x00000010  // P[4] Wake Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_WAKELVL register.
N//
N//*****************************************************************************
N#define GPIO_WAKELVL_WAKELVL4   0x00000010  // P[4] Wake Level
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_WAKESTAT
N// register.
N//
N//*****************************************************************************
N#define GPIO_WAKESTAT_STAT4     0x00000010  // P[4] Wake Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_PP register.
N//
N//*****************************************************************************
N#define GPIO_PP_EDE             0x00000001  // Extended Drive Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_PC register.
N//
N//*****************************************************************************
N#define GPIO_PC_EDM7_M          0x0000C000  // Extended Drive Mode Bit 7
N#define GPIO_PC_EDM6_M          0x00003000  // Extended Drive Mode Bit 6
N#define GPIO_PC_EDM5_M          0x00000C00  // Extended Drive Mode Bit 5
N#define GPIO_PC_EDM4_M          0x00000300  // Extended Drive Mode Bit 4
N#define GPIO_PC_EDM3_M          0x000000C0  // Extended Drive Mode Bit 3
N#define GPIO_PC_EDM2_M          0x00000030  // Extended Drive Mode Bit 2
N#define GPIO_PC_EDM1_M          0x0000000C  // Extended Drive Mode Bit 1
N#define GPIO_PC_EDM0_M          0x00000003  // Extended Drive Mode Bit 0
N#define GPIO_PC_EDM0_DISABLE    0x00000000  // Drive values of 2, 4 and 8 mA
N                                            // are maintained. GPIO n Drive
N                                            // Select (GPIODRnR) registers
N                                            // function as normal
N#define GPIO_PC_EDM0_6MA        0x00000001  // An additional 6 mA option is
N                                            // provided
N#define GPIO_PC_EDM0_PLUS2MA    0x00000003  // A 2 mA driver is always enabled;
N                                            // setting the corresponding
N                                            // GPIODR4R register bit adds 2 mA
N                                            // and setting the corresponding
N                                            // GPIODR8R of GPIODR12R register
N                                            // bit adds an additional 4 mA
N#define GPIO_PC_EDM7_S          14
N#define GPIO_PC_EDM6_S          12
N#define GPIO_PC_EDM5_S          10
N#define GPIO_PC_EDM4_S          8
N#define GPIO_PC_EDM3_S          6
N#define GPIO_PC_EDM2_S          4
N#define GPIO_PC_EDM1_S          2
N
N#endif // __HW_GPIO_H__
L 6 "Source\PWMDemo.c" 2
N#include "inc/hw_pwm.h"
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\inc/hw_pwm.h" 1
N//*****************************************************************************
N//
N// hw_pwm.h - Defines and Macros for Pulse Width Modulation (PWM) ports.
N//
N// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_PWM_H__
N#define __HW_PWM_H__
N
N//*****************************************************************************
N//
N// The following are defines for the PWM register offsets.
N//
N//*****************************************************************************
N#define PWM_O_CTL               0x00000000  // PWM Master Control
N#define PWM_O_SYNC              0x00000004  // PWM Time Base Sync
N#define PWM_O_ENABLE            0x00000008  // PWM Output Enable
N#define PWM_O_INVERT            0x0000000C  // PWM Output Inversion
N#define PWM_O_FAULT             0x00000010  // PWM Output Fault
N#define PWM_O_INTEN             0x00000014  // PWM Interrupt Enable
N#define PWM_O_RIS               0x00000018  // PWM Raw Interrupt Status
N#define PWM_O_ISC               0x0000001C  // PWM Interrupt Status and Clear
N#define PWM_O_STATUS            0x00000020  // PWM Status
N#define PWM_O_FAULTVAL          0x00000024  // PWM Fault Condition Value
N#define PWM_O_ENUPD             0x00000028  // PWM Enable Update
N#define PWM_O_0_CTL             0x00000040  // PWM0 Control
N#define PWM_O_0_INTEN           0x00000044  // PWM0 Interrupt and Trigger
N                                            // Enable
N#define PWM_O_0_RIS             0x00000048  // PWM0 Raw Interrupt Status
N#define PWM_O_0_ISC             0x0000004C  // PWM0 Interrupt Status and Clear
N#define PWM_O_0_LOAD            0x00000050  // PWM0 Load
N#define PWM_O_0_COUNT           0x00000054  // PWM0 Counter
N#define PWM_O_0_CMPA            0x00000058  // PWM0 Compare A
N#define PWM_O_0_CMPB            0x0000005C  // PWM0 Compare B
N#define PWM_O_0_GENA            0x00000060  // PWM0 Generator A Control
N#define PWM_O_0_GENB            0x00000064  // PWM0 Generator B Control
N#define PWM_O_0_DBCTL           0x00000068  // PWM0 Dead-Band Control
N#define PWM_O_0_DBRISE          0x0000006C  // PWM0 Dead-Band Rising-Edge Delay
N#define PWM_O_0_DBFALL          0x00000070  // PWM0 Dead-Band
N                                            // Falling-Edge-Delay
N#define PWM_O_0_FLTSRC0         0x00000074  // PWM0 Fault Source 0
N#define PWM_O_0_FLTSRC1         0x00000078  // PWM0 Fault Source 1
N#define PWM_O_0_MINFLTPER       0x0000007C  // PWM0 Minimum Fault Period
N#define PWM_O_1_CTL             0x00000080  // PWM1 Control
N#define PWM_O_1_INTEN           0x00000084  // PWM1 Interrupt and Trigger
N                                            // Enable
N#define PWM_O_1_RIS             0x00000088  // PWM1 Raw Interrupt Status
N#define PWM_O_1_ISC             0x0000008C  // PWM1 Interrupt Status and Clear
N#define PWM_O_1_LOAD            0x00000090  // PWM1 Load
N#define PWM_O_1_COUNT           0x00000094  // PWM1 Counter
N#define PWM_O_1_CMPA            0x00000098  // PWM1 Compare A
N#define PWM_O_1_CMPB            0x0000009C  // PWM1 Compare B
N#define PWM_O_1_GENA            0x000000A0  // PWM1 Generator A Control
N#define PWM_O_1_GENB            0x000000A4  // PWM1 Generator B Control
N#define PWM_O_1_DBCTL           0x000000A8  // PWM1 Dead-Band Control
N#define PWM_O_1_DBRISE          0x000000AC  // PWM1 Dead-Band Rising-Edge Delay
N#define PWM_O_1_DBFALL          0x000000B0  // PWM1 Dead-Band
N                                            // Falling-Edge-Delay
N#define PWM_O_1_FLTSRC0         0x000000B4  // PWM1 Fault Source 0
N#define PWM_O_1_FLTSRC1         0x000000B8  // PWM1 Fault Source 1
N#define PWM_O_1_MINFLTPER       0x000000BC  // PWM1 Minimum Fault Period
N#define PWM_O_2_CTL             0x000000C0  // PWM2 Control
N#define PWM_O_2_INTEN           0x000000C4  // PWM2 Interrupt and Trigger
N                                            // Enable
N#define PWM_O_2_RIS             0x000000C8  // PWM2 Raw Interrupt Status
N#define PWM_O_2_ISC             0x000000CC  // PWM2 Interrupt Status and Clear
N#define PWM_O_2_LOAD            0x000000D0  // PWM2 Load
N#define PWM_O_2_COUNT           0x000000D4  // PWM2 Counter
N#define PWM_O_2_CMPA            0x000000D8  // PWM2 Compare A
N#define PWM_O_2_CMPB            0x000000DC  // PWM2 Compare B
N#define PWM_O_2_GENA            0x000000E0  // PWM2 Generator A Control
N#define PWM_O_2_GENB            0x000000E4  // PWM2 Generator B Control
N#define PWM_O_2_DBCTL           0x000000E8  // PWM2 Dead-Band Control
N#define PWM_O_2_DBRISE          0x000000EC  // PWM2 Dead-Band Rising-Edge Delay
N#define PWM_O_2_DBFALL          0x000000F0  // PWM2 Dead-Band
N                                            // Falling-Edge-Delay
N#define PWM_O_2_FLTSRC0         0x000000F4  // PWM2 Fault Source 0
N#define PWM_O_2_FLTSRC1         0x000000F8  // PWM2 Fault Source 1
N#define PWM_O_2_MINFLTPER       0x000000FC  // PWM2 Minimum Fault Period
N#define PWM_O_3_CTL             0x00000100  // PWM3 Control
N#define PWM_O_3_INTEN           0x00000104  // PWM3 Interrupt and Trigger
N                                            // Enable
N#define PWM_O_3_RIS             0x00000108  // PWM3 Raw Interrupt Status
N#define PWM_O_3_ISC             0x0000010C  // PWM3 Interrupt Status and Clear
N#define PWM_O_3_LOAD            0x00000110  // PWM3 Load
N#define PWM_O_3_COUNT           0x00000114  // PWM3 Counter
N#define PWM_O_3_CMPA            0x00000118  // PWM3 Compare A
N#define PWM_O_3_CMPB            0x0000011C  // PWM3 Compare B
N#define PWM_O_3_GENA            0x00000120  // PWM3 Generator A Control
N#define PWM_O_3_GENB            0x00000124  // PWM3 Generator B Control
N#define PWM_O_3_DBCTL           0x00000128  // PWM3 Dead-Band Control
N#define PWM_O_3_DBRISE          0x0000012C  // PWM3 Dead-Band Rising-Edge Delay
N#define PWM_O_3_DBFALL          0x00000130  // PWM3 Dead-Band
N                                            // Falling-Edge-Delay
N#define PWM_O_3_FLTSRC0         0x00000134  // PWM3 Fault Source 0
N#define PWM_O_3_FLTSRC1         0x00000138  // PWM3 Fault Source 1
N#define PWM_O_3_MINFLTPER       0x0000013C  // PWM3 Minimum Fault Period
N#define PWM_O_0_FLTSEN          0x00000800  // PWM0 Fault Pin Logic Sense
N#define PWM_O_0_FLTSTAT0        0x00000804  // PWM0 Fault Status 0
N#define PWM_O_0_FLTSTAT1        0x00000808  // PWM0 Fault Status 1
N#define PWM_O_1_FLTSEN          0x00000880  // PWM1 Fault Pin Logic Sense
N#define PWM_O_1_FLTSTAT0        0x00000884  // PWM1 Fault Status 0
N#define PWM_O_1_FLTSTAT1        0x00000888  // PWM1 Fault Status 1
N#define PWM_O_2_FLTSEN          0x00000900  // PWM2 Fault Pin Logic Sense
N#define PWM_O_2_FLTSTAT0        0x00000904  // PWM2 Fault Status 0
N#define PWM_O_2_FLTSTAT1        0x00000908  // PWM2 Fault Status 1
N#define PWM_O_3_FLTSEN          0x00000980  // PWM3 Fault Pin Logic Sense
N#define PWM_O_3_FLTSTAT0        0x00000984  // PWM3 Fault Status 0
N#define PWM_O_3_FLTSTAT1        0x00000988  // PWM3 Fault Status 1
N#define PWM_O_PP                0x00000FC0  // PWM Peripheral Properties
N#define PWM_O_CC                0x00000FC8  // PWM Clock Configuration
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_CTL register.
N//
N//*****************************************************************************
N#define PWM_CTL_GLOBALSYNC3     0x00000008  // Update PWM Generator 3
N#define PWM_CTL_GLOBALSYNC2     0x00000004  // Update PWM Generator 2
N#define PWM_CTL_GLOBALSYNC1     0x00000002  // Update PWM Generator 1
N#define PWM_CTL_GLOBALSYNC0     0x00000001  // Update PWM Generator 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_SYNC register.
N//
N//*****************************************************************************
N#define PWM_SYNC_SYNC3          0x00000008  // Reset Generator 3 Counter
N#define PWM_SYNC_SYNC2          0x00000004  // Reset Generator 2 Counter
N#define PWM_SYNC_SYNC1          0x00000002  // Reset Generator 1 Counter
N#define PWM_SYNC_SYNC0          0x00000001  // Reset Generator 0 Counter
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_ENABLE register.
N//
N//*****************************************************************************
N#define PWM_ENABLE_PWM7EN       0x00000080  // MnPWM7 Output Enable
N#define PWM_ENABLE_PWM6EN       0x00000040  // MnPWM6 Output Enable
N#define PWM_ENABLE_PWM5EN       0x00000020  // MnPWM5 Output Enable
N#define PWM_ENABLE_PWM4EN       0x00000010  // MnPWM4 Output Enable
N#define PWM_ENABLE_PWM3EN       0x00000008  // MnPWM3 Output Enable
N#define PWM_ENABLE_PWM2EN       0x00000004  // MnPWM2 Output Enable
N#define PWM_ENABLE_PWM1EN       0x00000002  // MnPWM1 Output Enable
N#define PWM_ENABLE_PWM0EN       0x00000001  // MnPWM0 Output Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_INVERT register.
N//
N//*****************************************************************************
N#define PWM_INVERT_PWM7INV      0x00000080  // Invert MnPWM7 Signal
N#define PWM_INVERT_PWM6INV      0x00000040  // Invert MnPWM6 Signal
N#define PWM_INVERT_PWM5INV      0x00000020  // Invert MnPWM5 Signal
N#define PWM_INVERT_PWM4INV      0x00000010  // Invert MnPWM4 Signal
N#define PWM_INVERT_PWM3INV      0x00000008  // Invert MnPWM3 Signal
N#define PWM_INVERT_PWM2INV      0x00000004  // Invert MnPWM2 Signal
N#define PWM_INVERT_PWM1INV      0x00000002  // Invert MnPWM1 Signal
N#define PWM_INVERT_PWM0INV      0x00000001  // Invert MnPWM0 Signal
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_FAULT register.
N//
N//*****************************************************************************
N#define PWM_FAULT_FAULT7        0x00000080  // MnPWM7 Fault
N#define PWM_FAULT_FAULT6        0x00000040  // MnPWM6 Fault
N#define PWM_FAULT_FAULT5        0x00000020  // MnPWM5 Fault
N#define PWM_FAULT_FAULT4        0x00000010  // MnPWM4 Fault
N#define PWM_FAULT_FAULT3        0x00000008  // MnPWM3 Fault
N#define PWM_FAULT_FAULT2        0x00000004  // MnPWM2 Fault
N#define PWM_FAULT_FAULT1        0x00000002  // MnPWM1 Fault
N#define PWM_FAULT_FAULT0        0x00000001  // MnPWM0 Fault
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_INTEN register.
N//
N//*****************************************************************************
N#define PWM_INTEN_INTFAULT3     0x00080000  // Interrupt Fault 3
N#define PWM_INTEN_INTFAULT2     0x00040000  // Interrupt Fault 2
N#define PWM_INTEN_INTFAULT1     0x00020000  // Interrupt Fault 1
N#define PWM_INTEN_INTFAULT0     0x00010000  // Interrupt Fault 0
N#define PWM_INTEN_INTPWM3       0x00000008  // PWM3 Interrupt Enable
N#define PWM_INTEN_INTPWM2       0x00000004  // PWM2 Interrupt Enable
N#define PWM_INTEN_INTPWM1       0x00000002  // PWM1 Interrupt Enable
N#define PWM_INTEN_INTPWM0       0x00000001  // PWM0 Interrupt Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_RIS register.
N//
N//*****************************************************************************
N#define PWM_RIS_INTFAULT3       0x00080000  // Interrupt Fault PWM 3
N#define PWM_RIS_INTFAULT2       0x00040000  // Interrupt Fault PWM 2
N#define PWM_RIS_INTFAULT1       0x00020000  // Interrupt Fault PWM 1
N#define PWM_RIS_INTFAULT0       0x00010000  // Interrupt Fault PWM 0
N#define PWM_RIS_INTPWM3         0x00000008  // PWM3 Interrupt Asserted
N#define PWM_RIS_INTPWM2         0x00000004  // PWM2 Interrupt Asserted
N#define PWM_RIS_INTPWM1         0x00000002  // PWM1 Interrupt Asserted
N#define PWM_RIS_INTPWM0         0x00000001  // PWM0 Interrupt Asserted
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_ISC register.
N//
N//*****************************************************************************
N#define PWM_ISC_INTFAULT3       0x00080000  // FAULT3 Interrupt Asserted
N#define PWM_ISC_INTFAULT2       0x00040000  // FAULT2 Interrupt Asserted
N#define PWM_ISC_INTFAULT1       0x00020000  // FAULT1 Interrupt Asserted
N#define PWM_ISC_INTFAULT0       0x00010000  // FAULT0 Interrupt Asserted
N#define PWM_ISC_INTPWM3         0x00000008  // PWM3 Interrupt Status
N#define PWM_ISC_INTPWM2         0x00000004  // PWM2 Interrupt Status
N#define PWM_ISC_INTPWM1         0x00000002  // PWM1 Interrupt Status
N#define PWM_ISC_INTPWM0         0x00000001  // PWM0 Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_STATUS register.
N//
N//*****************************************************************************
N#define PWM_STATUS_FAULT3       0x00000008  // Generator 3 Fault Status
N#define PWM_STATUS_FAULT2       0x00000004  // Generator 2 Fault Status
N#define PWM_STATUS_FAULT1       0x00000002  // Generator 1 Fault Status
N#define PWM_STATUS_FAULT0       0x00000001  // Generator 0 Fault Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_FAULTVAL register.
N//
N//*****************************************************************************
N#define PWM_FAULTVAL_PWM7       0x00000080  // MnPWM7 Fault Value
N#define PWM_FAULTVAL_PWM6       0x00000040  // MnPWM6 Fault Value
N#define PWM_FAULTVAL_PWM5       0x00000020  // MnPWM5 Fault Value
N#define PWM_FAULTVAL_PWM4       0x00000010  // MnPWM4 Fault Value
N#define PWM_FAULTVAL_PWM3       0x00000008  // MnPWM3 Fault Value
N#define PWM_FAULTVAL_PWM2       0x00000004  // MnPWM2 Fault Value
N#define PWM_FAULTVAL_PWM1       0x00000002  // MnPWM1 Fault Value
N#define PWM_FAULTVAL_PWM0       0x00000001  // MnPWM0 Fault Value
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_ENUPD register.
N//
N//*****************************************************************************
N#define PWM_ENUPD_ENUPD7_M      0x0000C000  // MnPWM7 Enable Update Mode
N#define PWM_ENUPD_ENUPD7_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD7_LSYNC  0x00008000  // Locally Synchronized
N#define PWM_ENUPD_ENUPD7_GSYNC  0x0000C000  // Globally Synchronized
N#define PWM_ENUPD_ENUPD6_M      0x00003000  // MnPWM6 Enable Update Mode
N#define PWM_ENUPD_ENUPD6_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD6_LSYNC  0x00002000  // Locally Synchronized
N#define PWM_ENUPD_ENUPD6_GSYNC  0x00003000  // Globally Synchronized
N#define PWM_ENUPD_ENUPD5_M      0x00000C00  // MnPWM5 Enable Update Mode
N#define PWM_ENUPD_ENUPD5_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD5_LSYNC  0x00000800  // Locally Synchronized
N#define PWM_ENUPD_ENUPD5_GSYNC  0x00000C00  // Globally Synchronized
N#define PWM_ENUPD_ENUPD4_M      0x00000300  // MnPWM4 Enable Update Mode
N#define PWM_ENUPD_ENUPD4_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD4_LSYNC  0x00000200  // Locally Synchronized
N#define PWM_ENUPD_ENUPD4_GSYNC  0x00000300  // Globally Synchronized
N#define PWM_ENUPD_ENUPD3_M      0x000000C0  // MnPWM3 Enable Update Mode
N#define PWM_ENUPD_ENUPD3_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD3_LSYNC  0x00000080  // Locally Synchronized
N#define PWM_ENUPD_ENUPD3_GSYNC  0x000000C0  // Globally Synchronized
N#define PWM_ENUPD_ENUPD2_M      0x00000030  // MnPWM2 Enable Update Mode
N#define PWM_ENUPD_ENUPD2_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD2_LSYNC  0x00000020  // Locally Synchronized
N#define PWM_ENUPD_ENUPD2_GSYNC  0x00000030  // Globally Synchronized
N#define PWM_ENUPD_ENUPD1_M      0x0000000C  // MnPWM1 Enable Update Mode
N#define PWM_ENUPD_ENUPD1_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD1_LSYNC  0x00000008  // Locally Synchronized
N#define PWM_ENUPD_ENUPD1_GSYNC  0x0000000C  // Globally Synchronized
N#define PWM_ENUPD_ENUPD0_M      0x00000003  // MnPWM0 Enable Update Mode
N#define PWM_ENUPD_ENUPD0_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD0_LSYNC  0x00000002  // Locally Synchronized
N#define PWM_ENUPD_ENUPD0_GSYNC  0x00000003  // Globally Synchronized
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_CTL register.
N//
N//*****************************************************************************
N#define PWM_0_CTL_LATCH         0x00040000  // Latch Fault Input
N#define PWM_0_CTL_MINFLTPER     0x00020000  // Minimum Fault Period
N#define PWM_0_CTL_FLTSRC        0x00010000  // Fault Condition Source
N#define PWM_0_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode
N#define PWM_0_CTL_DBFALLUPD_I   0x00000000  // Immediate
N#define PWM_0_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized
N#define PWM_0_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized
N#define PWM_0_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode
N#define PWM_0_CTL_DBRISEUPD_I   0x00000000  // Immediate
N#define PWM_0_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized
N#define PWM_0_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized
N#define PWM_0_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode
N#define PWM_0_CTL_DBCTLUPD_I    0x00000000  // Immediate
N#define PWM_0_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized
N#define PWM_0_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized
N#define PWM_0_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode
N#define PWM_0_CTL_GENBUPD_I     0x00000000  // Immediate
N#define PWM_0_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized
N#define PWM_0_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized
N#define PWM_0_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode
N#define PWM_0_CTL_GENAUPD_I     0x00000000  // Immediate
N#define PWM_0_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized
N#define PWM_0_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized
N#define PWM_0_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode
N#define PWM_0_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode
N#define PWM_0_CTL_LOADUPD       0x00000008  // Load Register Update Mode
N#define PWM_0_CTL_DEBUG         0x00000004  // Debug Mode
N#define PWM_0_CTL_MODE          0x00000002  // Counter Mode
N#define PWM_0_CTL_ENABLE        0x00000001  // PWM Block Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_INTEN register.
N//
N//*****************************************************************************
N#define PWM_0_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB
N                                            // Down
N#define PWM_0_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up
N#define PWM_0_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA
N                                            // Down
N#define PWM_0_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up
N#define PWM_0_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD
N#define PWM_0_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0
N#define PWM_0_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB
N                                            // Down
N#define PWM_0_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB
N                                            // Up
N#define PWM_0_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA
N                                            // Down
N#define PWM_0_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA
N                                            // Up
N#define PWM_0_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD
N#define PWM_0_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_RIS register.
N//
N//*****************************************************************************
N#define PWM_0_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N                                            // Status
N#define PWM_0_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status
N#define PWM_0_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N                                            // Status
N#define PWM_0_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status
N#define PWM_0_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status
N#define PWM_0_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_ISC register.
N//
N//*****************************************************************************
N#define PWM_0_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N#define PWM_0_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt
N#define PWM_0_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N#define PWM_0_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt
N#define PWM_0_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt
N#define PWM_0_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_LOAD register.
N//
N//*****************************************************************************
N#define PWM_0_LOAD_M            0x0000FFFF  // Counter Load Value
N#define PWM_0_LOAD_S            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_COUNT register.
N//
N//*****************************************************************************
N#define PWM_0_COUNT_M           0x0000FFFF  // Counter Value
N#define PWM_0_COUNT_S           0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_CMPA register.
N//
N//*****************************************************************************
N#define PWM_0_CMPA_M            0x0000FFFF  // Comparator A Value
N#define PWM_0_CMPA_S            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_CMPB register.
N//
N//*****************************************************************************
N#define PWM_0_CMPB_M            0x0000FFFF  // Comparator B Value
N#define PWM_0_CMPB_S            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_GENA register.
N//
N//*****************************************************************************
N#define PWM_0_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_0_GENA_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENA_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_0_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA
N#define PWM_0_GENA_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmA Low
X#define PWM_0_GENA_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_0_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High
N#define PWM_0_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_0_GENA_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENA_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_0_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA
N#define PWM_0_GENA_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmA Low
X#define PWM_0_GENA_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_0_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High
N#define PWM_0_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_0_GENA_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENA_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_0_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA
N#define PWM_0_GENA_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmA Low
X#define PWM_0_GENA_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_0_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High
N#define PWM_0_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_0_GENA_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENA_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_0_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA
N#define PWM_0_GENA_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmA Low
X#define PWM_0_GENA_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_0_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High
N#define PWM_0_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_0_GENA_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_0_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA
N#define PWM_0_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low
N#define PWM_0_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High
N#define PWM_0_GENA_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_0_GENA_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_0_GENA_ACTZERO_INV  0x00000001  // Invert pwmA
N#define PWM_0_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low
N#define PWM_0_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_GENB register.
N//
N//*****************************************************************************
N#define PWM_0_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_0_GENB_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENB_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_0_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB
N#define PWM_0_GENB_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmB Low
X#define PWM_0_GENB_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_0_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High
N#define PWM_0_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_0_GENB_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENB_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_0_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB
N#define PWM_0_GENB_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmB Low
X#define PWM_0_GENB_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_0_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High
N#define PWM_0_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_0_GENB_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENB_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_0_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB
N#define PWM_0_GENB_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmB Low
X#define PWM_0_GENB_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_0_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High
N#define PWM_0_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_0_GENB_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENB_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_0_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB
N#define PWM_0_GENB_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmB Low
X#define PWM_0_GENB_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_0_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High
N#define PWM_0_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_0_GENB_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_0_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB
N#define PWM_0_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low
N#define PWM_0_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High
N#define PWM_0_GENB_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_0_GENB_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_0_GENB_ACTZERO_INV  0x00000001  // Invert pwmB
N#define PWM_0_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low
N#define PWM_0_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_DBCTL register.
N//
N//*****************************************************************************
N#define PWM_0_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_DBRISE register.
N//
N//*****************************************************************************
N#define PWM_0_DBRISE_DELAY_M    0x00000FFF  // Dead-Band Rise Delay
N#define PWM_0_DBRISE_DELAY_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_DBFALL register.
N//
N//*****************************************************************************
N#define PWM_0_DBFALL_DELAY_M    0x00000FFF  // Dead-Band Fall Delay
N#define PWM_0_DBFALL_DELAY_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_FLTSRC0
N// register.
N//
N//*****************************************************************************
N#define PWM_0_FLTSRC0_FAULT3    0x00000008  // Fault3 Input
N#define PWM_0_FLTSRC0_FAULT2    0x00000004  // Fault2 Input
N#define PWM_0_FLTSRC0_FAULT1    0x00000002  // Fault1 Input
N#define PWM_0_FLTSRC0_FAULT0    0x00000001  // Fault0 Input
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_FLTSRC1
N// register.
N//
N//*****************************************************************************
N#define PWM_0_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7
N#define PWM_0_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6
N#define PWM_0_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5
N#define PWM_0_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4
N#define PWM_0_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3
N#define PWM_0_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2
N#define PWM_0_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1
N#define PWM_0_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_MINFLTPER
N// register.
N//
N//*****************************************************************************
N#define PWM_0_MINFLTPER_M       0x0000FFFF  // Minimum Fault Period
N#define PWM_0_MINFLTPER_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_CTL register.
N//
N//*****************************************************************************
N#define PWM_1_CTL_LATCH         0x00040000  // Latch Fault Input
N#define PWM_1_CTL_MINFLTPER     0x00020000  // Minimum Fault Period
N#define PWM_1_CTL_FLTSRC        0x00010000  // Fault Condition Source
N#define PWM_1_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode
N#define PWM_1_CTL_DBFALLUPD_I   0x00000000  // Immediate
N#define PWM_1_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized
N#define PWM_1_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized
N#define PWM_1_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode
N#define PWM_1_CTL_DBRISEUPD_I   0x00000000  // Immediate
N#define PWM_1_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized
N#define PWM_1_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized
N#define PWM_1_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode
N#define PWM_1_CTL_DBCTLUPD_I    0x00000000  // Immediate
N#define PWM_1_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized
N#define PWM_1_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized
N#define PWM_1_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode
N#define PWM_1_CTL_GENBUPD_I     0x00000000  // Immediate
N#define PWM_1_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized
N#define PWM_1_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized
N#define PWM_1_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode
N#define PWM_1_CTL_GENAUPD_I     0x00000000  // Immediate
N#define PWM_1_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized
N#define PWM_1_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized
N#define PWM_1_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode
N#define PWM_1_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode
N#define PWM_1_CTL_LOADUPD       0x00000008  // Load Register Update Mode
N#define PWM_1_CTL_DEBUG         0x00000004  // Debug Mode
N#define PWM_1_CTL_MODE          0x00000002  // Counter Mode
N#define PWM_1_CTL_ENABLE        0x00000001  // PWM Block Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_INTEN register.
N//
N//*****************************************************************************
N#define PWM_1_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB
N                                            // Down
N#define PWM_1_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up
N#define PWM_1_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA
N                                            // Down
N#define PWM_1_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up
N#define PWM_1_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD
N#define PWM_1_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0
N#define PWM_1_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB
N                                            // Down
N#define PWM_1_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB
N                                            // Up
N#define PWM_1_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA
N                                            // Down
N#define PWM_1_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA
N                                            // Up
N#define PWM_1_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD
N#define PWM_1_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_RIS register.
N//
N//*****************************************************************************
N#define PWM_1_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N                                            // Status
N#define PWM_1_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status
N#define PWM_1_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N                                            // Status
N#define PWM_1_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status
N#define PWM_1_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status
N#define PWM_1_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_ISC register.
N//
N//*****************************************************************************
N#define PWM_1_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N#define PWM_1_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt
N#define PWM_1_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N#define PWM_1_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt
N#define PWM_1_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt
N#define PWM_1_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_LOAD register.
N//
N//*****************************************************************************
N#define PWM_1_LOAD_LOAD_M       0x0000FFFF  // Counter Load Value
N#define PWM_1_LOAD_LOAD_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_COUNT register.
N//
N//*****************************************************************************
N#define PWM_1_COUNT_COUNT_M     0x0000FFFF  // Counter Value
N#define PWM_1_COUNT_COUNT_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_CMPA register.
N//
N//*****************************************************************************
N#define PWM_1_CMPA_COMPA_M      0x0000FFFF  // Comparator A Value
N#define PWM_1_CMPA_COMPA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_CMPB register.
N//
N//*****************************************************************************
N#define PWM_1_CMPB_COMPB_M      0x0000FFFF  // Comparator B Value
N#define PWM_1_CMPB_COMPB_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_GENA register.
N//
N//*****************************************************************************
N#define PWM_1_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_1_GENA_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENA_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_1_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA
N#define PWM_1_GENA_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmA Low
X#define PWM_1_GENA_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_1_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High
N#define PWM_1_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_1_GENA_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENA_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_1_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA
N#define PWM_1_GENA_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmA Low
X#define PWM_1_GENA_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_1_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High
N#define PWM_1_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_1_GENA_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENA_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_1_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA
N#define PWM_1_GENA_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmA Low
X#define PWM_1_GENA_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_1_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High
N#define PWM_1_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_1_GENA_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENA_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_1_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA
N#define PWM_1_GENA_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmA Low
X#define PWM_1_GENA_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_1_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High
N#define PWM_1_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_1_GENA_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_1_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA
N#define PWM_1_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low
N#define PWM_1_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High
N#define PWM_1_GENA_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_1_GENA_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_1_GENA_ACTZERO_INV  0x00000001  // Invert pwmA
N#define PWM_1_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low
N#define PWM_1_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_GENB register.
N//
N//*****************************************************************************
N#define PWM_1_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_1_GENB_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENB_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_1_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB
N#define PWM_1_GENB_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmB Low
X#define PWM_1_GENB_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_1_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High
N#define PWM_1_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_1_GENB_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENB_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_1_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB
N#define PWM_1_GENB_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmB Low
X#define PWM_1_GENB_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_1_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High
N#define PWM_1_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_1_GENB_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENB_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_1_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB
N#define PWM_1_GENB_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmB Low
X#define PWM_1_GENB_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_1_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High
N#define PWM_1_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_1_GENB_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENB_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_1_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB
N#define PWM_1_GENB_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmB Low
X#define PWM_1_GENB_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_1_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High
N#define PWM_1_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_1_GENB_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_1_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB
N#define PWM_1_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low
N#define PWM_1_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High
N#define PWM_1_GENB_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_1_GENB_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_1_GENB_ACTZERO_INV  0x00000001  // Invert pwmB
N#define PWM_1_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low
N#define PWM_1_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_DBCTL register.
N//
N//*****************************************************************************
N#define PWM_1_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_DBRISE register.
N//
N//*****************************************************************************
N#define PWM_1_DBRISE_RISEDELAY_M                                              \
N                                0x00000FFF  // Dead-Band Rise Delay
X#define PWM_1_DBRISE_RISEDELAY_M                                                                              0x00000FFF  
N#define PWM_1_DBRISE_RISEDELAY_S                                              \
N                                0
X#define PWM_1_DBRISE_RISEDELAY_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_DBFALL register.
N//
N//*****************************************************************************
N#define PWM_1_DBFALL_FALLDELAY_M                                              \
N                                0x00000FFF  // Dead-Band Fall Delay
X#define PWM_1_DBFALL_FALLDELAY_M                                                                              0x00000FFF  
N#define PWM_1_DBFALL_FALLDELAY_S                                              \
N                                0
X#define PWM_1_DBFALL_FALLDELAY_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_FLTSRC0
N// register.
N//
N//*****************************************************************************
N#define PWM_1_FLTSRC0_FAULT3    0x00000008  // Fault3 Input
N#define PWM_1_FLTSRC0_FAULT2    0x00000004  // Fault2 Input
N#define PWM_1_FLTSRC0_FAULT1    0x00000002  // Fault1 Input
N#define PWM_1_FLTSRC0_FAULT0    0x00000001  // Fault0 Input
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_FLTSRC1
N// register.
N//
N//*****************************************************************************
N#define PWM_1_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7
N#define PWM_1_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6
N#define PWM_1_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5
N#define PWM_1_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4
N#define PWM_1_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3
N#define PWM_1_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2
N#define PWM_1_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1
N#define PWM_1_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_MINFLTPER
N// register.
N//
N//*****************************************************************************
N#define PWM_1_MINFLTPER_MFP_M   0x0000FFFF  // Minimum Fault Period
N#define PWM_1_MINFLTPER_MFP_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_CTL register.
N//
N//*****************************************************************************
N#define PWM_2_CTL_LATCH         0x00040000  // Latch Fault Input
N#define PWM_2_CTL_MINFLTPER     0x00020000  // Minimum Fault Period
N#define PWM_2_CTL_FLTSRC        0x00010000  // Fault Condition Source
N#define PWM_2_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode
N#define PWM_2_CTL_DBFALLUPD_I   0x00000000  // Immediate
N#define PWM_2_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized
N#define PWM_2_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized
N#define PWM_2_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode
N#define PWM_2_CTL_DBRISEUPD_I   0x00000000  // Immediate
N#define PWM_2_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized
N#define PWM_2_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized
N#define PWM_2_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode
N#define PWM_2_CTL_DBCTLUPD_I    0x00000000  // Immediate
N#define PWM_2_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized
N#define PWM_2_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized
N#define PWM_2_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode
N#define PWM_2_CTL_GENBUPD_I     0x00000000  // Immediate
N#define PWM_2_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized
N#define PWM_2_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized
N#define PWM_2_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode
N#define PWM_2_CTL_GENAUPD_I     0x00000000  // Immediate
N#define PWM_2_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized
N#define PWM_2_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized
N#define PWM_2_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode
N#define PWM_2_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode
N#define PWM_2_CTL_LOADUPD       0x00000008  // Load Register Update Mode
N#define PWM_2_CTL_DEBUG         0x00000004  // Debug Mode
N#define PWM_2_CTL_MODE          0x00000002  // Counter Mode
N#define PWM_2_CTL_ENABLE        0x00000001  // PWM Block Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_INTEN register.
N//
N//*****************************************************************************
N#define PWM_2_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB
N                                            // Down
N#define PWM_2_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up
N#define PWM_2_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA
N                                            // Down
N#define PWM_2_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up
N#define PWM_2_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD
N#define PWM_2_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0
N#define PWM_2_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB
N                                            // Down
N#define PWM_2_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB
N                                            // Up
N#define PWM_2_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA
N                                            // Down
N#define PWM_2_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA
N                                            // Up
N#define PWM_2_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD
N#define PWM_2_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_RIS register.
N//
N//*****************************************************************************
N#define PWM_2_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N                                            // Status
N#define PWM_2_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status
N#define PWM_2_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N                                            // Status
N#define PWM_2_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status
N#define PWM_2_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status
N#define PWM_2_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_ISC register.
N//
N//*****************************************************************************
N#define PWM_2_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N#define PWM_2_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt
N#define PWM_2_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N#define PWM_2_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt
N#define PWM_2_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt
N#define PWM_2_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_LOAD register.
N//
N//*****************************************************************************
N#define PWM_2_LOAD_LOAD_M       0x0000FFFF  // Counter Load Value
N#define PWM_2_LOAD_LOAD_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_COUNT register.
N//
N//*****************************************************************************
N#define PWM_2_COUNT_COUNT_M     0x0000FFFF  // Counter Value
N#define PWM_2_COUNT_COUNT_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_CMPA register.
N//
N//*****************************************************************************
N#define PWM_2_CMPA_COMPA_M      0x0000FFFF  // Comparator A Value
N#define PWM_2_CMPA_COMPA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_CMPB register.
N//
N//*****************************************************************************
N#define PWM_2_CMPB_COMPB_M      0x0000FFFF  // Comparator B Value
N#define PWM_2_CMPB_COMPB_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_GENA register.
N//
N//*****************************************************************************
N#define PWM_2_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_2_GENA_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENA_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_2_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA
N#define PWM_2_GENA_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmA Low
X#define PWM_2_GENA_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_2_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High
N#define PWM_2_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_2_GENA_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENA_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_2_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA
N#define PWM_2_GENA_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmA Low
X#define PWM_2_GENA_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_2_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High
N#define PWM_2_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_2_GENA_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENA_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_2_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA
N#define PWM_2_GENA_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmA Low
X#define PWM_2_GENA_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_2_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High
N#define PWM_2_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_2_GENA_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENA_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_2_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA
N#define PWM_2_GENA_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmA Low
X#define PWM_2_GENA_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_2_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High
N#define PWM_2_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_2_GENA_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_2_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA
N#define PWM_2_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low
N#define PWM_2_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High
N#define PWM_2_GENA_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_2_GENA_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_2_GENA_ACTZERO_INV  0x00000001  // Invert pwmA
N#define PWM_2_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low
N#define PWM_2_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_GENB register.
N//
N//*****************************************************************************
N#define PWM_2_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_2_GENB_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENB_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_2_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB
N#define PWM_2_GENB_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmB Low
X#define PWM_2_GENB_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_2_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High
N#define PWM_2_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_2_GENB_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENB_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_2_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB
N#define PWM_2_GENB_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmB Low
X#define PWM_2_GENB_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_2_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High
N#define PWM_2_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_2_GENB_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENB_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_2_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB
N#define PWM_2_GENB_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmB Low
X#define PWM_2_GENB_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_2_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High
N#define PWM_2_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_2_GENB_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENB_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_2_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB
N#define PWM_2_GENB_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmB Low
X#define PWM_2_GENB_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_2_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High
N#define PWM_2_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_2_GENB_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_2_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB
N#define PWM_2_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low
N#define PWM_2_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High
N#define PWM_2_GENB_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_2_GENB_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_2_GENB_ACTZERO_INV  0x00000001  // Invert pwmB
N#define PWM_2_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low
N#define PWM_2_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_DBCTL register.
N//
N//*****************************************************************************
N#define PWM_2_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_DBRISE register.
N//
N//*****************************************************************************
N#define PWM_2_DBRISE_RISEDELAY_M                                              \
N                                0x00000FFF  // Dead-Band Rise Delay
X#define PWM_2_DBRISE_RISEDELAY_M                                                                              0x00000FFF  
N#define PWM_2_DBRISE_RISEDELAY_S                                              \
N                                0
X#define PWM_2_DBRISE_RISEDELAY_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_DBFALL register.
N//
N//*****************************************************************************
N#define PWM_2_DBFALL_FALLDELAY_M                                              \
N                                0x00000FFF  // Dead-Band Fall Delay
X#define PWM_2_DBFALL_FALLDELAY_M                                                                              0x00000FFF  
N#define PWM_2_DBFALL_FALLDELAY_S                                              \
N                                0
X#define PWM_2_DBFALL_FALLDELAY_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_FLTSRC0
N// register.
N//
N//*****************************************************************************
N#define PWM_2_FLTSRC0_FAULT3    0x00000008  // Fault3 Input
N#define PWM_2_FLTSRC0_FAULT2    0x00000004  // Fault2 Input
N#define PWM_2_FLTSRC0_FAULT1    0x00000002  // Fault1 Input
N#define PWM_2_FLTSRC0_FAULT0    0x00000001  // Fault0 Input
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_FLTSRC1
N// register.
N//
N//*****************************************************************************
N#define PWM_2_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7
N#define PWM_2_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6
N#define PWM_2_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5
N#define PWM_2_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4
N#define PWM_2_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3
N#define PWM_2_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2
N#define PWM_2_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1
N#define PWM_2_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_MINFLTPER
N// register.
N//
N//*****************************************************************************
N#define PWM_2_MINFLTPER_MFP_M   0x0000FFFF  // Minimum Fault Period
N#define PWM_2_MINFLTPER_MFP_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_CTL register.
N//
N//*****************************************************************************
N#define PWM_3_CTL_LATCH         0x00040000  // Latch Fault Input
N#define PWM_3_CTL_MINFLTPER     0x00020000  // Minimum Fault Period
N#define PWM_3_CTL_FLTSRC        0x00010000  // Fault Condition Source
N#define PWM_3_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode
N#define PWM_3_CTL_DBFALLUPD_I   0x00000000  // Immediate
N#define PWM_3_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized
N#define PWM_3_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized
N#define PWM_3_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode
N#define PWM_3_CTL_DBRISEUPD_I   0x00000000  // Immediate
N#define PWM_3_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized
N#define PWM_3_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized
N#define PWM_3_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode
N#define PWM_3_CTL_DBCTLUPD_I    0x00000000  // Immediate
N#define PWM_3_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized
N#define PWM_3_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized
N#define PWM_3_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode
N#define PWM_3_CTL_GENBUPD_I     0x00000000  // Immediate
N#define PWM_3_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized
N#define PWM_3_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized
N#define PWM_3_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode
N#define PWM_3_CTL_GENAUPD_I     0x00000000  // Immediate
N#define PWM_3_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized
N#define PWM_3_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized
N#define PWM_3_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode
N#define PWM_3_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode
N#define PWM_3_CTL_LOADUPD       0x00000008  // Load Register Update Mode
N#define PWM_3_CTL_DEBUG         0x00000004  // Debug Mode
N#define PWM_3_CTL_MODE          0x00000002  // Counter Mode
N#define PWM_3_CTL_ENABLE        0x00000001  // PWM Block Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_INTEN register.
N//
N//*****************************************************************************
N#define PWM_3_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB
N                                            // Down
N#define PWM_3_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up
N#define PWM_3_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA
N                                            // Down
N#define PWM_3_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up
N#define PWM_3_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD
N#define PWM_3_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0
N#define PWM_3_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB
N                                            // Down
N#define PWM_3_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB
N                                            // Up
N#define PWM_3_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA
N                                            // Down
N#define PWM_3_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA
N                                            // Up
N#define PWM_3_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD
N#define PWM_3_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_RIS register.
N//
N//*****************************************************************************
N#define PWM_3_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N                                            // Status
N#define PWM_3_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status
N#define PWM_3_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N                                            // Status
N#define PWM_3_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status
N#define PWM_3_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status
N#define PWM_3_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_ISC register.
N//
N//*****************************************************************************
N#define PWM_3_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N#define PWM_3_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt
N#define PWM_3_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N#define PWM_3_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt
N#define PWM_3_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt
N#define PWM_3_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_LOAD register.
N//
N//*****************************************************************************
N#define PWM_3_LOAD_LOAD_M       0x0000FFFF  // Counter Load Value
N#define PWM_3_LOAD_LOAD_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_COUNT register.
N//
N//*****************************************************************************
N#define PWM_3_COUNT_COUNT_M     0x0000FFFF  // Counter Value
N#define PWM_3_COUNT_COUNT_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_CMPA register.
N//
N//*****************************************************************************
N#define PWM_3_CMPA_COMPA_M      0x0000FFFF  // Comparator A Value
N#define PWM_3_CMPA_COMPA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_CMPB register.
N//
N//*****************************************************************************
N#define PWM_3_CMPB_COMPB_M      0x0000FFFF  // Comparator B Value
N#define PWM_3_CMPB_COMPB_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_GENA register.
N//
N//*****************************************************************************
N#define PWM_3_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_3_GENA_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENA_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_3_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA
N#define PWM_3_GENA_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmA Low
X#define PWM_3_GENA_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_3_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High
N#define PWM_3_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_3_GENA_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENA_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_3_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA
N#define PWM_3_GENA_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmA Low
X#define PWM_3_GENA_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_3_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High
N#define PWM_3_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_3_GENA_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENA_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_3_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA
N#define PWM_3_GENA_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmA Low
X#define PWM_3_GENA_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_3_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High
N#define PWM_3_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_3_GENA_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENA_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_3_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA
N#define PWM_3_GENA_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmA Low
X#define PWM_3_GENA_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_3_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High
N#define PWM_3_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_3_GENA_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_3_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA
N#define PWM_3_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low
N#define PWM_3_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High
N#define PWM_3_GENA_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_3_GENA_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_3_GENA_ACTZERO_INV  0x00000001  // Invert pwmA
N#define PWM_3_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low
N#define PWM_3_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_GENB register.
N//
N//*****************************************************************************
N#define PWM_3_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_3_GENB_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENB_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_3_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB
N#define PWM_3_GENB_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmB Low
X#define PWM_3_GENB_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_3_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High
N#define PWM_3_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_3_GENB_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENB_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_3_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB
N#define PWM_3_GENB_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmB Low
X#define PWM_3_GENB_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_3_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High
N#define PWM_3_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_3_GENB_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENB_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_3_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB
N#define PWM_3_GENB_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmB Low
X#define PWM_3_GENB_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_3_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High
N#define PWM_3_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_3_GENB_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENB_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_3_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB
N#define PWM_3_GENB_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmB Low
X#define PWM_3_GENB_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_3_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High
N#define PWM_3_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_3_GENB_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_3_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB
N#define PWM_3_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low
N#define PWM_3_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High
N#define PWM_3_GENB_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_3_GENB_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_3_GENB_ACTZERO_INV  0x00000001  // Invert pwmB
N#define PWM_3_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low
N#define PWM_3_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_DBCTL register.
N//
N//*****************************************************************************
N#define PWM_3_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_DBRISE register.
N//
N//*****************************************************************************
N#define PWM_3_DBRISE_RISEDELAY_M                                              \
N                                0x00000FFF  // Dead-Band Rise Delay
X#define PWM_3_DBRISE_RISEDELAY_M                                                                              0x00000FFF  
N#define PWM_3_DBRISE_RISEDELAY_S                                              \
N                                0
X#define PWM_3_DBRISE_RISEDELAY_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_DBFALL register.
N//
N//*****************************************************************************
N#define PWM_3_DBFALL_FALLDELAY_M                                              \
N                                0x00000FFF  // Dead-Band Fall Delay
X#define PWM_3_DBFALL_FALLDELAY_M                                                                              0x00000FFF  
N#define PWM_3_DBFALL_FALLDELAY_S                                              \
N                                0
X#define PWM_3_DBFALL_FALLDELAY_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_FLTSRC0
N// register.
N//
N//*****************************************************************************
N#define PWM_3_FLTSRC0_FAULT3    0x00000008  // Fault3 Input
N#define PWM_3_FLTSRC0_FAULT2    0x00000004  // Fault2 Input
N#define PWM_3_FLTSRC0_FAULT1    0x00000002  // Fault1 Input
N#define PWM_3_FLTSRC0_FAULT0    0x00000001  // Fault0 Input
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_FLTSRC1
N// register.
N//
N//*****************************************************************************
N#define PWM_3_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7
N#define PWM_3_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6
N#define PWM_3_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5
N#define PWM_3_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4
N#define PWM_3_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3
N#define PWM_3_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2
N#define PWM_3_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1
N#define PWM_3_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_MINFLTPER
N// register.
N//
N//*****************************************************************************
N#define PWM_3_MINFLTPER_MFP_M   0x0000FFFF  // Minimum Fault Period
N#define PWM_3_MINFLTPER_MFP_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_FLTSEN register.
N//
N//*****************************************************************************
N#define PWM_0_FLTSEN_FAULT3     0x00000008  // Fault3 Sense
N#define PWM_0_FLTSEN_FAULT2     0x00000004  // Fault2 Sense
N#define PWM_0_FLTSEN_FAULT1     0x00000002  // Fault1 Sense
N#define PWM_0_FLTSEN_FAULT0     0x00000001  // Fault0 Sense
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_FLTSTAT0
N// register.
N//
N//*****************************************************************************
N#define PWM_0_FLTSTAT0_FAULT3   0x00000008  // Fault Input 3
N#define PWM_0_FLTSTAT0_FAULT2   0x00000004  // Fault Input 2
N#define PWM_0_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1
N#define PWM_0_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_FLTSTAT1
N// register.
N//
N//*****************************************************************************
N#define PWM_0_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger
N#define PWM_0_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger
N#define PWM_0_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger
N#define PWM_0_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger
N#define PWM_0_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger
N#define PWM_0_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger
N#define PWM_0_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger
N#define PWM_0_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_FLTSEN register.
N//
N//*****************************************************************************
N#define PWM_1_FLTSEN_FAULT3     0x00000008  // Fault3 Sense
N#define PWM_1_FLTSEN_FAULT2     0x00000004  // Fault2 Sense
N#define PWM_1_FLTSEN_FAULT1     0x00000002  // Fault1 Sense
N#define PWM_1_FLTSEN_FAULT0     0x00000001  // Fault0 Sense
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_FLTSTAT0
N// register.
N//
N//*****************************************************************************
N#define PWM_1_FLTSTAT0_FAULT3   0x00000008  // Fault Input 3
N#define PWM_1_FLTSTAT0_FAULT2   0x00000004  // Fault Input 2
N#define PWM_1_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1
N#define PWM_1_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_FLTSTAT1
N// register.
N//
N//*****************************************************************************
N#define PWM_1_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger
N#define PWM_1_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger
N#define PWM_1_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger
N#define PWM_1_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger
N#define PWM_1_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger
N#define PWM_1_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger
N#define PWM_1_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger
N#define PWM_1_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_FLTSEN register.
N//
N//*****************************************************************************
N#define PWM_2_FLTSEN_FAULT3     0x00000008  // Fault3 Sense
N#define PWM_2_FLTSEN_FAULT2     0x00000004  // Fault2 Sense
N#define PWM_2_FLTSEN_FAULT1     0x00000002  // Fault1 Sense
N#define PWM_2_FLTSEN_FAULT0     0x00000001  // Fault0 Sense
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_FLTSTAT0
N// register.
N//
N//*****************************************************************************
N#define PWM_2_FLTSTAT0_FAULT3   0x00000008  // Fault Input 3
N#define PWM_2_FLTSTAT0_FAULT2   0x00000004  // Fault Input 2
N#define PWM_2_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1
N#define PWM_2_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_FLTSTAT1
N// register.
N//
N//*****************************************************************************
N#define PWM_2_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger
N#define PWM_2_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger
N#define PWM_2_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger
N#define PWM_2_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger
N#define PWM_2_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger
N#define PWM_2_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger
N#define PWM_2_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger
N#define PWM_2_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_FLTSEN register.
N//
N//*****************************************************************************
N#define PWM_3_FLTSEN_FAULT3     0x00000008  // Fault3 Sense
N#define PWM_3_FLTSEN_FAULT2     0x00000004  // Fault2 Sense
N#define PWM_3_FLTSEN_FAULT1     0x00000002  // Fault1 Sense
N#define PWM_3_FLTSEN_FAULT0     0x00000001  // Fault0 Sense
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_FLTSTAT0
N// register.
N//
N//*****************************************************************************
N#define PWM_3_FLTSTAT0_FAULT3   0x00000008  // Fault Input 3
N#define PWM_3_FLTSTAT0_FAULT2   0x00000004  // Fault Input 2
N#define PWM_3_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1
N#define PWM_3_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_FLTSTAT1
N// register.
N//
N//*****************************************************************************
N#define PWM_3_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger
N#define PWM_3_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger
N#define PWM_3_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger
N#define PWM_3_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger
N#define PWM_3_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger
N#define PWM_3_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger
N#define PWM_3_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger
N#define PWM_3_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_PP register.
N//
N//*****************************************************************************
N#define PWM_PP_GCNT_M           0x0000000F  // Generators
N#define PWM_PP_FCNT_M           0x000000F0  // Fault Inputs (per PWM unit)
N#define PWM_PP_ESYNC            0x00000100  // Extended Synchronization
N#define PWM_PP_EFAULT           0x00000200  // Extended Fault
N#define PWM_PP_ONE              0x00000400  // One-Shot Mode
N#define PWM_PP_GCNT_S           0
N#define PWM_PP_FCNT_S           4
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_CC register.
N//
N//*****************************************************************************
N#define PWM_CC_USEPWM           0x00000100  // Use PWM Clock Divisor
N#define PWM_CC_PWMDIV_M         0x00000007  // PWM Clock Divider
N#define PWM_CC_PWMDIV_2         0x00000000  // /2
N#define PWM_CC_PWMDIV_4         0x00000001  // /4
N#define PWM_CC_PWMDIV_8         0x00000002  // /8
N#define PWM_CC_PWMDIV_16        0x00000003  // /16
N#define PWM_CC_PWMDIV_32        0x00000004  // /32
N#define PWM_CC_PWMDIV_64        0x00000005  // /64
N
N//*****************************************************************************
N//
N// The following are defines for the PWM Generator standard offsets.
N//
N//*****************************************************************************
N#define PWM_O_X_CTL             0x00000000  // Gen Control Reg
N#define PWM_O_X_INTEN           0x00000004  // Gen Int/Trig Enable Reg
N#define PWM_O_X_RIS             0x00000008  // Gen Raw Int Status Reg
N#define PWM_O_X_ISC             0x0000000C  // Gen Int Status Reg
N#define PWM_O_X_LOAD            0x00000010  // Gen Load Reg
N#define PWM_O_X_COUNT           0x00000014  // Gen Counter Reg
N#define PWM_O_X_CMPA            0x00000018  // Gen Compare A Reg
N#define PWM_O_X_CMPB            0x0000001C  // Gen Compare B Reg
N#define PWM_O_X_GENA            0x00000020  // Gen Generator A Ctrl Reg
N#define PWM_O_X_GENB            0x00000024  // Gen Generator B Ctrl Reg
N#define PWM_O_X_DBCTL           0x00000028  // Gen Dead Band Ctrl Reg
N#define PWM_O_X_DBRISE          0x0000002C  // Gen DB Rising Edge Delay Reg
N#define PWM_O_X_DBFALL          0x00000030  // Gen DB Falling Edge Delay Reg
N#define PWM_O_X_FLTSRC0         0x00000034  // Fault pin, comparator condition
N#define PWM_O_X_FLTSRC1         0x00000038  // Digital comparator condition
N#define PWM_O_X_MINFLTPER       0x0000003C  // Fault minimum period extension
N#define PWM_GEN_0_OFFSET        0x00000040  // PWM0 base
N#define PWM_GEN_1_OFFSET        0x00000080  // PWM1 base
N#define PWM_GEN_2_OFFSET        0x000000C0  // PWM2 base
N#define PWM_GEN_3_OFFSET        0x00000100  // PWM3 base
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_CTL register.
N//
N//*****************************************************************************
N#define PWM_X_CTL_LATCH         0x00040000  // Latch Fault Input
N#define PWM_X_CTL_MINFLTPER     0x00020000  // Minimum Fault Period
N#define PWM_X_CTL_FLTSRC        0x00010000  // Fault Condition Source
N#define PWM_X_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode
N#define PWM_X_CTL_DBFALLUPD_I   0x00000000  // Immediate
N#define PWM_X_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized
N#define PWM_X_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized
N#define PWM_X_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode
N#define PWM_X_CTL_DBRISEUPD_I   0x00000000  // Immediate
N#define PWM_X_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized
N#define PWM_X_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized
N#define PWM_X_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode
N#define PWM_X_CTL_DBCTLUPD_I    0x00000000  // Immediate
N#define PWM_X_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized
N#define PWM_X_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized
N#define PWM_X_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode
N#define PWM_X_CTL_GENBUPD_I     0x00000000  // Immediate
N#define PWM_X_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized
N#define PWM_X_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized
N#define PWM_X_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode
N#define PWM_X_CTL_GENAUPD_I     0x00000000  // Immediate
N#define PWM_X_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized
N#define PWM_X_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized
N#define PWM_X_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode
N#define PWM_X_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode
N#define PWM_X_CTL_LOADUPD       0x00000008  // Load Register Update Mode
N#define PWM_X_CTL_DEBUG         0x00000004  // Debug Mode
N#define PWM_X_CTL_MODE          0x00000002  // Counter Mode
N#define PWM_X_CTL_ENABLE        0x00000001  // PWM Block Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_INTEN register.
N//
N//*****************************************************************************
N#define PWM_X_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB
N                                            // Down
N#define PWM_X_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up
N#define PWM_X_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA
N                                            // Down
N#define PWM_X_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up
N#define PWM_X_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD
N#define PWM_X_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0
N#define PWM_X_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB
N                                            // Down
N#define PWM_X_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB
N                                            // Up
N#define PWM_X_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA
N                                            // Down
N#define PWM_X_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA
N                                            // Up
N#define PWM_X_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD
N#define PWM_X_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_RIS register.
N//
N//*****************************************************************************
N#define PWM_X_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N                                            // Status
N#define PWM_X_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status
N#define PWM_X_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N                                            // Status
N#define PWM_X_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status
N#define PWM_X_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status
N#define PWM_X_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_ISC register.
N//
N//*****************************************************************************
N#define PWM_X_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N#define PWM_X_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt
N#define PWM_X_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N#define PWM_X_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt
N#define PWM_X_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt
N#define PWM_X_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_LOAD register.
N//
N//*****************************************************************************
N#define PWM_X_LOAD_M            0x0000FFFF  // Counter Load Value
N#define PWM_X_LOAD_S            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_COUNT register.
N//
N//*****************************************************************************
N#define PWM_X_COUNT_M           0x0000FFFF  // Counter Value
N#define PWM_X_COUNT_S           0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_CMPA register.
N//
N//*****************************************************************************
N#define PWM_X_CMPA_M            0x0000FFFF  // Comparator A Value
N#define PWM_X_CMPA_S            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_CMPB register.
N//
N//*****************************************************************************
N#define PWM_X_CMPB_M            0x0000FFFF  // Comparator B Value
N#define PWM_X_CMPB_S            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_GENA register.
N//
N//*****************************************************************************
N#define PWM_X_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_X_GENA_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_X_GENA_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_X_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA
N#define PWM_X_GENA_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmA Low
X#define PWM_X_GENA_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_X_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High
N#define PWM_X_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_X_GENA_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_X_GENA_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_X_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA
N#define PWM_X_GENA_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmA Low
X#define PWM_X_GENA_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_X_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High
N#define PWM_X_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_X_GENA_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_X_GENA_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_X_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA
N#define PWM_X_GENA_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmA Low
X#define PWM_X_GENA_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_X_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High
N#define PWM_X_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_X_GENA_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_X_GENA_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_X_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA
N#define PWM_X_GENA_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmA Low
X#define PWM_X_GENA_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_X_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High
N#define PWM_X_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_X_GENA_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_X_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA
N#define PWM_X_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low
N#define PWM_X_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High
N#define PWM_X_GENA_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_X_GENA_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_X_GENA_ACTZERO_INV  0x00000001  // Invert pwmA
N#define PWM_X_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low
N#define PWM_X_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_GENB register.
N//
N//*****************************************************************************
N#define PWM_X_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_X_GENB_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_X_GENB_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_X_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB
N#define PWM_X_GENB_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmB Low
X#define PWM_X_GENB_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_X_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High
N#define PWM_X_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_X_GENB_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_X_GENB_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_X_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB
N#define PWM_X_GENB_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmB Low
X#define PWM_X_GENB_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_X_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High
N#define PWM_X_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_X_GENB_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_X_GENB_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_X_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB
N#define PWM_X_GENB_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmB Low
X#define PWM_X_GENB_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_X_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High
N#define PWM_X_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_X_GENB_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_X_GENB_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_X_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB
N#define PWM_X_GENB_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmB Low
X#define PWM_X_GENB_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_X_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High
N#define PWM_X_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_X_GENB_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_X_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB
N#define PWM_X_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low
N#define PWM_X_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High
N#define PWM_X_GENB_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_X_GENB_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_X_GENB_ACTZERO_INV  0x00000001  // Invert pwmB
N#define PWM_X_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low
N#define PWM_X_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_DBCTL register.
N//
N//*****************************************************************************
N#define PWM_X_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_DBRISE register.
N//
N//*****************************************************************************
N#define PWM_X_DBRISE_DELAY_M    0x00000FFF  // Dead-Band Rise Delay
N#define PWM_X_DBRISE_DELAY_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_DBFALL register.
N//
N//*****************************************************************************
N#define PWM_X_DBFALL_DELAY_M    0x00000FFF  // Dead-Band Fall Delay
N#define PWM_X_DBFALL_DELAY_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_FLTSRC0
N// register.
N//
N//*****************************************************************************
N#define PWM_X_FLTSRC0_FAULT3    0x00000008  // Fault3 Input
N#define PWM_X_FLTSRC0_FAULT2    0x00000004  // Fault2 Input
N#define PWM_X_FLTSRC0_FAULT1    0x00000002  // Fault1 Input
N#define PWM_X_FLTSRC0_FAULT0    0x00000001  // Fault0 Input
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_FLTSRC1
N// register.
N//
N//*****************************************************************************
N#define PWM_X_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7
N#define PWM_X_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6
N#define PWM_X_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5
N#define PWM_X_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4
N#define PWM_X_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3
N#define PWM_X_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2
N#define PWM_X_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1
N#define PWM_X_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_MINFLTPER
N// register.
N//
N//*****************************************************************************
N#define PWM_X_MINFLTPER_M       0x0000FFFF  // Minimum Fault Period
N#define PWM_X_MINFLTPER_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the PWM Generator extended offsets.
N//
N//*****************************************************************************
N#define PWM_O_X_FLTSEN          0x00000000  // Fault logic sense
N#define PWM_O_X_FLTSTAT0        0x00000004  // Pin and comparator status
N#define PWM_O_X_FLTSTAT1        0x00000008  // Digital comparator status
N#define PWM_EXT_0_OFFSET        0x00000800  // PWM0 extended base
N#define PWM_EXT_1_OFFSET        0x00000880  // PWM1 extended base
N#define PWM_EXT_2_OFFSET        0x00000900  // PWM2 extended base
N#define PWM_EXT_3_OFFSET        0x00000980  // PWM3 extended base
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_FLTSEN register.
N//
N//*****************************************************************************
N#define PWM_X_FLTSEN_FAULT3     0x00000008  // Fault3 Sense
N#define PWM_X_FLTSEN_FAULT2     0x00000004  // Fault2 Sense
N#define PWM_X_FLTSEN_FAULT1     0x00000002  // Fault1 Sense
N#define PWM_X_FLTSEN_FAULT0     0x00000001  // Fault0 Sense
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_FLTSTAT0
N// register.
N//
N//*****************************************************************************
N#define PWM_X_FLTSTAT0_FAULT3   0x00000008  // Fault Input 3
N#define PWM_X_FLTSTAT0_FAULT2   0x00000004  // Fault Input 2
N#define PWM_X_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1
N#define PWM_X_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_X_FLTSTAT1
N// register.
N//
N//*****************************************************************************
N#define PWM_X_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger
N#define PWM_X_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger
N#define PWM_X_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger
N#define PWM_X_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger
N#define PWM_X_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger
N#define PWM_X_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger
N#define PWM_X_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger
N#define PWM_X_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger
N
N#endif // __HW_PWM_H__
L 7 "Source\PWMDemo.c" 2
N#include "inc/hw_sysctl.h"
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\inc/hw_sysctl.h" 1
N//*****************************************************************************
N//
N// hw_sysctl.h - Macros used when accessing the system control hardware.
N//
N// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_SYSCTL_H__
N#define __HW_SYSCTL_H__
N
N//*****************************************************************************
N//
N// The following are defines for the System Control register addresses.
N//
N//*****************************************************************************
N#define SYSCTL_DID0             0x400FE000  // Device Identification 0
N#define SYSCTL_DID1             0x400FE004  // Device Identification 1
N#define SYSCTL_DC0              0x400FE008  // Device Capabilities 0
N#define SYSCTL_DC1              0x400FE010  // Device Capabilities 1
N#define SYSCTL_DC2              0x400FE014  // Device Capabilities 2
N#define SYSCTL_DC3              0x400FE018  // Device Capabilities 3
N#define SYSCTL_DC4              0x400FE01C  // Device Capabilities 4
N#define SYSCTL_DC5              0x400FE020  // Device Capabilities 5
N#define SYSCTL_DC6              0x400FE024  // Device Capabilities 6
N#define SYSCTL_DC7              0x400FE028  // Device Capabilities 7
N#define SYSCTL_DC8              0x400FE02C  // Device Capabilities 8
N#define SYSCTL_PBORCTL          0x400FE030  // Brown-Out Reset Control
N#define SYSCTL_PTBOCTL          0x400FE038  // Power-Temp Brown Out Control
N#define SYSCTL_SRCR0            0x400FE040  // Software Reset Control 0
N#define SYSCTL_SRCR1            0x400FE044  // Software Reset Control 1
N#define SYSCTL_SRCR2            0x400FE048  // Software Reset Control 2
N#define SYSCTL_RIS              0x400FE050  // Raw Interrupt Status
N#define SYSCTL_IMC              0x400FE054  // Interrupt Mask Control
N#define SYSCTL_MISC             0x400FE058  // Masked Interrupt Status and
N                                            // Clear
N#define SYSCTL_RESC             0x400FE05C  // Reset Cause
N#define SYSCTL_PWRTC            0x400FE060  // Power-Temperature Cause
N#define SYSCTL_RCC              0x400FE060  // Run-Mode Clock Configuration
N#define SYSCTL_NMIC             0x400FE064  // NMI Cause Register
N#define SYSCTL_GPIOHBCTL        0x400FE06C  // GPIO High-Performance Bus
N                                            // Control
N#define SYSCTL_RCC2             0x400FE070  // Run-Mode Clock Configuration 2
N#define SYSCTL_MOSCCTL          0x400FE07C  // Main Oscillator Control
N#define SYSCTL_RSCLKCFG         0x400FE0B0  // Run and Sleep Mode Configuration
N                                            // Register
N#define SYSCTL_MEMTIM0          0x400FE0C0  // Memory Timing Parameter Register
N                                            // 0 for Main Flash and EEPROM
N#define SYSCTL_RCGC0            0x400FE100  // Run Mode Clock Gating Control
N                                            // Register 0
N#define SYSCTL_RCGC1            0x400FE104  // Run Mode Clock Gating Control
N                                            // Register 1
N#define SYSCTL_RCGC2            0x400FE108  // Run Mode Clock Gating Control
N                                            // Register 2
N#define SYSCTL_SCGC0            0x400FE110  // Sleep Mode Clock Gating Control
N                                            // Register 0
N#define SYSCTL_SCGC1            0x400FE114  // Sleep Mode Clock Gating Control
N                                            // Register 1
N#define SYSCTL_SCGC2            0x400FE118  // Sleep Mode Clock Gating Control
N                                            // Register 2
N#define SYSCTL_DCGC0            0x400FE120  // Deep Sleep Mode Clock Gating
N                                            // Control Register 0
N#define SYSCTL_DCGC1            0x400FE124  // Deep-Sleep Mode Clock Gating
N                                            // Control Register 1
N#define SYSCTL_DCGC2            0x400FE128  // Deep Sleep Mode Clock Gating
N                                            // Control Register 2
N#define SYSCTL_ALTCLKCFG        0x400FE138  // Alternate Clock Configuration
N#define SYSCTL_DSLPCLKCFG       0x400FE144  // Deep Sleep Clock Configuration
N#define SYSCTL_DSCLKCFG         0x400FE144  // Deep Sleep Clock Configuration
N                                            // Register
N#define SYSCTL_DIVSCLK          0x400FE148  // Divisor and Source Clock
N                                            // Configuration
N#define SYSCTL_SYSPROP          0x400FE14C  // System Properties
N#define SYSCTL_PIOSCCAL         0x400FE150  // Precision Internal Oscillator
N                                            // Calibration
N#define SYSCTL_PIOSCSTAT        0x400FE154  // Precision Internal Oscillator
N                                            // Statistics
N#define SYSCTL_PLLFREQ0         0x400FE160  // PLL Frequency 0
N#define SYSCTL_PLLFREQ1         0x400FE164  // PLL Frequency 1
N#define SYSCTL_PLLSTAT          0x400FE168  // PLL Status
N#define SYSCTL_SLPPWRCFG        0x400FE188  // Sleep Power Configuration
N#define SYSCTL_DSLPPWRCFG       0x400FE18C  // Deep-Sleep Power Configuration
N#define SYSCTL_DC9              0x400FE190  // Device Capabilities 9
N#define SYSCTL_NVMSTAT          0x400FE1A0  // Non-Volatile Memory Information
N#define SYSCTL_LDOSPCTL         0x400FE1B4  // LDO Sleep Power Control
N#define SYSCTL_LDODPCTL         0x400FE1BC  // LDO Deep-Sleep Power Control
N#define SYSCTL_RESBEHAVCTL      0x400FE1D8  // Reset Behavior Control Register
N#define SYSCTL_HSSR             0x400FE1F4  // Hardware System Service Request
N#define SYSCTL_USBPDS           0x400FE280  // USB Power Domain Status
N#define SYSCTL_USBMPC           0x400FE284  // USB Memory Power Control
N#define SYSCTL_EMACPDS          0x400FE288  // Ethernet MAC Power Domain Status
N#define SYSCTL_EMACMPC          0x400FE28C  // Ethernet MAC Memory Power
N                                            // Control
N#define SYSCTL_LCDMPC           0x400FE294  // LCD Memory Power Control
N#define SYSCTL_PPWD             0x400FE300  // Watchdog Timer Peripheral
N                                            // Present
N#define SYSCTL_PPTIMER          0x400FE304  // 16/32-Bit General-Purpose Timer
N                                            // Peripheral Present
N#define SYSCTL_PPGPIO           0x400FE308  // General-Purpose Input/Output
N                                            // Peripheral Present
N#define SYSCTL_PPDMA            0x400FE30C  // Micro Direct Memory Access
N                                            // Peripheral Present
N#define SYSCTL_PPEPI            0x400FE310  // EPI Peripheral Present
N#define SYSCTL_PPHIB            0x400FE314  // Hibernation Peripheral Present
N#define SYSCTL_PPUART           0x400FE318  // Universal Asynchronous
N                                            // Receiver/Transmitter Peripheral
N                                            // Present
N#define SYSCTL_PPSSI            0x400FE31C  // Synchronous Serial Interface
N                                            // Peripheral Present
N#define SYSCTL_PPI2C            0x400FE320  // Inter-Integrated Circuit
N                                            // Peripheral Present
N#define SYSCTL_PPUSB            0x400FE328  // Universal Serial Bus Peripheral
N                                            // Present
N#define SYSCTL_PPEPHY           0x400FE330  // Ethernet PHY Peripheral Present
N#define SYSCTL_PPCAN            0x400FE334  // Controller Area Network
N                                            // Peripheral Present
N#define SYSCTL_PPADC            0x400FE338  // Analog-to-Digital Converter
N                                            // Peripheral Present
N#define SYSCTL_PPACMP           0x400FE33C  // Analog Comparator Peripheral
N                                            // Present
N#define SYSCTL_PPPWM            0x400FE340  // Pulse Width Modulator Peripheral
N                                            // Present
N#define SYSCTL_PPQEI            0x400FE344  // Quadrature Encoder Interface
N                                            // Peripheral Present
N#define SYSCTL_PPLPC            0x400FE348  // Low Pin Count Interface
N                                            // Peripheral Present
N#define SYSCTL_PPPECI           0x400FE350  // Platform Environment Control
N                                            // Interface Peripheral Present
N#define SYSCTL_PPFAN            0x400FE354  // Fan Control Peripheral Present
N#define SYSCTL_PPEEPROM         0x400FE358  // EEPROM Peripheral Present
N#define SYSCTL_PPWTIMER         0x400FE35C  // 32/64-Bit Wide General-Purpose
N                                            // Timer Peripheral Present
N#define SYSCTL_PPRTS            0x400FE370  // Remote Temperature Sensor
N                                            // Peripheral Present
N#define SYSCTL_PPCCM            0x400FE374  // CRC and Cryptographic Modules
N                                            // Peripheral Present
N#define SYSCTL_PPLCD            0x400FE390  // LCD Peripheral Present
N#define SYSCTL_PPOWIRE          0x400FE398  // 1-Wire Peripheral Present
N#define SYSCTL_PPEMAC           0x400FE39C  // Ethernet MAC Peripheral Present
N#define SYSCTL_PPHIM            0x400FE3A4  // Human Interface Master
N                                            // Peripheral Present
N#define SYSCTL_SRWD             0x400FE500  // Watchdog Timer Software Reset
N#define SYSCTL_SRTIMER          0x400FE504  // 16/32-Bit General-Purpose Timer
N                                            // Software Reset
N#define SYSCTL_SRGPIO           0x400FE508  // General-Purpose Input/Output
N                                            // Software Reset
N#define SYSCTL_SRDMA            0x400FE50C  // Micro Direct Memory Access
N                                            // Software Reset
N#define SYSCTL_SREPI            0x400FE510  // EPI Software Reset
N#define SYSCTL_SRHIB            0x400FE514  // Hibernation Software Reset
N#define SYSCTL_SRUART           0x400FE518  // Universal Asynchronous
N                                            // Receiver/Transmitter Software
N                                            // Reset
N#define SYSCTL_SRSSI            0x400FE51C  // Synchronous Serial Interface
N                                            // Software Reset
N#define SYSCTL_SRI2C            0x400FE520  // Inter-Integrated Circuit
N                                            // Software Reset
N#define SYSCTL_SRUSB            0x400FE528  // Universal Serial Bus Software
N                                            // Reset
N#define SYSCTL_SREPHY           0x400FE530  // Ethernet PHY Software Reset
N#define SYSCTL_SRCAN            0x400FE534  // Controller Area Network Software
N                                            // Reset
N#define SYSCTL_SRADC            0x400FE538  // Analog-to-Digital Converter
N                                            // Software Reset
N#define SYSCTL_SRACMP           0x400FE53C  // Analog Comparator Software Reset
N#define SYSCTL_SRPWM            0x400FE540  // Pulse Width Modulator Software
N                                            // Reset
N#define SYSCTL_SRQEI            0x400FE544  // Quadrature Encoder Interface
N                                            // Software Reset
N#define SYSCTL_SREEPROM         0x400FE558  // EEPROM Software Reset
N#define SYSCTL_SRWTIMER         0x400FE55C  // 32/64-Bit Wide General-Purpose
N                                            // Timer Software Reset
N#define SYSCTL_SRCCM            0x400FE574  // CRC and Cryptographic Modules
N                                            // Software Reset
N#define SYSCTL_SRLCD            0x400FE590  // LCD Controller Software Reset
N#define SYSCTL_SROWIRE          0x400FE598  // 1-Wire Software Reset
N#define SYSCTL_SREMAC           0x400FE59C  // Ethernet MAC Software Reset
N#define SYSCTL_RCGCWD           0x400FE600  // Watchdog Timer Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCTIMER        0x400FE604  // 16/32-Bit General-Purpose Timer
N                                            // Run Mode Clock Gating Control
N#define SYSCTL_RCGCGPIO         0x400FE608  // General-Purpose Input/Output Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCDMA          0x400FE60C  // Micro Direct Memory Access Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCEPI          0x400FE610  // EPI Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCHIB          0x400FE614  // Hibernation Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART         0x400FE618  // Universal Asynchronous
N                                            // Receiver/Transmitter Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCSSI          0x400FE61C  // Synchronous Serial Interface Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCI2C          0x400FE620  // Inter-Integrated Circuit Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCUSB          0x400FE628  // Universal Serial Bus Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCEPHY         0x400FE630  // Ethernet PHY Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCCAN          0x400FE634  // Controller Area Network Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCADC          0x400FE638  // Analog-to-Digital Converter Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCACMP         0x400FE63C  // Analog Comparator Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCPWM          0x400FE640  // Pulse Width Modulator Run Mode
N                                            // Clock Gating Control
N#define SYSCTL_RCGCQEI          0x400FE644  // Quadrature Encoder Interface Run
N                                            // Mode Clock Gating Control
N#define SYSCTL_RCGCEEPROM       0x400FE658  // EEPROM Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER       0x400FE65C  // 32/64-Bit Wide General-Purpose
N                                            // Timer Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCCCM          0x400FE674  // CRC and Cryptographic Modules
N                                            // Run Mode Clock Gating Control
N#define SYSCTL_RCGCLCD          0x400FE690  // LCD Controller Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCOWIRE        0x400FE698  // 1-Wire Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCEMAC         0x400FE69C  // Ethernet MAC Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCWD           0x400FE700  // Watchdog Timer Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCTIMER        0x400FE704  // 16/32-Bit General-Purpose Timer
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCGPIO         0x400FE708  // General-Purpose Input/Output
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCDMA          0x400FE70C  // Micro Direct Memory Access Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_SCGCEPI          0x400FE710  // EPI Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCHIB          0x400FE714  // Hibernation Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART         0x400FE718  // Universal Asynchronous
N                                            // Receiver/Transmitter Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCSSI          0x400FE71C  // Synchronous Serial Interface
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCI2C          0x400FE720  // Inter-Integrated Circuit Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_SCGCUSB          0x400FE728  // Universal Serial Bus Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCEPHY         0x400FE730  // Ethernet PHY Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCCAN          0x400FE734  // Controller Area Network Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_SCGCADC          0x400FE738  // Analog-to-Digital Converter
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCACMP         0x400FE73C  // Analog Comparator Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCPWM          0x400FE740  // Pulse Width Modulator Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCQEI          0x400FE744  // Quadrature Encoder Interface
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCEEPROM       0x400FE758  // EEPROM Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER       0x400FE75C  // 32/64-Bit Wide General-Purpose
N                                            // Timer Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCCCM          0x400FE774  // CRC and Cryptographic Modules
N                                            // Sleep Mode Clock Gating Control
N#define SYSCTL_SCGCLCD          0x400FE790  // LCD Controller Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCOWIRE        0x400FE798  // 1-Wire Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCEMAC         0x400FE79C  // Ethernet MAC Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWD           0x400FE800  // Watchdog Timer Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCTIMER        0x400FE804  // 16/32-Bit General-Purpose Timer
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCGPIO         0x400FE808  // General-Purpose Input/Output
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCDMA          0x400FE80C  // Micro Direct Memory Access
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCEPI          0x400FE810  // EPI Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCHIB          0x400FE814  // Hibernation Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART         0x400FE818  // Universal Asynchronous
N                                            // Receiver/Transmitter Deep-Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_DCGCSSI          0x400FE81C  // Synchronous Serial Interface
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCI2C          0x400FE820  // Inter-Integrated Circuit
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCUSB          0x400FE828  // Universal Serial Bus Deep-Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_DCGCEPHY         0x400FE830  // Ethernet PHY Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCCAN          0x400FE834  // Controller Area Network
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCADC          0x400FE838  // Analog-to-Digital Converter
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCACMP         0x400FE83C  // Analog Comparator Deep-Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_DCGCPWM          0x400FE840  // Pulse Width Modulator Deep-Sleep
N                                            // Mode Clock Gating Control
N#define SYSCTL_DCGCQEI          0x400FE844  // Quadrature Encoder Interface
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCEEPROM       0x400FE858  // EEPROM Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER       0x400FE85C  // 32/64-Bit Wide General-Purpose
N                                            // Timer Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCCCM          0x400FE874  // CRC and Cryptographic Modules
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCLCD          0x400FE890  // LCD Controller Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCOWIRE        0x400FE898  // 1-Wire Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCEMAC         0x400FE89C  // Ethernet MAC Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_PCWD             0x400FE900  // Watchdog Timer Power Control
N#define SYSCTL_PCTIMER          0x400FE904  // 16/32-Bit General-Purpose Timer
N                                            // Power Control
N#define SYSCTL_PCGPIO           0x400FE908  // General-Purpose Input/Output
N                                            // Power Control
N#define SYSCTL_PCDMA            0x400FE90C  // Micro Direct Memory Access Power
N                                            // Control
N#define SYSCTL_PCEPI            0x400FE910  // External Peripheral Interface
N                                            // Power Control
N#define SYSCTL_PCHIB            0x400FE914  // Hibernation Power Control
N#define SYSCTL_PCUART           0x400FE918  // Universal Asynchronous
N                                            // Receiver/Transmitter Power
N                                            // Control
N#define SYSCTL_PCSSI            0x400FE91C  // Synchronous Serial Interface
N                                            // Power Control
N#define SYSCTL_PCI2C            0x400FE920  // Inter-Integrated Circuit Power
N                                            // Control
N#define SYSCTL_PCUSB            0x400FE928  // Universal Serial Bus Power
N                                            // Control
N#define SYSCTL_PCEPHY           0x400FE930  // Ethernet PHY Power Control
N#define SYSCTL_PCCAN            0x400FE934  // Controller Area Network Power
N                                            // Control
N#define SYSCTL_PCADC            0x400FE938  // Analog-to-Digital Converter
N                                            // Power Control
N#define SYSCTL_PCACMP           0x400FE93C  // Analog Comparator Power Control
N#define SYSCTL_PCPWM            0x400FE940  // Pulse Width Modulator Power
N                                            // Control
N#define SYSCTL_PCQEI            0x400FE944  // Quadrature Encoder Interface
N                                            // Power Control
N#define SYSCTL_PCEEPROM         0x400FE958  // EEPROM Power Control
N#define SYSCTL_PCCCM            0x400FE974  // CRC and Cryptographic Modules
N                                            // Power Control
N#define SYSCTL_PCLCD            0x400FE990  // LCD Controller Power Control
N#define SYSCTL_PCOWIRE          0x400FE998  // 1-Wire Power Control
N#define SYSCTL_PCEMAC           0x400FE99C  // Ethernet MAC Power Control
N#define SYSCTL_PRWD             0x400FEA00  // Watchdog Timer Peripheral Ready
N#define SYSCTL_PRTIMER          0x400FEA04  // 16/32-Bit General-Purpose Timer
N                                            // Peripheral Ready
N#define SYSCTL_PRGPIO           0x400FEA08  // General-Purpose Input/Output
N                                            // Peripheral Ready
N#define SYSCTL_PRDMA            0x400FEA0C  // Micro Direct Memory Access
N                                            // Peripheral Ready
N#define SYSCTL_PREPI            0x400FEA10  // EPI Peripheral Ready
N#define SYSCTL_PRHIB            0x400FEA14  // Hibernation Peripheral Ready
N#define SYSCTL_PRUART           0x400FEA18  // Universal Asynchronous
N                                            // Receiver/Transmitter Peripheral
N                                            // Ready
N#define SYSCTL_PRSSI            0x400FEA1C  // Synchronous Serial Interface
N                                            // Peripheral Ready
N#define SYSCTL_PRI2C            0x400FEA20  // Inter-Integrated Circuit
N                                            // Peripheral Ready
N#define SYSCTL_PRUSB            0x400FEA28  // Universal Serial Bus Peripheral
N                                            // Ready
N#define SYSCTL_PREPHY           0x400FEA30  // Ethernet PHY Peripheral Ready
N#define SYSCTL_PRCAN            0x400FEA34  // Controller Area Network
N                                            // Peripheral Ready
N#define SYSCTL_PRADC            0x400FEA38  // Analog-to-Digital Converter
N                                            // Peripheral Ready
N#define SYSCTL_PRACMP           0x400FEA3C  // Analog Comparator Peripheral
N                                            // Ready
N#define SYSCTL_PRPWM            0x400FEA40  // Pulse Width Modulator Peripheral
N                                            // Ready
N#define SYSCTL_PRQEI            0x400FEA44  // Quadrature Encoder Interface
N                                            // Peripheral Ready
N#define SYSCTL_PREEPROM         0x400FEA58  // EEPROM Peripheral Ready
N#define SYSCTL_PRWTIMER         0x400FEA5C  // 32/64-Bit Wide General-Purpose
N                                            // Timer Peripheral Ready
N#define SYSCTL_PRCCM            0x400FEA74  // CRC and Cryptographic Modules
N                                            // Peripheral Ready
N#define SYSCTL_PRLCD            0x400FEA90  // LCD Controller Peripheral Ready
N#define SYSCTL_PROWIRE          0x400FEA98  // 1-Wire Peripheral Ready
N#define SYSCTL_PREMAC           0x400FEA9C  // Ethernet MAC Peripheral Ready
N#define SYSCTL_CCMCGREQ         0x44030204  // Cryptographic Modules Clock
N                                            // Gating Request
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DID0 register.
N//
N//*****************************************************************************
N#define SYSCTL_DID0_VER_M       0x70000000  // DID0 Version
N#define SYSCTL_DID0_VER_1       0x10000000  // Second version of the DID0
N                                            // register format.
N#define SYSCTL_DID0_CLASS_M     0x00FF0000  // Device Class
N#define SYSCTL_DID0_CLASS_TM4C123                                             \
N                                0x00050000  // Tiva TM4C123x and TM4E123x
X#define SYSCTL_DID0_CLASS_TM4C123                                                                             0x00050000  
N                                            // microcontrollers
N#define SYSCTL_DID0_CLASS_TM4C129                                             \
N                                0x000A0000  // Tiva(TM) TM4C129-class
X#define SYSCTL_DID0_CLASS_TM4C129                                                                             0x000A0000  
N                                            // microcontrollers
N#define SYSCTL_DID0_MAJ_M       0x0000FF00  // Major Revision
N#define SYSCTL_DID0_MAJ_REVA    0x00000000  // Revision A (initial device)
N#define SYSCTL_DID0_MAJ_REVB    0x00000100  // Revision B (first base layer
N                                            // revision)
N#define SYSCTL_DID0_MAJ_REVC    0x00000200  // Revision C (second base layer
N                                            // revision)
N#define SYSCTL_DID0_MIN_M       0x000000FF  // Minor Revision
N#define SYSCTL_DID0_MIN_0       0x00000000  // Initial device, or a major
N                                            // revision update
N#define SYSCTL_DID0_MIN_1       0x00000001  // First metal layer change
N#define SYSCTL_DID0_MIN_2       0x00000002  // Second metal layer change
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DID1 register.
N//
N//*****************************************************************************
N#define SYSCTL_DID1_VER_M       0xF0000000  // DID1 Version
N#define SYSCTL_DID1_VER_1       0x10000000  // fury_ib
N#define SYSCTL_DID1_FAM_M       0x0F000000  // Family
N#define SYSCTL_DID1_FAM_TIVA    0x00000000  // Tiva family of microcontollers
N#define SYSCTL_DID1_PRTNO_M     0x00FF0000  // Part Number
N#define SYSCTL_DID1_PRTNO_TM4C1230C3PM                                        \
N                                0x00220000  // TM4C1230C3PM
X#define SYSCTL_DID1_PRTNO_TM4C1230C3PM                                                                        0x00220000  
N#define SYSCTL_DID1_PRTNO_TM4C1230D5PM                                        \
N                                0x00230000  // TM4C1230D5PM
X#define SYSCTL_DID1_PRTNO_TM4C1230D5PM                                                                        0x00230000  
N#define SYSCTL_DID1_PRTNO_TM4C1230E6PM                                        \
N                                0x00200000  // TM4C1230E6PM
X#define SYSCTL_DID1_PRTNO_TM4C1230E6PM                                                                        0x00200000  
N#define SYSCTL_DID1_PRTNO_TM4C1230H6PM                                        \
N                                0x00210000  // TM4C1230H6PM
X#define SYSCTL_DID1_PRTNO_TM4C1230H6PM                                                                        0x00210000  
N#define SYSCTL_DID1_PRTNO_TM4C1231C3PM                                        \
N                                0x00180000  // TM4C1231C3PM
X#define SYSCTL_DID1_PRTNO_TM4C1231C3PM                                                                        0x00180000  
N#define SYSCTL_DID1_PRTNO_TM4C1231D5PM                                        \
N                                0x00190000  // TM4C1231D5PM
X#define SYSCTL_DID1_PRTNO_TM4C1231D5PM                                                                        0x00190000  
N#define SYSCTL_DID1_PRTNO_TM4C1231D5PZ                                        \
N                                0x00360000  // TM4C1231D5PZ
X#define SYSCTL_DID1_PRTNO_TM4C1231D5PZ                                                                        0x00360000  
N#define SYSCTL_DID1_PRTNO_TM4C1231E6PM                                        \
N                                0x00100000  // TM4C1231E6PM
X#define SYSCTL_DID1_PRTNO_TM4C1231E6PM                                                                        0x00100000  
N#define SYSCTL_DID1_PRTNO_TM4C1231E6PZ                                        \
N                                0x00300000  // TM4C1231E6PZ
X#define SYSCTL_DID1_PRTNO_TM4C1231E6PZ                                                                        0x00300000  
N#define SYSCTL_DID1_PRTNO_TM4C1231H6PGE                                       \
N                                0x00350000  // TM4C1231H6PGE
X#define SYSCTL_DID1_PRTNO_TM4C1231H6PGE                                                                       0x00350000  
N#define SYSCTL_DID1_PRTNO_TM4C1231H6PM                                        \
N                                0x00110000  // TM4C1231H6PM
X#define SYSCTL_DID1_PRTNO_TM4C1231H6PM                                                                        0x00110000  
N#define SYSCTL_DID1_PRTNO_TM4C1231H6PZ                                        \
N                                0x00310000  // TM4C1231H6PZ
X#define SYSCTL_DID1_PRTNO_TM4C1231H6PZ                                                                        0x00310000  
N#define SYSCTL_DID1_PRTNO_TM4C1232C3PM                                        \
N                                0x00080000  // TM4C1232C3PM
X#define SYSCTL_DID1_PRTNO_TM4C1232C3PM                                                                        0x00080000  
N#define SYSCTL_DID1_PRTNO_TM4C1232D5PM                                        \
N                                0x00090000  // TM4C1232D5PM
X#define SYSCTL_DID1_PRTNO_TM4C1232D5PM                                                                        0x00090000  
N#define SYSCTL_DID1_PRTNO_TM4C1232E6PM                                        \
N                                0x000A0000  // TM4C1232E6PM
X#define SYSCTL_DID1_PRTNO_TM4C1232E6PM                                                                        0x000A0000  
N#define SYSCTL_DID1_PRTNO_TM4C1232H6PM                                        \
N                                0x000B0000  // TM4C1232H6PM
X#define SYSCTL_DID1_PRTNO_TM4C1232H6PM                                                                        0x000B0000  
N#define SYSCTL_DID1_PRTNO_TM4C1233C3PM                                        \
N                                0x00010000  // TM4C1233C3PM
X#define SYSCTL_DID1_PRTNO_TM4C1233C3PM                                                                        0x00010000  
N#define SYSCTL_DID1_PRTNO_TM4C1233D5PM                                        \
N                                0x00020000  // TM4C1233D5PM
X#define SYSCTL_DID1_PRTNO_TM4C1233D5PM                                                                        0x00020000  
N#define SYSCTL_DID1_PRTNO_TM4C1233D5PZ                                        \
N                                0x00D00000  // TM4C1233D5PZ
X#define SYSCTL_DID1_PRTNO_TM4C1233D5PZ                                                                        0x00D00000  
N#define SYSCTL_DID1_PRTNO_TM4C1233E6PM                                        \
N                                0x00030000  // TM4C1233E6PM
X#define SYSCTL_DID1_PRTNO_TM4C1233E6PM                                                                        0x00030000  
N#define SYSCTL_DID1_PRTNO_TM4C1233E6PZ                                        \
N                                0x00D10000  // TM4C1233E6PZ
X#define SYSCTL_DID1_PRTNO_TM4C1233E6PZ                                                                        0x00D10000  
N#define SYSCTL_DID1_PRTNO_TM4C1233H6PGE                                       \
N                                0x00D60000  // TM4C1233H6PGE
X#define SYSCTL_DID1_PRTNO_TM4C1233H6PGE                                                                       0x00D60000  
N#define SYSCTL_DID1_PRTNO_TM4C1233H6PM                                        \
N                                0x00040000  // TM4C1233H6PM
X#define SYSCTL_DID1_PRTNO_TM4C1233H6PM                                                                        0x00040000  
N#define SYSCTL_DID1_PRTNO_TM4C1233H6PZ                                        \
N                                0x00D20000  // TM4C1233H6PZ
X#define SYSCTL_DID1_PRTNO_TM4C1233H6PZ                                                                        0x00D20000  
N#define SYSCTL_DID1_PRTNO_TM4C1236D5PM                                        \
N                                0x00520000  // TM4C1236D5PM
X#define SYSCTL_DID1_PRTNO_TM4C1236D5PM                                                                        0x00520000  
N#define SYSCTL_DID1_PRTNO_TM4C1236E6PM                                        \
N                                0x00500000  // TM4C1236E6PM
X#define SYSCTL_DID1_PRTNO_TM4C1236E6PM                                                                        0x00500000  
N#define SYSCTL_DID1_PRTNO_TM4C1236H6PM                                        \
N                                0x00510000  // TM4C1236H6PM
X#define SYSCTL_DID1_PRTNO_TM4C1236H6PM                                                                        0x00510000  
N#define SYSCTL_DID1_PRTNO_TM4C1237D5PM                                        \
N                                0x00480000  // TM4C1237D5PM
X#define SYSCTL_DID1_PRTNO_TM4C1237D5PM                                                                        0x00480000  
N#define SYSCTL_DID1_PRTNO_TM4C1237D5PZ                                        \
N                                0x00660000  // TM4C1237D5PZ
X#define SYSCTL_DID1_PRTNO_TM4C1237D5PZ                                                                        0x00660000  
N#define SYSCTL_DID1_PRTNO_TM4C1237E6PM                                        \
N                                0x00400000  // TM4C1237E6PM
X#define SYSCTL_DID1_PRTNO_TM4C1237E6PM                                                                        0x00400000  
N#define SYSCTL_DID1_PRTNO_TM4C1237E6PZ                                        \
N                                0x00600000  // TM4C1237E6PZ
X#define SYSCTL_DID1_PRTNO_TM4C1237E6PZ                                                                        0x00600000  
N#define SYSCTL_DID1_PRTNO_TM4C1237H6PGE                                       \
N                                0x00650000  // TM4C1237H6PGE
X#define SYSCTL_DID1_PRTNO_TM4C1237H6PGE                                                                       0x00650000  
N#define SYSCTL_DID1_PRTNO_TM4C1237H6PM                                        \
N                                0x00410000  // TM4C1237H6PM
X#define SYSCTL_DID1_PRTNO_TM4C1237H6PM                                                                        0x00410000  
N#define SYSCTL_DID1_PRTNO_TM4C1237H6PZ                                        \
N                                0x00610000  // TM4C1237H6PZ
X#define SYSCTL_DID1_PRTNO_TM4C1237H6PZ                                                                        0x00610000  
N#define SYSCTL_DID1_PRTNO_TM4C123AE6PM                                        \
N                                0x00800000  // TM4C123AE6PM
X#define SYSCTL_DID1_PRTNO_TM4C123AE6PM                                                                        0x00800000  
N#define SYSCTL_DID1_PRTNO_TM4C123AH6PM                                        \
N                                0x00830000  // TM4C123AH6PM
X#define SYSCTL_DID1_PRTNO_TM4C123AH6PM                                                                        0x00830000  
N#define SYSCTL_DID1_PRTNO_TM4C123BE6PM                                        \
N                                0x00700000  // TM4C123BE6PM
X#define SYSCTL_DID1_PRTNO_TM4C123BE6PM                                                                        0x00700000  
N#define SYSCTL_DID1_PRTNO_TM4C123BE6PZ                                        \
N                                0x00C30000  // TM4C123BE6PZ
X#define SYSCTL_DID1_PRTNO_TM4C123BE6PZ                                                                        0x00C30000  
N#define SYSCTL_DID1_PRTNO_TM4C123BH6PGE                                       \
N                                0x00C60000  // TM4C123BH6PGE
X#define SYSCTL_DID1_PRTNO_TM4C123BH6PGE                                                                       0x00C60000  
N#define SYSCTL_DID1_PRTNO_TM4C123BH6PM                                        \
N                                0x00730000  // TM4C123BH6PM
X#define SYSCTL_DID1_PRTNO_TM4C123BH6PM                                                                        0x00730000  
N#define SYSCTL_DID1_PRTNO_TM4C123BH6PZ                                        \
N                                0x00C40000  // TM4C123BH6PZ
X#define SYSCTL_DID1_PRTNO_TM4C123BH6PZ                                                                        0x00C40000  
N#define SYSCTL_DID1_PRTNO_TM4C123BH6ZRB                                       \
N                                0x00E90000  // TM4C123BH6ZRB
X#define SYSCTL_DID1_PRTNO_TM4C123BH6ZRB                                                                       0x00E90000  
N#define SYSCTL_DID1_PRTNO_TM4C123FE6PM                                        \
N                                0x00B00000  // TM4C123FE6PM
X#define SYSCTL_DID1_PRTNO_TM4C123FE6PM                                                                        0x00B00000  
N#define SYSCTL_DID1_PRTNO_TM4C123FH6PM                                        \
N                                0x00B10000  // TM4C123FH6PM
X#define SYSCTL_DID1_PRTNO_TM4C123FH6PM                                                                        0x00B10000  
N#define SYSCTL_DID1_PRTNO_TM4C123GE6PM                                        \
N                                0x00A00000  // TM4C123GE6PM
X#define SYSCTL_DID1_PRTNO_TM4C123GE6PM                                                                        0x00A00000  
N#define SYSCTL_DID1_PRTNO_TM4C123GE6PZ                                        \
N                                0x00C00000  // TM4C123GE6PZ
X#define SYSCTL_DID1_PRTNO_TM4C123GE6PZ                                                                        0x00C00000  
N#define SYSCTL_DID1_PRTNO_TM4C123GH6PGE                                       \
N                                0x00C50000  // TM4C123GH6PGE
X#define SYSCTL_DID1_PRTNO_TM4C123GH6PGE                                                                       0x00C50000  
N#define SYSCTL_DID1_PRTNO_TM4C123GH6PM                                        \
N                                0x00A10000  // TM4C123GH6PM
X#define SYSCTL_DID1_PRTNO_TM4C123GH6PM                                                                        0x00A10000  
N#define SYSCTL_DID1_PRTNO_TM4C123GH6PZ                                        \
N                                0x00C10000  // TM4C123GH6PZ
X#define SYSCTL_DID1_PRTNO_TM4C123GH6PZ                                                                        0x00C10000  
N#define SYSCTL_DID1_PRTNO_TM4C123GH6ZRB                                       \
N                                0x00E30000  // TM4C123GH6ZRB
X#define SYSCTL_DID1_PRTNO_TM4C123GH6ZRB                                                                       0x00E30000  
N#define SYSCTL_DID1_PRTNO_TM4C1290NCPDT                                       \
N                                0x00190000  // TM4C1290NCPDT
X#define SYSCTL_DID1_PRTNO_TM4C1290NCPDT                                                                       0x00190000  
N#define SYSCTL_DID1_PRTNO_TM4C1290NCZAD                                       \
N                                0x001B0000  // TM4C1290NCZAD
X#define SYSCTL_DID1_PRTNO_TM4C1290NCZAD                                                                       0x001B0000  
N#define SYSCTL_DID1_PRTNO_TM4C1292NCPDT                                       \
N                                0x001C0000  // TM4C1292NCPDT
X#define SYSCTL_DID1_PRTNO_TM4C1292NCPDT                                                                       0x001C0000  
N#define SYSCTL_DID1_PRTNO_TM4C1292NCZAD                                       \
N                                0x001E0000  // TM4C1292NCZAD
X#define SYSCTL_DID1_PRTNO_TM4C1292NCZAD                                                                       0x001E0000  
N#define SYSCTL_DID1_PRTNO_TM4C1294KCPDT                                       \
N                                0x00340000  // TM4C1294KCPDT
X#define SYSCTL_DID1_PRTNO_TM4C1294KCPDT                                                                       0x00340000  
N#define SYSCTL_DID1_PRTNO_TM4C1294NCPDT                                       \
N                                0x001F0000  // TM4C1294NCPDT
X#define SYSCTL_DID1_PRTNO_TM4C1294NCPDT                                                                       0x001F0000  
N#define SYSCTL_DID1_PRTNO_TM4C1294NCZAD                                       \
N                                0x00210000  // TM4C1294NCZAD
X#define SYSCTL_DID1_PRTNO_TM4C1294NCZAD                                                                       0x00210000  
N#define SYSCTL_DID1_PRTNO_TM4C1297NCZAD                                       \
N                                0x00220000  // TM4C1297NCZAD
X#define SYSCTL_DID1_PRTNO_TM4C1297NCZAD                                                                       0x00220000  
N#define SYSCTL_DID1_PRTNO_TM4C1299KCZAD                                       \
N                                0x00360000  // TM4C1299KCZAD
X#define SYSCTL_DID1_PRTNO_TM4C1299KCZAD                                                                       0x00360000  
N#define SYSCTL_DID1_PRTNO_TM4C1299NCZAD                                       \
N                                0x00230000  // TM4C1299NCZAD
X#define SYSCTL_DID1_PRTNO_TM4C1299NCZAD                                                                       0x00230000  
N#define SYSCTL_DID1_PRTNO_TM4C129CNCPDT                                       \
N                                0x00240000  // TM4C129CNCPDT
X#define SYSCTL_DID1_PRTNO_TM4C129CNCPDT                                                                       0x00240000  
N#define SYSCTL_DID1_PRTNO_TM4C129CNCZAD                                       \
N                                0x00260000  // TM4C129CNCZAD
X#define SYSCTL_DID1_PRTNO_TM4C129CNCZAD                                                                       0x00260000  
N#define SYSCTL_DID1_PRTNO_TM4C129DNCPDT                                       \
N                                0x00270000  // TM4C129DNCPDT
X#define SYSCTL_DID1_PRTNO_TM4C129DNCPDT                                                                       0x00270000  
N#define SYSCTL_DID1_PRTNO_TM4C129DNCZAD                                       \
N                                0x00290000  // TM4C129DNCZAD
X#define SYSCTL_DID1_PRTNO_TM4C129DNCZAD                                                                       0x00290000  
N#define SYSCTL_DID1_PRTNO_TM4C129EKCPDT                                       \
N                                0x00350000  // TM4C129EKCPDT
X#define SYSCTL_DID1_PRTNO_TM4C129EKCPDT                                                                       0x00350000  
N#define SYSCTL_DID1_PRTNO_TM4C129ENCPDT                                       \
N                                0x002D0000  // TM4C129ENCPDT
X#define SYSCTL_DID1_PRTNO_TM4C129ENCPDT                                                                       0x002D0000  
N#define SYSCTL_DID1_PRTNO_TM4C129ENCZAD                                       \
N                                0x002F0000  // TM4C129ENCZAD
X#define SYSCTL_DID1_PRTNO_TM4C129ENCZAD                                                                       0x002F0000  
N#define SYSCTL_DID1_PRTNO_TM4C129LNCZAD                                       \
N                                0x00300000  // TM4C129LNCZAD
X#define SYSCTL_DID1_PRTNO_TM4C129LNCZAD                                                                       0x00300000  
N#define SYSCTL_DID1_PRTNO_TM4C129XKCZAD                                       \
N                                0x00370000  // TM4C129XKCZAD
X#define SYSCTL_DID1_PRTNO_TM4C129XKCZAD                                                                       0x00370000  
N#define SYSCTL_DID1_PRTNO_TM4C129XNCZAD                                       \
N                                0x00320000  // TM4C129XNCZAD
X#define SYSCTL_DID1_PRTNO_TM4C129XNCZAD                                                                       0x00320000  
N#define SYSCTL_DID1_PINCNT_M    0x0000E000  // Package Pin Count
N#define SYSCTL_DID1_PINCNT_100  0x00004000  // 100-pin LQFP package
N#define SYSCTL_DID1_PINCNT_64   0x00006000  // 64-pin LQFP package
N#define SYSCTL_DID1_PINCNT_144  0x00008000  // 144-pin LQFP package
N#define SYSCTL_DID1_PINCNT_157  0x0000A000  // 157-pin BGA package
N#define SYSCTL_DID1_PINCNT_128  0x0000C000  // 128-pin TQFP package
N#define SYSCTL_DID1_TEMP_M      0x000000E0  // Temperature Range
N#define SYSCTL_DID1_TEMP_C      0x00000000  // Commercial temperature range
N#define SYSCTL_DID1_TEMP_I      0x00000020  // Industrial temperature range
N#define SYSCTL_DID1_TEMP_E      0x00000040  // Extended temperature range
N#define SYSCTL_DID1_TEMP_IE     0x00000060  // Available in both industrial
N                                            // temperature range (-40C to 85C)
N                                            // and extended temperature range
N                                            // (-40C to 105C) devices. See
N#define SYSCTL_DID1_PKG_M       0x00000018  // Package Type
N#define SYSCTL_DID1_PKG_QFP     0x00000008  // QFP package
N#define SYSCTL_DID1_PKG_BGA     0x00000010  // BGA package
N#define SYSCTL_DID1_ROHS        0x00000004  // RoHS-Compliance
N#define SYSCTL_DID1_QUAL_M      0x00000003  // Qualification Status
N#define SYSCTL_DID1_QUAL_ES     0x00000000  // Engineering Sample (unqualified)
N#define SYSCTL_DID1_QUAL_PP     0x00000001  // Pilot Production (unqualified)
N#define SYSCTL_DID1_QUAL_FQ     0x00000002  // Fully Qualified
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC0_SRAMSZ_M     0xFFFF0000  // SRAM Size
N#define SYSCTL_DC0_SRAMSZ_2KB   0x00070000  // 2 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_4KB   0x000F0000  // 4 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_6KB   0x00170000  // 6 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_8KB   0x001F0000  // 8 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_12KB  0x002F0000  // 12 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_16KB  0x003F0000  // 16 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_20KB  0x004F0000  // 20 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_24KB  0x005F0000  // 24 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_32KB  0x007F0000  // 32 KB of SRAM
N#define SYSCTL_DC0_FLASHSZ_M    0x0000FFFF  // Flash Size
N#define SYSCTL_DC0_FLASHSZ_8KB  0x00000003  // 8 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_16KB 0x00000007  // 16 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_32KB 0x0000000F  // 32 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_64KB 0x0000001F  // 64 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_96KB 0x0000002F  // 96 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_128K 0x0000003F  // 128 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_192K 0x0000005F  // 192 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_256K 0x0000007F  // 256 KB of Flash
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC1_WDT1         0x10000000  // Watchdog Timer1 Present
N#define SYSCTL_DC1_CAN1         0x02000000  // CAN Module 1 Present
N#define SYSCTL_DC1_CAN0         0x01000000  // CAN Module 0 Present
N#define SYSCTL_DC1_PWM1         0x00200000  // PWM Module 1 Present
N#define SYSCTL_DC1_PWM0         0x00100000  // PWM Module 0 Present
N#define SYSCTL_DC1_ADC1         0x00020000  // ADC Module 1 Present
N#define SYSCTL_DC1_ADC0         0x00010000  // ADC Module 0 Present
N#define SYSCTL_DC1_MINSYSDIV_M  0x0000F000  // System Clock Divider
N#define SYSCTL_DC1_MINSYSDIV_80 0x00001000  // Specifies an 80-MHz CPU clock
N                                            // with a PLL divider of 2.5
N#define SYSCTL_DC1_MINSYSDIV_66 0x00002000  // Specifies a 66-MHz CPU clock
N                                            // with a PLL divider of 3
N#define SYSCTL_DC1_MINSYSDIV_50 0x00003000  // Specifies a 50-MHz CPU clock
N                                            // with a PLL divider of 4
N#define SYSCTL_DC1_MINSYSDIV_40 0x00004000  // Specifies a 40-MHz CPU clock
N                                            // with a PLL divider of 5
N#define SYSCTL_DC1_MINSYSDIV_25 0x00007000  // Specifies a 25-MHz clock with a
N                                            // PLL divider of 8
N#define SYSCTL_DC1_MINSYSDIV_20 0x00009000  // Specifies a 20-MHz clock with a
N                                            // PLL divider of 10
N#define SYSCTL_DC1_ADC1SPD_M    0x00000C00  // Max ADC1 Speed
N#define SYSCTL_DC1_ADC1SPD_125K 0x00000000  // 125K samples/second
N#define SYSCTL_DC1_ADC1SPD_250K 0x00000400  // 250K samples/second
N#define SYSCTL_DC1_ADC1SPD_500K 0x00000800  // 500K samples/second
N#define SYSCTL_DC1_ADC1SPD_1M   0x00000C00  // 1M samples/second
N#define SYSCTL_DC1_ADC0SPD_M    0x00000300  // Max ADC0 Speed
N#define SYSCTL_DC1_ADC0SPD_125K 0x00000000  // 125K samples/second
N#define SYSCTL_DC1_ADC0SPD_250K 0x00000100  // 250K samples/second
N#define SYSCTL_DC1_ADC0SPD_500K 0x00000200  // 500K samples/second
N#define SYSCTL_DC1_ADC0SPD_1M   0x00000300  // 1M samples/second
N#define SYSCTL_DC1_MPU          0x00000080  // MPU Present
N#define SYSCTL_DC1_HIB          0x00000040  // Hibernation Module Present
N#define SYSCTL_DC1_TEMP         0x00000020  // Temp Sensor Present
N#define SYSCTL_DC1_PLL          0x00000010  // PLL Present
N#define SYSCTL_DC1_WDT0         0x00000008  // Watchdog Timer 0 Present
N#define SYSCTL_DC1_SWO          0x00000004  // SWO Trace Port Present
N#define SYSCTL_DC1_SWD          0x00000002  // SWD Present
N#define SYSCTL_DC1_JTAG         0x00000001  // JTAG Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC2_EPI0         0x40000000  // EPI Module 0 Present
N#define SYSCTL_DC2_I2S0         0x10000000  // I2S Module 0 Present
N#define SYSCTL_DC2_COMP2        0x04000000  // Analog Comparator 2 Present
N#define SYSCTL_DC2_COMP1        0x02000000  // Analog Comparator 1 Present
N#define SYSCTL_DC2_COMP0        0x01000000  // Analog Comparator 0 Present
N#define SYSCTL_DC2_TIMER3       0x00080000  // Timer Module 3 Present
N#define SYSCTL_DC2_TIMER2       0x00040000  // Timer Module 2 Present
N#define SYSCTL_DC2_TIMER1       0x00020000  // Timer Module 1 Present
N#define SYSCTL_DC2_TIMER0       0x00010000  // Timer Module 0 Present
N#define SYSCTL_DC2_I2C1HS       0x00008000  // I2C Module 1 Speed
N#define SYSCTL_DC2_I2C1         0x00004000  // I2C Module 1 Present
N#define SYSCTL_DC2_I2C0HS       0x00002000  // I2C Module 0 Speed
N#define SYSCTL_DC2_I2C0         0x00001000  // I2C Module 0 Present
N#define SYSCTL_DC2_QEI1         0x00000200  // QEI Module 1 Present
N#define SYSCTL_DC2_QEI0         0x00000100  // QEI Module 0 Present
N#define SYSCTL_DC2_SSI1         0x00000020  // SSI Module 1 Present
N#define SYSCTL_DC2_SSI0         0x00000010  // SSI Module 0 Present
N#define SYSCTL_DC2_UART2        0x00000004  // UART Module 2 Present
N#define SYSCTL_DC2_UART1        0x00000002  // UART Module 1 Present
N#define SYSCTL_DC2_UART0        0x00000001  // UART Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC3 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC3_32KHZ        0x80000000  // 32KHz Input Clock Available
N#define SYSCTL_DC3_CCP5         0x20000000  // T2CCP1 Pin Present
N#define SYSCTL_DC3_CCP4         0x10000000  // T2CCP0 Pin Present
N#define SYSCTL_DC3_CCP3         0x08000000  // T1CCP1 Pin Present
N#define SYSCTL_DC3_CCP2         0x04000000  // T1CCP0 Pin Present
N#define SYSCTL_DC3_CCP1         0x02000000  // T0CCP1 Pin Present
N#define SYSCTL_DC3_CCP0         0x01000000  // T0CCP0 Pin Present
N#define SYSCTL_DC3_ADC0AIN7     0x00800000  // ADC Module 0 AIN7 Pin Present
N#define SYSCTL_DC3_ADC0AIN6     0x00400000  // ADC Module 0 AIN6 Pin Present
N#define SYSCTL_DC3_ADC0AIN5     0x00200000  // ADC Module 0 AIN5 Pin Present
N#define SYSCTL_DC3_ADC0AIN4     0x00100000  // ADC Module 0 AIN4 Pin Present
N#define SYSCTL_DC3_ADC0AIN3     0x00080000  // ADC Module 0 AIN3 Pin Present
N#define SYSCTL_DC3_ADC0AIN2     0x00040000  // ADC Module 0 AIN2 Pin Present
N#define SYSCTL_DC3_ADC0AIN1     0x00020000  // ADC Module 0 AIN1 Pin Present
N#define SYSCTL_DC3_ADC0AIN0     0x00010000  // ADC Module 0 AIN0 Pin Present
N#define SYSCTL_DC3_PWMFAULT     0x00008000  // PWM Fault Pin Present
N#define SYSCTL_DC3_C2O          0x00004000  // C2o Pin Present
N#define SYSCTL_DC3_C2PLUS       0x00002000  // C2+ Pin Present
N#define SYSCTL_DC3_C2MINUS      0x00001000  // C2- Pin Present
N#define SYSCTL_DC3_C1O          0x00000800  // C1o Pin Present
N#define SYSCTL_DC3_C1PLUS       0x00000400  // C1+ Pin Present
N#define SYSCTL_DC3_C1MINUS      0x00000200  // C1- Pin Present
N#define SYSCTL_DC3_C0O          0x00000100  // C0o Pin Present
N#define SYSCTL_DC3_C0PLUS       0x00000080  // C0+ Pin Present
N#define SYSCTL_DC3_C0MINUS      0x00000040  // C0- Pin Present
N#define SYSCTL_DC3_PWM5         0x00000020  // PWM5 Pin Present
N#define SYSCTL_DC3_PWM4         0x00000010  // PWM4 Pin Present
N#define SYSCTL_DC3_PWM3         0x00000008  // PWM3 Pin Present
N#define SYSCTL_DC3_PWM2         0x00000004  // PWM2 Pin Present
N#define SYSCTL_DC3_PWM1         0x00000002  // PWM1 Pin Present
N#define SYSCTL_DC3_PWM0         0x00000001  // PWM0 Pin Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC4 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC4_EPHY0        0x40000000  // Ethernet PHY Layer 0 Present
N#define SYSCTL_DC4_EMAC0        0x10000000  // Ethernet MAC Layer 0 Present
N#define SYSCTL_DC4_E1588        0x01000000  // 1588 Capable
N#define SYSCTL_DC4_PICAL        0x00040000  // PIOSC Calibrate
N#define SYSCTL_DC4_CCP7         0x00008000  // T3CCP1 Pin Present
N#define SYSCTL_DC4_CCP6         0x00004000  // T3CCP0 Pin Present
N#define SYSCTL_DC4_UDMA         0x00002000  // Micro-DMA Module Present
N#define SYSCTL_DC4_ROM          0x00001000  // Internal Code ROM Present
N#define SYSCTL_DC4_GPIOJ        0x00000100  // GPIO Port J Present
N#define SYSCTL_DC4_GPIOH        0x00000080  // GPIO Port H Present
N#define SYSCTL_DC4_GPIOG        0x00000040  // GPIO Port G Present
N#define SYSCTL_DC4_GPIOF        0x00000020  // GPIO Port F Present
N#define SYSCTL_DC4_GPIOE        0x00000010  // GPIO Port E Present
N#define SYSCTL_DC4_GPIOD        0x00000008  // GPIO Port D Present
N#define SYSCTL_DC4_GPIOC        0x00000004  // GPIO Port C Present
N#define SYSCTL_DC4_GPIOB        0x00000002  // GPIO Port B Present
N#define SYSCTL_DC4_GPIOA        0x00000001  // GPIO Port A Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC5 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC5_PWMFAULT3    0x08000000  // PWM Fault 3 Pin Present
N#define SYSCTL_DC5_PWMFAULT2    0x04000000  // PWM Fault 2 Pin Present
N#define SYSCTL_DC5_PWMFAULT1    0x02000000  // PWM Fault 1 Pin Present
N#define SYSCTL_DC5_PWMFAULT0    0x01000000  // PWM Fault 0 Pin Present
N#define SYSCTL_DC5_PWMEFLT      0x00200000  // PWM Extended Fault Active
N#define SYSCTL_DC5_PWMESYNC     0x00100000  // PWM Extended SYNC Active
N#define SYSCTL_DC5_PWM7         0x00000080  // PWM7 Pin Present
N#define SYSCTL_DC5_PWM6         0x00000040  // PWM6 Pin Present
N#define SYSCTL_DC5_PWM5         0x00000020  // PWM5 Pin Present
N#define SYSCTL_DC5_PWM4         0x00000010  // PWM4 Pin Present
N#define SYSCTL_DC5_PWM3         0x00000008  // PWM3 Pin Present
N#define SYSCTL_DC5_PWM2         0x00000004  // PWM2 Pin Present
N#define SYSCTL_DC5_PWM1         0x00000002  // PWM1 Pin Present
N#define SYSCTL_DC5_PWM0         0x00000001  // PWM0 Pin Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC6 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC6_USB0PHY      0x00000010  // USB Module 0 PHY Present
N#define SYSCTL_DC6_USB0_M       0x00000003  // USB Module 0 Present
N#define SYSCTL_DC6_USB0_DEV     0x00000001  // USB0 is Device Only
N#define SYSCTL_DC6_USB0_HOSTDEV 0x00000002  // USB is Device or Host
N#define SYSCTL_DC6_USB0_OTG     0x00000003  // USB0 is OTG
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC7 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC7_DMACH30      0x40000000  // DMA Channel 30
N#define SYSCTL_DC7_DMACH29      0x20000000  // DMA Channel 29
N#define SYSCTL_DC7_DMACH28      0x10000000  // DMA Channel 28
N#define SYSCTL_DC7_DMACH27      0x08000000  // DMA Channel 27
N#define SYSCTL_DC7_DMACH26      0x04000000  // DMA Channel 26
N#define SYSCTL_DC7_DMACH25      0x02000000  // DMA Channel 25
N#define SYSCTL_DC7_DMACH24      0x01000000  // DMA Channel 24
N#define SYSCTL_DC7_DMACH23      0x00800000  // DMA Channel 23
N#define SYSCTL_DC7_DMACH22      0x00400000  // DMA Channel 22
N#define SYSCTL_DC7_DMACH21      0x00200000  // DMA Channel 21
N#define SYSCTL_DC7_DMACH20      0x00100000  // DMA Channel 20
N#define SYSCTL_DC7_DMACH19      0x00080000  // DMA Channel 19
N#define SYSCTL_DC7_DMACH18      0x00040000  // DMA Channel 18
N#define SYSCTL_DC7_DMACH17      0x00020000  // DMA Channel 17
N#define SYSCTL_DC7_DMACH16      0x00010000  // DMA Channel 16
N#define SYSCTL_DC7_DMACH15      0x00008000  // DMA Channel 15
N#define SYSCTL_DC7_DMACH14      0x00004000  // DMA Channel 14
N#define SYSCTL_DC7_DMACH13      0x00002000  // DMA Channel 13
N#define SYSCTL_DC7_DMACH12      0x00001000  // DMA Channel 12
N#define SYSCTL_DC7_DMACH11      0x00000800  // DMA Channel 11
N#define SYSCTL_DC7_DMACH10      0x00000400  // DMA Channel 10
N#define SYSCTL_DC7_DMACH9       0x00000200  // DMA Channel 9
N#define SYSCTL_DC7_DMACH8       0x00000100  // DMA Channel 8
N#define SYSCTL_DC7_DMACH7       0x00000080  // DMA Channel 7
N#define SYSCTL_DC7_DMACH6       0x00000040  // DMA Channel 6
N#define SYSCTL_DC7_DMACH5       0x00000020  // DMA Channel 5
N#define SYSCTL_DC7_DMACH4       0x00000010  // DMA Channel 4
N#define SYSCTL_DC7_DMACH3       0x00000008  // DMA Channel 3
N#define SYSCTL_DC7_DMACH2       0x00000004  // DMA Channel 2
N#define SYSCTL_DC7_DMACH1       0x00000002  // DMA Channel 1
N#define SYSCTL_DC7_DMACH0       0x00000001  // DMA Channel 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC8 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC8_ADC1AIN15    0x80000000  // ADC Module 1 AIN15 Pin Present
N#define SYSCTL_DC8_ADC1AIN14    0x40000000  // ADC Module 1 AIN14 Pin Present
N#define SYSCTL_DC8_ADC1AIN13    0x20000000  // ADC Module 1 AIN13 Pin Present
N#define SYSCTL_DC8_ADC1AIN12    0x10000000  // ADC Module 1 AIN12 Pin Present
N#define SYSCTL_DC8_ADC1AIN11    0x08000000  // ADC Module 1 AIN11 Pin Present
N#define SYSCTL_DC8_ADC1AIN10    0x04000000  // ADC Module 1 AIN10 Pin Present
N#define SYSCTL_DC8_ADC1AIN9     0x02000000  // ADC Module 1 AIN9 Pin Present
N#define SYSCTL_DC8_ADC1AIN8     0x01000000  // ADC Module 1 AIN8 Pin Present
N#define SYSCTL_DC8_ADC1AIN7     0x00800000  // ADC Module 1 AIN7 Pin Present
N#define SYSCTL_DC8_ADC1AIN6     0x00400000  // ADC Module 1 AIN6 Pin Present
N#define SYSCTL_DC8_ADC1AIN5     0x00200000  // ADC Module 1 AIN5 Pin Present
N#define SYSCTL_DC8_ADC1AIN4     0x00100000  // ADC Module 1 AIN4 Pin Present
N#define SYSCTL_DC8_ADC1AIN3     0x00080000  // ADC Module 1 AIN3 Pin Present
N#define SYSCTL_DC8_ADC1AIN2     0x00040000  // ADC Module 1 AIN2 Pin Present
N#define SYSCTL_DC8_ADC1AIN1     0x00020000  // ADC Module 1 AIN1 Pin Present
N#define SYSCTL_DC8_ADC1AIN0     0x00010000  // ADC Module 1 AIN0 Pin Present
N#define SYSCTL_DC8_ADC0AIN15    0x00008000  // ADC Module 0 AIN15 Pin Present
N#define SYSCTL_DC8_ADC0AIN14    0x00004000  // ADC Module 0 AIN14 Pin Present
N#define SYSCTL_DC8_ADC0AIN13    0x00002000  // ADC Module 0 AIN13 Pin Present
N#define SYSCTL_DC8_ADC0AIN12    0x00001000  // ADC Module 0 AIN12 Pin Present
N#define SYSCTL_DC8_ADC0AIN11    0x00000800  // ADC Module 0 AIN11 Pin Present
N#define SYSCTL_DC8_ADC0AIN10    0x00000400  // ADC Module 0 AIN10 Pin Present
N#define SYSCTL_DC8_ADC0AIN9     0x00000200  // ADC Module 0 AIN9 Pin Present
N#define SYSCTL_DC8_ADC0AIN8     0x00000100  // ADC Module 0 AIN8 Pin Present
N#define SYSCTL_DC8_ADC0AIN7     0x00000080  // ADC Module 0 AIN7 Pin Present
N#define SYSCTL_DC8_ADC0AIN6     0x00000040  // ADC Module 0 AIN6 Pin Present
N#define SYSCTL_DC8_ADC0AIN5     0x00000020  // ADC Module 0 AIN5 Pin Present
N#define SYSCTL_DC8_ADC0AIN4     0x00000010  // ADC Module 0 AIN4 Pin Present
N#define SYSCTL_DC8_ADC0AIN3     0x00000008  // ADC Module 0 AIN3 Pin Present
N#define SYSCTL_DC8_ADC0AIN2     0x00000004  // ADC Module 0 AIN2 Pin Present
N#define SYSCTL_DC8_ADC0AIN1     0x00000002  // ADC Module 0 AIN1 Pin Present
N#define SYSCTL_DC8_ADC0AIN0     0x00000001  // ADC Module 0 AIN0 Pin Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PBORCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_PBORCTL_BOR0     0x00000004  // VDD under BOR0 Event Action
N#define SYSCTL_PBORCTL_BOR1     0x00000002  // VDD under BOR1 Event Action
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PTBOCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_PTBOCTL_VDDA_UBOR_M                                            \
N                                0x00000300  // VDDA under BOR Event Action
X#define SYSCTL_PTBOCTL_VDDA_UBOR_M                                                                            0x00000300  
N#define SYSCTL_PTBOCTL_VDDA_UBOR_NONE                                         \
N                                0x00000000  // No Action
X#define SYSCTL_PTBOCTL_VDDA_UBOR_NONE                                                                         0x00000000  
N#define SYSCTL_PTBOCTL_VDDA_UBOR_SYSINT                                       \
N                                0x00000100  // System control interrupt
X#define SYSCTL_PTBOCTL_VDDA_UBOR_SYSINT                                                                       0x00000100  
N#define SYSCTL_PTBOCTL_VDDA_UBOR_NMI                                          \
N                                0x00000200  // NMI
X#define SYSCTL_PTBOCTL_VDDA_UBOR_NMI                                                                          0x00000200  
N#define SYSCTL_PTBOCTL_VDDA_UBOR_RST                                          \
N                                0x00000300  // Reset
X#define SYSCTL_PTBOCTL_VDDA_UBOR_RST                                                                          0x00000300  
N#define SYSCTL_PTBOCTL_VDD_UBOR_M                                             \
N                                0x00000003  // VDD (VDDS) under BOR Event
X#define SYSCTL_PTBOCTL_VDD_UBOR_M                                                                             0x00000003  
N                                            // Action
N#define SYSCTL_PTBOCTL_VDD_UBOR_NONE                                          \
N                                0x00000000  // No Action
X#define SYSCTL_PTBOCTL_VDD_UBOR_NONE                                                                          0x00000000  
N#define SYSCTL_PTBOCTL_VDD_UBOR_SYSINT                                        \
N                                0x00000001  // System control interrupt
X#define SYSCTL_PTBOCTL_VDD_UBOR_SYSINT                                                                        0x00000001  
N#define SYSCTL_PTBOCTL_VDD_UBOR_NMI                                           \
N                                0x00000002  // NMI
X#define SYSCTL_PTBOCTL_VDD_UBOR_NMI                                                                           0x00000002  
N#define SYSCTL_PTBOCTL_VDD_UBOR_RST                                           \
N                                0x00000003  // Reset
X#define SYSCTL_PTBOCTL_VDD_UBOR_RST                                                                           0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCR0 register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR0_WDT1       0x10000000  // WDT1 Reset Control
N#define SYSCTL_SRCR0_CAN1       0x02000000  // CAN1 Reset Control
N#define SYSCTL_SRCR0_CAN0       0x01000000  // CAN0 Reset Control
N#define SYSCTL_SRCR0_PWM0       0x00100000  // PWM Reset Control
N#define SYSCTL_SRCR0_ADC1       0x00020000  // ADC1 Reset Control
N#define SYSCTL_SRCR0_ADC0       0x00010000  // ADC0 Reset Control
N#define SYSCTL_SRCR0_HIB        0x00000040  // HIB Reset Control
N#define SYSCTL_SRCR0_WDT0       0x00000008  // WDT0 Reset Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCR1 register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR1_COMP2      0x04000000  // Analog Comp 2 Reset Control
N#define SYSCTL_SRCR1_COMP1      0x02000000  // Analog Comp 1 Reset Control
N#define SYSCTL_SRCR1_COMP0      0x01000000  // Analog Comp 0 Reset Control
N#define SYSCTL_SRCR1_TIMER3     0x00080000  // Timer 3 Reset Control
N#define SYSCTL_SRCR1_TIMER2     0x00040000  // Timer 2 Reset Control
N#define SYSCTL_SRCR1_TIMER1     0x00020000  // Timer 1 Reset Control
N#define SYSCTL_SRCR1_TIMER0     0x00010000  // Timer 0 Reset Control
N#define SYSCTL_SRCR1_I2C1       0x00004000  // I2C1 Reset Control
N#define SYSCTL_SRCR1_I2C0       0x00001000  // I2C0 Reset Control
N#define SYSCTL_SRCR1_QEI1       0x00000200  // QEI1 Reset Control
N#define SYSCTL_SRCR1_QEI0       0x00000100  // QEI0 Reset Control
N#define SYSCTL_SRCR1_SSI1       0x00000020  // SSI1 Reset Control
N#define SYSCTL_SRCR1_SSI0       0x00000010  // SSI0 Reset Control
N#define SYSCTL_SRCR1_UART2      0x00000004  // UART2 Reset Control
N#define SYSCTL_SRCR1_UART1      0x00000002  // UART1 Reset Control
N#define SYSCTL_SRCR1_UART0      0x00000001  // UART0 Reset Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCR2 register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR2_USB0       0x00010000  // USB0 Reset Control
N#define SYSCTL_SRCR2_UDMA       0x00002000  // Micro-DMA Reset Control
N#define SYSCTL_SRCR2_GPIOJ      0x00000100  // Port J Reset Control
N#define SYSCTL_SRCR2_GPIOH      0x00000080  // Port H Reset Control
N#define SYSCTL_SRCR2_GPIOG      0x00000040  // Port G Reset Control
N#define SYSCTL_SRCR2_GPIOF      0x00000020  // Port F Reset Control
N#define SYSCTL_SRCR2_GPIOE      0x00000010  // Port E Reset Control
N#define SYSCTL_SRCR2_GPIOD      0x00000008  // Port D Reset Control
N#define SYSCTL_SRCR2_GPIOC      0x00000004  // Port C Reset Control
N#define SYSCTL_SRCR2_GPIOB      0x00000002  // Port B Reset Control
N#define SYSCTL_SRCR2_GPIOA      0x00000001  // Port A Reset Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RIS register.
N//
N//*****************************************************************************
N#define SYSCTL_RIS_BOR0RIS      0x00000800  // VDD under BOR0 Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_VDDARIS      0x00000400  // VDDA Power OK Event Raw
N                                            // Interrupt Status
N#define SYSCTL_RIS_MOSCPUPRIS   0x00000100  // MOSC Power Up Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_USBPLLLRIS   0x00000080  // USB PLL Lock Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_PLLLRIS      0x00000040  // PLL Lock Raw Interrupt Status
N#define SYSCTL_RIS_MOFRIS       0x00000008  // Main Oscillator Failure Raw
N                                            // Interrupt Status
N#define SYSCTL_RIS_BOR1RIS      0x00000002  // VDD under BOR1 Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_BORRIS       0x00000002  // Brown-Out Reset Raw Interrupt
N                                            // Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_IMC register.
N//
N//*****************************************************************************
N#define SYSCTL_IMC_BOR0IM       0x00000800  // VDD under BOR0 Interrupt Mask
N#define SYSCTL_IMC_VDDAIM       0x00000400  // VDDA Power OK Interrupt Mask
N#define SYSCTL_IMC_MOSCPUPIM    0x00000100  // MOSC Power Up Interrupt Mask
N#define SYSCTL_IMC_USBPLLLIM    0x00000080  // USB PLL Lock Interrupt Mask
N#define SYSCTL_IMC_PLLLIM       0x00000040  // PLL Lock Interrupt Mask
N#define SYSCTL_IMC_MOFIM        0x00000008  // Main Oscillator Failure
N                                            // Interrupt Mask
N#define SYSCTL_IMC_BORIM        0x00000002  // Brown-Out Reset Interrupt Mask
N#define SYSCTL_IMC_BOR1IM       0x00000002  // VDD under BOR1 Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_MISC register.
N//
N//*****************************************************************************
N#define SYSCTL_MISC_BOR0MIS     0x00000800  // VDD under BOR0 Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_VDDAMIS     0x00000400  // VDDA Power OK Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_MOSCPUPMIS  0x00000100  // MOSC Power Up Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_USBPLLLMIS  0x00000080  // USB PLL Lock Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_PLLLMIS     0x00000040  // PLL Lock Masked Interrupt Status
N#define SYSCTL_MISC_MOFMIS      0x00000008  // Main Oscillator Failure Masked
N                                            // Interrupt Status
N#define SYSCTL_MISC_BORMIS      0x00000002  // BOR Masked Interrupt Status
N#define SYSCTL_MISC_BOR1MIS     0x00000002  // VDD under BOR1 Masked Interrupt
N                                            // Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RESC register.
N//
N//*****************************************************************************
N#define SYSCTL_RESC_MOSCFAIL    0x00010000  // MOSC Failure Reset
N#define SYSCTL_RESC_HSSR        0x00001000  // HSSR Reset
N#define SYSCTL_RESC_HIB         0x00000040  // HIB Reset
N#define SYSCTL_RESC_WDT1        0x00000020  // Watchdog Timer 1 Reset
N#define SYSCTL_RESC_SW          0x00000010  // Software Reset
N#define SYSCTL_RESC_WDT0        0x00000008  // Watchdog Timer 0 Reset
N#define SYSCTL_RESC_BOR         0x00000004  // Brown-Out Reset
N#define SYSCTL_RESC_POR         0x00000002  // Power-On Reset
N#define SYSCTL_RESC_EXT         0x00000001  // External Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PWRTC register.
N//
N//*****************************************************************************
N#define SYSCTL_PWRTC_VDDA_UBOR  0x00000010  // VDDA Under BOR Status
N#define SYSCTL_PWRTC_VDD_UBOR   0x00000001  // VDD Under BOR Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCC register.
N//
N//*****************************************************************************
N#define SYSCTL_RCC_ACG          0x08000000  // Auto Clock Gating
N#define SYSCTL_RCC_SYSDIV_M     0x07800000  // System Clock Divisor
N#define SYSCTL_RCC_USESYSDIV    0x00400000  // Enable System Clock Divider
N#define SYSCTL_RCC_USEPWMDIV    0x00100000  // Enable PWM Clock Divisor
N#define SYSCTL_RCC_PWMDIV_M     0x000E0000  // PWM Unit Clock Divisor
N#define SYSCTL_RCC_PWMDIV_2     0x00000000  // PWM clock /2
N#define SYSCTL_RCC_PWMDIV_4     0x00020000  // PWM clock /4
N#define SYSCTL_RCC_PWMDIV_8     0x00040000  // PWM clock /8
N#define SYSCTL_RCC_PWMDIV_16    0x00060000  // PWM clock /16
N#define SYSCTL_RCC_PWMDIV_32    0x00080000  // PWM clock /32
N#define SYSCTL_RCC_PWMDIV_64    0x000A0000  // PWM clock /64
N#define SYSCTL_RCC_PWRDN        0x00002000  // PLL Power Down
N#define SYSCTL_RCC_BYPASS       0x00000800  // PLL Bypass
N#define SYSCTL_RCC_XTAL_M       0x000007C0  // Crystal Value
N#define SYSCTL_RCC_XTAL_4MHZ    0x00000180  // 4 MHz
N#define SYSCTL_RCC_XTAL_4_09MHZ 0x000001C0  // 4.096 MHz
N#define SYSCTL_RCC_XTAL_4_91MHZ 0x00000200  // 4.9152 MHz
N#define SYSCTL_RCC_XTAL_5MHZ    0x00000240  // 5 MHz
N#define SYSCTL_RCC_XTAL_5_12MHZ 0x00000280  // 5.12 MHz
N#define SYSCTL_RCC_XTAL_6MHZ    0x000002C0  // 6 MHz
N#define SYSCTL_RCC_XTAL_6_14MHZ 0x00000300  // 6.144 MHz
N#define SYSCTL_RCC_XTAL_7_37MHZ 0x00000340  // 7.3728 MHz
N#define SYSCTL_RCC_XTAL_8MHZ    0x00000380  // 8 MHz
N#define SYSCTL_RCC_XTAL_8_19MHZ 0x000003C0  // 8.192 MHz
N#define SYSCTL_RCC_XTAL_10MHZ   0x00000400  // 10 MHz
N#define SYSCTL_RCC_XTAL_12MHZ   0x00000440  // 12 MHz
N#define SYSCTL_RCC_XTAL_12_2MHZ 0x00000480  // 12.288 MHz
N#define SYSCTL_RCC_XTAL_13_5MHZ 0x000004C0  // 13.56 MHz
N#define SYSCTL_RCC_XTAL_14_3MHZ 0x00000500  // 14.31818 MHz
N#define SYSCTL_RCC_XTAL_16MHZ   0x00000540  // 16 MHz
N#define SYSCTL_RCC_XTAL_16_3MHZ 0x00000580  // 16.384 MHz
N#define SYSCTL_RCC_XTAL_18MHZ   0x000005C0  // 18.0 MHz (USB)
N#define SYSCTL_RCC_XTAL_20MHZ   0x00000600  // 20.0 MHz (USB)
N#define SYSCTL_RCC_XTAL_24MHZ   0x00000640  // 24.0 MHz (USB)
N#define SYSCTL_RCC_XTAL_25MHZ   0x00000680  // 25.0 MHz (USB)
N#define SYSCTL_RCC_OSCSRC_M     0x00000030  // Oscillator Source
N#define SYSCTL_RCC_OSCSRC_MAIN  0x00000000  // MOSC
N#define SYSCTL_RCC_OSCSRC_INT   0x00000010  // IOSC
N#define SYSCTL_RCC_OSCSRC_INT4  0x00000020  // IOSC/4
N#define SYSCTL_RCC_OSCSRC_30    0x00000030  // LFIOSC
N#define SYSCTL_RCC_MOSCDIS      0x00000001  // Main Oscillator Disable
N#define SYSCTL_RCC_SYSDIV_S     23
N#define SYSCTL_RCC_XTAL_S       6           // Shift to the XTAL field
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_NMIC register.
N//
N//*****************************************************************************
N#define SYSCTL_NMIC_MOSCFAIL    0x00010000  // MOSC Failure NMI
N#define SYSCTL_NMIC_TAMPER      0x00000200  // Tamper Event NMI
N#define SYSCTL_NMIC_WDT1        0x00000020  // Watch Dog Timer (WDT) 1 NMI
N#define SYSCTL_NMIC_WDT0        0x00000008  // Watch Dog Timer (WDT) 0 NMI
N#define SYSCTL_NMIC_POWER       0x00000004  // Power/Brown Out Event NMI
N#define SYSCTL_NMIC_EXTERNAL    0x00000001  // External Pin NMI
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_GPIOHBCTL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_GPIOHBCTL_PORTJ  0x00000100  // Port J Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTH  0x00000080  // Port H Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTG  0x00000040  // Port G Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTF  0x00000020  // Port F Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTE  0x00000010  // Port E Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTD  0x00000008  // Port D Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTC  0x00000004  // Port C Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTB  0x00000002  // Port B Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTA  0x00000001  // Port A Advanced High-Performance
N                                            // Bus
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCC2_USERCC2     0x80000000  // Use RCC2
N#define SYSCTL_RCC2_DIV400      0x40000000  // Divide PLL as 400 MHz vs. 200
N                                            // MHz
N#define SYSCTL_RCC2_SYSDIV2_M   0x1F800000  // System Clock Divisor 2
N#define SYSCTL_RCC2_SYSDIV2LSB  0x00400000  // Additional LSB for SYSDIV2
N#define SYSCTL_RCC2_USBPWRDN    0x00004000  // Power-Down USB PLL
N#define SYSCTL_RCC2_PWRDN2      0x00002000  // Power-Down PLL 2
N#define SYSCTL_RCC2_BYPASS2     0x00000800  // PLL Bypass 2
N#define SYSCTL_RCC2_OSCSRC2_M   0x00000070  // Oscillator Source 2
N#define SYSCTL_RCC2_OSCSRC2_MO  0x00000000  // MOSC
N#define SYSCTL_RCC2_OSCSRC2_IO  0x00000010  // PIOSC
N#define SYSCTL_RCC2_OSCSRC2_IO4 0x00000020  // PIOSC/4
N#define SYSCTL_RCC2_OSCSRC2_30  0x00000030  // LFIOSC
N#define SYSCTL_RCC2_OSCSRC2_32  0x00000070  // 32.768 kHz
N#define SYSCTL_RCC2_SYSDIV2_S   23
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_MOSCCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_MOSCCTL_OSCRNG   0x00000010  // Oscillator Range
N#define SYSCTL_MOSCCTL_PWRDN    0x00000008  // Power Down
N#define SYSCTL_MOSCCTL_NOXTAL   0x00000004  // No Crystal Connected
N#define SYSCTL_MOSCCTL_MOSCIM   0x00000002  // MOSC Failure Action
N#define SYSCTL_MOSCCTL_CVAL     0x00000001  // Clock Validation for MOSC
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RSCLKCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RSCLKCFG_MEMTIMU 0x80000000  // Memory Timing Register Update
N#define SYSCTL_RSCLKCFG_NEWFREQ 0x40000000  // New PLLFREQ Accept
N#define SYSCTL_RSCLKCFG_ACG     0x20000000  // Auto Clock Gating
N#define SYSCTL_RSCLKCFG_USEPLL  0x10000000  // Use PLL
N#define SYSCTL_RSCLKCFG_PLLSRC_M                                              \
N                                0x0F000000  // PLL Source
X#define SYSCTL_RSCLKCFG_PLLSRC_M                                                                              0x0F000000  
N#define SYSCTL_RSCLKCFG_PLLSRC_PIOSC                                          \
N                                0x00000000  // PIOSC is PLL input clock source
X#define SYSCTL_RSCLKCFG_PLLSRC_PIOSC                                                                          0x00000000  
N#define SYSCTL_RSCLKCFG_PLLSRC_MOSC                                           \
N                                0x03000000  // MOSC is the PLL input clock
X#define SYSCTL_RSCLKCFG_PLLSRC_MOSC                                                                           0x03000000  
N                                            // source
N#define SYSCTL_RSCLKCFG_OSCSRC_M                                              \
N                                0x00F00000  // Oscillator Source
X#define SYSCTL_RSCLKCFG_OSCSRC_M                                                                              0x00F00000  
N#define SYSCTL_RSCLKCFG_OSCSRC_PIOSC                                          \
N                                0x00000000  // PIOSC is oscillator source
X#define SYSCTL_RSCLKCFG_OSCSRC_PIOSC                                                                          0x00000000  
N#define SYSCTL_RSCLKCFG_OSCSRC_LFIOSC                                         \
N                                0x00200000  // LFIOSC is oscillator source
X#define SYSCTL_RSCLKCFG_OSCSRC_LFIOSC                                                                         0x00200000  
N#define SYSCTL_RSCLKCFG_OSCSRC_MOSC                                           \
N                                0x00300000  // MOSC is oscillator source
X#define SYSCTL_RSCLKCFG_OSCSRC_MOSC                                                                           0x00300000  
N#define SYSCTL_RSCLKCFG_OSCSRC_RTC                                            \
N                                0x00400000  // Hibernation Module RTC
X#define SYSCTL_RSCLKCFG_OSCSRC_RTC                                                                            0x00400000  
N                                            // Oscillator (RTCOSC)
N#define SYSCTL_RSCLKCFG_OSYSDIV_M                                             \
N                                0x000FFC00  // Oscillator System Clock Divisor
X#define SYSCTL_RSCLKCFG_OSYSDIV_M                                                                             0x000FFC00  
N#define SYSCTL_RSCLKCFG_PSYSDIV_M                                             \
N                                0x000003FF  // PLL System Clock Divisor
X#define SYSCTL_RSCLKCFG_PSYSDIV_M                                                                             0x000003FF  
N#define SYSCTL_RSCLKCFG_OSYSDIV_S                                             \
N                                10
X#define SYSCTL_RSCLKCFG_OSYSDIV_S                                                                             10
N#define SYSCTL_RSCLKCFG_PSYSDIV_S                                             \
N                                0
X#define SYSCTL_RSCLKCFG_PSYSDIV_S                                                                             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_MEMTIM0 register.
N//
N//*****************************************************************************
N#define SYSCTL_MEMTIM0_EBCHT_M  0x03C00000  // EEPROM Clock High Time
N#define SYSCTL_MEMTIM0_EBCHT_0_5                                              \
N                                0x00000000  // 1/2 system clock period
X#define SYSCTL_MEMTIM0_EBCHT_0_5                                                                              0x00000000  
N#define SYSCTL_MEMTIM0_EBCHT_1  0x00400000  // 1 system clock period
N#define SYSCTL_MEMTIM0_EBCHT_1_5                                              \
N                                0x00800000  // 1.5 system clock periods
X#define SYSCTL_MEMTIM0_EBCHT_1_5                                                                              0x00800000  
N#define SYSCTL_MEMTIM0_EBCHT_2  0x00C00000  // 2 system clock periods
N#define SYSCTL_MEMTIM0_EBCHT_2_5                                              \
N                                0x01000000  // 2.5 system clock periods
X#define SYSCTL_MEMTIM0_EBCHT_2_5                                                                              0x01000000  
N#define SYSCTL_MEMTIM0_EBCHT_3  0x01400000  // 3 system clock periods
N#define SYSCTL_MEMTIM0_EBCHT_3_5                                              \
N                                0x01800000  // 3.5 system clock periods
X#define SYSCTL_MEMTIM0_EBCHT_3_5                                                                              0x01800000  
N#define SYSCTL_MEMTIM0_EBCHT_4  0x01C00000  // 4 system clock periods
N#define SYSCTL_MEMTIM0_EBCHT_4_5                                              \
N                                0x02000000  // 4.5 system clock periods
X#define SYSCTL_MEMTIM0_EBCHT_4_5                                                                              0x02000000  
N#define SYSCTL_MEMTIM0_EBCE     0x00200000  // EEPROM Bank Clock Edge
N#define SYSCTL_MEMTIM0_MB1      0x00100010  // Must be one
N#define SYSCTL_MEMTIM0_EWS_M    0x000F0000  // EEPROM Wait States
N#define SYSCTL_MEMTIM0_FBCHT_M  0x000003C0  // Flash Bank Clock High Time
N#define SYSCTL_MEMTIM0_FBCHT_0_5                                              \
N                                0x00000000  // 1/2 system clock period
X#define SYSCTL_MEMTIM0_FBCHT_0_5                                                                              0x00000000  
N#define SYSCTL_MEMTIM0_FBCHT_1  0x00000040  // 1 system clock period
N#define SYSCTL_MEMTIM0_FBCHT_1_5                                              \
N                                0x00000080  // 1.5 system clock periods
X#define SYSCTL_MEMTIM0_FBCHT_1_5                                                                              0x00000080  
N#define SYSCTL_MEMTIM0_FBCHT_2  0x000000C0  // 2 system clock periods
N#define SYSCTL_MEMTIM0_FBCHT_2_5                                              \
N                                0x00000100  // 2.5 system clock periods
X#define SYSCTL_MEMTIM0_FBCHT_2_5                                                                              0x00000100  
N#define SYSCTL_MEMTIM0_FBCHT_3  0x00000140  // 3 system clock periods
N#define SYSCTL_MEMTIM0_FBCHT_3_5                                              \
N                                0x00000180  // 3.5 system clock periods
X#define SYSCTL_MEMTIM0_FBCHT_3_5                                                                              0x00000180  
N#define SYSCTL_MEMTIM0_FBCHT_4  0x000001C0  // 4 system clock periods
N#define SYSCTL_MEMTIM0_FBCHT_4_5                                              \
N                                0x00000200  // 4.5 system clock periods
X#define SYSCTL_MEMTIM0_FBCHT_4_5                                                                              0x00000200  
N#define SYSCTL_MEMTIM0_FBCE     0x00000020  // Flash Bank Clock Edge
N#define SYSCTL_MEMTIM0_FWS_M    0x0000000F  // Flash Wait State
N#define SYSCTL_MEMTIM0_EWS_S    16
N#define SYSCTL_MEMTIM0_FWS_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control
N#define SYSCTL_RCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control
N#define SYSCTL_RCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control
N#define SYSCTL_RCGC0_PWM0       0x00100000  // PWM Clock Gating Control
N#define SYSCTL_RCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control
N#define SYSCTL_RCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_RCGC0_ADC1SPD_M  0x00000C00  // ADC1 Sample Speed
N#define SYSCTL_RCGC0_ADC1SPD_125K                                             \
N                                0x00000000  // 125K samples/second
X#define SYSCTL_RCGC0_ADC1SPD_125K                                                                             0x00000000  
N#define SYSCTL_RCGC0_ADC1SPD_250K                                             \
N                                0x00000400  // 250K samples/second
X#define SYSCTL_RCGC0_ADC1SPD_250K                                                                             0x00000400  
N#define SYSCTL_RCGC0_ADC1SPD_500K                                             \
N                                0x00000800  // 500K samples/second
X#define SYSCTL_RCGC0_ADC1SPD_500K                                                                             0x00000800  
N#define SYSCTL_RCGC0_ADC1SPD_1M 0x00000C00  // 1M samples/second
N#define SYSCTL_RCGC0_ADC0SPD_M  0x00000300  // ADC0 Sample Speed
N#define SYSCTL_RCGC0_ADC0SPD_125K                                             \
N                                0x00000000  // 125K samples/second
X#define SYSCTL_RCGC0_ADC0SPD_125K                                                                             0x00000000  
N#define SYSCTL_RCGC0_ADC0SPD_250K                                             \
N                                0x00000100  // 250K samples/second
X#define SYSCTL_RCGC0_ADC0SPD_250K                                                                             0x00000100  
N#define SYSCTL_RCGC0_ADC0SPD_500K                                             \
N                                0x00000200  // 500K samples/second
X#define SYSCTL_RCGC0_ADC0SPD_500K                                                                             0x00000200  
N#define SYSCTL_RCGC0_ADC0SPD_1M 0x00000300  // 1M samples/second
N#define SYSCTL_RCGC0_HIB        0x00000040  // HIB Clock Gating Control
N#define SYSCTL_RCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating
N#define SYSCTL_RCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating
N#define SYSCTL_RCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating
N#define SYSCTL_RCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control
N#define SYSCTL_RCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control
N#define SYSCTL_RCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control
N#define SYSCTL_RCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control
N#define SYSCTL_RCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control
N#define SYSCTL_RCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control
N#define SYSCTL_RCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control
N#define SYSCTL_RCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control
N#define SYSCTL_RCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control
N#define SYSCTL_RCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control
N#define SYSCTL_RCGC1_UART2      0x00000004  // UART2 Clock Gating Control
N#define SYSCTL_RCGC1_UART1      0x00000002  // UART1 Clock Gating Control
N#define SYSCTL_RCGC1_UART0      0x00000001  // UART0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC2_USB0       0x00010000  // USB0 Clock Gating Control
N#define SYSCTL_RCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control
N#define SYSCTL_RCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control
N#define SYSCTL_RCGC2_GPIOH      0x00000080  // Port H Clock Gating Control
N#define SYSCTL_RCGC2_GPIOG      0x00000040  // Port G Clock Gating Control
N#define SYSCTL_RCGC2_GPIOF      0x00000020  // Port F Clock Gating Control
N#define SYSCTL_RCGC2_GPIOE      0x00000010  // Port E Clock Gating Control
N#define SYSCTL_RCGC2_GPIOD      0x00000008  // Port D Clock Gating Control
N#define SYSCTL_RCGC2_GPIOC      0x00000004  // Port C Clock Gating Control
N#define SYSCTL_RCGC2_GPIOB      0x00000002  // Port B Clock Gating Control
N#define SYSCTL_RCGC2_GPIOA      0x00000001  // Port A Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control
N#define SYSCTL_SCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control
N#define SYSCTL_SCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control
N#define SYSCTL_SCGC0_PWM0       0x00100000  // PWM Clock Gating Control
N#define SYSCTL_SCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control
N#define SYSCTL_SCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_SCGC0_ADCSPD_M   0x00000F00  // ADC Sample Speed
N#define SYSCTL_SCGC0_HIB        0x00000040  // HIB Clock Gating Control
N#define SYSCTL_SCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating
N#define SYSCTL_SCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating
N#define SYSCTL_SCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating
N#define SYSCTL_SCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control
N#define SYSCTL_SCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control
N#define SYSCTL_SCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control
N#define SYSCTL_SCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control
N#define SYSCTL_SCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control
N#define SYSCTL_SCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control
N#define SYSCTL_SCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control
N#define SYSCTL_SCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control
N#define SYSCTL_SCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control
N#define SYSCTL_SCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control
N#define SYSCTL_SCGC1_UART2      0x00000004  // UART2 Clock Gating Control
N#define SYSCTL_SCGC1_UART1      0x00000002  // UART1 Clock Gating Control
N#define SYSCTL_SCGC1_UART0      0x00000001  // UART0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC2_USB0       0x00010000  // USB0 Clock Gating Control
N#define SYSCTL_SCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control
N#define SYSCTL_SCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control
N#define SYSCTL_SCGC2_GPIOH      0x00000080  // Port H Clock Gating Control
N#define SYSCTL_SCGC2_GPIOG      0x00000040  // Port G Clock Gating Control
N#define SYSCTL_SCGC2_GPIOF      0x00000020  // Port F Clock Gating Control
N#define SYSCTL_SCGC2_GPIOE      0x00000010  // Port E Clock Gating Control
N#define SYSCTL_SCGC2_GPIOD      0x00000008  // Port D Clock Gating Control
N#define SYSCTL_SCGC2_GPIOC      0x00000004  // Port C Clock Gating Control
N#define SYSCTL_SCGC2_GPIOB      0x00000002  // Port B Clock Gating Control
N#define SYSCTL_SCGC2_GPIOA      0x00000001  // Port A Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control
N#define SYSCTL_DCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control
N#define SYSCTL_DCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control
N#define SYSCTL_DCGC0_PWM0       0x00100000  // PWM Clock Gating Control
N#define SYSCTL_DCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control
N#define SYSCTL_DCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_DCGC0_HIB        0x00000040  // HIB Clock Gating Control
N#define SYSCTL_DCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating
N#define SYSCTL_DCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating
N#define SYSCTL_DCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating
N#define SYSCTL_DCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control
N#define SYSCTL_DCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control
N#define SYSCTL_DCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control
N#define SYSCTL_DCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control
N#define SYSCTL_DCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control
N#define SYSCTL_DCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control
N#define SYSCTL_DCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control
N#define SYSCTL_DCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control
N#define SYSCTL_DCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control
N#define SYSCTL_DCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control
N#define SYSCTL_DCGC1_UART2      0x00000004  // UART2 Clock Gating Control
N#define SYSCTL_DCGC1_UART1      0x00000002  // UART1 Clock Gating Control
N#define SYSCTL_DCGC1_UART0      0x00000001  // UART0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC2_USB0       0x00010000  // USB0 Clock Gating Control
N#define SYSCTL_DCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control
N#define SYSCTL_DCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control
N#define SYSCTL_DCGC2_GPIOH      0x00000080  // Port H Clock Gating Control
N#define SYSCTL_DCGC2_GPIOG      0x00000040  // Port G Clock Gating Control
N#define SYSCTL_DCGC2_GPIOF      0x00000020  // Port F Clock Gating Control
N#define SYSCTL_DCGC2_GPIOE      0x00000010  // Port E Clock Gating Control
N#define SYSCTL_DCGC2_GPIOD      0x00000008  // Port D Clock Gating Control
N#define SYSCTL_DCGC2_GPIOC      0x00000004  // Port C Clock Gating Control
N#define SYSCTL_DCGC2_GPIOB      0x00000002  // Port B Clock Gating Control
N#define SYSCTL_DCGC2_GPIOA      0x00000001  // Port A Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_ALTCLKCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_ALTCLKCFG_ALTCLK_M                                             \
N                                0x0000000F  // Alternate Clock Source
X#define SYSCTL_ALTCLKCFG_ALTCLK_M                                                                             0x0000000F  
N#define SYSCTL_ALTCLKCFG_ALTCLK_PIOSC                                         \
N                                0x00000000  // PIOSC
X#define SYSCTL_ALTCLKCFG_ALTCLK_PIOSC                                                                         0x00000000  
N#define SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC                                        \
N                                0x00000003  // Hibernation Module Real-time
X#define SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC                                                                        0x00000003  
N                                            // clock output (RTCOSC)
N#define SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC                                        \
N                                0x00000004  // Low-frequency internal
X#define SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC                                                                        0x00000004  
N                                            // oscillator (LFIOSC)
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DSLPCLKCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DSLPCLKCFG_D_M   0x1F800000  // Divider Field Override
N#define SYSCTL_DSLPCLKCFG_O_M   0x00000070  // Clock Source
N#define SYSCTL_DSLPCLKCFG_O_IGN 0x00000000  // MOSC
N#define SYSCTL_DSLPCLKCFG_O_IO  0x00000010  // PIOSC
N#define SYSCTL_DSLPCLKCFG_O_30  0x00000030  // LFIOSC
N#define SYSCTL_DSLPCLKCFG_O_32  0x00000070  // 32.768 kHz
N#define SYSCTL_DSLPCLKCFG_PIOSCPD                                             \
N                                0x00000002  // PIOSC Power Down Request
X#define SYSCTL_DSLPCLKCFG_PIOSCPD                                                                             0x00000002  
N#define SYSCTL_DSLPCLKCFG_D_S   23
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DSCLKCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DSCLKCFG_PIOSCPD 0x80000000  // PIOSC Power Down
N#define SYSCTL_DSCLKCFG_MOSCDPD 0x40000000  // MOSC Disable Power Down
N#define SYSCTL_DSCLKCFG_DSOSCSRC_M                                            \
N                                0x00F00000  // Deep Sleep Oscillator Source
X#define SYSCTL_DSCLKCFG_DSOSCSRC_M                                                                            0x00F00000  
N#define SYSCTL_DSCLKCFG_DSOSCSRC_PIOSC                                        \
N                                0x00000000  // PIOSC
X#define SYSCTL_DSCLKCFG_DSOSCSRC_PIOSC                                                                        0x00000000  
N#define SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC                                       \
N                                0x00200000  // LFIOSC
X#define SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC                                                                       0x00200000  
N#define SYSCTL_DSCLKCFG_DSOSCSRC_MOSC                                         \
N                                0x00300000  // MOSC
X#define SYSCTL_DSCLKCFG_DSOSCSRC_MOSC                                                                         0x00300000  
N#define SYSCTL_DSCLKCFG_DSOSCSRC_RTC                                          \
N                                0x00400000  // Hibernation Module RTCOSC
X#define SYSCTL_DSCLKCFG_DSOSCSRC_RTC                                                                          0x00400000  
N#define SYSCTL_DSCLKCFG_DSSYSDIV_M                                            \
N                                0x000003FF  // Deep Sleep Clock Divisor
X#define SYSCTL_DSCLKCFG_DSSYSDIV_M                                                                            0x000003FF  
N#define SYSCTL_DSCLKCFG_DSSYSDIV_S                                            \
N                                0
X#define SYSCTL_DSCLKCFG_DSSYSDIV_S                                                                            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DIVSCLK register.
N//
N//*****************************************************************************
N#define SYSCTL_DIVSCLK_EN       0x80000000  // DIVSCLK Enable
N#define SYSCTL_DIVSCLK_SRC_M    0x00030000  // Clock Source
N#define SYSCTL_DIVSCLK_SRC_SYSCLK                                             \
N                                0x00000000  // System Clock
X#define SYSCTL_DIVSCLK_SRC_SYSCLK                                                                             0x00000000  
N#define SYSCTL_DIVSCLK_SRC_PIOSC                                              \
N                                0x00010000  // PIOSC
X#define SYSCTL_DIVSCLK_SRC_PIOSC                                                                              0x00010000  
N#define SYSCTL_DIVSCLK_SRC_MOSC 0x00020000  // MOSC
N#define SYSCTL_DIVSCLK_DIV_M    0x000000FF  // Divisor Value
N#define SYSCTL_DIVSCLK_DIV_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SYSPROP register.
N//
N//*****************************************************************************
N#define SYSCTL_SYSPROP_FPU      0x00000001  // FPU Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PIOSCCAL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PIOSCCAL_UTEN    0x80000000  // Use User Trim Value
N#define SYSCTL_PIOSCCAL_CAL     0x00000200  // Start Calibration
N#define SYSCTL_PIOSCCAL_UPDATE  0x00000100  // Update Trim
N#define SYSCTL_PIOSCCAL_UT_M    0x0000007F  // User Trim Value
N#define SYSCTL_PIOSCCAL_UT_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PIOSCSTAT
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PIOSCSTAT_DT_M   0x007F0000  // Default Trim Value
N#define SYSCTL_PIOSCSTAT_CR_M   0x00000300  // Calibration Result
N#define SYSCTL_PIOSCSTAT_CRNONE 0x00000000  // Calibration has not been
N                                            // attempted
N#define SYSCTL_PIOSCSTAT_CRPASS 0x00000100  // The last calibration operation
N                                            // completed to meet 1% accuracy
N#define SYSCTL_PIOSCSTAT_CRFAIL 0x00000200  // The last calibration operation
N                                            // failed to meet 1% accuracy
N#define SYSCTL_PIOSCSTAT_CT_M   0x0000007F  // Calibration Trim Value
N#define SYSCTL_PIOSCSTAT_DT_S   16
N#define SYSCTL_PIOSCSTAT_CT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLFREQ0
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLFREQ0_PLLPWR  0x00800000  // PLL Power
N#define SYSCTL_PLLFREQ0_MFRAC_M 0x000FFC00  // PLL M Fractional Value
N#define SYSCTL_PLLFREQ0_MINT_M  0x000003FF  // PLL M Integer Value
N#define SYSCTL_PLLFREQ0_MFRAC_S 10
N#define SYSCTL_PLLFREQ0_MINT_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLFREQ1
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLFREQ1_Q_M     0x00001F00  // PLL Q Value
N#define SYSCTL_PLLFREQ1_N_M     0x0000001F  // PLL N Value
N#define SYSCTL_PLLFREQ1_Q_S     8
N#define SYSCTL_PLLFREQ1_N_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLSTAT register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLSTAT_LOCK     0x00000001  // PLL Lock
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SLPPWRCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SLPPWRCFG_FLASHPM_M                                            \
N                                0x00000030  // Flash Power Modes
X#define SYSCTL_SLPPWRCFG_FLASHPM_M                                                                            0x00000030  
N#define SYSCTL_SLPPWRCFG_FLASHPM_NRM                                          \
N                                0x00000000  // Active Mode
X#define SYSCTL_SLPPWRCFG_FLASHPM_NRM                                                                          0x00000000  
N#define SYSCTL_SLPPWRCFG_FLASHPM_SLP                                          \
N                                0x00000020  // Low Power Mode
X#define SYSCTL_SLPPWRCFG_FLASHPM_SLP                                                                          0x00000020  
N#define SYSCTL_SLPPWRCFG_SRAMPM_M                                             \
N                                0x00000003  // SRAM Power Modes
X#define SYSCTL_SLPPWRCFG_SRAMPM_M                                                                             0x00000003  
N#define SYSCTL_SLPPWRCFG_SRAMPM_NRM                                           \
N                                0x00000000  // Active Mode
X#define SYSCTL_SLPPWRCFG_SRAMPM_NRM                                                                           0x00000000  
N#define SYSCTL_SLPPWRCFG_SRAMPM_SBY                                           \
N                                0x00000001  // Standby Mode
X#define SYSCTL_SLPPWRCFG_SRAMPM_SBY                                                                           0x00000001  
N#define SYSCTL_SLPPWRCFG_SRAMPM_LP                                            \
N                                0x00000003  // Low Power Mode
X#define SYSCTL_SLPPWRCFG_SRAMPM_LP                                                                            0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DSLPPWRCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DSLPPWRCFG_LDOSM 0x00000200  // LDO Sleep Mode
N#define SYSCTL_DSLPPWRCFG_TSPD  0x00000100  // Temperature Sense Power Down
N#define SYSCTL_DSLPPWRCFG_FLASHPM_M                                           \
N                                0x00000030  // Flash Power Modes
X#define SYSCTL_DSLPPWRCFG_FLASHPM_M                                                                           0x00000030  
N#define SYSCTL_DSLPPWRCFG_FLASHPM_NRM                                         \
N                                0x00000000  // Active Mode
X#define SYSCTL_DSLPPWRCFG_FLASHPM_NRM                                                                         0x00000000  
N#define SYSCTL_DSLPPWRCFG_FLASHPM_SLP                                         \
N                                0x00000020  // Low Power Mode
X#define SYSCTL_DSLPPWRCFG_FLASHPM_SLP                                                                         0x00000020  
N#define SYSCTL_DSLPPWRCFG_SRAMPM_M                                            \
N                                0x00000003  // SRAM Power Modes
X#define SYSCTL_DSLPPWRCFG_SRAMPM_M                                                                            0x00000003  
N#define SYSCTL_DSLPPWRCFG_SRAMPM_NRM                                          \
N                                0x00000000  // Active Mode
X#define SYSCTL_DSLPPWRCFG_SRAMPM_NRM                                                                          0x00000000  
N#define SYSCTL_DSLPPWRCFG_SRAMPM_SBY                                          \
N                                0x00000001  // Standby Mode
X#define SYSCTL_DSLPPWRCFG_SRAMPM_SBY                                                                          0x00000001  
N#define SYSCTL_DSLPPWRCFG_SRAMPM_LP                                           \
N                                0x00000003  // Low Power Mode
X#define SYSCTL_DSLPPWRCFG_SRAMPM_LP                                                                           0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC9 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC9_ADC1DC7      0x00800000  // ADC1 DC7 Present
N#define SYSCTL_DC9_ADC1DC6      0x00400000  // ADC1 DC6 Present
N#define SYSCTL_DC9_ADC1DC5      0x00200000  // ADC1 DC5 Present
N#define SYSCTL_DC9_ADC1DC4      0x00100000  // ADC1 DC4 Present
N#define SYSCTL_DC9_ADC1DC3      0x00080000  // ADC1 DC3 Present
N#define SYSCTL_DC9_ADC1DC2      0x00040000  // ADC1 DC2 Present
N#define SYSCTL_DC9_ADC1DC1      0x00020000  // ADC1 DC1 Present
N#define SYSCTL_DC9_ADC1DC0      0x00010000  // ADC1 DC0 Present
N#define SYSCTL_DC9_ADC0DC7      0x00000080  // ADC0 DC7 Present
N#define SYSCTL_DC9_ADC0DC6      0x00000040  // ADC0 DC6 Present
N#define SYSCTL_DC9_ADC0DC5      0x00000020  // ADC0 DC5 Present
N#define SYSCTL_DC9_ADC0DC4      0x00000010  // ADC0 DC4 Present
N#define SYSCTL_DC9_ADC0DC3      0x00000008  // ADC0 DC3 Present
N#define SYSCTL_DC9_ADC0DC2      0x00000004  // ADC0 DC2 Present
N#define SYSCTL_DC9_ADC0DC1      0x00000002  // ADC0 DC1 Present
N#define SYSCTL_DC9_ADC0DC0      0x00000001  // ADC0 DC0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_NVMSTAT register.
N//
N//*****************************************************************************
N#define SYSCTL_NVMSTAT_FWB      0x00000001  // 32 Word Flash Write Buffer
N                                            // Available
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_LDOSPCTL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_LDOSPCTL_VADJEN  0x80000000  // Voltage Adjust Enable
N#define SYSCTL_LDOSPCTL_VLDO_M  0x000000FF  // LDO Output Voltage
N#define SYSCTL_LDOSPCTL_VLDO_0_90V                                            \
N                                0x00000012  // 0.90 V
X#define SYSCTL_LDOSPCTL_VLDO_0_90V                                                                            0x00000012  
N#define SYSCTL_LDOSPCTL_VLDO_0_95V                                            \
N                                0x00000013  // 0.95 V
X#define SYSCTL_LDOSPCTL_VLDO_0_95V                                                                            0x00000013  
N#define SYSCTL_LDOSPCTL_VLDO_1_00V                                            \
N                                0x00000014  // 1.00 V
X#define SYSCTL_LDOSPCTL_VLDO_1_00V                                                                            0x00000014  
N#define SYSCTL_LDOSPCTL_VLDO_1_05V                                            \
N                                0x00000015  // 1.05 V
X#define SYSCTL_LDOSPCTL_VLDO_1_05V                                                                            0x00000015  
N#define SYSCTL_LDOSPCTL_VLDO_1_10V                                            \
N                                0x00000016  // 1.10 V
X#define SYSCTL_LDOSPCTL_VLDO_1_10V                                                                            0x00000016  
N#define SYSCTL_LDOSPCTL_VLDO_1_15V                                            \
N                                0x00000017  // 1.15 V
X#define SYSCTL_LDOSPCTL_VLDO_1_15V                                                                            0x00000017  
N#define SYSCTL_LDOSPCTL_VLDO_1_20V                                            \
N                                0x00000018  // 1.20 V
X#define SYSCTL_LDOSPCTL_VLDO_1_20V                                                                            0x00000018  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_LDODPCTL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_LDODPCTL_VADJEN  0x80000000  // Voltage Adjust Enable
N#define SYSCTL_LDODPCTL_VLDO_M  0x000000FF  // LDO Output Voltage
N#define SYSCTL_LDODPCTL_VLDO_0_90V                                            \
N                                0x00000012  // 0.90 V
X#define SYSCTL_LDODPCTL_VLDO_0_90V                                                                            0x00000012  
N#define SYSCTL_LDODPCTL_VLDO_0_95V                                            \
N                                0x00000013  // 0.95 V
X#define SYSCTL_LDODPCTL_VLDO_0_95V                                                                            0x00000013  
N#define SYSCTL_LDODPCTL_VLDO_1_00V                                            \
N                                0x00000014  // 1.00 V
X#define SYSCTL_LDODPCTL_VLDO_1_00V                                                                            0x00000014  
N#define SYSCTL_LDODPCTL_VLDO_1_05V                                            \
N                                0x00000015  // 1.05 V
X#define SYSCTL_LDODPCTL_VLDO_1_05V                                                                            0x00000015  
N#define SYSCTL_LDODPCTL_VLDO_1_10V                                            \
N                                0x00000016  // 1.10 V
X#define SYSCTL_LDODPCTL_VLDO_1_10V                                                                            0x00000016  
N#define SYSCTL_LDODPCTL_VLDO_1_15V                                            \
N                                0x00000017  // 1.15 V
X#define SYSCTL_LDODPCTL_VLDO_1_15V                                                                            0x00000017  
N#define SYSCTL_LDODPCTL_VLDO_1_20V                                            \
N                                0x00000018  // 1.20 V
X#define SYSCTL_LDODPCTL_VLDO_1_20V                                                                            0x00000018  
N#define SYSCTL_LDODPCTL_VLDO_1_25V                                            \
N                                0x00000019  // 1.25 V
X#define SYSCTL_LDODPCTL_VLDO_1_25V                                                                            0x00000019  
N#define SYSCTL_LDODPCTL_VLDO_1_30V                                            \
N                                0x0000001A  // 1.30 V
X#define SYSCTL_LDODPCTL_VLDO_1_30V                                                                            0x0000001A  
N#define SYSCTL_LDODPCTL_VLDO_1_35V                                            \
N                                0x0000001B  // 1.35 V
X#define SYSCTL_LDODPCTL_VLDO_1_35V                                                                            0x0000001B  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RESBEHAVCTL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RESBEHAVCTL_WDOG1_M                                            \
N                                0x000000C0  // Watchdog 1 Reset Operation
X#define SYSCTL_RESBEHAVCTL_WDOG1_M                                                                            0x000000C0  
N#define SYSCTL_RESBEHAVCTL_WDOG1_SYSRST                                       \
N                                0x00000080  // Watchdog 1 issues a system
X#define SYSCTL_RESBEHAVCTL_WDOG1_SYSRST                                                                       0x00000080  
N                                            // reset. The application starts
N                                            // within 10 us
N#define SYSCTL_RESBEHAVCTL_WDOG1_POR                                          \
N                                0x000000C0  // Watchdog 1 issues a simulated
X#define SYSCTL_RESBEHAVCTL_WDOG1_POR                                                                          0x000000C0  
N                                            // POR sequence. Application starts
N                                            // less than 500 us after
N                                            // deassertion (Default)
N#define SYSCTL_RESBEHAVCTL_WDOG0_M                                            \
N                                0x00000030  // Watchdog 0 Reset Operation
X#define SYSCTL_RESBEHAVCTL_WDOG0_M                                                                            0x00000030  
N#define SYSCTL_RESBEHAVCTL_WDOG0_SYSRST                                       \
N                                0x00000020  // Watchdog 0 issues a system
X#define SYSCTL_RESBEHAVCTL_WDOG0_SYSRST                                                                       0x00000020  
N                                            // reset. The application starts
N                                            // within 10 us
N#define SYSCTL_RESBEHAVCTL_WDOG0_POR                                          \
N                                0x00000030  // Watchdog 0 issues a simulated
X#define SYSCTL_RESBEHAVCTL_WDOG0_POR                                                                          0x00000030  
N                                            // POR sequence. Application starts
N                                            // less than 500 us after
N                                            // deassertion (Default)
N#define SYSCTL_RESBEHAVCTL_BOR_M                                              \
N                                0x0000000C  // BOR Reset operation
X#define SYSCTL_RESBEHAVCTL_BOR_M                                                                              0x0000000C  
N#define SYSCTL_RESBEHAVCTL_BOR_SYSRST                                         \
N                                0x00000008  // Brown Out Reset issues system
X#define SYSCTL_RESBEHAVCTL_BOR_SYSRST                                                                         0x00000008  
N                                            // reset. The application starts
N                                            // within 10 us
N#define SYSCTL_RESBEHAVCTL_BOR_POR                                            \
N                                0x0000000C  // Brown Out Reset issues a
X#define SYSCTL_RESBEHAVCTL_BOR_POR                                                                            0x0000000C  
N                                            // simulated POR sequence. The
N                                            // application starts less than 500
N                                            // us after deassertion (Default)
N#define SYSCTL_RESBEHAVCTL_EXTRES_M                                           \
N                                0x00000003  // External RST Pin Operation
X#define SYSCTL_RESBEHAVCTL_EXTRES_M                                                                           0x00000003  
N#define SYSCTL_RESBEHAVCTL_EXTRES_SYSRST                                      \
N                                0x00000002  // External RST assertion issues a
X#define SYSCTL_RESBEHAVCTL_EXTRES_SYSRST                                                                      0x00000002  
N                                            // system reset. The application
N                                            // starts within 10 us
N#define SYSCTL_RESBEHAVCTL_EXTRES_POR                                         \
N                                0x00000003  // External RST assertion issues a
X#define SYSCTL_RESBEHAVCTL_EXTRES_POR                                                                         0x00000003  
N                                            // simulated POR sequence.
N                                            // Application starts less than 500
N                                            // us after deassertion (Default)
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_HSSR register.
N//
N//*****************************************************************************
N#define SYSCTL_HSSR_KEY_M       0xFF000000  // Write Key
N#define SYSCTL_HSSR_CDOFF_M     0x00FFFFFF  // Command Descriptor Pointer
N#define SYSCTL_HSSR_KEY_S       24
N#define SYSCTL_HSSR_CDOFF_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_USBPDS register.
N//
N//*****************************************************************************
N#define SYSCTL_USBPDS_MEMSTAT_M 0x0000000C  // Memory Array Power Status
N#define SYSCTL_USBPDS_MEMSTAT_OFF                                             \
N                                0x00000000  // Array OFF
X#define SYSCTL_USBPDS_MEMSTAT_OFF                                                                             0x00000000  
N#define SYSCTL_USBPDS_MEMSTAT_RETAIN                                          \
N                                0x00000004  // SRAM Retention
X#define SYSCTL_USBPDS_MEMSTAT_RETAIN                                                                          0x00000004  
N#define SYSCTL_USBPDS_MEMSTAT_ON                                              \
N                                0x0000000C  // Array On
X#define SYSCTL_USBPDS_MEMSTAT_ON                                                                              0x0000000C  
N#define SYSCTL_USBPDS_PWRSTAT_M 0x00000003  // Power Domain Status
N#define SYSCTL_USBPDS_PWRSTAT_OFF                                             \
N                                0x00000000  // OFF
X#define SYSCTL_USBPDS_PWRSTAT_OFF                                                                             0x00000000  
N#define SYSCTL_USBPDS_PWRSTAT_ON                                              \
N                                0x00000003  // ON
X#define SYSCTL_USBPDS_PWRSTAT_ON                                                                              0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_USBMPC register.
N//
N//*****************************************************************************
N#define SYSCTL_USBMPC_PWRCTL_M  0x00000003  // Memory Array Power Control
N#define SYSCTL_USBMPC_PWRCTL_OFF                                              \
N                                0x00000000  // Array OFF
X#define SYSCTL_USBMPC_PWRCTL_OFF                                                                              0x00000000  
N#define SYSCTL_USBMPC_PWRCTL_RETAIN                                           \
N                                0x00000001  // SRAM Retention
X#define SYSCTL_USBMPC_PWRCTL_RETAIN                                                                           0x00000001  
N#define SYSCTL_USBMPC_PWRCTL_ON 0x00000003  // Array On
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_EMACPDS register.
N//
N//*****************************************************************************
N#define SYSCTL_EMACPDS_MEMSTAT_M                                              \
N                                0x0000000C  // Memory Array Power Status
X#define SYSCTL_EMACPDS_MEMSTAT_M                                                                              0x0000000C  
N#define SYSCTL_EMACPDS_MEMSTAT_OFF                                            \
N                                0x00000000  // Array OFF
X#define SYSCTL_EMACPDS_MEMSTAT_OFF                                                                            0x00000000  
N#define SYSCTL_EMACPDS_MEMSTAT_ON                                             \
N                                0x0000000C  // Array On
X#define SYSCTL_EMACPDS_MEMSTAT_ON                                                                             0x0000000C  
N#define SYSCTL_EMACPDS_PWRSTAT_M                                              \
N                                0x00000003  // Power Domain Status
X#define SYSCTL_EMACPDS_PWRSTAT_M                                                                              0x00000003  
N#define SYSCTL_EMACPDS_PWRSTAT_OFF                                            \
N                                0x00000000  // OFF
X#define SYSCTL_EMACPDS_PWRSTAT_OFF                                                                            0x00000000  
N#define SYSCTL_EMACPDS_PWRSTAT_ON                                             \
N                                0x00000003  // ON
X#define SYSCTL_EMACPDS_PWRSTAT_ON                                                                             0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_EMACMPC register.
N//
N//*****************************************************************************
N#define SYSCTL_EMACMPC_PWRCTL_M 0x00000003  // Memory Array Power Control
N#define SYSCTL_EMACMPC_PWRCTL_OFF                                             \
N                                0x00000000  // Array OFF
X#define SYSCTL_EMACMPC_PWRCTL_OFF                                                                             0x00000000  
N#define SYSCTL_EMACMPC_PWRCTL_ON                                              \
N                                0x00000003  // Array On
X#define SYSCTL_EMACMPC_PWRCTL_ON                                                                              0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_LCDMPC register.
N//
N//*****************************************************************************
N#define SYSCTL_LCDMPC_PWRCTL_M  0x00000003  // Memory Array Power Control
N#define SYSCTL_LCDMPC_PWRCTL_OFF                                              \
N                                0x00000000  // Array OFF
X#define SYSCTL_LCDMPC_PWRCTL_OFF                                                                              0x00000000  
N#define SYSCTL_LCDMPC_PWRCTL_ON 0x00000003  // Array On
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPWD register.
N//
N//*****************************************************************************
N#define SYSCTL_PPWD_P1          0x00000002  // Watchdog Timer 1 Present
N#define SYSCTL_PPWD_P0          0x00000001  // Watchdog Timer 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_PPTIMER_P7       0x00000080  // 16/32-Bit General-Purpose Timer
N                                            // 7 Present
N#define SYSCTL_PPTIMER_P6       0x00000040  // 16/32-Bit General-Purpose Timer
N                                            // 6 Present
N#define SYSCTL_PPTIMER_P5       0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Present
N#define SYSCTL_PPTIMER_P4       0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Present
N#define SYSCTL_PPTIMER_P3       0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Present
N#define SYSCTL_PPTIMER_P2       0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Present
N#define SYSCTL_PPTIMER_P1       0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Present
N#define SYSCTL_PPTIMER_P0       0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_PPGPIO_P17       0x00020000  // GPIO Port T Present
N#define SYSCTL_PPGPIO_P16       0x00010000  // GPIO Port S Present
N#define SYSCTL_PPGPIO_P15       0x00008000  // GPIO Port R Present
N#define SYSCTL_PPGPIO_P14       0x00004000  // GPIO Port Q Present
N#define SYSCTL_PPGPIO_P13       0x00002000  // GPIO Port P Present
N#define SYSCTL_PPGPIO_P12       0x00001000  // GPIO Port N Present
N#define SYSCTL_PPGPIO_P11       0x00000800  // GPIO Port M Present
N#define SYSCTL_PPGPIO_P10       0x00000400  // GPIO Port L Present
N#define SYSCTL_PPGPIO_P9        0x00000200  // GPIO Port K Present
N#define SYSCTL_PPGPIO_P8        0x00000100  // GPIO Port J Present
N#define SYSCTL_PPGPIO_P7        0x00000080  // GPIO Port H Present
N#define SYSCTL_PPGPIO_P6        0x00000040  // GPIO Port G Present
N#define SYSCTL_PPGPIO_P5        0x00000020  // GPIO Port F Present
N#define SYSCTL_PPGPIO_P4        0x00000010  // GPIO Port E Present
N#define SYSCTL_PPGPIO_P3        0x00000008  // GPIO Port D Present
N#define SYSCTL_PPGPIO_P2        0x00000004  // GPIO Port C Present
N#define SYSCTL_PPGPIO_P1        0x00000002  // GPIO Port B Present
N#define SYSCTL_PPGPIO_P0        0x00000001  // GPIO Port A Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_PPDMA_P0         0x00000001  // uDMA Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPEPI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPEPI_P0         0x00000001  // EPI Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_PPHIB_P0         0x00000001  // Hibernation Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPUART register.
N//
N//*****************************************************************************
N#define SYSCTL_PPUART_P7        0x00000080  // UART Module 7 Present
N#define SYSCTL_PPUART_P6        0x00000040  // UART Module 6 Present
N#define SYSCTL_PPUART_P5        0x00000020  // UART Module 5 Present
N#define SYSCTL_PPUART_P4        0x00000010  // UART Module 4 Present
N#define SYSCTL_PPUART_P3        0x00000008  // UART Module 3 Present
N#define SYSCTL_PPUART_P2        0x00000004  // UART Module 2 Present
N#define SYSCTL_PPUART_P1        0x00000002  // UART Module 1 Present
N#define SYSCTL_PPUART_P0        0x00000001  // UART Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPSSI_P3         0x00000008  // SSI Module 3 Present
N#define SYSCTL_PPSSI_P2         0x00000004  // SSI Module 2 Present
N#define SYSCTL_PPSSI_P1         0x00000002  // SSI Module 1 Present
N#define SYSCTL_PPSSI_P0         0x00000001  // SSI Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_PPI2C_P9         0x00000200  // I2C Module 9 Present
N#define SYSCTL_PPI2C_P8         0x00000100  // I2C Module 8 Present
N#define SYSCTL_PPI2C_P7         0x00000080  // I2C Module 7 Present
N#define SYSCTL_PPI2C_P6         0x00000040  // I2C Module 6 Present
N#define SYSCTL_PPI2C_P5         0x00000020  // I2C Module 5 Present
N#define SYSCTL_PPI2C_P4         0x00000010  // I2C Module 4 Present
N#define SYSCTL_PPI2C_P3         0x00000008  // I2C Module 3 Present
N#define SYSCTL_PPI2C_P2         0x00000004  // I2C Module 2 Present
N#define SYSCTL_PPI2C_P1         0x00000002  // I2C Module 1 Present
N#define SYSCTL_PPI2C_P0         0x00000001  // I2C Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_PPUSB_P0         0x00000001  // USB Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPEPHY register.
N//
N//*****************************************************************************
N#define SYSCTL_PPEPHY_P0        0x00000001  // Ethernet PHY Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PPCAN_P1         0x00000002  // CAN Module 1 Present
N#define SYSCTL_PPCAN_P0         0x00000001  // CAN Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPADC register.
N//
N//*****************************************************************************
N#define SYSCTL_PPADC_P1         0x00000002  // ADC Module 1 Present
N#define SYSCTL_PPADC_P0         0x00000001  // ADC Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_PPACMP_P0        0x00000001  // Analog Comparator Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_PPPWM_P1         0x00000002  // PWM Module 1 Present
N#define SYSCTL_PPPWM_P0         0x00000001  // PWM Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPQEI_P1         0x00000002  // QEI Module 1 Present
N#define SYSCTL_PPQEI_P0         0x00000001  // QEI Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPLPC register.
N//
N//*****************************************************************************
N#define SYSCTL_PPLPC_P0         0x00000001  // LPC Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPPECI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPPECI_P0        0x00000001  // PECI Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPFAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PPFAN_P0         0x00000001  // FAN Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PPEEPROM_P0      0x00000001  // EEPROM Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PPWTIMER_P5      0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Present
N#define SYSCTL_PPWTIMER_P4      0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Present
N#define SYSCTL_PPWTIMER_P3      0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Present
N#define SYSCTL_PPWTIMER_P2      0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Present
N#define SYSCTL_PPWTIMER_P1      0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Present
N#define SYSCTL_PPWTIMER_P0      0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPRTS register.
N//
N//*****************************************************************************
N#define SYSCTL_PPRTS_P0         0x00000001  // RTS Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_PPCCM_P0         0x00000001  // CRC and Cryptographic Modules
N                                            // Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_PPLCD_P0         0x00000001  // LCD Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPOWIRE register.
N//
N//*****************************************************************************
N#define SYSCTL_PPOWIRE_P0       0x00000001  // 1-Wire Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPEMAC register.
N//
N//*****************************************************************************
N#define SYSCTL_PPEMAC_P0        0x00000001  // Ethernet Controller Module
N                                            // Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPHIM register.
N//
N//*****************************************************************************
N#define SYSCTL_PPHIM_P0         0x00000001  // HIM Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRWD register.
N//
N//*****************************************************************************
N#define SYSCTL_SRWD_R1          0x00000002  // Watchdog Timer 1 Software Reset
N#define SYSCTL_SRWD_R0          0x00000001  // Watchdog Timer 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_SRTIMER_R7       0x00000080  // 16/32-Bit General-Purpose Timer
N                                            // 7 Software Reset
N#define SYSCTL_SRTIMER_R6       0x00000040  // 16/32-Bit General-Purpose Timer
N                                            // 6 Software Reset
N#define SYSCTL_SRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Software Reset
N#define SYSCTL_SRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Software Reset
N#define SYSCTL_SRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Software Reset
N#define SYSCTL_SRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Software Reset
N#define SYSCTL_SRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Software Reset
N#define SYSCTL_SRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_SRGPIO_R17       0x00020000  // GPIO Port T Software Reset
N#define SYSCTL_SRGPIO_R16       0x00010000  // GPIO Port S Software Reset
N#define SYSCTL_SRGPIO_R15       0x00008000  // GPIO Port R Software Reset
N#define SYSCTL_SRGPIO_R14       0x00004000  // GPIO Port Q Software Reset
N#define SYSCTL_SRGPIO_R13       0x00002000  // GPIO Port P Software Reset
N#define SYSCTL_SRGPIO_R12       0x00001000  // GPIO Port N Software Reset
N#define SYSCTL_SRGPIO_R11       0x00000800  // GPIO Port M Software Reset
N#define SYSCTL_SRGPIO_R10       0x00000400  // GPIO Port L Software Reset
N#define SYSCTL_SRGPIO_R9        0x00000200  // GPIO Port K Software Reset
N#define SYSCTL_SRGPIO_R8        0x00000100  // GPIO Port J Software Reset
N#define SYSCTL_SRGPIO_R7        0x00000080  // GPIO Port H Software Reset
N#define SYSCTL_SRGPIO_R6        0x00000040  // GPIO Port G Software Reset
N#define SYSCTL_SRGPIO_R5        0x00000020  // GPIO Port F Software Reset
N#define SYSCTL_SRGPIO_R4        0x00000010  // GPIO Port E Software Reset
N#define SYSCTL_SRGPIO_R3        0x00000008  // GPIO Port D Software Reset
N#define SYSCTL_SRGPIO_R2        0x00000004  // GPIO Port C Software Reset
N#define SYSCTL_SRGPIO_R1        0x00000002  // GPIO Port B Software Reset
N#define SYSCTL_SRGPIO_R0        0x00000001  // GPIO Port A Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_SRDMA_R0         0x00000001  // uDMA Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SREPI register.
N//
N//*****************************************************************************
N#define SYSCTL_SREPI_R0         0x00000001  // EPI Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_SRHIB_R0         0x00000001  // Hibernation Module Software
N                                            // Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRUART register.
N//
N//*****************************************************************************
N#define SYSCTL_SRUART_R7        0x00000080  // UART Module 7 Software Reset
N#define SYSCTL_SRUART_R6        0x00000040  // UART Module 6 Software Reset
N#define SYSCTL_SRUART_R5        0x00000020  // UART Module 5 Software Reset
N#define SYSCTL_SRUART_R4        0x00000010  // UART Module 4 Software Reset
N#define SYSCTL_SRUART_R3        0x00000008  // UART Module 3 Software Reset
N#define SYSCTL_SRUART_R2        0x00000004  // UART Module 2 Software Reset
N#define SYSCTL_SRUART_R1        0x00000002  // UART Module 1 Software Reset
N#define SYSCTL_SRUART_R0        0x00000001  // UART Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_SRSSI_R3         0x00000008  // SSI Module 3 Software Reset
N#define SYSCTL_SRSSI_R2         0x00000004  // SSI Module 2 Software Reset
N#define SYSCTL_SRSSI_R1         0x00000002  // SSI Module 1 Software Reset
N#define SYSCTL_SRSSI_R0         0x00000001  // SSI Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_SRI2C_R9         0x00000200  // I2C Module 9 Software Reset
N#define SYSCTL_SRI2C_R8         0x00000100  // I2C Module 8 Software Reset
N#define SYSCTL_SRI2C_R7         0x00000080  // I2C Module 7 Software Reset
N#define SYSCTL_SRI2C_R6         0x00000040  // I2C Module 6 Software Reset
N#define SYSCTL_SRI2C_R5         0x00000020  // I2C Module 5 Software Reset
N#define SYSCTL_SRI2C_R4         0x00000010  // I2C Module 4 Software Reset
N#define SYSCTL_SRI2C_R3         0x00000008  // I2C Module 3 Software Reset
N#define SYSCTL_SRI2C_R2         0x00000004  // I2C Module 2 Software Reset
N#define SYSCTL_SRI2C_R1         0x00000002  // I2C Module 1 Software Reset
N#define SYSCTL_SRI2C_R0         0x00000001  // I2C Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_SRUSB_R0         0x00000001  // USB Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SREPHY register.
N//
N//*****************************************************************************
N#define SYSCTL_SREPHY_R0        0x00000001  // Ethernet PHY Module Software
N                                            // Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCAN_R1         0x00000002  // CAN Module 1 Software Reset
N#define SYSCTL_SRCAN_R0         0x00000001  // CAN Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRADC register.
N//
N//*****************************************************************************
N#define SYSCTL_SRADC_R1         0x00000002  // ADC Module 1 Software Reset
N#define SYSCTL_SRADC_R0         0x00000001  // ADC Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_SRACMP_R0        0x00000001  // Analog Comparator Module 0
N                                            // Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_SRPWM_R1         0x00000002  // PWM Module 1 Software Reset
N#define SYSCTL_SRPWM_R0         0x00000001  // PWM Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_SRQEI_R1         0x00000002  // QEI Module 1 Software Reset
N#define SYSCTL_SRQEI_R0         0x00000001  // QEI Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SREEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SREEPROM_R0      0x00000001  // EEPROM Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SRWTIMER_R5      0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Software Reset
N#define SYSCTL_SRWTIMER_R4      0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Software Reset
N#define SYSCTL_SRWTIMER_R3      0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Software Reset
N#define SYSCTL_SRWTIMER_R2      0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Software Reset
N#define SYSCTL_SRWTIMER_R1      0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Software Reset
N#define SYSCTL_SRWTIMER_R0      0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCCM_R0         0x00000001  // CRC and Cryptographic Modules
N                                            // Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_SRLCD_R0         0x00000001  // LCD Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SROWIRE register.
N//
N//*****************************************************************************
N#define SYSCTL_SROWIRE_R0       0x00000001  // 1-Wire Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SREMAC register.
N//
N//*****************************************************************************
N#define SYSCTL_SREMAC_R0        0x00000001  // Ethernet Controller MAC Module 0
N                                            // Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCWD_R1        0x00000002  // Watchdog Timer 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCWD_R0        0x00000001  // Watchdog Timer 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCTIMER_R7     0x00000080  // 16/32-Bit General-Purpose Timer
N                                            // 7 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R6     0x00000040  // 16/32-Bit General-Purpose Timer
N                                            // 6 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R5     0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R4     0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R3     0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R2     0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R1     0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R0     0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Run Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCGPIO
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCGPIO_R17     0x00020000  // GPIO Port T Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R16     0x00010000  // GPIO Port S Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R15     0x00008000  // GPIO Port R Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R14     0x00004000  // GPIO Port Q Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R13     0x00002000  // GPIO Port P Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R12     0x00001000  // GPIO Port N Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R11     0x00000800  // GPIO Port M Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R10     0x00000400  // GPIO Port L Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R9      0x00000200  // GPIO Port K Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R8      0x00000100  // GPIO Port J Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R7      0x00000080  // GPIO Port H Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R6      0x00000040  // GPIO Port G Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R5      0x00000020  // GPIO Port F Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R4      0x00000010  // GPIO Port E Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R3      0x00000008  // GPIO Port D Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R2      0x00000004  // GPIO Port C Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R1      0x00000002  // GPIO Port B Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R0      0x00000001  // GPIO Port A Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCDMA_R0       0x00000001  // uDMA Module Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCEPI register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCEPI_R0       0x00000001  // EPI Module Run Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCHIB_R0       0x00000001  // Hibernation Module Run Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCUART
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCUART_R7      0x00000080  // UART Module 7 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R6      0x00000040  // UART Module 6 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R5      0x00000020  // UART Module 5 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R4      0x00000010  // UART Module 4 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R3      0x00000008  // UART Module 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R2      0x00000004  // UART Module 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R1      0x00000002  // UART Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R0      0x00000001  // UART Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCSSI_R3       0x00000008  // SSI Module 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCSSI_R2       0x00000004  // SSI Module 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCSSI_R1       0x00000002  // SSI Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCSSI_R0       0x00000001  // SSI Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCI2C_R9       0x00000200  // I2C Module 9 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R8       0x00000100  // I2C Module 8 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R7       0x00000080  // I2C Module 7 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R6       0x00000040  // I2C Module 6 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R5       0x00000020  // I2C Module 5 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R4       0x00000010  // I2C Module 4 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R3       0x00000008  // I2C Module 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R2       0x00000004  // I2C Module 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R1       0x00000002  // I2C Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R0       0x00000001  // I2C Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCUSB_R0       0x00000001  // USB Module Run Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCEPHY
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCEPHY_R0      0x00000001  // Ethernet PHY Module Run Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCCAN_R1       0x00000002  // CAN Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCCAN_R0       0x00000001  // CAN Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCADC_R1       0x00000002  // ADC Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCADC_R0       0x00000001  // ADC Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCACMP
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCACMP_R0      0x00000001  // Analog Comparator Module 0 Run
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCPWM_R1       0x00000002  // PWM Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCPWM_R0       0x00000001  // PWM Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCQEI_R1       0x00000002  // QEI Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCQEI_R0       0x00000001  // QEI Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCEEPROM_R0    0x00000001  // EEPROM Module Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCWTIMER_R5    0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R4    0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R3    0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R2    0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R1    0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R0    0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Run Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCCCM_R0       0x00000001  // CRC and Cryptographic Modules
N                                            // Run Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCLCD_R0       0x00000001  // LCD Controller Module 0 Run Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCOWIRE
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCOWIRE_R0     0x00000001  // 1-Wire Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCEMAC
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCEMAC_R0      0x00000001  // Ethernet MAC Module 0 Run Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCWD_S1        0x00000002  // Watchdog Timer 1 Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCWD_S0        0x00000001  // Watchdog Timer 0 Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCTIMER_S7     0x00000080  // 16/32-Bit General-Purpose Timer
N                                            // 7 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S6     0x00000040  // 16/32-Bit General-Purpose Timer
N                                            // 6 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S5     0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S4     0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S3     0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S2     0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S1     0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S0     0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCGPIO
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCGPIO_S17     0x00020000  // GPIO Port T Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S16     0x00010000  // GPIO Port S Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S15     0x00008000  // GPIO Port R Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S14     0x00004000  // GPIO Port Q Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S13     0x00002000  // GPIO Port P Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S12     0x00001000  // GPIO Port N Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S11     0x00000800  // GPIO Port M Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S10     0x00000400  // GPIO Port L Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S9      0x00000200  // GPIO Port K Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S8      0x00000100  // GPIO Port J Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S7      0x00000080  // GPIO Port H Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S6      0x00000040  // GPIO Port G Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S5      0x00000020  // GPIO Port F Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S4      0x00000010  // GPIO Port E Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S3      0x00000008  // GPIO Port D Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S2      0x00000004  // GPIO Port C Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S1      0x00000002  // GPIO Port B Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S0      0x00000001  // GPIO Port A Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCDMA_S0       0x00000001  // uDMA Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCEPI register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCEPI_S0       0x00000001  // EPI Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCHIB_S0       0x00000001  // Hibernation Module Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCUART
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCUART_S7      0x00000080  // UART Module 7 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S6      0x00000040  // UART Module 6 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S5      0x00000020  // UART Module 5 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S4      0x00000010  // UART Module 4 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S3      0x00000008  // UART Module 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S2      0x00000004  // UART Module 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S1      0x00000002  // UART Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S0      0x00000001  // UART Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCSSI_S3       0x00000008  // SSI Module 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCSSI_S2       0x00000004  // SSI Module 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCSSI_S1       0x00000002  // SSI Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCSSI_S0       0x00000001  // SSI Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCI2C_S9       0x00000200  // I2C Module 9 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S8       0x00000100  // I2C Module 8 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S7       0x00000080  // I2C Module 7 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S6       0x00000040  // I2C Module 6 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S5       0x00000020  // I2C Module 5 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S4       0x00000010  // I2C Module 4 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S3       0x00000008  // I2C Module 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S2       0x00000004  // I2C Module 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S1       0x00000002  // I2C Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S0       0x00000001  // I2C Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCUSB_S0       0x00000001  // USB Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCEPHY
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCEPHY_S0      0x00000001  // PHY Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCCAN_S1       0x00000002  // CAN Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCCAN_S0       0x00000001  // CAN Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCADC_S1       0x00000002  // ADC Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCADC_S0       0x00000001  // ADC Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCACMP
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCACMP_S0      0x00000001  // Analog Comparator Module 0 Sleep
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCPWM_S1       0x00000002  // PWM Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCPWM_S0       0x00000001  // PWM Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCQEI_S1       0x00000002  // QEI Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCQEI_S0       0x00000001  // QEI Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCEEPROM_S0    0x00000001  // EEPROM Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCWTIMER_S5    0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S4    0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S3    0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S2    0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S1    0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S0    0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCCCM_S0       0x00000001  // CRC and Cryptographic Modules
N                                            // Sleep Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCLCD_S0       0x00000001  // LCD Controller Module 0 Sleep
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCOWIRE
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCOWIRE_S0     0x00000001  // 1-Wire Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCEMAC
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCEMAC_S0      0x00000001  // Ethernet MAC Module 0 Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCWD_D1        0x00000002  // Watchdog Timer 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCWD_D0        0x00000001  // Watchdog Timer 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCTIMER_D7     0x00000080  // 16/32-Bit General-Purpose Timer
N                                            // 7 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D6     0x00000040  // 16/32-Bit General-Purpose Timer
N                                            // 6 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D5     0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D4     0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D3     0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D2     0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D1     0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D0     0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Deep-Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCGPIO
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCGPIO_D17     0x00020000  // GPIO Port T Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D16     0x00010000  // GPIO Port S Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D15     0x00008000  // GPIO Port R Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D14     0x00004000  // GPIO Port Q Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D13     0x00002000  // GPIO Port P Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D12     0x00001000  // GPIO Port N Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D11     0x00000800  // GPIO Port M Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D10     0x00000400  // GPIO Port L Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D9      0x00000200  // GPIO Port K Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D8      0x00000100  // GPIO Port J Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D7      0x00000080  // GPIO Port H Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D6      0x00000040  // GPIO Port G Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D5      0x00000020  // GPIO Port F Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D4      0x00000010  // GPIO Port E Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D3      0x00000008  // GPIO Port D Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D2      0x00000004  // GPIO Port C Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D1      0x00000002  // GPIO Port B Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D0      0x00000001  // GPIO Port A Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCDMA_D0       0x00000001  // uDMA Module Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCEPI register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCEPI_D0       0x00000001  // EPI Module Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCHIB_D0       0x00000001  // Hibernation Module Deep-Sleep
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCUART
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCUART_D7      0x00000080  // UART Module 7 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D6      0x00000040  // UART Module 6 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D5      0x00000020  // UART Module 5 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D4      0x00000010  // UART Module 4 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D3      0x00000008  // UART Module 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D2      0x00000004  // UART Module 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D1      0x00000002  // UART Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D0      0x00000001  // UART Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCSSI_D3       0x00000008  // SSI Module 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCSSI_D2       0x00000004  // SSI Module 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCSSI_D1       0x00000002  // SSI Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCSSI_D0       0x00000001  // SSI Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCI2C_D9       0x00000200  // I2C Module 9 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D8       0x00000100  // I2C Module 8 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D7       0x00000080  // I2C Module 7 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D6       0x00000040  // I2C Module 6 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D5       0x00000020  // I2C Module 5 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D4       0x00000010  // I2C Module 4 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D3       0x00000008  // I2C Module 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D2       0x00000004  // I2C Module 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D1       0x00000002  // I2C Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D0       0x00000001  // I2C Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCUSB_D0       0x00000001  // USB Module Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCEPHY
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCEPHY_D0      0x00000001  // PHY Module Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCCAN_D1       0x00000002  // CAN Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCCAN_D0       0x00000001  // CAN Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCADC_D1       0x00000002  // ADC Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCADC_D0       0x00000001  // ADC Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCACMP
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCACMP_D0      0x00000001  // Analog Comparator Module 0
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCPWM_D1       0x00000002  // PWM Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCPWM_D0       0x00000001  // PWM Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCQEI_D1       0x00000002  // QEI Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCQEI_D0       0x00000001  // QEI Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCEEPROM_D0    0x00000001  // EEPROM Module Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCWTIMER_D5    0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D4    0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D3    0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D2    0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D1    0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D0    0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCCCM_D0       0x00000001  // CRC and Cryptographic Modules
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCLCD_D0       0x00000001  // LCD Controller Module 0
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCOWIRE
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCOWIRE_D0     0x00000001  // 1-Wire Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCEMAC
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCEMAC_D0      0x00000001  // Ethernet MAC Module 0 Deep-Sleep
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_PCWD_P1          0x00000002  // Watchdog Timer 1 Power Control
N#define SYSCTL_PCWD_P0          0x00000001  // Watchdog Timer 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_PCTIMER_P7       0x00000080  // General-Purpose Timer 7 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P6       0x00000040  // General-Purpose Timer 6 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P5       0x00000020  // General-Purpose Timer 5 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P4       0x00000010  // General-Purpose Timer 4 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P3       0x00000008  // General-Purpose Timer 3 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P2       0x00000004  // General-Purpose Timer 2 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P1       0x00000002  // General-Purpose Timer 1 Power
N                                            // Control
N#define SYSCTL_PCTIMER_P0       0x00000001  // General-Purpose Timer 0 Power
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_PCGPIO_P17       0x00020000  // GPIO Port T Power Control
N#define SYSCTL_PCGPIO_P16       0x00010000  // GPIO Port S Power Control
N#define SYSCTL_PCGPIO_P15       0x00008000  // GPIO Port R Power Control
N#define SYSCTL_PCGPIO_P14       0x00004000  // GPIO Port Q Power Control
N#define SYSCTL_PCGPIO_P13       0x00002000  // GPIO Port P Power Control
N#define SYSCTL_PCGPIO_P12       0x00001000  // GPIO Port N Power Control
N#define SYSCTL_PCGPIO_P11       0x00000800  // GPIO Port M Power Control
N#define SYSCTL_PCGPIO_P10       0x00000400  // GPIO Port L Power Control
N#define SYSCTL_PCGPIO_P9        0x00000200  // GPIO Port K Power Control
N#define SYSCTL_PCGPIO_P8        0x00000100  // GPIO Port J Power Control
N#define SYSCTL_PCGPIO_P7        0x00000080  // GPIO Port H Power Control
N#define SYSCTL_PCGPIO_P6        0x00000040  // GPIO Port G Power Control
N#define SYSCTL_PCGPIO_P5        0x00000020  // GPIO Port F Power Control
N#define SYSCTL_PCGPIO_P4        0x00000010  // GPIO Port E Power Control
N#define SYSCTL_PCGPIO_P3        0x00000008  // GPIO Port D Power Control
N#define SYSCTL_PCGPIO_P2        0x00000004  // GPIO Port C Power Control
N#define SYSCTL_PCGPIO_P1        0x00000002  // GPIO Port B Power Control
N#define SYSCTL_PCGPIO_P0        0x00000001  // GPIO Port A Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_PCDMA_P0         0x00000001  // uDMA Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCEPI register.
N//
N//*****************************************************************************
N#define SYSCTL_PCEPI_P0         0x00000001  // EPI Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_PCHIB_P0         0x00000001  // Hibernation Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCUART register.
N//
N//*****************************************************************************
N#define SYSCTL_PCUART_P7        0x00000080  // UART Module 7 Power Control
N#define SYSCTL_PCUART_P6        0x00000040  // UART Module 6 Power Control
N#define SYSCTL_PCUART_P5        0x00000020  // UART Module 5 Power Control
N#define SYSCTL_PCUART_P4        0x00000010  // UART Module 4 Power Control
N#define SYSCTL_PCUART_P3        0x00000008  // UART Module 3 Power Control
N#define SYSCTL_PCUART_P2        0x00000004  // UART Module 2 Power Control
N#define SYSCTL_PCUART_P1        0x00000002  // UART Module 1 Power Control
N#define SYSCTL_PCUART_P0        0x00000001  // UART Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_PCSSI_P3         0x00000008  // SSI Module 3 Power Control
N#define SYSCTL_PCSSI_P2         0x00000004  // SSI Module 2 Power Control
N#define SYSCTL_PCSSI_P1         0x00000002  // SSI Module 1 Power Control
N#define SYSCTL_PCSSI_P0         0x00000001  // SSI Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_PCI2C_P9         0x00000200  // I2C Module 9 Power Control
N#define SYSCTL_PCI2C_P8         0x00000100  // I2C Module 8 Power Control
N#define SYSCTL_PCI2C_P7         0x00000080  // I2C Module 7 Power Control
N#define SYSCTL_PCI2C_P6         0x00000040  // I2C Module 6 Power Control
N#define SYSCTL_PCI2C_P5         0x00000020  // I2C Module 5 Power Control
N#define SYSCTL_PCI2C_P4         0x00000010  // I2C Module 4 Power Control
N#define SYSCTL_PCI2C_P3         0x00000008  // I2C Module 3 Power Control
N#define SYSCTL_PCI2C_P2         0x00000004  // I2C Module 2 Power Control
N#define SYSCTL_PCI2C_P1         0x00000002  // I2C Module 1 Power Control
N#define SYSCTL_PCI2C_P0         0x00000001  // I2C Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_PCUSB_P0         0x00000001  // USB Module Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCEPHY register.
N//
N//*****************************************************************************
N#define SYSCTL_PCEPHY_P0        0x00000001  // Ethernet PHY Module Power
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PCCAN_P1         0x00000002  // CAN Module 1 Power Control
N#define SYSCTL_PCCAN_P0         0x00000001  // CAN Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_PCADC_P1         0x00000002  // ADC Module 1 Power Control
N#define SYSCTL_PCADC_P0         0x00000001  // ADC Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_PCACMP_P0        0x00000001  // Analog Comparator Module 0 Power
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_PCPWM_P0         0x00000001  // PWM Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_PCQEI_P0         0x00000001  // QEI Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PCEEPROM_P0      0x00000001  // EEPROM Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_PCCCM_P0         0x00000001  // CRC and Cryptographic Modules
N                                            // Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_PCLCD_P0         0x00000001  // LCD Controller Module 0 Power
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCOWIRE register.
N//
N//*****************************************************************************
N#define SYSCTL_PCOWIRE_P0       0x00000001  // 1-Wire Module 0 Power Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PCEMAC register.
N//
N//*****************************************************************************
N#define SYSCTL_PCEMAC_P0        0x00000001  // Ethernet MAC Module 0 Power
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRWD register.
N//
N//*****************************************************************************
N#define SYSCTL_PRWD_R1          0x00000002  // Watchdog Timer 1 Peripheral
N                                            // Ready
N#define SYSCTL_PRWD_R0          0x00000001  // Watchdog Timer 0 Peripheral
N                                            // Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_PRTIMER_R7       0x00000080  // 16/32-Bit General-Purpose Timer
N                                            // 7 Peripheral Ready
N#define SYSCTL_PRTIMER_R6       0x00000040  // 16/32-Bit General-Purpose Timer
N                                            // 6 Peripheral Ready
N#define SYSCTL_PRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Peripheral Ready
N#define SYSCTL_PRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Peripheral Ready
N#define SYSCTL_PRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Peripheral Ready
N#define SYSCTL_PRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Peripheral Ready
N#define SYSCTL_PRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Peripheral Ready
N#define SYSCTL_PRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_PRGPIO_R17       0x00020000  // GPIO Port T Peripheral Ready
N#define SYSCTL_PRGPIO_R16       0x00010000  // GPIO Port S Peripheral Ready
N#define SYSCTL_PRGPIO_R15       0x00008000  // GPIO Port R Peripheral Ready
N#define SYSCTL_PRGPIO_R14       0x00004000  // GPIO Port Q Peripheral Ready
N#define SYSCTL_PRGPIO_R13       0x00002000  // GPIO Port P Peripheral Ready
N#define SYSCTL_PRGPIO_R12       0x00001000  // GPIO Port N Peripheral Ready
N#define SYSCTL_PRGPIO_R11       0x00000800  // GPIO Port M Peripheral Ready
N#define SYSCTL_PRGPIO_R10       0x00000400  // GPIO Port L Peripheral Ready
N#define SYSCTL_PRGPIO_R9        0x00000200  // GPIO Port K Peripheral Ready
N#define SYSCTL_PRGPIO_R8        0x00000100  // GPIO Port J Peripheral Ready
N#define SYSCTL_PRGPIO_R7        0x00000080  // GPIO Port H Peripheral Ready
N#define SYSCTL_PRGPIO_R6        0x00000040  // GPIO Port G Peripheral Ready
N#define SYSCTL_PRGPIO_R5        0x00000020  // GPIO Port F Peripheral Ready
N#define SYSCTL_PRGPIO_R4        0x00000010  // GPIO Port E Peripheral Ready
N#define SYSCTL_PRGPIO_R3        0x00000008  // GPIO Port D Peripheral Ready
N#define SYSCTL_PRGPIO_R2        0x00000004  // GPIO Port C Peripheral Ready
N#define SYSCTL_PRGPIO_R1        0x00000002  // GPIO Port B Peripheral Ready
N#define SYSCTL_PRGPIO_R0        0x00000001  // GPIO Port A Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_PRDMA_R0         0x00000001  // uDMA Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PREPI register.
N//
N//*****************************************************************************
N#define SYSCTL_PREPI_R0         0x00000001  // EPI Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_PRHIB_R0         0x00000001  // Hibernation Module Peripheral
N                                            // Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRUART register.
N//
N//*****************************************************************************
N#define SYSCTL_PRUART_R7        0x00000080  // UART Module 7 Peripheral Ready
N#define SYSCTL_PRUART_R6        0x00000040  // UART Module 6 Peripheral Ready
N#define SYSCTL_PRUART_R5        0x00000020  // UART Module 5 Peripheral Ready
N#define SYSCTL_PRUART_R4        0x00000010  // UART Module 4 Peripheral Ready
N#define SYSCTL_PRUART_R3        0x00000008  // UART Module 3 Peripheral Ready
N#define SYSCTL_PRUART_R2        0x00000004  // UART Module 2 Peripheral Ready
N#define SYSCTL_PRUART_R1        0x00000002  // UART Module 1 Peripheral Ready
N#define SYSCTL_PRUART_R0        0x00000001  // UART Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_PRSSI_R3         0x00000008  // SSI Module 3 Peripheral Ready
N#define SYSCTL_PRSSI_R2         0x00000004  // SSI Module 2 Peripheral Ready
N#define SYSCTL_PRSSI_R1         0x00000002  // SSI Module 1 Peripheral Ready
N#define SYSCTL_PRSSI_R0         0x00000001  // SSI Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_PRI2C_R9         0x00000200  // I2C Module 9 Peripheral Ready
N#define SYSCTL_PRI2C_R8         0x00000100  // I2C Module 8 Peripheral Ready
N#define SYSCTL_PRI2C_R7         0x00000080  // I2C Module 7 Peripheral Ready
N#define SYSCTL_PRI2C_R6         0x00000040  // I2C Module 6 Peripheral Ready
N#define SYSCTL_PRI2C_R5         0x00000020  // I2C Module 5 Peripheral Ready
N#define SYSCTL_PRI2C_R4         0x00000010  // I2C Module 4 Peripheral Ready
N#define SYSCTL_PRI2C_R3         0x00000008  // I2C Module 3 Peripheral Ready
N#define SYSCTL_PRI2C_R2         0x00000004  // I2C Module 2 Peripheral Ready
N#define SYSCTL_PRI2C_R1         0x00000002  // I2C Module 1 Peripheral Ready
N#define SYSCTL_PRI2C_R0         0x00000001  // I2C Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_PRUSB_R0         0x00000001  // USB Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PREPHY register.
N//
N//*****************************************************************************
N#define SYSCTL_PREPHY_R0        0x00000001  // Ethernet PHY Module Peripheral
N                                            // Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PRCAN_R1         0x00000002  // CAN Module 1 Peripheral Ready
N#define SYSCTL_PRCAN_R0         0x00000001  // CAN Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRADC register.
N//
N//*****************************************************************************
N#define SYSCTL_PRADC_R1         0x00000002  // ADC Module 1 Peripheral Ready
N#define SYSCTL_PRADC_R0         0x00000001  // ADC Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_PRACMP_R0        0x00000001  // Analog Comparator Module 0
N                                            // Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_PRPWM_R1         0x00000002  // PWM Module 1 Peripheral Ready
N#define SYSCTL_PRPWM_R0         0x00000001  // PWM Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_PRQEI_R1         0x00000002  // QEI Module 1 Peripheral Ready
N#define SYSCTL_PRQEI_R0         0x00000001  // QEI Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PREEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PREEPROM_R0      0x00000001  // EEPROM Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PRWTIMER_R5      0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Peripheral Ready
N#define SYSCTL_PRWTIMER_R4      0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Peripheral Ready
N#define SYSCTL_PRWTIMER_R3      0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Peripheral Ready
N#define SYSCTL_PRWTIMER_R2      0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Peripheral Ready
N#define SYSCTL_PRWTIMER_R1      0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Peripheral Ready
N#define SYSCTL_PRWTIMER_R0      0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRCCM register.
N//
N//*****************************************************************************
N#define SYSCTL_PRCCM_R0         0x00000001  // CRC and Cryptographic Modules
N                                            // Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRLCD register.
N//
N//*****************************************************************************
N#define SYSCTL_PRLCD_R0         0x00000001  // LCD Controller Module 0
N                                            // Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PROWIRE register.
N//
N//*****************************************************************************
N#define SYSCTL_PROWIRE_R0       0x00000001  // 1-Wire Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PREMAC register.
N//
N//*****************************************************************************
N#define SYSCTL_PREMAC_R0        0x00000001  // Ethernet MAC Module 0 Peripheral
N                                            // Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_CCMCGREQ
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_CCMCGREQ_DESCFG  0x00000004  // DES Clock Gating Request
N#define SYSCTL_CCMCGREQ_AESCFG  0x00000002  // AES Clock Gating Request
N#define SYSCTL_CCMCGREQ_SHACFG  0x00000001  // SHA/MD5 Clock Gating Request
N
N//*****************************************************************************
N//
N// The following definitions are deprecated.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_DID0
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DID0_CLASS_BLIZZARD                                            \
N                                0x00050000  // Tiva(TM) C Series TM4C123-class
X#define SYSCTL_DID0_CLASS_BLIZZARD                                                                            0x00050000  
N                                            // microcontrollers
N#define SYSCTL_DID0_CLASS_SNOWFLAKE                                           \
N                                0x000A0000  // Tiva(TM) C Series TM4C129-class
X#define SYSCTL_DID0_CLASS_SNOWFLAKE                                                                           0x000A0000  
N                                            // microcontrollers
N
N//*****************************************************************************
N//
N// The following are deprecated defines for the bit fields in the SYSCTL_PWRTC
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PWRTC_VDDA_UBOR0 0x00000010  // VDDA Under BOR0 Status
N#define SYSCTL_PWRTC_VDD_UBOR0  0x00000001  // VDD Under BOR0 Status
N
N#endif
N
N#endif // __HW_SYSCTL_H__
L 8 "Source\PWMDemo.c" 2
N#include "inc/hw_types.h"
L 1 "C:\ti\TivaWare_C_Series-2.1.0.12573\inc/hw_types.h" 1
N//*****************************************************************************
N//
N// hw_types.h - Common types and macros.
N//
N// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_TYPES_H__
N#define __HW_TYPES_H__
N
N//*****************************************************************************
N//
N// Macros for hardware access, both direct and via the bit-band region.
N//
N//*****************************************************************************
N#define HWREG(x)                                                              \
N        (*((volatile uint32_t *)(x)))
X#define HWREG(x)                                                                      (*((volatile uint32_t *)(x)))
N#define HWREGH(x)                                                             \
N        (*((volatile uint16_t *)(x)))
X#define HWREGH(x)                                                                     (*((volatile uint16_t *)(x)))
N#define HWREGB(x)                                                             \
N        (*((volatile uint8_t *)(x)))
X#define HWREGB(x)                                                                     (*((volatile uint8_t *)(x)))
N#define HWREGBITW(x, b)                                                       \
N        HWREG(((uint32_t)(x) & 0xF0000000) | 0x02000000 |                     \
N              (((uint32_t)(x) & 0x000FFFFF) << 5) | ((b) << 2))
X#define HWREGBITW(x, b)                                                               HWREG(((uint32_t)(x) & 0xF0000000) | 0x02000000 |                                   (((uint32_t)(x) & 0x000FFFFF) << 5) | ((b) << 2))
N#define HWREGBITH(x, b)                                                       \
N        HWREGH(((uint32_t)(x) & 0xF0000000) | 0x02000000 |                    \
N               (((uint32_t)(x) & 0x000FFFFF) << 5) | ((b) << 2))
X#define HWREGBITH(x, b)                                                               HWREGH(((uint32_t)(x) & 0xF0000000) | 0x02000000 |                                   (((uint32_t)(x) & 0x000FFFFF) << 5) | ((b) << 2))
N#define HWREGBITB(x, b)                                                       \
N        HWREGB(((uint32_t)(x) & 0xF0000000) | 0x02000000 |                    \
N               (((uint32_t)(x) & 0x000FFFFF) << 5) | ((b) << 2))
X#define HWREGBITB(x, b)                                                               HWREGB(((uint32_t)(x) & 0xF0000000) | 0x02000000 |                                   (((uint32_t)(x) & 0x000FFFFF) << 5) | ((b) << 2))
N
N//*****************************************************************************
N//
N// Helper Macros for determining silicon revisions, etc.
N//
N// These macros will be used by Driverlib at "run-time" to create necessary
N// conditional code blocks that will allow a single version of the Driverlib
N// "binary" code to support multiple(all) Tiva silicon revisions.
N//
N// It is expected that these macros will be used inside of a standard 'C'
N// conditional block of code, e.g.
N//
N//     if(CLASS_IS_TM4C123)
N//     {
N//         do some TM4C123-class specific code here.
N//     }
N//
N// By default, these macros will be defined as run-time checks of the
N// appropriate register(s) to allow creation of run-time conditional code
N// blocks for a common DriverLib across the entire Tiva family.
N//
N// However, if code-space optimization is required, these macros can be "hard-
N// coded" for a specific version of Tiva silicon.  Many compilers will then
N// detect the "hard-coded" conditionals, and appropriately optimize the code
N// blocks, eliminating any "unreachable" code.  This would result in a smaller
N// Driverlib, thus producing a smaller final application size, but at the cost
N// of limiting the Driverlib binary to a specific Tiva silicon revision.
N//
N//*****************************************************************************
N#ifndef CLASS_IS_TM4C123
N#define CLASS_IS_TM4C123                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) == \
N         (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_TM4C123))
X#define CLASS_IS_TM4C123                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) ==          (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_TM4C123))
N#endif
N
N#ifndef CLASS_IS_TM4C129
N#define CLASS_IS_TM4C129                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) == \
N         (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_TM4C129))
X#define CLASS_IS_TM4C129                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_VER_M | SYSCTL_DID0_CLASS_M)) ==          (SYSCTL_DID0_VER_1 | SYSCTL_DID0_CLASS_TM4C129))
N#endif
N
N#ifndef REVISION_IS_A0
N#define REVISION_IS_A0                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_0))
X#define REVISION_IS_A0                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_0))
N#endif
N
N#ifndef REVISION_IS_A1
N#define REVISION_IS_A1                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_0))
X#define REVISION_IS_A1                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_0))
N#endif
N
N#ifndef REVISION_IS_A2
N#define REVISION_IS_A2                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_2))
X#define REVISION_IS_A2                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVA | SYSCTL_DID0_MIN_2))
N#endif
N
N#ifndef REVISION_IS_B0
N#define REVISION_IS_B0                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVB | SYSCTL_DID0_MIN_0))
X#define REVISION_IS_B0                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVB | SYSCTL_DID0_MIN_0))
N#endif
N
N#ifndef REVISION_IS_B1
N#define REVISION_IS_B1                                                     \
N        ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) == \
N         (SYSCTL_DID0_MAJ_REVB | SYSCTL_DID0_MIN_1))
X#define REVISION_IS_B1                                                             ((HWREG(SYSCTL_DID0) & (SYSCTL_DID0_MAJ_M | SYSCTL_DID0_MIN_M)) ==          (SYSCTL_DID0_MAJ_REVB | SYSCTL_DID0_MIN_1))
N#endif
N
N//*****************************************************************************
N//
N// For TivaWare 2.1, we removed all references to Tiva IC codenames from the
N// source.  To ensure that existing customer code doesn't break as a result
N// of this change, make sure that the old definitions are still available at
N// least for the time being.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N#define CLASS_IS_BLIZZARD CLASS_IS_TM4C123
N#define CLASS_IS_SNOWFLAKE CLASS_IS_TM4C123
N#endif
N
N#endif // __HW_TYPES_H__
L 9 "Source\PWMDemo.c" 2
N#include "bitdefs.h"
L 1 ".\Headers\bitdefs.h" 1
N/*
N   standard bit defintions to make things more readable
N*/
N
N/* the conditional keeps this from being included more than once */
N#ifndef BITDEFS_H
N#define BITDEFS_H
N
N#define BIT0HI    0x00000001
N#define BIT1HI    0x00000002
N#define BIT2HI    0x00000004
N#define BIT3HI    0x00000008
N#define BIT4HI    0x00000010
N#define BIT5HI    0x00000020
N#define BIT6HI    0x00000040
N#define BIT7HI    0x00000080
N#define BIT8HI    0x00000100
N#define BIT9HI    0x00000200
N#define BIT10HI   0x00000400
N#define BIT11HI   0x00000800
N#define BIT12HI   0x00001000
N#define BIT13HI   0x00002000
N#define BIT14HI   0x00004000
N#define BIT15HI   0x00008000
N#define BIT16HI   0x00010000
N#define BIT17HI   0x00020000
N#define BIT18HI   0x00040000
N#define BIT19HI   0x00080000
N#define BIT20HI   0x00100000
N#define BIT21HI   0x00200000
N#define BIT22HI   0x00400000
N#define BIT23HI   0x00800000
N#define BIT24HI   0x01000000
N#define BIT25HI   0x02000000
N#define BIT26HI   0x04000000
N#define BIT27HI   0x08000000
N#define BIT28HI   0x10000000
N#define BIT29HI   0x20000000
N#define BIT30HI   0x40000000
N#define BIT31HI   0x80000000
N
N#define BIT0LO    ~0x00000001
N#define BIT1LO    ~0x00000002
N#define BIT2LO    ~0x00000004
N#define BIT3LO    ~0x00000008
N#define BIT4LO    ~0x00000010
N#define BIT5LO    ~0x00000020
N#define BIT6LO    ~0x00000040
N#define BIT7LO    ~0x00000080
N#define BIT8LO    ~0x00000100
N#define BIT9LO    ~0x00000200
N#define BIT10LO   ~0x00000400
N#define BIT11LO   ~0x00000800
N#define BIT12LO   ~0x00001000
N#define BIT13LO   ~0x00002000
N#define BIT14LO   ~0x00004000
N#define BIT15LO   ~0x00008000
N#define BIT16LO   ~0x00010000
N#define BIT17LO   ~0x00020000
N#define BIT18LO   ~0x00040000
N#define BIT19LO   ~0x00080000
N#define BIT20LO   ~0x00100000
N#define BIT21LO   ~0x00200000
N#define BIT22LO   ~0x00400000
N#define BIT23LO   ~0x00800000
N#define BIT24LO   ~0x01000000
N#define BIT25LO   ~0x02000000
N#define BIT26LO   ~0x04000000
N#define BIT27LO   ~0x08000000
N#define BIT28LO   ~0x10000000
N#define BIT29LO   ~0x20000000
N#define BIT30LO   ~0x40000000
N#define BIT31LO   ~0x80000000
N
N#endif  /* BITDEFS_H */
N
L 10 "Source\PWMDemo.c" 2
N
N#include "PWMDemo.h"
L 1 ".\Headers\PWMDemo.h" 1
N#ifndef PWMDEMO_H
N#define PWMDEMO_H
N
N#include <stdint.h>
N
Nvoid InitPWMDemo( void );
Nvoid Set100_0DC(void);
Nvoid SetPWMDuty( uint8_t NewDuty );
Nvoid SetPWMPeriod( uint32_t NewPeriod );
Nvoid SetPWMPulseWidth (uint32_t NewWidth );
N
N#endif
L 12 "Source\PWMDemo.c" 2
N
N// 40,000 ticks per mS assumes a 40Mhz clock, we will use SysClk/32 for PWM
N#define PWMTicksPerMS 40000/32
N// set 200 Hz frequency so 5mS period
N#define PeriodInMS 5
N
N#define BitsPerNibble 4
N
N// we will use PWM module 0 for this demo and program it for up/down counting
N
Nvoid InitPWMDemo( void ){
N  volatile uint32_t Dummy; // use volatile to avoid over-optimization
N  
N// start by enabling the clock to the PWM Module (PWM0)
N  HWREG(SYSCTL_RCGCPWM) |= SYSCTL_RCGCPWM_R0;
X  (*((volatile uint32_t *)(0x400FE640))) |= 0x00000001;
N
N// enable the clock to Port B  
N  HWREG(SYSCTL_RCGCGPIO) |= SYSCTL_RCGCGPIO_R1;
X  (*((volatile uint32_t *)(0x400FE608))) |= 0x00000002;
N
N// Select the PWM clock as System Clock/32
N  HWREG(SYSCTL_RCC) = (HWREG(SYSCTL_RCC) & ~SYSCTL_RCC_PWMDIV_M) |
X  (*((volatile uint32_t *)(0x400FE060))) = ((*((volatile uint32_t *)(0x400FE060))) & ~0x000E0000) |
N    (SYSCTL_RCC_USEPWMDIV | SYSCTL_RCC_PWMDIV_32);
X    (0x00100000 | 0x00080000);
N  
N// make sure that the PWM module clock has gotten going
N	while ((HWREG(SYSCTL_PRPWM) & SYSCTL_PRPWM_R0) != SYSCTL_PRPWM_R0)
X	while (((*((volatile uint32_t *)(0x400FEA40))) & 0x00000001) != 0x00000001)
N    ;
N
N// disable the PWM while initializing
N  HWREG( PWM0_BASE+PWM_O_0_CTL ) = 0;
X  (*((volatile uint32_t *)(0x40028000+0x00000040))) = 0;
N
N// program generator A to go to 0 at rising comare A, 1 on falling compare A  
N  HWREG( PWM0_BASE+PWM_O_0_GENA) = 
X  (*((volatile uint32_t *)(0x40028000+0x00000060))) = 
N    (PWM_0_GENA_ACTCMPAU_ZERO | PWM_0_GENA_ACTCMPAD_ONE );
X    (0x00000020 | 0x000000C0 );
N
N// program generator B to go to 0 at rising comare B, 1 on falling compare B  
N  HWREG( PWM0_BASE+PWM_O_0_GENB) = 
X  (*((volatile uint32_t *)(0x40028000+0x00000064))) = 
N    (PWM_0_GENA_ACTCMPBU_ZERO | PWM_0_GENA_ACTCMPBD_ONE );
X    (0x00000200 | 0x00000C00 );
N
N// Set the PWM period. Since we are counting both up & down, we initialize
N// the load register to 1/2 the desired total period
N  HWREG( PWM0_BASE+PWM_O_0_LOAD) = ((PeriodInMS * PWMTicksPerMS)-1)>>1;
X  (*((volatile uint32_t *)(0x40028000+0x00000050))) = ((5 * 40000/32)-1)>>1;
N  
N// Set the initial Duty cycle on A to 50% by programming the compare value
N// to 1/2 the period to count up (or down) 
N  HWREG( PWM0_BASE+PWM_O_0_CMPA) = ((PeriodInMS * PWMTicksPerMS)-1)>>2;
X  (*((volatile uint32_t *)(0x40028000+0x00000058))) = ((5 * 40000/32)-1)>>2;
N
N// Set the initial Duty cycle on B to 25% by programming the compare value
N// to 1/4 the period  
N  HWREG( PWM0_BASE+PWM_O_0_CMPB) = ((PeriodInMS * PWMTicksPerMS)-1)>>3;
X  (*((volatile uint32_t *)(0x40028000+0x0000005C))) = ((5 * 40000/32)-1)>>3;
N
N// set changes to the PWM output Enables to be locally syncronized to a 
N// zero count
N  HWREG(PWM0_BASE+PWM_O_ENUPD) =  (HWREG(PWM0_BASE+PWM_O_ENUPD) & 
X  (*((volatile uint32_t *)(0x40028000+0x00000028))) =  ((*((volatile uint32_t *)(0x40028000+0x00000028))) & 
N      ~(PWM_ENUPD_ENUPD0_M | PWM_ENUPD_ENUPD1_M)) |
X      ~(0x00000003 | 0x0000000C)) |
N      (PWM_ENUPD_ENUPD0_LSYNC | PWM_ENUPD_ENUPD1_LSYNC);
X      (0x00000002 | 0x00000008);
N
N// enable the PWM outputs
N  HWREG( PWM0_BASE+PWM_O_ENABLE) |= (PWM_ENABLE_PWM1EN | PWM_ENABLE_PWM0EN);
X  (*((volatile uint32_t *)(0x40028000+0x00000008))) |= (0x00000002 | 0x00000001);
N
N// now configure the Port B pins to be PWM outputs
N// start by selecting the alternate function for PB6 & 7
N  HWREG(GPIO_PORTB_BASE+GPIO_O_AFSEL) |= (BIT7HI | BIT6HI);
X  (*((volatile uint32_t *)(0x40005000+0x00000420))) |= (0x00000080 | 0x00000040);
N
N// now choose to map PWM to those pins, this is a mux value of 4 that we
N// want to use for specifying the function on bits 6 & 7
N  HWREG(GPIO_PORTB_BASE+GPIO_O_PCTL) = 
X  (*((volatile uint32_t *)(0x40005000+0x0000052C))) = 
N    (HWREG(GPIO_PORTB_BASE+GPIO_O_PCTL) & 0x00fffff) + (4<<(7*BitsPerNibble)) +
X    ((*((volatile uint32_t *)(0x40005000+0x0000052C))) & 0x00fffff) + (4<<(7*4)) +
N      (4<<(6*BitsPerNibble));
X      (4<<(6*4));
N
N// Enable pins 6 & 7 on Port B for digital I/O
N	HWREG(GPIO_PORTB_BASE+GPIO_O_DEN) |= (BIT7HI | BIT6HI);
X	(*((volatile uint32_t *)(0x40005000+0x0000051C))) |= (0x00000080 | 0x00000040);
N	
N// make pins 6 & 7 on Port B into outputs
N	HWREG(GPIO_PORTB_BASE+GPIO_O_DIR) |= (BIT7HI |BIT6HI);
X	(*((volatile uint32_t *)(0x40005000+0x00000400))) |= (0x00000080 |0x00000040);
N  
N// set the up/down count mode and enable the PWM generator
N  HWREG(PWM0_BASE+ PWM_O_0_CTL) |= (PWM_0_CTL_MODE | PWM_0_CTL_ENABLE);
X  (*((volatile uint32_t *)(0x40028000+ 0x00000040))) |= (0x00000002 | 0x00000001);
N
N}
N
Nvoid Set100_0DC(void){
N// Set the Duty cycle on A to 0% by programming the compare value
N// to 0. However, since the CmpADn action (set to one) wins, we also
N// need to disable the output  
N  HWREG( PWM0_BASE+PWM_O_0_CMPA) = 0;
X  (*((volatile uint32_t *)(0x40028000+0x00000058))) = 0;
N  HWREG( PWM0_BASE+PWM_O_ENABLE) &= ~PWM_ENABLE_PWM0EN;
X  (*((volatile uint32_t *)(0x40028000+0x00000008))) &= ~0x00000001;
N
N// Set the Duty cycle on B to 100% by programming the compare value
N// to the load value. Since the CmpBDn action (set to one) wins, we get 100%
N  HWREG( PWM0_BASE+PWM_O_0_CMPB) = HWREG( PWM0_BASE+PWM_O_0_LOAD);
X  (*((volatile uint32_t *)(0x40028000+0x0000005C))) = (*((volatile uint32_t *)(0x40028000+0x00000050)));
N
N}
