<!DOCTYPE html>
<html lang="zh-CN">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>寄存器堆实验 :: RISC-V CPU设计实验教程</title>
    <meta name="generator" content="Antora 3.1.3">
    <link rel="stylesheet" href="../../../_/css/site.css">
    <script>var uiRootPath = '../../../_'</script>
  </head>
  <body class="article">
<header class="header">
  <nav class="navbar">
    <div class="navbar-brand">
      <a class="navbar-item" href="../../..">RISC-V CPU设计实验教程</a>
      <button class="navbar-burger" data-target="topbar-nav">
        <span></span>
        <span></span>
        <span></span>
      </button>
    </div>
    <div id="topbar-nav" class="navbar-menu">
      <div class="navbar-end">
        <a class="navbar-item" href="http://welab.ujs.edu.cn/new" target="_blank">Home</a>

        <div class="navbar-item">
          <span class="control">
            <a class="button is-primary" href="https://gitee.com/fpga-lab/jurv-open" target="_blank">openJURV</a>
          </span>
        </div>
      </div>
    </div>
  </nav>
</header>
<div class="body">
<div class="nav-container" data-component="jurv" data-version="v2.0">
  <aside class="nav">
    <div class="panels">
<div class="nav-panel-menu is-active" data-panel="menu">
  <nav class="nav-menu">
    <h3 class="title"><a href="../index.html">RISC-V CPU设计实验教程</a></h3>
<ul class="nav-list">
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <a class="nav-link" href="../index.html">前言</a>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../brief-of-parts.html">实验内容的组织</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../video-links.html">教学视频资源</a>
  </li>
</ul>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">实验工具和环境</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../L02-lab-tools.html">实验工具和环境概述</a>
  </li>
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">实验前的准备工作</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L0-install-software.html">安装软件</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L0-download-resource.html">下载实验材料</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L0-mooc-video.html">登录慕课平台</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L0-welab-login.html">登录远程实验平台</a>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">设计工具</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L01-guide.html">Quartus FPGA设计流程</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L01c-quartus-revision.html">线上线下混合模式的工程设置</a>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">验证环境</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L02-guide-remote.html">远程实验验证流程</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L02-guide-local-welab.html">本地实验验证流程-WeLab版</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L02-guide-local-julab.html">本地实验验证流程-JULAB版</a>
  </li>
</ul>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">Verilog与逻辑电路实验</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv1-introduction.html">Verilog HDL概述</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv2-grammar.html">Verilog HDL语法概要</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv3-1-combinational.html">用assign持续赋值语句描述组合逻辑</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L11-tristate_mux.html">三态门和多路器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv3-2-combinational.html">用always过程语句描述组合逻辑</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv5-hierarchical.html">层次化和参数化设计</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L12-decoder.html">译码器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv4-sequential.html">时序逻辑的Verilog HDL描述</a>
  </li>
  <li class="nav-item is-current-page" data-depth="2">
    <a class="nav-link" href="L13-register_file.html">寄存器堆实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L14-shift_led.html">流水灯与移位寄存器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L15-counter_divider.html">计数器与分频器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv6-control.html">顺序控制逻辑的Verilog HDL描述</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L16-led_pattern_controller.html">彩灯控制器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L17-stream_cipher.html">流密码器实验</a>
  </li>
</ul>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">计算机组成实验</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L21-add_sub_operation.html">加减运算电路实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L22-arithmetic_logic_unit.html">算术逻辑单元实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L23-single_cycle_datapath.html">单周期数据通路实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L24-memory.html">存储器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L25-hardwire_controller.html">硬布线控制实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L26-riscv_assembly.html">RISC-V汇编语言实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L27-riscv_micro_architecture.html">RISC-V微架构实验</a>
  </li>
</ul>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">RISC-V CPU设计实验</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV01-guide.html">实现ADDI指令</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV15-guide.html">实现整数运算指令</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV17-guide.html">实现访存指令和简单IO</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV23-guide.html">实现分支指令</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV23PL-guide.html">初步实现流水线</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV27-guide.html">支持27条指令</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV27PL1-guide.html">解决流水线数据冲突</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV27PL2-guide.html">解决流水线控制冲突</a>
  </li>
</ul>
  </li>
</ul>
  </li>
</ul>
  </nav>
</div>
<div class="nav-panel-explore" data-panel="explore">
  <div class="context">
    <span class="title">RISC-V CPU设计实验教程</span>
    <span class="version">2023秋</span>
  </div>
  <ul class="components">
    <li class="component">
      <a class="title" href="../../../teach/index.html">FPGA实验云 ● 教师指南</a>
      <ul class="versions">
        <li class="version is-latest">
          <a href="../../../teach/index.html">default</a>
        </li>
      </ul>
    </li>
    <li class="component is-current">
      <a class="title" href="../index.html">RISC-V CPU设计实验教程</a>
      <ul class="versions">
        <li class="version is-current is-latest">
          <a href="../index.html">2023秋</a>
        </li>
        <li class="version">
          <a href="../../v1.0/index.html">2023春</a>
        </li>
      </ul>
    </li>
  </ul>
</div>
    </div>
  </aside>
</div>
<main class="article">
<div class="toolbar" role="navigation">
<button class="nav-toggle"></button>
  <a href="../index.html" class="home-link"></a>
<nav class="breadcrumbs" aria-label="breadcrumbs">
  <ul>
    <li><a href="../index.html">RISC-V CPU设计实验教程</a></li>
    <li>Verilog与逻辑电路实验</li>
    <li><a href="L13-register_file.html">寄存器堆实验</a></li>
  </ul>
</nav>
<div class="page-versions">
  <button class="version-menu-toggle" title="Show other versions of page">2023秋</button>
  <div class="version-menu">
    <a class="version is-current" href="L13-register_file.html">2023秋</a>
    <a class="version" href="../../v1.0/sv-docs/L13-register_file.html">2023春</a>
  </div>
</div>
</div>
  <div class="content">
<aside class="toc sidebar" data-title="页内目录" data-levels="2">
  <div class="toc-menu"></div>
</aside>
<article class="doc">
<h1 class="page">寄存器堆实验</h1>
<div class="sect1">
<h2 id="_实验目的"><a class="anchor" href="#_实验目的"></a>实验目的</h2>
<div class="sectionbody">
<div class="olist arabic">
<ol class="arabic">
<li>
<p>掌握寄存器的HDL描述方法；</p>
</li>
<li>
<p>掌握HDL参数化设计方法；</p>
</li>
<li>
<p>理解寄存器堆的电路结构，并能用HDL描述。</p>
</li>
</ol>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_参考设计"><a class="anchor" href="#_参考设计"></a>参考设计</h2>
<div class="sectionbody">
<div id="fig-8" class="imageblock">
<div class="content">
<img src="_images/lab-image8.jpeg" alt="锁存器和触发器运行截图" width="355" height="154">
</div>
<div class="title">图 1. 触发器和锁存器的虚拟面板</div>
</div>
<div class="paragraph">
<p>参考设计的虚拟面板如<a href="#fig-8">图 1</a>所示，其中包含了一个锁存器和一个触发器。
<a href="#exa-13-1">例 1</a>是N位触发器模块，在计算机中通常用做数据寄存器，在以后的实验中将会多次使用该模块。
<a href="#exa-13-2">例 2</a>是N位锁存器模块。
<a href="#exa-13-3">例 3</a> VirtualBoard模块实例化上面两个模块以及前面实验完成的七段数码管模块。
通过验证理解触发器和锁存器的区别。</p>
</div>
<div id="exa-13-1" class="exampleblock">
<div class="title">例 1. 触发器模块</div>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-verilog hljs" data-lang="verilog">module DataReg
#(parameter N = 4)
(   output reg [N-1:0] oQ,
    input wire [N-1:0] iD,
    input wire iClk,
    input wire iLoad,
    input wire iReset
);
always_ff @(posedge iClk or posedge iReset)
begin
  if (iReset)
		oQ &lt;= 0;	
  else if (iLoad)
		oQ &lt;= iD;
end
endmodule</code></pre>
</div>
</div>
</div>
</div>
<div id="exa-13-2" class="exampleblock">
<div class="title">例 2. 锁存器模块</div>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-verilog hljs" data-lang="verilog">module DataLatch
#(parameter N = 4)
(   output reg [N-1:0] oQ,
    input wire [N-1:0] iD,
    input wire iEn
);
always_latch
begin
  if (iEn)
		oQ &lt;= iD;
end
endmodule</code></pre>
</div>
</div>
</div>
</div>
<div id="exa-13-3" class="exampleblock">
<div class="title">例 3. VirtualBoard模块的核心代码</div>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-verilog hljs" data-lang="verilog">/****** Replace input ports with internal signals *******/
wire reset  = PB[0];
wire clk    = PB[1];
wire [3:0] data  = S[3:0];
wire load   = S[6];

/************* The logic of this experiment *************/
localparam N = 4;   //寄存器字长

// flip-flop instantiation
wire [N-1:0] Q_ff;
DataReg #(N) flip_flop(.oQ(Q_ff), .iD(data), .iClk(clk), .iLoad(load), .iReset(reset));

// latch instantiation
wire [N-1:0] Q_latch;
DataLatch #(N) latch(.oQ(Q_latch), .iD(data), .iEn(load));

/***** Internal signals assignment to output ports ******/
SevenSegDecode ssdecoder0(.iData(Q_ff), .oSeg(SD0));
SevenSegDecode ssdecoder1(.iData(Q_latch), .oSeg(SD1));
assign L[0] = load;
assign L[1] = load;</code></pre>
</div>
</div>
<div class="paragraph">
<p>注：
为节省篇幅，省略了模块的端口声明。完整代码可从开源项目托管网站下载，下载方法见<a href="../L0-download-resource.html" class="xref page">下载实验材料</a>。</p>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_实验原理"><a class="anchor" href="#_实验原理"></a>实验原理</h2>
<div class="sectionbody">
<div class="paragraph">
<p>CPU内部通常包含若干个通用寄存器（Genral Register），以暂存参加运算的数据和中间结果。这些寄存器的集合就称为寄存器组（Register Set）、寄存器文件（Register File）或寄存器堆。为方便访问其中的寄存器，对寄存器堆中的寄存器进行统一编码，称为寄存器号（Index）或者寄存器地址。单端口是指读出和写入共用同一组地址或数据端口，所以读出和写入不能同时进行，通常应用于多周期的数据通路；而三端口的读、写端口各自独立，在一个周期中既可以读出也可以写入，通常应用于单周期数据通路。本实验完成三端口寄存器堆。</p>
</div>
<div class="paragraph">
<p><a href="#fig-9">图 2</a>是具有2个读端口和1个写端口的三端口寄存器堆的电路结构。其中RA表示读端口地址（Read Address），RD表示读端口数据（Read Data）；WA表示写端口地址（Write Address），WD表示写端口数据（Write Data）；WE是写使能（Write Enable）。</p>
</div>
<div id="fig-9" class="imageblock">
<div class="content">
<img src="_images/lab-image9.png" alt="三端口寄存器堆_300dpi" width="401" height="327">
</div>
<div class="title">图 2. 三端口寄存器堆的框图</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_实验任务"><a class="anchor" href="#_实验任务"></a>实验任务</h2>
<div class="sectionbody">
<div class="paragraph">
<p>理解<a href="#fig-9">图 2</a>结构，采用模块化和层次化的方法设计该寄存器堆。具体要求如下。</p>
</div>
<div class="olist arabic">
<ol class="arabic">
<li>
<p>使用已经经过验证的模块。</p>
<div class="olist loweralpha">
<ol class="loweralpha" type="a">
<li>
<p>2-4译码器模块使用译码器实验的参考设计；</p>
</li>
<li>
<p>七段译码器模块使用译码器实验中自己设计完成的；</p>
</li>
<li>
<p>寄存器模块使用<a href="#exa-13-1">例 1</a>触发器的参考设计。</p>
</li>
</ol>
</div>
</li>
<li>
<p>设计4选1多路器模块，端口声明如下。</p>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-verilog hljs" data-lang="verilog">module Mux4_1 
#(parameter N=4)
(
    input  wire [1:0] iSel,
    input  wire [N-1:0] iDin0,
    input  wire [N-1:0] iDin1,
    input  wire [N-1:0] iDin2,
    input  wire [N-1:0] iDin3,
    output logic [N-1:0] oDout
);</code></pre>
</div>
</div>
<div class="paragraph">
<p>功能描述要求使用case语句，而不是嵌套的if语句或条件表达式。</p>
</div>
</li>
<li>
<p>编写VirtualBoard模块</p>
<div class="olist loweralpha">
<ol class="loweralpha" type="a">
<li>
<p>端口连接应与虚拟面板对应，可通过实验系统查看虚拟元件的序号；为节省查对时间，<a href="#exa-13-4">例 4</a>给出了与虚拟面板一致的端口连接。与输入、输出端口连接的内部变量的名称可自行定义，不必与示例相同。</p>
<div id="exa-13-4" class="exampleblock">
<div class="title">例 4. 三端口寄存器堆虚拟面板对应的端口连接</div>
<div class="content">
<div class="listingblock">
<div class="content">
<pre>/****** Replace input ports with internal signals *******/
wire clk    = PB[1];
wire [1:0] read_addr1 = S[1:0];
wire [1:0] read_addr2 = S[3:2];
wire [1:0] write_addr = S[5:4];
wire write_enable = S[6];
wire [3:0] write_data = S[11:8];

/************* The logic of this experiment *************/
localparam N = 4;   //寄存器字长
// 实例化2-4译码器

// 实例化寄存器

// 实例化4-1多路器 


/***** Internal signals assignment to output ports ******/
assign L[0] = load0;
assign L[1] = load1;
assign L[2] = load2;
assign L[3] = load3;
SevenSegDecode ssdecode_inst0(.iData(R0_Q), .oSeg(SD0));
SevenSegDecode ssdecode_inst1(.iData(R1_Q), .oSeg(SD1));
SevenSegDecode ssdecode_inst2(.iData(R2_Q), .oSeg(SD2));
SevenSegDecode ssdecode_inst3(.iData(R3_Q), .oSeg(SD3));
SevenSegDecode ssdecode_inst4(.iData(read_data1), .oSeg(SD4));
SevenSegDecode ssdecode_inst5(.iData(read_data2), .oSeg(SD5));</pre>
</div>
</div>
</div>
</div>
</li>
<li>
<p>实例化2-4译码器、4个（或3个）数据寄存器、两个4选1多路器模块，并按照<a href="#fig-9">图 2</a>连接各模块。</p>
</li>
<li>
<p>用 <code>localparam</code> 定义寄存器字长N，并且在实例化寄存器和4选1多路器时使用该参数。</p>
</li>
<li>
<p>R0寄存器读出值恒为0。</p>
<div class="paragraph">
<p>有多种方法实现R0恒为零。如4选1多路器的“0”输入端连接常数“0”，则无需实例化R0；或者实例化R0，但Reset端口固定连接为 <code>1&#8217;b1</code>，使其一直处于复位状态。</p>
</div>
</li>
<li>
<p>寄存器堆不具有复位功能，可以在实例化时将DataReg模块的Reset端口固定连接为 <code>1&#8217;b0</code>。</p>
</li>
</ol>
</div>
</li>
</ol>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="注"></i>
</td>
<td class="content">
<div class="title">关于写时读</div>
<div class="paragraph">
<p>从某一个读端口读出某一个寄存器的内容时，如果写端口同时也在向这个寄存器写入新数据，那么读出的是以前的旧数据还是正在写入的新数据？这两种方案对后面CPU实验流水线数据冲突的解决方案有影响。我们采用的方案是读出之前存入寄存器的旧数据。</p>
</div>
<div class="paragraph">
<p>在一些教材上也有采用读出新数据的方案，其具体实现方法有两种。一种是在前半个周期写入，后半个周期从已经写入的寄存器中读出，这种方法需要有足够的周期长度；另一种方法是“旁路”，如果读出的寄存器号与写入的寄存器号相等，写寄存器的同时将要写入的数据直接送到读端口。</p>
</div>
</td>
</tr>
</table>
</div>
<div class="sidebarblock text-center">
<div class="content">
<div class="title">许可 | License</div>
<div class="paragraph">
<p><a href="https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh">CC BY-NC-SA：署名-非商业性使用-相同方式共享 4.0 国际许可协议</a></p>
</div>
</div>
</div>
</div>
</div>
</article>
  </div>
</main>
</div>
<footer class="footer">
  <p>This page was built using the Antora default UI.</p>
  <p>The source code for this UI is licensed under the terms of the MPL-2.0 license.</p>
</footer>
<script id="site-script" src="../../../_/js/site.js" data-ui-root-path="../../../_"></script>
<script async src="../../../_/js/vendor/highlight.js"></script>
  </body>
</html>
