Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: "/opt/Xilinx/Vivado/2019.2/data/verilog/src/unisims/OSERDESE2.v" Line 463: Timing violation in scope /mandelbrot_pinout/VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/TChk463_48792 at time 2374 ps $setuphold (posedge CLKDIV,posedge RST,(0:0:0),(0:0:0),notifier,clkdiv_en_p,clkdiv_en_p,delay_CLKDIV,delay_RST) 
WARNING: "/opt/Xilinx/Vivado/2019.2/data/verilog/src/unisims/OSERDESE2.v" Line 463: Timing violation in scope /mandelbrot_pinout/VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/TChk463_49744 at time 2374 ps $setuphold (posedge CLKDIV,posedge RST,(0:0:0),(0:0:0),notifier,clkdiv_en_p,clkdiv_en_p,delay_CLKDIV,delay_RST) 
WARNING: "/opt/Xilinx/Vivado/2019.2/data/verilog/src/unisims/OSERDESE2.v" Line 463: Timing violation in scope /mandelbrot_pinout/VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/TChk463_48792 at time 2374 ps $setuphold (posedge CLKDIV,posedge RST,(0:0:0),(0:0:0),notifier,clkdiv_en_p,clkdiv_en_p,delay_CLKDIV,delay_RST) 
WARNING: "/opt/Xilinx/Vivado/2019.2/data/verilog/src/unisims/OSERDESE2.v" Line 463: Timing violation in scope /mandelbrot_pinout/VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/TChk463_49744 at time 2374 ps $setuphold (posedge CLKDIV,posedge RST,(0:0:0),(0:0:0),notifier,clkdiv_en_p,clkdiv_en_p,delay_CLKDIV,delay_RST) 
WARNING: "/opt/Xilinx/Vivado/2019.2/data/verilog/src/unisims/OSERDESE2.v" Line 463: Timing violation in scope /mandelbrot_pinout/VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/TChk463_48792 at time 2374 ps $setuphold (posedge CLKDIV,posedge RST,(0:0:0),(0:0:0),notifier,clkdiv_en_p,clkdiv_en_p,delay_CLKDIV,delay_RST) 
WARNING: "/opt/Xilinx/Vivado/2019.2/data/verilog/src/unisims/OSERDESE2.v" Line 463: Timing violation in scope /mandelbrot_pinout/VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/TChk463_49744 at time 2374 ps $setuphold (posedge CLKDIV,posedge RST,(0:0:0),(0:0:0),notifier,clkdiv_en_p,clkdiv_en_p,delay_CLKDIV,delay_RST) 
WARNING: "/opt/Xilinx/Vivado/2019.2/data/verilog/src/unisims/OSERDESE2.v" Line 463: Timing violation in scope /mandelbrot_pinout/VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/TChk463_48792 at time 2374 ps $setuphold (posedge CLKDIV,posedge RST,(0:0:0),(0:0:0),notifier,clkdiv_en_p,clkdiv_en_p,delay_CLKDIV,delay_RST) 
WARNING: "/opt/Xilinx/Vivado/2019.2/data/verilog/src/unisims/OSERDESE2.v" Line 463: Timing violation in scope /mandelbrot_pinout/VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/TChk463_49744 at time 2374 ps $setuphold (posedge CLKDIV,posedge RST,(0:0:0),(0:0:0),notifier,clkdiv_en_p,clkdiv_en_p,delay_CLKDIV,delay_RST) 
