--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8626 paths analyzed, 1506 endpoints analyzed, 283 failing endpoints
 283 timing errors detected. (283 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  72.266ns.
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B (RAMB16_X0Y7.ENB), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rd_a1_11 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B (RAM)
  Requirement:          0.834ns
  Data Path Delay:      5.987ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    o_jc_0_OBUF rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rd_a1_11 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y82.XQ      Tcko                  0.591   rd_a1<11>
                                                       rd_a1_11
    SLICE_X77Y66.G3      net (fanout=20)       1.606   rd_a1<11>
    SLICE_X77Y66.Y       Tilo                  0.704   state_cmp_eq000033
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out51
    RAMB16_X0Y7.ENB      net (fanout=2)        2.316   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb
    RAMB16_X0Y7.CLKB     Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (2.065ns logic, 3.922ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rd_a1_14 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B (RAM)
  Requirement:          0.834ns
  Data Path Delay:      5.398ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    o_jc_0_OBUF rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rd_a1_14 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y69.XQ      Tcko                  0.591   rd_a1<14>
                                                       rd_a1_14
    SLICE_X77Y66.G4      net (fanout=20)       1.017   rd_a1<14>
    SLICE_X77Y66.Y       Tilo                  0.704   state_cmp_eq000033
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out51
    RAMB16_X0Y7.ENB      net (fanout=2)        2.316   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb
    RAMB16_X0Y7.CLKB     Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (2.065ns logic, 3.333ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rd_a1_12 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B (RAM)
  Requirement:          0.834ns
  Data Path Delay:      5.098ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    o_jc_0_OBUF rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rd_a1_12 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y67.YQ      Tcko                  0.587   rd_a1<13>
                                                       rd_a1_12
    SLICE_X77Y66.G1      net (fanout=20)       0.721   rd_a1<12>
    SLICE_X77Y66.Y       Tilo                  0.704   state_cmp_eq000033
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out51
    RAMB16_X0Y7.ENB      net (fanout=2)        2.316   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb
    RAMB16_X0Y7.CLKB     Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (2.061ns logic, 3.037ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point state1_FSM_FFd2 (SLICE_X62Y90.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/initialized (FF)
  Destination:          state1_FSM_FFd2 (FF)
  Requirement:          0.834ns
  Data Path Delay:      2.513ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.363ns (1.687 - 5.050)
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    clkcambuf rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/initialized to state1_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y106.XQ     Tcko                  0.592   c1/initialized
                                                       c1/initialized
    SLICE_X62Y90.F3      net (fanout=3)        1.029   c1/initialized
    SLICE_X62Y90.CLK     Tfck                  0.892   state1_FSM_FFd2
                                                       state1_FSM_FFd2-In1
                                                       state1_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (1.484ns logic, 1.029ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point state1_FSM_FFd1 (SLICE_X62Y90.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/initialized (FF)
  Destination:          state1_FSM_FFd1 (FF)
  Requirement:          0.834ns
  Data Path Delay:      2.513ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.363ns (1.687 - 5.050)
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    clkcambuf rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/initialized to state1_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y106.XQ     Tcko                  0.592   c1/initialized
                                                       c1/initialized
    SLICE_X62Y90.G3      net (fanout=3)        1.029   c1/initialized
    SLICE_X62Y90.CLK     Tgck                  0.892   state1_FSM_FFd2
                                                       state1_FSM_FFd1-In1
                                                       state1_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (1.484ns logic, 1.029ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y4.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_7 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.110 - 0.082)
  Source Clock:         o_jc_0_OBUF rising at 10.000ns
  Destination Clock:    o_jc_0_OBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_7 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y41.XQ      Tcko                  0.474   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    RAMB16_X1Y4.ADDRA7   net (fanout=21)       0.775   inst_ov7670capt1/address<7>
    RAMB16_X1Y4.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.343ns logic, 0.775ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y5.ADDRA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_1 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.105 - 0.093)
  Source Clock:         o_jc_0_OBUF rising at 10.000ns
  Destination Clock:    o_jc_0_OBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_1 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y40.XQ      Tcko                  0.474   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_1
    RAMB16_X1Y5.ADDRA1   net (fanout=21)       0.762   inst_ov7670capt1/address<1>
    RAMB16_X1Y5.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.343ns logic, 0.762ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y5.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_5 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.105 - 0.091)
  Source Clock:         o_jc_0_OBUF rising at 10.000ns
  Destination Clock:    o_jc_0_OBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_5 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y42.XQ      Tcko                  0.474   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    RAMB16_X1Y5.ADDRA5   net (fanout=21)       0.764   inst_ov7670capt1/address<5>
    RAMB16_X1Y5.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.107ns (0.343ns logic, 0.764ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_0/SR
  Location pin: SLICE_X60Y59.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_0/SR
  Location pin: SLICE_X60Y59.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u1/clockp<1>/CLK
  Logical resource: u1/clockp_0/CK
  Location pin: SLICE_X60Y59.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 20 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 20 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_1/SR
  Location pin: SLICE_X60Y59.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<1>/SR
  Logical resource: u1/clockp_1/SR
  Location pin: SLICE_X60Y59.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u1/clockp<1>/CLK
  Logical resource: u1/clockp_1/CK
  Location pin: SLICE_X60Y59.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 20 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 20 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<3>/SR
  Logical resource: u1/clockp_2/SR
  Location pin: SLICE_X60Y77.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: u1/clockp<3>/SR
  Logical resource: u1/clockp_2/SR
  Location pin: SLICE_X60Y77.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u1/clockp<3>/CLK
  Logical resource: u1/clockp_2/CK
  Location pin: SLICE_X60Y77.CLK
  Clock network: clkcambuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.48 HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12521 paths analyzed, 735 endpoints analyzed, 69 failing endpoints
 69 timing errors detected. (69 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 350.309ns.
--------------------------------------------------------------------------------

Paths for end point spi_data_byte_data_5 (SLICE_X79Y68.F3), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -13.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B (RAM)
  Destination:          spi_data_byte_data_5 (FF)
  Requirement:          0.833ns
  Data Path Delay:      10.186ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.781ns (5.070 - 8.851)
  Source Clock:         o_jc_0_OBUF rising at 20.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B to spi_data_byte_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y7.DOB5     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B
    SLICE_X79Y79.G4      net (fanout=1)        2.779   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_944
    SLICE_X79Y79.F5      Tif5                  0.875   rd_d1<5>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_944_rt
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5_32
    SLICE_X79Y78.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f533
    SLICE_X79Y78.FX      Tinbfx                0.463   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_21/F5.I1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_21/MUXF6
    SLICE_X78Y79.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f622
    SLICE_X78Y79.FX      Tinbfx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_10/MUXF6.I1/F5.I0
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_10/MUXF7
    SLICE_X79Y79.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f711
    SLICE_X79Y79.Y       Tif6y                 0.521   rd_d1<5>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_10
    SLICE_X79Y68.G3      net (fanout=1)        0.808   rd_d1<5>
    SLICE_X79Y68.Y       Tilo                  0.704   spi_data_byte_data<5>
                                                       spi_data_byte_data_mux0000<5>9
    SLICE_X79Y68.F3      net (fanout=1)        0.023   spi_data_byte_data_mux0000<5>9
    SLICE_X79Y68.CLK     Tfck                  0.837   spi_data_byte_data<5>
                                                       spi_data_byte_data_mux0000<5>20
                                                       spi_data_byte_data_5
    -------------------------------------------------  ---------------------------
    Total                                     10.186ns (6.576ns logic, 3.610ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          spi_data_byte_data_5 (FF)
  Requirement:          0.833ns
  Data Path Delay:      9.968ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.778ns (5.070 - 8.848)
  Source Clock:         o_jc_0_OBUF rising at 20.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram.B to spi_data_byte_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB0    Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X78Y80.G3      net (fanout=8)        2.502   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011
    SLICE_X78Y80.F5      Tif5                  1.033   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f535
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011_rt_pack_1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f5_34
    SLICE_X78Y80.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f535
    SLICE_X78Y80.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f535
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_22
    SLICE_X78Y81.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f623
    SLICE_X78Y81.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f534
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_10
    SLICE_X79Y79.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f711
    SLICE_X79Y79.Y       Tif6y                 0.521   rd_d1<5>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_10
    SLICE_X79Y68.G3      net (fanout=1)        0.808   rd_d1<5>
    SLICE_X79Y68.Y       Tilo                  0.704   spi_data_byte_data<5>
                                                       spi_data_byte_data_mux0000<5>9
    SLICE_X79Y68.F3      net (fanout=1)        0.023   spi_data_byte_data_mux0000<5>9
    SLICE_X79Y68.CLK     Tfck                  0.837   spi_data_byte_data<5>
                                                       spi_data_byte_data_mux0000<5>20
                                                       spi_data_byte_data_5
    -------------------------------------------------  ---------------------------
    Total                                      9.968ns (6.635ns logic, 3.333ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          spi_data_byte_data_5 (FF)
  Requirement:          0.833ns
  Data Path Delay:      9.968ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.778ns (5.070 - 8.848)
  Source Clock:         o_jc_0_OBUF rising at 20.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram.B to spi_data_byte_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB0    Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X78Y80.F3      net (fanout=8)        2.502   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011
    SLICE_X78Y80.F5      Tif5                  1.033   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f535
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011_rt
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f5_34
    SLICE_X78Y80.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f535
    SLICE_X78Y80.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f535
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_22
    SLICE_X78Y81.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f623
    SLICE_X78Y81.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f534
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_10
    SLICE_X79Y79.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f711
    SLICE_X79Y79.Y       Tif6y                 0.521   rd_d1<5>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_10
    SLICE_X79Y68.G3      net (fanout=1)        0.808   rd_d1<5>
    SLICE_X79Y68.Y       Tilo                  0.704   spi_data_byte_data<5>
                                                       spi_data_byte_data_mux0000<5>9
    SLICE_X79Y68.F3      net (fanout=1)        0.023   spi_data_byte_data_mux0000<5>9
    SLICE_X79Y68.CLK     Tfck                  0.837   spi_data_byte_data<5>
                                                       spi_data_byte_data_mux0000<5>20
                                                       spi_data_byte_data_5
    -------------------------------------------------  ---------------------------
    Total                                      9.968ns (6.635ns logic, 3.333ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point spi_data_byte_data_0 (SLICE_X90Y60.F1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     -13.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B (RAM)
  Destination:          spi_data_byte_data_0 (FF)
  Requirement:          0.833ns
  Data Path Delay:      10.165ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.740ns (5.111 - 8.851)
  Source Clock:         o_jc_0_OBUF rising at 20.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B to spi_data_byte_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y7.DOB0     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B
    SLICE_X77Y59.G4      net (fanout=1)        2.484   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9
    SLICE_X77Y59.F5      Tif5                  0.875   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9_rt
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5
    SLICE_X77Y58.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5
    SLICE_X77Y58.FX      Tinbfx                0.463   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6/F5.I1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6/MUXF6
    SLICE_X76Y59.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6
    SLICE_X76Y59.FX      Tinbfx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7/MUXF6.I1/F5.I0
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7/MUXF7
    SLICE_X77Y59.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7
    SLICE_X77Y59.Y       Tif6y                 0.521   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X91Y61.G3      net (fanout=1)        0.931   rd_d1<0>
    SLICE_X91Y61.Y       Tilo                  0.704   spi_data_byte_data_mux0000<4>0
                                                       spi_data_byte_data_mux0000<0>2
    SLICE_X90Y60.F1      net (fanout=1)        0.119   spi_data_byte_data_mux0000<0>2
    SLICE_X90Y60.CLK     Tfck                  0.892   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>17
                                                       spi_data_byte_data_0
    -------------------------------------------------  ---------------------------
    Total                                     10.165ns (6.631ns logic, 3.534ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.B (RAM)
  Destination:          spi_data_byte_data_0 (FF)
  Requirement:          0.833ns
  Data Path Delay:      8.455ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.717ns (5.111 - 8.828)
  Source Clock:         o_jc_0_OBUF rising at 20.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.B to spi_data_byte_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOB0     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.B
    SLICE_X77Y59.F1      net (fanout=1)        0.774   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<0>
    SLICE_X77Y59.F5      Tif5                  0.875   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_82
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5
    SLICE_X77Y58.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5
    SLICE_X77Y58.FX      Tinbfx                0.463   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6/F5.I1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6/MUXF6
    SLICE_X76Y59.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6
    SLICE_X76Y59.FX      Tinbfx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7/MUXF6.I1/F5.I0
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7/MUXF7
    SLICE_X77Y59.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7
    SLICE_X77Y59.Y       Tif6y                 0.521   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X91Y61.G3      net (fanout=1)        0.931   rd_d1<0>
    SLICE_X91Y61.Y       Tilo                  0.704   spi_data_byte_data_mux0000<4>0
                                                       spi_data_byte_data_mux0000<0>2
    SLICE_X90Y60.F1      net (fanout=1)        0.119   spi_data_byte_data_mux0000<0>2
    SLICE_X90Y60.CLK     Tfck                  0.892   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>17
                                                       spi_data_byte_data_0
    -------------------------------------------------  ---------------------------
    Total                                      8.455ns (6.631ns logic, 1.824ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          spi_data_byte_data_0 (FF)
  Requirement:          0.833ns
  Data Path Delay:      8.334ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.720ns (5.111 - 8.831)
  Source Clock:         o_jc_0_OBUF rising at 20.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B to spi_data_byte_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOB0     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X77Y60.G1      net (fanout=8)        0.653   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_10
    SLICE_X77Y60.F5      Tif5                  0.875   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f52
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_10_rt_pack_1.2
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5_1
    SLICE_X77Y60.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f52
    SLICE_X77Y60.FX      Tinafx                0.463   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f52
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f6
    SLICE_X76Y61.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f6
    SLICE_X76Y61.FX      Tinbfx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f51
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7
    SLICE_X77Y59.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7
    SLICE_X77Y59.Y       Tif6y                 0.521   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X91Y61.G3      net (fanout=1)        0.931   rd_d1<0>
    SLICE_X91Y61.Y       Tilo                  0.704   spi_data_byte_data_mux0000<4>0
                                                       spi_data_byte_data_mux0000<0>2
    SLICE_X90Y60.F1      net (fanout=1)        0.119   spi_data_byte_data_mux0000<0>2
    SLICE_X90Y60.CLK     Tfck                  0.892   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>17
                                                       spi_data_byte_data_0
    -------------------------------------------------  ---------------------------
    Total                                      8.334ns (6.631ns logic, 1.703ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------

Paths for end point spi_data_byte_data_3 (SLICE_X77Y68.F4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     -13.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.B (RAM)
  Destination:          spi_data_byte_data_3 (FF)
  Requirement:          0.833ns
  Data Path Delay:      10.056ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.829ns (5.059 - 8.888)
  Source Clock:         o_jc_0_OBUF rising at 20.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.B to spi_data_byte_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB3     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.B
    SLICE_X77Y75.G4      net (fanout=1)        1.991   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_98
    SLICE_X77Y75.F5      Tif5                  0.875   rd_d1<11>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_98_rt
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5_5
    SLICE_X77Y74.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f56
    SLICE_X77Y74.FX      Tinbfx                0.463   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_3/F5.I1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_3/MUXF6
    SLICE_X76Y75.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f64
    SLICE_X76Y75.FX      Tinbfx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_1/MUXF6.I1/F5.I0
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_1/MUXF7
    SLICE_X77Y75.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f72
    SLICE_X77Y75.Y       Tif6y                 0.521   rd_d1<11>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_1
    SLICE_X73Y71.G4      net (fanout=1)        0.559   rd_d1<11>
    SLICE_X73Y71.X       Tif5x                 1.025   spi_data_byte_data_mux0000<3>6
                                                       spi_data_byte_data_mux0000<3>61
                                                       spi_data_byte_data_mux0000<3>6_f5
    SLICE_X77Y68.F4      net (fanout=1)        0.609   spi_data_byte_data_mux0000<3>6
    SLICE_X77Y68.CLK     Tfck                  0.837   spi_data_byte_data<3>
                                                       spi_data_byte_data_mux0000<3>24
                                                       spi_data_byte_data_3
    -------------------------------------------------  ---------------------------
    Total                                     10.056ns (6.897ns logic, 3.159ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          spi_data_byte_data_3 (FF)
  Requirement:          0.833ns
  Data Path Delay:      9.156ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.769ns (5.059 - 8.828)
  Source Clock:         o_jc_0_OBUF rising at 20.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram.B to spi_data_byte_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0    Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X76Y76.G2      net (fanout=8)        1.032   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
    SLICE_X76Y76.F5      Tif5                  1.033   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f58
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102_rt_pack_1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f5_7
    SLICE_X76Y76.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f58
    SLICE_X76Y76.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f58
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_4
    SLICE_X76Y77.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f65
    SLICE_X76Y77.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f57
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_1
    SLICE_X77Y75.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f72
    SLICE_X77Y75.Y       Tif6y                 0.521   rd_d1<11>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_1
    SLICE_X73Y71.G4      net (fanout=1)        0.559   rd_d1<11>
    SLICE_X73Y71.X       Tif5x                 1.025   spi_data_byte_data_mux0000<3>6
                                                       spi_data_byte_data_mux0000<3>61
                                                       spi_data_byte_data_mux0000<3>6_f5
    SLICE_X77Y68.F4      net (fanout=1)        0.609   spi_data_byte_data_mux0000<3>6
    SLICE_X77Y68.CLK     Tfck                  0.837   spi_data_byte_data<3>
                                                       spi_data_byte_data_mux0000<3>24
                                                       spi_data_byte_data_3
    -------------------------------------------------  ---------------------------
    Total                                      9.156ns (6.956ns logic, 2.200ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          spi_data_byte_data_3 (FF)
  Requirement:          0.833ns
  Data Path Delay:      9.156ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -3.769ns (5.059 - 8.828)
  Source Clock:         o_jc_0_OBUF rising at 20.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram.B to spi_data_byte_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB0    Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X76Y77.G2      net (fanout=8)        1.032   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102
    SLICE_X76Y77.F5      Tif5                  1.033   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f57
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102_rt_pack_1.1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5_6
    SLICE_X76Y76.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f57
    SLICE_X76Y76.FX      Tinbfx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f58
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_4
    SLICE_X76Y77.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f65
    SLICE_X76Y77.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f57
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_1
    SLICE_X77Y75.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f72
    SLICE_X77Y75.Y       Tif6y                 0.521   rd_d1<11>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_1
    SLICE_X73Y71.G4      net (fanout=1)        0.559   rd_d1<11>
    SLICE_X73Y71.X       Tif5x                 1.025   spi_data_byte_data_mux0000<3>6
                                                       spi_data_byte_data_mux0000<3>61
                                                       spi_data_byte_data_mux0000<3>6_f5
    SLICE_X77Y68.F4      net (fanout=1)        0.609   spi_data_byte_data_mux0000<3>6
    SLICE_X77Y68.CLK     Tfck                  0.837   spi_data_byte_data<3>
                                                       spi_data_byte_data_mux0000<3>24
                                                       spi_data_byte_data_3
    -------------------------------------------------  ---------------------------
    Total                                      9.156ns (6.956ns logic, 2.200ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.48 HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point state0_FSM_FFd30 (SLICE_X71Y86.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state0_FSM_FFd31 (FF)
  Destination:          state0_FSM_FFd30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.989ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         cc rising at 20.833ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state0_FSM_FFd31 to state0_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y84.YQ      Tcko                  0.470   state0_FSM_FFd32
                                                       state0_FSM_FFd31
    SLICE_X71Y86.BY      net (fanout=3)        0.384   state0_FSM_FFd31
    SLICE_X71Y86.CLK     Tckdi       (-Th)    -0.135   state0_FSM_FFd30
                                                       state0_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                      0.989ns (0.605ns logic, 0.384ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point state0_FSM_FFd38 (SLICE_X69Y78.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state0_FSM_FFd39 (FF)
  Destination:          state0_FSM_FFd38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.004 - 0.008)
  Source Clock:         cc rising at 20.833ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state0_FSM_FFd39 to state0_FSM_FFd38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y81.YQ      Tcko                  0.522   state0_FSM_FFd40
                                                       state0_FSM_FFd39
    SLICE_X69Y78.BY      net (fanout=3)        0.448   state0_FSM_FFd39
    SLICE_X69Y78.CLK     Tckdi       (-Th)    -0.135   state0_FSM_FFd38
                                                       state0_FSM_FFd38
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.657ns logic, 0.448ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd5 (SLICE_X66Y109.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd6 (FF)
  Destination:          c1/state_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.124ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.021 - 0.022)
  Source Clock:         cc rising at 20.833ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd6 to c1/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y106.YQ     Tcko                  0.522   c1/state_FSM_FFd7
                                                       c1/state_FSM_FFd6
    SLICE_X66Y109.BY     net (fanout=4)        0.450   c1/state_FSM_FFd6
    SLICE_X66Y109.CLK    Tckdi       (-Th)    -0.152   c1/state_FSM_FFd5
                                                       c1/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.124ns (0.674ns logic, 0.450ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.48 HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: state_FSM_FFd2/SR
  Logical resource: state_FSM_FFd2/SR
  Location pin: SLICE_X74Y77.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: state_FSM_FFd2/SR
  Logical resource: state_FSM_FFd2/SR
  Location pin: SLICE_X74Y77.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: pvs/SR
  Logical resource: pvs/SR
  Location pin: SLICE_X73Y101.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|     72.266ns|    168.148ns|          283|           69|         8626|        12521|
| TS_cc1                        |     20.833ns|    350.309ns|          N/A|           69|            0|        12521|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |   14.007|    5.276|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 352  Score: 1130821  (Setup/Max: 1130821, Hold: 0)

Constraints cover 21147 paths, 0 nets, and 4772 connections

Design statistics:
   Minimum period: 350.309ns{1}   (Maximum frequency:   2.855MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 17 13:57:01 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 381 MB



