// Seed: 133107098
module module_0 (
    output tri id_0,
    output wire id_1,
    input uwire id_2,
    input wand id_3,
    input wire id_4,
    input tri void id_5,
    input tri1 id_6,
    input tri0 id_7,
    output wor id_8#(
        .id_11(1),
        .id_12(1'h0)
    ),
    input wor id_9
);
endmodule
module module_0 (
    input uwire id_0,
    output wand id_1,
    input uwire module_1,
    input tri id_3,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wand id_8,
    input tri1 id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri id_12,
    output uwire id_13
    , id_16,
    input tri0 id_14
);
  assign id_7 = 1;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_4,
      id_4,
      id_9,
      id_4,
      id_0,
      id_4,
      id_1,
      id_12
  );
endmodule
