<root><simulation><result_generated_time />2023-11-08 21:19:18<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 7, 'OX': 7, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 960}<im2col_enable />False<total_MAC_operation />423360<total_data_size_element />{'W': 8640, 'I': 77760, 'O': 47040}<total_data_reuse />{'W': 49, 'I': 5.444444444444445, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 1)], [('K', 1)]], [], []]<I />[[[], [('K', 1)]], [[('C', 1)], []], [], []]<O />[[[('C', 1)], []], [[], [('K', 1)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 7), ('OX', 7), ('FX', 3)], [('FY', 3)], []]<I />[[('OY', 7), ('OX', 7), ('FX', 3)], [('FY', 3)], []]<O />[[('OY', 7), ('OX', 7), ('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [1.0, 5.44, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [504, 648, 648], 'O': [392, 392, 392], 'O_partial': [392, 0, 0], 'O_final': [0, 392, 392]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.98, 0.0, 0.0], 'O': [0.77, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.0, 0.0], 'I': [0.98, 0.0, 0.0], 'O': [0.77, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 24, 72], 'I': [504, 648, 648], 'O': [392, 392, 392], 'O_partial': [392, 0, 0], 'O_final': [0, 392, 392]}<total_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[8640, 8640], [8640, 8640], [8640, 0]]<I />[[423360, 77760], [77760, 77760], [77760, 0]]<O />[[(376320, 423360), (47040, 0)], [(0, 47040), (47040, 0)], [(0, 47040), (0, 0)]]<O_partial />[[(376320, 423360), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (47040, 0)], [(0, 47040), (47040, 0)], [(0, 47040), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1080, 1080], [135, 135], [34, 0]]<I />[[52920, 9720], [1215, 1215], [304, 0]]<O />[[(47040, 52920), (5880, 0)], [(0, 735), (735, 0)], [(0, 184), (0, 0)]]<O_partial />[([47040, 52920], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [5880, 0]), ([0, 735], [735, 0]), ([0, 184], [0, 0])]</mem_access_count_word><mac_count><active />423360<idle />433097280</mac_count></basic_info><energy><total_energy />22581495.6<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[0.0, 288.0, 384.0]<O />[0.0, 192.0, 288.0]</mem_energy_breakdown><MAC_energy><active_MAC />925465.0<idle_MAC />21654864.0<total />22580329.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.001<utilization_without_data_loading />0.001<utilization_spatial />0.001<utilization_temporal_with_data_loading />0.9757<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />433920<latency_cycle_without_data_loading />423360<ideal_computing_cycle />423360<data_loading><load_cycle_total />10560<load_cycle_individual />{'W': [960, 960, 0], 'I': [7680, 1920, 0]}<load_cycle_combined />{'W': 1920, 'I': 8640}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-422400], [-282240, -282240], [-423360, -423360]], 'I': [[-422400], [-78720, -92160], [-423360, -423360]], 'O': [[-423360], [-41280, -46080], [-422400, -423360]]}<mem_stall_cycle_shared />{'W': [[-422400], [-282240, 0], [0, 0]], 'I': [[-422400], [-78720, 0], [0, 0]], 'O': [[-423360], [-41280, -46080], [-422400, -423360]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [504, 648, 648], 'O': [392, 392, 392], 'O_partial': [392, 0, 0], 'O_final': [0, 392, 392]}<data_size_each_level_total />{'W': [24, 72, 72], 'I': [504, 648, 648], 'O': [392, 392, 392]}<loop_cycles_each_level />{'W': [147, 441, 441], 'I': [147, 441, 441], 'O': [441, 441, 441]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 3, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [0.2, 0.2], [0.2, 0.2]], 'I': [[8.0, 3.4], [3.4, 1.5], [1.5, 1.5]], 'O': [[8.0, 0.9], [0.9, 0.9], [0.9, 0.9]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [0.2, 0.2], [0.2, 0.2]], 'I': [[8.0, 10.3], [10.3, 4.4], [4.4, 1.5]], 'O': [[8.0, 8.0], [8.0, 0.9], [0.9, 0.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [0.2, 0.2], [0.2, 0]], 'I': [[8.0, 10.3], [10.3, 1.5], [1.5, 0]], 'O': [[8.0, 8.0], [8.0, 0.9], [0.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [11.3, 9.6], [1.6, 0.9]], 'I': [[8.0, 10.3], [11.3, 9.6], [1.6, 0.9]], 'O': [[8.0, 8.0], [11.3, 9.6], [1.6, 0.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 441], [147, 147, 3], [441, 441, 1]], 'I': [[1, 1, 441], [49, 147, 3], [441, 441, 1]], 'O': [[1, 1, 441], [49, 441, 1], [441, 441, 1]]}<trans_time_real />{'W': [[0, 1, 441], [[0, 147, 3], [0, 147, 3]], [[0, 441, 1], [0, 441, 1]]], 'I': [[0, 1, 441], [[8, 147, 3], [1, 147, 3]], [[1, 441, 1], [0, 441, 1]]], 'O': [[0, 1, 441], [[6, 441, 1], [1, 441, 1]], [[1, 441, 1], [0, 441, 1]]]}<single_stall_cycle />{'W': [[-1], [-147, -147], [-441, -441]], 'I': [[-1], [-41, -48], [-440, -441]], 'O': [[-1], [-43, -48], [-440, -441]]}<single_stall_count />{'W': [440, 2, 0], 'I': [440, 2, 0], 'O': [441, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [16, 0], 'O': [6, 1]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-425, -441], [-435, -440]], 1: [[-441, -441], [-440, -441]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.3<mem_area />120.3<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0.317</simulation></root>