

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Thu Feb 13 20:31:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir3
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.560 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      106|      106|  0.530 us|  0.530 us|  102|  102|  loop auto-rewind stp (delay=2 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sample_loop  |      104|      104|         6|          1|          1|   100|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     401|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     0|      36|    2929|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     162|    -|
|Register         |        -|     -|     470|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     506|    3492|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------+---------------------+---------+----+----+-----+-----+
    |control_s_axi_U         |control_s_axi        |        0|   0|  36|   40|    0|
    |mul_17s_12ns_29_2_1_U4  |mul_17s_12ns_29_2_1  |        0|   0|   0|  321|    0|
    |mul_17s_13ns_30_2_1_U8  |mul_17s_13ns_30_2_1  |        0|   0|   0|  321|    0|
    |mul_17s_13s_30_2_1_U9   |mul_17s_13s_30_2_1   |        0|   0|   0|  321|    0|
    |mul_17s_14ns_31_2_1_U7  |mul_17s_14ns_31_2_1  |        0|   0|   0|  321|    0|
    |mul_17s_14s_31_2_1_U3   |mul_17s_14s_31_2_1   |        0|   0|   0|  321|    0|
    |mul_17s_15ns_32_2_1_U2  |mul_17s_15ns_32_2_1  |        0|   0|   0|  321|    0|
    |mul_17s_15ns_32_2_1_U5  |mul_17s_15ns_32_2_1  |        0|   0|   0|  321|    0|
    |mul_17s_15s_32_2_1_U1   |mul_17s_15s_32_2_1   |        0|   0|   0|  321|    0|
    |mul_17s_15s_32_2_1_U6   |mul_17s_15s_32_2_1   |        0|   0|   0|  321|    0|
    +------------------------+---------------------+---------+----+----+-----+-----+
    |Total                   |                     |        0|   0|  36| 2929|    0|
    +------------------------+---------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_389_p2            |         +|   0|  0|  40|          33|          33|
    |add_ln25_2_fu_417_p2            |         +|   0|  0|  40|          33|          33|
    |add_ln25_3_fu_496_p2            |         +|   0|  0|  40|          33|          33|
    |add_ln25_4_fu_523_p2            |         +|   0|  0|  40|          33|          33|
    |add_ln25_5_fu_551_p2            |         +|   0|  0|  40|          33|          33|
    |add_ln25_6_fu_577_p2            |         +|   0|  0|  40|          33|          33|
    |add_ln25_7_fu_604_p2            |         +|   0|  0|  40|          33|          33|
    |add_ln25_8_fu_631_p2            |         +|   0|  0|  40|          33|          33|
    |add_ln25_fu_307_p2              |         +|   0|  0|  39|          32|          32|
    |n_fu_255_p2                     |         +|   0|  0|  14|           7|           1|
    |ap_condition_261                |       and|   0|  0|   2|           1|           1|
    |ap_condition_608                |       and|   0|  0|   2|           1|           1|
    |ap_condition_609                |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_261_p2             |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp0_stage0_01001_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 401|         317|         311|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n10_load         |   9|          2|    7|         14|
    |ap_sig_allocacmp_reg_10           |   9|          2|   17|         34|
    |ap_sig_allocacmp_reg_11           |   9|          2|   17|         34|
    |ap_sig_allocacmp_reg_9            |   9|          2|   17|         34|
    |in_r_TDATA_blk_n                  |   9|          2|    1|          2|
    |n10_fu_120                        |   9|          2|    7|         14|
    |out_r_TDATA_blk_n                 |   9|          2|    1|          2|
    |reg_1_fu_128                      |   9|          2|   17|         34|
    |reg_2_fu_132                      |   9|          2|   17|         34|
    |reg_3_fu_136                      |   9|          2|   17|         34|
    |reg_4_fu_140                      |   9|          2|   17|         34|
    |reg_5_fu_144                      |   9|          2|   17|         34|
    |reg_6_fu_148                      |   9|          2|   17|         34|
    |reg_7_fu_152                      |   9|          2|   17|         34|
    |reg_81_fu_116                     |   9|          2|   17|         34|
    |reg_fu_124                        |   9|          2|   17|         34|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 162|         36|  222|        444|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg         |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg_iter0   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_rst_n_inv                                      |   1|   0|    1|          0|
    |ap_rst_reg_1                                      |   1|   0|    1|          0|
    |ap_rst_reg_2                                      |   1|   0|    1|          0|
    |mul_ln25_1_reg_758                                |  32|   0|   32|          0|
    |mul_ln25_3_reg_778                                |  29|   0|   29|          0|
    |mul_ln25_4_reg_788                                |  32|   0|   32|          0|
    |mul_ln25_6_reg_813                                |  31|   0|   31|          0|
    |mul_ln25_7_reg_823                                |  30|   0|   30|          0|
    |mul_ln25_8_reg_828                                |  30|   0|   30|          0|
    |n10_fu_120                                        |   7|   0|    7|          0|
    |reg_11_reg_722                                    |  17|   0|   17|          0|
    |reg_14_reg_747                                    |  17|   0|   17|          0|
    |reg_17_reg_728                                    |  17|   0|   17|          0|
    |reg_1_fu_128                                      |  17|   0|   17|          0|
    |reg_2_fu_132                                      |  17|   0|   17|          0|
    |reg_3_fu_136                                      |  17|   0|   17|          0|
    |reg_4_fu_140                                      |  17|   0|   17|          0|
    |reg_5_fu_144                                      |  17|   0|   17|          0|
    |reg_6_fu_148                                      |  17|   0|   17|          0|
    |reg_7_fu_152                                      |  17|   0|   17|          0|
    |reg_81_fu_116                                     |  17|   0|   17|          0|
    |reg_fu_124                                        |  17|   0|   17|          0|
    |tmp_3_reg_783                                     |  19|   0|   19|          0|
    |tmp_6_reg_818                                     |  19|   0|   19|          0|
    |trunc_ln_reg_753                                  |  18|   0|   18|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 470|   0|  470|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           fir|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           fir|  return value|
|in_r_TVALID            |   in|    1|           axis|          in_r|       pointer|
|in_r_TDATA             |   in|   24|           axis|          in_r|       pointer|
|in_r_TREADY            |  out|    1|           axis|          in_r|       pointer|
|out_r_TREADY           |   in|    1|           axis|         out_r|       pointer|
|out_r_TDATA            |  out|   24|           axis|         out_r|       pointer|
|out_r_TVALID           |  out|    1|           axis|         out_r|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

