<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_5a807171</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_5a807171'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_5a807171')">rsnoc_z_H_R_G_T2_U_U_5a807171</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.81</td>
<td class="s7 cl rt"><a href="mod1851.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod1851.html#Cond" > 56.25</a></td>
<td class="s1 cl rt"><a href="mod1851.html#Toggle" > 17.13</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1851.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1851.html#inst_tag_110923"  onclick="showContent('inst_tag_110923')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_T_main.TransportToGeneric</a></td>
<td class="s5 cl rt"> 52.81</td>
<td class="s7 cl rt"><a href="mod1851.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod1851.html#Cond" > 56.25</a></td>
<td class="s1 cl rt"><a href="mod1851.html#Toggle" > 17.13</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1851.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_5a807171'>
<hr>
<a name="inst_tag_110923"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_110923" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.service_socket_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.81</td>
<td class="s7 cl rt"><a href="mod1851.html#Line" > 75.81</a></td>
<td class="s5 cl rt"><a href="mod1851.html#Cond" > 56.25</a></td>
<td class="s1 cl rt"><a href="mod1851.html#Toggle" > 17.13</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1851.html#Branch" > 62.07</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.03</td>
<td class="s7 cl rt"> 79.55</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s2 cl rt"> 20.05</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 70.54</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 20.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2140.html#inst_tag_150907" >service_socket_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1822.html#inst_tag_110656" id="tag_urg_inst_110656">Ib</a></td>
<td class="s1 cl rt"> 17.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod223.html#inst_tag_13166" id="tag_urg_inst_13166">Ica</a></td>
<td class="s9 cl rt"> 98.86</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3363.html#inst_tag_259914" id="tag_urg_inst_259914">If</a></td>
<td class="s4 cl rt"> 43.16</td>
<td class="s7 cl rt"> 76.92</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 17.07</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.79</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod523.html#inst_tag_30866" id="tag_urg_inst_30866">Ifpa</a></td>
<td class="s2 cl rt"> 21.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2200.html#inst_tag_155324" id="tag_urg_inst_155324">Io</a></td>
<td class="s2 cl rt"> 24.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 24.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod932.html#inst_tag_40418" id="tag_urg_inst_40418">Ip</a></td>
<td class="s2 cl rt"> 25.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1938_0.html#inst_tag_131555" id="tag_urg_inst_131555">Irspp</a></td>
<td class="s2 cl rt"> 20.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767.html#inst_tag_34509" id="tag_urg_inst_34509">It</a></td>
<td class="s2 cl rt"> 21.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1357.html#inst_tag_78533" id="tag_urg_inst_78533">uci7337ba030b</a></td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1182.html#inst_tag_71331" id="tag_urg_inst_71331">upc</a></td>
<td class="s2 cl rt"> 25.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.47</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1369.html#inst_tag_78773" id="tag_urg_inst_78773">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1671.html#inst_tag_87827" id="tag_urg_inst_87827">ups</a></td>
<td class="s1 cl rt"> 12.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3206_4.html#inst_tag_240052" id="tag_urg_inst_240052">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2361_2.html#inst_tag_178424" id="tag_urg_inst_178424">ursrsg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1112.html#inst_tag_70311" id="tag_urg_inst_70311">uu56703975</a></td>
<td class="s2 cl rt"> 20.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1788.html#inst_tag_102673" id="tag_urg_inst_102673">uu5931137642</a></td>
<td class="s2 cl rt"> 22.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_5a807171'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1851.html" >rsnoc_z_H_R_G_T2_U_U_5a807171</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>62</td><td>47</td><td>75.81</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>257460</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>257465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>257471</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>257479</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>257484</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>257501</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>257507</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>257511</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>257536</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>257625</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>257701</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>257712</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>257899</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>257904</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>258012</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
257459                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
257460     1/1          		if ( ! Sys_Clk_RstN )
257461     1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
257462     1/1          		else if ( u_d27a )
257463     1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
257464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
257465     1/1          		if ( ! Sys_Clk_RstN )
257466     1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
257467     1/1          		else if ( u_d27a )
257468     1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
257469                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
257470                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
257471     1/1          		case ( uu_cc5c_caseSel )
257472     <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
257473     <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
257474     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
257475     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
257476                  		endcase
257477                  	end
257478                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
257479     1/1          		if ( ! Sys_Clk_RstN )
257480     1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
257481     1/1          		else if ( u_d27a )
257482     1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
257483                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
257484     1/1          		if ( ! Sys_Clk_RstN )
257485     1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
257486     1/1          		else if ( u_d27a )
257487     1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
257488                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
257489                  		.Clk( Sys_Clk )
257490                  	,	.Clk_ClkS( Sys_Clk_ClkS )
257491                  	,	.Clk_En( Sys_Clk_En )
257492                  	,	.Clk_EnS( Sys_Clk_EnS )
257493                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
257494                  	,	.Clk_RstN( Sys_Clk_RstN )
257495                  	,	.Clk_Tm( Sys_Clk_Tm )
257496                  	,	.O( u_bb4d )
257497                  	,	.Reset( NextRsp1 )
257498                  	,	.Set( CxtEn &amp; CxtId )
257499                  	);
257500                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
257501     1/1          		if ( ! Sys_Clk_RstN )
257502     1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
257503     1/1          		else if ( u_d27a )
257504     1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
257505                  	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L17 uci7337ba030b( .I_43210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
257506                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
257507     1/1          		if ( ! Sys_Clk_RstN )
257508     1/1          			u_cfef &lt;= #1.0 ( 5'b0 );
257509     1/1          		else if ( u_d27a )
257510     1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
257511     1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
257512     1/1          			1'b1    : u_1002 = Cxt_0 ;
257513     <font color = "red">0/1     ==>  			default : u_1002 = 30'b0 ;</font>
257514                  		endcase
257515                  	end
257516                  	rsnoc_z_H_R_U_B_B_A274 Ib(
257517                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
257518                  	);
257519                  	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
257520                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
257521                  	);
257522                  	assign uRsp_Status_caseSel =
257523                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
257524                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
257525                  					&amp;	Rsp2_Status == 2'b01
257526                  				&amp;
257527                  				Rsp_Last
257528                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
257529                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
257530                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
257531                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
257532                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
257533                  		}
257534                  		;
257535                  	always @( uRsp_Status_caseSel ) begin
257536     1/1          		case ( uRsp_Status_caseSel )
257537     1/1          			5'b00001 : Rsp_Status = 2'b10 ;
257538     <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
257539     1/1          			5'b00100 : Rsp_Status = 2'b10 ;
257540     <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
257541     1/1          			5'b10000 : Rsp_Status = 2'b10 ;
257542     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
257543                  		endcase
257544                  	end
257545                  	rsnoc_z_H_R_G_T2_P_U_6249b6db Ip(
257546                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
257547                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
257548                  	,	.Cxt_Echo( CxtPkt_Echo )
257549                  	,	.Cxt_Head( CxtPkt_Head )
257550                  	,	.Cxt_Len1( CxtPkt_Len1 )
257551                  	,	.Cxt_OpcT( CxtPkt_OpcT )
257552                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
257553                  	,	.CxtUsed( CxtUsed )
257554                  	,	.Rx_CxtId( 1'b1 )
257555                  	,	.Rx_Head( RxPkt_Head )
257556                  	,	.Rx_Last( RxPkt_Last )
257557                  	,	.Rx_Opc( RxPkt_Opc )
257558                  	,	.Rx_Pld( RxPkt_Pld )
257559                  	,	.Rx_Rdy( RxPkt_Rdy )
257560                  	,	.Rx_Status( RxPkt_Status )
257561                  	,	.Rx_Vld( RxPkt_Vld )
257562                  	,	.Sys_Clk( Sys_Clk )
257563                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
257564                  	,	.Sys_Clk_En( Sys_Clk_En )
257565                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
257566                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
257567                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
257568                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
257569                  	,	.Sys_Pwr_Idle( )
257570                  	,	.Sys_Pwr_WakeUp( )
257571                  	,	.Tx_Data( TxPkt_Data )
257572                  	,	.Tx_Head( TxPkt_Head )
257573                  	,	.Tx_Rdy( TxPkt_Rdy )
257574                  	,	.Tx_Tail( TxPkt_Tail )
257575                  	,	.Tx_Vld( TxPkt_Vld )
257576                  	,	.TxCxtId( TxPktCxtId )
257577                  	,	.TxLast( TxPktLast )
257578                  	);
257579                  	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
257580                  	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
257581                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
257582                  	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
257583                  		.CxtUsed( CxtUsed )
257584                  	,	.FreeCxt( CtxFreeId )
257585                  	,	.FreeVld( CxtFreeVld )
257586                  	,	.NewCxt( CxtId )
257587                  	,	.NewRdy( CxtRdy )
257588                  	,	.NewVld( CxtEn )
257589                  	,	.Sys_Clk( Sys_Clk )
257590                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
257591                  	,	.Sys_Clk_En( Sys_Clk_En )
257592                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
257593                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
257594                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
257595                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
257596                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
257597                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
257598                  	);
257599                  	assign Req1_AddMdL = Req1_AddNttp [30:8];
257600                  	rsnoc_z_H_R_G_T2_O_U_906196f2 Io(
257601                  		.Cxt_0( Cxt_0 )
257602                  	,	.CxtUsed( CxtUsed )
257603                  	,	.Rdy( OrdRdy )
257604                  	,	.Req_AddLd0( Req1_AddLd0 )
257605                  	,	.Req_AddMdL( Req1_AddMdL )
257606                  	,	.Req_Len1( Req1_Len1 )
257607                  	,	.Req_OpcT( Req1_OpcT )
257608                  	,	.Req_RouteId( Req1_RouteId )
257609                  	,	.Req_Strm( 1'b0 )
257610                  	,	.ReqRdy( TrnRdy )
257611                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
257612                  	,	.Sys_Clk( Sys_Clk )
257613                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
257614                  	,	.Sys_Clk_En( Sys_Clk_En )
257615                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
257616                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
257617                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
257618                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
257619                  	,	.Sys_Pwr_Idle( )
257620                  	,	.Sys_Pwr_WakeUp( )
257621                  	);
257622                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
257623                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
257624                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
257625     1/1          		if ( ! Sys_Clk_RstN )
257626     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
257627     1/1          		else if ( NextTrn )
257628     1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
257629                  	rsnoc_z_H_R_G_T2_T_U_6249b6db It(
257630                  		.AddrBase( IdInfo_0_AddrBase )
257631                  	,	.Cmd_Echo( Req1_Echo )
257632                  	,	.Cmd_Len1( Req1_Len1 )
257633                  	,	.Cmd_Lock( Req1_Lock )
257634                  	,	.Cmd_OpcT( Req1_OpcT )
257635                  	,	.Cmd_RawAddr( Req1_RawAddr )
257636                  	,	.Cmd_RouteId( Req1_RouteId )
257637                  	,	.Cmd_Status( Req1_Status )
257638                  	,	.Cmd_User( Req1_User )
257639                  	,	.Pld_Data( Pld_Data )
257640                  	,	.Pld_Last( Pld_Last )
257641                  	,	.Rdy( TrnRdy )
257642                  	,	.Rx_Data( RxErr_Data )
257643                  	,	.Rx_Head( RxErr_Head )
257644                  	,	.Rx_Rdy( RxErr_Rdy )
257645                  	,	.Rx_Tail( RxErr_Tail )
257646                  	,	.Rx_Vld( RxErr_Vld )
257647                  	,	.Sys_Clk( Sys_Clk )
257648                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
257649                  	,	.Sys_Clk_En( Sys_Clk_En )
257650                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
257651                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
257652                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
257653                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
257654                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
257655                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
257656                  	,	.Vld( TrnVld )
257657                  	);
257658                  	assign Req1_Addr = Req1_RawAddr;
257659                  	assign PipeIn_Addr = Req1_Addr;
257660                  	assign u_cb9b_0 = PipeIn_Addr;
257661                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
257662                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
257663                  	assign u_c4ee = Req1_Len1 [6:2];
257664                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
257665                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
257666                  	assign PipeIn_BurstType = Req1_BurstType;
257667                  	assign u_cb9b_1 = PipeIn_BurstType;
257668                  	assign u_cb9b_11 = PipeIn_Opc;
257669                  	assign PipeIn_Urg = Req1_Urg;
257670                  	assign u_cb9b_17 = PipeIn_Urg;
257671                  	assign PipeIn_User = Req1_User;
257672                  	assign u_cb9b_19 = PipeIn_User;
257673                  	assign PipeIn_Data = Pld_Data;
257674                  	assign u_cb9b_2 = PipeIn_Data;
257675                  	assign Req1_Fail = Req1_Status == 2'b11;
257676                  	assign PipeIn_Fail = Req1_Fail;
257677                  	assign u_cb9b_4 = PipeIn_Fail;
257678                  	assign PipeIn_Head = ReqHead;
257679                  	assign u_cb9b_6 = PipeIn_Head;
257680                  	assign PipeIn_Last = Pld_Last;
257681                  	assign u_cb9b_7 = PipeIn_Last;
257682                  	assign PipeIn_Len1 = Req1_Len1;
257683                  	assign u_cb9b_8 = PipeIn_Len1;
257684                  	assign PipeIn_Lock = Req1_Lock;
257685                  	assign u_cb9b_9 = PipeIn_Lock;
257686                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
257687                  	assign PostRdy = GenLcl_Req_Rdy;
257688                  	assign PipeOut_Urg = u_d4d9_17;
257689                  	assign PipeOut_Head = u_d4d9_6;
257690                  	assign PipeOutHead = PipeOut_Head;
257691                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
257692                  	assign uReq1_Opc_caseSel =
257693                  		{		Req1_OpcT == 4'b0110
257694                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
257695                  			,	Req1_OpcT == 4'b0011
257696                  			,	Req1_OpcT == 4'b0010
257697                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
257698                  		}
257699                  		;
257700                  	always @( uReq1_Opc_caseSel ) begin
257701     1/1          		case ( uReq1_Opc_caseSel )
257702     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
257703     <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
257704     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
257705     1/1          			5'b01000 : Req1_Opc = 3'b100 ;
257706     <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
257707     <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
257708                  		endcase
257709                  	end
257710                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
257711                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
257712     1/1          		case ( uPipeIn_Opc_caseSel )
257713     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
257714     <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
257715     <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
257716     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
257717     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
257718                  		endcase
257719                  	end
257720                  	rsnoc_z_H_R_U_P_N_e5534060_A31138010117103001101080 Ifpa(
257721                  		.Rx_0( u_cb9b_0 )
257722                  	,	.Rx_1( u_cb9b_1 )
257723                  	,	.Rx_11( u_cb9b_11 )
257724                  	,	.Rx_14( 1'b0 )
257725                  	,	.Rx_15( 1'b0 )
257726                  	,	.Rx_17( u_cb9b_17 )
257727                  	,	.Rx_19( u_cb9b_19 )
257728                  	,	.Rx_2( u_cb9b_2 )
257729                  	,	.Rx_4( u_cb9b_4 )
257730                  	,	.Rx_6( u_cb9b_6 )
257731                  	,	.Rx_7( u_cb9b_7 )
257732                  	,	.Rx_8( u_cb9b_8 )
257733                  	,	.Rx_9( u_cb9b_9 )
257734                  	,	.RxRdy( ReqRdy )
257735                  	,	.RxVld( ReqVld )
257736                  	,	.Sys_Clk( Sys_Clk )
257737                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
257738                  	,	.Sys_Clk_En( Sys_Clk_En )
257739                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
257740                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
257741                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
257742                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
257743                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
257744                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
257745                  	,	.Tx_0( u_d4d9_0 )
257746                  	,	.Tx_1( u_d4d9_1 )
257747                  	,	.Tx_11( u_d4d9_11 )
257748                  	,	.Tx_14( u_d4d9_14 )
257749                  	,	.Tx_15( u_d4d9_15 )
257750                  	,	.Tx_17( u_d4d9_17 )
257751                  	,	.Tx_19( u_d4d9_19 )
257752                  	,	.Tx_2( u_d4d9_2 )
257753                  	,	.Tx_4( u_d4d9_4 )
257754                  	,	.Tx_6( u_d4d9_6 )
257755                  	,	.Tx_7( u_d4d9_7 )
257756                  	,	.Tx_8( u_d4d9_8 )
257757                  	,	.Tx_9( u_d4d9_9 )
257758                  	,	.TxRdy( PipeOutRdy )
257759                  	,	.TxVld( PipeOutVld )
257760                  	);
257761                  	assign PipeOut_Addr = u_d4d9_0;
257762                  	assign GenLcl_Req_Addr = PipeOut_Addr;
257763                  	assign PipeOut_Data = u_d4d9_2;
257764                  	assign MyDatum = PipeOut_Data [35:0];
257765                  	assign MyData = { 2'b0 , MyDatum };
257766                  	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
257767                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
257768                  	);
257769                  	assign PipeOut_Fail = u_d4d9_4;
257770                  	assign NullBe = PipeOut_Fail;
257771                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
257772                  	assign GenLcl_Req_Vld = PostVld;
257773                  	assign PipeOut_Last = u_d4d9_7;
257774                  	assign GenLcl_Req_Last = PipeOut_Last;
257775                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
257776                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
257777                  	assign PipeOut_BurstType = u_d4d9_1;
257778                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
257779                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
257780                  	assign PipeOut_Len1 = u_d4d9_8;
257781                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
257782                  	assign PipeOut_Lock = u_d4d9_9;
257783                  	assign GenLcl_Req_Lock = PipeOut_Lock;
257784                  	assign PipeOut_Opc = u_d4d9_11;
257785                  	assign GenLcl_Req_Opc = PipeOut_Opc;
257786                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
257787                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
257788                  	assign PipeOut_SeqUnique = u_d4d9_15;
257789                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
257790                  	assign PipeOut_User = u_d4d9_19;
257791                  	assign GenLcl_Req_User = PipeOut_User;
257792                  	assign Rsp0_Rdy = Rsp1_Rdy;
257793                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
257794                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
257795                  		.Clk( Sys_Clk )
257796                  	,	.Clk_ClkS( Sys_Clk_ClkS )
257797                  	,	.Clk_En( Sys_Clk_En )
257798                  	,	.Clk_EnS( Sys_Clk_EnS )
257799                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
257800                  	,	.Clk_RstN( Sys_Clk_RstN )
257801                  	,	.Clk_Tm( Sys_Clk_Tm )
257802                  	,	.En( GenLcl_Req_Vld )
257803                  	,	.O( u_43f9 )
257804                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
257805                  	,	.Set( NullBe &amp; PipeOutHead )
257806                  	);
257807                  	rsnoc_z_H_R_G_U_P_U_56703975 uu56703975(
257808                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
257809                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
257810                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
257811                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
257812                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
257813                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
257814                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
257815                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
257816                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
257817                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
257818                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
257819                  	,	.GenLcl_Req_User( GenLcl_Req_User )
257820                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
257821                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
257822                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
257823                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
257824                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
257825                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
257826                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
257827                  	,	.GenPrt_Req_Addr( u_Req_Addr )
257828                  	,	.GenPrt_Req_Be( u_Req_Be )
257829                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
257830                  	,	.GenPrt_Req_Data( u_Req_Data )
257831                  	,	.GenPrt_Req_Last( u_Req_Last )
257832                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
257833                  	,	.GenPrt_Req_Lock( u_Req_Lock )
257834                  	,	.GenPrt_Req_Opc( u_Req_Opc )
257835                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
257836                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
257837                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
257838                  	,	.GenPrt_Req_User( u_Req_User )
257839                  	,	.GenPrt_Req_Vld( u_Req_Vld )
257840                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
257841                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
257842                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
257843                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
257844                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
257845                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
257846                  	);
257847                  	rsnoc_z_H_R_G_U_Q_U_5931137642 uu5931137642(
257848                  		.GenLcl_Req_Addr( u_Req_Addr )
257849                  	,	.GenLcl_Req_Be( u_Req_Be )
257850                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
257851                  	,	.GenLcl_Req_Data( u_Req_Data )
257852                  	,	.GenLcl_Req_Last( u_Req_Last )
257853                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
257854                  	,	.GenLcl_Req_Lock( u_Req_Lock )
257855                  	,	.GenLcl_Req_Opc( u_Req_Opc )
257856                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
257857                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
257858                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
257859                  	,	.GenLcl_Req_User( u_Req_User )
257860                  	,	.GenLcl_Req_Vld( u_Req_Vld )
257861                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
257862                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
257863                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
257864                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
257865                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
257866                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
257867                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
257868                  	,	.GenPrt_Req_Be( Gen_Req_Be )
257869                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
257870                  	,	.GenPrt_Req_Data( Gen_Req_Data )
257871                  	,	.GenPrt_Req_Last( Gen_Req_Last )
257872                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
257873                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
257874                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
257875                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
257876                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
257877                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
257878                  	,	.GenPrt_Req_User( Gen_Req_User )
257879                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
257880                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
257881                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
257882                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
257883                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
257884                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
257885                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
257886                  	,	.Sys_Clk( Sys_Clk )
257887                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
257888                  	,	.Sys_Clk_En( Sys_Clk_En )
257889                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
257890                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
257891                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
257892                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
257893                  	,	.Sys_Pwr_Idle( u_70_Idle )
257894                  	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
257895                  	);
257896                  	assign u_b16a = u_236 ? 2'b11 : 2'b0;
257897                  	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
257898                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
257899     1/1          		if ( ! Sys_Clk_RstN )
257900     1/1          			Load &lt;= #1.0 ( 2'b0 );
257901     1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
257902                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
257903                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
257904     1/1          		if ( ! Sys_Clk_RstN )
257905     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
257906     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
257907                  	assign RxInt_Rdy = RxIn_Rdy;
257908                  	assign Rx_Rdy = RxInt_Rdy;
257909                  	assign WakeUp_Rx = Rx_Vld;
257910                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
257911                  	assign u_5446 = RxIn_Data [110:94];
257912                  	assign Translation_0_Aperture = u_5446 [16:5];
257913                  	assign TxBypData = TxIn_Data [37:0];
257914                  	assign TxLcl_Data =
257915                  		{			{	TxIn_Data [111]
257916                  			,	TxIn_Data [110:94]
257917                  			,	TxIn_Data [93:90]
257918                  			,	TxIn_Data [89:88]
257919                  			,	TxIn_Data [87:81]
257920                  			,	TxIn_Data [80:49]
257921                  			,	TxIn_Data [48:41]
257922                  			,	TxIn_Data [40:38]
257923                  			}
257924                  		,
257925                  		TxBypData
257926                  		};
257927                  	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
257928                  	assign TxLcl_Head = TxIn_Head;
257929                  	assign Tx_Head = TxLcl_Head;
257930                  	assign TxLcl_Tail = TxIn_Tail;
257931                  	assign Tx_Tail = TxLcl_Tail;
257932                  	assign TxLcl_Vld = TxIn_Vld;
257933                  	assign Tx_Vld = TxLcl_Vld;
257934                  	assign WakeUp_Other = 1'b0;
257935                  	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
257936                  	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
257937                  	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
257938                  	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
257939                  	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
257940                  	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
257941                  	assign u_6807_Hdr_Status = TxIn_Data [89:88];
257942                  	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
257943                  	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
257944                  	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
257945                  	assign u_6807_Hdr_Lock = TxIn_Data [111];
257946                  	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
257947                  	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
257948                  	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
257949                  	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
257950                  	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
257951                  	assign u_6807_Hdr_User = TxIn_Data [48:41];
257952                  	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
257953                  	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
257954                  	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
257955                  	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
257956                  	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
257957                  	assign u_3ded_Data_Last = RxIn_Data [37];
257958                  	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
257959                  	assign u_3ded_Data_Err = RxIn_Data [36];
257960                  	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
257961                  	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
257962                  	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
257963                  	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
257964                  	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
257965                  	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
257966                  	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
257967                  	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
257968                  	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
257969                  	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
257970                  	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
257971                  	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
257972                  	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
257973                  	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
257974                  	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
257975                  	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
257976                  	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
257977                  	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
257978                  	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
257979                  	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
257980                  	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
257981                  	assign u_3ded_Hdr_Lock = RxIn_Data [111];
257982                  	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
257983                  	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
257984                  	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
257985                  	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
257986                  	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
257987                  	assign u_3ded_Hdr_User = RxIn_Data [48:41];
257988                  	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
257989                  	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
257990                  	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
257991                  	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
257992                  	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
257993                  	assign u_6807_Data_Last = TxIn_Data [37];
257994                  	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
257995                  	assign u_6807_Data_Err = TxIn_Data [36];
257996                  	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
257997                  	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
257998                  	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
257999                  	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
258000                  	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
258001                  	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
258002                  	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
258003                  	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
258004                  	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
258005                  	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
258006                  	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
258007                  	assign u_5ddf = CxtUsed;
258008                  	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
258009                  	// synopsys translate_off
258010                  	// synthesis translate_off
258011                  	always @( posedge Sys_Clk )
258012     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
258013     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
258014     <font color = "grey">unreachable  </font>				dontStop = 0;
258015     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
258016     <font color = "grey">unreachable  </font>				if (!dontStop) begin
258017     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
258018     <font color = "grey">unreachable  </font>					$stop;
258019                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
258020                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1851.html" >rsnoc_z_H_R_G_T2_U_U_5a807171</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257463
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257468
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257482
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257487
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257504
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257510
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257665
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       257896
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1851.html" >rsnoc_z_H_R_G_T2_U_U_5a807171</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">51</td>
<td class="rt">21</td>
<td class="rt">41.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">1016</td>
<td class="rt">174</td>
<td class="rt">17.13 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">508</td>
<td class="rt">104</td>
<td class="rt">20.47 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">508</td>
<td class="rt">70</td>
<td class="rt">13.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">51</td>
<td class="rt">21</td>
<td class="rt">41.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">1016</td>
<td class="rt">174</td>
<td class="rt">17.13 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">508</td>
<td class="rt">104</td>
<td class="rt">20.47 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">508</td>
<td class="rt">70</td>
<td class="rt">13.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[9:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[23:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[34:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[53:52]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[61:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:81]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[29:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[34:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[53:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1851.html" >rsnoc_z_H_R_G_T2_U_U_5a807171</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">36</td>
<td class="rt">62.07 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">257665</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">257896</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">257460</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">257465</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">257471</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">257479</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">257484</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">257501</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">257507</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">257511</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">257536</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">257625</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">257701</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">257712</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">257899</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">257904</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257665     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257896     	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257460     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
257461     			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
257462     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
257463     			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
257466     			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
257467     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
257468     			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257471     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
257472     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
257473     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
257474     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
257475     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257479     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
257480     			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
257481     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
257482     			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257484     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
257485     			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
257486     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
257487     			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257501     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
257502     			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
257503     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
257504     			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257507     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
257508     			u_cfef <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
257509     		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
257510     			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257511     	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
257512     			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
257513     			default : u_1002 = 30'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257536     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
257537     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
257538     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
257539     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
257540     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
257541     			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
257542     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257625     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
257626     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
257627     		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
257628     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257701     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
257702     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
257703     			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
257704     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
257705     			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
257706     			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
257707     			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257712     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
257713     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
257714     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
257715     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
257716     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
257717     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257899     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
257900     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
257901     		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
257904     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
257905     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
257906     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_110923">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_5a807171">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
