
*** Running vivado
    with args -log MCU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MCU.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source MCU.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 511.320 ; gain = 73.555
Command: synth_design -top MCU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15972
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1326.086 ; gain = 406.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'code.mem' is read successfully [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/rom.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/RV32I_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ControlUnit.sv:58]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ControlUnit.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ControlUnit.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:239]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:239]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:204]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:204]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:259]
INFO: [Synth 8-226] default block is never used [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:259]
INFO: [Synth 8-6157] synthesizing module 'mux_5x1' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:285]
INFO: [Synth 8-6155] done synthesizing module 'mux_5x1' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:274]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:167]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:295]
INFO: [Synth 8-6155] done synthesizing module 'extend' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:295]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:231]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:231]
INFO: [Synth 8-6157] synthesizing module 'registerEn' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:216]
INFO: [Synth 8-6155] done synthesizing module 'registerEn' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:216]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/DataPath.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/RV32I_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_Master' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:101]
INFO: [Synth 8-6157] synthesizing module 'APB_Decoder' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:173]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'APB_Decoder' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:173]
INFO: [Synth 8-6157] synthesizing module 'APB_Mux' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:225]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:241]
INFO: [Synth 8-6155] done synthesizing module 'APB_Mux' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:197]
INFO: [Synth 8-6155] done synthesizing module 'APB_Master' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/APB_Master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/ram.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (12) of module 'ram' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:124]
INFO: [Synth 8-6157] synthesizing module 'GPIO_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/gpio.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_GPIO' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/gpio.sv:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/gpio.sv:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/gpio.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf_GPIO' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/gpio.sv:27]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/gpio.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/gpio.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_Periph' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/gpio.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GPIO_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:131]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GPIO_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GPIO_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:149]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'GPIO_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:158]
INFO: [Synth 8-6157] synthesizing module 'FND_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_FND' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf_FND' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:27]
INFO: [Synth 8-6157] synthesizing module 'FND_controller' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:116]
INFO: [Synth 8-6157] synthesizing module 'bcd2seg' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:308]
INFO: [Synth 8-226] default block is never used [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:313]
INFO: [Synth 8-6155] done synthesizing module 'bcd2seg' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:308]
INFO: [Synth 8-6157] synthesizing module 'two2four' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:248]
INFO: [Synth 8-226] default block is never used [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:254]
INFO: [Synth 8-6155] done synthesizing module 'two2four' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:248]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:273]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:273]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:288]
INFO: [Synth 8-226] default block is never used [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:297]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:288]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:211]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:182]
INFO: [Synth 8-6157] synthesizing module 'dotgen' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:232]
INFO: [Synth 8-6155] done synthesizing module 'dotgen' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:232]
INFO: [Synth 8-6155] done synthesizing module 'FND_controller' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'FND_Periph' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'FND_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:167]
INFO: [Synth 8-6157] synthesizing module 'Ultrasonic_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_US' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf_US' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:46]
INFO: [Synth 8-6157] synthesizing module 'Ultrasonic' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:98]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_1' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_1' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:131]
INFO: [Synth 8-6157] synthesizing module 'us_cu' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'us_cu' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:155]
INFO: [Synth 8-6157] synthesizing module 'dist_calc' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'dist_calc' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'Ultrasonic' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:98]
INFO: [Synth 8-6155] done synthesizing module 'Ultrasonic_Periph' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'Ultrasonic_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:177]
INFO: [Synth 8-6157] synthesizing module 'DHT11_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DHT11' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:110]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_1micro' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:154]
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_1micro' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:154]
INFO: [Synth 8-6157] synthesizing module 'DHT11_controller' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'DHT11_controller' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:223]
INFO: [Synth 8-6157] synthesizing module 'final_select' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:179]
INFO: [Synth 8-6155] done synthesizing module 'final_select' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:179]
INFO: [Synth 8-6155] done synthesizing module 'DHT11' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:110]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_DHT' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:51]
INFO: [Synth 8-226] default block is never used [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf_DHT' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'DHT11_Periph' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'DHT11_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:186]
INFO: [Synth 8-6157] synthesizing module 'UART_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart_fifo.sv:1]
INFO: [Synth 8-6157] synthesizing module 'TOP_UART' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart.sv:29]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart.sv:74]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart.sv:210]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart.sv:259]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart.sv:210]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_UART' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/apb_slaveintf_dual_fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_uart' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/apb_slaveintf_dual_fifo.sv:147]
INFO: [Synth 8-6157] synthesizing module 'fifo_ram_uart' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/apb_slaveintf_dual_fifo.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'fifo_ram_uart' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/apb_slaveintf_dual_fifo.sv:174]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit_uart' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/apb_slaveintf_dual_fifo.sv:193]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/apb_slaveintf_dual_fifo.sv:236]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit_uart' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/apb_slaveintf_dual_fifo.sv:193]
INFO: [Synth 8-6155] done synthesizing module 'fifo_uart' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/apb_slaveintf_dual_fifo.sv:147]
INFO: [Synth 8-226] default block is never used [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/apb_slaveintf_dual_fifo.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf_UART' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/apb_slaveintf_dual_fifo.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'UART_Periph' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_uart/uart_fifo.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'UART_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:194]
INFO: [Synth 8-6157] synthesizing module 'Timer_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_timer' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:30]
INFO: [Synth 8-155] case statement is not full and has no default [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'APB_SlaveIntf_timer' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:30]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:92]
INFO: [Synth 8-6157] synthesizing module 'prescaler' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'prescaler' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:107]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:139]
WARNING: [Synth 8-6090] variable 'TCNT' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:139]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:92]
INFO: [Synth 8-6155] done synthesizing module 'Timer_Periph' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (4) of module 'Timer_Periph' [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:203]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (0#1) [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/imports/20250421_RISC_V_APB_RAM_GPIO/MCU.sv:3]
WARNING: [Synth 8-7137] Register PREADY_reg in module APB_SlaveIntf_GPIO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/gpio.sv:58]
WARNING: [Synth 8-7137] Register PRDATA_reg in module APB_SlaveIntf_GPIO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/gpio.sv:67]
WARNING: [Synth 8-7137] Register PREADY_reg in module APB_SlaveIntf_FND has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:58]
WARNING: [Synth 8-7137] Register PRDATA_reg in module APB_SlaveIntf_FND has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/new/fnd.sv:67]
WARNING: [Synth 8-7137] Register PRDATA_reg in module APB_SlaveIntf_US has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/US_periph.sv:83]
WARNING: [Synth 8-7137] Register PRDATA_reg in module APB_SlaveIntf_DHT has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0429_periph/DHT11_peripheral.sv:95]
WARNING: [Synth 8-7137] Register PREADY_reg in module APB_SlaveIntf_timer has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:67]
WARNING: [Synth 8-7137] Register PRDATA_reg in module APB_SlaveIntf_timer has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/sources_1/0428_timer/timer.sv:76]
WARNING: [Synth 8-7129] Port PADDR[1] in module APB_SlaveIntf_timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module APB_SlaveIntf_timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[31] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[30] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[29] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[28] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[27] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[26] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[25] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[24] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[23] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[22] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[21] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[20] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[19] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[18] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[17] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[16] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[15] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[14] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[13] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[12] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[11] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[10] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[9] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[8] in module APB_SlaveIntf_UART is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module APB_SlaveIntf_DHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module APB_SlaveIntf_DHT is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module APB_SlaveIntf_US is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module APB_SlaveIntf_US is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module APB_SlaveIntf_FND is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module APB_SlaveIntf_FND is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module APB_SlaveIntf_GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module APB_SlaveIntf_GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRESET in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[31] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[29] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[28] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[27] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[26] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[25] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[24] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[23] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[22] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[21] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[20] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[19] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[18] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[17] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[16] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[15] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[11] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[10] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[9] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[8] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instrCode[7] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module rom is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1429.477 ; gain = 509.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1429.477 ; gain = 509.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1429.477 ; gain = 509.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1429.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.srcs/constrs_1/imports/xdc/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MCU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MCU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1489.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1489.402 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1489.402 ; gain = 569.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1489.402 ; gain = 569.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1489.402 ; gain = 569.824
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'APB_Master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DHT11_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                             0000 | 00000000000000000000000000000000
                  DECODE |                             0001 | 00000000000000000000000000000001
                   R_EXE |                             0010 | 00000000000000000000000000000010
                   S_EXE |                             0011 | 00000000000000000000000000001001
                   S_MEM |                             0100 | 00000000000000000000000000001010
                   L_EXE |                             0101 | 00000000000000000000000000001011
                   L_MEM |                             0110 | 00000000000000000000000000001100
                    L_WB |                             0111 | 00000000000000000000000000001101
                   I_EXE |                             1000 | 00000000000000000000000000000011
                   B_EXE |                             1001 | 00000000000000000000000000000100
                  LU_EXE |                             1010 | 00000000000000000000000000000101
                  AU_EXE |                             1011 | 00000000000000000000000000000110
                   J_EXE |                             1100 | 00000000000000000000000000000111
                  JL_EXE |                             1101 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ControlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                   SETUP |                              010 |                               01
                  ACCESS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'APB_Master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                   START |                             0001 |                             0001
                    WAIT |                             0010 |                             0010
                SYNC_LOW |                             0011 |                             0011
               SYNC_HIGH |                             0100 |                             0100
           DATA_SYNC_LOW |                             0101 |                             0101
         DATA_CHECK_HIGH |                             0110 |                             0110
          DATA_HIGH_DONE |                             0111 |                             0111
                    STOP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DHT11_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                   START |                             0010 |                              010
                    DATA |                             0100 |                              011
                    STOP |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1489.402 ; gain = 569.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 42    
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 32    
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   9 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   4 Input   32 Bit        Muxes := 9     
	  10 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 4     
	   9 Input   21 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	  14 Input   11 Bit        Muxes := 1     
	  12 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	  14 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 40    
	   2 Input    1 Bit        Muxes := 27    
	   9 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP u_us/u_dist/distance1, operation Mode is: A*(B:0x22).
DSP Report: operator u_us/u_dist/distance1 is absorbed into DSP u_us/u_dist/distance1.
WARNING: [Synth 8-7129] Port PADDR[1] in module Timer_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module Timer_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[31] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[30] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[29] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[28] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[27] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[26] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[25] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[24] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[23] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[22] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[21] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[20] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[19] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[18] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[17] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[16] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[15] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[14] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[13] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[12] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[11] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[10] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[9] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[8] in module UART_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module DHT11_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module DHT11_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module Ultrasonic_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module Ultrasonic_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module FND_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module FND_Periph is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module APB_SlaveIntf_GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module APB_SlaveIntf_GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[1] in module APB_SlaveIntf_GPIO__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PADDR[0] in module APB_SlaveIntf_GPIO__3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1489.402 ; gain = 569.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | rom        | 1024x32       | LUT            | 
|rom         | p_0_out    | 1024x32       | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MCU         | U_RAM/mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                 | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------------------------+-----------+----------------------+--------------+
|U_Core      | U_DataPath/U_RegFile/RegFile_reg           | Implied   | 32 x 32              | RAM32M x 12  | 
|U_UART      | U_FIFO_for_uart/RX_FIFO/U_RAM_uart/mem_reg | Implied   | 4 x 8                | RAM32M x 2   | 
|U_UART      | U_FIFO_for_uart/TX_FIFO/U_RAM_uart/mem_reg | Implied   | 4 x 8                | RAM32M x 2   | 
+------------+--------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dist_calc   | A*(B:0x22)  | 20     | 6      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1495.312 ; gain = 575.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1638.535 ; gain = 718.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MCU         | U_RAM/mem_reg | 1 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+--------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                 | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------------------------+-----------+----------------------+--------------+
|U_Core      | U_DataPath/U_RegFile/RegFile_reg           | Implied   | 32 x 32              | RAM32M x 12  | 
|U_UART      | U_FIFO_for_uart/RX_FIFO/U_RAM_uart/mem_reg | Implied   | 4 x 8                | RAM32M x 2   | 
|U_UART      | U_FIFO_for_uart/TX_FIFO/U_RAM_uart/mem_reg | Implied   | 4 x 8                | RAM32M x 2   | 
+------------+--------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_RAM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1648.594 ; gain = 729.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1648.594 ; gain = 729.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1648.594 ; gain = 729.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1648.594 ; gain = 729.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1648.594 ; gain = 729.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1648.594 ; gain = 729.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1648.594 ; gain = 729.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dist_calc   | A*B         | 20     | 6      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |   146|
|3     |DSP48E1  |     1|
|4     |LUT1     |    18|
|5     |LUT2     |   221|
|6     |LUT3     |   449|
|7     |LUT4     |   309|
|8     |LUT5     |   440|
|9     |LUT6     |  1120|
|10    |MUXF7    |    79|
|11    |MUXF8    |     1|
|12    |RAM32M   |    12|
|13    |RAM32X1D |     8|
|14    |RAMB36E1 |     1|
|15    |FDCE     |  1227|
|16    |FDPE     |    40|
|17    |FDRE     |   263|
|18    |IBUF     |     4|
|19    |IOBUF    |    33|
|20    |OBUF     |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1648.594 ; gain = 729.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1648.594 ; gain = 669.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1648.594 ; gain = 729.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1654.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

Synth Design complete, checksum: 97b5d90b
INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:25 . Memory (MB): peak = 1658.121 ; gain = 1136.715
INFO: [Common 17-1381] The checkpoint 'C:/project/250429_RISC_V_APB_UART_last/250429_RISC_V_APB_UART/250429_RISC_V_APB_UART.runs/synth_1/MCU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MCU_utilization_synth.rpt -pb MCU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  7 02:33:23 2025...
