// Seed: 3121095197
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output tri0 id_2;
  output wire id_1;
  assign id_2 = id_4 || 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34
);
  input wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  module_0 modCall_1 (
      id_33,
      id_2,
      id_29,
      id_11,
      id_23,
      id_30,
      id_32,
      id_24,
      id_21,
      id_18,
      id_8,
      id_24,
      id_21,
      id_8
  );
  output wire id_30;
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  and primCall (
      id_25,
      id_8,
      id_23,
      id_10,
      id_34,
      id_2,
      id_16,
      id_12,
      id_18,
      id_5,
      id_17,
      id_19,
      id_29,
      id_28,
      id_14,
      id_32,
      id_6,
      id_11,
      id_31,
      id_21,
      id_24,
      id_26
  );
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output tri0 id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_25 = id_16;
  assign id_9  = id_32 !== id_8;
endmodule
