#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 10 11:41:59 2023
# Process ID: 552
# Current directory: D:/AAAA/study/CS202jizu/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14960 D:\AAAA\study\CS202jizu\project\project.xpr
# Log file: D:/AAAA/study/CS202jizu/project/vivado.log
# Journal file: D:/AAAA/study/CS202jizu/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AAAA/study/CS202jizu/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VerilogFiles/Vivado/2017.4/data/ip'.
set_property  ip_repo_paths  D:/AAAA/study/CS202jizu/lab13 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AAAA/study/CS202jizu/lab13'.
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_0 -dir d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uart_bmpg_0'...
generate_target all [get_files  d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'uart_bmpg_0'...
catch { config_ip_cache -export [get_ips -all uart_bmpg_0] }
export_ip_user_files -of_objects [get_files d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
launch_runs -jobs 8 uart_bmpg_0_synth_1
[Wed May 10 11:51:44 2023] Launched uart_bmpg_0_synth_1...
Run output will be captured here: D:/AAAA/study/CS202jizu/project/project.runs/uart_bmpg_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -directory D:/AAAA/study/CS202jizu/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/AAAA/study/CS202jizu/project/project.ip_user_files -ipstatic_source_dir D:/AAAA/study/CS202jizu/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/modelsim} {questa=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/questa} {riviera=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/riviera} {activehdl=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 10 12:11:51 2023...
