ISim log file
Running: C:\Users\zjuwyd\Desktop\New folder - Copy - Copy - Copy\New folder - Copy - Copy - Copy\top_sim_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/top_sim_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance uut/your_instance_name/, width 19 of formal port addra is not equal to width 32 of actual constant.
WARNING:  For instance uut/p2/, width 17 of formal port addra is not equal to width 32 of actual constant.
WARNING:  For instance uut/player1/, width 11 of formal port addra is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module top_sim.uut.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module top_sim.uut.p2.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module top_sim.uut.player1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
