
Practica_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031dc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  080033ac  080033ac  000133ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003498  08003498  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08003498  08003498  00013498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080034a0  080034a0  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034a0  080034a0  000134a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080034a4  080034a4  000134a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080034a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08003510  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08003510  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000871e  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001876  00000000  00000000  000287f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007a8  00000000  00000000  0002a070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005c9  00000000  00000000  0002a818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021c5e  00000000  00000000  0002ade1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a48c  00000000  00000000  0004ca3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca1fe  00000000  00000000  00056ecb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000026c0  00000000  00000000  001210cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  0012378c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003394 	.word	0x08003394

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08003394 	.word	0x08003394

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b590      	push	{r4, r7, lr}
 80005ae:	b08d      	sub	sp, #52	; 0x34
 80005b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b2:	f000 fb83 	bl	8000cbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b6:	f000 f879 	bl	80006ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ba:	f000 f90f 	bl	80007dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005be:	f000 f8e3 	bl	8000788 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // Size of time array
  static const int t_size =4;
  // Different time periods to iterate
  uint32_t time_array [] = {500, 100, 100, 1000};
 80005c2:	4b36      	ldr	r3, [pc, #216]	; (800069c <main+0xf0>)
 80005c4:	f107 041c 	add.w	r4, r7, #28
 80005c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  // Array indicating how many blinks per period
  uint32_t pattern_array[] = {5,5,5,5};
 80005ce:	4b34      	ldr	r3, [pc, #208]	; (80006a0 <main+0xf4>)
 80005d0:	f107 040c 	add.w	r4, r7, #12
 80005d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  // Variable to select blinking period
  uint8_t time_select = 0;
 80005da:	2300      	movs	r3, #0
 80005dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  // Variable to select pattern
  uint8_t pattern_select = 0;
 80005e0:	2300      	movs	r3, #0
 80005e2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  uint8_t counter = 0;
 80005e6:	2300      	movs	r3, #0
 80005e8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // We begin with a turned off LED
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2120      	movs	r1, #32
 80005f0:	482c      	ldr	r0, [pc, #176]	; (80006a4 <main+0xf8>)
 80005f2:	f000 fe4f 	bl	8001294 <HAL_GPIO_WritePin>
  delayInit(&delay, time_array[time_select]);
 80005f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80005fa:	009b      	lsls	r3, r3, #2
 80005fc:	3330      	adds	r3, #48	; 0x30
 80005fe:	443b      	add	r3, r7
 8000600:	f853 2c14 	ldr.w	r2, [r3, #-20]
 8000604:	463b      	mov	r3, r7
 8000606:	4611      	mov	r1, r2
 8000608:	4618      	mov	r0, r3
 800060a:	f000 faf7 	bl	8000bfc <delayInit>

  while (1)
  {
	  // If sufficient time elapsed, toggle LED
	  if(delayRead(&delay)){
 800060e:	463b      	mov	r3, r7
 8000610:	4618      	mov	r0, r3
 8000612:	f000 fb17 	bl	8000c44 <delayRead>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d014      	beq.n	8000646 <main+0x9a>
		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800061c:	2120      	movs	r1, #32
 800061e:	4821      	ldr	r0, [pc, #132]	; (80006a4 <main+0xf8>)
 8000620:	f000 fe51 	bl	80012c6 <HAL_GPIO_TogglePin>
		  // Re-initialize the timer
		  delayInit(&delay, time_array[time_select]);
 8000624:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	3330      	adds	r3, #48	; 0x30
 800062c:	443b      	add	r3, r7
 800062e:	f853 2c14 	ldr.w	r2, [r3, #-20]
 8000632:	463b      	mov	r3, r7
 8000634:	4611      	mov	r1, r2
 8000636:	4618      	mov	r0, r3
 8000638:	f000 fae0 	bl	8000bfc <delayInit>
		  // Counter increment to measure amount of blinks
		  counter++;
 800063c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000640:	3301      	adds	r3, #1
 8000642:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	  }

	  // Check if the pattern amount was met
	  if((counter/2) == pattern_array[pattern_select]){
 8000646:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800064a:	085b      	lsrs	r3, r3, #1
 800064c:	b2db      	uxtb	r3, r3
 800064e:	461a      	mov	r2, r3
 8000650:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000654:	009b      	lsls	r3, r3, #2
 8000656:	3330      	adds	r3, #48	; 0x30
 8000658:	443b      	add	r3, r7
 800065a:	f853 3c24 	ldr.w	r3, [r3, #-36]
 800065e:	429a      	cmp	r2, r3
 8000660:	d1d5      	bne.n	800060e <main+0x62>
		  // Select next time on a circle array
		  time_select = (time_select + 1)% t_size;
 8000662:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000666:	3301      	adds	r3, #1
 8000668:	4a0f      	ldr	r2, [pc, #60]	; (80006a8 <main+0xfc>)
 800066a:	6812      	ldr	r2, [r2, #0]
 800066c:	fb93 f1f2 	sdiv	r1, r3, r2
 8000670:	fb01 f202 	mul.w	r2, r1, r2
 8000674:	1a9b      	subs	r3, r3, r2
 8000676:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		  // Next pattern
		  pattern_select = (pattern_select + 1) % t_size;
 800067a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800067e:	3301      	adds	r3, #1
 8000680:	4a09      	ldr	r2, [pc, #36]	; (80006a8 <main+0xfc>)
 8000682:	6812      	ldr	r2, [r2, #0]
 8000684:	fb93 f1f2 	sdiv	r1, r3, r2
 8000688:	fb01 f202 	mul.w	r2, r1, r2
 800068c:	1a9b      	subs	r3, r3, r2
 800068e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		  // Counter reset
		  counter = 0;
 8000692:	2300      	movs	r3, #0
 8000694:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	  if(delayRead(&delay)){
 8000698:	e7b9      	b.n	800060e <main+0x62>
 800069a:	bf00      	nop
 800069c:	080033ac 	.word	0x080033ac
 80006a0:	080033bc 	.word	0x080033bc
 80006a4:	40020000 	.word	0x40020000
 80006a8:	080033f4 	.word	0x080033f4

080006ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b094      	sub	sp, #80	; 0x50
 80006b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b2:	f107 031c 	add.w	r3, r7, #28
 80006b6:	2234      	movs	r2, #52	; 0x34
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f001 ffff 	bl	80026be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c0:	f107 0308 	add.w	r3, r7, #8
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d0:	2300      	movs	r3, #0
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	4b2a      	ldr	r3, [pc, #168]	; (8000780 <SystemClock_Config+0xd4>)
 80006d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d8:	4a29      	ldr	r2, [pc, #164]	; (8000780 <SystemClock_Config+0xd4>)
 80006da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006de:	6413      	str	r3, [r2, #64]	; 0x40
 80006e0:	4b27      	ldr	r3, [pc, #156]	; (8000780 <SystemClock_Config+0xd4>)
 80006e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e8:	607b      	str	r3, [r7, #4]
 80006ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006ec:	2300      	movs	r3, #0
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	4b24      	ldr	r3, [pc, #144]	; (8000784 <SystemClock_Config+0xd8>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006f8:	4a22      	ldr	r2, [pc, #136]	; (8000784 <SystemClock_Config+0xd8>)
 80006fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006fe:	6013      	str	r3, [r2, #0]
 8000700:	4b20      	ldr	r3, [pc, #128]	; (8000784 <SystemClock_Config+0xd8>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000708:	603b      	str	r3, [r7, #0]
 800070a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800070c:	2302      	movs	r3, #2
 800070e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000710:	2301      	movs	r3, #1
 8000712:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000714:	2310      	movs	r3, #16
 8000716:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000718:	2302      	movs	r3, #2
 800071a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800071c:	2300      	movs	r3, #0
 800071e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000720:	2310      	movs	r3, #16
 8000722:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000724:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000728:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800072a:	2304      	movs	r3, #4
 800072c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800072e:	2302      	movs	r3, #2
 8000730:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000732:	2302      	movs	r3, #2
 8000734:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000736:	f107 031c 	add.w	r3, r7, #28
 800073a:	4618      	mov	r0, r3
 800073c:	f001 f928 	bl	8001990 <HAL_RCC_OscConfig>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000746:	f000 f8b7 	bl	80008b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800074a:	230f      	movs	r3, #15
 800074c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800074e:	2302      	movs	r3, #2
 8000750:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000756:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800075a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000760:	f107 0308 	add.w	r3, r7, #8
 8000764:	2102      	movs	r1, #2
 8000766:	4618      	mov	r0, r3
 8000768:	f000 fdc8 	bl	80012fc <HAL_RCC_ClockConfig>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000772:	f000 f8a1 	bl	80008b8 <Error_Handler>
  }
}
 8000776:	bf00      	nop
 8000778:	3750      	adds	r7, #80	; 0x50
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	40023800 	.word	0x40023800
 8000784:	40007000 	.word	0x40007000

08000788 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800078c:	4b11      	ldr	r3, [pc, #68]	; (80007d4 <MX_USART2_UART_Init+0x4c>)
 800078e:	4a12      	ldr	r2, [pc, #72]	; (80007d8 <MX_USART2_UART_Init+0x50>)
 8000790:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000792:	4b10      	ldr	r3, [pc, #64]	; (80007d4 <MX_USART2_UART_Init+0x4c>)
 8000794:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000798:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800079a:	4b0e      	ldr	r3, [pc, #56]	; (80007d4 <MX_USART2_UART_Init+0x4c>)
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007a0:	4b0c      	ldr	r3, [pc, #48]	; (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007a6:	4b0b      	ldr	r3, [pc, #44]	; (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007ac:	4b09      	ldr	r3, [pc, #36]	; (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007ae:	220c      	movs	r2, #12
 80007b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b2:	4b08      	ldr	r3, [pc, #32]	; (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b8:	4b06      	ldr	r3, [pc, #24]	; (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007be:	4805      	ldr	r0, [pc, #20]	; (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007c0:	f001 fb84 	bl	8001ecc <HAL_UART_Init>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007ca:	f000 f875 	bl	80008b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	20000084 	.word	0x20000084
 80007d8:	40004400 	.word	0x40004400

080007dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b08a      	sub	sp, #40	; 0x28
 80007e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e2:	f107 0314 	add.w	r3, r7, #20
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	60da      	str	r2, [r3, #12]
 80007f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	613b      	str	r3, [r7, #16]
 80007f6:	4b2d      	ldr	r3, [pc, #180]	; (80008ac <MX_GPIO_Init+0xd0>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	4a2c      	ldr	r2, [pc, #176]	; (80008ac <MX_GPIO_Init+0xd0>)
 80007fc:	f043 0304 	orr.w	r3, r3, #4
 8000800:	6313      	str	r3, [r2, #48]	; 0x30
 8000802:	4b2a      	ldr	r3, [pc, #168]	; (80008ac <MX_GPIO_Init+0xd0>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	f003 0304 	and.w	r3, r3, #4
 800080a:	613b      	str	r3, [r7, #16]
 800080c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	60fb      	str	r3, [r7, #12]
 8000812:	4b26      	ldr	r3, [pc, #152]	; (80008ac <MX_GPIO_Init+0xd0>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a25      	ldr	r2, [pc, #148]	; (80008ac <MX_GPIO_Init+0xd0>)
 8000818:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
 800081e:	4b23      	ldr	r3, [pc, #140]	; (80008ac <MX_GPIO_Init+0xd0>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	60bb      	str	r3, [r7, #8]
 800082e:	4b1f      	ldr	r3, [pc, #124]	; (80008ac <MX_GPIO_Init+0xd0>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a1e      	ldr	r2, [pc, #120]	; (80008ac <MX_GPIO_Init+0xd0>)
 8000834:	f043 0301 	orr.w	r3, r3, #1
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b1c      	ldr	r3, [pc, #112]	; (80008ac <MX_GPIO_Init+0xd0>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0301 	and.w	r3, r3, #1
 8000842:	60bb      	str	r3, [r7, #8]
 8000844:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	607b      	str	r3, [r7, #4]
 800084a:	4b18      	ldr	r3, [pc, #96]	; (80008ac <MX_GPIO_Init+0xd0>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a17      	ldr	r2, [pc, #92]	; (80008ac <MX_GPIO_Init+0xd0>)
 8000850:	f043 0302 	orr.w	r3, r3, #2
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b15      	ldr	r3, [pc, #84]	; (80008ac <MX_GPIO_Init+0xd0>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0302 	and.w	r3, r3, #2
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	2120      	movs	r1, #32
 8000866:	4812      	ldr	r0, [pc, #72]	; (80008b0 <MX_GPIO_Init+0xd4>)
 8000868:	f000 fd14 	bl	8001294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800086c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000870:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000872:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000876:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800087c:	f107 0314 	add.w	r3, r7, #20
 8000880:	4619      	mov	r1, r3
 8000882:	480c      	ldr	r0, [pc, #48]	; (80008b4 <MX_GPIO_Init+0xd8>)
 8000884:	f000 fb72 	bl	8000f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000888:	2320      	movs	r3, #32
 800088a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088c:	2301      	movs	r3, #1
 800088e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000894:	2300      	movs	r3, #0
 8000896:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000898:	f107 0314 	add.w	r3, r7, #20
 800089c:	4619      	mov	r1, r3
 800089e:	4804      	ldr	r0, [pc, #16]	; (80008b0 <MX_GPIO_Init+0xd4>)
 80008a0:	f000 fb64 	bl	8000f6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008a4:	bf00      	nop
 80008a6:	3728      	adds	r7, #40	; 0x28
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	40023800 	.word	0x40023800
 80008b0:	40020000 	.word	0x40020000
 80008b4:	40020800 	.word	0x40020800

080008b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008bc:	b672      	cpsid	i
}
 80008be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <Error_Handler+0x8>
	...

080008c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	607b      	str	r3, [r7, #4]
 80008ce:	4b10      	ldr	r3, [pc, #64]	; (8000910 <HAL_MspInit+0x4c>)
 80008d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d2:	4a0f      	ldr	r2, [pc, #60]	; (8000910 <HAL_MspInit+0x4c>)
 80008d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008d8:	6453      	str	r3, [r2, #68]	; 0x44
 80008da:	4b0d      	ldr	r3, [pc, #52]	; (8000910 <HAL_MspInit+0x4c>)
 80008dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	603b      	str	r3, [r7, #0]
 80008ea:	4b09      	ldr	r3, [pc, #36]	; (8000910 <HAL_MspInit+0x4c>)
 80008ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ee:	4a08      	ldr	r2, [pc, #32]	; (8000910 <HAL_MspInit+0x4c>)
 80008f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f4:	6413      	str	r3, [r2, #64]	; 0x40
 80008f6:	4b06      	ldr	r3, [pc, #24]	; (8000910 <HAL_MspInit+0x4c>)
 80008f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008fe:	603b      	str	r3, [r7, #0]
 8000900:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000902:	2007      	movs	r0, #7
 8000904:	f000 fafe 	bl	8000f04 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000908:	bf00      	nop
 800090a:	3708      	adds	r7, #8
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40023800 	.word	0x40023800

08000914 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b08a      	sub	sp, #40	; 0x28
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a19      	ldr	r2, [pc, #100]	; (8000998 <HAL_UART_MspInit+0x84>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d12b      	bne.n	800098e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	613b      	str	r3, [r7, #16]
 800093a:	4b18      	ldr	r3, [pc, #96]	; (800099c <HAL_UART_MspInit+0x88>)
 800093c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093e:	4a17      	ldr	r2, [pc, #92]	; (800099c <HAL_UART_MspInit+0x88>)
 8000940:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000944:	6413      	str	r3, [r2, #64]	; 0x40
 8000946:	4b15      	ldr	r3, [pc, #84]	; (800099c <HAL_UART_MspInit+0x88>)
 8000948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	60fb      	str	r3, [r7, #12]
 8000956:	4b11      	ldr	r3, [pc, #68]	; (800099c <HAL_UART_MspInit+0x88>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	4a10      	ldr	r2, [pc, #64]	; (800099c <HAL_UART_MspInit+0x88>)
 800095c:	f043 0301 	orr.w	r3, r3, #1
 8000960:	6313      	str	r3, [r2, #48]	; 0x30
 8000962:	4b0e      	ldr	r3, [pc, #56]	; (800099c <HAL_UART_MspInit+0x88>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	f003 0301 	and.w	r3, r3, #1
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800096e:	230c      	movs	r3, #12
 8000970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000972:	2302      	movs	r3, #2
 8000974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	2300      	movs	r3, #0
 8000978:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800097a:	2303      	movs	r3, #3
 800097c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800097e:	2307      	movs	r3, #7
 8000980:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000982:	f107 0314 	add.w	r3, r7, #20
 8000986:	4619      	mov	r1, r3
 8000988:	4805      	ldr	r0, [pc, #20]	; (80009a0 <HAL_UART_MspInit+0x8c>)
 800098a:	f000 faef 	bl	8000f6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800098e:	bf00      	nop
 8000990:	3728      	adds	r7, #40	; 0x28
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40004400 	.word	0x40004400
 800099c:	40023800 	.word	0x40023800
 80009a0:	40020000 	.word	0x40020000

080009a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009a8:	e7fe      	b.n	80009a8 <NMI_Handler+0x4>

080009aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009aa:	b480      	push	{r7}
 80009ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009ae:	e7fe      	b.n	80009ae <HardFault_Handler+0x4>

080009b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009b4:	e7fe      	b.n	80009b4 <MemManage_Handler+0x4>

080009b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009b6:	b480      	push	{r7}
 80009b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009ba:	e7fe      	b.n	80009ba <BusFault_Handler+0x4>

080009bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009c0:	e7fe      	b.n	80009c0 <UsageFault_Handler+0x4>

080009c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009c2:	b480      	push	{r7}
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr

080009de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009de:	b480      	push	{r7}
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009f0:	f000 f9b6 	bl	8000d60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009f4:	bf00      	nop
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  return 1;
 80009fc:	2301      	movs	r3, #1
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <_kill>:

int _kill(int pid, int sig)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000a12:	f001 fea3 	bl	800275c <__errno>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2216      	movs	r2, #22
 8000a1a:	601a      	str	r2, [r3, #0]
  return -1;
 8000a1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <_exit>:

void _exit (int status)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000a30:	f04f 31ff 	mov.w	r1, #4294967295
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff ffe7 	bl	8000a08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000a3a:	e7fe      	b.n	8000a3a <_exit+0x12>

08000a3c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b086      	sub	sp, #24
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	60f8      	str	r0, [r7, #12]
 8000a44:	60b9      	str	r1, [r7, #8]
 8000a46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a48:	2300      	movs	r3, #0
 8000a4a:	617b      	str	r3, [r7, #20]
 8000a4c:	e00a      	b.n	8000a64 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a4e:	f3af 8000 	nop.w
 8000a52:	4601      	mov	r1, r0
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	1c5a      	adds	r2, r3, #1
 8000a58:	60ba      	str	r2, [r7, #8]
 8000a5a:	b2ca      	uxtb	r2, r1
 8000a5c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	3301      	adds	r3, #1
 8000a62:	617b      	str	r3, [r7, #20]
 8000a64:	697a      	ldr	r2, [r7, #20]
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	dbf0      	blt.n	8000a4e <_read+0x12>
  }

  return len;
 8000a6c:	687b      	ldr	r3, [r7, #4]
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3718      	adds	r7, #24
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b086      	sub	sp, #24
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	60f8      	str	r0, [r7, #12]
 8000a7e:	60b9      	str	r1, [r7, #8]
 8000a80:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a82:	2300      	movs	r3, #0
 8000a84:	617b      	str	r3, [r7, #20]
 8000a86:	e009      	b.n	8000a9c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	1c5a      	adds	r2, r3, #1
 8000a8c:	60ba      	str	r2, [r7, #8]
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	617b      	str	r3, [r7, #20]
 8000a9c:	697a      	ldr	r2, [r7, #20]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	dbf1      	blt.n	8000a88 <_write+0x12>
  }
  return len;
 8000aa4:	687b      	ldr	r3, [r7, #4]
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3718      	adds	r7, #24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <_close>:

int _close(int file)
{
 8000aae:	b480      	push	{r7}
 8000ab0:	b083      	sub	sp, #12
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ab6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	370c      	adds	r7, #12
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr

08000ac6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	b083      	sub	sp, #12
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	6078      	str	r0, [r7, #4]
 8000ace:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ad6:	605a      	str	r2, [r3, #4]
  return 0;
 8000ad8:	2300      	movs	r3, #0
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr

08000ae6 <_isatty>:

int _isatty(int file)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	b083      	sub	sp, #12
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000aee:	2301      	movs	r3, #1
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b08:	2300      	movs	r3, #0
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3714      	adds	r7, #20
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
	...

08000b18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b086      	sub	sp, #24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b20:	4a14      	ldr	r2, [pc, #80]	; (8000b74 <_sbrk+0x5c>)
 8000b22:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <_sbrk+0x60>)
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b2c:	4b13      	ldr	r3, [pc, #76]	; (8000b7c <_sbrk+0x64>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d102      	bne.n	8000b3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b34:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <_sbrk+0x64>)
 8000b36:	4a12      	ldr	r2, [pc, #72]	; (8000b80 <_sbrk+0x68>)
 8000b38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b3a:	4b10      	ldr	r3, [pc, #64]	; (8000b7c <_sbrk+0x64>)
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4413      	add	r3, r2
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d207      	bcs.n	8000b58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b48:	f001 fe08 	bl	800275c <__errno>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	220c      	movs	r2, #12
 8000b50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b52:	f04f 33ff 	mov.w	r3, #4294967295
 8000b56:	e009      	b.n	8000b6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b58:	4b08      	ldr	r3, [pc, #32]	; (8000b7c <_sbrk+0x64>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b5e:	4b07      	ldr	r3, [pc, #28]	; (8000b7c <_sbrk+0x64>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4413      	add	r3, r2
 8000b66:	4a05      	ldr	r2, [pc, #20]	; (8000b7c <_sbrk+0x64>)
 8000b68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b6a:	68fb      	ldr	r3, [r7, #12]
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3718      	adds	r7, #24
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	20020000 	.word	0x20020000
 8000b78:	00000400 	.word	0x00000400
 8000b7c:	200000cc 	.word	0x200000cc
 8000b80:	20000220 	.word	0x20000220

08000b84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b88:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <SystemInit+0x20>)
 8000b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b8e:	4a05      	ldr	r2, [pc, #20]	; (8000ba4 <SystemInit+0x20>)
 8000b90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ba8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000be0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000bac:	f7ff ffea 	bl	8000b84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bb0:	480c      	ldr	r0, [pc, #48]	; (8000be4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bb2:	490d      	ldr	r1, [pc, #52]	; (8000be8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bb4:	4a0d      	ldr	r2, [pc, #52]	; (8000bec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb8:	e002      	b.n	8000bc0 <LoopCopyDataInit>

08000bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bbe:	3304      	adds	r3, #4

08000bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc4:	d3f9      	bcc.n	8000bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bc6:	4a0a      	ldr	r2, [pc, #40]	; (8000bf0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bc8:	4c0a      	ldr	r4, [pc, #40]	; (8000bf4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bcc:	e001      	b.n	8000bd2 <LoopFillZerobss>

08000bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd0:	3204      	adds	r2, #4

08000bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd4:	d3fb      	bcc.n	8000bce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000bd6:	f001 fdc7 	bl	8002768 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bda:	f7ff fce7 	bl	80005ac <main>
  bx  lr    
 8000bde:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000be0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000be4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000bec:	080034a8 	.word	0x080034a8
  ldr r2, =_sbss
 8000bf0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000bf4:	20000220 	.word	0x20000220

08000bf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bf8:	e7fe      	b.n	8000bf8 <ADC_IRQHandler>
	...

08000bfc <delayInit>:
#include <API_delay.h>

void delayInit(delay_t* delay, tick_t duration){
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	6039      	str	r1, [r7, #0]
	assert(delay);
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d105      	bne.n	8000c18 <delayInit+0x1c>
 8000c0c:	4b0a      	ldr	r3, [pc, #40]	; (8000c38 <delayInit+0x3c>)
 8000c0e:	4a0b      	ldr	r2, [pc, #44]	; (8000c3c <delayInit+0x40>)
 8000c10:	2104      	movs	r1, #4
 8000c12:	480b      	ldr	r0, [pc, #44]	; (8000c40 <delayInit+0x44>)
 8000c14:	f001 fc1e 	bl	8002454 <__assert_func>

	delay->startTime = HAL_GetTick();
 8000c18:	f000 f8b6 	bl	8000d88 <HAL_GetTick>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	461a      	mov	r2, r3
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	601a      	str	r2, [r3, #0]
	delay->duration = duration;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	683a      	ldr	r2, [r7, #0]
 8000c28:	605a      	str	r2, [r3, #4]
	delay->running = false;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	609a      	str	r2, [r3, #8]
}
 8000c30:	bf00      	nop
 8000c32:	3708      	adds	r7, #8
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	080033cc 	.word	0x080033cc
 8000c3c:	08003410 	.word	0x08003410
 8000c40:	080033d4 	.word	0x080033d4

08000c44 <delayRead>:

bool_t delayRead(delay_t* delay){
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
	assert(delay);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d105      	bne.n	8000c5e <delayRead+0x1a>
 8000c52:	4b17      	ldr	r3, [pc, #92]	; (8000cb0 <delayRead+0x6c>)
 8000c54:	4a17      	ldr	r2, [pc, #92]	; (8000cb4 <delayRead+0x70>)
 8000c56:	210c      	movs	r1, #12
 8000c58:	4817      	ldr	r0, [pc, #92]	; (8000cb8 <delayRead+0x74>)
 8000c5a:	f001 fbfb 	bl	8002454 <__assert_func>

	tick_t Current_time = HAL_GetTick();
 8000c5e:	f000 f893 	bl	8000d88 <HAL_GetTick>
 8000c62:	4603      	mov	r3, r0
 8000c64:	60bb      	str	r3, [r7, #8]
	bool_t Done = false;
 8000c66:	2300      	movs	r3, #0
 8000c68:	73fb      	strb	r3, [r7, #15]

	if(!delay->running){
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	689b      	ldr	r3, [r3, #8]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d106      	bne.n	8000c80 <delayRead+0x3c>
		delay->startTime = Current_time;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	68ba      	ldr	r2, [r7, #8]
 8000c76:	601a      	str	r2, [r3, #0]
		delay->running = true;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	e011      	b.n	8000ca4 <delayRead+0x60>
	}else{
		// Done is TRUE when the duration has elapsed
		// Done is FALSE when theres time remaining
		Done = (Current_time - delay->startTime) >= delay->duration;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	68ba      	ldr	r2, [r7, #8]
 8000c86:	1ad2      	subs	r2, r2, r3
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	bf2c      	ite	cs
 8000c90:	2301      	movcs	r3, #1
 8000c92:	2300      	movcc	r3, #0
 8000c94:	73fb      	strb	r3, [r7, #15]
		// If it's done, it should stop running
		delay->running = !Done;
 8000c96:	7bfb      	ldrb	r3, [r7, #15]
 8000c98:	f083 0301 	eor.w	r3, r3, #1
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	609a      	str	r2, [r3, #8]
	}
	return Done;
 8000ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3710      	adds	r7, #16
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	080033cc 	.word	0x080033cc
 8000cb4:	0800341c 	.word	0x0800341c
 8000cb8:	080033d4 	.word	0x080033d4

08000cbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cc0:	4b0e      	ldr	r3, [pc, #56]	; (8000cfc <HAL_Init+0x40>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a0d      	ldr	r2, [pc, #52]	; (8000cfc <HAL_Init+0x40>)
 8000cc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ccc:	4b0b      	ldr	r3, [pc, #44]	; (8000cfc <HAL_Init+0x40>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a0a      	ldr	r2, [pc, #40]	; (8000cfc <HAL_Init+0x40>)
 8000cd2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd8:	4b08      	ldr	r3, [pc, #32]	; (8000cfc <HAL_Init+0x40>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a07      	ldr	r2, [pc, #28]	; (8000cfc <HAL_Init+0x40>)
 8000cde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ce2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce4:	2003      	movs	r0, #3
 8000ce6:	f000 f90d 	bl	8000f04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cea:	2000      	movs	r0, #0
 8000cec:	f000 f808 	bl	8000d00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf0:	f7ff fde8 	bl	80008c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40023c00 	.word	0x40023c00

08000d00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d08:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <HAL_InitTick+0x54>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b12      	ldr	r3, [pc, #72]	; (8000d58 <HAL_InitTick+0x58>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f000 f917 	bl	8000f52 <HAL_SYSTICK_Config>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e00e      	b.n	8000d4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2b0f      	cmp	r3, #15
 8000d32:	d80a      	bhi.n	8000d4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d34:	2200      	movs	r2, #0
 8000d36:	6879      	ldr	r1, [r7, #4]
 8000d38:	f04f 30ff 	mov.w	r0, #4294967295
 8000d3c:	f000 f8ed 	bl	8000f1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d40:	4a06      	ldr	r2, [pc, #24]	; (8000d5c <HAL_InitTick+0x5c>)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d46:	2300      	movs	r3, #0
 8000d48:	e000      	b.n	8000d4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000000 	.word	0x20000000
 8000d58:	20000008 	.word	0x20000008
 8000d5c:	20000004 	.word	0x20000004

08000d60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d64:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <HAL_IncTick+0x20>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	461a      	mov	r2, r3
 8000d6a:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <HAL_IncTick+0x24>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4413      	add	r3, r2
 8000d70:	4a04      	ldr	r2, [pc, #16]	; (8000d84 <HAL_IncTick+0x24>)
 8000d72:	6013      	str	r3, [r2, #0]
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	20000008 	.word	0x20000008
 8000d84:	200000d0 	.word	0x200000d0

08000d88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d8c:	4b03      	ldr	r3, [pc, #12]	; (8000d9c <HAL_GetTick+0x14>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
}
 8000d90:	4618      	mov	r0, r3
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	200000d0 	.word	0x200000d0

08000da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f003 0307 	and.w	r3, r3, #7
 8000dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000db0:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <__NVIC_SetPriorityGrouping+0x44>)
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000db6:	68ba      	ldr	r2, [r7, #8]
 8000db8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dd2:	4a04      	ldr	r2, [pc, #16]	; (8000de4 <__NVIC_SetPriorityGrouping+0x44>)
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	60d3      	str	r3, [r2, #12]
}
 8000dd8:	bf00      	nop
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dec:	4b04      	ldr	r3, [pc, #16]	; (8000e00 <__NVIC_GetPriorityGrouping+0x18>)
 8000dee:	68db      	ldr	r3, [r3, #12]
 8000df0:	0a1b      	lsrs	r3, r3, #8
 8000df2:	f003 0307 	and.w	r3, r3, #7
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	6039      	str	r1, [r7, #0]
 8000e0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	db0a      	blt.n	8000e2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	b2da      	uxtb	r2, r3
 8000e1c:	490c      	ldr	r1, [pc, #48]	; (8000e50 <__NVIC_SetPriority+0x4c>)
 8000e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e22:	0112      	lsls	r2, r2, #4
 8000e24:	b2d2      	uxtb	r2, r2
 8000e26:	440b      	add	r3, r1
 8000e28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e2c:	e00a      	b.n	8000e44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	b2da      	uxtb	r2, r3
 8000e32:	4908      	ldr	r1, [pc, #32]	; (8000e54 <__NVIC_SetPriority+0x50>)
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	f003 030f 	and.w	r3, r3, #15
 8000e3a:	3b04      	subs	r3, #4
 8000e3c:	0112      	lsls	r2, r2, #4
 8000e3e:	b2d2      	uxtb	r2, r2
 8000e40:	440b      	add	r3, r1
 8000e42:	761a      	strb	r2, [r3, #24]
}
 8000e44:	bf00      	nop
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	e000e100 	.word	0xe000e100
 8000e54:	e000ed00 	.word	0xe000ed00

08000e58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b089      	sub	sp, #36	; 0x24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	60f8      	str	r0, [r7, #12]
 8000e60:	60b9      	str	r1, [r7, #8]
 8000e62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	f003 0307 	and.w	r3, r3, #7
 8000e6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	f1c3 0307 	rsb	r3, r3, #7
 8000e72:	2b04      	cmp	r3, #4
 8000e74:	bf28      	it	cs
 8000e76:	2304      	movcs	r3, #4
 8000e78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	3304      	adds	r3, #4
 8000e7e:	2b06      	cmp	r3, #6
 8000e80:	d902      	bls.n	8000e88 <NVIC_EncodePriority+0x30>
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	3b03      	subs	r3, #3
 8000e86:	e000      	b.n	8000e8a <NVIC_EncodePriority+0x32>
 8000e88:	2300      	movs	r3, #0
 8000e8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e90:	69bb      	ldr	r3, [r7, #24]
 8000e92:	fa02 f303 	lsl.w	r3, r2, r3
 8000e96:	43da      	mvns	r2, r3
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	401a      	ands	r2, r3
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ea0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eaa:	43d9      	mvns	r1, r3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb0:	4313      	orrs	r3, r2
         );
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3724      	adds	r7, #36	; 0x24
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
	...

08000ec0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	3b01      	subs	r3, #1
 8000ecc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ed0:	d301      	bcc.n	8000ed6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e00f      	b.n	8000ef6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ed6:	4a0a      	ldr	r2, [pc, #40]	; (8000f00 <SysTick_Config+0x40>)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ede:	210f      	movs	r1, #15
 8000ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee4:	f7ff ff8e 	bl	8000e04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ee8:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <SysTick_Config+0x40>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eee:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <SysTick_Config+0x40>)
 8000ef0:	2207      	movs	r2, #7
 8000ef2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ef4:	2300      	movs	r3, #0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	e000e010 	.word	0xe000e010

08000f04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f0c:	6878      	ldr	r0, [r7, #4]
 8000f0e:	f7ff ff47 	bl	8000da0 <__NVIC_SetPriorityGrouping>
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b086      	sub	sp, #24
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	4603      	mov	r3, r0
 8000f22:	60b9      	str	r1, [r7, #8]
 8000f24:	607a      	str	r2, [r7, #4]
 8000f26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f2c:	f7ff ff5c 	bl	8000de8 <__NVIC_GetPriorityGrouping>
 8000f30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	68b9      	ldr	r1, [r7, #8]
 8000f36:	6978      	ldr	r0, [r7, #20]
 8000f38:	f7ff ff8e 	bl	8000e58 <NVIC_EncodePriority>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f42:	4611      	mov	r1, r2
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff5d 	bl	8000e04 <__NVIC_SetPriority>
}
 8000f4a:	bf00      	nop
 8000f4c:	3718      	adds	r7, #24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b082      	sub	sp, #8
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f7ff ffb0 	bl	8000ec0 <SysTick_Config>
 8000f60:	4603      	mov	r3, r0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b089      	sub	sp, #36	; 0x24
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f76:	2300      	movs	r3, #0
 8000f78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
 8000f86:	e165      	b.n	8001254 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f88:	2201      	movs	r2, #1
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	697a      	ldr	r2, [r7, #20]
 8000f98:	4013      	ands	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	f040 8154 	bne.w	800124e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f003 0303 	and.w	r3, r3, #3
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d005      	beq.n	8000fbe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d130      	bne.n	8001020 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	2203      	movs	r2, #3
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	68da      	ldr	r2, [r3, #12]
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	4013      	ands	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	091b      	lsrs	r3, r3, #4
 800100a:	f003 0201 	and.w	r2, r3, #1
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	4313      	orrs	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f003 0303 	and.w	r3, r3, #3
 8001028:	2b03      	cmp	r3, #3
 800102a:	d017      	beq.n	800105c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	2203      	movs	r2, #3
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	43db      	mvns	r3, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4013      	ands	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	689a      	ldr	r2, [r3, #8]
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	4313      	orrs	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f003 0303 	and.w	r3, r3, #3
 8001064:	2b02      	cmp	r3, #2
 8001066:	d123      	bne.n	80010b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	08da      	lsrs	r2, r3, #3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3208      	adds	r2, #8
 8001070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001074:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	f003 0307 	and.w	r3, r3, #7
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	220f      	movs	r2, #15
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	43db      	mvns	r3, r3
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	4013      	ands	r3, r2
 800108a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	691a      	ldr	r2, [r3, #16]
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	f003 0307 	and.w	r3, r3, #7
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4313      	orrs	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	08da      	lsrs	r2, r3, #3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	3208      	adds	r2, #8
 80010aa:	69b9      	ldr	r1, [r7, #24]
 80010ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	2203      	movs	r2, #3
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	43db      	mvns	r3, r3
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	4013      	ands	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f003 0203 	and.w	r2, r3, #3
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4313      	orrs	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	f000 80ae 	beq.w	800124e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	60fb      	str	r3, [r7, #12]
 80010f6:	4b5d      	ldr	r3, [pc, #372]	; (800126c <HAL_GPIO_Init+0x300>)
 80010f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010fa:	4a5c      	ldr	r2, [pc, #368]	; (800126c <HAL_GPIO_Init+0x300>)
 80010fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001100:	6453      	str	r3, [r2, #68]	; 0x44
 8001102:	4b5a      	ldr	r3, [pc, #360]	; (800126c <HAL_GPIO_Init+0x300>)
 8001104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001106:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800110e:	4a58      	ldr	r2, [pc, #352]	; (8001270 <HAL_GPIO_Init+0x304>)
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	089b      	lsrs	r3, r3, #2
 8001114:	3302      	adds	r3, #2
 8001116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800111a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	f003 0303 	and.w	r3, r3, #3
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	220f      	movs	r2, #15
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	43db      	mvns	r3, r3
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	4013      	ands	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a4f      	ldr	r2, [pc, #316]	; (8001274 <HAL_GPIO_Init+0x308>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d025      	beq.n	8001186 <HAL_GPIO_Init+0x21a>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a4e      	ldr	r2, [pc, #312]	; (8001278 <HAL_GPIO_Init+0x30c>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d01f      	beq.n	8001182 <HAL_GPIO_Init+0x216>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a4d      	ldr	r2, [pc, #308]	; (800127c <HAL_GPIO_Init+0x310>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d019      	beq.n	800117e <HAL_GPIO_Init+0x212>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a4c      	ldr	r2, [pc, #304]	; (8001280 <HAL_GPIO_Init+0x314>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d013      	beq.n	800117a <HAL_GPIO_Init+0x20e>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a4b      	ldr	r2, [pc, #300]	; (8001284 <HAL_GPIO_Init+0x318>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d00d      	beq.n	8001176 <HAL_GPIO_Init+0x20a>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a4a      	ldr	r2, [pc, #296]	; (8001288 <HAL_GPIO_Init+0x31c>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d007      	beq.n	8001172 <HAL_GPIO_Init+0x206>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a49      	ldr	r2, [pc, #292]	; (800128c <HAL_GPIO_Init+0x320>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d101      	bne.n	800116e <HAL_GPIO_Init+0x202>
 800116a:	2306      	movs	r3, #6
 800116c:	e00c      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 800116e:	2307      	movs	r3, #7
 8001170:	e00a      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 8001172:	2305      	movs	r3, #5
 8001174:	e008      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 8001176:	2304      	movs	r3, #4
 8001178:	e006      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 800117a:	2303      	movs	r3, #3
 800117c:	e004      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 800117e:	2302      	movs	r3, #2
 8001180:	e002      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 8001182:	2301      	movs	r3, #1
 8001184:	e000      	b.n	8001188 <HAL_GPIO_Init+0x21c>
 8001186:	2300      	movs	r3, #0
 8001188:	69fa      	ldr	r2, [r7, #28]
 800118a:	f002 0203 	and.w	r2, r2, #3
 800118e:	0092      	lsls	r2, r2, #2
 8001190:	4093      	lsls	r3, r2
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4313      	orrs	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001198:	4935      	ldr	r1, [pc, #212]	; (8001270 <HAL_GPIO_Init+0x304>)
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	089b      	lsrs	r3, r3, #2
 800119e:	3302      	adds	r3, #2
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011a6:	4b3a      	ldr	r3, [pc, #232]	; (8001290 <HAL_GPIO_Init+0x324>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	43db      	mvns	r3, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4013      	ands	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d003      	beq.n	80011ca <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ca:	4a31      	ldr	r2, [pc, #196]	; (8001290 <HAL_GPIO_Init+0x324>)
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011d0:	4b2f      	ldr	r3, [pc, #188]	; (8001290 <HAL_GPIO_Init+0x324>)
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	43db      	mvns	r3, r3
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4013      	ands	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d003      	beq.n	80011f4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011f4:	4a26      	ldr	r2, [pc, #152]	; (8001290 <HAL_GPIO_Init+0x324>)
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011fa:	4b25      	ldr	r3, [pc, #148]	; (8001290 <HAL_GPIO_Init+0x324>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	43db      	mvns	r3, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4013      	ands	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d003      	beq.n	800121e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	4313      	orrs	r3, r2
 800121c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800121e:	4a1c      	ldr	r2, [pc, #112]	; (8001290 <HAL_GPIO_Init+0x324>)
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001224:	4b1a      	ldr	r3, [pc, #104]	; (8001290 <HAL_GPIO_Init+0x324>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	43db      	mvns	r3, r3
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800123c:	2b00      	cmp	r3, #0
 800123e:	d003      	beq.n	8001248 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	4313      	orrs	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001248:	4a11      	ldr	r2, [pc, #68]	; (8001290 <HAL_GPIO_Init+0x324>)
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	3301      	adds	r3, #1
 8001252:	61fb      	str	r3, [r7, #28]
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	2b0f      	cmp	r3, #15
 8001258:	f67f ae96 	bls.w	8000f88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800125c:	bf00      	nop
 800125e:	bf00      	nop
 8001260:	3724      	adds	r7, #36	; 0x24
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40023800 	.word	0x40023800
 8001270:	40013800 	.word	0x40013800
 8001274:	40020000 	.word	0x40020000
 8001278:	40020400 	.word	0x40020400
 800127c:	40020800 	.word	0x40020800
 8001280:	40020c00 	.word	0x40020c00
 8001284:	40021000 	.word	0x40021000
 8001288:	40021400 	.word	0x40021400
 800128c:	40021800 	.word	0x40021800
 8001290:	40013c00 	.word	0x40013c00

08001294 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	807b      	strh	r3, [r7, #2]
 80012a0:	4613      	mov	r3, r2
 80012a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012a4:	787b      	ldrb	r3, [r7, #1]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d003      	beq.n	80012b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012aa:	887a      	ldrh	r2, [r7, #2]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012b0:	e003      	b.n	80012ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012b2:	887b      	ldrh	r3, [r7, #2]
 80012b4:	041a      	lsls	r2, r3, #16
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	619a      	str	r2, [r3, #24]
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr

080012c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012c6:	b480      	push	{r7}
 80012c8:	b085      	sub	sp, #20
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
 80012ce:	460b      	mov	r3, r1
 80012d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	695b      	ldr	r3, [r3, #20]
 80012d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012d8:	887a      	ldrh	r2, [r7, #2]
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	4013      	ands	r3, r2
 80012de:	041a      	lsls	r2, r3, #16
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	43d9      	mvns	r1, r3
 80012e4:	887b      	ldrh	r3, [r7, #2]
 80012e6:	400b      	ands	r3, r1
 80012e8:	431a      	orrs	r2, r3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	619a      	str	r2, [r3, #24]
}
 80012ee:	bf00      	nop
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
	...

080012fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d101      	bne.n	8001310 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e0cc      	b.n	80014aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001310:	4b68      	ldr	r3, [pc, #416]	; (80014b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 030f 	and.w	r3, r3, #15
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	429a      	cmp	r2, r3
 800131c:	d90c      	bls.n	8001338 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800131e:	4b65      	ldr	r3, [pc, #404]	; (80014b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001326:	4b63      	ldr	r3, [pc, #396]	; (80014b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 030f 	and.w	r3, r3, #15
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	429a      	cmp	r2, r3
 8001332:	d001      	beq.n	8001338 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e0b8      	b.n	80014aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0302 	and.w	r3, r3, #2
 8001340:	2b00      	cmp	r3, #0
 8001342:	d020      	beq.n	8001386 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0304 	and.w	r3, r3, #4
 800134c:	2b00      	cmp	r3, #0
 800134e:	d005      	beq.n	800135c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001350:	4b59      	ldr	r3, [pc, #356]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	4a58      	ldr	r2, [pc, #352]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001356:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800135a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f003 0308 	and.w	r3, r3, #8
 8001364:	2b00      	cmp	r3, #0
 8001366:	d005      	beq.n	8001374 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001368:	4b53      	ldr	r3, [pc, #332]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	4a52      	ldr	r2, [pc, #328]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 800136e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001372:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001374:	4b50      	ldr	r3, [pc, #320]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	494d      	ldr	r1, [pc, #308]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001382:	4313      	orrs	r3, r2
 8001384:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	2b00      	cmp	r3, #0
 8001390:	d044      	beq.n	800141c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	2b01      	cmp	r3, #1
 8001398:	d107      	bne.n	80013aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139a:	4b47      	ldr	r3, [pc, #284]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d119      	bne.n	80013da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e07f      	b.n	80014aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	2b02      	cmp	r3, #2
 80013b0:	d003      	beq.n	80013ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013b6:	2b03      	cmp	r3, #3
 80013b8:	d107      	bne.n	80013ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013ba:	4b3f      	ldr	r3, [pc, #252]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d109      	bne.n	80013da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e06f      	b.n	80014aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ca:	4b3b      	ldr	r3, [pc, #236]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d101      	bne.n	80013da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e067      	b.n	80014aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013da:	4b37      	ldr	r3, [pc, #220]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	f023 0203 	bic.w	r2, r3, #3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	4934      	ldr	r1, [pc, #208]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 80013e8:	4313      	orrs	r3, r2
 80013ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013ec:	f7ff fccc 	bl	8000d88 <HAL_GetTick>
 80013f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013f2:	e00a      	b.n	800140a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013f4:	f7ff fcc8 	bl	8000d88 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001402:	4293      	cmp	r3, r2
 8001404:	d901      	bls.n	800140a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e04f      	b.n	80014aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800140a:	4b2b      	ldr	r3, [pc, #172]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	f003 020c 	and.w	r2, r3, #12
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	429a      	cmp	r2, r3
 800141a:	d1eb      	bne.n	80013f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800141c:	4b25      	ldr	r3, [pc, #148]	; (80014b4 <HAL_RCC_ClockConfig+0x1b8>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 030f 	and.w	r3, r3, #15
 8001424:	683a      	ldr	r2, [r7, #0]
 8001426:	429a      	cmp	r2, r3
 8001428:	d20c      	bcs.n	8001444 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800142a:	4b22      	ldr	r3, [pc, #136]	; (80014b4 <HAL_RCC_ClockConfig+0x1b8>)
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	b2d2      	uxtb	r2, r2
 8001430:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001432:	4b20      	ldr	r3, [pc, #128]	; (80014b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 030f 	and.w	r3, r3, #15
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	429a      	cmp	r2, r3
 800143e:	d001      	beq.n	8001444 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	e032      	b.n	80014aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0304 	and.w	r3, r3, #4
 800144c:	2b00      	cmp	r3, #0
 800144e:	d008      	beq.n	8001462 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001450:	4b19      	ldr	r3, [pc, #100]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	4916      	ldr	r1, [pc, #88]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 800145e:	4313      	orrs	r3, r2
 8001460:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0308 	and.w	r3, r3, #8
 800146a:	2b00      	cmp	r3, #0
 800146c:	d009      	beq.n	8001482 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800146e:	4b12      	ldr	r3, [pc, #72]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	691b      	ldr	r3, [r3, #16]
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	490e      	ldr	r1, [pc, #56]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 800147e:	4313      	orrs	r3, r2
 8001480:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001482:	f000 f855 	bl	8001530 <HAL_RCC_GetSysClockFreq>
 8001486:	4602      	mov	r2, r0
 8001488:	4b0b      	ldr	r3, [pc, #44]	; (80014b8 <HAL_RCC_ClockConfig+0x1bc>)
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	091b      	lsrs	r3, r3, #4
 800148e:	f003 030f 	and.w	r3, r3, #15
 8001492:	490a      	ldr	r1, [pc, #40]	; (80014bc <HAL_RCC_ClockConfig+0x1c0>)
 8001494:	5ccb      	ldrb	r3, [r1, r3]
 8001496:	fa22 f303 	lsr.w	r3, r2, r3
 800149a:	4a09      	ldr	r2, [pc, #36]	; (80014c0 <HAL_RCC_ClockConfig+0x1c4>)
 800149c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800149e:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <HAL_RCC_ClockConfig+0x1c8>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff fc2c 	bl	8000d00 <HAL_InitTick>

  return HAL_OK;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40023c00 	.word	0x40023c00
 80014b8:	40023800 	.word	0x40023800
 80014bc:	080033f8 	.word	0x080033f8
 80014c0:	20000000 	.word	0x20000000
 80014c4:	20000004 	.word	0x20000004

080014c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014cc:	4b03      	ldr	r3, [pc, #12]	; (80014dc <HAL_RCC_GetHCLKFreq+0x14>)
 80014ce:	681b      	ldr	r3, [r3, #0]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	20000000 	.word	0x20000000

080014e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014e4:	f7ff fff0 	bl	80014c8 <HAL_RCC_GetHCLKFreq>
 80014e8:	4602      	mov	r2, r0
 80014ea:	4b05      	ldr	r3, [pc, #20]	; (8001500 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	0a9b      	lsrs	r3, r3, #10
 80014f0:	f003 0307 	and.w	r3, r3, #7
 80014f4:	4903      	ldr	r1, [pc, #12]	; (8001504 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014f6:	5ccb      	ldrb	r3, [r1, r3]
 80014f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40023800 	.word	0x40023800
 8001504:	08003408 	.word	0x08003408

08001508 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800150c:	f7ff ffdc 	bl	80014c8 <HAL_RCC_GetHCLKFreq>
 8001510:	4602      	mov	r2, r0
 8001512:	4b05      	ldr	r3, [pc, #20]	; (8001528 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	0b5b      	lsrs	r3, r3, #13
 8001518:	f003 0307 	and.w	r3, r3, #7
 800151c:	4903      	ldr	r1, [pc, #12]	; (800152c <HAL_RCC_GetPCLK2Freq+0x24>)
 800151e:	5ccb      	ldrb	r3, [r1, r3]
 8001520:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001524:	4618      	mov	r0, r3
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40023800 	.word	0x40023800
 800152c:	08003408 	.word	0x08003408

08001530 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001530:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001534:	b0ae      	sub	sp, #184	; 0xb8
 8001536:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001538:	2300      	movs	r3, #0
 800153a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800153e:	2300      	movs	r3, #0
 8001540:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001544:	2300      	movs	r3, #0
 8001546:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800154a:	2300      	movs	r3, #0
 800154c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001550:	2300      	movs	r3, #0
 8001552:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001556:	4bcb      	ldr	r3, [pc, #812]	; (8001884 <HAL_RCC_GetSysClockFreq+0x354>)
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f003 030c 	and.w	r3, r3, #12
 800155e:	2b0c      	cmp	r3, #12
 8001560:	f200 8206 	bhi.w	8001970 <HAL_RCC_GetSysClockFreq+0x440>
 8001564:	a201      	add	r2, pc, #4	; (adr r2, 800156c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800156a:	bf00      	nop
 800156c:	080015a1 	.word	0x080015a1
 8001570:	08001971 	.word	0x08001971
 8001574:	08001971 	.word	0x08001971
 8001578:	08001971 	.word	0x08001971
 800157c:	080015a9 	.word	0x080015a9
 8001580:	08001971 	.word	0x08001971
 8001584:	08001971 	.word	0x08001971
 8001588:	08001971 	.word	0x08001971
 800158c:	080015b1 	.word	0x080015b1
 8001590:	08001971 	.word	0x08001971
 8001594:	08001971 	.word	0x08001971
 8001598:	08001971 	.word	0x08001971
 800159c:	080017a1 	.word	0x080017a1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015a0:	4bb9      	ldr	r3, [pc, #740]	; (8001888 <HAL_RCC_GetSysClockFreq+0x358>)
 80015a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80015a6:	e1e7      	b.n	8001978 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015a8:	4bb8      	ldr	r3, [pc, #736]	; (800188c <HAL_RCC_GetSysClockFreq+0x35c>)
 80015aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80015ae:	e1e3      	b.n	8001978 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015b0:	4bb4      	ldr	r3, [pc, #720]	; (8001884 <HAL_RCC_GetSysClockFreq+0x354>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80015b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015bc:	4bb1      	ldr	r3, [pc, #708]	; (8001884 <HAL_RCC_GetSysClockFreq+0x354>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d071      	beq.n	80016ac <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015c8:	4bae      	ldr	r3, [pc, #696]	; (8001884 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	099b      	lsrs	r3, r3, #6
 80015ce:	2200      	movs	r2, #0
 80015d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80015d4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80015d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80015dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015e4:	2300      	movs	r3, #0
 80015e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80015ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80015ee:	4622      	mov	r2, r4
 80015f0:	462b      	mov	r3, r5
 80015f2:	f04f 0000 	mov.w	r0, #0
 80015f6:	f04f 0100 	mov.w	r1, #0
 80015fa:	0159      	lsls	r1, r3, #5
 80015fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001600:	0150      	lsls	r0, r2, #5
 8001602:	4602      	mov	r2, r0
 8001604:	460b      	mov	r3, r1
 8001606:	4621      	mov	r1, r4
 8001608:	1a51      	subs	r1, r2, r1
 800160a:	6439      	str	r1, [r7, #64]	; 0x40
 800160c:	4629      	mov	r1, r5
 800160e:	eb63 0301 	sbc.w	r3, r3, r1
 8001612:	647b      	str	r3, [r7, #68]	; 0x44
 8001614:	f04f 0200 	mov.w	r2, #0
 8001618:	f04f 0300 	mov.w	r3, #0
 800161c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001620:	4649      	mov	r1, r9
 8001622:	018b      	lsls	r3, r1, #6
 8001624:	4641      	mov	r1, r8
 8001626:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800162a:	4641      	mov	r1, r8
 800162c:	018a      	lsls	r2, r1, #6
 800162e:	4641      	mov	r1, r8
 8001630:	1a51      	subs	r1, r2, r1
 8001632:	63b9      	str	r1, [r7, #56]	; 0x38
 8001634:	4649      	mov	r1, r9
 8001636:	eb63 0301 	sbc.w	r3, r3, r1
 800163a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	f04f 0300 	mov.w	r3, #0
 8001644:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001648:	4649      	mov	r1, r9
 800164a:	00cb      	lsls	r3, r1, #3
 800164c:	4641      	mov	r1, r8
 800164e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001652:	4641      	mov	r1, r8
 8001654:	00ca      	lsls	r2, r1, #3
 8001656:	4610      	mov	r0, r2
 8001658:	4619      	mov	r1, r3
 800165a:	4603      	mov	r3, r0
 800165c:	4622      	mov	r2, r4
 800165e:	189b      	adds	r3, r3, r2
 8001660:	633b      	str	r3, [r7, #48]	; 0x30
 8001662:	462b      	mov	r3, r5
 8001664:	460a      	mov	r2, r1
 8001666:	eb42 0303 	adc.w	r3, r2, r3
 800166a:	637b      	str	r3, [r7, #52]	; 0x34
 800166c:	f04f 0200 	mov.w	r2, #0
 8001670:	f04f 0300 	mov.w	r3, #0
 8001674:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001678:	4629      	mov	r1, r5
 800167a:	024b      	lsls	r3, r1, #9
 800167c:	4621      	mov	r1, r4
 800167e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001682:	4621      	mov	r1, r4
 8001684:	024a      	lsls	r2, r1, #9
 8001686:	4610      	mov	r0, r2
 8001688:	4619      	mov	r1, r3
 800168a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800168e:	2200      	movs	r2, #0
 8001690:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001694:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001698:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800169c:	f7fe fe08 	bl	80002b0 <__aeabi_uldivmod>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
 80016a4:	4613      	mov	r3, r2
 80016a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80016aa:	e067      	b.n	800177c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016ac:	4b75      	ldr	r3, [pc, #468]	; (8001884 <HAL_RCC_GetSysClockFreq+0x354>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	099b      	lsrs	r3, r3, #6
 80016b2:	2200      	movs	r2, #0
 80016b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80016b8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80016bc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80016c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80016c6:	2300      	movs	r3, #0
 80016c8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80016ca:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80016ce:	4622      	mov	r2, r4
 80016d0:	462b      	mov	r3, r5
 80016d2:	f04f 0000 	mov.w	r0, #0
 80016d6:	f04f 0100 	mov.w	r1, #0
 80016da:	0159      	lsls	r1, r3, #5
 80016dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016e0:	0150      	lsls	r0, r2, #5
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4621      	mov	r1, r4
 80016e8:	1a51      	subs	r1, r2, r1
 80016ea:	62b9      	str	r1, [r7, #40]	; 0x28
 80016ec:	4629      	mov	r1, r5
 80016ee:	eb63 0301 	sbc.w	r3, r3, r1
 80016f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016f4:	f04f 0200 	mov.w	r2, #0
 80016f8:	f04f 0300 	mov.w	r3, #0
 80016fc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001700:	4649      	mov	r1, r9
 8001702:	018b      	lsls	r3, r1, #6
 8001704:	4641      	mov	r1, r8
 8001706:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800170a:	4641      	mov	r1, r8
 800170c:	018a      	lsls	r2, r1, #6
 800170e:	4641      	mov	r1, r8
 8001710:	ebb2 0a01 	subs.w	sl, r2, r1
 8001714:	4649      	mov	r1, r9
 8001716:	eb63 0b01 	sbc.w	fp, r3, r1
 800171a:	f04f 0200 	mov.w	r2, #0
 800171e:	f04f 0300 	mov.w	r3, #0
 8001722:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001726:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800172a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800172e:	4692      	mov	sl, r2
 8001730:	469b      	mov	fp, r3
 8001732:	4623      	mov	r3, r4
 8001734:	eb1a 0303 	adds.w	r3, sl, r3
 8001738:	623b      	str	r3, [r7, #32]
 800173a:	462b      	mov	r3, r5
 800173c:	eb4b 0303 	adc.w	r3, fp, r3
 8001740:	627b      	str	r3, [r7, #36]	; 0x24
 8001742:	f04f 0200 	mov.w	r2, #0
 8001746:	f04f 0300 	mov.w	r3, #0
 800174a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800174e:	4629      	mov	r1, r5
 8001750:	028b      	lsls	r3, r1, #10
 8001752:	4621      	mov	r1, r4
 8001754:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001758:	4621      	mov	r1, r4
 800175a:	028a      	lsls	r2, r1, #10
 800175c:	4610      	mov	r0, r2
 800175e:	4619      	mov	r1, r3
 8001760:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001764:	2200      	movs	r2, #0
 8001766:	673b      	str	r3, [r7, #112]	; 0x70
 8001768:	677a      	str	r2, [r7, #116]	; 0x74
 800176a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800176e:	f7fe fd9f 	bl	80002b0 <__aeabi_uldivmod>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4613      	mov	r3, r2
 8001778:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800177c:	4b41      	ldr	r3, [pc, #260]	; (8001884 <HAL_RCC_GetSysClockFreq+0x354>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	0c1b      	lsrs	r3, r3, #16
 8001782:	f003 0303 	and.w	r3, r3, #3
 8001786:	3301      	adds	r3, #1
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco / pllp;
 800178e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001792:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001796:	fbb2 f3f3 	udiv	r3, r2, r3
 800179a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800179e:	e0eb      	b.n	8001978 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017a0:	4b38      	ldr	r3, [pc, #224]	; (8001884 <HAL_RCC_GetSysClockFreq+0x354>)
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017ac:	4b35      	ldr	r3, [pc, #212]	; (8001884 <HAL_RCC_GetSysClockFreq+0x354>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d06b      	beq.n	8001890 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017b8:	4b32      	ldr	r3, [pc, #200]	; (8001884 <HAL_RCC_GetSysClockFreq+0x354>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	099b      	lsrs	r3, r3, #6
 80017be:	2200      	movs	r2, #0
 80017c0:	66bb      	str	r3, [r7, #104]	; 0x68
 80017c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80017c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80017c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017ca:	663b      	str	r3, [r7, #96]	; 0x60
 80017cc:	2300      	movs	r3, #0
 80017ce:	667b      	str	r3, [r7, #100]	; 0x64
 80017d0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80017d4:	4622      	mov	r2, r4
 80017d6:	462b      	mov	r3, r5
 80017d8:	f04f 0000 	mov.w	r0, #0
 80017dc:	f04f 0100 	mov.w	r1, #0
 80017e0:	0159      	lsls	r1, r3, #5
 80017e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017e6:	0150      	lsls	r0, r2, #5
 80017e8:	4602      	mov	r2, r0
 80017ea:	460b      	mov	r3, r1
 80017ec:	4621      	mov	r1, r4
 80017ee:	1a51      	subs	r1, r2, r1
 80017f0:	61b9      	str	r1, [r7, #24]
 80017f2:	4629      	mov	r1, r5
 80017f4:	eb63 0301 	sbc.w	r3, r3, r1
 80017f8:	61fb      	str	r3, [r7, #28]
 80017fa:	f04f 0200 	mov.w	r2, #0
 80017fe:	f04f 0300 	mov.w	r3, #0
 8001802:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001806:	4659      	mov	r1, fp
 8001808:	018b      	lsls	r3, r1, #6
 800180a:	4651      	mov	r1, sl
 800180c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001810:	4651      	mov	r1, sl
 8001812:	018a      	lsls	r2, r1, #6
 8001814:	4651      	mov	r1, sl
 8001816:	ebb2 0801 	subs.w	r8, r2, r1
 800181a:	4659      	mov	r1, fp
 800181c:	eb63 0901 	sbc.w	r9, r3, r1
 8001820:	f04f 0200 	mov.w	r2, #0
 8001824:	f04f 0300 	mov.w	r3, #0
 8001828:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800182c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001830:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001834:	4690      	mov	r8, r2
 8001836:	4699      	mov	r9, r3
 8001838:	4623      	mov	r3, r4
 800183a:	eb18 0303 	adds.w	r3, r8, r3
 800183e:	613b      	str	r3, [r7, #16]
 8001840:	462b      	mov	r3, r5
 8001842:	eb49 0303 	adc.w	r3, r9, r3
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	f04f 0200 	mov.w	r2, #0
 800184c:	f04f 0300 	mov.w	r3, #0
 8001850:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001854:	4629      	mov	r1, r5
 8001856:	024b      	lsls	r3, r1, #9
 8001858:	4621      	mov	r1, r4
 800185a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800185e:	4621      	mov	r1, r4
 8001860:	024a      	lsls	r2, r1, #9
 8001862:	4610      	mov	r0, r2
 8001864:	4619      	mov	r1, r3
 8001866:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800186a:	2200      	movs	r2, #0
 800186c:	65bb      	str	r3, [r7, #88]	; 0x58
 800186e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001870:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001874:	f7fe fd1c 	bl	80002b0 <__aeabi_uldivmod>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	4613      	mov	r3, r2
 800187e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001882:	e065      	b.n	8001950 <HAL_RCC_GetSysClockFreq+0x420>
 8001884:	40023800 	.word	0x40023800
 8001888:	00f42400 	.word	0x00f42400
 800188c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001890:	4b3d      	ldr	r3, [pc, #244]	; (8001988 <HAL_RCC_GetSysClockFreq+0x458>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	099b      	lsrs	r3, r3, #6
 8001896:	2200      	movs	r2, #0
 8001898:	4618      	mov	r0, r3
 800189a:	4611      	mov	r1, r2
 800189c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80018a0:	653b      	str	r3, [r7, #80]	; 0x50
 80018a2:	2300      	movs	r3, #0
 80018a4:	657b      	str	r3, [r7, #84]	; 0x54
 80018a6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80018aa:	4642      	mov	r2, r8
 80018ac:	464b      	mov	r3, r9
 80018ae:	f04f 0000 	mov.w	r0, #0
 80018b2:	f04f 0100 	mov.w	r1, #0
 80018b6:	0159      	lsls	r1, r3, #5
 80018b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018bc:	0150      	lsls	r0, r2, #5
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	4641      	mov	r1, r8
 80018c4:	1a51      	subs	r1, r2, r1
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	4649      	mov	r1, r9
 80018ca:	eb63 0301 	sbc.w	r3, r3, r1
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	f04f 0300 	mov.w	r3, #0
 80018d8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80018dc:	4659      	mov	r1, fp
 80018de:	018b      	lsls	r3, r1, #6
 80018e0:	4651      	mov	r1, sl
 80018e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018e6:	4651      	mov	r1, sl
 80018e8:	018a      	lsls	r2, r1, #6
 80018ea:	4651      	mov	r1, sl
 80018ec:	1a54      	subs	r4, r2, r1
 80018ee:	4659      	mov	r1, fp
 80018f0:	eb63 0501 	sbc.w	r5, r3, r1
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	f04f 0300 	mov.w	r3, #0
 80018fc:	00eb      	lsls	r3, r5, #3
 80018fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001902:	00e2      	lsls	r2, r4, #3
 8001904:	4614      	mov	r4, r2
 8001906:	461d      	mov	r5, r3
 8001908:	4643      	mov	r3, r8
 800190a:	18e3      	adds	r3, r4, r3
 800190c:	603b      	str	r3, [r7, #0]
 800190e:	464b      	mov	r3, r9
 8001910:	eb45 0303 	adc.w	r3, r5, r3
 8001914:	607b      	str	r3, [r7, #4]
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	f04f 0300 	mov.w	r3, #0
 800191e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001922:	4629      	mov	r1, r5
 8001924:	028b      	lsls	r3, r1, #10
 8001926:	4621      	mov	r1, r4
 8001928:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800192c:	4621      	mov	r1, r4
 800192e:	028a      	lsls	r2, r1, #10
 8001930:	4610      	mov	r0, r2
 8001932:	4619      	mov	r1, r3
 8001934:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001938:	2200      	movs	r2, #0
 800193a:	64bb      	str	r3, [r7, #72]	; 0x48
 800193c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800193e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001942:	f7fe fcb5 	bl	80002b0 <__aeabi_uldivmod>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4613      	mov	r3, r2
 800194c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001950:	4b0d      	ldr	r3, [pc, #52]	; (8001988 <HAL_RCC_GetSysClockFreq+0x458>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	0f1b      	lsrs	r3, r3, #28
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco / pllr;
 800195e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001962:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001966:	fbb2 f3f3 	udiv	r3, r2, r3
 800196a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800196e:	e003      	b.n	8001978 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001970:	4b06      	ldr	r3, [pc, #24]	; (800198c <HAL_RCC_GetSysClockFreq+0x45c>)
 8001972:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001976:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001978:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800197c:	4618      	mov	r0, r3
 800197e:	37b8      	adds	r7, #184	; 0xb8
 8001980:	46bd      	mov	sp, r7
 8001982:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001986:	bf00      	nop
 8001988:	40023800 	.word	0x40023800
 800198c:	00f42400 	.word	0x00f42400

08001990 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d101      	bne.n	80019a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e28d      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f000 8083 	beq.w	8001ab6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80019b0:	4b94      	ldr	r3, [pc, #592]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f003 030c 	and.w	r3, r3, #12
 80019b8:	2b04      	cmp	r3, #4
 80019ba:	d019      	beq.n	80019f0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019bc:	4b91      	ldr	r3, [pc, #580]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f003 030c 	and.w	r3, r3, #12
        || \
 80019c4:	2b08      	cmp	r3, #8
 80019c6:	d106      	bne.n	80019d6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019c8:	4b8e      	ldr	r3, [pc, #568]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019d4:	d00c      	beq.n	80019f0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019d6:	4b8b      	ldr	r3, [pc, #556]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019de:	2b0c      	cmp	r3, #12
 80019e0:	d112      	bne.n	8001a08 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019e2:	4b88      	ldr	r3, [pc, #544]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019ee:	d10b      	bne.n	8001a08 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f0:	4b84      	ldr	r3, [pc, #528]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d05b      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x124>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d157      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e25a      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a10:	d106      	bne.n	8001a20 <HAL_RCC_OscConfig+0x90>
 8001a12:	4b7c      	ldr	r3, [pc, #496]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a7b      	ldr	r2, [pc, #492]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001a18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a1c:	6013      	str	r3, [r2, #0]
 8001a1e:	e01d      	b.n	8001a5c <HAL_RCC_OscConfig+0xcc>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a28:	d10c      	bne.n	8001a44 <HAL_RCC_OscConfig+0xb4>
 8001a2a:	4b76      	ldr	r3, [pc, #472]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a75      	ldr	r2, [pc, #468]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001a30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a34:	6013      	str	r3, [r2, #0]
 8001a36:	4b73      	ldr	r3, [pc, #460]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a72      	ldr	r2, [pc, #456]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001a3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a40:	6013      	str	r3, [r2, #0]
 8001a42:	e00b      	b.n	8001a5c <HAL_RCC_OscConfig+0xcc>
 8001a44:	4b6f      	ldr	r3, [pc, #444]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a6e      	ldr	r2, [pc, #440]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001a4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a4e:	6013      	str	r3, [r2, #0]
 8001a50:	4b6c      	ldr	r3, [pc, #432]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a6b      	ldr	r2, [pc, #428]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001a56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d013      	beq.n	8001a8c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a64:	f7ff f990 	bl	8000d88 <HAL_GetTick>
 8001a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a6c:	f7ff f98c 	bl	8000d88 <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b64      	cmp	r3, #100	; 0x64
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e21f      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a7e:	4b61      	ldr	r3, [pc, #388]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d0f0      	beq.n	8001a6c <HAL_RCC_OscConfig+0xdc>
 8001a8a:	e014      	b.n	8001ab6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a8c:	f7ff f97c 	bl	8000d88 <HAL_GetTick>
 8001a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a92:	e008      	b.n	8001aa6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a94:	f7ff f978 	bl	8000d88 <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b64      	cmp	r3, #100	; 0x64
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e20b      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aa6:	4b57      	ldr	r3, [pc, #348]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d1f0      	bne.n	8001a94 <HAL_RCC_OscConfig+0x104>
 8001ab2:	e000      	b.n	8001ab6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ab4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d06f      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001ac2:	4b50      	ldr	r3, [pc, #320]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	f003 030c 	and.w	r3, r3, #12
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d017      	beq.n	8001afe <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001ace:	4b4d      	ldr	r3, [pc, #308]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	f003 030c 	and.w	r3, r3, #12
        || \
 8001ad6:	2b08      	cmp	r3, #8
 8001ad8:	d105      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001ada:	4b4a      	ldr	r3, [pc, #296]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d00b      	beq.n	8001afe <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ae6:	4b47      	ldr	r3, [pc, #284]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001aee:	2b0c      	cmp	r3, #12
 8001af0:	d11c      	bne.n	8001b2c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001af2:	4b44      	ldr	r3, [pc, #272]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d116      	bne.n	8001b2c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001afe:	4b41      	ldr	r3, [pc, #260]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d005      	beq.n	8001b16 <HAL_RCC_OscConfig+0x186>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d001      	beq.n	8001b16 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e1d3      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b16:	4b3b      	ldr	r3, [pc, #236]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	691b      	ldr	r3, [r3, #16]
 8001b22:	00db      	lsls	r3, r3, #3
 8001b24:	4937      	ldr	r1, [pc, #220]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001b26:	4313      	orrs	r3, r2
 8001b28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b2a:	e03a      	b.n	8001ba2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d020      	beq.n	8001b76 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b34:	4b34      	ldr	r3, [pc, #208]	; (8001c08 <HAL_RCC_OscConfig+0x278>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b3a:	f7ff f925 	bl	8000d88 <HAL_GetTick>
 8001b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b40:	e008      	b.n	8001b54 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b42:	f7ff f921 	bl	8000d88 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e1b4      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b54:	4b2b      	ldr	r3, [pc, #172]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0302 	and.w	r3, r3, #2
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d0f0      	beq.n	8001b42 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b60:	4b28      	ldr	r3, [pc, #160]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	691b      	ldr	r3, [r3, #16]
 8001b6c:	00db      	lsls	r3, r3, #3
 8001b6e:	4925      	ldr	r1, [pc, #148]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001b70:	4313      	orrs	r3, r2
 8001b72:	600b      	str	r3, [r1, #0]
 8001b74:	e015      	b.n	8001ba2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b76:	4b24      	ldr	r3, [pc, #144]	; (8001c08 <HAL_RCC_OscConfig+0x278>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b7c:	f7ff f904 	bl	8000d88 <HAL_GetTick>
 8001b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b82:	e008      	b.n	8001b96 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b84:	f7ff f900 	bl	8000d88 <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d901      	bls.n	8001b96 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e193      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b96:	4b1b      	ldr	r3, [pc, #108]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d1f0      	bne.n	8001b84 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0308 	and.w	r3, r3, #8
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d036      	beq.n	8001c1c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	695b      	ldr	r3, [r3, #20]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d016      	beq.n	8001be4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bb6:	4b15      	ldr	r3, [pc, #84]	; (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bbc:	f7ff f8e4 	bl	8000d88 <HAL_GetTick>
 8001bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bc2:	e008      	b.n	8001bd6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bc4:	f7ff f8e0 	bl	8000d88 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d901      	bls.n	8001bd6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e173      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bd6:	4b0b      	ldr	r3, [pc, #44]	; (8001c04 <HAL_RCC_OscConfig+0x274>)
 8001bd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d0f0      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x234>
 8001be2:	e01b      	b.n	8001c1c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001be4:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <HAL_RCC_OscConfig+0x27c>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bea:	f7ff f8cd 	bl	8000d88 <HAL_GetTick>
 8001bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bf0:	e00e      	b.n	8001c10 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bf2:	f7ff f8c9 	bl	8000d88 <HAL_GetTick>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d907      	bls.n	8001c10 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001c00:	2303      	movs	r3, #3
 8001c02:	e15c      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
 8001c04:	40023800 	.word	0x40023800
 8001c08:	42470000 	.word	0x42470000
 8001c0c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c10:	4b8a      	ldr	r3, [pc, #552]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001c12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c14:	f003 0302 	and.w	r3, r3, #2
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d1ea      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0304 	and.w	r3, r3, #4
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f000 8097 	beq.w	8001d58 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c2e:	4b83      	ldr	r3, [pc, #524]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d10f      	bne.n	8001c5a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60bb      	str	r3, [r7, #8]
 8001c3e:	4b7f      	ldr	r3, [pc, #508]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c42:	4a7e      	ldr	r2, [pc, #504]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c48:	6413      	str	r3, [r2, #64]	; 0x40
 8001c4a:	4b7c      	ldr	r3, [pc, #496]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c52:	60bb      	str	r3, [r7, #8]
 8001c54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c56:	2301      	movs	r3, #1
 8001c58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c5a:	4b79      	ldr	r3, [pc, #484]	; (8001e40 <HAL_RCC_OscConfig+0x4b0>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d118      	bne.n	8001c98 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c66:	4b76      	ldr	r3, [pc, #472]	; (8001e40 <HAL_RCC_OscConfig+0x4b0>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a75      	ldr	r2, [pc, #468]	; (8001e40 <HAL_RCC_OscConfig+0x4b0>)
 8001c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c72:	f7ff f889 	bl	8000d88 <HAL_GetTick>
 8001c76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c7a:	f7ff f885 	bl	8000d88 <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e118      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c8c:	4b6c      	ldr	r3, [pc, #432]	; (8001e40 <HAL_RCC_OscConfig+0x4b0>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d0f0      	beq.n	8001c7a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d106      	bne.n	8001cae <HAL_RCC_OscConfig+0x31e>
 8001ca0:	4b66      	ldr	r3, [pc, #408]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001ca2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ca4:	4a65      	ldr	r2, [pc, #404]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	6713      	str	r3, [r2, #112]	; 0x70
 8001cac:	e01c      	b.n	8001ce8 <HAL_RCC_OscConfig+0x358>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	2b05      	cmp	r3, #5
 8001cb4:	d10c      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x340>
 8001cb6:	4b61      	ldr	r3, [pc, #388]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cba:	4a60      	ldr	r2, [pc, #384]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001cbc:	f043 0304 	orr.w	r3, r3, #4
 8001cc0:	6713      	str	r3, [r2, #112]	; 0x70
 8001cc2:	4b5e      	ldr	r3, [pc, #376]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cc6:	4a5d      	ldr	r2, [pc, #372]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001cc8:	f043 0301 	orr.w	r3, r3, #1
 8001ccc:	6713      	str	r3, [r2, #112]	; 0x70
 8001cce:	e00b      	b.n	8001ce8 <HAL_RCC_OscConfig+0x358>
 8001cd0:	4b5a      	ldr	r3, [pc, #360]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cd4:	4a59      	ldr	r2, [pc, #356]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001cd6:	f023 0301 	bic.w	r3, r3, #1
 8001cda:	6713      	str	r3, [r2, #112]	; 0x70
 8001cdc:	4b57      	ldr	r3, [pc, #348]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ce0:	4a56      	ldr	r2, [pc, #344]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001ce2:	f023 0304 	bic.w	r3, r3, #4
 8001ce6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d015      	beq.n	8001d1c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cf0:	f7ff f84a 	bl	8000d88 <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cf6:	e00a      	b.n	8001d0e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cf8:	f7ff f846 	bl	8000d88 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e0d7      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d0e:	4b4b      	ldr	r3, [pc, #300]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d0ee      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x368>
 8001d1a:	e014      	b.n	8001d46 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d1c:	f7ff f834 	bl	8000d88 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d22:	e00a      	b.n	8001d3a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d24:	f7ff f830 	bl	8000d88 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e0c1      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d3a:	4b40      	ldr	r3, [pc, #256]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d1ee      	bne.n	8001d24 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d46:	7dfb      	ldrb	r3, [r7, #23]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d105      	bne.n	8001d58 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d4c:	4b3b      	ldr	r3, [pc, #236]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d50:	4a3a      	ldr	r2, [pc, #232]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001d52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d56:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f000 80ad 	beq.w	8001ebc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d62:	4b36      	ldr	r3, [pc, #216]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	f003 030c 	and.w	r3, r3, #12
 8001d6a:	2b08      	cmp	r3, #8
 8001d6c:	d060      	beq.n	8001e30 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d145      	bne.n	8001e02 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d76:	4b33      	ldr	r3, [pc, #204]	; (8001e44 <HAL_RCC_OscConfig+0x4b4>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d7c:	f7ff f804 	bl	8000d88 <HAL_GetTick>
 8001d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d84:	f7ff f800 	bl	8000d88 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e093      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d96:	4b29      	ldr	r3, [pc, #164]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d1f0      	bne.n	8001d84 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	69da      	ldr	r2, [r3, #28]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6a1b      	ldr	r3, [r3, #32]
 8001daa:	431a      	orrs	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db0:	019b      	lsls	r3, r3, #6
 8001db2:	431a      	orrs	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db8:	085b      	lsrs	r3, r3, #1
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	041b      	lsls	r3, r3, #16
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc4:	061b      	lsls	r3, r3, #24
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dcc:	071b      	lsls	r3, r3, #28
 8001dce:	491b      	ldr	r1, [pc, #108]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dd4:	4b1b      	ldr	r3, [pc, #108]	; (8001e44 <HAL_RCC_OscConfig+0x4b4>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dda:	f7fe ffd5 	bl	8000d88 <HAL_GetTick>
 8001dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001de0:	e008      	b.n	8001df4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001de2:	f7fe ffd1 	bl	8000d88 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e064      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001df4:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d0f0      	beq.n	8001de2 <HAL_RCC_OscConfig+0x452>
 8001e00:	e05c      	b.n	8001ebc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e02:	4b10      	ldr	r3, [pc, #64]	; (8001e44 <HAL_RCC_OscConfig+0x4b4>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e08:	f7fe ffbe 	bl	8000d88 <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e10:	f7fe ffba 	bl	8000d88 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e04d      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e22:	4b06      	ldr	r3, [pc, #24]	; (8001e3c <HAL_RCC_OscConfig+0x4ac>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d1f0      	bne.n	8001e10 <HAL_RCC_OscConfig+0x480>
 8001e2e:	e045      	b.n	8001ebc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	699b      	ldr	r3, [r3, #24]
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d107      	bne.n	8001e48 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e040      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	40007000 	.word	0x40007000
 8001e44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e48:	4b1f      	ldr	r3, [pc, #124]	; (8001ec8 <HAL_RCC_OscConfig+0x538>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d030      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d129      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	d122      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001e78:	4013      	ands	r3, r2
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d119      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8e:	085b      	lsrs	r3, r3, #1
 8001e90:	3b01      	subs	r3, #1
 8001e92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d10f      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d107      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d001      	beq.n	8001ebc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e000      	b.n	8001ebe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3718      	adds	r7, #24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40023800 	.word	0x40023800

08001ecc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e042      	b.n	8001f64 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d106      	bne.n	8001ef8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7fe fd0e 	bl	8000914 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2224      	movs	r2, #36	; 0x24
 8001efc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	68da      	ldr	r2, [r3, #12]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f000 f82b 	bl	8001f6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	691a      	ldr	r2, [r3, #16]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	695a      	ldr	r2, [r3, #20]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	68da      	ldr	r2, [r3, #12]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2220      	movs	r2, #32
 8001f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2220      	movs	r2, #32
 8001f58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001f62:	2300      	movs	r3, #0
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f70:	b0c0      	sub	sp, #256	; 0x100
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f88:	68d9      	ldr	r1, [r3, #12]
 8001f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	ea40 0301 	orr.w	r3, r0, r1
 8001f94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f9a:	689a      	ldr	r2, [r3, #8]
 8001f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fa8:	695b      	ldr	r3, [r3, #20]
 8001faa:	431a      	orrs	r2, r3
 8001fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001fc4:	f021 010c 	bic.w	r1, r1, #12
 8001fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001fd2:	430b      	orrs	r3, r1
 8001fd4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fe6:	6999      	ldr	r1, [r3, #24]
 8001fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	ea40 0301 	orr.w	r3, r0, r1
 8001ff2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	4b8f      	ldr	r3, [pc, #572]	; (8002238 <UART_SetConfig+0x2cc>)
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d005      	beq.n	800200c <UART_SetConfig+0xa0>
 8002000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	4b8d      	ldr	r3, [pc, #564]	; (800223c <UART_SetConfig+0x2d0>)
 8002008:	429a      	cmp	r2, r3
 800200a:	d104      	bne.n	8002016 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800200c:	f7ff fa7c 	bl	8001508 <HAL_RCC_GetPCLK2Freq>
 8002010:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002014:	e003      	b.n	800201e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002016:	f7ff fa63 	bl	80014e0 <HAL_RCC_GetPCLK1Freq>
 800201a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800201e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002022:	69db      	ldr	r3, [r3, #28]
 8002024:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002028:	f040 810c 	bne.w	8002244 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800202c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002030:	2200      	movs	r2, #0
 8002032:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002036:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800203a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800203e:	4622      	mov	r2, r4
 8002040:	462b      	mov	r3, r5
 8002042:	1891      	adds	r1, r2, r2
 8002044:	65b9      	str	r1, [r7, #88]	; 0x58
 8002046:	415b      	adcs	r3, r3
 8002048:	65fb      	str	r3, [r7, #92]	; 0x5c
 800204a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800204e:	4621      	mov	r1, r4
 8002050:	eb12 0801 	adds.w	r8, r2, r1
 8002054:	4629      	mov	r1, r5
 8002056:	eb43 0901 	adc.w	r9, r3, r1
 800205a:	f04f 0200 	mov.w	r2, #0
 800205e:	f04f 0300 	mov.w	r3, #0
 8002062:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002066:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800206a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800206e:	4690      	mov	r8, r2
 8002070:	4699      	mov	r9, r3
 8002072:	4623      	mov	r3, r4
 8002074:	eb18 0303 	adds.w	r3, r8, r3
 8002078:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800207c:	462b      	mov	r3, r5
 800207e:	eb49 0303 	adc.w	r3, r9, r3
 8002082:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002092:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002096:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800209a:	460b      	mov	r3, r1
 800209c:	18db      	adds	r3, r3, r3
 800209e:	653b      	str	r3, [r7, #80]	; 0x50
 80020a0:	4613      	mov	r3, r2
 80020a2:	eb42 0303 	adc.w	r3, r2, r3
 80020a6:	657b      	str	r3, [r7, #84]	; 0x54
 80020a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80020ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80020b0:	f7fe f8fe 	bl	80002b0 <__aeabi_uldivmod>
 80020b4:	4602      	mov	r2, r0
 80020b6:	460b      	mov	r3, r1
 80020b8:	4b61      	ldr	r3, [pc, #388]	; (8002240 <UART_SetConfig+0x2d4>)
 80020ba:	fba3 2302 	umull	r2, r3, r3, r2
 80020be:	095b      	lsrs	r3, r3, #5
 80020c0:	011c      	lsls	r4, r3, #4
 80020c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020c6:	2200      	movs	r2, #0
 80020c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80020cc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80020d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80020d4:	4642      	mov	r2, r8
 80020d6:	464b      	mov	r3, r9
 80020d8:	1891      	adds	r1, r2, r2
 80020da:	64b9      	str	r1, [r7, #72]	; 0x48
 80020dc:	415b      	adcs	r3, r3
 80020de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80020e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80020e4:	4641      	mov	r1, r8
 80020e6:	eb12 0a01 	adds.w	sl, r2, r1
 80020ea:	4649      	mov	r1, r9
 80020ec:	eb43 0b01 	adc.w	fp, r3, r1
 80020f0:	f04f 0200 	mov.w	r2, #0
 80020f4:	f04f 0300 	mov.w	r3, #0
 80020f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80020fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002100:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002104:	4692      	mov	sl, r2
 8002106:	469b      	mov	fp, r3
 8002108:	4643      	mov	r3, r8
 800210a:	eb1a 0303 	adds.w	r3, sl, r3
 800210e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002112:	464b      	mov	r3, r9
 8002114:	eb4b 0303 	adc.w	r3, fp, r3
 8002118:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800211c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002128:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800212c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002130:	460b      	mov	r3, r1
 8002132:	18db      	adds	r3, r3, r3
 8002134:	643b      	str	r3, [r7, #64]	; 0x40
 8002136:	4613      	mov	r3, r2
 8002138:	eb42 0303 	adc.w	r3, r2, r3
 800213c:	647b      	str	r3, [r7, #68]	; 0x44
 800213e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002142:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002146:	f7fe f8b3 	bl	80002b0 <__aeabi_uldivmod>
 800214a:	4602      	mov	r2, r0
 800214c:	460b      	mov	r3, r1
 800214e:	4611      	mov	r1, r2
 8002150:	4b3b      	ldr	r3, [pc, #236]	; (8002240 <UART_SetConfig+0x2d4>)
 8002152:	fba3 2301 	umull	r2, r3, r3, r1
 8002156:	095b      	lsrs	r3, r3, #5
 8002158:	2264      	movs	r2, #100	; 0x64
 800215a:	fb02 f303 	mul.w	r3, r2, r3
 800215e:	1acb      	subs	r3, r1, r3
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002166:	4b36      	ldr	r3, [pc, #216]	; (8002240 <UART_SetConfig+0x2d4>)
 8002168:	fba3 2302 	umull	r2, r3, r3, r2
 800216c:	095b      	lsrs	r3, r3, #5
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002174:	441c      	add	r4, r3
 8002176:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800217a:	2200      	movs	r2, #0
 800217c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002180:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002184:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002188:	4642      	mov	r2, r8
 800218a:	464b      	mov	r3, r9
 800218c:	1891      	adds	r1, r2, r2
 800218e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002190:	415b      	adcs	r3, r3
 8002192:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002194:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002198:	4641      	mov	r1, r8
 800219a:	1851      	adds	r1, r2, r1
 800219c:	6339      	str	r1, [r7, #48]	; 0x30
 800219e:	4649      	mov	r1, r9
 80021a0:	414b      	adcs	r3, r1
 80021a2:	637b      	str	r3, [r7, #52]	; 0x34
 80021a4:	f04f 0200 	mov.w	r2, #0
 80021a8:	f04f 0300 	mov.w	r3, #0
 80021ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80021b0:	4659      	mov	r1, fp
 80021b2:	00cb      	lsls	r3, r1, #3
 80021b4:	4651      	mov	r1, sl
 80021b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021ba:	4651      	mov	r1, sl
 80021bc:	00ca      	lsls	r2, r1, #3
 80021be:	4610      	mov	r0, r2
 80021c0:	4619      	mov	r1, r3
 80021c2:	4603      	mov	r3, r0
 80021c4:	4642      	mov	r2, r8
 80021c6:	189b      	adds	r3, r3, r2
 80021c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80021cc:	464b      	mov	r3, r9
 80021ce:	460a      	mov	r2, r1
 80021d0:	eb42 0303 	adc.w	r3, r2, r3
 80021d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80021d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80021e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80021e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80021ec:	460b      	mov	r3, r1
 80021ee:	18db      	adds	r3, r3, r3
 80021f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80021f2:	4613      	mov	r3, r2
 80021f4:	eb42 0303 	adc.w	r3, r2, r3
 80021f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80021fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002202:	f7fe f855 	bl	80002b0 <__aeabi_uldivmod>
 8002206:	4602      	mov	r2, r0
 8002208:	460b      	mov	r3, r1
 800220a:	4b0d      	ldr	r3, [pc, #52]	; (8002240 <UART_SetConfig+0x2d4>)
 800220c:	fba3 1302 	umull	r1, r3, r3, r2
 8002210:	095b      	lsrs	r3, r3, #5
 8002212:	2164      	movs	r1, #100	; 0x64
 8002214:	fb01 f303 	mul.w	r3, r1, r3
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	00db      	lsls	r3, r3, #3
 800221c:	3332      	adds	r3, #50	; 0x32
 800221e:	4a08      	ldr	r2, [pc, #32]	; (8002240 <UART_SetConfig+0x2d4>)
 8002220:	fba2 2303 	umull	r2, r3, r2, r3
 8002224:	095b      	lsrs	r3, r3, #5
 8002226:	f003 0207 	and.w	r2, r3, #7
 800222a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4422      	add	r2, r4
 8002232:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002234:	e106      	b.n	8002444 <UART_SetConfig+0x4d8>
 8002236:	bf00      	nop
 8002238:	40011000 	.word	0x40011000
 800223c:	40011400 	.word	0x40011400
 8002240:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002244:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002248:	2200      	movs	r2, #0
 800224a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800224e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002252:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002256:	4642      	mov	r2, r8
 8002258:	464b      	mov	r3, r9
 800225a:	1891      	adds	r1, r2, r2
 800225c:	6239      	str	r1, [r7, #32]
 800225e:	415b      	adcs	r3, r3
 8002260:	627b      	str	r3, [r7, #36]	; 0x24
 8002262:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002266:	4641      	mov	r1, r8
 8002268:	1854      	adds	r4, r2, r1
 800226a:	4649      	mov	r1, r9
 800226c:	eb43 0501 	adc.w	r5, r3, r1
 8002270:	f04f 0200 	mov.w	r2, #0
 8002274:	f04f 0300 	mov.w	r3, #0
 8002278:	00eb      	lsls	r3, r5, #3
 800227a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800227e:	00e2      	lsls	r2, r4, #3
 8002280:	4614      	mov	r4, r2
 8002282:	461d      	mov	r5, r3
 8002284:	4643      	mov	r3, r8
 8002286:	18e3      	adds	r3, r4, r3
 8002288:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800228c:	464b      	mov	r3, r9
 800228e:	eb45 0303 	adc.w	r3, r5, r3
 8002292:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80022a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80022a6:	f04f 0200 	mov.w	r2, #0
 80022aa:	f04f 0300 	mov.w	r3, #0
 80022ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80022b2:	4629      	mov	r1, r5
 80022b4:	008b      	lsls	r3, r1, #2
 80022b6:	4621      	mov	r1, r4
 80022b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022bc:	4621      	mov	r1, r4
 80022be:	008a      	lsls	r2, r1, #2
 80022c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80022c4:	f7fd fff4 	bl	80002b0 <__aeabi_uldivmod>
 80022c8:	4602      	mov	r2, r0
 80022ca:	460b      	mov	r3, r1
 80022cc:	4b60      	ldr	r3, [pc, #384]	; (8002450 <UART_SetConfig+0x4e4>)
 80022ce:	fba3 2302 	umull	r2, r3, r3, r2
 80022d2:	095b      	lsrs	r3, r3, #5
 80022d4:	011c      	lsls	r4, r3, #4
 80022d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022da:	2200      	movs	r2, #0
 80022dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80022e0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80022e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80022e8:	4642      	mov	r2, r8
 80022ea:	464b      	mov	r3, r9
 80022ec:	1891      	adds	r1, r2, r2
 80022ee:	61b9      	str	r1, [r7, #24]
 80022f0:	415b      	adcs	r3, r3
 80022f2:	61fb      	str	r3, [r7, #28]
 80022f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022f8:	4641      	mov	r1, r8
 80022fa:	1851      	adds	r1, r2, r1
 80022fc:	6139      	str	r1, [r7, #16]
 80022fe:	4649      	mov	r1, r9
 8002300:	414b      	adcs	r3, r1
 8002302:	617b      	str	r3, [r7, #20]
 8002304:	f04f 0200 	mov.w	r2, #0
 8002308:	f04f 0300 	mov.w	r3, #0
 800230c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002310:	4659      	mov	r1, fp
 8002312:	00cb      	lsls	r3, r1, #3
 8002314:	4651      	mov	r1, sl
 8002316:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800231a:	4651      	mov	r1, sl
 800231c:	00ca      	lsls	r2, r1, #3
 800231e:	4610      	mov	r0, r2
 8002320:	4619      	mov	r1, r3
 8002322:	4603      	mov	r3, r0
 8002324:	4642      	mov	r2, r8
 8002326:	189b      	adds	r3, r3, r2
 8002328:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800232c:	464b      	mov	r3, r9
 800232e:	460a      	mov	r2, r1
 8002330:	eb42 0303 	adc.w	r3, r2, r3
 8002334:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	67bb      	str	r3, [r7, #120]	; 0x78
 8002342:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002344:	f04f 0200 	mov.w	r2, #0
 8002348:	f04f 0300 	mov.w	r3, #0
 800234c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002350:	4649      	mov	r1, r9
 8002352:	008b      	lsls	r3, r1, #2
 8002354:	4641      	mov	r1, r8
 8002356:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800235a:	4641      	mov	r1, r8
 800235c:	008a      	lsls	r2, r1, #2
 800235e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002362:	f7fd ffa5 	bl	80002b0 <__aeabi_uldivmod>
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	4611      	mov	r1, r2
 800236c:	4b38      	ldr	r3, [pc, #224]	; (8002450 <UART_SetConfig+0x4e4>)
 800236e:	fba3 2301 	umull	r2, r3, r3, r1
 8002372:	095b      	lsrs	r3, r3, #5
 8002374:	2264      	movs	r2, #100	; 0x64
 8002376:	fb02 f303 	mul.w	r3, r2, r3
 800237a:	1acb      	subs	r3, r1, r3
 800237c:	011b      	lsls	r3, r3, #4
 800237e:	3332      	adds	r3, #50	; 0x32
 8002380:	4a33      	ldr	r2, [pc, #204]	; (8002450 <UART_SetConfig+0x4e4>)
 8002382:	fba2 2303 	umull	r2, r3, r2, r3
 8002386:	095b      	lsrs	r3, r3, #5
 8002388:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800238c:	441c      	add	r4, r3
 800238e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002392:	2200      	movs	r2, #0
 8002394:	673b      	str	r3, [r7, #112]	; 0x70
 8002396:	677a      	str	r2, [r7, #116]	; 0x74
 8002398:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800239c:	4642      	mov	r2, r8
 800239e:	464b      	mov	r3, r9
 80023a0:	1891      	adds	r1, r2, r2
 80023a2:	60b9      	str	r1, [r7, #8]
 80023a4:	415b      	adcs	r3, r3
 80023a6:	60fb      	str	r3, [r7, #12]
 80023a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023ac:	4641      	mov	r1, r8
 80023ae:	1851      	adds	r1, r2, r1
 80023b0:	6039      	str	r1, [r7, #0]
 80023b2:	4649      	mov	r1, r9
 80023b4:	414b      	adcs	r3, r1
 80023b6:	607b      	str	r3, [r7, #4]
 80023b8:	f04f 0200 	mov.w	r2, #0
 80023bc:	f04f 0300 	mov.w	r3, #0
 80023c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80023c4:	4659      	mov	r1, fp
 80023c6:	00cb      	lsls	r3, r1, #3
 80023c8:	4651      	mov	r1, sl
 80023ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023ce:	4651      	mov	r1, sl
 80023d0:	00ca      	lsls	r2, r1, #3
 80023d2:	4610      	mov	r0, r2
 80023d4:	4619      	mov	r1, r3
 80023d6:	4603      	mov	r3, r0
 80023d8:	4642      	mov	r2, r8
 80023da:	189b      	adds	r3, r3, r2
 80023dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80023de:	464b      	mov	r3, r9
 80023e0:	460a      	mov	r2, r1
 80023e2:	eb42 0303 	adc.w	r3, r2, r3
 80023e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80023e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	663b      	str	r3, [r7, #96]	; 0x60
 80023f2:	667a      	str	r2, [r7, #100]	; 0x64
 80023f4:	f04f 0200 	mov.w	r2, #0
 80023f8:	f04f 0300 	mov.w	r3, #0
 80023fc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002400:	4649      	mov	r1, r9
 8002402:	008b      	lsls	r3, r1, #2
 8002404:	4641      	mov	r1, r8
 8002406:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800240a:	4641      	mov	r1, r8
 800240c:	008a      	lsls	r2, r1, #2
 800240e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002412:	f7fd ff4d 	bl	80002b0 <__aeabi_uldivmod>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	4b0d      	ldr	r3, [pc, #52]	; (8002450 <UART_SetConfig+0x4e4>)
 800241c:	fba3 1302 	umull	r1, r3, r3, r2
 8002420:	095b      	lsrs	r3, r3, #5
 8002422:	2164      	movs	r1, #100	; 0x64
 8002424:	fb01 f303 	mul.w	r3, r1, r3
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	3332      	adds	r3, #50	; 0x32
 800242e:	4a08      	ldr	r2, [pc, #32]	; (8002450 <UART_SetConfig+0x4e4>)
 8002430:	fba2 2303 	umull	r2, r3, r2, r3
 8002434:	095b      	lsrs	r3, r3, #5
 8002436:	f003 020f 	and.w	r2, r3, #15
 800243a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4422      	add	r2, r4
 8002442:	609a      	str	r2, [r3, #8]
}
 8002444:	bf00      	nop
 8002446:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800244a:	46bd      	mov	sp, r7
 800244c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002450:	51eb851f 	.word	0x51eb851f

08002454 <__assert_func>:
 8002454:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002456:	4614      	mov	r4, r2
 8002458:	461a      	mov	r2, r3
 800245a:	4b09      	ldr	r3, [pc, #36]	; (8002480 <__assert_func+0x2c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4605      	mov	r5, r0
 8002460:	68d8      	ldr	r0, [r3, #12]
 8002462:	b14c      	cbz	r4, 8002478 <__assert_func+0x24>
 8002464:	4b07      	ldr	r3, [pc, #28]	; (8002484 <__assert_func+0x30>)
 8002466:	9100      	str	r1, [sp, #0]
 8002468:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800246c:	4906      	ldr	r1, [pc, #24]	; (8002488 <__assert_func+0x34>)
 800246e:	462b      	mov	r3, r5
 8002470:	f000 f8b2 	bl	80025d8 <fiprintf>
 8002474:	f000 f99f 	bl	80027b6 <abort>
 8002478:	4b04      	ldr	r3, [pc, #16]	; (800248c <__assert_func+0x38>)
 800247a:	461c      	mov	r4, r3
 800247c:	e7f3      	b.n	8002466 <__assert_func+0x12>
 800247e:	bf00      	nop
 8002480:	20000064 	.word	0x20000064
 8002484:	08003426 	.word	0x08003426
 8002488:	08003433 	.word	0x08003433
 800248c:	08003461 	.word	0x08003461

08002490 <std>:
 8002490:	2300      	movs	r3, #0
 8002492:	b510      	push	{r4, lr}
 8002494:	4604      	mov	r4, r0
 8002496:	e9c0 3300 	strd	r3, r3, [r0]
 800249a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800249e:	6083      	str	r3, [r0, #8]
 80024a0:	8181      	strh	r1, [r0, #12]
 80024a2:	6643      	str	r3, [r0, #100]	; 0x64
 80024a4:	81c2      	strh	r2, [r0, #14]
 80024a6:	6183      	str	r3, [r0, #24]
 80024a8:	4619      	mov	r1, r3
 80024aa:	2208      	movs	r2, #8
 80024ac:	305c      	adds	r0, #92	; 0x5c
 80024ae:	f000 f906 	bl	80026be <memset>
 80024b2:	4b0d      	ldr	r3, [pc, #52]	; (80024e8 <std+0x58>)
 80024b4:	6263      	str	r3, [r4, #36]	; 0x24
 80024b6:	4b0d      	ldr	r3, [pc, #52]	; (80024ec <std+0x5c>)
 80024b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80024ba:	4b0d      	ldr	r3, [pc, #52]	; (80024f0 <std+0x60>)
 80024bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80024be:	4b0d      	ldr	r3, [pc, #52]	; (80024f4 <std+0x64>)
 80024c0:	6323      	str	r3, [r4, #48]	; 0x30
 80024c2:	4b0d      	ldr	r3, [pc, #52]	; (80024f8 <std+0x68>)
 80024c4:	6224      	str	r4, [r4, #32]
 80024c6:	429c      	cmp	r4, r3
 80024c8:	d006      	beq.n	80024d8 <std+0x48>
 80024ca:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80024ce:	4294      	cmp	r4, r2
 80024d0:	d002      	beq.n	80024d8 <std+0x48>
 80024d2:	33d0      	adds	r3, #208	; 0xd0
 80024d4:	429c      	cmp	r4, r3
 80024d6:	d105      	bne.n	80024e4 <std+0x54>
 80024d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80024dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024e0:	f000 b966 	b.w	80027b0 <__retarget_lock_init_recursive>
 80024e4:	bd10      	pop	{r4, pc}
 80024e6:	bf00      	nop
 80024e8:	08002639 	.word	0x08002639
 80024ec:	0800265b 	.word	0x0800265b
 80024f0:	08002693 	.word	0x08002693
 80024f4:	080026b7 	.word	0x080026b7
 80024f8:	200000d4 	.word	0x200000d4

080024fc <stdio_exit_handler>:
 80024fc:	4a02      	ldr	r2, [pc, #8]	; (8002508 <stdio_exit_handler+0xc>)
 80024fe:	4903      	ldr	r1, [pc, #12]	; (800250c <stdio_exit_handler+0x10>)
 8002500:	4803      	ldr	r0, [pc, #12]	; (8002510 <stdio_exit_handler+0x14>)
 8002502:	f000 b87b 	b.w	80025fc <_fwalk_sglue>
 8002506:	bf00      	nop
 8002508:	2000000c 	.word	0x2000000c
 800250c:	08003069 	.word	0x08003069
 8002510:	20000018 	.word	0x20000018

08002514 <cleanup_stdio>:
 8002514:	6841      	ldr	r1, [r0, #4]
 8002516:	4b0c      	ldr	r3, [pc, #48]	; (8002548 <cleanup_stdio+0x34>)
 8002518:	4299      	cmp	r1, r3
 800251a:	b510      	push	{r4, lr}
 800251c:	4604      	mov	r4, r0
 800251e:	d001      	beq.n	8002524 <cleanup_stdio+0x10>
 8002520:	f000 fda2 	bl	8003068 <_fflush_r>
 8002524:	68a1      	ldr	r1, [r4, #8]
 8002526:	4b09      	ldr	r3, [pc, #36]	; (800254c <cleanup_stdio+0x38>)
 8002528:	4299      	cmp	r1, r3
 800252a:	d002      	beq.n	8002532 <cleanup_stdio+0x1e>
 800252c:	4620      	mov	r0, r4
 800252e:	f000 fd9b 	bl	8003068 <_fflush_r>
 8002532:	68e1      	ldr	r1, [r4, #12]
 8002534:	4b06      	ldr	r3, [pc, #24]	; (8002550 <cleanup_stdio+0x3c>)
 8002536:	4299      	cmp	r1, r3
 8002538:	d004      	beq.n	8002544 <cleanup_stdio+0x30>
 800253a:	4620      	mov	r0, r4
 800253c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002540:	f000 bd92 	b.w	8003068 <_fflush_r>
 8002544:	bd10      	pop	{r4, pc}
 8002546:	bf00      	nop
 8002548:	200000d4 	.word	0x200000d4
 800254c:	2000013c 	.word	0x2000013c
 8002550:	200001a4 	.word	0x200001a4

08002554 <global_stdio_init.part.0>:
 8002554:	b510      	push	{r4, lr}
 8002556:	4b0b      	ldr	r3, [pc, #44]	; (8002584 <global_stdio_init.part.0+0x30>)
 8002558:	4c0b      	ldr	r4, [pc, #44]	; (8002588 <global_stdio_init.part.0+0x34>)
 800255a:	4a0c      	ldr	r2, [pc, #48]	; (800258c <global_stdio_init.part.0+0x38>)
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	4620      	mov	r0, r4
 8002560:	2200      	movs	r2, #0
 8002562:	2104      	movs	r1, #4
 8002564:	f7ff ff94 	bl	8002490 <std>
 8002568:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800256c:	2201      	movs	r2, #1
 800256e:	2109      	movs	r1, #9
 8002570:	f7ff ff8e 	bl	8002490 <std>
 8002574:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002578:	2202      	movs	r2, #2
 800257a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800257e:	2112      	movs	r1, #18
 8002580:	f7ff bf86 	b.w	8002490 <std>
 8002584:	2000020c 	.word	0x2000020c
 8002588:	200000d4 	.word	0x200000d4
 800258c:	080024fd 	.word	0x080024fd

08002590 <__sfp_lock_acquire>:
 8002590:	4801      	ldr	r0, [pc, #4]	; (8002598 <__sfp_lock_acquire+0x8>)
 8002592:	f000 b90e 	b.w	80027b2 <__retarget_lock_acquire_recursive>
 8002596:	bf00      	nop
 8002598:	20000215 	.word	0x20000215

0800259c <__sfp_lock_release>:
 800259c:	4801      	ldr	r0, [pc, #4]	; (80025a4 <__sfp_lock_release+0x8>)
 800259e:	f000 b909 	b.w	80027b4 <__retarget_lock_release_recursive>
 80025a2:	bf00      	nop
 80025a4:	20000215 	.word	0x20000215

080025a8 <__sinit>:
 80025a8:	b510      	push	{r4, lr}
 80025aa:	4604      	mov	r4, r0
 80025ac:	f7ff fff0 	bl	8002590 <__sfp_lock_acquire>
 80025b0:	6a23      	ldr	r3, [r4, #32]
 80025b2:	b11b      	cbz	r3, 80025bc <__sinit+0x14>
 80025b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025b8:	f7ff bff0 	b.w	800259c <__sfp_lock_release>
 80025bc:	4b04      	ldr	r3, [pc, #16]	; (80025d0 <__sinit+0x28>)
 80025be:	6223      	str	r3, [r4, #32]
 80025c0:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <__sinit+0x2c>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1f5      	bne.n	80025b4 <__sinit+0xc>
 80025c8:	f7ff ffc4 	bl	8002554 <global_stdio_init.part.0>
 80025cc:	e7f2      	b.n	80025b4 <__sinit+0xc>
 80025ce:	bf00      	nop
 80025d0:	08002515 	.word	0x08002515
 80025d4:	2000020c 	.word	0x2000020c

080025d8 <fiprintf>:
 80025d8:	b40e      	push	{r1, r2, r3}
 80025da:	b503      	push	{r0, r1, lr}
 80025dc:	4601      	mov	r1, r0
 80025de:	ab03      	add	r3, sp, #12
 80025e0:	4805      	ldr	r0, [pc, #20]	; (80025f8 <fiprintf+0x20>)
 80025e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80025e6:	6800      	ldr	r0, [r0, #0]
 80025e8:	9301      	str	r3, [sp, #4]
 80025ea:	f000 fa0d 	bl	8002a08 <_vfiprintf_r>
 80025ee:	b002      	add	sp, #8
 80025f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80025f4:	b003      	add	sp, #12
 80025f6:	4770      	bx	lr
 80025f8:	20000064 	.word	0x20000064

080025fc <_fwalk_sglue>:
 80025fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002600:	4607      	mov	r7, r0
 8002602:	4688      	mov	r8, r1
 8002604:	4614      	mov	r4, r2
 8002606:	2600      	movs	r6, #0
 8002608:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800260c:	f1b9 0901 	subs.w	r9, r9, #1
 8002610:	d505      	bpl.n	800261e <_fwalk_sglue+0x22>
 8002612:	6824      	ldr	r4, [r4, #0]
 8002614:	2c00      	cmp	r4, #0
 8002616:	d1f7      	bne.n	8002608 <_fwalk_sglue+0xc>
 8002618:	4630      	mov	r0, r6
 800261a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800261e:	89ab      	ldrh	r3, [r5, #12]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d907      	bls.n	8002634 <_fwalk_sglue+0x38>
 8002624:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002628:	3301      	adds	r3, #1
 800262a:	d003      	beq.n	8002634 <_fwalk_sglue+0x38>
 800262c:	4629      	mov	r1, r5
 800262e:	4638      	mov	r0, r7
 8002630:	47c0      	blx	r8
 8002632:	4306      	orrs	r6, r0
 8002634:	3568      	adds	r5, #104	; 0x68
 8002636:	e7e9      	b.n	800260c <_fwalk_sglue+0x10>

08002638 <__sread>:
 8002638:	b510      	push	{r4, lr}
 800263a:	460c      	mov	r4, r1
 800263c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002640:	f000 f868 	bl	8002714 <_read_r>
 8002644:	2800      	cmp	r0, #0
 8002646:	bfab      	itete	ge
 8002648:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800264a:	89a3      	ldrhlt	r3, [r4, #12]
 800264c:	181b      	addge	r3, r3, r0
 800264e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002652:	bfac      	ite	ge
 8002654:	6563      	strge	r3, [r4, #84]	; 0x54
 8002656:	81a3      	strhlt	r3, [r4, #12]
 8002658:	bd10      	pop	{r4, pc}

0800265a <__swrite>:
 800265a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800265e:	461f      	mov	r7, r3
 8002660:	898b      	ldrh	r3, [r1, #12]
 8002662:	05db      	lsls	r3, r3, #23
 8002664:	4605      	mov	r5, r0
 8002666:	460c      	mov	r4, r1
 8002668:	4616      	mov	r6, r2
 800266a:	d505      	bpl.n	8002678 <__swrite+0x1e>
 800266c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002670:	2302      	movs	r3, #2
 8002672:	2200      	movs	r2, #0
 8002674:	f000 f83c 	bl	80026f0 <_lseek_r>
 8002678:	89a3      	ldrh	r3, [r4, #12]
 800267a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800267e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002682:	81a3      	strh	r3, [r4, #12]
 8002684:	4632      	mov	r2, r6
 8002686:	463b      	mov	r3, r7
 8002688:	4628      	mov	r0, r5
 800268a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800268e:	f000 b853 	b.w	8002738 <_write_r>

08002692 <__sseek>:
 8002692:	b510      	push	{r4, lr}
 8002694:	460c      	mov	r4, r1
 8002696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800269a:	f000 f829 	bl	80026f0 <_lseek_r>
 800269e:	1c43      	adds	r3, r0, #1
 80026a0:	89a3      	ldrh	r3, [r4, #12]
 80026a2:	bf15      	itete	ne
 80026a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80026a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80026aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80026ae:	81a3      	strheq	r3, [r4, #12]
 80026b0:	bf18      	it	ne
 80026b2:	81a3      	strhne	r3, [r4, #12]
 80026b4:	bd10      	pop	{r4, pc}

080026b6 <__sclose>:
 80026b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026ba:	f000 b809 	b.w	80026d0 <_close_r>

080026be <memset>:
 80026be:	4402      	add	r2, r0
 80026c0:	4603      	mov	r3, r0
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d100      	bne.n	80026c8 <memset+0xa>
 80026c6:	4770      	bx	lr
 80026c8:	f803 1b01 	strb.w	r1, [r3], #1
 80026cc:	e7f9      	b.n	80026c2 <memset+0x4>
	...

080026d0 <_close_r>:
 80026d0:	b538      	push	{r3, r4, r5, lr}
 80026d2:	4d06      	ldr	r5, [pc, #24]	; (80026ec <_close_r+0x1c>)
 80026d4:	2300      	movs	r3, #0
 80026d6:	4604      	mov	r4, r0
 80026d8:	4608      	mov	r0, r1
 80026da:	602b      	str	r3, [r5, #0]
 80026dc:	f7fe f9e7 	bl	8000aae <_close>
 80026e0:	1c43      	adds	r3, r0, #1
 80026e2:	d102      	bne.n	80026ea <_close_r+0x1a>
 80026e4:	682b      	ldr	r3, [r5, #0]
 80026e6:	b103      	cbz	r3, 80026ea <_close_r+0x1a>
 80026e8:	6023      	str	r3, [r4, #0]
 80026ea:	bd38      	pop	{r3, r4, r5, pc}
 80026ec:	20000210 	.word	0x20000210

080026f0 <_lseek_r>:
 80026f0:	b538      	push	{r3, r4, r5, lr}
 80026f2:	4d07      	ldr	r5, [pc, #28]	; (8002710 <_lseek_r+0x20>)
 80026f4:	4604      	mov	r4, r0
 80026f6:	4608      	mov	r0, r1
 80026f8:	4611      	mov	r1, r2
 80026fa:	2200      	movs	r2, #0
 80026fc:	602a      	str	r2, [r5, #0]
 80026fe:	461a      	mov	r2, r3
 8002700:	f7fe f9fc 	bl	8000afc <_lseek>
 8002704:	1c43      	adds	r3, r0, #1
 8002706:	d102      	bne.n	800270e <_lseek_r+0x1e>
 8002708:	682b      	ldr	r3, [r5, #0]
 800270a:	b103      	cbz	r3, 800270e <_lseek_r+0x1e>
 800270c:	6023      	str	r3, [r4, #0]
 800270e:	bd38      	pop	{r3, r4, r5, pc}
 8002710:	20000210 	.word	0x20000210

08002714 <_read_r>:
 8002714:	b538      	push	{r3, r4, r5, lr}
 8002716:	4d07      	ldr	r5, [pc, #28]	; (8002734 <_read_r+0x20>)
 8002718:	4604      	mov	r4, r0
 800271a:	4608      	mov	r0, r1
 800271c:	4611      	mov	r1, r2
 800271e:	2200      	movs	r2, #0
 8002720:	602a      	str	r2, [r5, #0]
 8002722:	461a      	mov	r2, r3
 8002724:	f7fe f98a 	bl	8000a3c <_read>
 8002728:	1c43      	adds	r3, r0, #1
 800272a:	d102      	bne.n	8002732 <_read_r+0x1e>
 800272c:	682b      	ldr	r3, [r5, #0]
 800272e:	b103      	cbz	r3, 8002732 <_read_r+0x1e>
 8002730:	6023      	str	r3, [r4, #0]
 8002732:	bd38      	pop	{r3, r4, r5, pc}
 8002734:	20000210 	.word	0x20000210

08002738 <_write_r>:
 8002738:	b538      	push	{r3, r4, r5, lr}
 800273a:	4d07      	ldr	r5, [pc, #28]	; (8002758 <_write_r+0x20>)
 800273c:	4604      	mov	r4, r0
 800273e:	4608      	mov	r0, r1
 8002740:	4611      	mov	r1, r2
 8002742:	2200      	movs	r2, #0
 8002744:	602a      	str	r2, [r5, #0]
 8002746:	461a      	mov	r2, r3
 8002748:	f7fe f995 	bl	8000a76 <_write>
 800274c:	1c43      	adds	r3, r0, #1
 800274e:	d102      	bne.n	8002756 <_write_r+0x1e>
 8002750:	682b      	ldr	r3, [r5, #0]
 8002752:	b103      	cbz	r3, 8002756 <_write_r+0x1e>
 8002754:	6023      	str	r3, [r4, #0]
 8002756:	bd38      	pop	{r3, r4, r5, pc}
 8002758:	20000210 	.word	0x20000210

0800275c <__errno>:
 800275c:	4b01      	ldr	r3, [pc, #4]	; (8002764 <__errno+0x8>)
 800275e:	6818      	ldr	r0, [r3, #0]
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	20000064 	.word	0x20000064

08002768 <__libc_init_array>:
 8002768:	b570      	push	{r4, r5, r6, lr}
 800276a:	4d0d      	ldr	r5, [pc, #52]	; (80027a0 <__libc_init_array+0x38>)
 800276c:	4c0d      	ldr	r4, [pc, #52]	; (80027a4 <__libc_init_array+0x3c>)
 800276e:	1b64      	subs	r4, r4, r5
 8002770:	10a4      	asrs	r4, r4, #2
 8002772:	2600      	movs	r6, #0
 8002774:	42a6      	cmp	r6, r4
 8002776:	d109      	bne.n	800278c <__libc_init_array+0x24>
 8002778:	4d0b      	ldr	r5, [pc, #44]	; (80027a8 <__libc_init_array+0x40>)
 800277a:	4c0c      	ldr	r4, [pc, #48]	; (80027ac <__libc_init_array+0x44>)
 800277c:	f000 fe0a 	bl	8003394 <_init>
 8002780:	1b64      	subs	r4, r4, r5
 8002782:	10a4      	asrs	r4, r4, #2
 8002784:	2600      	movs	r6, #0
 8002786:	42a6      	cmp	r6, r4
 8002788:	d105      	bne.n	8002796 <__libc_init_array+0x2e>
 800278a:	bd70      	pop	{r4, r5, r6, pc}
 800278c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002790:	4798      	blx	r3
 8002792:	3601      	adds	r6, #1
 8002794:	e7ee      	b.n	8002774 <__libc_init_array+0xc>
 8002796:	f855 3b04 	ldr.w	r3, [r5], #4
 800279a:	4798      	blx	r3
 800279c:	3601      	adds	r6, #1
 800279e:	e7f2      	b.n	8002786 <__libc_init_array+0x1e>
 80027a0:	080034a0 	.word	0x080034a0
 80027a4:	080034a0 	.word	0x080034a0
 80027a8:	080034a0 	.word	0x080034a0
 80027ac:	080034a4 	.word	0x080034a4

080027b0 <__retarget_lock_init_recursive>:
 80027b0:	4770      	bx	lr

080027b2 <__retarget_lock_acquire_recursive>:
 80027b2:	4770      	bx	lr

080027b4 <__retarget_lock_release_recursive>:
 80027b4:	4770      	bx	lr

080027b6 <abort>:
 80027b6:	b508      	push	{r3, lr}
 80027b8:	2006      	movs	r0, #6
 80027ba:	f000 fd3b 	bl	8003234 <raise>
 80027be:	2001      	movs	r0, #1
 80027c0:	f7fe f932 	bl	8000a28 <_exit>

080027c4 <_free_r>:
 80027c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80027c6:	2900      	cmp	r1, #0
 80027c8:	d044      	beq.n	8002854 <_free_r+0x90>
 80027ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80027ce:	9001      	str	r0, [sp, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f1a1 0404 	sub.w	r4, r1, #4
 80027d6:	bfb8      	it	lt
 80027d8:	18e4      	addlt	r4, r4, r3
 80027da:	f000 f8df 	bl	800299c <__malloc_lock>
 80027de:	4a1e      	ldr	r2, [pc, #120]	; (8002858 <_free_r+0x94>)
 80027e0:	9801      	ldr	r0, [sp, #4]
 80027e2:	6813      	ldr	r3, [r2, #0]
 80027e4:	b933      	cbnz	r3, 80027f4 <_free_r+0x30>
 80027e6:	6063      	str	r3, [r4, #4]
 80027e8:	6014      	str	r4, [r2, #0]
 80027ea:	b003      	add	sp, #12
 80027ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80027f0:	f000 b8da 	b.w	80029a8 <__malloc_unlock>
 80027f4:	42a3      	cmp	r3, r4
 80027f6:	d908      	bls.n	800280a <_free_r+0x46>
 80027f8:	6825      	ldr	r5, [r4, #0]
 80027fa:	1961      	adds	r1, r4, r5
 80027fc:	428b      	cmp	r3, r1
 80027fe:	bf01      	itttt	eq
 8002800:	6819      	ldreq	r1, [r3, #0]
 8002802:	685b      	ldreq	r3, [r3, #4]
 8002804:	1949      	addeq	r1, r1, r5
 8002806:	6021      	streq	r1, [r4, #0]
 8002808:	e7ed      	b.n	80027e6 <_free_r+0x22>
 800280a:	461a      	mov	r2, r3
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	b10b      	cbz	r3, 8002814 <_free_r+0x50>
 8002810:	42a3      	cmp	r3, r4
 8002812:	d9fa      	bls.n	800280a <_free_r+0x46>
 8002814:	6811      	ldr	r1, [r2, #0]
 8002816:	1855      	adds	r5, r2, r1
 8002818:	42a5      	cmp	r5, r4
 800281a:	d10b      	bne.n	8002834 <_free_r+0x70>
 800281c:	6824      	ldr	r4, [r4, #0]
 800281e:	4421      	add	r1, r4
 8002820:	1854      	adds	r4, r2, r1
 8002822:	42a3      	cmp	r3, r4
 8002824:	6011      	str	r1, [r2, #0]
 8002826:	d1e0      	bne.n	80027ea <_free_r+0x26>
 8002828:	681c      	ldr	r4, [r3, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	6053      	str	r3, [r2, #4]
 800282e:	440c      	add	r4, r1
 8002830:	6014      	str	r4, [r2, #0]
 8002832:	e7da      	b.n	80027ea <_free_r+0x26>
 8002834:	d902      	bls.n	800283c <_free_r+0x78>
 8002836:	230c      	movs	r3, #12
 8002838:	6003      	str	r3, [r0, #0]
 800283a:	e7d6      	b.n	80027ea <_free_r+0x26>
 800283c:	6825      	ldr	r5, [r4, #0]
 800283e:	1961      	adds	r1, r4, r5
 8002840:	428b      	cmp	r3, r1
 8002842:	bf04      	itt	eq
 8002844:	6819      	ldreq	r1, [r3, #0]
 8002846:	685b      	ldreq	r3, [r3, #4]
 8002848:	6063      	str	r3, [r4, #4]
 800284a:	bf04      	itt	eq
 800284c:	1949      	addeq	r1, r1, r5
 800284e:	6021      	streq	r1, [r4, #0]
 8002850:	6054      	str	r4, [r2, #4]
 8002852:	e7ca      	b.n	80027ea <_free_r+0x26>
 8002854:	b003      	add	sp, #12
 8002856:	bd30      	pop	{r4, r5, pc}
 8002858:	20000218 	.word	0x20000218

0800285c <sbrk_aligned>:
 800285c:	b570      	push	{r4, r5, r6, lr}
 800285e:	4e0e      	ldr	r6, [pc, #56]	; (8002898 <sbrk_aligned+0x3c>)
 8002860:	460c      	mov	r4, r1
 8002862:	6831      	ldr	r1, [r6, #0]
 8002864:	4605      	mov	r5, r0
 8002866:	b911      	cbnz	r1, 800286e <sbrk_aligned+0x12>
 8002868:	f000 fd00 	bl	800326c <_sbrk_r>
 800286c:	6030      	str	r0, [r6, #0]
 800286e:	4621      	mov	r1, r4
 8002870:	4628      	mov	r0, r5
 8002872:	f000 fcfb 	bl	800326c <_sbrk_r>
 8002876:	1c43      	adds	r3, r0, #1
 8002878:	d00a      	beq.n	8002890 <sbrk_aligned+0x34>
 800287a:	1cc4      	adds	r4, r0, #3
 800287c:	f024 0403 	bic.w	r4, r4, #3
 8002880:	42a0      	cmp	r0, r4
 8002882:	d007      	beq.n	8002894 <sbrk_aligned+0x38>
 8002884:	1a21      	subs	r1, r4, r0
 8002886:	4628      	mov	r0, r5
 8002888:	f000 fcf0 	bl	800326c <_sbrk_r>
 800288c:	3001      	adds	r0, #1
 800288e:	d101      	bne.n	8002894 <sbrk_aligned+0x38>
 8002890:	f04f 34ff 	mov.w	r4, #4294967295
 8002894:	4620      	mov	r0, r4
 8002896:	bd70      	pop	{r4, r5, r6, pc}
 8002898:	2000021c 	.word	0x2000021c

0800289c <_malloc_r>:
 800289c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028a0:	1ccd      	adds	r5, r1, #3
 80028a2:	f025 0503 	bic.w	r5, r5, #3
 80028a6:	3508      	adds	r5, #8
 80028a8:	2d0c      	cmp	r5, #12
 80028aa:	bf38      	it	cc
 80028ac:	250c      	movcc	r5, #12
 80028ae:	2d00      	cmp	r5, #0
 80028b0:	4607      	mov	r7, r0
 80028b2:	db01      	blt.n	80028b8 <_malloc_r+0x1c>
 80028b4:	42a9      	cmp	r1, r5
 80028b6:	d905      	bls.n	80028c4 <_malloc_r+0x28>
 80028b8:	230c      	movs	r3, #12
 80028ba:	603b      	str	r3, [r7, #0]
 80028bc:	2600      	movs	r6, #0
 80028be:	4630      	mov	r0, r6
 80028c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80028c4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002998 <_malloc_r+0xfc>
 80028c8:	f000 f868 	bl	800299c <__malloc_lock>
 80028cc:	f8d8 3000 	ldr.w	r3, [r8]
 80028d0:	461c      	mov	r4, r3
 80028d2:	bb5c      	cbnz	r4, 800292c <_malloc_r+0x90>
 80028d4:	4629      	mov	r1, r5
 80028d6:	4638      	mov	r0, r7
 80028d8:	f7ff ffc0 	bl	800285c <sbrk_aligned>
 80028dc:	1c43      	adds	r3, r0, #1
 80028de:	4604      	mov	r4, r0
 80028e0:	d155      	bne.n	800298e <_malloc_r+0xf2>
 80028e2:	f8d8 4000 	ldr.w	r4, [r8]
 80028e6:	4626      	mov	r6, r4
 80028e8:	2e00      	cmp	r6, #0
 80028ea:	d145      	bne.n	8002978 <_malloc_r+0xdc>
 80028ec:	2c00      	cmp	r4, #0
 80028ee:	d048      	beq.n	8002982 <_malloc_r+0xe6>
 80028f0:	6823      	ldr	r3, [r4, #0]
 80028f2:	4631      	mov	r1, r6
 80028f4:	4638      	mov	r0, r7
 80028f6:	eb04 0903 	add.w	r9, r4, r3
 80028fa:	f000 fcb7 	bl	800326c <_sbrk_r>
 80028fe:	4581      	cmp	r9, r0
 8002900:	d13f      	bne.n	8002982 <_malloc_r+0xe6>
 8002902:	6821      	ldr	r1, [r4, #0]
 8002904:	1a6d      	subs	r5, r5, r1
 8002906:	4629      	mov	r1, r5
 8002908:	4638      	mov	r0, r7
 800290a:	f7ff ffa7 	bl	800285c <sbrk_aligned>
 800290e:	3001      	adds	r0, #1
 8002910:	d037      	beq.n	8002982 <_malloc_r+0xe6>
 8002912:	6823      	ldr	r3, [r4, #0]
 8002914:	442b      	add	r3, r5
 8002916:	6023      	str	r3, [r4, #0]
 8002918:	f8d8 3000 	ldr.w	r3, [r8]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d038      	beq.n	8002992 <_malloc_r+0xf6>
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	42a2      	cmp	r2, r4
 8002924:	d12b      	bne.n	800297e <_malloc_r+0xe2>
 8002926:	2200      	movs	r2, #0
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	e00f      	b.n	800294c <_malloc_r+0xb0>
 800292c:	6822      	ldr	r2, [r4, #0]
 800292e:	1b52      	subs	r2, r2, r5
 8002930:	d41f      	bmi.n	8002972 <_malloc_r+0xd6>
 8002932:	2a0b      	cmp	r2, #11
 8002934:	d917      	bls.n	8002966 <_malloc_r+0xca>
 8002936:	1961      	adds	r1, r4, r5
 8002938:	42a3      	cmp	r3, r4
 800293a:	6025      	str	r5, [r4, #0]
 800293c:	bf18      	it	ne
 800293e:	6059      	strne	r1, [r3, #4]
 8002940:	6863      	ldr	r3, [r4, #4]
 8002942:	bf08      	it	eq
 8002944:	f8c8 1000 	streq.w	r1, [r8]
 8002948:	5162      	str	r2, [r4, r5]
 800294a:	604b      	str	r3, [r1, #4]
 800294c:	4638      	mov	r0, r7
 800294e:	f104 060b 	add.w	r6, r4, #11
 8002952:	f000 f829 	bl	80029a8 <__malloc_unlock>
 8002956:	f026 0607 	bic.w	r6, r6, #7
 800295a:	1d23      	adds	r3, r4, #4
 800295c:	1af2      	subs	r2, r6, r3
 800295e:	d0ae      	beq.n	80028be <_malloc_r+0x22>
 8002960:	1b9b      	subs	r3, r3, r6
 8002962:	50a3      	str	r3, [r4, r2]
 8002964:	e7ab      	b.n	80028be <_malloc_r+0x22>
 8002966:	42a3      	cmp	r3, r4
 8002968:	6862      	ldr	r2, [r4, #4]
 800296a:	d1dd      	bne.n	8002928 <_malloc_r+0x8c>
 800296c:	f8c8 2000 	str.w	r2, [r8]
 8002970:	e7ec      	b.n	800294c <_malloc_r+0xb0>
 8002972:	4623      	mov	r3, r4
 8002974:	6864      	ldr	r4, [r4, #4]
 8002976:	e7ac      	b.n	80028d2 <_malloc_r+0x36>
 8002978:	4634      	mov	r4, r6
 800297a:	6876      	ldr	r6, [r6, #4]
 800297c:	e7b4      	b.n	80028e8 <_malloc_r+0x4c>
 800297e:	4613      	mov	r3, r2
 8002980:	e7cc      	b.n	800291c <_malloc_r+0x80>
 8002982:	230c      	movs	r3, #12
 8002984:	603b      	str	r3, [r7, #0]
 8002986:	4638      	mov	r0, r7
 8002988:	f000 f80e 	bl	80029a8 <__malloc_unlock>
 800298c:	e797      	b.n	80028be <_malloc_r+0x22>
 800298e:	6025      	str	r5, [r4, #0]
 8002990:	e7dc      	b.n	800294c <_malloc_r+0xb0>
 8002992:	605b      	str	r3, [r3, #4]
 8002994:	deff      	udf	#255	; 0xff
 8002996:	bf00      	nop
 8002998:	20000218 	.word	0x20000218

0800299c <__malloc_lock>:
 800299c:	4801      	ldr	r0, [pc, #4]	; (80029a4 <__malloc_lock+0x8>)
 800299e:	f7ff bf08 	b.w	80027b2 <__retarget_lock_acquire_recursive>
 80029a2:	bf00      	nop
 80029a4:	20000214 	.word	0x20000214

080029a8 <__malloc_unlock>:
 80029a8:	4801      	ldr	r0, [pc, #4]	; (80029b0 <__malloc_unlock+0x8>)
 80029aa:	f7ff bf03 	b.w	80027b4 <__retarget_lock_release_recursive>
 80029ae:	bf00      	nop
 80029b0:	20000214 	.word	0x20000214

080029b4 <__sfputc_r>:
 80029b4:	6893      	ldr	r3, [r2, #8]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	b410      	push	{r4}
 80029bc:	6093      	str	r3, [r2, #8]
 80029be:	da08      	bge.n	80029d2 <__sfputc_r+0x1e>
 80029c0:	6994      	ldr	r4, [r2, #24]
 80029c2:	42a3      	cmp	r3, r4
 80029c4:	db01      	blt.n	80029ca <__sfputc_r+0x16>
 80029c6:	290a      	cmp	r1, #10
 80029c8:	d103      	bne.n	80029d2 <__sfputc_r+0x1e>
 80029ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80029ce:	f000 bb73 	b.w	80030b8 <__swbuf_r>
 80029d2:	6813      	ldr	r3, [r2, #0]
 80029d4:	1c58      	adds	r0, r3, #1
 80029d6:	6010      	str	r0, [r2, #0]
 80029d8:	7019      	strb	r1, [r3, #0]
 80029da:	4608      	mov	r0, r1
 80029dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80029e0:	4770      	bx	lr

080029e2 <__sfputs_r>:
 80029e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e4:	4606      	mov	r6, r0
 80029e6:	460f      	mov	r7, r1
 80029e8:	4614      	mov	r4, r2
 80029ea:	18d5      	adds	r5, r2, r3
 80029ec:	42ac      	cmp	r4, r5
 80029ee:	d101      	bne.n	80029f4 <__sfputs_r+0x12>
 80029f0:	2000      	movs	r0, #0
 80029f2:	e007      	b.n	8002a04 <__sfputs_r+0x22>
 80029f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029f8:	463a      	mov	r2, r7
 80029fa:	4630      	mov	r0, r6
 80029fc:	f7ff ffda 	bl	80029b4 <__sfputc_r>
 8002a00:	1c43      	adds	r3, r0, #1
 8002a02:	d1f3      	bne.n	80029ec <__sfputs_r+0xa>
 8002a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002a08 <_vfiprintf_r>:
 8002a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a0c:	460d      	mov	r5, r1
 8002a0e:	b09d      	sub	sp, #116	; 0x74
 8002a10:	4614      	mov	r4, r2
 8002a12:	4698      	mov	r8, r3
 8002a14:	4606      	mov	r6, r0
 8002a16:	b118      	cbz	r0, 8002a20 <_vfiprintf_r+0x18>
 8002a18:	6a03      	ldr	r3, [r0, #32]
 8002a1a:	b90b      	cbnz	r3, 8002a20 <_vfiprintf_r+0x18>
 8002a1c:	f7ff fdc4 	bl	80025a8 <__sinit>
 8002a20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002a22:	07d9      	lsls	r1, r3, #31
 8002a24:	d405      	bmi.n	8002a32 <_vfiprintf_r+0x2a>
 8002a26:	89ab      	ldrh	r3, [r5, #12]
 8002a28:	059a      	lsls	r2, r3, #22
 8002a2a:	d402      	bmi.n	8002a32 <_vfiprintf_r+0x2a>
 8002a2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002a2e:	f7ff fec0 	bl	80027b2 <__retarget_lock_acquire_recursive>
 8002a32:	89ab      	ldrh	r3, [r5, #12]
 8002a34:	071b      	lsls	r3, r3, #28
 8002a36:	d501      	bpl.n	8002a3c <_vfiprintf_r+0x34>
 8002a38:	692b      	ldr	r3, [r5, #16]
 8002a3a:	b99b      	cbnz	r3, 8002a64 <_vfiprintf_r+0x5c>
 8002a3c:	4629      	mov	r1, r5
 8002a3e:	4630      	mov	r0, r6
 8002a40:	f000 fb78 	bl	8003134 <__swsetup_r>
 8002a44:	b170      	cbz	r0, 8002a64 <_vfiprintf_r+0x5c>
 8002a46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002a48:	07dc      	lsls	r4, r3, #31
 8002a4a:	d504      	bpl.n	8002a56 <_vfiprintf_r+0x4e>
 8002a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a50:	b01d      	add	sp, #116	; 0x74
 8002a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a56:	89ab      	ldrh	r3, [r5, #12]
 8002a58:	0598      	lsls	r0, r3, #22
 8002a5a:	d4f7      	bmi.n	8002a4c <_vfiprintf_r+0x44>
 8002a5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002a5e:	f7ff fea9 	bl	80027b4 <__retarget_lock_release_recursive>
 8002a62:	e7f3      	b.n	8002a4c <_vfiprintf_r+0x44>
 8002a64:	2300      	movs	r3, #0
 8002a66:	9309      	str	r3, [sp, #36]	; 0x24
 8002a68:	2320      	movs	r3, #32
 8002a6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a72:	2330      	movs	r3, #48	; 0x30
 8002a74:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002c28 <_vfiprintf_r+0x220>
 8002a78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a7c:	f04f 0901 	mov.w	r9, #1
 8002a80:	4623      	mov	r3, r4
 8002a82:	469a      	mov	sl, r3
 8002a84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a88:	b10a      	cbz	r2, 8002a8e <_vfiprintf_r+0x86>
 8002a8a:	2a25      	cmp	r2, #37	; 0x25
 8002a8c:	d1f9      	bne.n	8002a82 <_vfiprintf_r+0x7a>
 8002a8e:	ebba 0b04 	subs.w	fp, sl, r4
 8002a92:	d00b      	beq.n	8002aac <_vfiprintf_r+0xa4>
 8002a94:	465b      	mov	r3, fp
 8002a96:	4622      	mov	r2, r4
 8002a98:	4629      	mov	r1, r5
 8002a9a:	4630      	mov	r0, r6
 8002a9c:	f7ff ffa1 	bl	80029e2 <__sfputs_r>
 8002aa0:	3001      	adds	r0, #1
 8002aa2:	f000 80a9 	beq.w	8002bf8 <_vfiprintf_r+0x1f0>
 8002aa6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002aa8:	445a      	add	r2, fp
 8002aaa:	9209      	str	r2, [sp, #36]	; 0x24
 8002aac:	f89a 3000 	ldrb.w	r3, [sl]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	f000 80a1 	beq.w	8002bf8 <_vfiprintf_r+0x1f0>
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8002abc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ac0:	f10a 0a01 	add.w	sl, sl, #1
 8002ac4:	9304      	str	r3, [sp, #16]
 8002ac6:	9307      	str	r3, [sp, #28]
 8002ac8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002acc:	931a      	str	r3, [sp, #104]	; 0x68
 8002ace:	4654      	mov	r4, sl
 8002ad0:	2205      	movs	r2, #5
 8002ad2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ad6:	4854      	ldr	r0, [pc, #336]	; (8002c28 <_vfiprintf_r+0x220>)
 8002ad8:	f7fd fb9a 	bl	8000210 <memchr>
 8002adc:	9a04      	ldr	r2, [sp, #16]
 8002ade:	b9d8      	cbnz	r0, 8002b18 <_vfiprintf_r+0x110>
 8002ae0:	06d1      	lsls	r1, r2, #27
 8002ae2:	bf44      	itt	mi
 8002ae4:	2320      	movmi	r3, #32
 8002ae6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002aea:	0713      	lsls	r3, r2, #28
 8002aec:	bf44      	itt	mi
 8002aee:	232b      	movmi	r3, #43	; 0x2b
 8002af0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002af4:	f89a 3000 	ldrb.w	r3, [sl]
 8002af8:	2b2a      	cmp	r3, #42	; 0x2a
 8002afa:	d015      	beq.n	8002b28 <_vfiprintf_r+0x120>
 8002afc:	9a07      	ldr	r2, [sp, #28]
 8002afe:	4654      	mov	r4, sl
 8002b00:	2000      	movs	r0, #0
 8002b02:	f04f 0c0a 	mov.w	ip, #10
 8002b06:	4621      	mov	r1, r4
 8002b08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b0c:	3b30      	subs	r3, #48	; 0x30
 8002b0e:	2b09      	cmp	r3, #9
 8002b10:	d94d      	bls.n	8002bae <_vfiprintf_r+0x1a6>
 8002b12:	b1b0      	cbz	r0, 8002b42 <_vfiprintf_r+0x13a>
 8002b14:	9207      	str	r2, [sp, #28]
 8002b16:	e014      	b.n	8002b42 <_vfiprintf_r+0x13a>
 8002b18:	eba0 0308 	sub.w	r3, r0, r8
 8002b1c:	fa09 f303 	lsl.w	r3, r9, r3
 8002b20:	4313      	orrs	r3, r2
 8002b22:	9304      	str	r3, [sp, #16]
 8002b24:	46a2      	mov	sl, r4
 8002b26:	e7d2      	b.n	8002ace <_vfiprintf_r+0xc6>
 8002b28:	9b03      	ldr	r3, [sp, #12]
 8002b2a:	1d19      	adds	r1, r3, #4
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	9103      	str	r1, [sp, #12]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	bfbb      	ittet	lt
 8002b34:	425b      	neglt	r3, r3
 8002b36:	f042 0202 	orrlt.w	r2, r2, #2
 8002b3a:	9307      	strge	r3, [sp, #28]
 8002b3c:	9307      	strlt	r3, [sp, #28]
 8002b3e:	bfb8      	it	lt
 8002b40:	9204      	strlt	r2, [sp, #16]
 8002b42:	7823      	ldrb	r3, [r4, #0]
 8002b44:	2b2e      	cmp	r3, #46	; 0x2e
 8002b46:	d10c      	bne.n	8002b62 <_vfiprintf_r+0x15a>
 8002b48:	7863      	ldrb	r3, [r4, #1]
 8002b4a:	2b2a      	cmp	r3, #42	; 0x2a
 8002b4c:	d134      	bne.n	8002bb8 <_vfiprintf_r+0x1b0>
 8002b4e:	9b03      	ldr	r3, [sp, #12]
 8002b50:	1d1a      	adds	r2, r3, #4
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	9203      	str	r2, [sp, #12]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	bfb8      	it	lt
 8002b5a:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b5e:	3402      	adds	r4, #2
 8002b60:	9305      	str	r3, [sp, #20]
 8002b62:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002c38 <_vfiprintf_r+0x230>
 8002b66:	7821      	ldrb	r1, [r4, #0]
 8002b68:	2203      	movs	r2, #3
 8002b6a:	4650      	mov	r0, sl
 8002b6c:	f7fd fb50 	bl	8000210 <memchr>
 8002b70:	b138      	cbz	r0, 8002b82 <_vfiprintf_r+0x17a>
 8002b72:	9b04      	ldr	r3, [sp, #16]
 8002b74:	eba0 000a 	sub.w	r0, r0, sl
 8002b78:	2240      	movs	r2, #64	; 0x40
 8002b7a:	4082      	lsls	r2, r0
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	3401      	adds	r4, #1
 8002b80:	9304      	str	r3, [sp, #16]
 8002b82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b86:	4829      	ldr	r0, [pc, #164]	; (8002c2c <_vfiprintf_r+0x224>)
 8002b88:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002b8c:	2206      	movs	r2, #6
 8002b8e:	f7fd fb3f 	bl	8000210 <memchr>
 8002b92:	2800      	cmp	r0, #0
 8002b94:	d03f      	beq.n	8002c16 <_vfiprintf_r+0x20e>
 8002b96:	4b26      	ldr	r3, [pc, #152]	; (8002c30 <_vfiprintf_r+0x228>)
 8002b98:	bb1b      	cbnz	r3, 8002be2 <_vfiprintf_r+0x1da>
 8002b9a:	9b03      	ldr	r3, [sp, #12]
 8002b9c:	3307      	adds	r3, #7
 8002b9e:	f023 0307 	bic.w	r3, r3, #7
 8002ba2:	3308      	adds	r3, #8
 8002ba4:	9303      	str	r3, [sp, #12]
 8002ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ba8:	443b      	add	r3, r7
 8002baa:	9309      	str	r3, [sp, #36]	; 0x24
 8002bac:	e768      	b.n	8002a80 <_vfiprintf_r+0x78>
 8002bae:	fb0c 3202 	mla	r2, ip, r2, r3
 8002bb2:	460c      	mov	r4, r1
 8002bb4:	2001      	movs	r0, #1
 8002bb6:	e7a6      	b.n	8002b06 <_vfiprintf_r+0xfe>
 8002bb8:	2300      	movs	r3, #0
 8002bba:	3401      	adds	r4, #1
 8002bbc:	9305      	str	r3, [sp, #20]
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	f04f 0c0a 	mov.w	ip, #10
 8002bc4:	4620      	mov	r0, r4
 8002bc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002bca:	3a30      	subs	r2, #48	; 0x30
 8002bcc:	2a09      	cmp	r2, #9
 8002bce:	d903      	bls.n	8002bd8 <_vfiprintf_r+0x1d0>
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d0c6      	beq.n	8002b62 <_vfiprintf_r+0x15a>
 8002bd4:	9105      	str	r1, [sp, #20]
 8002bd6:	e7c4      	b.n	8002b62 <_vfiprintf_r+0x15a>
 8002bd8:	fb0c 2101 	mla	r1, ip, r1, r2
 8002bdc:	4604      	mov	r4, r0
 8002bde:	2301      	movs	r3, #1
 8002be0:	e7f0      	b.n	8002bc4 <_vfiprintf_r+0x1bc>
 8002be2:	ab03      	add	r3, sp, #12
 8002be4:	9300      	str	r3, [sp, #0]
 8002be6:	462a      	mov	r2, r5
 8002be8:	4b12      	ldr	r3, [pc, #72]	; (8002c34 <_vfiprintf_r+0x22c>)
 8002bea:	a904      	add	r1, sp, #16
 8002bec:	4630      	mov	r0, r6
 8002bee:	f3af 8000 	nop.w
 8002bf2:	4607      	mov	r7, r0
 8002bf4:	1c78      	adds	r0, r7, #1
 8002bf6:	d1d6      	bne.n	8002ba6 <_vfiprintf_r+0x19e>
 8002bf8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002bfa:	07d9      	lsls	r1, r3, #31
 8002bfc:	d405      	bmi.n	8002c0a <_vfiprintf_r+0x202>
 8002bfe:	89ab      	ldrh	r3, [r5, #12]
 8002c00:	059a      	lsls	r2, r3, #22
 8002c02:	d402      	bmi.n	8002c0a <_vfiprintf_r+0x202>
 8002c04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c06:	f7ff fdd5 	bl	80027b4 <__retarget_lock_release_recursive>
 8002c0a:	89ab      	ldrh	r3, [r5, #12]
 8002c0c:	065b      	lsls	r3, r3, #25
 8002c0e:	f53f af1d 	bmi.w	8002a4c <_vfiprintf_r+0x44>
 8002c12:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c14:	e71c      	b.n	8002a50 <_vfiprintf_r+0x48>
 8002c16:	ab03      	add	r3, sp, #12
 8002c18:	9300      	str	r3, [sp, #0]
 8002c1a:	462a      	mov	r2, r5
 8002c1c:	4b05      	ldr	r3, [pc, #20]	; (8002c34 <_vfiprintf_r+0x22c>)
 8002c1e:	a904      	add	r1, sp, #16
 8002c20:	4630      	mov	r0, r6
 8002c22:	f000 f879 	bl	8002d18 <_printf_i>
 8002c26:	e7e4      	b.n	8002bf2 <_vfiprintf_r+0x1ea>
 8002c28:	08003462 	.word	0x08003462
 8002c2c:	0800346c 	.word	0x0800346c
 8002c30:	00000000 	.word	0x00000000
 8002c34:	080029e3 	.word	0x080029e3
 8002c38:	08003468 	.word	0x08003468

08002c3c <_printf_common>:
 8002c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c40:	4616      	mov	r6, r2
 8002c42:	4699      	mov	r9, r3
 8002c44:	688a      	ldr	r2, [r1, #8]
 8002c46:	690b      	ldr	r3, [r1, #16]
 8002c48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	bfb8      	it	lt
 8002c50:	4613      	movlt	r3, r2
 8002c52:	6033      	str	r3, [r6, #0]
 8002c54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c58:	4607      	mov	r7, r0
 8002c5a:	460c      	mov	r4, r1
 8002c5c:	b10a      	cbz	r2, 8002c62 <_printf_common+0x26>
 8002c5e:	3301      	adds	r3, #1
 8002c60:	6033      	str	r3, [r6, #0]
 8002c62:	6823      	ldr	r3, [r4, #0]
 8002c64:	0699      	lsls	r1, r3, #26
 8002c66:	bf42      	ittt	mi
 8002c68:	6833      	ldrmi	r3, [r6, #0]
 8002c6a:	3302      	addmi	r3, #2
 8002c6c:	6033      	strmi	r3, [r6, #0]
 8002c6e:	6825      	ldr	r5, [r4, #0]
 8002c70:	f015 0506 	ands.w	r5, r5, #6
 8002c74:	d106      	bne.n	8002c84 <_printf_common+0x48>
 8002c76:	f104 0a19 	add.w	sl, r4, #25
 8002c7a:	68e3      	ldr	r3, [r4, #12]
 8002c7c:	6832      	ldr	r2, [r6, #0]
 8002c7e:	1a9b      	subs	r3, r3, r2
 8002c80:	42ab      	cmp	r3, r5
 8002c82:	dc26      	bgt.n	8002cd2 <_printf_common+0x96>
 8002c84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002c88:	1e13      	subs	r3, r2, #0
 8002c8a:	6822      	ldr	r2, [r4, #0]
 8002c8c:	bf18      	it	ne
 8002c8e:	2301      	movne	r3, #1
 8002c90:	0692      	lsls	r2, r2, #26
 8002c92:	d42b      	bmi.n	8002cec <_printf_common+0xb0>
 8002c94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c98:	4649      	mov	r1, r9
 8002c9a:	4638      	mov	r0, r7
 8002c9c:	47c0      	blx	r8
 8002c9e:	3001      	adds	r0, #1
 8002ca0:	d01e      	beq.n	8002ce0 <_printf_common+0xa4>
 8002ca2:	6823      	ldr	r3, [r4, #0]
 8002ca4:	6922      	ldr	r2, [r4, #16]
 8002ca6:	f003 0306 	and.w	r3, r3, #6
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	bf02      	ittt	eq
 8002cae:	68e5      	ldreq	r5, [r4, #12]
 8002cb0:	6833      	ldreq	r3, [r6, #0]
 8002cb2:	1aed      	subeq	r5, r5, r3
 8002cb4:	68a3      	ldr	r3, [r4, #8]
 8002cb6:	bf0c      	ite	eq
 8002cb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002cbc:	2500      	movne	r5, #0
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	bfc4      	itt	gt
 8002cc2:	1a9b      	subgt	r3, r3, r2
 8002cc4:	18ed      	addgt	r5, r5, r3
 8002cc6:	2600      	movs	r6, #0
 8002cc8:	341a      	adds	r4, #26
 8002cca:	42b5      	cmp	r5, r6
 8002ccc:	d11a      	bne.n	8002d04 <_printf_common+0xc8>
 8002cce:	2000      	movs	r0, #0
 8002cd0:	e008      	b.n	8002ce4 <_printf_common+0xa8>
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	4652      	mov	r2, sl
 8002cd6:	4649      	mov	r1, r9
 8002cd8:	4638      	mov	r0, r7
 8002cda:	47c0      	blx	r8
 8002cdc:	3001      	adds	r0, #1
 8002cde:	d103      	bne.n	8002ce8 <_printf_common+0xac>
 8002ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ce8:	3501      	adds	r5, #1
 8002cea:	e7c6      	b.n	8002c7a <_printf_common+0x3e>
 8002cec:	18e1      	adds	r1, r4, r3
 8002cee:	1c5a      	adds	r2, r3, #1
 8002cf0:	2030      	movs	r0, #48	; 0x30
 8002cf2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002cf6:	4422      	add	r2, r4
 8002cf8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002cfc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d00:	3302      	adds	r3, #2
 8002d02:	e7c7      	b.n	8002c94 <_printf_common+0x58>
 8002d04:	2301      	movs	r3, #1
 8002d06:	4622      	mov	r2, r4
 8002d08:	4649      	mov	r1, r9
 8002d0a:	4638      	mov	r0, r7
 8002d0c:	47c0      	blx	r8
 8002d0e:	3001      	adds	r0, #1
 8002d10:	d0e6      	beq.n	8002ce0 <_printf_common+0xa4>
 8002d12:	3601      	adds	r6, #1
 8002d14:	e7d9      	b.n	8002cca <_printf_common+0x8e>
	...

08002d18 <_printf_i>:
 8002d18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d1c:	7e0f      	ldrb	r7, [r1, #24]
 8002d1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002d20:	2f78      	cmp	r7, #120	; 0x78
 8002d22:	4691      	mov	r9, r2
 8002d24:	4680      	mov	r8, r0
 8002d26:	460c      	mov	r4, r1
 8002d28:	469a      	mov	sl, r3
 8002d2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002d2e:	d807      	bhi.n	8002d40 <_printf_i+0x28>
 8002d30:	2f62      	cmp	r7, #98	; 0x62
 8002d32:	d80a      	bhi.n	8002d4a <_printf_i+0x32>
 8002d34:	2f00      	cmp	r7, #0
 8002d36:	f000 80d4 	beq.w	8002ee2 <_printf_i+0x1ca>
 8002d3a:	2f58      	cmp	r7, #88	; 0x58
 8002d3c:	f000 80c0 	beq.w	8002ec0 <_printf_i+0x1a8>
 8002d40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002d48:	e03a      	b.n	8002dc0 <_printf_i+0xa8>
 8002d4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002d4e:	2b15      	cmp	r3, #21
 8002d50:	d8f6      	bhi.n	8002d40 <_printf_i+0x28>
 8002d52:	a101      	add	r1, pc, #4	; (adr r1, 8002d58 <_printf_i+0x40>)
 8002d54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d58:	08002db1 	.word	0x08002db1
 8002d5c:	08002dc5 	.word	0x08002dc5
 8002d60:	08002d41 	.word	0x08002d41
 8002d64:	08002d41 	.word	0x08002d41
 8002d68:	08002d41 	.word	0x08002d41
 8002d6c:	08002d41 	.word	0x08002d41
 8002d70:	08002dc5 	.word	0x08002dc5
 8002d74:	08002d41 	.word	0x08002d41
 8002d78:	08002d41 	.word	0x08002d41
 8002d7c:	08002d41 	.word	0x08002d41
 8002d80:	08002d41 	.word	0x08002d41
 8002d84:	08002ec9 	.word	0x08002ec9
 8002d88:	08002df1 	.word	0x08002df1
 8002d8c:	08002e83 	.word	0x08002e83
 8002d90:	08002d41 	.word	0x08002d41
 8002d94:	08002d41 	.word	0x08002d41
 8002d98:	08002eeb 	.word	0x08002eeb
 8002d9c:	08002d41 	.word	0x08002d41
 8002da0:	08002df1 	.word	0x08002df1
 8002da4:	08002d41 	.word	0x08002d41
 8002da8:	08002d41 	.word	0x08002d41
 8002dac:	08002e8b 	.word	0x08002e8b
 8002db0:	682b      	ldr	r3, [r5, #0]
 8002db2:	1d1a      	adds	r2, r3, #4
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	602a      	str	r2, [r5, #0]
 8002db8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002dbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e09f      	b.n	8002f04 <_printf_i+0x1ec>
 8002dc4:	6820      	ldr	r0, [r4, #0]
 8002dc6:	682b      	ldr	r3, [r5, #0]
 8002dc8:	0607      	lsls	r7, r0, #24
 8002dca:	f103 0104 	add.w	r1, r3, #4
 8002dce:	6029      	str	r1, [r5, #0]
 8002dd0:	d501      	bpl.n	8002dd6 <_printf_i+0xbe>
 8002dd2:	681e      	ldr	r6, [r3, #0]
 8002dd4:	e003      	b.n	8002dde <_printf_i+0xc6>
 8002dd6:	0646      	lsls	r6, r0, #25
 8002dd8:	d5fb      	bpl.n	8002dd2 <_printf_i+0xba>
 8002dda:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002dde:	2e00      	cmp	r6, #0
 8002de0:	da03      	bge.n	8002dea <_printf_i+0xd2>
 8002de2:	232d      	movs	r3, #45	; 0x2d
 8002de4:	4276      	negs	r6, r6
 8002de6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002dea:	485a      	ldr	r0, [pc, #360]	; (8002f54 <_printf_i+0x23c>)
 8002dec:	230a      	movs	r3, #10
 8002dee:	e012      	b.n	8002e16 <_printf_i+0xfe>
 8002df0:	682b      	ldr	r3, [r5, #0]
 8002df2:	6820      	ldr	r0, [r4, #0]
 8002df4:	1d19      	adds	r1, r3, #4
 8002df6:	6029      	str	r1, [r5, #0]
 8002df8:	0605      	lsls	r5, r0, #24
 8002dfa:	d501      	bpl.n	8002e00 <_printf_i+0xe8>
 8002dfc:	681e      	ldr	r6, [r3, #0]
 8002dfe:	e002      	b.n	8002e06 <_printf_i+0xee>
 8002e00:	0641      	lsls	r1, r0, #25
 8002e02:	d5fb      	bpl.n	8002dfc <_printf_i+0xe4>
 8002e04:	881e      	ldrh	r6, [r3, #0]
 8002e06:	4853      	ldr	r0, [pc, #332]	; (8002f54 <_printf_i+0x23c>)
 8002e08:	2f6f      	cmp	r7, #111	; 0x6f
 8002e0a:	bf0c      	ite	eq
 8002e0c:	2308      	moveq	r3, #8
 8002e0e:	230a      	movne	r3, #10
 8002e10:	2100      	movs	r1, #0
 8002e12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002e16:	6865      	ldr	r5, [r4, #4]
 8002e18:	60a5      	str	r5, [r4, #8]
 8002e1a:	2d00      	cmp	r5, #0
 8002e1c:	bfa2      	ittt	ge
 8002e1e:	6821      	ldrge	r1, [r4, #0]
 8002e20:	f021 0104 	bicge.w	r1, r1, #4
 8002e24:	6021      	strge	r1, [r4, #0]
 8002e26:	b90e      	cbnz	r6, 8002e2c <_printf_i+0x114>
 8002e28:	2d00      	cmp	r5, #0
 8002e2a:	d04b      	beq.n	8002ec4 <_printf_i+0x1ac>
 8002e2c:	4615      	mov	r5, r2
 8002e2e:	fbb6 f1f3 	udiv	r1, r6, r3
 8002e32:	fb03 6711 	mls	r7, r3, r1, r6
 8002e36:	5dc7      	ldrb	r7, [r0, r7]
 8002e38:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002e3c:	4637      	mov	r7, r6
 8002e3e:	42bb      	cmp	r3, r7
 8002e40:	460e      	mov	r6, r1
 8002e42:	d9f4      	bls.n	8002e2e <_printf_i+0x116>
 8002e44:	2b08      	cmp	r3, #8
 8002e46:	d10b      	bne.n	8002e60 <_printf_i+0x148>
 8002e48:	6823      	ldr	r3, [r4, #0]
 8002e4a:	07de      	lsls	r6, r3, #31
 8002e4c:	d508      	bpl.n	8002e60 <_printf_i+0x148>
 8002e4e:	6923      	ldr	r3, [r4, #16]
 8002e50:	6861      	ldr	r1, [r4, #4]
 8002e52:	4299      	cmp	r1, r3
 8002e54:	bfde      	ittt	le
 8002e56:	2330      	movle	r3, #48	; 0x30
 8002e58:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e5c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002e60:	1b52      	subs	r2, r2, r5
 8002e62:	6122      	str	r2, [r4, #16]
 8002e64:	f8cd a000 	str.w	sl, [sp]
 8002e68:	464b      	mov	r3, r9
 8002e6a:	aa03      	add	r2, sp, #12
 8002e6c:	4621      	mov	r1, r4
 8002e6e:	4640      	mov	r0, r8
 8002e70:	f7ff fee4 	bl	8002c3c <_printf_common>
 8002e74:	3001      	adds	r0, #1
 8002e76:	d14a      	bne.n	8002f0e <_printf_i+0x1f6>
 8002e78:	f04f 30ff 	mov.w	r0, #4294967295
 8002e7c:	b004      	add	sp, #16
 8002e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e82:	6823      	ldr	r3, [r4, #0]
 8002e84:	f043 0320 	orr.w	r3, r3, #32
 8002e88:	6023      	str	r3, [r4, #0]
 8002e8a:	4833      	ldr	r0, [pc, #204]	; (8002f58 <_printf_i+0x240>)
 8002e8c:	2778      	movs	r7, #120	; 0x78
 8002e8e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002e92:	6823      	ldr	r3, [r4, #0]
 8002e94:	6829      	ldr	r1, [r5, #0]
 8002e96:	061f      	lsls	r7, r3, #24
 8002e98:	f851 6b04 	ldr.w	r6, [r1], #4
 8002e9c:	d402      	bmi.n	8002ea4 <_printf_i+0x18c>
 8002e9e:	065f      	lsls	r7, r3, #25
 8002ea0:	bf48      	it	mi
 8002ea2:	b2b6      	uxthmi	r6, r6
 8002ea4:	07df      	lsls	r7, r3, #31
 8002ea6:	bf48      	it	mi
 8002ea8:	f043 0320 	orrmi.w	r3, r3, #32
 8002eac:	6029      	str	r1, [r5, #0]
 8002eae:	bf48      	it	mi
 8002eb0:	6023      	strmi	r3, [r4, #0]
 8002eb2:	b91e      	cbnz	r6, 8002ebc <_printf_i+0x1a4>
 8002eb4:	6823      	ldr	r3, [r4, #0]
 8002eb6:	f023 0320 	bic.w	r3, r3, #32
 8002eba:	6023      	str	r3, [r4, #0]
 8002ebc:	2310      	movs	r3, #16
 8002ebe:	e7a7      	b.n	8002e10 <_printf_i+0xf8>
 8002ec0:	4824      	ldr	r0, [pc, #144]	; (8002f54 <_printf_i+0x23c>)
 8002ec2:	e7e4      	b.n	8002e8e <_printf_i+0x176>
 8002ec4:	4615      	mov	r5, r2
 8002ec6:	e7bd      	b.n	8002e44 <_printf_i+0x12c>
 8002ec8:	682b      	ldr	r3, [r5, #0]
 8002eca:	6826      	ldr	r6, [r4, #0]
 8002ecc:	6961      	ldr	r1, [r4, #20]
 8002ece:	1d18      	adds	r0, r3, #4
 8002ed0:	6028      	str	r0, [r5, #0]
 8002ed2:	0635      	lsls	r5, r6, #24
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	d501      	bpl.n	8002edc <_printf_i+0x1c4>
 8002ed8:	6019      	str	r1, [r3, #0]
 8002eda:	e002      	b.n	8002ee2 <_printf_i+0x1ca>
 8002edc:	0670      	lsls	r0, r6, #25
 8002ede:	d5fb      	bpl.n	8002ed8 <_printf_i+0x1c0>
 8002ee0:	8019      	strh	r1, [r3, #0]
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	6123      	str	r3, [r4, #16]
 8002ee6:	4615      	mov	r5, r2
 8002ee8:	e7bc      	b.n	8002e64 <_printf_i+0x14c>
 8002eea:	682b      	ldr	r3, [r5, #0]
 8002eec:	1d1a      	adds	r2, r3, #4
 8002eee:	602a      	str	r2, [r5, #0]
 8002ef0:	681d      	ldr	r5, [r3, #0]
 8002ef2:	6862      	ldr	r2, [r4, #4]
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	4628      	mov	r0, r5
 8002ef8:	f7fd f98a 	bl	8000210 <memchr>
 8002efc:	b108      	cbz	r0, 8002f02 <_printf_i+0x1ea>
 8002efe:	1b40      	subs	r0, r0, r5
 8002f00:	6060      	str	r0, [r4, #4]
 8002f02:	6863      	ldr	r3, [r4, #4]
 8002f04:	6123      	str	r3, [r4, #16]
 8002f06:	2300      	movs	r3, #0
 8002f08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f0c:	e7aa      	b.n	8002e64 <_printf_i+0x14c>
 8002f0e:	6923      	ldr	r3, [r4, #16]
 8002f10:	462a      	mov	r2, r5
 8002f12:	4649      	mov	r1, r9
 8002f14:	4640      	mov	r0, r8
 8002f16:	47d0      	blx	sl
 8002f18:	3001      	adds	r0, #1
 8002f1a:	d0ad      	beq.n	8002e78 <_printf_i+0x160>
 8002f1c:	6823      	ldr	r3, [r4, #0]
 8002f1e:	079b      	lsls	r3, r3, #30
 8002f20:	d413      	bmi.n	8002f4a <_printf_i+0x232>
 8002f22:	68e0      	ldr	r0, [r4, #12]
 8002f24:	9b03      	ldr	r3, [sp, #12]
 8002f26:	4298      	cmp	r0, r3
 8002f28:	bfb8      	it	lt
 8002f2a:	4618      	movlt	r0, r3
 8002f2c:	e7a6      	b.n	8002e7c <_printf_i+0x164>
 8002f2e:	2301      	movs	r3, #1
 8002f30:	4632      	mov	r2, r6
 8002f32:	4649      	mov	r1, r9
 8002f34:	4640      	mov	r0, r8
 8002f36:	47d0      	blx	sl
 8002f38:	3001      	adds	r0, #1
 8002f3a:	d09d      	beq.n	8002e78 <_printf_i+0x160>
 8002f3c:	3501      	adds	r5, #1
 8002f3e:	68e3      	ldr	r3, [r4, #12]
 8002f40:	9903      	ldr	r1, [sp, #12]
 8002f42:	1a5b      	subs	r3, r3, r1
 8002f44:	42ab      	cmp	r3, r5
 8002f46:	dcf2      	bgt.n	8002f2e <_printf_i+0x216>
 8002f48:	e7eb      	b.n	8002f22 <_printf_i+0x20a>
 8002f4a:	2500      	movs	r5, #0
 8002f4c:	f104 0619 	add.w	r6, r4, #25
 8002f50:	e7f5      	b.n	8002f3e <_printf_i+0x226>
 8002f52:	bf00      	nop
 8002f54:	08003473 	.word	0x08003473
 8002f58:	08003484 	.word	0x08003484

08002f5c <__sflush_r>:
 8002f5c:	898a      	ldrh	r2, [r1, #12]
 8002f5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f62:	4605      	mov	r5, r0
 8002f64:	0710      	lsls	r0, r2, #28
 8002f66:	460c      	mov	r4, r1
 8002f68:	d458      	bmi.n	800301c <__sflush_r+0xc0>
 8002f6a:	684b      	ldr	r3, [r1, #4]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	dc05      	bgt.n	8002f7c <__sflush_r+0x20>
 8002f70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	dc02      	bgt.n	8002f7c <__sflush_r+0x20>
 8002f76:	2000      	movs	r0, #0
 8002f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f7e:	2e00      	cmp	r6, #0
 8002f80:	d0f9      	beq.n	8002f76 <__sflush_r+0x1a>
 8002f82:	2300      	movs	r3, #0
 8002f84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002f88:	682f      	ldr	r7, [r5, #0]
 8002f8a:	6a21      	ldr	r1, [r4, #32]
 8002f8c:	602b      	str	r3, [r5, #0]
 8002f8e:	d032      	beq.n	8002ff6 <__sflush_r+0x9a>
 8002f90:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002f92:	89a3      	ldrh	r3, [r4, #12]
 8002f94:	075a      	lsls	r2, r3, #29
 8002f96:	d505      	bpl.n	8002fa4 <__sflush_r+0x48>
 8002f98:	6863      	ldr	r3, [r4, #4]
 8002f9a:	1ac0      	subs	r0, r0, r3
 8002f9c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002f9e:	b10b      	cbz	r3, 8002fa4 <__sflush_r+0x48>
 8002fa0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002fa2:	1ac0      	subs	r0, r0, r3
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002faa:	6a21      	ldr	r1, [r4, #32]
 8002fac:	4628      	mov	r0, r5
 8002fae:	47b0      	blx	r6
 8002fb0:	1c43      	adds	r3, r0, #1
 8002fb2:	89a3      	ldrh	r3, [r4, #12]
 8002fb4:	d106      	bne.n	8002fc4 <__sflush_r+0x68>
 8002fb6:	6829      	ldr	r1, [r5, #0]
 8002fb8:	291d      	cmp	r1, #29
 8002fba:	d82b      	bhi.n	8003014 <__sflush_r+0xb8>
 8002fbc:	4a29      	ldr	r2, [pc, #164]	; (8003064 <__sflush_r+0x108>)
 8002fbe:	410a      	asrs	r2, r1
 8002fc0:	07d6      	lsls	r6, r2, #31
 8002fc2:	d427      	bmi.n	8003014 <__sflush_r+0xb8>
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	6062      	str	r2, [r4, #4]
 8002fc8:	04d9      	lsls	r1, r3, #19
 8002fca:	6922      	ldr	r2, [r4, #16]
 8002fcc:	6022      	str	r2, [r4, #0]
 8002fce:	d504      	bpl.n	8002fda <__sflush_r+0x7e>
 8002fd0:	1c42      	adds	r2, r0, #1
 8002fd2:	d101      	bne.n	8002fd8 <__sflush_r+0x7c>
 8002fd4:	682b      	ldr	r3, [r5, #0]
 8002fd6:	b903      	cbnz	r3, 8002fda <__sflush_r+0x7e>
 8002fd8:	6560      	str	r0, [r4, #84]	; 0x54
 8002fda:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fdc:	602f      	str	r7, [r5, #0]
 8002fde:	2900      	cmp	r1, #0
 8002fe0:	d0c9      	beq.n	8002f76 <__sflush_r+0x1a>
 8002fe2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002fe6:	4299      	cmp	r1, r3
 8002fe8:	d002      	beq.n	8002ff0 <__sflush_r+0x94>
 8002fea:	4628      	mov	r0, r5
 8002fec:	f7ff fbea 	bl	80027c4 <_free_r>
 8002ff0:	2000      	movs	r0, #0
 8002ff2:	6360      	str	r0, [r4, #52]	; 0x34
 8002ff4:	e7c0      	b.n	8002f78 <__sflush_r+0x1c>
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	4628      	mov	r0, r5
 8002ffa:	47b0      	blx	r6
 8002ffc:	1c41      	adds	r1, r0, #1
 8002ffe:	d1c8      	bne.n	8002f92 <__sflush_r+0x36>
 8003000:	682b      	ldr	r3, [r5, #0]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d0c5      	beq.n	8002f92 <__sflush_r+0x36>
 8003006:	2b1d      	cmp	r3, #29
 8003008:	d001      	beq.n	800300e <__sflush_r+0xb2>
 800300a:	2b16      	cmp	r3, #22
 800300c:	d101      	bne.n	8003012 <__sflush_r+0xb6>
 800300e:	602f      	str	r7, [r5, #0]
 8003010:	e7b1      	b.n	8002f76 <__sflush_r+0x1a>
 8003012:	89a3      	ldrh	r3, [r4, #12]
 8003014:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003018:	81a3      	strh	r3, [r4, #12]
 800301a:	e7ad      	b.n	8002f78 <__sflush_r+0x1c>
 800301c:	690f      	ldr	r7, [r1, #16]
 800301e:	2f00      	cmp	r7, #0
 8003020:	d0a9      	beq.n	8002f76 <__sflush_r+0x1a>
 8003022:	0793      	lsls	r3, r2, #30
 8003024:	680e      	ldr	r6, [r1, #0]
 8003026:	bf08      	it	eq
 8003028:	694b      	ldreq	r3, [r1, #20]
 800302a:	600f      	str	r7, [r1, #0]
 800302c:	bf18      	it	ne
 800302e:	2300      	movne	r3, #0
 8003030:	eba6 0807 	sub.w	r8, r6, r7
 8003034:	608b      	str	r3, [r1, #8]
 8003036:	f1b8 0f00 	cmp.w	r8, #0
 800303a:	dd9c      	ble.n	8002f76 <__sflush_r+0x1a>
 800303c:	6a21      	ldr	r1, [r4, #32]
 800303e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003040:	4643      	mov	r3, r8
 8003042:	463a      	mov	r2, r7
 8003044:	4628      	mov	r0, r5
 8003046:	47b0      	blx	r6
 8003048:	2800      	cmp	r0, #0
 800304a:	dc06      	bgt.n	800305a <__sflush_r+0xfe>
 800304c:	89a3      	ldrh	r3, [r4, #12]
 800304e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003052:	81a3      	strh	r3, [r4, #12]
 8003054:	f04f 30ff 	mov.w	r0, #4294967295
 8003058:	e78e      	b.n	8002f78 <__sflush_r+0x1c>
 800305a:	4407      	add	r7, r0
 800305c:	eba8 0800 	sub.w	r8, r8, r0
 8003060:	e7e9      	b.n	8003036 <__sflush_r+0xda>
 8003062:	bf00      	nop
 8003064:	dfbffffe 	.word	0xdfbffffe

08003068 <_fflush_r>:
 8003068:	b538      	push	{r3, r4, r5, lr}
 800306a:	690b      	ldr	r3, [r1, #16]
 800306c:	4605      	mov	r5, r0
 800306e:	460c      	mov	r4, r1
 8003070:	b913      	cbnz	r3, 8003078 <_fflush_r+0x10>
 8003072:	2500      	movs	r5, #0
 8003074:	4628      	mov	r0, r5
 8003076:	bd38      	pop	{r3, r4, r5, pc}
 8003078:	b118      	cbz	r0, 8003082 <_fflush_r+0x1a>
 800307a:	6a03      	ldr	r3, [r0, #32]
 800307c:	b90b      	cbnz	r3, 8003082 <_fflush_r+0x1a>
 800307e:	f7ff fa93 	bl	80025a8 <__sinit>
 8003082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d0f3      	beq.n	8003072 <_fflush_r+0xa>
 800308a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800308c:	07d0      	lsls	r0, r2, #31
 800308e:	d404      	bmi.n	800309a <_fflush_r+0x32>
 8003090:	0599      	lsls	r1, r3, #22
 8003092:	d402      	bmi.n	800309a <_fflush_r+0x32>
 8003094:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003096:	f7ff fb8c 	bl	80027b2 <__retarget_lock_acquire_recursive>
 800309a:	4628      	mov	r0, r5
 800309c:	4621      	mov	r1, r4
 800309e:	f7ff ff5d 	bl	8002f5c <__sflush_r>
 80030a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80030a4:	07da      	lsls	r2, r3, #31
 80030a6:	4605      	mov	r5, r0
 80030a8:	d4e4      	bmi.n	8003074 <_fflush_r+0xc>
 80030aa:	89a3      	ldrh	r3, [r4, #12]
 80030ac:	059b      	lsls	r3, r3, #22
 80030ae:	d4e1      	bmi.n	8003074 <_fflush_r+0xc>
 80030b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030b2:	f7ff fb7f 	bl	80027b4 <__retarget_lock_release_recursive>
 80030b6:	e7dd      	b.n	8003074 <_fflush_r+0xc>

080030b8 <__swbuf_r>:
 80030b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ba:	460e      	mov	r6, r1
 80030bc:	4614      	mov	r4, r2
 80030be:	4605      	mov	r5, r0
 80030c0:	b118      	cbz	r0, 80030ca <__swbuf_r+0x12>
 80030c2:	6a03      	ldr	r3, [r0, #32]
 80030c4:	b90b      	cbnz	r3, 80030ca <__swbuf_r+0x12>
 80030c6:	f7ff fa6f 	bl	80025a8 <__sinit>
 80030ca:	69a3      	ldr	r3, [r4, #24]
 80030cc:	60a3      	str	r3, [r4, #8]
 80030ce:	89a3      	ldrh	r3, [r4, #12]
 80030d0:	071a      	lsls	r2, r3, #28
 80030d2:	d525      	bpl.n	8003120 <__swbuf_r+0x68>
 80030d4:	6923      	ldr	r3, [r4, #16]
 80030d6:	b31b      	cbz	r3, 8003120 <__swbuf_r+0x68>
 80030d8:	6823      	ldr	r3, [r4, #0]
 80030da:	6922      	ldr	r2, [r4, #16]
 80030dc:	1a98      	subs	r0, r3, r2
 80030de:	6963      	ldr	r3, [r4, #20]
 80030e0:	b2f6      	uxtb	r6, r6
 80030e2:	4283      	cmp	r3, r0
 80030e4:	4637      	mov	r7, r6
 80030e6:	dc04      	bgt.n	80030f2 <__swbuf_r+0x3a>
 80030e8:	4621      	mov	r1, r4
 80030ea:	4628      	mov	r0, r5
 80030ec:	f7ff ffbc 	bl	8003068 <_fflush_r>
 80030f0:	b9e0      	cbnz	r0, 800312c <__swbuf_r+0x74>
 80030f2:	68a3      	ldr	r3, [r4, #8]
 80030f4:	3b01      	subs	r3, #1
 80030f6:	60a3      	str	r3, [r4, #8]
 80030f8:	6823      	ldr	r3, [r4, #0]
 80030fa:	1c5a      	adds	r2, r3, #1
 80030fc:	6022      	str	r2, [r4, #0]
 80030fe:	701e      	strb	r6, [r3, #0]
 8003100:	6962      	ldr	r2, [r4, #20]
 8003102:	1c43      	adds	r3, r0, #1
 8003104:	429a      	cmp	r2, r3
 8003106:	d004      	beq.n	8003112 <__swbuf_r+0x5a>
 8003108:	89a3      	ldrh	r3, [r4, #12]
 800310a:	07db      	lsls	r3, r3, #31
 800310c:	d506      	bpl.n	800311c <__swbuf_r+0x64>
 800310e:	2e0a      	cmp	r6, #10
 8003110:	d104      	bne.n	800311c <__swbuf_r+0x64>
 8003112:	4621      	mov	r1, r4
 8003114:	4628      	mov	r0, r5
 8003116:	f7ff ffa7 	bl	8003068 <_fflush_r>
 800311a:	b938      	cbnz	r0, 800312c <__swbuf_r+0x74>
 800311c:	4638      	mov	r0, r7
 800311e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003120:	4621      	mov	r1, r4
 8003122:	4628      	mov	r0, r5
 8003124:	f000 f806 	bl	8003134 <__swsetup_r>
 8003128:	2800      	cmp	r0, #0
 800312a:	d0d5      	beq.n	80030d8 <__swbuf_r+0x20>
 800312c:	f04f 37ff 	mov.w	r7, #4294967295
 8003130:	e7f4      	b.n	800311c <__swbuf_r+0x64>
	...

08003134 <__swsetup_r>:
 8003134:	b538      	push	{r3, r4, r5, lr}
 8003136:	4b2a      	ldr	r3, [pc, #168]	; (80031e0 <__swsetup_r+0xac>)
 8003138:	4605      	mov	r5, r0
 800313a:	6818      	ldr	r0, [r3, #0]
 800313c:	460c      	mov	r4, r1
 800313e:	b118      	cbz	r0, 8003148 <__swsetup_r+0x14>
 8003140:	6a03      	ldr	r3, [r0, #32]
 8003142:	b90b      	cbnz	r3, 8003148 <__swsetup_r+0x14>
 8003144:	f7ff fa30 	bl	80025a8 <__sinit>
 8003148:	89a3      	ldrh	r3, [r4, #12]
 800314a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800314e:	0718      	lsls	r0, r3, #28
 8003150:	d422      	bmi.n	8003198 <__swsetup_r+0x64>
 8003152:	06d9      	lsls	r1, r3, #27
 8003154:	d407      	bmi.n	8003166 <__swsetup_r+0x32>
 8003156:	2309      	movs	r3, #9
 8003158:	602b      	str	r3, [r5, #0]
 800315a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800315e:	81a3      	strh	r3, [r4, #12]
 8003160:	f04f 30ff 	mov.w	r0, #4294967295
 8003164:	e034      	b.n	80031d0 <__swsetup_r+0x9c>
 8003166:	0758      	lsls	r0, r3, #29
 8003168:	d512      	bpl.n	8003190 <__swsetup_r+0x5c>
 800316a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800316c:	b141      	cbz	r1, 8003180 <__swsetup_r+0x4c>
 800316e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003172:	4299      	cmp	r1, r3
 8003174:	d002      	beq.n	800317c <__swsetup_r+0x48>
 8003176:	4628      	mov	r0, r5
 8003178:	f7ff fb24 	bl	80027c4 <_free_r>
 800317c:	2300      	movs	r3, #0
 800317e:	6363      	str	r3, [r4, #52]	; 0x34
 8003180:	89a3      	ldrh	r3, [r4, #12]
 8003182:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003186:	81a3      	strh	r3, [r4, #12]
 8003188:	2300      	movs	r3, #0
 800318a:	6063      	str	r3, [r4, #4]
 800318c:	6923      	ldr	r3, [r4, #16]
 800318e:	6023      	str	r3, [r4, #0]
 8003190:	89a3      	ldrh	r3, [r4, #12]
 8003192:	f043 0308 	orr.w	r3, r3, #8
 8003196:	81a3      	strh	r3, [r4, #12]
 8003198:	6923      	ldr	r3, [r4, #16]
 800319a:	b94b      	cbnz	r3, 80031b0 <__swsetup_r+0x7c>
 800319c:	89a3      	ldrh	r3, [r4, #12]
 800319e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80031a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031a6:	d003      	beq.n	80031b0 <__swsetup_r+0x7c>
 80031a8:	4621      	mov	r1, r4
 80031aa:	4628      	mov	r0, r5
 80031ac:	f000 f894 	bl	80032d8 <__smakebuf_r>
 80031b0:	89a0      	ldrh	r0, [r4, #12]
 80031b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80031b6:	f010 0301 	ands.w	r3, r0, #1
 80031ba:	d00a      	beq.n	80031d2 <__swsetup_r+0x9e>
 80031bc:	2300      	movs	r3, #0
 80031be:	60a3      	str	r3, [r4, #8]
 80031c0:	6963      	ldr	r3, [r4, #20]
 80031c2:	425b      	negs	r3, r3
 80031c4:	61a3      	str	r3, [r4, #24]
 80031c6:	6923      	ldr	r3, [r4, #16]
 80031c8:	b943      	cbnz	r3, 80031dc <__swsetup_r+0xa8>
 80031ca:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80031ce:	d1c4      	bne.n	800315a <__swsetup_r+0x26>
 80031d0:	bd38      	pop	{r3, r4, r5, pc}
 80031d2:	0781      	lsls	r1, r0, #30
 80031d4:	bf58      	it	pl
 80031d6:	6963      	ldrpl	r3, [r4, #20]
 80031d8:	60a3      	str	r3, [r4, #8]
 80031da:	e7f4      	b.n	80031c6 <__swsetup_r+0x92>
 80031dc:	2000      	movs	r0, #0
 80031de:	e7f7      	b.n	80031d0 <__swsetup_r+0x9c>
 80031e0:	20000064 	.word	0x20000064

080031e4 <_raise_r>:
 80031e4:	291f      	cmp	r1, #31
 80031e6:	b538      	push	{r3, r4, r5, lr}
 80031e8:	4604      	mov	r4, r0
 80031ea:	460d      	mov	r5, r1
 80031ec:	d904      	bls.n	80031f8 <_raise_r+0x14>
 80031ee:	2316      	movs	r3, #22
 80031f0:	6003      	str	r3, [r0, #0]
 80031f2:	f04f 30ff 	mov.w	r0, #4294967295
 80031f6:	bd38      	pop	{r3, r4, r5, pc}
 80031f8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80031fa:	b112      	cbz	r2, 8003202 <_raise_r+0x1e>
 80031fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003200:	b94b      	cbnz	r3, 8003216 <_raise_r+0x32>
 8003202:	4620      	mov	r0, r4
 8003204:	f000 f830 	bl	8003268 <_getpid_r>
 8003208:	462a      	mov	r2, r5
 800320a:	4601      	mov	r1, r0
 800320c:	4620      	mov	r0, r4
 800320e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003212:	f000 b817 	b.w	8003244 <_kill_r>
 8003216:	2b01      	cmp	r3, #1
 8003218:	d00a      	beq.n	8003230 <_raise_r+0x4c>
 800321a:	1c59      	adds	r1, r3, #1
 800321c:	d103      	bne.n	8003226 <_raise_r+0x42>
 800321e:	2316      	movs	r3, #22
 8003220:	6003      	str	r3, [r0, #0]
 8003222:	2001      	movs	r0, #1
 8003224:	e7e7      	b.n	80031f6 <_raise_r+0x12>
 8003226:	2400      	movs	r4, #0
 8003228:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800322c:	4628      	mov	r0, r5
 800322e:	4798      	blx	r3
 8003230:	2000      	movs	r0, #0
 8003232:	e7e0      	b.n	80031f6 <_raise_r+0x12>

08003234 <raise>:
 8003234:	4b02      	ldr	r3, [pc, #8]	; (8003240 <raise+0xc>)
 8003236:	4601      	mov	r1, r0
 8003238:	6818      	ldr	r0, [r3, #0]
 800323a:	f7ff bfd3 	b.w	80031e4 <_raise_r>
 800323e:	bf00      	nop
 8003240:	20000064 	.word	0x20000064

08003244 <_kill_r>:
 8003244:	b538      	push	{r3, r4, r5, lr}
 8003246:	4d07      	ldr	r5, [pc, #28]	; (8003264 <_kill_r+0x20>)
 8003248:	2300      	movs	r3, #0
 800324a:	4604      	mov	r4, r0
 800324c:	4608      	mov	r0, r1
 800324e:	4611      	mov	r1, r2
 8003250:	602b      	str	r3, [r5, #0]
 8003252:	f7fd fbd9 	bl	8000a08 <_kill>
 8003256:	1c43      	adds	r3, r0, #1
 8003258:	d102      	bne.n	8003260 <_kill_r+0x1c>
 800325a:	682b      	ldr	r3, [r5, #0]
 800325c:	b103      	cbz	r3, 8003260 <_kill_r+0x1c>
 800325e:	6023      	str	r3, [r4, #0]
 8003260:	bd38      	pop	{r3, r4, r5, pc}
 8003262:	bf00      	nop
 8003264:	20000210 	.word	0x20000210

08003268 <_getpid_r>:
 8003268:	f7fd bbc6 	b.w	80009f8 <_getpid>

0800326c <_sbrk_r>:
 800326c:	b538      	push	{r3, r4, r5, lr}
 800326e:	4d06      	ldr	r5, [pc, #24]	; (8003288 <_sbrk_r+0x1c>)
 8003270:	2300      	movs	r3, #0
 8003272:	4604      	mov	r4, r0
 8003274:	4608      	mov	r0, r1
 8003276:	602b      	str	r3, [r5, #0]
 8003278:	f7fd fc4e 	bl	8000b18 <_sbrk>
 800327c:	1c43      	adds	r3, r0, #1
 800327e:	d102      	bne.n	8003286 <_sbrk_r+0x1a>
 8003280:	682b      	ldr	r3, [r5, #0]
 8003282:	b103      	cbz	r3, 8003286 <_sbrk_r+0x1a>
 8003284:	6023      	str	r3, [r4, #0]
 8003286:	bd38      	pop	{r3, r4, r5, pc}
 8003288:	20000210 	.word	0x20000210

0800328c <__swhatbuf_r>:
 800328c:	b570      	push	{r4, r5, r6, lr}
 800328e:	460c      	mov	r4, r1
 8003290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003294:	2900      	cmp	r1, #0
 8003296:	b096      	sub	sp, #88	; 0x58
 8003298:	4615      	mov	r5, r2
 800329a:	461e      	mov	r6, r3
 800329c:	da0d      	bge.n	80032ba <__swhatbuf_r+0x2e>
 800329e:	89a3      	ldrh	r3, [r4, #12]
 80032a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80032a4:	f04f 0100 	mov.w	r1, #0
 80032a8:	bf0c      	ite	eq
 80032aa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80032ae:	2340      	movne	r3, #64	; 0x40
 80032b0:	2000      	movs	r0, #0
 80032b2:	6031      	str	r1, [r6, #0]
 80032b4:	602b      	str	r3, [r5, #0]
 80032b6:	b016      	add	sp, #88	; 0x58
 80032b8:	bd70      	pop	{r4, r5, r6, pc}
 80032ba:	466a      	mov	r2, sp
 80032bc:	f000 f848 	bl	8003350 <_fstat_r>
 80032c0:	2800      	cmp	r0, #0
 80032c2:	dbec      	blt.n	800329e <__swhatbuf_r+0x12>
 80032c4:	9901      	ldr	r1, [sp, #4]
 80032c6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80032ca:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80032ce:	4259      	negs	r1, r3
 80032d0:	4159      	adcs	r1, r3
 80032d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032d6:	e7eb      	b.n	80032b0 <__swhatbuf_r+0x24>

080032d8 <__smakebuf_r>:
 80032d8:	898b      	ldrh	r3, [r1, #12]
 80032da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80032dc:	079d      	lsls	r5, r3, #30
 80032de:	4606      	mov	r6, r0
 80032e0:	460c      	mov	r4, r1
 80032e2:	d507      	bpl.n	80032f4 <__smakebuf_r+0x1c>
 80032e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80032e8:	6023      	str	r3, [r4, #0]
 80032ea:	6123      	str	r3, [r4, #16]
 80032ec:	2301      	movs	r3, #1
 80032ee:	6163      	str	r3, [r4, #20]
 80032f0:	b002      	add	sp, #8
 80032f2:	bd70      	pop	{r4, r5, r6, pc}
 80032f4:	ab01      	add	r3, sp, #4
 80032f6:	466a      	mov	r2, sp
 80032f8:	f7ff ffc8 	bl	800328c <__swhatbuf_r>
 80032fc:	9900      	ldr	r1, [sp, #0]
 80032fe:	4605      	mov	r5, r0
 8003300:	4630      	mov	r0, r6
 8003302:	f7ff facb 	bl	800289c <_malloc_r>
 8003306:	b948      	cbnz	r0, 800331c <__smakebuf_r+0x44>
 8003308:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800330c:	059a      	lsls	r2, r3, #22
 800330e:	d4ef      	bmi.n	80032f0 <__smakebuf_r+0x18>
 8003310:	f023 0303 	bic.w	r3, r3, #3
 8003314:	f043 0302 	orr.w	r3, r3, #2
 8003318:	81a3      	strh	r3, [r4, #12]
 800331a:	e7e3      	b.n	80032e4 <__smakebuf_r+0xc>
 800331c:	89a3      	ldrh	r3, [r4, #12]
 800331e:	6020      	str	r0, [r4, #0]
 8003320:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003324:	81a3      	strh	r3, [r4, #12]
 8003326:	9b00      	ldr	r3, [sp, #0]
 8003328:	6163      	str	r3, [r4, #20]
 800332a:	9b01      	ldr	r3, [sp, #4]
 800332c:	6120      	str	r0, [r4, #16]
 800332e:	b15b      	cbz	r3, 8003348 <__smakebuf_r+0x70>
 8003330:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003334:	4630      	mov	r0, r6
 8003336:	f000 f81d 	bl	8003374 <_isatty_r>
 800333a:	b128      	cbz	r0, 8003348 <__smakebuf_r+0x70>
 800333c:	89a3      	ldrh	r3, [r4, #12]
 800333e:	f023 0303 	bic.w	r3, r3, #3
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	81a3      	strh	r3, [r4, #12]
 8003348:	89a3      	ldrh	r3, [r4, #12]
 800334a:	431d      	orrs	r5, r3
 800334c:	81a5      	strh	r5, [r4, #12]
 800334e:	e7cf      	b.n	80032f0 <__smakebuf_r+0x18>

08003350 <_fstat_r>:
 8003350:	b538      	push	{r3, r4, r5, lr}
 8003352:	4d07      	ldr	r5, [pc, #28]	; (8003370 <_fstat_r+0x20>)
 8003354:	2300      	movs	r3, #0
 8003356:	4604      	mov	r4, r0
 8003358:	4608      	mov	r0, r1
 800335a:	4611      	mov	r1, r2
 800335c:	602b      	str	r3, [r5, #0]
 800335e:	f7fd fbb2 	bl	8000ac6 <_fstat>
 8003362:	1c43      	adds	r3, r0, #1
 8003364:	d102      	bne.n	800336c <_fstat_r+0x1c>
 8003366:	682b      	ldr	r3, [r5, #0]
 8003368:	b103      	cbz	r3, 800336c <_fstat_r+0x1c>
 800336a:	6023      	str	r3, [r4, #0]
 800336c:	bd38      	pop	{r3, r4, r5, pc}
 800336e:	bf00      	nop
 8003370:	20000210 	.word	0x20000210

08003374 <_isatty_r>:
 8003374:	b538      	push	{r3, r4, r5, lr}
 8003376:	4d06      	ldr	r5, [pc, #24]	; (8003390 <_isatty_r+0x1c>)
 8003378:	2300      	movs	r3, #0
 800337a:	4604      	mov	r4, r0
 800337c:	4608      	mov	r0, r1
 800337e:	602b      	str	r3, [r5, #0]
 8003380:	f7fd fbb1 	bl	8000ae6 <_isatty>
 8003384:	1c43      	adds	r3, r0, #1
 8003386:	d102      	bne.n	800338e <_isatty_r+0x1a>
 8003388:	682b      	ldr	r3, [r5, #0]
 800338a:	b103      	cbz	r3, 800338e <_isatty_r+0x1a>
 800338c:	6023      	str	r3, [r4, #0]
 800338e:	bd38      	pop	{r3, r4, r5, pc}
 8003390:	20000210 	.word	0x20000210

08003394 <_init>:
 8003394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003396:	bf00      	nop
 8003398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800339a:	bc08      	pop	{r3}
 800339c:	469e      	mov	lr, r3
 800339e:	4770      	bx	lr

080033a0 <_fini>:
 80033a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033a2:	bf00      	nop
 80033a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033a6:	bc08      	pop	{r3}
 80033a8:	469e      	mov	lr, r3
 80033aa:	4770      	bx	lr
