

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_row_loop_col_loop'
================================================================
* Date:           Tue Feb 17 02:21:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   131075|   131075|  1.311 ms|  1.311 ms|  131074|  131074|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- row_loop_col_loop  |   131073|   131073|         4|          2|          1|  65536|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_012991511 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_012991511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_01299_11513 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_01299_11513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_01299_21515 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_01299_21515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:111]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:110]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_012991512 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_012991512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_01299_11514 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_01299_11514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_01299_21516 = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_01299_21516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%line_buf_1 = alloca i64 1" [top.cpp:101]   --->   Operation 17 'alloca' 'line_buf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%line_buf = alloca i64 1" [top.cpp:101]   --->   Operation 18 'alloca' 'line_buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten6"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln110 = store i9 0, i9 %i" [top.cpp:110]   --->   Operation 20 'store' 'store_ln110' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln111 = store i9 0, i9 %j" [top.cpp:111]   --->   Operation 21 'store' 'store_ln111' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body28" [top.cpp:110]   --->   Operation 22 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i17 %indvar_flatten6" [top.cpp:110]   --->   Operation 23 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_0_012991512_load = load i24 %p_0_0_012991512" [top.cpp:137]   --->   Operation 24 'load' 'p_0_0_012991512_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_0_01299_21516_load = load i24 %p_0_0_01299_21516"   --->   Operation 25 'load' 'p_0_0_01299_21516_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.02ns)   --->   "%icmp_ln110 = icmp_eq  i17 %indvar_flatten6_load, i17 65536" [top.cpp:110]   --->   Operation 26 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.02ns)   --->   "%add_ln110_1 = add i17 %indvar_flatten6_load, i17 1" [top.cpp:110]   --->   Operation 27 'add' 'add_ln110_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.inc152, void %for.inc155.exitStub" [top.cpp:110]   --->   Operation 28 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [top.cpp:111]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:110]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.92ns)   --->   "%add_ln110 = add i9 %i_load, i9 1" [top.cpp:110]   --->   Operation 31 'add' 'add_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.92ns)   --->   "%icmp_ln111 = icmp_eq  i9 %j_load, i9 256" [top.cpp:111]   --->   Operation 32 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.45ns)   --->   "%select_ln110 = select i1 %icmp_ln111, i9 0, i9 %j_load" [top.cpp:110]   --->   Operation 33 'select' 'select_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.45ns)   --->   "%select_ln110_1 = select i1 %icmp_ln111, i9 %add_ln110, i9 %i_load" [top.cpp:110]   --->   Operation 34 'select' 'select_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i9 %select_ln110_1" [top.cpp:155]   --->   Operation 35 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln155, i8 0" [top.cpp:155]   --->   Operation 36 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln110_1, i32 1, i32 8" [top.cpp:110]   --->   Operation 37 'partselect' 'tmp_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.90ns)   --->   "%icmp = icmp_ne  i8 %tmp_1, i8 0" [top.cpp:110]   --->   Operation 38 'icmp' 'icmp' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.90ns)   --->   "%empty_12 = add i8 %trunc_ln155, i8 255" [top.cpp:155]   --->   Operation 39 'add' 'empty_12' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_12, i8 0" [top.cpp:148]   --->   Operation 40 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i9 %select_ln110" [top.cpp:111]   --->   Operation 41 'zext' 'zext_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i9 %select_ln110" [top.cpp:155]   --->   Operation 42 'zext' 'zext_ln155' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.01ns)   --->   "%add_ln155 = add i16 %tmp_6, i16 %zext_ln155" [top.cpp:155]   --->   Operation 43 'add' 'add_ln155' <Predicate = (!icmp_ln110)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i16 %add_ln155" [top.cpp:155]   --->   Operation 44 'zext' 'zext_ln155_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%mem_A_addr = getelementptr i24 %mem_A, i64 0, i64 %zext_ln155_1" [top.cpp:155]   --->   Operation 45 'getelementptr' 'mem_A_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%mem_B_addr = getelementptr i24 %mem_B, i64 0, i64 %zext_ln155_1" [top.cpp:155]   --->   Operation 46 'getelementptr' 'mem_B_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.35ns)   --->   "%mem_A_load = load i16 %mem_A_addr" [top.cpp:155]   --->   Operation 47 'load' 'mem_A_load' <Predicate = (!icmp_ln110 & !tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_2 : Operation 48 [2/2] (1.35ns)   --->   "%mem_B_load = load i16 %mem_B_addr" [top.cpp:155]   --->   Operation 48 'load' 'mem_B_load' <Predicate = (!icmp_ln110 & tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr i24 %line_buf, i64 0, i64 %zext_ln111" [top.cpp:123]   --->   Operation 49 'getelementptr' 'line_buf_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.35ns)   --->   "%line_buf_load = load i8 %line_buf_addr" [top.cpp:123]   --->   Operation 50 'load' 'line_buf_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%line_buf_1_addr = getelementptr i24 %line_buf_1, i64 0, i64 %zext_ln111" [top.cpp:124]   --->   Operation 51 'getelementptr' 'line_buf_1_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.35ns)   --->   "%line_buf_1_load = load i8 %line_buf_1_addr" [top.cpp:124]   --->   Operation 52 'load' 'line_buf_1_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln110, i32 1, i32 8" [top.cpp:133]   --->   Operation 53 'partselect' 'tmp_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.90ns)   --->   "%icmp_ln133 = icmp_ne  i8 %tmp_2, i8 0" [top.cpp:133]   --->   Operation 54 'icmp' 'icmp_ln133' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.33ns)   --->   "%and_ln133 = and i1 %icmp, i1 %icmp_ln133" [top.cpp:133]   --->   Operation 55 'and' 'and_ln133' <Predicate = (!icmp_ln110)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %and_ln133, void %if.end129, void %if.then" [top.cpp:133]   --->   Operation 56 'br' 'br_ln133' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.92ns)   --->   "%add_ln135 = add i9 %select_ln110, i9 511" [top.cpp:135]   --->   Operation 57 'add' 'add_ln135' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i9 %add_ln135" [top.cpp:148]   --->   Operation 58 'zext' 'zext_ln148' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.01ns)   --->   "%add_ln148 = add i16 %tmp_9, i16 %zext_ln148" [top.cpp:148]   --->   Operation 59 'add' 'add_ln148' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_0_01299_21516_cast = sext i24 %p_0_0_01299_21516_load"   --->   Operation 60 'sext' 'p_0_0_01299_21516_cast' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i24 %p_0_0_012991512_load" [top.cpp:137]   --->   Operation 61 'sext' 'sext_ln137' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.10ns)   --->   "%add_ln137_1 = add i25 %p_0_0_01299_21516_cast, i25 %sext_ln137" [top.cpp:137]   --->   Operation 62 'add' 'add_ln137_1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %tmp, void %if.then118, void %if.else" [top.cpp:147]   --->   Operation 63 'br' 'br_ln147' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end129" [top.cpp:149]   --->   Operation 64 'br' 'br_ln149' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.90ns)   --->   "%icmp_ln75 = icmp_eq  i8 %trunc_ln155, i8 255" [top.cpp:75]   --->   Operation 65 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.90ns)   --->   "%icmp_ln75_1 = icmp_eq  i8 %trunc_ln155, i8 0" [top.cpp:75]   --->   Operation 66 'icmp' 'icmp_ln75_1' <Predicate = (!icmp_ln110)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.33ns)   --->   "%or_ln75 = or i1 %icmp_ln75_1, i1 %icmp_ln75" [top.cpp:75]   --->   Operation 67 'or' 'or_ln75' <Predicate = (!icmp_ln110)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %or_ln75, void %lor.lhs.false132, void %if.then136" [top.cpp:75]   --->   Operation 68 'br' 'br_ln75' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i9 %select_ln110" [top.cpp:153]   --->   Operation 69 'trunc' 'trunc_ln153' <Predicate = (!icmp_ln110 & !or_ln75)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.90ns)   --->   "%icmp_ln75_2 = icmp_eq  i8 %trunc_ln153, i8 255" [top.cpp:75]   --->   Operation 70 'icmp' 'icmp_ln75_2' <Predicate = (!icmp_ln110 & !or_ln75)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.90ns)   --->   "%icmp_ln75_3 = icmp_eq  i8 %trunc_ln153, i8 0" [top.cpp:75]   --->   Operation 71 'icmp' 'icmp_ln75_3' <Predicate = (!icmp_ln110 & !or_ln75)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.33ns)   --->   "%or_ln75_1 = or i1 %icmp_ln75_3, i1 %icmp_ln75_2" [top.cpp:75]   --->   Operation 72 'or' 'or_ln75_1' <Predicate = (!icmp_ln110 & !or_ln75)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %or_ln75_1, void %for.inc149, void %if.then136" [top.cpp:75]   --->   Operation 73 'br' 'br_ln75' <Predicate = (!icmp_ln110 & !or_ln75)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %tmp, void %if.then137, void %if.else142" [top.cpp:154]   --->   Operation 74 'br' 'br_ln154' <Predicate = (!icmp_ln110 & or_ln75_1) | (!icmp_ln110 & or_ln75)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln156 = br void %for.inc149" [top.cpp:156]   --->   Operation 75 'br' 'br_ln156' <Predicate = (!icmp_ln110 & or_ln75_1) | (!icmp_ln110 & or_ln75)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.92ns)   --->   "%add_ln111 = add i9 %select_ln110, i9 1" [top.cpp:111]   --->   Operation 76 'add' 'add_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.48ns)   --->   "%store_ln110 = store i17 %add_ln110_1, i17 %indvar_flatten6" [top.cpp:110]   --->   Operation 77 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.48>
ST_2 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln110 = store i9 %select_ln110_1, i9 %i" [top.cpp:110]   --->   Operation 78 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.48>
ST_2 : Operation 79 [1/1] (0.48ns)   --->   "%store_ln111 = store i9 %add_ln111, i9 %j" [top.cpp:111]   --->   Operation 79 'store' 'store_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_0_0_01299_11514_load = load i24 %p_0_0_01299_11514" [top.cpp:145]   --->   Operation 80 'load' 'p_0_0_01299_11514_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_loop_col_loop_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:112]   --->   Operation 83 'specpipeline' 'specpipeline_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 84 [1/2] ( I:1.35ns O:1.35ns )   --->   "%mem_A_load = load i16 %mem_A_addr" [top.cpp:155]   --->   Operation 84 'load' 'mem_A_load' <Predicate = (!icmp_ln110 & !tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_3 : Operation 85 [1/2] ( I:1.35ns O:1.35ns )   --->   "%mem_B_load = load i16 %mem_B_addr" [top.cpp:155]   --->   Operation 85 'load' 'mem_B_load' <Predicate = (!icmp_ln110 & tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_3 : Operation 86 [1/1] (0.43ns)   --->   "%empty_13 = select i1 %tmp, i24 %mem_B_load, i24 %mem_A_load" [top.cpp:155]   --->   Operation 86 'select' 'empty_13' <Predicate = (!icmp_ln110)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/2] ( I:1.35ns O:1.35ns )   --->   "%line_buf_load = load i8 %line_buf_addr" [top.cpp:123]   --->   Operation 87 'load' 'line_buf_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 88 [1/2] ( I:1.35ns O:1.35ns )   --->   "%line_buf_1_load = load i8 %line_buf_1_addr" [top.cpp:124]   --->   Operation 88 'load' 'line_buf_1_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 89 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln128 = store i24 %line_buf_1_load, i8 %line_buf_addr" [top.cpp:128]   --->   Operation 89 'store' 'store_ln128' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 90 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln129 = store i24 %empty_13, i8 %line_buf_1_addr" [top.cpp:129]   --->   Operation 90 'store' 'store_ln129' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_0_0_012991511_load = load i24 %p_0_0_012991511"   --->   Operation 91 'load' 'p_0_0_012991511_load' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_0_0_01299_11513_load = load i24 %p_0_0_01299_11513"   --->   Operation 92 'load' 'p_0_0_01299_11513_load' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_0_0_01299_21515_load = load i24 %p_0_0_01299_21515"   --->   Operation 93 'load' 'p_0_0_01299_21515_load' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_0_0_01299_11513_cast = sext i24 %p_0_0_01299_11513_load"   --->   Operation 94 'sext' 'p_0_0_01299_11513_cast' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i25 %add_ln137_1" [top.cpp:137]   --->   Operation 95 'sext' 'sext_ln137_1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.12ns)   --->   "%add_ln137 = add i26 %sext_ln137_1, i26 %p_0_0_01299_11513_cast" [top.cpp:137]   --->   Operation 96 'add' 'add_ln137' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i26.i12, i26 %add_ln137, i12 0" [top.cpp:137]   --->   Operation 97 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i38 %tmp_s" [top.cpp:138]   --->   Operation 98 'sext' 'sext_ln138' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i24.i12, i24 %line_buf_1_load, i12 0" [top.cpp:138]   --->   Operation 99 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i36 %shl_ln" [top.cpp:138]   --->   Operation 100 'sext' 'sext_ln138_1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.22ns)   --->   "%sum_axis = add i39 %sext_ln138_1, i39 %sext_ln138" [top.cpp:138]   --->   Operation 101 'add' 'sum_axis' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_0_0_01299_21515_cast = sext i24 %p_0_0_01299_21515_load"   --->   Operation 102 'sext' 'p_0_0_01299_21515_cast' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_0_0_012991511_cast = sext i24 %p_0_0_012991511_load"   --->   Operation 103 'sext' 'p_0_0_012991511_cast' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i24 %line_buf_load" [top.cpp:140]   --->   Operation 104 'sext' 'sext_ln140' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.10ns)   --->   "%add_ln140_1 = add i25 %p_0_0_01299_21515_cast, i25 %sext_ln140" [top.cpp:140]   --->   Operation 105 'add' 'add_ln140_1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i25 %add_ln140_1" [top.cpp:140]   --->   Operation 106 'sext' 'sext_ln140_1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.12ns)   --->   "%add_ln140 = add i26 %sext_ln140_1, i26 %p_0_0_012991511_cast" [top.cpp:140]   --->   Operation 107 'add' 'add_ln140' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i26.i12, i26 %add_ln140, i12 0" [top.cpp:140]   --->   Operation 108 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i38 %tmp_3" [top.cpp:141]   --->   Operation 109 'sext' 'sext_ln141' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i24.i12, i24 %empty_13, i12 0" [top.cpp:141]   --->   Operation 110 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln141_1 = sext i36 %shl_ln1" [top.cpp:141]   --->   Operation 111 'sext' 'sext_ln141_1' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.22ns)   --->   "%sum_diag = add i39 %sext_ln141, i39 %sext_ln141_1" [top.cpp:141]   --->   Operation 112 'add' 'sum_diag' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i39 %sum_axis" [top.cpp:145]   --->   Operation 113 'sext' 'sext_ln145' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (3.92ns)   --->   "%mul_ln145 = mul i65 %sext_ln145, i65 26845184" [top.cpp:145]   --->   Operation 114 'mul' 'mul_ln145' <Predicate = (!icmp_ln110 & and_ln133)> <Delay = 3.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln154 = store i24 %empty_13, i16 %mem_B_addr" [top.cpp:154]   --->   Operation 115 'store' 'store_ln154' <Predicate = (!icmp_ln110 & !tmp & or_ln75_1) | (!icmp_ln110 & !tmp & or_ln75)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln154 = br void %if.end147" [top.cpp:154]   --->   Operation 116 'br' 'br_ln154' <Predicate = (!icmp_ln110 & !tmp & or_ln75_1) | (!icmp_ln110 & !tmp & or_ln75)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln155 = store i24 %empty_13, i16 %mem_A_addr" [top.cpp:155]   --->   Operation 117 'store' 'store_ln155' <Predicate = (!icmp_ln110 & tmp & or_ln75_1) | (!icmp_ln110 & tmp & or_ln75)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end147"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln110 & tmp & or_ln75_1) | (!icmp_ln110 & tmp & or_ln75)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln155 = store i24 %empty_13, i24 %p_0_0_01299_21516" [top.cpp:155]   --->   Operation 119 'store' 'store_ln155' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln124 = store i24 %line_buf_1_load, i24 %p_0_0_01299_11514" [top.cpp:124]   --->   Operation 120 'store' 'store_ln124' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln123 = store i24 %line_buf_load, i24 %p_0_0_012991512" [top.cpp:123]   --->   Operation 121 'store' 'store_ln123' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln0 = store i24 %p_0_0_01299_21516_load, i24 %p_0_0_01299_21515"   --->   Operation 122 'store' 'store_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln145 = store i24 %p_0_0_01299_11514_load, i24 %p_0_0_01299_11513" [top.cpp:145]   --->   Operation 123 'store' 'store_ln145' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln137 = store i24 %p_0_0_012991512_load, i24 %p_0_0_012991511" [top.cpp:137]   --->   Operation 124 'store' 'store_ln137' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body28" [top.cpp:111]   --->   Operation 125 'br' 'br_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 196 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 4.94>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i24.i39, i24 %p_0_0_01299_11514_load, i39 0" [top.cpp:145]   --->   Operation 126 'bitconcatenate' 'shl_ln2' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln145_1 = sext i63 %shl_ln2" [top.cpp:145]   --->   Operation 127 'sext' 'sext_ln145_1' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln145_2 = sext i65 %mul_ln145" [top.cpp:145]   --->   Operation 128 'sext' 'sext_ln145_2' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145 = add i66 %sext_ln145_2, i66 %sext_ln145_1" [top.cpp:145]   --->   Operation 129 'add' 'add_ln145' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln145_3 = sext i39 %sum_diag" [top.cpp:145]   --->   Operation 130 'sext' 'sext_ln145_3' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (3.92ns)   --->   "%mul_ln145_1 = mul i63 %sext_ln145_3, i63 6709248" [top.cpp:145]   --->   Operation 131 'mul' 'mul_ln145_1' <Predicate = (and_ln133)> <Delay = 3.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln145_4 = sext i63 %mul_ln145_1" [top.cpp:145]   --->   Operation 132 'sext' 'sext_ln145_4' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (1.01ns) (root node of TernaryAdder)   --->   "%add_ln145_1 = add i66 %add_ln145, i66 %sext_ln145_4" [top.cpp:145]   --->   Operation 133 'add' 'add_ln145_1' <Predicate = (and_ln133)> <Delay = 1.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %add_ln145_1, i32 65" [top.cpp:145]   --->   Operation 134 'bitselect' 'tmp_4' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%out = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln145_1, i32 28, i32 65" [top.cpp:145]   --->   Operation 135 'partselect' 'out' <Predicate = (and_ln133)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %add_ln145_1, i32 27" [top.cpp:145]   --->   Operation 136 'bitselect' 'tmp_5' <Predicate = (and_ln133)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.14>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln148_1 = zext i16 %add_ln148" [top.cpp:148]   --->   Operation 137 'zext' 'zext_ln148_1' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%mem_A_addr_1 = getelementptr i24 %mem_A, i64 0, i64 %zext_ln148_1" [top.cpp:148]   --->   Operation 138 'getelementptr' 'mem_A_addr_1' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%mem_B_addr_1 = getelementptr i24 %mem_B, i64 0, i64 %zext_ln148_1" [top.cpp:147]   --->   Operation 139 'getelementptr' 'mem_B_addr_1' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln145_5 = sext i38 %out" [top.cpp:145]   --->   Operation 140 'sext' 'sext_ln145_5' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i1 %tmp_5" [top.cpp:145]   --->   Operation 141 'zext' 'zext_ln145' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (1.22ns)   --->   "%out_1 = add i39 %sext_ln145_5, i39 %zext_ln145" [top.cpp:145]   --->   Operation 142 'add' 'out_1' <Predicate = (and_ln133)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln145_6 = sext i39 %out_1" [top.cpp:145]   --->   Operation 143 'sext' 'sext_ln145_6' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln145_6, i32 39" [top.cpp:145]   --->   Operation 144 'bitselect' 'tmp_7' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%xor_ln145 = xor i1 %tmp_7, i1 1" [top.cpp:145]   --->   Operation 145 'xor' 'xor_ln145' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln145 = and i1 %tmp_4, i1 %xor_ln145" [top.cpp:145]   --->   Operation 146 'and' 'and_ln145' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.33ns)   --->   "%xor_ln145_1 = xor i1 %tmp_4, i1 1" [top.cpp:145]   --->   Operation 147 'xor' 'xor_ln145_1' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_1)   --->   "%or_ln145_2 = or i1 %tmp_7, i1 %xor_ln145_1" [top.cpp:145]   --->   Operation 148 'or' 'or_ln145_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_1)   --->   "%xor_ln145_2 = xor i1 %tmp_4, i1 %or_ln145_2" [top.cpp:145]   --->   Operation 149 'xor' 'xor_ln145_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln145_1)   --->   "%xor_ln145_4 = xor i1 %and_ln145, i1 %tmp_4" [top.cpp:145]   --->   Operation 150 'xor' 'xor_ln145_4' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_1)   --->   "%xor_ln145_3 = xor i1 %xor_ln145_2, i1 1" [top.cpp:145]   --->   Operation 151 'xor' 'xor_ln145_3' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_1)   --->   "%or_ln145 = or i1 %tmp_7, i1 %xor_ln145_3" [top.cpp:145]   --->   Operation 152 'or' 'or_ln145' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln145_1 = and i1 %or_ln145, i1 %xor_ln145_1" [top.cpp:145]   --->   Operation 153 'and' 'and_ln145_1' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln145_1)   --->   "%and_ln145_2 = and i1 %tmp_7, i1 %xor_ln145_4" [top.cpp:145]   --->   Operation 154 'and' 'and_ln145_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln145_1)   --->   "%or_ln145_3 = or i1 %and_ln145, i1 %and_ln145_2" [top.cpp:145]   --->   Operation 155 'or' 'or_ln145_3' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln145_1)   --->   "%xor_ln145_5 = xor i1 %or_ln145_3, i1 1" [top.cpp:145]   --->   Operation 156 'xor' 'xor_ln145_5' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln145_1)   --->   "%and_ln145_3 = and i1 %tmp_4, i1 %xor_ln145_5" [top.cpp:145]   --->   Operation 157 'and' 'and_ln145_3' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node out_2)   --->   "%select_ln145 = select i1 %and_ln145_1, i40 549755813887, i40 549755813888" [top.cpp:145]   --->   Operation 158 'select' 'select_ln145' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln145_1 = or i1 %and_ln145_1, i1 %and_ln145_3" [top.cpp:145]   --->   Operation 159 'or' 'or_ln145_1' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.36ns) (out node of the LUT)   --->   "%out_2 = select i1 %or_ln145_1, i40 %select_ln145, i40 %sext_ln145_6" [top.cpp:145]   --->   Operation 160 'select' 'out_2' <Predicate = (and_ln133)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %out_2, i32 12, i32 35" [top.cpp:147]   --->   Operation 161 'partselect' 'trunc_ln3' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_2, i32 39" [top.cpp:147]   --->   Operation 162 'bitselect' 'tmp_8' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_2, i32 11" [top.cpp:147]   --->   Operation 163 'bitselect' 'tmp_10' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln147)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_2, i32 35" [top.cpp:147]   --->   Operation 164 'bitselect' 'tmp_11' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i1 %tmp_10" [top.cpp:147]   --->   Operation 165 'zext' 'zext_ln147' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (1.10ns)   --->   "%add_ln147 = add i24 %trunc_ln3, i24 %zext_ln147" [top.cpp:147]   --->   Operation 166 'add' 'add_ln147' <Predicate = (and_ln133)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln147, i32 23" [top.cpp:147]   --->   Operation 167 'bitselect' 'tmp_12' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln147)   --->   "%xor_ln147 = xor i1 %tmp_12, i1 1" [top.cpp:147]   --->   Operation 168 'xor' 'xor_ln147' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln147 = and i1 %tmp_11, i1 %xor_ln147" [top.cpp:147]   --->   Operation 169 'and' 'and_ln147' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_3)   --->   "%xor_ln147_1 = xor i1 %tmp_8, i1 1" [top.cpp:147]   --->   Operation 170 'xor' 'xor_ln147_1' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_4)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_2, i32 36" [top.cpp:147]   --->   Operation 171 'bitselect' 'tmp_13' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32, i40 %out_2, i32 37" [top.cpp:147]   --->   Operation 172 'partselect' 'tmp_14' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i4 @_ssdm_op_PartSelect.i4.i40.i32, i40 %out_2, i32 36" [top.cpp:147]   --->   Operation 173 'partselect' 'tmp_15' <Predicate = (and_ln133)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.74ns)   --->   "%icmp_ln147 = icmp_eq  i3 %tmp_14, i3 7" [top.cpp:147]   --->   Operation 174 'icmp' 'icmp_ln147' <Predicate = (and_ln133)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.86ns)   --->   "%icmp_ln147_1 = icmp_eq  i4 %tmp_15, i4 15" [top.cpp:147]   --->   Operation 175 'icmp' 'icmp_ln147_1' <Predicate = (and_ln133)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.86ns)   --->   "%icmp_ln147_2 = icmp_eq  i4 %tmp_15, i4 0" [top.cpp:147]   --->   Operation 176 'icmp' 'icmp_ln147_2' <Predicate = (and_ln133)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_3)   --->   "%select_ln147 = select i1 %and_ln147, i1 %icmp_ln147_1, i1 %icmp_ln147_2" [top.cpp:147]   --->   Operation 177 'select' 'select_ln147' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_4)   --->   "%xor_ln147_2 = xor i1 %tmp_13, i1 1" [top.cpp:147]   --->   Operation 178 'xor' 'xor_ln147_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_4)   --->   "%and_ln147_1 = and i1 %icmp_ln147, i1 %xor_ln147_2" [top.cpp:147]   --->   Operation 179 'and' 'and_ln147_1' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_4)   --->   "%select_ln147_1 = select i1 %and_ln147, i1 %and_ln147_1, i1 %icmp_ln147_1" [top.cpp:147]   --->   Operation 180 'select' 'select_ln147_1' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln147_1)   --->   "%and_ln147_2 = and i1 %and_ln147, i1 %icmp_ln147_1" [top.cpp:147]   --->   Operation 181 'and' 'and_ln147_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_3)   --->   "%xor_ln147_3 = xor i1 %select_ln147, i1 1" [top.cpp:147]   --->   Operation 182 'xor' 'xor_ln147_3' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_3)   --->   "%or_ln147 = or i1 %tmp_12, i1 %xor_ln147_3" [top.cpp:147]   --->   Operation 183 'or' 'or_ln147' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln147_3 = and i1 %or_ln147, i1 %xor_ln147_1" [top.cpp:147]   --->   Operation 184 'and' 'and_ln147_3' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln147_4 = and i1 %tmp_12, i1 %select_ln147_1" [top.cpp:147]   --->   Operation 185 'and' 'and_ln147_4' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln147_1)   --->   "%or_ln147_2 = or i1 %and_ln147_2, i1 %and_ln147_4" [top.cpp:147]   --->   Operation 186 'or' 'or_ln147_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln147_1)   --->   "%xor_ln147_4 = xor i1 %or_ln147_2, i1 1" [top.cpp:147]   --->   Operation 187 'xor' 'xor_ln147_4' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln147_1)   --->   "%and_ln147_5 = and i1 %tmp_8, i1 %xor_ln147_4" [top.cpp:147]   --->   Operation 188 'and' 'and_ln147_5' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln147_3)   --->   "%select_ln147_2 = select i1 %and_ln147_3, i24 8388607, i24 8388608" [top.cpp:147]   --->   Operation 189 'select' 'select_ln147_2' <Predicate = (and_ln133)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln147_1 = or i1 %and_ln147_3, i1 %and_ln147_5" [top.cpp:147]   --->   Operation 190 'or' 'or_ln147_1' <Predicate = (and_ln133)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln147_3 = select i1 %or_ln147_1, i24 %select_ln147_2, i24 %add_ln147" [top.cpp:147]   --->   Operation 191 'select' 'select_ln147_3' <Predicate = (and_ln133)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 192 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln147 = store i24 %select_ln147_3, i16 %mem_B_addr_1" [top.cpp:147]   --->   Operation 192 'store' 'store_ln147' <Predicate = (and_ln133 & !tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln147 = br void %if.end" [top.cpp:147]   --->   Operation 193 'br' 'br_ln147' <Predicate = (and_ln133 & !tmp)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln148 = store i24 %select_ln147_3, i16 %mem_A_addr_1" [top.cpp:148]   --->   Operation 194 'store' 'store_ln148' <Predicate = (and_ln133 & tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 195 'br' 'br_ln0' <Predicate = (and_ln133 & tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten6') [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [16]  (0.489 ns)

 <State 2>: 3.746ns
The critical path consists of the following:
	'load' operation 9 bit ('j_load', top.cpp:111) on local variable 'j', top.cpp:111 [29]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln111', top.cpp:111) [34]  (0.921 ns)
	'select' operation 9 bit ('select_ln110_1', top.cpp:110) [36]  (0.458 ns)
	'add' operation 16 bit ('add_ln155', top.cpp:155) [45]  (1.016 ns)
	'getelementptr' operation 16 bit ('mem_A_addr', top.cpp:155) [47]  (0.000 ns)
	'load' operation 24 bit ('mem_A_load', top.cpp:155) on array 'mem_A' [50]  (1.352 ns)

 <State 3>: 6.503ns
The critical path consists of the following:
	'load' operation 24 bit ('line_buf_1_load', top.cpp:124) on array 'line_buf', top.cpp:101 [56]  (1.352 ns)
	'add' operation 39 bit ('sum_axis', top.cpp:138) [83]  (1.227 ns)
	'mul' operation 65 bit ('mul_ln145', top.cpp:145) [97]  (3.925 ns)

 <State 4>: 4.941ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln145_1', top.cpp:145) [102]  (3.925 ns)
	'add' operation 66 bit ('add_ln145_1', top.cpp:145) [104]  (1.016 ns)

 <State 5>: 6.142ns
The critical path consists of the following:
	'add' operation 39 bit ('out', top.cpp:145) [110]  (1.227 ns)
	'or' operation 1 bit ('or_ln145', top.cpp:145) [120]  (0.000 ns)
	'and' operation 1 bit ('and_ln145_1', top.cpp:145) [121]  (0.331 ns)
	'or' operation 1 bit ('or_ln145_1', top.cpp:145) [127]  (0.331 ns)
	'select' operation 40 bit ('out', top.cpp:145) [128]  (0.364 ns)
	'add' operation 24 bit ('add_ln147', top.cpp:147) [134]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln147', top.cpp:147) [136]  (0.000 ns)
	'and' operation 1 bit ('and_ln147', top.cpp:147) [137]  (0.331 ns)
	'select' operation 1 bit ('select_ln147', top.cpp:147) [145]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln147_3', top.cpp:147) [150]  (0.000 ns)
	'or' operation 1 bit ('or_ln147', top.cpp:147) [151]  (0.000 ns)
	'and' operation 1 bit ('and_ln147_3', top.cpp:147) [152]  (0.331 ns)
	'or' operation 1 bit ('or_ln147_1', top.cpp:147) [158]  (0.331 ns)
	'select' operation 24 bit ('select_ln147_3', top.cpp:147) [159]  (0.435 ns)
	'store' operation 0 bit ('store_ln147', top.cpp:147) of variable 'select_ln147_3', top.cpp:147 on array 'mem_B' [162]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
