{"jsonForm":"=1","formatVersion":2,"frontendVersion":"1.9.698","board":{"identifier":"CustomBoard","device":"SAML22J18A-MN"},"identifier":"","name":"My Project","details":null,"application":null,"middlewares":[{"functionality":"USB_Device_CDC_ACM","identifier":"USB_DEVICE_CDC_ACM_0","user_label":"USB_DEVICE_CDC_ACM_0","api":"USB:Device:CDC_ACM","configuration":{"usb_cdcd_acm_idvender":1003,"usb_cdcd_acm_idproduct":9220,"usb_cdcd_acm_bcddevice":256,"usb_cdcd_acm_bnumconfig":1,"usb_cdcd_acm_bconfigval":1,"usb_cdcd_acm_bmaxpower":50,"usb_cdcd_acm_comm_bifcnum":0,"usb_cdcd_acm_comm_baltset":0,"usb_cdcd_acm_comm_iifc":0,"usb_cdcd_acm_comm_int_interval":10,"usb_cdcd_acm_data_bifcnum":1,"usb_cdcd_acm_data_baltset":0,"usb_cdcd_acm_data_iifc":0,"usb_cdcd_acm_str_en":false,"usb_cdcd_acm_langid":"0x0409","usb_cdcd_acm_bcdusb":"USB 2.0 version","usb_cdcd_acm_bmaxpksz0":"64 bytes","usb_cdcd_acm_imanufact_en":false,"usb_cdcd_acm_imanufact_str":"Atmel","usb_cdcd_acm_iproduct_en":false,"usb_cdcd_acm_iproduct_str":"CDC ACM Serial Bridge Demo","usb_cdcd_acm_iserialnum_en":false,"usb_cdcd_acm_iserialnum_str":"123456789ABCDEF","usb_cdcd_acm_iconfig_en":false,"usb_cdcd_acm_iconfig_str":"","usb_cdcd_acm_bmattri":"Bus power supply, not support for remote wakeup","usb_cdcd_acm_epaddr":"EndpointAddress = 0x82","usb_cdcd_acm_comm_int_maxpksz":"64 bytes","usb_cdcd_acm_data_bulkin_epaddr":"EndpointAddress = 0x81","usb_cdcd_acm_data_builin_maxpksz":"64 bytes","usb_cdcd_acm_data_builin_maxpksz_hs":"512 bytes","usb_cdcd_acm_data_bulkout_epaddr":"EndpointAddress = 0x01","usb_cdcd_acm_data_buckout_maxpksz":"64 bytes","usb_cdcd_acm_data_buckout_maxpksz_hs":"512 bytes"},"dependencies":{"USB Class CDC":"USB_CLASS_CDC","USB Device Stack Core Instance":"USB_DEVICE_STACK_CORE_INSTANCE"},"definition":"Atmel:USB:0.0.1::USB_Device_CDC_ACM"},{"functionality":"USB_Device_MSC","identifier":"USB_DEVICE_MSC_0","user_label":"USB_DEVICE_MSC_0","api":"USB:Device:MSC","configuration":{"usb_msc_idvender":1003,"usb_msc_idproduct":9219,"usb_msc_bcddevice":256,"usb_msc_bmaxpower":50,"conf_usb_msc_lun0_capacity":22,"conf_usb_msc_lun2_capacity":22,"conf_usb_msc_lun3_capacity":22,"conf_usb_msc_lun4_capacity":22,"conf_usb_msc_lun5_capacity":22,"conf_usb_msc_lun6_capacity":22,"conf_usb_msc_lun7_capacity":22,"usb_msc_str_en":false,"usb_msc_langid":"0x0409","usb_msc_bcdusb":"USB 2.0 version","usb_msc_bmaxpksz0":"64 bytes","usb_msc_imanufact_en":false,"usb_msc_imanufact_str":"Atmel","usb_msc_iproduct_en":false,"usb_msc_iproduct_str":"Mass Storage Class (MSC) Demo","usb_msc_iserialnum_en":false,"usb_msc_iserialnum_str":"123456789ABCDEF","usb_msc_iconfig_en":false,"usb_msc_iconfig_str":"","usb_msc_bmattri":"Bus power supply, not support for remote wakeup","usb_msc_bulkin_epaddr":"EndpointAddress = 0x81","usb_msc_bulkin_maxpksz":"64 bytes","usb_msc_bulkin_maxpksz_hs":"512 bytes","usb_msc_bulkout_epaddr":"EndpointAddress = 0x01","usb_msc_bulkout_maxpksz":"64 bytes","usb_msc_bulkout_maxpksz_hs":"512 bytes","conf_usb_msc_demo_en":true,"conf_usb_msc_lun_buf_sectors":4,"conf_usb_msc_lun0_enable":true,"conf_usb_msc_lun0_rmb":true,"conf_usb_msc_lun1_enable":false,"conf_usb_msc_lun1_rmb":true,"conf_usb_msc_lun2_enable":false,"conf_usb_msc_lun2_rmb":true,"conf_usb_msc_lun3_enable":false,"conf_usb_msc_lun3_rmb":true,"conf_usb_msc_lun4_enable":false,"conf_usb_msc_lun4_rmb":true,"conf_usb_msc_lun5_enable":false,"conf_usb_msc_lun5_rmb":true,"conf_usb_msc_lun6_enable":false,"conf_usb_msc_lun6_rmb":true,"conf_usb_msc_lun7_enable":false,"conf_usb_msc_lun7_rmb":true},"dependencies":{"USB Device Stack Core Instance":"USB_DEVICE_STACK_CORE_INSTANCE","USB Class MSC":"USB_CLASS_MSC"},"definition":"Atmel:USB:0.0.1::USB_Device_MSC"},{"functionality":"QTouch_Library","identifier":"QTOUCH_LIBRARY_0","user_label":"QTOUCH_LIBRARY_0","api":"QTouch:General:Core","configuration":{},"dependencies":{},"definition":"Atmel:QTOUCH_SAM_L22:1.0.0::QTouch_Standard_Library"},{"functionality":"USB_Device_Core","identifier":"USB_DEVICE_STACK_CORE_INSTANCE","user_label":"USB_DEVICE_STACK_CORE_INSTANCE","api":"USB:Device:Core","configuration":{"usbd_hs_sp":false},"dependencies":{"USB Device instance":"USB_0","USB Chapter 9":"USB_CHAPTER_9"},"definition":"Atmel:USB:0.0.1::USB_Device_Core"},{"functionality":"USB_Class_CDC","identifier":"USB_CLASS_CDC","user_label":"USB_CLASS_CDC","api":"USB:Protocol:CDC","configuration":{},"dependencies":{"USB Chapter 9":"USB_CHAPTER_9"},"definition":"Atmel:USB:0.0.1::USB_Class_CDC"},{"functionality":"USB_Class_Mass_Storage_(MSC)","identifier":"USB_CLASS_MSC","user_label":"USB_CLASS_MSC","api":"USB:Protocol:MSC","configuration":{},"dependencies":{"USB Chapter 9":"USB_CHAPTER_9"},"definition":"Atmel:USB:0.0.1::USB_Class_MSC"},{"functionality":"USB_Chapter_9","identifier":"USB_CHAPTER_9","user_label":"USB_CHAPTER_9","api":"USB:Protocol:Core","configuration":{},"dependencies":{},"definition":"Atmel:USB:0.0.1::USB_Chapter_9"}],"drivers":[{"functionality":null,"identifier":"MCLK","user_label":"MCLK","api":"HAL:HPL:MCLK","configuration":{"enable_cpu_clock":true,"cpu_clock_source":"Generic clock generator 0","cpu_div":"1","mclk_arch_bupdiv":"Divide by 8","nvm_wait_states":"0","$input":4000000,"$input_id":"Generic clock generator 0","RESERVED_InputFreq":4000000,"RESERVED_InputFreq_id":"Generic clock generator 0","_$freq_output_CPU":4000000},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::MCLK::driver_definition::MCLK::HAL:HPL:MCLK","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::MCLK::driver_config_definition::MCLK::HAL:HPL:MCLK","module":"MCLK"},"clocks":{"domain_group":{"configuration":null,"nodes":[{"name":"CPU","input":"CPU"}]}}},{"functionality":null,"identifier":"GCLK","user_label":"GCLK","api":"HAL:HPL:GCLK","configuration":{"gclk_gen_0_div":1,"gclk_gen_1_div":1,"gclk_gen_2_div":1,"gclk_gen_3_div":1,"gclk_gen_4_div":1,"enable_gclk_gen_0":true,"gclk_gen_0_oscillator":"16MHz Internal Oscillator (OSC16M)","gclk_arch_gen_0_runstdby":false,"gclk_gen_0_div_sel":false,"gclk_arch_gen_0_oe":false,"gclk_arch_gen_0_oov":false,"gclk_arch_gen_0_idc":false,"gclk_arch_gen_0_enable":true,"enable_gclk_gen_0__externalclock":1000000,"enable_gclk_gen_1":false,"gclk_gen_1_oscillator":"External Crystal Oscillator 0.4-32MHz (XOSC)","gclk_arch_gen_1_runstdby":false,"gclk_gen_1_div_sel":false,"gclk_arch_gen_1_oe":false,"gclk_arch_gen_1_oov":false,"gclk_arch_gen_1_idc":false,"gclk_arch_gen_1_enable":false,"enable_gclk_gen_1__externalclock":1000000,"enable_gclk_gen_2":false,"gclk_gen_2_oscillator":"External Crystal Oscillator 0.4-32MHz (XOSC)","gclk_arch_gen_2_runstdby":false,"gclk_gen_2_div_sel":false,"gclk_arch_gen_2_oe":false,"gclk_arch_gen_2_oov":false,"gclk_arch_gen_2_idc":false,"gclk_arch_gen_2_enable":false,"enable_gclk_gen_2__externalclock":1000000,"enable_gclk_gen_3":false,"gclk_gen_3_oscillator":"32kHz External Crystal Oscillator (XOSC32K)","gclk_arch_gen_3_runstdby":false,"gclk_gen_3_div_sel":false,"gclk_arch_gen_3_oe":false,"gclk_arch_gen_3_oov":false,"gclk_arch_gen_3_idc":false,"gclk_arch_gen_3_enable":false,"enable_gclk_gen_3__externalclock":1000000,"enable_gclk_gen_4":false,"gclk_gen_4_oscillator":"External Crystal Oscillator 0.4-32MHz (XOSC)","gclk_arch_gen_4_runstdby":false,"gclk_gen_4_div_sel":false,"gclk_arch_gen_4_oe":false,"gclk_arch_gen_4_oov":false,"gclk_arch_gen_4_idc":false,"gclk_arch_gen_4_enable":false,"enable_gclk_gen_4__externalclock":1000000,"$input":400000,"$input_id":"External Crystal Oscillator 0.4-32MHz (XOSC)","RESERVED_InputFreq":400000,"RESERVED_InputFreq_id":"External Crystal Oscillator 0.4-32MHz (XOSC)","_$freq_output_Generic clock generator 1":400000,"_$freq_output_Generic clock generator 2":400000,"_$freq_output_Generic clock generator 4":400000,"_$freq_output_Generic clock generator 3":32768,"_$freq_output_Generic clock generator 0":4000000},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::GCLK::driver_definition::GCLK::HAL:HPL:GCLK","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::GCLK::driver_config_definition::GCLK::HAL:HPL:GCLK","module":"GCLK"}},{"functionality":null,"identifier":"OSC32KCTRL","user_label":"OSC32KCTRL","api":"HAL:HPL:OSC32KCTRL","configuration":{"osculp32k_calib":0,"enable_rtc_source":false,"rtc_source_oscillator":"32kHz Ultra Low Power Internal Oscillator (OSCULP32K)","rtc_1khz_selection":false,"enable_slcd_source":false,"slcd_source_oscillator":"32kHz Ultra Low Power Internal Oscillator (OSCULP32K)","enable_xosc32k":false,"xosc32k_arch_enable":false,"xosc32k_arch_startup":"62592us","xosc32k_arch_ondemand":true,"xosc32k_arch_runstdby":false,"xosc32k_arch_en1k":false,"xosc32k_arch_en32k":false,"xosc32k_arch_swben":false,"xosc32k_arch_cfden":false,"xosc32k_arch_cfdeo":false,"xosc32k_arch_xtalen":true,"enable_osculp32k":true,"osculp32k_calib_enable":false,"$input":32768,"$input_id":"32kHz Ultra Low Power Internal Oscillator (OSCULP32K)","RESERVED_InputFreq":32768,"RESERVED_InputFreq_id":"32kHz Ultra Low Power Internal Oscillator (OSCULP32K)","_$freq_output_RTC source":32768},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::OSC32KCTRL::driver_definition::OSC32KCTRL::HAL:HPL:OSC32KCTRL","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::OSC32KCTRL::driver_config_definition::OSC32KCTRL::HAL:HPL:OSC32KCTRL","module":"OSC32KCTRL"}},{"functionality":null,"identifier":"OSCCTRL","user_label":"OSCCTRL","api":"HAL:HPL:OSCCTRL","configuration":{"osc16m_arch_4m_fcal":0,"osc16m_arch_4m_tcal":0,"osc16m_arch_8m_fcal":0,"osc16m_arch_8m_tcal":0,"osc16m_arch_12m_fcal":0,"osc16m_arch_12m_tcal":0,"osc16m_arch_fcal":0,"osc16m_arch_16m_tcal":0,"dfll_arch_cstep":1,"dfll_arch_fstep":1,"dfll48m_mul":0,"dfll_arch_coarse":31,"dfll_arch_fine":512,"fdpll96m_ldrfrac":13,"fdpll96m_ldr":1463,"fdpll96m_clock_div":0,"enable_xosc":false,"xosc_frequency":400000,"xosc_arch_enable":false,"xosc_arch_startup":"31us","xosc_arch_ampgc":false,"xosc_arch_gain":"2MHz","xosc_arch_ondemand":true,"xosc_arch_runstdby":false,"xosc_arch_swben":false,"xosc_arch_cfden":false,"xosc_arch_cfdeo":false,"xosc_arch_xtalen":false,"enable_osc16m":true,"osc16m_arch_enable":true,"osc16m_arch_ondemand":true,"osc16m_arch_runstdby":false,"osc16m_freq":"4","osc16m_arch_calib_enable":false,"enable_dfll48m":false,"dfll48m_ref_clock":"Generic clock generator 3","dfll48m_arch_enable":false,"dfll_arch_waitlock":false,"dfll_arch_bplckc":false,"dfll_arch_qldis":false,"dfll_arch_ccdis":false,"dfll_arch_ondemand":true,"dfll_arch_runstdby":false,"dfll_arch_usbcrm":false,"dfll_arch_llaw":false,"dfll_arch_stable":false,"dfll48m_mode":"Open Loop Mode","dfll_arch_calibration":false,"enable_fdpll96m":false,"fdpll96m_ref_clock":"32kHz External Crystal Oscillator (XOSC32K)","fdpll96m_arch_enable":false,"fdpll96m_arch_ondemand":true,"fdpll96m_arch_runstdby":false,"fdpll96m_arch_lbypass":false,"fdpll96m_arch_ltime":"No time-out, automatic lock","fdpll96m_arch_refclk":"XOSC32K clock reference","fdpll96m_arch_wuf":false,"fdpll96m_arch_lpen":false,"fdpll96m_arch_filter":"Default filter mode","fdpll96m_presc":"1","$input":32768,"RESERVED_InputFreq":32768,"_$freq_output_External Crystal Oscillator 0.4-32MHz (XOSC)":"400000","$input_id":"32kHz External Crystal Oscillator (XOSC32K)","RESERVED_InputFreq_id":"32kHz External Crystal Oscillator (XOSC32K)","_$freq_output_Digital Frequency Locked Loop (DFLL48M)":48000000,"_$freq_output_Fractional Digital Phase Locked Loop (FDPLL96M)":47998976,"_$freq_output_16MHz Internal Oscillator (OSC16M)":4000000},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::OSCCTRL::driver_definition::OSCCTRL::HAL:HPL:OSCCTRL","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::OSCCTRL::driver_config_definition::OSCCTRL::HAL:HPL:OSCCTRL","module":"OSCCTRL"}},{"functionality":null,"identifier":"DMAC","user_label":"DMAC","api":"HAL:HPL:DMAC","configuration":{"dmac_lvlpri0":0,"dmac_lvlpri1":0,"dmac_lvlpri2":0,"dmac_lvlpri3":0,"dmac_enable":false,"dmac_lvlen0":false,"dmac_rrlvlen0":"Static arbitration scheme for channel with priority 0","dmac_lvlen1":false,"dmac_rrlvlen1":"Static arbitration scheme for channel with priority 1","dmac_lvlen2":false,"dmac_rrlvlen2":"Static arbitration scheme for channel with priority 2","dmac_lvlen3":false,"dmac_rrlvlen3":"Static arbitration scheme for channel with priority 3","dmac_dqos":"Background (no sensitive operation)","dmac_fqos":"Background (no sensitive operation)","dmac_wrbqos":"Background (no sensitive operation)","dmac_dbgrun":false,"dmac_channel_0_settings":false,"dmac_enable_0":false,"dmac_runstdby_0":false,"dmac_trigact_0":"One trigger required for each block transfer","dmac_trifsrc_0":"Only software/event triggers","dmac_lvl_0":"Channel priority 0","dmac_evoe_0":false,"dmac_evie_0":false,"dmac_evact_0":"No action","dmac_stepsize_0":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_0":"Step size settings apply to the destination address","dmac_srcinc_0":false,"dmac_dstinc_0":false,"dmac_beatsize_0":"8-bit bus transfer","dmac_blockact_0":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_0":"Event generation disabled","dmac_channel_1_settings":false,"dmac_enable_1":false,"dmac_runstdby_1":false,"dmac_trigact_1":"One trigger required for each block transfer","dmac_trifsrc_1":"Only software/event triggers","dmac_lvl_1":"Channel priority 0","dmac_evoe_1":false,"dmac_evie_1":false,"dmac_evact_1":"No action","dmac_stepsize_1":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_1":"Step size settings apply to the destination address","dmac_srcinc_1":false,"dmac_dstinc_1":false,"dmac_beatsize_1":"8-bit bus transfer","dmac_blockact_1":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_1":"Event generation disabled","dmac_channel_2_settings":false,"dmac_enable_2":false,"dmac_runstdby_2":false,"dmac_trigact_2":"One trigger required for each block transfer","dmac_trifsrc_2":"Only software/event triggers","dmac_lvl_2":"Channel priority 0","dmac_evoe_2":false,"dmac_evie_2":false,"dmac_evact_2":"No action","dmac_stepsize_2":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_2":"Step size settings apply to the destination address","dmac_srcinc_2":false,"dmac_dstinc_2":false,"dmac_beatsize_2":"8-bit bus transfer","dmac_blockact_2":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_2":"Event generation disabled","dmac_channel_3_settings":false,"dmac_enable_3":false,"dmac_runstdby_3":false,"dmac_trigact_3":"One trigger required for each block transfer","dmac_trifsrc_3":"Only software/event triggers","dmac_lvl_3":"Channel priority 0","dmac_evoe_3":false,"dmac_evie_3":false,"dmac_evact_3":"No action","dmac_stepsize_3":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_3":"Step size settings apply to the destination address","dmac_srcinc_3":false,"dmac_dstinc_3":false,"dmac_beatsize_3":"8-bit bus transfer","dmac_blockact_3":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_3":"Event generation disabled","dmac_channel_4_settings":false,"dmac_enable_4":false,"dmac_runstdby_4":false,"dmac_trigact_4":"One trigger required for each block transfer","dmac_trifsrc_4":"Only software/event triggers","dmac_lvl_4":"Channel priority 0","dmac_evoe_4":false,"dmac_evie_4":false,"dmac_evact_4":"No action","dmac_stepsize_4":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_4":"Step size settings apply to the destination address","dmac_srcinc_4":false,"dmac_dstinc_4":false,"dmac_beatsize_4":"8-bit bus transfer","dmac_blockact_4":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_4":"Event generation disabled","dmac_channel_5_settings":false,"dmac_enable_5":false,"dmac_runstdby_5":false,"dmac_trigact_5":"One trigger required for each block transfer","dmac_trifsrc_5":"Only software/event triggers","dmac_lvl_5":"Channel priority 0","dmac_evoe_5":false,"dmac_evie_5":false,"dmac_evact_5":"No action","dmac_stepsize_5":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_5":"Step size settings apply to the destination address","dmac_srcinc_5":false,"dmac_dstinc_5":false,"dmac_beatsize_5":"8-bit bus transfer","dmac_blockact_5":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_5":"Event generation disabled","dmac_channel_6_settings":false,"dmac_enable_6":false,"dmac_runstdby_6":false,"dmac_trigact_6":"One trigger required for each block transfer","dmac_trifsrc_6":"Only software/event triggers","dmac_lvl_6":"Channel priority 0","dmac_evoe_6":false,"dmac_evie_6":false,"dmac_evact_6":"No action","dmac_stepsize_6":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_6":"Step size settings apply to the destination address","dmac_srcinc_6":false,"dmac_dstinc_6":false,"dmac_beatsize_6":"8-bit bus transfer","dmac_blockact_6":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_6":"Event generation disabled","dmac_channel_7_settings":false,"dmac_enable_7":false,"dmac_runstdby_7":false,"dmac_trigact_7":"One trigger required for each block transfer","dmac_trifsrc_7":"Only software/event triggers","dmac_lvl_7":"Channel priority 0","dmac_evoe_7":false,"dmac_evie_7":false,"dmac_evact_7":"No action","dmac_stepsize_7":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_7":"Step size settings apply to the destination address","dmac_srcinc_7":false,"dmac_dstinc_7":false,"dmac_beatsize_7":"8-bit bus transfer","dmac_blockact_7":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_7":"Event generation disabled","dmac_channel_8_settings":false,"dmac_enable_8":false,"dmac_runstdby_8":false,"dmac_trigact_8":"One trigger required for each block transfer","dmac_trifsrc_8":"Only software/event triggers","dmac_lvl_8":"Channel priority 0","dmac_evoe_8":false,"dmac_evie_8":false,"dmac_evact_8":"No action","dmac_stepsize_8":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_8":"Step size settings apply to the destination address","dmac_srcinc_8":false,"dmac_dstinc_8":false,"dmac_beatsize_8":"8-bit bus transfer","dmac_blockact_8":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_8":"Event generation disabled","dmac_channel_9_settings":false,"dmac_enable_9":false,"dmac_runstdby_9":false,"dmac_trigact_9":"One trigger required for each block transfer","dmac_trifsrc_9":"Only software/event triggers","dmac_lvl_9":"Channel priority 0","dmac_evoe_9":false,"dmac_evie_9":false,"dmac_evact_9":"No action","dmac_stepsize_9":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_9":"Step size settings apply to the destination address","dmac_srcinc_9":false,"dmac_dstinc_9":false,"dmac_beatsize_9":"8-bit bus transfer","dmac_blockact_9":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_9":"Event generation disabled","dmac_channel_10_settings":false,"dmac_enable_10":false,"dmac_runstdby_10":false,"dmac_trigact_10":"One trigger required for each block transfer","dmac_trifsrc_10":"Only software/event triggers","dmac_lvl_10":"Channel priority 0","dmac_evoe_10":false,"dmac_evie_10":false,"dmac_evact_10":"No action","dmac_stepsize_10":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_10":"Step size settings apply to the destination address","dmac_srcinc_10":false,"dmac_dstinc_10":false,"dmac_beatsize_10":"8-bit bus transfer","dmac_blockact_10":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_10":"Event generation disabled","dmac_channel_11_settings":false,"dmac_enable_11":false,"dmac_runstdby_11":false,"dmac_trigact_11":"One trigger required for each block transfer","dmac_trifsrc_11":"Only software/event triggers","dmac_lvl_11":"Channel priority 0","dmac_evoe_11":false,"dmac_evie_11":false,"dmac_evact_11":"No action","dmac_stepsize_11":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_11":"Step size settings apply to the destination address","dmac_srcinc_11":false,"dmac_dstinc_11":false,"dmac_beatsize_11":"8-bit bus transfer","dmac_blockact_11":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_11":"Event generation disabled","dmac_channel_12_settings":false,"dmac_enable_12":false,"dmac_runstdby_12":false,"dmac_trigact_12":"One trigger required for each block transfer","dmac_trifsrc_12":"Only software/event triggers","dmac_lvl_12":"Channel priority 0","dmac_evoe_12":false,"dmac_evie_12":false,"dmac_evact_12":"No action","dmac_stepsize_12":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_12":"Step size settings apply to the destination address","dmac_srcinc_12":false,"dmac_dstinc_12":false,"dmac_beatsize_12":"8-bit bus transfer","dmac_blockact_12":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_12":"Event generation disabled","dmac_channel_13_settings":false,"dmac_enable_13":false,"dmac_runstdby_13":false,"dmac_trigact_13":"One trigger required for each block transfer","dmac_trifsrc_13":"Only software/event triggers","dmac_lvl_13":"Channel priority 0","dmac_evoe_13":false,"dmac_evie_13":false,"dmac_evact_13":"No action","dmac_stepsize_13":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_13":"Step size settings apply to the destination address","dmac_srcinc_13":false,"dmac_dstinc_13":false,"dmac_beatsize_13":"8-bit bus transfer","dmac_blockact_13":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_13":"Event generation disabled","dmac_channel_14_settings":false,"dmac_enable_14":false,"dmac_runstdby_14":false,"dmac_trigact_14":"One trigger required for each block transfer","dmac_trifsrc_14":"Only software/event triggers","dmac_lvl_14":"Channel priority 0","dmac_evoe_14":false,"dmac_evie_14":false,"dmac_evact_14":"No action","dmac_stepsize_14":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_14":"Step size settings apply to the destination address","dmac_srcinc_14":false,"dmac_dstinc_14":false,"dmac_beatsize_14":"8-bit bus transfer","dmac_blockact_14":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_14":"Event generation disabled","dmac_channel_15_settings":false,"dmac_enable_15":false,"dmac_runstdby_15":false,"dmac_trigact_15":"One trigger required for each block transfer","dmac_trifsrc_15":"Only software/event triggers","dmac_lvl_15":"Channel priority 0","dmac_evoe_15":false,"dmac_evie_15":false,"dmac_evact_15":"No action","dmac_stepsize_15":"Next ADDR = ADDR + (BEATSIZE + 1) * 1","dmac_stepsel_15":"Step size settings apply to the destination address","dmac_srcinc_15":false,"dmac_dstinc_15":false,"dmac_beatsize_15":"8-bit bus transfer","dmac_blockact_15":"Channel will be disabled if it is the last block transfer in the transaction","dmac_evosel_15":"Event generation disabled"},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::DMAC::driver_definition::DMAC::HAL:HPL:DMAC","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::DMAC::driver_config_definition::DMAC::HAL:HPL:DMAC","module":"DMAC"}},{"functionality":null,"identifier":"PORT","user_label":"PORT","api":"HAL:HPL:PORT","configuration":{"porta_event_pin_identifier_0":0,"portb_event_pin_identifier_0":0,"porta_event_pin_identifier_1":0,"portb_event_pin_identifier_1":0,"porta_event_pin_identifier_2":0,"portb_event_pin_identifier_2":0,"porta_event_pin_identifier_3":0,"portb_event_pin_identifier_3":0,"enable_port_input_event_0":false,"porta_input_event_enable_0":false,"porta_event_action_0":"Output register of pin will be set to level of event","portb_input_event_enable_0":false,"portb_event_action_0":"Output register of pin will be set to level of event","enable_port_input_event_1":false,"porta_input_event_enable_1":false,"porta_event_action_1":"Output register of pin will be set to level of event","portb_input_event_enable_1":false,"portb_event_action_1":"Output register of pin will be set to level of event","enable_port_input_event_2":false,"porta_input_event_enable_2":false,"porta_event_action_2":"Output register of pin will be set to level of event","portb_input_event_enable_2":false,"portb_event_action_2":"Output register of pin will be set to level of event","enable_port_input_event_3":false,"porta_input_event_enable_3":false,"porta_event_action_3":"Output register of pin will be set to level of event","portb_input_event_enable_3":false,"portb_event_action_3":"Output register of pin will be set to level of event"},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::PORT::driver_definition::PORT::HAL:HPL:PORT","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::PORT::driver_config_definition::PORT::HAL:HPL:PORT","module":"PORT"}},{"functionality":"ADC","identifier":"ADC_0","user_label":"ADC_0","api":"HAL:Driver:ADC_Sync","configuration":{"adc_resolution":"12-bit","adc_reference":"Internal bandgap reference","adc_prescaler":"Peripheral clock divided by 2","adc_freerunning_mode":false,"adc_differential_mode":false,"adc_pinmux_positive":"ADC AIN0 pin","adc_pinmux_negative":"ADC AIN0 pin","adc_advanced_settings":false,"adc_arch_runstdby":false,"adc_arch_dbgrun":false,"adc_arch_ondemand":false,"adc_arch_leftadj":false,"adc_arch_refcomp":false,"adc_arch_offcomp":false,"adc_arch_corren":false,"adc_arch_offsetcorr":0,"adc_arch_gaincorr":0,"adc_arch_adjres":0,"adc_arch_samplenum":"1 sample","adc_arch_samplen":0,"adc_arch_winmode":"No window mode","adc_arch_winlt":0,"adc_arch_winut":0,"adc_arch_seqen":0,"adc_arch_event_settings":false,"adc_arch_winmoneo":false,"adc_arch_resrdyeo":false,"adc_arch_flushinv":false,"adc_arch_flushei":false,"adc_arch_startinv":false,"adc_arch_startei":false},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::ADC::driver_definition::ADC::HAL:Driver:ADC.Sync","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::ADC::driver_config_definition::ADC::HAL:Driver:ADC.Sync","module":"ADC"},"clocks":{"domain_group":{"configuration":null,"nodes":[{"name":"ADC","input":"Generic clock generator 0"}]}}},{"functionality":"Delay","identifier":"DELAY_0","user_label":"DELAY_0","api":"HAL:Driver:Delay","configuration":{"systick_arch_tickint":false},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::SysTick::driver_definition::Delay::HAL:Driver:Delay","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::SysTick::driver_config_definition::Delay::HAL:Driver:Delay","module":"SysTick"}},{"functionality":"External_IRQ","identifier":"EXTERNAL_IRQ_0","user_label":"EXTERNAL_IRQ_0","api":"HAL:Driver:Ext_IRQ","configuration":{"eic_arch_cksel":"Clocked by GCLK","eic_arch_nmi_ctrl":false,"eic_arch_nmifilten":false,"eic_arch_nmisense":"No detection","eic_arch_nmiasynch":false,"eic_arch_enable_irq_setting0":false,"eic_arch_filten0":false,"eic_arch_extinteo0":false,"eic_arch_sense0":"No detection","eic_arch_asynch0":false,"eic_arch_enable_irq_setting1":false,"eic_arch_filten1":false,"eic_arch_extinteo1":false,"eic_arch_sense1":"No detection","eic_arch_asynch1":false,"eic_arch_enable_irq_setting2":false,"eic_arch_filten2":false,"eic_arch_extinteo2":false,"eic_arch_sense2":"No detection","eic_arch_asynch2":false,"eic_arch_enable_irq_setting3":false,"eic_arch_filten3":false,"eic_arch_extinteo3":false,"eic_arch_sense3":"No detection","eic_arch_asynch3":false,"eic_arch_enable_irq_setting4":false,"eic_arch_filten4":false,"eic_arch_extinteo4":false,"eic_arch_sense4":"No detection","eic_arch_asynch4":false,"eic_arch_enable_irq_setting5":false,"eic_arch_filten5":false,"eic_arch_extinteo5":false,"eic_arch_sense5":"No detection","eic_arch_asynch5":false,"eic_arch_enable_irq_setting6":false,"eic_arch_filten6":false,"eic_arch_extinteo6":false,"eic_arch_sense6":"No detection","eic_arch_asynch6":false,"eic_arch_enable_irq_setting7":false,"eic_arch_filten7":false,"eic_arch_extinteo7":false,"eic_arch_sense7":"No detection","eic_arch_asynch7":false,"eic_arch_enable_irq_setting8":false,"eic_arch_filten8":false,"eic_arch_extinteo8":false,"eic_arch_sense8":"No detection","eic_arch_asynch8":false,"eic_arch_enable_irq_setting9":false,"eic_arch_filten9":false,"eic_arch_extinteo9":false,"eic_arch_sense9":"No detection","eic_arch_asynch9":false,"eic_arch_enable_irq_setting10":false,"eic_arch_filten10":false,"eic_arch_extinteo10":false,"eic_arch_sense10":"No detection","eic_arch_asynch10":false,"eic_arch_enable_irq_setting11":false,"eic_arch_filten11":false,"eic_arch_extinteo11":false,"eic_arch_sense11":"No detection","eic_arch_asynch11":false,"eic_arch_enable_irq_setting12":false,"eic_arch_filten12":false,"eic_arch_extinteo12":false,"eic_arch_sense12":"No detection","eic_arch_asynch12":false,"eic_arch_enable_irq_setting13":false,"eic_arch_filten13":false,"eic_arch_extinteo13":false,"eic_arch_sense13":"No detection","eic_arch_asynch13":false,"eic_arch_enable_irq_setting14":false,"eic_arch_filten14":false,"eic_arch_extinteo14":false,"eic_arch_sense14":"No detection","eic_arch_asynch14":false,"eic_arch_enable_irq_setting15":false,"eic_arch_filten15":false,"eic_arch_extinteo15":false,"eic_arch_sense15":"No detection","eic_arch_asynch15":false},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::EIC::driver_definition::Default::HAL:Driver:Ext.IRQ","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::EIC::driver_config_definition::Default::HAL:Driver:Ext.IRQ","module":"EIC"},"clocks":{"domain_group":{"configuration":null,"nodes":[{"name":"EIC","input":"Generic clock generator 0"}]}}},{"functionality":"Flash","identifier":"FLASH_0","user_label":"FLASH_0","api":"HAL:Driver:FLASH","configuration":{"nvm_arch_read_mode":"No Miss Penalty","nvm_arch_sleepprm":"Wake On Access","nvm_arch_cache":false},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::NVMCTRL::driver_definition::Flash::HAL:Driver:FLASH","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::NVMCTRL::driver_config_definition::Flash::HAL:Driver:FLASH","module":"NVMCTRL"}},{"functionality":"I2C","identifier":"I2C_0","user_label":"I2C_0","api":"HAL:Driver:I2C_Master_Sync","configuration":{"i2c_master_baud_rate":100000,"i2c_master_advanced":false,"i2c_master_arch_trise":215,"i2c_master_arch_mexttoen":false,"i2c_master_arch_sexttoen":false,"i2c_master_arch_lowtout":false,"i2c_master_arch_inactout":"Disabled","i2c_master_arch_sdahold":"300-600ns hold time","i2c_master_arch_runstdby":false,"i2c_master_arch_dbgstop":"Keep running"},"dependencies":{},"optional_signals":[],"variant":{"specification":"SDA=0, SCL=1","required_signals":[{"label":"SDA","identifier":"I2C_0:SDA","name":"SERCOM1/PAD/0","pad":"PB30","configuration":null,"definition":"","mode":"Enabled"},{"label":"SCL","identifier":"I2C_0:SCL","name":"SERCOM1/PAD/1","pad":"PB31","configuration":null,"definition":"","mode":"Enabled"}]},"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::SERCOM::driver_definition::I2C.Master.Standard~2FFast-mode::HAL:Driver:I2C.Master.Sync","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::SERCOM1::driver_config_definition::I2C.Master.Standard~2FFast-mode::HAL:Driver:I2C.Master.Sync","module":"SERCOM1"},"clocks":{"domain_group":{"configuration":null,"nodes":[{"name":"Core","input":"Generic clock generator 0"},{"name":"Slow","input":"Generic clock generator 3"}]}}},{"functionality":"PAC","identifier":"PAC_0","user_label":"PAC_0","api":"HAL:Driver:PAC","configuration":{},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::PAC::driver_definition::PAC::HAL:Driver:PAC","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::PAC::driver_config_definition::PAC::HAL:Driver:PAC","module":"PAC"}},{"functionality":"PTC","identifier":"PTC_0","user_label":"PTC_0","api":"Drivers:PTC:","configuration":{},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::PTC::driver_definition::PTC::Drivers:PTC:","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::PTC::driver_config_definition::PTC::Drivers:PTC:","module":"PTC"},"clocks":{"domain_group":{"configuration":null,"nodes":[{"name":"PTC","input":"Generic clock generator 0"}]}}},{"functionality":"PWM","identifier":"PWM_0","user_label":"PWM_0","api":"HAL:Driver:PWM","configuration":{"tc_arch_wave_per_val":1000,"tc_arch_wave_duty_val":500,"tc_prescaler":"No division","tc_mode":"Counter in 16-bit mode","tc_arch_presync":"Reload or reset counter on next GCLK","tc_arch_runstdby":false,"tc_arch_ondemand":false,"tc_arch_alock":"The Lock Update bit is not affected on overflow/underflow and re-trigger event","tc_arch_dbgrun":false,"timer_event_control":false,"tc_arch_mceo0":false,"tc_arch_mceo1":false,"tc_arch_ovfeo":false,"tc_arch_tcei":false,"tc_arch_tcinv":false,"tc_arch_evact":"Event action disabled"},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::TC::driver_definition::PWM::HAL:Driver:PWM","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::TC0::driver_config_definition::PWM::HAL:Driver:PWM","module":"TC0"},"clocks":{"domain_group":{"configuration":null,"nodes":[{"name":"TC","input":"Generic clock generator 0"}]}}},{"functionality":"RAND","identifier":"RAND_0","user_label":"RAND_0","api":"HAL:Driver:RAND_Sync","configuration":{"trng_runstdby":false,"trng_datardyeo":false},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::TRNG::driver_definition::RAND::HAL:Driver:RAND.Sync","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::TRNG::driver_config_definition::RAND::HAL:Driver:RAND.Sync","module":"TRNG"}},{"functionality":"SPI","identifier":"SPI_0","user_label":"SPI_0","api":"HAL:Driver:SPI_Master_Sync","configuration":{"spi_master_dummybyte":511,"spi_master_rx_enable":true,"spi_master_character_size":"8 bits","spi_master_baud_rate":50000,"spi_master_advanced":false,"spi_master_arch_dord":"MSB first","spi_master_arch_cpol":"SCK is low when idle","spi_master_arch_cpha":"Sample input on leading edge","spi_master_arch_ibon":"In data stream","spi_master_arch_runstdby":false,"spi_master_arch_dbgstop":"Keep running"},"dependencies":{},"optional_signals":[],"variant":{"specification":"TXPO=0, RXPO=2","required_signals":[{"label":"MOSI","identifier":"SPI_0:MOSI","name":"SERCOM0/PAD/0","pad":"PA04","configuration":null,"definition":"","mode":"Enabled"},{"label":"MISO","identifier":"SPI_0:MISO","name":"SERCOM0/PAD/2","pad":"PA06","configuration":null,"definition":"","mode":"Enabled"},{"label":"SCK","identifier":"SPI_0:SCK","name":"SERCOM0/PAD/1","pad":"PA05","configuration":null,"definition":"","mode":"Enabled"}]},"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::SERCOM::driver_definition::SPI.Master::HAL:Driver:SPI.Master.Sync","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::SERCOM0::driver_config_definition::SPI.Master::HAL:Driver:SPI.Master.Sync","module":"SERCOM0"},"clocks":{"domain_group":{"configuration":null,"nodes":[{"name":"Core","input":"Generic clock generator 0"},{"name":"Slow","input":"Generic clock generator 3"}]}}},{"functionality":"Segment_LCD","identifier":"SEGMENT_LCD_0","user_label":"SEGMENT_LCD_0","api":"HAL:Driver:SLCD_Sync","configuration":{"slcd_arch_com_num":"8","slcd_arch_seg_num":8,"slcd_arch_bias":"FOURTH","slcd_arch_bben":true,"slcd_arch_bbd":2,"slcd_arch_presc":"16","slcd_arch_ckdiv":"4","slcd_arch_rrf":"2kHz","slcd_arch_prf":"2kHz","slcd_arch_xvlcd":false,"slcd_arch_wmod":"Low Power Waveform(frame-inversion)","slcd_arch_contrast_adjust":"3.1725V","slcd_arch_advanced_settings":false,"slcd_arch_runstdby":false,"slcd_arch_cm_setting":false,"slcd_arch_cm_7segs_setting":false,"slcd_arch_cm_7segs_0_mapping_setting":"0","slcd_arch_cm_7segs_1_mapping_setting":"1","slcd_arch_cm_7segs_2_mapping_setting":"2","slcd_arch_cm_7segs_3_mapping_setting":"3","slcd_arch_cm_7segs_4_mapping_setting":"4","slcd_arch_cm_7segs_5_mapping_setting":"5","slcd_arch_cm_7segs_6_mapping_setting":"6","slcd_arch_cm_14segs_enable":false,"slcd_arch_cm_14segs_0_mapping_setting":"0","slcd_arch_cm_14segs_1_mapping_setting":"1","slcd_arch_cm_14segs_2_mapping_setting":"2","slcd_arch_cm_14segs_3_mapping_setting":"3","slcd_arch_cm_14segs_4_mapping_setting":"4","slcd_arch_cm_14segs_5_mapping_setting":"5","slcd_arch_cm_14segs_6_mapping_setting":"6","slcd_arch_cm_14segs_7_mapping_setting":"7","slcd_arch_cm_14segs_8_mapping_setting":"8","slcd_arch_cm_14segs_9_mapping_setting":"9","slcd_arch_cm_14segs_10_mapping_setting":"10","slcd_arch_cm_14segs_11_mapping_setting":"11","slcd_arch_cm_14segs_12_mapping_setting":"12","slcd_arch_cm_14segs_13_mapping_setting":"13","slcd_arch_char0_setting":false,"slcd_arch_char0_com_idx":0,"slcd_arch_char0_seg_idx":1,"slcd_arch_char0_seg_num":1,"slcd_arch_char0_mapping_table":"7 Segments Mapping Table","slcd_arch_char1_setting":false,"slcd_arch_char1_com_idx":0,"slcd_arch_char1_seg_idx":1,"slcd_arch_char1_seg_num":1,"slcd_arch_char1_mapping_table":"7 Segments Mapping Table","slcd_arch_char2_setting":false,"slcd_arch_char2_com_idx":0,"slcd_arch_char2_seg_idx":1,"slcd_arch_char2_seg_num":1,"slcd_arch_char2_mapping_table":"7 Segments Mapping Table","slcd_arch_char3_setting":false,"slcd_arch_char3_com_idx":0,"slcd_arch_char3_seg_idx":1,"slcd_arch_char3_seg_num":1,"slcd_arch_char3_mapping_table":"7 Segments Mapping Table","slcd_arch_char4_setting":false,"slcd_arch_char4_com_idx":0,"slcd_arch_char4_seg_idx":1,"slcd_arch_char4_seg_num":1,"slcd_arch_char4_mapping_table":"7 Segments Mapping Table","slcd_arch_char5_setting":false,"slcd_arch_char5_com_idx":0,"slcd_arch_char5_seg_idx":1,"slcd_arch_char5_seg_num":1,"slcd_arch_char5_mapping_table":"7 Segments Mapping Table","slcd_arch_char6_setting":false,"slcd_arch_char6_com_idx":0,"slcd_arch_char6_seg_idx":1,"slcd_arch_char6_seg_num":1,"slcd_arch_char6_mapping_table":"7 Segments Mapping Table","slcd_arch_char7_setting":false,"slcd_arch_char7_com_idx":0,"slcd_arch_char7_seg_idx":1,"slcd_arch_char7_seg_num":1,"slcd_arch_char7_mapping_table":"7 Segments Mapping Table","slcd_arch_char8_setting":false,"slcd_arch_char8_com_idx":0,"slcd_arch_char8_seg_idx":1,"slcd_arch_char8_seg_num":1,"slcd_arch_char8_mapping_table":"7 Segments Mapping Table","slcd_arch_char9_setting":false,"slcd_arch_char9_com_idx":0,"slcd_arch_char9_seg_idx":1,"slcd_arch_char9_seg_num":1,"slcd_arch_char9_mapping_table":"7 Segments Mapping Table","slcd_arch_char10_setting":false,"slcd_arch_char10_com_idx":0,"slcd_arch_char10_seg_idx":1,"slcd_arch_char10_seg_num":1,"slcd_arch_char10_mapping_table":"7 Segments Mapping Table","slcd_arch_char11_setting":false,"slcd_arch_char11_com_idx":0,"slcd_arch_char11_seg_idx":1,"slcd_arch_char11_seg_num":1,"slcd_arch_char11_mapping_table":"7 Segments Mapping Table","slcd_arch_char12_setting":false,"slcd_arch_char12_com_idx":0,"slcd_arch_char12_seg_idx":1,"slcd_arch_char12_seg_num":1,"slcd_arch_char12_mapping_table":"7 Segments Mapping Table","slcd_arch_char13_setting":false,"slcd_arch_char13_com_idx":0,"slcd_arch_char13_seg_idx":1,"slcd_arch_char13_seg_num":1,"slcd_arch_char13_mapping_table":"7 Segments Mapping Table","slcd_arch_char14_setting":false,"slcd_arch_char14_com_idx":0,"slcd_arch_char14_seg_idx":1,"slcd_arch_char14_seg_num":1,"slcd_arch_char14_mapping_table":"7 Segments Mapping Table","slcd_arch_char15_setting":false,"slcd_arch_char15_com_idx":0,"slcd_arch_char15_seg_idx":1,"slcd_arch_char15_seg_num":1,"slcd_arch_char15_mapping_table":"7 Segments Mapping Table","slcd_arch_char16_setting":false,"slcd_arch_char16_com_idx":0,"slcd_arch_char16_seg_idx":1,"slcd_arch_char16_seg_num":1,"slcd_arch_char16_mapping_table":"7 Segments Mapping Table","slcd_arch_char17_setting":false,"slcd_arch_char17_com_idx":0,"slcd_arch_char17_seg_idx":1,"slcd_arch_char17_seg_num":1,"slcd_arch_char17_mapping_table":"7 Segments Mapping Table","slcd_arch_char18_setting":false,"slcd_arch_char18_com_idx":0,"slcd_arch_char18_seg_idx":1,"slcd_arch_char18_seg_num":1,"slcd_arch_char18_mapping_table":"7 Segments Mapping Table","slcd_arch_char19_setting":false,"slcd_arch_char19_com_idx":0,"slcd_arch_char19_seg_idx":1,"slcd_arch_char19_seg_num":1,"slcd_arch_char19_mapping_table":"7 Segments Mapping Table","slcd_arch_char20_setting":false,"slcd_arch_char20_com_idx":0,"slcd_arch_char20_seg_idx":1,"slcd_arch_char20_seg_num":1,"slcd_arch_char20_mapping_table":"7 Segments Mapping Table","slcd_arch_char21_setting":false,"slcd_arch_char21_com_idx":0,"slcd_arch_char21_seg_idx":1,"slcd_arch_char21_seg_num":1,"slcd_arch_char21_mapping_table":"7 Segments Mapping Table","slcd_arch_char22_setting":false,"slcd_arch_char22_com_idx":0,"slcd_arch_char22_seg_idx":1,"slcd_arch_char22_seg_num":1,"slcd_arch_char22_mapping_table":"7 Segments Mapping Table","slcd_arch_char23_setting":false,"slcd_arch_char23_com_idx":0,"slcd_arch_char23_seg_idx":1,"slcd_arch_char23_seg_num":1,"slcd_arch_char23_mapping_table":"7 Segments Mapping Table","slcd_arch_char24_setting":false,"slcd_arch_char24_com_idx":0,"slcd_arch_char24_seg_idx":1,"slcd_arch_char24_seg_num":1,"slcd_arch_char24_mapping_table":"7 Segments Mapping Table","slcd_arch_char25_setting":false,"slcd_arch_char25_com_idx":0,"slcd_arch_char25_seg_idx":1,"slcd_arch_char25_seg_num":1,"slcd_arch_char25_mapping_table":"7 Segments Mapping Table","slcd_arch_char26_setting":false,"slcd_arch_char26_com_idx":0,"slcd_arch_char26_seg_idx":1,"slcd_arch_char26_seg_num":1,"slcd_arch_char26_mapping_table":"7 Segments Mapping Table","slcd_arch_char27_setting":false,"slcd_arch_char27_com_idx":0,"slcd_arch_char27_seg_idx":1,"slcd_arch_char27_seg_num":1,"slcd_arch_char27_mapping_table":"7 Segments Mapping Table","slcd_arch_char28_setting":false,"slcd_arch_char28_com_idx":0,"slcd_arch_char28_seg_idx":1,"slcd_arch_char28_seg_num":1,"slcd_arch_char28_mapping_table":"7 Segments Mapping Table","slcd_arch_char29_setting":false,"slcd_arch_char29_com_idx":0,"slcd_arch_char29_seg_idx":1,"slcd_arch_char29_seg_num":1,"slcd_arch_char29_mapping_table":"7 Segments Mapping Table","slcd_arch_char30_setting":false,"slcd_arch_char30_com_idx":0,"slcd_arch_char30_seg_idx":1,"slcd_arch_char30_seg_num":1,"slcd_arch_char30_mapping_table":"7 Segments Mapping Table","slcd_arch_char31_setting":false,"slcd_arch_char31_com_idx":0,"slcd_arch_char31_seg_idx":1,"slcd_arch_char31_seg_num":1,"slcd_arch_char31_mapping_table":"7 Segments Mapping Table","slcd_arch_char32_setting":false,"slcd_arch_char32_com_idx":0,"slcd_arch_char32_seg_idx":1,"slcd_arch_char32_seg_num":1,"slcd_arch_char32_mapping_table":"7 Segments Mapping Table","slcd_arch_char33_setting":false,"slcd_arch_char33_com_idx":0,"slcd_arch_char33_seg_idx":1,"slcd_arch_char33_seg_num":1,"slcd_arch_char33_mapping_table":"7 Segments Mapping Table","slcd_arch_char34_setting":false,"slcd_arch_char34_com_idx":0,"slcd_arch_char34_seg_idx":1,"slcd_arch_char34_seg_num":1,"slcd_arch_char34_mapping_table":"7 Segments Mapping Table","slcd_arch_char35_setting":false,"slcd_arch_char35_com_idx":0,"slcd_arch_char35_seg_idx":1,"slcd_arch_char35_seg_num":1,"slcd_arch_char35_mapping_table":"7 Segments Mapping Table","slcd_arch_char36_setting":false,"slcd_arch_char36_com_idx":0,"slcd_arch_char36_seg_idx":1,"slcd_arch_char36_seg_num":1,"slcd_arch_char36_mapping_table":"7 Segments Mapping Table","slcd_arch_char37_setting":false,"slcd_arch_char37_com_idx":0,"slcd_arch_char37_seg_idx":1,"slcd_arch_char37_seg_num":1,"slcd_arch_char37_mapping_table":"7 Segments Mapping Table","slcd_arch_char38_setting":false,"slcd_arch_char38_com_idx":0,"slcd_arch_char38_seg_idx":1,"slcd_arch_char38_seg_num":1,"slcd_arch_char38_mapping_table":"7 Segments Mapping Table","slcd_arch_char39_setting":false,"slcd_arch_char39_com_idx":0,"slcd_arch_char39_seg_idx":1,"slcd_arch_char39_seg_num":1,"slcd_arch_char39_mapping_table":"7 Segments Mapping Table","slcd_arch_char40_setting":false,"slcd_arch_char40_com_idx":0,"slcd_arch_char40_seg_idx":1,"slcd_arch_char40_seg_num":1,"slcd_arch_char40_mapping_table":"7 Segments Mapping Table","slcd_arch_char41_setting":false,"slcd_arch_char41_com_idx":0,"slcd_arch_char41_seg_idx":1,"slcd_arch_char41_seg_num":1,"slcd_arch_char41_mapping_table":"7 Segments Mapping Table","slcd_arch_char42_setting":false,"slcd_arch_char42_com_idx":0,"slcd_arch_char42_seg_idx":1,"slcd_arch_char42_seg_num":1,"slcd_arch_char42_mapping_table":"7 Segments Mapping Table","slcd_arch_char43_setting":false,"slcd_arch_char43_com_idx":0,"slcd_arch_char43_seg_idx":1,"slcd_arch_char43_seg_num":1,"slcd_arch_char43_mapping_table":"7 Segments Mapping Table"},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::SLCD::driver_definition::SLCD::HAL:Driver:SLCD.Sync","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::SLCD::driver_config_definition::SLCD::HAL:Driver:SLCD.Sync","module":"SLCD"},"clocks":{"domain_group":{"configuration":null,"nodes":[{"name":"SLCD","input":"SLCD source"}]}}},{"functionality":"Timer","identifier":"TIMER_0","user_label":"TIMER_0","api":"HAL:Driver:Timer","configuration":{"rtc_arch_init_reset":true,"rtc_arch_prescaler":"OFF(Peripheral clock divided by 1)","rtc_arch_comp_val":32,"tamper_input_0_settings":false,"tamper_level_0":false,"rtc_tamper_input_action_0":"OFF(Disabled)","tamper_debounce_enable_0":false,"tamper_input_1_settings":false,"tamper_level_1":false,"rtc_tamper_input_action_1":"OFF(Disabled)","tamper_debounce_enable_1":false,"tamper_input_2_settings":false,"tamper_level_2":false,"rtc_tamper_input_action_2":"OFF(Disabled)","tamper_debounce_enable_2":false,"tamper_input_3_settings":false,"tamper_level_3":false,"rtc_tamper_input_action_3":"OFF(Disabled)","tamper_debounce_enable_3":false,"tamper_input_4_settings":false,"tamper_level_4":false,"rtc_tamper_input_action_4":"OFF(Disabled)","tamper_debounce_enable_4":false,"rtc_tamper_active_layer_frequency_prescalar":"DIV2 CLK_RTC_OUT is CLK_RTC /2","rtc_tamper_debounce_frequency_prescalar":"DIV2 CLK_RTC_DEB is CLK_RTC /2","rtc_event_control":false,"rtc_pereo0":false,"rtc_pereo1":false,"rtc_pereo2":false,"rtc_pereo3":false,"rtc_pereo4":false,"rtc_pereo5":false,"rtc_pereo6":false,"rtc_pereo7":false,"rtc_cmpeo0":false,"rtc_ovfeo":false},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::RTC::driver_definition::Timer::HAL:Driver:Timer","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::RTC::driver_config_definition::Timer::HAL:Driver:Timer","module":"RTC"},"clocks":{"domain_group":{"configuration":null,"nodes":[{"name":"RTC","input":"RTC source"}]}}},{"functionality":"USART","identifier":"USART_0","user_label":"USART_0","api":"HAL:Driver:USART_Sync","configuration":{"usart_rx_enable":true,"usart_tx_enable":true,"usart_parity":"No parity","usart_character_size":"8 bits","usart_stop_bit":"One stop bit","usart_baud_rate":9600,"usart_advanced":false,"usart_arch_runstdby":false,"usart_arch_ibon":false,"usart_arch_sfde":false,"usart_arch_cloden":false,"usart_arch_clock_mode":"USART with internal clock","usart_arch_sampr":"16x arithmetic","usart_arch_sampa":"7-8-9 (3-4-5 8-bit over-sampling)","usart_arch_fractional":0,"usart_arch_dord":"LSB is transmitted first","usart_arch_enc":"No encoding","usart_arch_lin_slave_enable":"Disable","usart_arch_dbgstop":"Keep running"},"dependencies":{},"optional_signals":[],"variant":{"specification":"TXPO=0, RXPO=1, CMODE=0","required_signals":[{"label":"TX","identifier":"USART_0:TX","name":"SERCOM2/PAD/0","pad":"PA16","configuration":null,"definition":"","mode":"Enabled"},{"label":"RX","identifier":"USART_0:RX","name":"SERCOM2/PAD/1","pad":"PA17","configuration":null,"definition":"","mode":"Enabled"}]},"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::SERCOM::driver_definition::UART::HAL:Driver:USART.Sync","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::SERCOM2::driver_config_definition::UART::HAL:Driver:USART.Sync","module":"SERCOM2"},"clocks":{"domain_group":{"configuration":null,"nodes":[{"name":"Core","input":"Generic clock generator 0"},{"name":"Slow","input":"Generic clock generator 3"}]}}},{"functionality":"USB","identifier":"USB_0","user_label":"USB_0","api":"HAL:Driver:USB_Device","configuration":{"usbd_num_ep_sp":"4 (EP0 + 3 endpoints)","usbd_arch_max_ep_n":"2 (EP 0x82 or 0x02)","usbd_arch_speed":"Full speed","usb_arch_ep0_cache":"Cached by 64 bytes buffer","usb_arch_ep1_cache":"Cached by 64 bytes buffer","usb_ep1_I_CACHE":"No cache","usb_arch_ep2_cache":"Cached by 64 bytes buffer","usb_ep2_I_CACHE":"No cache","usb_arch_ep3_cache":"Cached by 64 bytes buffer","usb_ep3_I_CACHE":"No cache","usb_arch_ep4_cache":"Cached by 64 bytes buffer","usb_ep4_I_CACHE":"No cache","usb_arch_ep5_cache":"Cached by 64 bytes buffer","usb_ep5_I_CACHE":"No cache","usb_arch_ep6_cache":"Cached by 64 bytes buffer","usb_ep6_I_CACHE":"No cache","usb_arch_ep7_cache":"Cached by 64 bytes buffer","usb_ep7_I_CACHE":"No cache"},"dependencies":{},"optional_signals":[],"variant":{"specification":"default","required_signals":[{"label":"Data-","identifier":"USB_0:Data-","name":"USB/DM","pad":"PA24","configuration":null,"definition":"","mode":"Enabled"},{"label":"Data+","identifier":"USB_0:Data+","name":"USB/DP","pad":"PA25","configuration":null,"definition":"","mode":"Enabled"}]},"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::USB::driver_definition::USB.Device::HAL:Driver:USB.Device","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::USB::driver_config_definition::USB.Device::HAL:Driver:USB.Device","module":"USB"},"clocks":{"domain_group":{"configuration":null,"nodes":[{"name":"USB","input":"Generic clock generator 0"}]}}},{"functionality":"WDT","identifier":"WDT_0","user_label":"WDT_0","api":"HAL:Driver:WDT","configuration":{"wdt_arch_per":"8 clock cycles","wdt_arch_window_en":false,"wdt_arch_window":"8 clock cycles"},"dependencies":{},"optional_signals":[],"variant":null,"definition":{"base":"Atmel:SAML22_Drivers:0.0.1::WDT::driver_definition::WDT::HAL:Driver:WDT","identifier":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::WDT::driver_config_definition::WDT::HAL:Driver:WDT","module":"WDT"}}],"pads":[{"name":"PA04","user_label":"","definition":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::pad::PA04","mode":"Digital output","configuration":null},{"name":"PA05","user_label":"","definition":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::pad::PA05","mode":"Digital output","configuration":null},{"name":"PA06","user_label":"","definition":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::pad::PA06","mode":"Digital input","configuration":null},{"name":"PA16","user_label":"","definition":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::pad::PA16","mode":"Peripheral IO","configuration":null},{"name":"PA17","user_label":"","definition":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::pad::PA17","mode":"Peripheral IO","configuration":null},{"name":"PA24","user_label":"","definition":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::pad::PA24","mode":"Advanced","configuration":null},{"name":"PA25","user_label":"","definition":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::pad::PA25","mode":"Advanced","configuration":null},{"name":"PB30","user_label":"","definition":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::pad::PB30","mode":"I2C","configuration":null},{"name":"PB31","user_label":"","definition":"Atmel:SAML22_Drivers:0.0.1::SAML22J18A-MN::pad::PB31","mode":"I2C","configuration":null}],"toolchain_options":[],"static_files":[]}

