<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>sonar</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>W_Clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>W_Clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>W_Clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>sonar_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f7a11cc0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>sonar_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f7a11cc0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>92af33e8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>W_Clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>W_Echo</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>W_Trig</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>W_Distance_value</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/sonar_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sonar_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2bcbedb8</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/sonar_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sonar_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/sonar_v1_0/data/sonar.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sonar_v1_0/data/sonar.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sonar_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sonar_v1_0/src/sonar.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sonar_v1_0/src/sonar.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/sonar_v1_0/src/sonar_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/sonar_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">sonar_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>sonar_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-04-05T10:15:57Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c67a1d9_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b164ba8_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4793bd91_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53082f1a_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41428d26_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d559569_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3d5c0c_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c219d6_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3929fbef_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249bb316_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6555136d_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcaab91_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ba72ec_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119c8a7a_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eee327c_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36623770_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ef94d4_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c18859_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ba66a4_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4d2306_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3bb19f_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16bef8c8_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21763df3_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ca861e_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788d1eb3_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21882179_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533cab02_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d07d826_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610a7dba_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60fd5121_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dedf77c_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659865d7_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2922b4cb_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cc6d67_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33251cef_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f8f00c_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7fc44e_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5309a1df_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fdbb96_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a3aaca_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6954215f_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312f186a_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbed538_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165868ae_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8bd15f_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cbc547_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477d4085_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385cb754_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1feb8de2_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b323c1_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed6daab_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2b961a_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a30ddb8_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1593e950_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae8d41a_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e739720_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141a997e_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d709154_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28763dc6_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52746e18_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc7baf2_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8b3136_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6684d7b2_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b905a5_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdeda92_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d26e94_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f68df_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2993fb8a_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51940c9b_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1534f6b1_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ad99ad_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69574394_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405636f4_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626e883_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25de9240_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e325077_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea648e4_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8a928c_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8dbd33_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af37282_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2490322d_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a154eac_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e92dec3_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f723c_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0fd916_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da02517_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8ed47c_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abe114e_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b50110f_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1020ef0a_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abb6f26_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abc43c7_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51aa26e7_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195a2a04_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe1015d_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3581e87c_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699b4480_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c1ad8f_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30989e9e_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255f9594_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3814d466_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513fca10_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71816c7d_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61843880_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b32fff_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a19e7e9_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a07fef_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14dcd460_ARCHIVE_LOCATION">f:/digilent/WAFBP/Walking_assistant_for_blind_people_v1/ip_repo/sonar_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5d95f556"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="dd889e7b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9ef21fe3"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ca36f262"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
