Analysis & Synthesis report for Typhoon
Sat Nov 24 22:10:12 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Typhoon|debugState
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component
 18. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 19. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 20. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 21. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 22. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 23. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 24. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 25. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 26. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component
 27. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 28. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 29. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 30. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 31. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 32. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 33. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 34. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 35. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component
 36. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 37. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 38. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 39. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 40. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 41. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 42. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 43. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 44. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component
 45. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 46. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 47. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 48. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 49. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 50. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 51. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 52. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 53. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component
 54. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 55. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 56. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 57. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 58. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 59. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 60. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 61. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 62. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component
 63. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 64. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 65. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 66. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 67. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 68. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 69. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 70. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 71. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component
 72. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 73. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 74. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 75. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 76. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 77. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 78. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 79. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 80. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component
 81. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 82. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 83. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 84. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 85. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 86. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 87. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 88. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 89. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component
 90. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
 91. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 92. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 93. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
 94. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
 95. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
 96. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
 97. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
 98. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component
 99. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
100. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
101. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
102. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
103. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
104. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
105. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
106. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
107. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component
108. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
109. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
110. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
111. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
112. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
113. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
114. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
115. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
116. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component
117. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
118. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
119. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
120. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
121. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
122. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
123. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
124. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
125. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component
126. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
127. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
128. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
129. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
130. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
131. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
132. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
133. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
134. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component
135. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
136. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
137. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
138. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
139. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
140. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
141. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
142. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
143. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component
144. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
145. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
146. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
147. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
148. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
149. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
150. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
151. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
152. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component
153. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated
154. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p
155. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p
156. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram
157. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp
158. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8
159. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp
160. Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10
161. Parameter Settings for User Entity Instance: Top-level Entity: |Typhoon
162. Parameter Settings for User Entity Instance: mem_clk:myTest|altpll:altpll_component
163. Parameter Settings for User Entity Instance: VGA_controller:VGAtiming
164. Parameter Settings for User Entity Instance: SRAM_controller:SRAM
165. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component
166. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component
167. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component
168. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component
169. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component
170. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component
171. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component
172. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component
173. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component
174. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component
175. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component
176. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component
177. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component
178. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component
179. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component
180. Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component
181. altpll Parameter Settings by Entity Instance
182. dcfifo Parameter Settings by Entity Instance
183. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort"
184. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort"
185. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort"
186. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort"
187. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort"
188. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort"
189. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort"
190. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort"
191. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort"
192. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort"
193. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort"
194. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort"
195. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort"
196. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort"
197. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort"
198. Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort"
199. Port Connectivity Checks: "SRAM_controller:SRAM"
200. Port Connectivity Checks: "VGA_controller:VGAtiming"
201. Post-Synthesis Netlist Statistics for Top Partition
202. Elapsed Time Per Partition
203. Analysis & Synthesis Messages
204. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 24 22:10:12 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; Typhoon                                     ;
; Top-level Entity Name              ; Typhoon                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 826                                         ;
;     Total combinational functions  ; 672                                         ;
;     Dedicated logic registers      ; 413                                         ;
; Total registers                    ; 413                                         ;
; Total pins                         ; 114                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,736                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Typhoon            ; Typhoon            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; VGA_controller.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv            ;         ;
; Typhoon.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv                   ;         ;
; SRAM_controller.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv           ;         ;
; SRAM_FIFO.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v                  ;         ;
; mem_clk.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v                    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/mem_clk_altpll.v              ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v          ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; db/dcfifo_egf1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf           ;         ;
; db/a_graycounter_nn6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/a_graycounter_nn6.tdf     ;         ;
; db/a_graycounter_j5c.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/a_graycounter_j5c.tdf     ;         ;
; db/altsyncram_d421.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf       ;         ;
; db/alt_synch_pipe_ip7.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf    ;         ;
; db/dffpipe_tu8.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dffpipe_tu8.tdf           ;         ;
; db/alt_synch_pipe_3u7.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_3u7.tdf    ;         ;
; db/cmpr_966.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/cmpr_966.tdf              ;         ;
; db/cmpr_866.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/cmpr_866.tdf              ;         ;
; db/mux_j28.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mux_j28.tdf               ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 826                                                                                   ;
;                                             ;                                                                                       ;
; Total combinational functions               ; 672                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                       ;
;     -- 4 input functions                    ; 385                                                                                   ;
;     -- 3 input functions                    ; 132                                                                                   ;
;     -- <=2 input functions                  ; 155                                                                                   ;
;                                             ;                                                                                       ;
; Logic elements by mode                      ;                                                                                       ;
;     -- normal mode                          ; 672                                                                                   ;
;     -- arithmetic mode                      ; 0                                                                                     ;
;                                             ;                                                                                       ;
; Total registers                             ; 413                                                                                   ;
;     -- Dedicated logic registers            ; 413                                                                                   ;
;     -- I/O registers                        ; 0                                                                                     ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 114                                                                                   ;
; Total memory bits                           ; 4736                                                                                  ;
;                                             ;                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                     ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 1                                                                                     ;
;     -- PLLs                                 ; 1                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; mem_clk:myTest|altpll:altpll_component|mem_clk_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 607                                                                                   ;
; Total fan-out                               ; 6186                                                                                  ;
; Average fan-out                             ; 3.80                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                            ; Entity Name       ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |Typhoon                                               ; 672 (34)            ; 413 (23)                  ; 4736        ; 0            ; 0       ; 0         ; 114  ; 0            ; |Typhoon                                                                                                                                                       ; Typhoon           ; work         ;
;    |SRAM_controller:SRAM|                              ; 638 (268)           ; 390 (70)                  ; 4736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM                                                                                                                                  ; SRAM_controller   ; work         ;
;       |SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort| ; 39 (0)              ; 35 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 39 (0)              ; 35 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 39 (6)              ; 35 (19)                   ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_j5c:wrptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p    ; a_graycounter_j5c ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux ; mux_j28           ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux ; mux_j28           ; work         ;
;       |SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort| ; 39 (0)              ; 35 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 39 (0)              ; 35 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 39 (6)              ; 35 (19)                   ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_j5c:wrptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p    ; a_graycounter_j5c ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux ; mux_j28           ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux ; mux_j28           ; work         ;
;       |SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort| ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (3)              ; 15 (7)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;       |SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort| ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (3)              ; 15 (7)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;       |SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort| ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (3)              ; 15 (7)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;       |SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort| ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (3)              ; 15 (7)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;       |SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort| ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (3)              ; 15 (7)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;       |SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort| ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (3)              ; 15 (7)                    ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;       |SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort| ; 39 (0)              ; 35 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 39 (0)              ; 35 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 39 (6)              ; 35 (19)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_j5c:wrptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p    ; a_graycounter_j5c ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux ; mux_j28           ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux ; mux_j28           ; work         ;
;       |SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort| ; 39 (0)              ; 35 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 39 (0)              ; 35 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 39 (6)              ; 35 (19)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_j5c:wrptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p    ; a_graycounter_j5c ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux ; mux_j28           ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux ; mux_j28           ; work         ;
;       |SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort| ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (4)              ; 15 (7)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;       |SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort| ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (4)              ; 15 (7)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;       |SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort| ; 17 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 17 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 17 (3)              ; 15 (7)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;       |SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort| ; 17 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 17 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 17 (3)              ; 15 (7)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;       |SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort| ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (4)              ; 15 (7)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;       |SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort| ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort                                                                                   ; SRAM_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|                     ; 18 (0)              ; 15 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component                                                           ; dcfifo            ; work         ;
;             |dcfifo_egf1:auto_generated|               ; 18 (4)              ; 15 (7)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated                                ; dcfifo_egf1       ; work         ;
;                |a_graycounter_nn6:rdptr_g1p|           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p    ; a_graycounter_nn6 ; work         ;
;                |altsyncram_d421:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram       ; altsyncram_d421   ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux  ; mux_j28           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux  ; mux_j28           ; work         ;
;    |mem_clk:myTest|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|mem_clk:myTest                                                                                                                                        ; mem_clk           ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|mem_clk:myTest|altpll:altpll_component                                                                                                                ; altpll            ; work         ;
;          |mem_clk_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|mem_clk:myTest|altpll:altpll_component|mem_clk_altpll:auto_generated                                                                                  ; mem_clk_altpll    ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort ; SRAM_FIFO.v     ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |Typhoon|mem_clk:myTest                                                      ; mem_clk.v       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Typhoon|debugState                                                                                                               ;
+-------------------------+--------------------+------------------+-------------------------+------------------+------------------+-----------------+
; Name                    ; debugState.bigwait ; debugState.check ; debugState.memFetchWait ; debugState.fetch ; debugState.store ; debugState.init ;
+-------------------------+--------------------+------------------+-------------------------+------------------+------------------+-----------------+
; debugState.init         ; 0                  ; 0                ; 0                       ; 0                ; 0                ; 0               ;
; debugState.store        ; 0                  ; 0                ; 0                       ; 0                ; 1                ; 1               ;
; debugState.fetch        ; 0                  ; 0                ; 0                       ; 1                ; 0                ; 1               ;
; debugState.memFetchWait ; 0                  ; 0                ; 1                       ; 0                ; 0                ; 1               ;
; debugState.check        ; 0                  ; 1                ; 0                       ; 0                ; 0                ; 1               ;
; debugState.bigwait      ; 1                  ; 0                ; 0                       ; 0                ; 0                ; 1               ;
+-------------------------+--------------------+------------------+-------------------------+------------------+------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; AddressToSRAM[1][8]                                 ; WideOr19            ; yes                    ;
; AddressToSRAM[1][9]                                 ; WideOr19            ; yes                    ;
; AddressToSRAM[1][10]                                ; WideOr19            ; yes                    ;
; AddressToSRAM[1][11]                                ; WideOr19            ; yes                    ;
; DataToSRAM[1][0]                                    ; WideOr19            ; yes                    ;
; DataToSRAM[1][2]                                    ; WideOr19            ; yes                    ;
; DataToSRAM[1][6]                                    ; WideOr19            ; yes                    ;
; DataToSRAM[1][8]                                    ; WideOr19            ; yes                    ;
; DataToSRAM[1][10]                                   ; WideOr19            ; yes                    ;
; DataToSRAM[1][14]                                   ; WideOr19            ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; Register name                                                                                                                                                        ; Reason for Removal                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; LEDR[16]~reg0                                                                                                                                                        ; Stuck at GND due to stuck port data_in             ;
; LEDR[17]~reg0                                                                                                                                                        ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|override                                                                                                                                        ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg                    ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0..4]                                 ; Stuck at GND due to stuck port clock_enable        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0..4]                         ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4        ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5           ; Lost fanout                                        ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|sub_parity6a[0,1] ; Lost fanout                                        ;
; SRAM_controller:SRAM|roundRobin[3..6]                                                                                                                                ; Merged with SRAM_controller:SRAM|roundRobin[7]     ;
; SRAM_controller:SRAM|lastRoundRobin[3..6]                                                                                                                            ; Merged with SRAM_controller:SRAM|lastRoundRobin[7] ;
; SRAM_controller:SRAM|roundRobin[7]                                                                                                                                   ; Stuck at GND due to stuck port data_in             ;
; SRAM_controller:SRAM|lastRoundRobin[7]                                                                                                                               ; Stuck at GND due to stuck port data_in             ;
; dummyCounter[1..9]                                                                                                                                                   ; Lost fanout                                        ;
; debugState~2                                                                                                                                                         ; Lost fanout                                        ;
; debugState~3                                                                                                                                                         ; Lost fanout                                        ;
; debugState~4                                                                                                                                                         ; Lost fanout                                        ;
; debugState~5                                                                                                                                                         ; Lost fanout                                        ;
; debugState~6                                                                                                                                                         ; Lost fanout                                        ;
; debugState~7                                                                                                                                                         ; Lost fanout                                        ;
; debugState~8                                                                                                                                                         ; Lost fanout                                        ;
; debugState~9                                                                                                                                                         ; Lost fanout                                        ;
; Total Number of Removed Registers = 270                                                                                                                              ;                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                     ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dummyCounter[1]                                                                                                                                   ; Lost Fanouts                   ; dummyCounter[2], dummyCounter[3], dummyCounter[4], dummyCounter[5]                                                                                             ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a2  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrfull_eq_comp_msb_mux_reg ; Lost Fanouts                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a3, ;
;                                                                                                                                                   ;                                ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a4  ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[1]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[1],                     ;
;                                                                                                                                                   ; due to stuck port clock_enable ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a1  ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|override                                                                                                                     ; Stuck at GND                   ; SRAM_controller:SRAM|lastRoundRobin[7]                                                                                                                         ;
;                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[3]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[3]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[4]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[4]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[0]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[0]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|wrptr_g[2]                 ; Stuck at GND                   ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|delayed_wrptr_g[2]                      ;
;                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 413   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 228   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                             ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SRAM_controller:SRAM|roundRobin[0]                                                                                                                            ; 138     ;
; SRAM_controller:SRAM|controllerIdle                                                                                                                           ; 5       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 5       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 5       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 5       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 5       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 5       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter1a0 ; 8       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 3       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity2    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter4a0 ; 7       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5    ; 4       ;
; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity5    ; 4       ;
; Total number of inverted registers = 74                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 8:1                ; 20 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; Yes        ; |Typhoon|SRAM_controller:SRAM|SRAM_ADDR[19] ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |Typhoon|SRAM_controller:SRAM|DQ_buffer[11] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp|dffpipe_tu8:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Typhoon ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; NUM_sHADER_CORES ; 8     ; Signed Integer                               ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_clk:myTest|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------+
; Parameter Name                ; Value                     ; Type                    ;
+-------------------------------+---------------------------+-------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS        ; Untyped                 ;
; PLL_TYPE                      ; AUTO                      ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mem_clk ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                 ;
; LOCK_HIGH                     ; 1                         ; Untyped                 ;
; LOCK_LOW                      ; 1                         ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                 ;
; SKIP_VCO                      ; OFF                       ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                 ;
; BANDWIDTH                     ; 0                         ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                 ;
; DOWN_SPREAD                   ; 0                         ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                 ;
; DPA_DIVIDER                   ; 0                         ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; VCO_MIN                       ; 0                         ; Untyped                 ;
; VCO_MAX                       ; 0                         ; Untyped                 ;
; VCO_CENTER                    ; 0                         ; Untyped                 ;
; PFD_MIN                       ; 0                         ; Untyped                 ;
; PFD_MAX                       ; 0                         ; Untyped                 ;
; M_INITIAL                     ; 0                         ; Untyped                 ;
; M                             ; 0                         ; Untyped                 ;
; N                             ; 1                         ; Untyped                 ;
; M2                            ; 1                         ; Untyped                 ;
; N2                            ; 1                         ; Untyped                 ;
; SS                            ; 1                         ; Untyped                 ;
; C0_HIGH                       ; 0                         ; Untyped                 ;
; C1_HIGH                       ; 0                         ; Untyped                 ;
; C2_HIGH                       ; 0                         ; Untyped                 ;
; C3_HIGH                       ; 0                         ; Untyped                 ;
; C4_HIGH                       ; 0                         ; Untyped                 ;
; C5_HIGH                       ; 0                         ; Untyped                 ;
; C6_HIGH                       ; 0                         ; Untyped                 ;
; C7_HIGH                       ; 0                         ; Untyped                 ;
; C8_HIGH                       ; 0                         ; Untyped                 ;
; C9_HIGH                       ; 0                         ; Untyped                 ;
; C0_LOW                        ; 0                         ; Untyped                 ;
; C1_LOW                        ; 0                         ; Untyped                 ;
; C2_LOW                        ; 0                         ; Untyped                 ;
; C3_LOW                        ; 0                         ; Untyped                 ;
; C4_LOW                        ; 0                         ; Untyped                 ;
; C5_LOW                        ; 0                         ; Untyped                 ;
; C6_LOW                        ; 0                         ; Untyped                 ;
; C7_LOW                        ; 0                         ; Untyped                 ;
; C8_LOW                        ; 0                         ; Untyped                 ;
; C9_LOW                        ; 0                         ; Untyped                 ;
; C0_INITIAL                    ; 0                         ; Untyped                 ;
; C1_INITIAL                    ; 0                         ; Untyped                 ;
; C2_INITIAL                    ; 0                         ; Untyped                 ;
; C3_INITIAL                    ; 0                         ; Untyped                 ;
; C4_INITIAL                    ; 0                         ; Untyped                 ;
; C5_INITIAL                    ; 0                         ; Untyped                 ;
; C6_INITIAL                    ; 0                         ; Untyped                 ;
; C7_INITIAL                    ; 0                         ; Untyped                 ;
; C8_INITIAL                    ; 0                         ; Untyped                 ;
; C9_INITIAL                    ; 0                         ; Untyped                 ;
; C0_MODE                       ; BYPASS                    ; Untyped                 ;
; C1_MODE                       ; BYPASS                    ; Untyped                 ;
; C2_MODE                       ; BYPASS                    ; Untyped                 ;
; C3_MODE                       ; BYPASS                    ; Untyped                 ;
; C4_MODE                       ; BYPASS                    ; Untyped                 ;
; C5_MODE                       ; BYPASS                    ; Untyped                 ;
; C6_MODE                       ; BYPASS                    ; Untyped                 ;
; C7_MODE                       ; BYPASS                    ; Untyped                 ;
; C8_MODE                       ; BYPASS                    ; Untyped                 ;
; C9_MODE                       ; BYPASS                    ; Untyped                 ;
; C0_PH                         ; 0                         ; Untyped                 ;
; C1_PH                         ; 0                         ; Untyped                 ;
; C2_PH                         ; 0                         ; Untyped                 ;
; C3_PH                         ; 0                         ; Untyped                 ;
; C4_PH                         ; 0                         ; Untyped                 ;
; C5_PH                         ; 0                         ; Untyped                 ;
; C6_PH                         ; 0                         ; Untyped                 ;
; C7_PH                         ; 0                         ; Untyped                 ;
; C8_PH                         ; 0                         ; Untyped                 ;
; C9_PH                         ; 0                         ; Untyped                 ;
; L0_HIGH                       ; 1                         ; Untyped                 ;
; L1_HIGH                       ; 1                         ; Untyped                 ;
; G0_HIGH                       ; 1                         ; Untyped                 ;
; G1_HIGH                       ; 1                         ; Untyped                 ;
; G2_HIGH                       ; 1                         ; Untyped                 ;
; G3_HIGH                       ; 1                         ; Untyped                 ;
; E0_HIGH                       ; 1                         ; Untyped                 ;
; E1_HIGH                       ; 1                         ; Untyped                 ;
; E2_HIGH                       ; 1                         ; Untyped                 ;
; E3_HIGH                       ; 1                         ; Untyped                 ;
; L0_LOW                        ; 1                         ; Untyped                 ;
; L1_LOW                        ; 1                         ; Untyped                 ;
; G0_LOW                        ; 1                         ; Untyped                 ;
; G1_LOW                        ; 1                         ; Untyped                 ;
; G2_LOW                        ; 1                         ; Untyped                 ;
; G3_LOW                        ; 1                         ; Untyped                 ;
; E0_LOW                        ; 1                         ; Untyped                 ;
; E1_LOW                        ; 1                         ; Untyped                 ;
; E2_LOW                        ; 1                         ; Untyped                 ;
; E3_LOW                        ; 1                         ; Untyped                 ;
; L0_INITIAL                    ; 1                         ; Untyped                 ;
; L1_INITIAL                    ; 1                         ; Untyped                 ;
; G0_INITIAL                    ; 1                         ; Untyped                 ;
; G1_INITIAL                    ; 1                         ; Untyped                 ;
; G2_INITIAL                    ; 1                         ; Untyped                 ;
; G3_INITIAL                    ; 1                         ; Untyped                 ;
; E0_INITIAL                    ; 1                         ; Untyped                 ;
; E1_INITIAL                    ; 1                         ; Untyped                 ;
; E2_INITIAL                    ; 1                         ; Untyped                 ;
; E3_INITIAL                    ; 1                         ; Untyped                 ;
; L0_MODE                       ; BYPASS                    ; Untyped                 ;
; L1_MODE                       ; BYPASS                    ; Untyped                 ;
; G0_MODE                       ; BYPASS                    ; Untyped                 ;
; G1_MODE                       ; BYPASS                    ; Untyped                 ;
; G2_MODE                       ; BYPASS                    ; Untyped                 ;
; G3_MODE                       ; BYPASS                    ; Untyped                 ;
; E0_MODE                       ; BYPASS                    ; Untyped                 ;
; E1_MODE                       ; BYPASS                    ; Untyped                 ;
; E2_MODE                       ; BYPASS                    ; Untyped                 ;
; E3_MODE                       ; BYPASS                    ; Untyped                 ;
; L0_PH                         ; 0                         ; Untyped                 ;
; L1_PH                         ; 0                         ; Untyped                 ;
; G0_PH                         ; 0                         ; Untyped                 ;
; G1_PH                         ; 0                         ; Untyped                 ;
; G2_PH                         ; 0                         ; Untyped                 ;
; G3_PH                         ; 0                         ; Untyped                 ;
; E0_PH                         ; 0                         ; Untyped                 ;
; E1_PH                         ; 0                         ; Untyped                 ;
; E2_PH                         ; 0                         ; Untyped                 ;
; E3_PH                         ; 0                         ; Untyped                 ;
; M_PH                          ; 0                         ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; CLK0_COUNTER                  ; G0                        ; Untyped                 ;
; CLK1_COUNTER                  ; G0                        ; Untyped                 ;
; CLK2_COUNTER                  ; G0                        ; Untyped                 ;
; CLK3_COUNTER                  ; G0                        ; Untyped                 ;
; CLK4_COUNTER                  ; G0                        ; Untyped                 ;
; CLK5_COUNTER                  ; G0                        ; Untyped                 ;
; CLK6_COUNTER                  ; E0                        ; Untyped                 ;
; CLK7_COUNTER                  ; E1                        ; Untyped                 ;
; CLK8_COUNTER                  ; E2                        ; Untyped                 ;
; CLK9_COUNTER                  ; E3                        ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; M_TIME_DELAY                  ; 0                         ; Untyped                 ;
; N_TIME_DELAY                  ; 0                         ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                 ;
; VCO_POST_SCALE                ; 0                         ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                 ;
; CBXI_PARAMETER                ; mem_clk_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE          ;
+-------------------------------+---------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGAtiming ;
+----------------+------------+-----------------------------------------+
; Parameter Name ; Value      ; Type                                    ;
+----------------+------------+-----------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                         ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                         ;
+----------------+------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; numInputPorts  ; 8     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_egf1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; mem_clk:myTest|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                     ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances ; 16                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
; Entity Instance            ; SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                  ;
;     -- LPM_WIDTH           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 16                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                          ;
;     -- USE_EAB             ; ON                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..22]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; q[20]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..22]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; q[20]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..22]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; q[20]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..22]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; q[20]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..22]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; q[20]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..22]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; q[20]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..22]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; q[20]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..22] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..22]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; q[20]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdempty      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..16]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..16]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..16]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..16]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..16]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..16]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..16]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort"                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data[31..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q[31..16]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wrfull       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM_controller:SRAM"                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; DataToSRAM[2..7]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; DataToSRAM[1][13..11]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DataToSRAM[1][5..3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DataToSRAM[1][15]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DataToSRAM[1][9]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DataToSRAM[1][7]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DataToSRAM[1][1]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; AddressToSRAM[2..7]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddressToSRAM[0][19..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddressToSRAM[1][3..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; AddressToSRAM[1][19..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddressToSRAM[1][7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; QueueReadReq[7..2]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; QueueWriteReq[7..1]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; DataReady[7..1]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DataFromSRAM[1..7]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGAtiming"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Reset       ; Input  ; Info     ; Stuck at GND                                                                        ;
; DrawX       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DrawY       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_HS      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_VS      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_BLANK_N ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_SYNC_N  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 114                         ;
; cycloneiii_ff         ; 413                         ;
;     ENA               ; 228                         ;
;     plain             ; 185                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 674                         ;
;     normal            ; 674                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 114                         ;
;         3 data inputs ; 132                         ;
;         4 data inputs ; 385                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 296                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 2.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Nov 24 22:09:45 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon
Warning (125092): Tcl Script File testPLL.qip not found
    Info (125063): set_global_assignment -name QIP_FILE testPLL.qip
Warning (125092): Tcl Script File SysPLL.qip not found
    Info (125063): set_global_assignment -name QIP_FILE SysPLL.qip
Warning (125092): Tcl Script File SRAMCLK.qip not found
    Info (125063): set_global_assignment -name QIP_FILE SRAMCLK.qip
Warning (125092): Tcl Script File my_test.qip not found
    Info (125063): set_global_assignment -name QIP_FILE my_test.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file testPLL.v is missing
Warning (12019): Can't analyze file -- file SRAMCLK.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vga_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file tristate.sv
    Info (12023): Found entity 1: tristate File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/tristate.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file typhoon.sv
    Info (12023): Found entity 1: Typhoon File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sram_controller.sv
    Info (12023): Found entity 1: SRAM_controller File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sram_fifo.v
    Info (12023): Found entity 1: SRAM_FIFO File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_clk.v
    Info (12023): Found entity 1: mem_clk File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_port.sv
    Info (12023): Found entity 1: VGA_port File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_port.sv Line: 3
Info (12127): Elaborating entity "Typhoon" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Typhoon.sv(51): truncated value with size 32 to match size of target (10) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 51
Warning (10230): Verilog HDL assignment warning at Typhoon.sv(71): truncated value with size 18 to match size of target (16) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 71
Warning (10030): Net "DataToSRAM[2..7]" at Typhoon.sv(24) has no driver or initial value, using a default initial value '0' File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 24
Warning (10030): Net "AddressToSRAM[2..7]" at Typhoon.sv(25) has no driver or initial value, using a default initial value '0' File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 25
Warning (10030): Net "QueueReadReq[7..2]" at Typhoon.sv(26) has no driver or initial value, using a default initial value '0' File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 26
Warning (10030): Net "QueueWriteReq[7..2]" at Typhoon.sv(26) has no driver or initial value, using a default initial value '0' File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 26
Warning (10030): Net "VGA_reset" at Typhoon.sv(173) has no driver or initial value, using a default initial value '0' File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 173
Warning (10034): Output port "VGA_R" at Typhoon.sv(12) has no driver File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
Warning (10034): Output port "VGA_G" at Typhoon.sv(12) has no driver File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
Warning (10034): Output port "VGA_B" at Typhoon.sv(12) has no driver File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
Info (10041): Inferred latch for "AddressToSRAM[1][0]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][1]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][2]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][3]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][4]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][5]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][6]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][7]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][8]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][9]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][10]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][11]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][12]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][13]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][14]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][15]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][16]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][17]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][18]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "AddressToSRAM[1][19]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][0]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][1]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][2]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][3]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][4]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][5]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][6]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][7]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][8]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][9]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][10]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][11]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][12]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][13]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][14]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (10041): Inferred latch for "DataToSRAM[1][15]" at Typhoon.sv(55) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Info (12128): Elaborating entity "mem_clk" for hierarchy "mem_clk:myTest" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 181
Info (12128): Elaborating entity "altpll" for hierarchy "mem_clk:myTest|altpll:altpll_component" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v Line: 94
Info (12130): Elaborated megafunction instantiation "mem_clk:myTest|altpll:altpll_component" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v Line: 94
Info (12133): Instantiated megafunction "mem_clk:myTest|altpll:altpll_component" with the following parameter: File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mem_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mem_clk_altpll.v
    Info (12023): Found entity 1: mem_clk_altpll File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v Line: 29
Info (12128): Elaborating entity "mem_clk_altpll" for hierarchy "mem_clk:myTest|altpll:altpll_component|mem_clk_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:VGAtiming" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 183
Info (12128): Elaborating entity "SRAM_controller" for hierarchy "SRAM_controller:SRAM" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 199
Warning (10036): Verilog HDL or VHDL warning at SRAM_controller.sv(55): object "roundRobinCache" assigned a value but never read File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv Line: 55
Warning (10230): Verilog HDL assignment warning at SRAM_controller.sv(140): truncated value with size 32 to match size of target (8) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv Line: 140
Warning (10230): Verilog HDL assignment warning at SRAM_controller.sv(196): truncated value with size 32 to match size of target (8) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv Line: 196
Info (12128): Elaborating entity "SRAM_FIFO" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv Line: 81
Info (12128): Elaborating entity "dcfifo" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 79
Info (12130): Elaborated megafunction instantiation "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 79
Info (12133): Instantiated megafunction "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 79
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_egf1.tdf
    Info (12023): Found entity 1: dcfifo_egf1 File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_egf1" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf
    Info (12023): Found entity 1: a_graycounter_nn6 File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/a_graycounter_nn6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nn6" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_nn6:rdptr_g1p" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf
    Info (12023): Found entity 1: a_graycounter_j5c File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/a_graycounter_j5c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_j5c" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|a_graycounter_j5c:wrptr_g1p" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d421.tdf
    Info (12023): Found entity 1: altsyncram_d421 File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d421" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ip7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ip7 File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ip7" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8 File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dffpipe_tu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_ip7:rs_dgwp|dffpipe_tu8:dffpipe8" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3u7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3u7 File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_3u7.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_3u7" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|alt_synch_pipe_3u7:ws_dgrp" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
    Info (12023): Found entity 1: cmpr_966 File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/cmpr_966.tdf Line: 22
Info (12128): Elaborating entity "cmpr_966" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf
    Info (12023): Found entity 1: cmpr_866 File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/cmpr_866.tdf Line: 22
Info (12128): Elaborating entity "cmpr_866" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|cmpr_866:rdempty_eq_comp1_msb" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf Line: 81
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[16]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 519
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[17]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 549
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[18]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 579
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[19]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 609
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[21]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 669
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[16]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 519
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[17]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 549
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[18]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 579
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[19]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 609
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[21]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 669
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[16]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 519
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[17]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 549
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[18]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 579
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[19]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 609
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[21]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 669
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[16]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 519
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[17]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 549
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[18]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 579
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[19]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 609
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[21]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 669
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[16]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 519
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[17]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 549
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[18]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 579
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[19]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 609
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[21]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 669
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[16]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 519
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[17]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 549
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[18]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 579
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[19]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 609
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[21]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 669
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[16]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 519
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[17]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 549
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[18]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 579
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[19]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 609
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[21]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 669
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[16]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 519
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[17]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 549
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[18]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 579
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[19]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 609
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[20]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 639
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[21]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 669
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[22]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 699
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[23]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 729
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[24]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 759
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[25]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 789
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[26]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 819
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[27]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 849
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[28]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 879
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[29]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 909
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[30]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 939
        Warning (14320): Synthesized away node "SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|q_b[31]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf Line: 969
Warning (12241): 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "AddressToSRAM[1][11]" merged with LATCH primitive "AddressToSRAM[1][8]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
    Info (13026): Duplicate LATCH primitive "AddressToSRAM[1][10]" merged with LATCH primitive "AddressToSRAM[1][8]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
    Info (13026): Duplicate LATCH primitive "AddressToSRAM[1][9]" merged with LATCH primitive "AddressToSRAM[1][8]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
    Info (13026): Duplicate LATCH primitive "DataToSRAM[1][8]" merged with LATCH primitive "DataToSRAM[1][0]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
    Info (13026): Duplicate LATCH primitive "DataToSRAM[1][6]" merged with LATCH primitive "DataToSRAM[1][2]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
    Info (13026): Duplicate LATCH primitive "DataToSRAM[1][10]" merged with LATCH primitive "DataToSRAM[1][2]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
    Info (13026): Duplicate LATCH primitive "DataToSRAM[1][14]" merged with LATCH primitive "DataToSRAM[1][2]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 55
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 9
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 9
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 9
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 9
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 46
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 46
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 137 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/finnn/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "mem_clk:myTest|altpll:altpll_component|mem_clk_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v Line: 43
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 15
Info (21057): Implemented 1241 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 75 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 830 logic cells
    Info (21064): Implemented 296 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 282 warnings
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Sat Nov 24 22:10:12 2018
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/finnn/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg.


