Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Sep 30 00:08:22 2016
| Host         : DESKTOP-18JVU9T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_design_1_wrapper_control_sets_placed.rpt
| Design       : zynq_design_1_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   112 |
| Minimum Number of register sites lost to control set restrictions |   313 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             172 |           57 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             231 |           75 |
| Yes          | No                    | No                     |             710 |          166 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             686 |          164 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                                        Enable Signal                                                                                                        |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                            |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                         |                                                                                                                                                                            |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                      |                1 |              3 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32]  | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                  |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]  | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_DUAL.aw_active_reg_0                                                    |                4 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]  | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]  | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16]  | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]  | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                   | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[0].w_issuing_cnt_reg[0]               | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[8]               | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]  | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8]  | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                   | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                           |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8]   | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en_mod                                                                                                 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                              |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                     | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                    |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                                   | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                    |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                   | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]                                                           | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/gen_master_slots[1].r_issuing_cnt_reg[8]                                                           | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]   | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[1]                                                                                                                |                                                                                                                                                                            |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                             |                                                                                                                                                                            |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                           |                                                                                                                                                                            |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | zynq_design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                             | zynq_design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                         |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                                 | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                           |                                                                                                                                                                            |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                             | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                    |                4 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                           |                                                                                                                                                                            |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                             | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                              |                4 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                |                                                                                                                                                                            |                4 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                           |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                         | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                   | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                    |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                     |                                                                                                                                                                            |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                            |                5 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_4_out                                                                                                                         | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_int[11]_i_1_n_0                                                |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_25_out                                                                                                                        | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                    |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                              |                                                                                                                                                                            |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                            |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                           |                                                                                                                                                                            |                4 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_temp[11]_i_1_n_0                                                                                                | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                    |                4 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[11]_i_1_n_0                                                                         | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                              |                                                                                                                                                                            |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4        |                                                                                                                                                                            |                4 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                           |                                                                                                                                                                            |                4 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in    |                                                                                                                                                                            |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                            |                4 |             13 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                              |                                                                                                                                                                            |                3 |             13 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                           |                                                                                                                                                                            |                2 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                         |                                                                                                                                                                            |                2 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in    |                                                                                                                                                                            |                2 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_3[0]                                |                                                                                                                                                                            |                3 |             15 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                     | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                    |                4 |             17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                           | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                    |                8 |             18 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                              |                                                                                                                                                                            |                5 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               13 |             27 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                   |                                                                                                                                                                            |               10 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | zynq_design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                     |               10 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                              | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                6 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                             | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                6 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                  | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                    |                5 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                         |                                                                                                                                                                            |                7 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                                            |                7 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                          |                                                                                                                                                                            |                7 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                          |                                                                                                                                                                            |                6 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                    | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_int[11]_i_1_n_0                                                |                5 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                    |               18 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld42_out                                                                                                            |                                                                                                                                                                            |                8 |             34 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                      |                                                                                                                                                                            |                9 |             34 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                            |                9 |             34 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             36 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             36 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                            |                9 |             45 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_2[0]                                |                                                                                                                                                                            |                9 |             45 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                           |                                                                                                                                                                            |                7 |             47 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                        |                9 |             47 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                            |               11 |             47 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                         |                                                                                                                                                                            |                7 |             47 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                    |                                                                                                                                                                            |               14 |             47 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | zynq_design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               14 |             59 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             |                                                                                                                                                                            |               58 |            173 |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


