// Seed: 3048938295
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 ();
  always
    if ((1)) begin
      #id_1 begin
        $display(id_1(1, id_1));
      end
      @(*) begin
        id_1 = id_1;
        if (id_1) id_1 <= 1'h0 - id_1;
        return 1;
        id_1 = 1;
      end
    end
  always return id_2;
  reg id_3;
  assign id_3 = 1'b0 ? 1 : id_2;
  reg id_4;
  reg id_5 = id_2;
  always $display(id_2);
  uwire id_6;
  always id_2.id_4 <= 1;
  assign id_3 = 1'b0;
  wire id_7;
  wire id_8;
  module_0(
      id_6, id_7
  );
  assign id_6 = 1;
endmodule
