arch              	circuit      	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k4_n4_v7_bidir.xml	dsip.blif    	c5b2073     	success   	     	1815               	2012                 	912                 	767                   	27          	27           	341    	229   	197        	-1          	-1      	28625                	7.35229       	-1897.65            	-7.35229            	17599            	20                               	8.20042            	-2150.52 	-8.20042 	-1      	-1      	0.427504 	32.7828   	30.5847             	-1         	-1          	-1         
k4_n4_v7_bidir.xml	elliptic.blif	c5b2073     	success   	     	4855               	4969                 	2223                	1153                  	31          	31           	908    	131   	114        	-1          	-1      	70164                	22.5057       	-12217.7            	-22.5057            	44932            	15                               	23.1401            	-12997.6 	-23.1401 	-1      	-1      	1.69953  	43.1924   	38.3237             	-1         	-1          	-1         
