# Altera_NIDS

NIDS with stateful inspection, reassembly and pattern matching
Altera OpenCL and custom RTL (System Verilog)
