PCI: Add #defines for Enter Compliance, Transmit Margin

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-240.el8
commit-author Bjorn Helgaas <bhelgaas@google.com>
commit bbdb2f5ecdf1e66b2f09710134db3c2e5c43a958
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-240.el8/bbdb2f5e.failed

Add definitions for the Enter Compliance and Transmit Margin fields of the
PCIe Link Control 2 register.

Link: https://lore.kernel.org/r/20191112173503.176611-2-helgaas@kernel.org
	Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
	Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
(cherry picked from commit bbdb2f5ecdf1e66b2f09710134db3c2e5c43a958)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	include/uapi/linux/pci_regs.h
diff --cc include/uapi/linux/pci_regs.h
index fedc8107747f,5869e5778a05..000000000000
--- a/include/uapi/linux/pci_regs.h
+++ b/include/uapi/linux/pci_regs.h
@@@ -670,6 -672,9 +670,12 @@@
  #define  PCI_EXP_LNKCTL2_TLS_5_0GT	0x0002 /* Supported Speed 5GT/s */
  #define  PCI_EXP_LNKCTL2_TLS_8_0GT	0x0003 /* Supported Speed 8GT/s */
  #define  PCI_EXP_LNKCTL2_TLS_16_0GT	0x0004 /* Supported Speed 16GT/s */
++<<<<<<< HEAD
++=======
+ #define  PCI_EXP_LNKCTL2_TLS_32_0GT	0x0005 /* Supported Speed 32GT/s */
+ #define  PCI_EXP_LNKCTL2_ENTER_COMP	0x0010 /* Enter Compliance */
+ #define  PCI_EXP_LNKCTL2_TX_MARGIN	0x0380 /* Transmit Margin */
++>>>>>>> bbdb2f5ecdf1 (PCI: Add #defines for Enter Compliance, Transmit Margin)
  #define PCI_EXP_LNKSTA2		50	/* Link Status 2 */
  #define PCI_CAP_EXP_ENDPOINT_SIZEOF_V2	52	/* v2 endpoints with link end here */
  #define PCI_EXP_SLTCAP2		52	/* Slot Capabilities 2 */
* Unmerged path include/uapi/linux/pci_regs.h
