// Seed: 123406092
module module_0 ();
  generate
    wire id_1;
    ;
  endgenerate
  logic [7:0] id_2;
  assign id_2[1'd0 :-1] = id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd13,
    parameter id_3  = 32'd61
) (
    output wor id_0,
    output wand id_1,
    output logic id_2,
    input supply0 void _id_3,
    input wand id_4,
    output wor id_5,
    output logic id_6,
    input tri0 id_7
);
  logic [7:0] id_9 = id_4;
  always id_6 <= (id_9[id_3][id_3]);
  wire id_10[-1 : -1], id_11;
  always_comb id_2 = id_10 * -1;
  wire id_12;
  wire _id_13;
  module_0 modCall_1 ();
  wire [id_13 : 1] id_14;
endmodule
