
---------- Begin Simulation Statistics ----------
final_tick                               1421806794000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 241551                       # Simulator instruction rate (inst/s)
host_mem_usage                                8531492                       # Number of bytes of host memory used
host_op_rate                                   241551                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   413.99                       # Real time elapsed on the host
host_tick_rate                               67461811                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000024                       # Number of instructions simulated
sim_ops                                     100000024                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027929                       # Number of seconds simulated
sim_ticks                                 27928586000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        39500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        39500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        38500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data           22                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       118500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       118500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       115500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       115500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.120000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.120000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data           11                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     33429161                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33429172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15022.046822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15021.918339                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15728.378527                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15728.378527                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data            5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     32727654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32727659                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10538071000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10538071000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.545455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.020985                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020985                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       701507                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        701513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       409945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       409945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4585797500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4585797500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       291562                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       291562                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5794562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5794562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 28176.305416                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28176.305416                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19510.874266                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19510.874266                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5383631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5383631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11578517361                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11578517361                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.070917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       410931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       410931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       163456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       163456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4828453609                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4828453609                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.042708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       247475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       247475                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.253137                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.763441                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             11318                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              93                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       285815                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6674                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data           11                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     39223723                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39223734                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19881.187411                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19881.080181                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 17464.944167                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17464.944167                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     38111285                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         38111290                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  22116588361                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22116588361                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.545455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028361                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028362                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1112438                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1112444                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       573401                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       573401                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9414251109                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9414251109                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.013743                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013743                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       539037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       539037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data           11                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     39223723                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39223734                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19881.187411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19881.080181                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 17464.944167                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17464.944167                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     38111285                       # number of overall hits
system.cpu.dcache.overall_hits::total        38111290                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  22116588361                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22116588361                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.545455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028361                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028362                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1112438                       # number of overall misses
system.cpu.dcache.overall_misses::total       1112444                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       573401                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       573401                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9414251109                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9414251109                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.013743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       539037                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       539037                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 538534                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             71.701450                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        314329294                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.085751                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   510.700456                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000167                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.997462                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            539046                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         314329294                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           510.786207                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38650380                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1393878208500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       497233                       # number of writebacks
system.cpu.dcache.writebacks::total            497233                       # number of writebacks
system.cpu.dtb.data_accesses                       11                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                           11                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                       11                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                           11                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     16964471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16964491                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 23919.144342                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23917.097960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 22326.488855                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22326.488855                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     16941096                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16941114                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    559109999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    559109999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        23375                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         23377                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         2604                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2604                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    463743500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    463743500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        20771                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20771                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.444444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          944                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     16964471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16964491                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 23919.144342                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23917.097960                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 22326.488855                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22326.488855                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     16941096                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16941114                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    559109999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    559109999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001378                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001378                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        23375                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          23377                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         2604                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2604                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    463743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    463743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001224                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001224                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        20771                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20771                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     16964471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16964491                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 23919.144342                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23917.097960                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 22326.488855                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22326.488855                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     16941096                       # number of overall hits
system.cpu.icache.overall_hits::total        16941114                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    559109999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    559109999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001378                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001378                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        23375                       # number of overall misses
system.cpu.icache.overall_misses::total         23377                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         2604                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2604                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    463743500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    463743500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001224                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001224                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        20771                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20771                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  20261                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            816.535262                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        135736701                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.112873                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   497.366129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000220                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.971418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             20773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         135736701                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           497.479002                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16961887                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1393878208500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        20261                       # number of writebacks
system.cpu.icache.writebacks::total             20261                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      20                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          20                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 20                       # number of times the integer registers were written
system.cpu.num_load_insts                          11                       # Number of load instructions
system.cpu.num_mem_refs                            11                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     45.00%     45.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     45.00% # Class of executed instruction
system.cpu.op_class::MemRead                       11     55.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27928576000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.InvalidateReq_accesses::.switch_cpus.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                11                       # number of InvalidateReq hits
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.541667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.541667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_misses::.switch_cpus.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data       240500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       240500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.541667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.541667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        20771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 91478.310502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91408.745247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81478.310502                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81478.310502                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        18143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    240405000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    240405000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.126523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.126607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    214125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    214125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.126523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.126510                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2628                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2628                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.switch_cpus.data       247468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            247468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92588.595831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92588.595831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82588.595831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82588.595831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       224871                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                224871                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2092224500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2092224500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.091313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.091313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.switch_cpus.data        22597                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22597                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1866254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1866254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.091313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.091313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22597                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       291548                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        291554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 122311.699312                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122234.049307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 112311.699312                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 112311.699312                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       282103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            282103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1155234000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1155234000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.032396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         9445                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1060784000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1060784000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.032396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         9445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9445                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        20261                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        20261                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        20261                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            20261                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       497233                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       497233                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       497233                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           497233                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst        20771                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       539016                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               559795                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 91478.310502                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101350.056176                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100578.565661                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81478.310502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91350.056176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90601.773868                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.inst        18143                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       506974                       # number of demand (read+write) hits
system.l2.demand_hits::total                   525117                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst    240405000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3247458500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3487863500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.126523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.059445                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061948                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         2628                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        32042                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34678                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    214125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2927038500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3141163500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.126523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.059445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst         2628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        32042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34670                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        20771                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       539016                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              559795                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 91478.310502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101350.056176                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100578.565661                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81478.310502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91350.056176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90601.773868                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.inst        18143                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       506974                       # number of overall hits
system.l2.overall_hits::total                  525117                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst    240405000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3247458500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3487863500                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.126523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.059445                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061948                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         2628                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        32042                       # number of overall misses
system.l2.overall_misses::total                 34678                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    214125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2927038500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3141163500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.126523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.059445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.061933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst         2628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        32042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34670                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           3354                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::2          608                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4907                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25822                       # Occupied blocks per task id
system.l2.tags.avg_refs                     32.234482                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 17932526                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      11.659721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.811208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.693148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2150.604517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 18476.171157                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.065631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.563848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.630064                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31337                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.956329                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     34702                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  17932526                       # Number of tag accesses
system.l2.tags.tagsinuse                 20645.939752                       # Cycle average of tags in use
system.l2.tags.total_refs                     1118601                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              1393878208500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                2553                       # number of writebacks
system.l2.writebacks::total                      2553                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     746056.05                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                49428.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples      2553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     32042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     30678.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        79.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         5.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      11.27                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         4583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6022217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6026800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              4583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             13749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      6022217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     73426130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79466680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5850350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             4583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            13749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6022217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     73426130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85317030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5850350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5850350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        10397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.013754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.546862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.767153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2704     26.01%     26.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5934     57.07%     83.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          424      4.08%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          210      2.02%     89.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          143      1.38%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           94      0.90%     91.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          104      1.00%     92.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           55      0.53%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          729      7.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10397                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2218880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2218880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  162176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               163392                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       168192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        168320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       168192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      2050688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2219392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       163392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          163392                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        32042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     40335.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50174.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       168192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      2050688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6022216.806822945364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 73426130.488668501377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    106001750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1607680250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks         2553                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 118312490.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       162176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 5806810.269592596218                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 302051787750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          156                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               72839                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2378                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          156                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        32042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2553                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2553                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    72.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               85                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008882062250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     222.198718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.924589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1684.600477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          154     98.72%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   23946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     34670                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 34670                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       34670                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 74.90                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    25969                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  173350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   27770444500                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1713682000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1063619500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.721752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              138     88.46%     88.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.56%     91.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8      5.13%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      3.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                     2553                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2553                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                       2553                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                32.82                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     838                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            346961850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 35028840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2158400190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            332.285570                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     81674000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     275600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  19590906750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2734218750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     512861500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4733315000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             41828640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 18618270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1049937120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               117867120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         651518400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4855401120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             9280266120                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          26910714500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                4598820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            353855430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 39205740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2140119150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            330.877620                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     74621500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     268840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  19800249250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2557738000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     533903500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4693223750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             38579040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 20838345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       982166400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               129676680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         635537760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4891972320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             9240944055                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          26902870000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                8628660                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2382784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2382784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            57107000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          182983750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             34691                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   34691    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               34691                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38040                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              12081                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2553                       # Transaction distribution
system.membus.trans_dist::CleanEvict              796                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22597                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22597                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12081                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.117889                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits         6845821                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      7949360                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           87                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       453356                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5476866                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        10195                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       675688                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       665493                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        12886386                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         3169964                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       253228                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       452244                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           10411009                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7715303                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           46                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     23774635                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    107165721                       # Number of instructions committed
system.switch_cpus.commit.committedOps      107165721                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     52372663                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.046215                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.945006                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     27616212     52.73%     52.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      6759667     12.91%     65.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3276818      6.26%     71.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1863820      3.56%     75.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1795545      3.43%     78.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1617957      3.09%     81.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       824818      1.57%     83.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       902523      1.72%     85.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7715303     14.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     52372663                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            2946002                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      2639325                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          97844299                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              28810749                       # Number of loads committed
system.switch_cpus.commit.membars                  22                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      7550743      7.05%      7.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     62948454     58.74%     65.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       290536      0.27%     66.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       987494      0.92%     66.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp         5316      0.00%     66.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       582899      0.54%     67.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult         2400      0.00%     67.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     67.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       192523      0.18%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            1      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     28220989     26.33%     94.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      5208997      4.86%     98.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       589782      0.55%     99.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       585587      0.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    107165721                       # Class of committed instruction
system.switch_cpus.commit.refs               34605333                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.558571                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.558571                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      18326962                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          2767                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved      6711188                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      140602749                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         14468666                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          20746770                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         574454                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          9122                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles       1502352                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         41260855                       # DTB accesses
system.switch_cpus.dtb.data_acv                     3                       # DTB access violations
system.switch_cpus.dtb.data_hits             40888408                       # DTB hits
system.switch_cpus.dtb.data_misses             372447                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         35016688                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     3                       # DTB read access violations
system.switch_cpus.dtb.read_hits             34744192                       # DTB read hits
system.switch_cpus.dtb.read_misses             272496                       # DTB read misses
system.switch_cpus.dtb.write_accesses         6244167                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             6144216                       # DTB write hits
system.switch_cpus.dtb.write_misses             99951                       # DTB write misses
system.switch_cpus.fetch.Branches            12886386                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          16964471                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              37166072                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        129355                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              146024828                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles         1507                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        13529                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1154066                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.230703                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     17861013                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     10025980                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.614255                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     55619205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.625439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.394350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         31565418     56.75%     56.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1615563      2.90%     59.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1678601      3.02%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1598017      2.87%     65.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1737041      3.12%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1278697      2.30%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1076534      1.94%     72.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4097513      7.37%     80.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         10971821     19.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     55619205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           1998957                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1971660                       # number of floating regfile writes
system.switch_cpus.idleCycles                  237947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       586754                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11667962                       # Number of branches executed
system.switch_cpus.iew.exec_nop               8454579                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.101225                       # Inst execution rate
system.switch_cpus.iew.exec_refs             41427113                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6244177                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2820928                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      37026111                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           40                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        34192                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7214436                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    133545186                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      35182936                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1240040                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     117368469                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          11412                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        672746                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         574454                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        681744                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        11009                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1313850                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3318                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8960                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          775                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      8215351                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1419852                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         8960                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       413381                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       173373                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          84289074                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             115152444                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.849355                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          71591329                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.061552                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              116154442                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        163556522                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        98471028                       # number of integer regfile writes
system.switch_cpus.ipc                       1.790281                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.790281                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       386718      0.33%      0.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      74023837     62.41%     62.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       303613      0.26%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       989808      0.83%     63.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp         5888      0.00%     63.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       583629      0.49%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         2570      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     64.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       192534      0.16%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            2      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     35221762     29.70%     94.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5717447      4.82%     99.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       592630      0.50%     99.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       588074      0.50%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      118608512                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         2957488                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      5912780                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      2952788                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      2969202                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2786636                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023494                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          847144     30.40%     30.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            117      0.00%     30.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd            20      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             1      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            2      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            19      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     30.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1739028     62.41%     92.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        197994      7.11%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          780      0.03%     99.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         1530      0.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      118050942                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    290206971                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    112199656                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    147220732                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          125090537                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         118608512                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           70                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     25090562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       496889                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13136493                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     55619205                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.132510                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.290343                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     20725772     37.26%     37.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7353987     13.22%     50.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6808589     12.24%     62.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      6254817     11.25%     73.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4670213      8.40%     82.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3070190      5.52%     87.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3456699      6.21%     94.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      2130604      3.83%     97.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1148334      2.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     55619205                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.123426                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        16966357                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            16964471                       # ITB hits
system.switch_cpus.itb.fetch_misses              1886                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      1261810                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       818169                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     37026111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7214436                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          387191                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         192557                       # number of misc regfile writes
system.switch_cpus.numCycles                 55857152                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF  27928586000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles         3740159                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      86032807                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         177927                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         15253407                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3235245                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         15316                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     183167744                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      137698367                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    112212236                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          21523908                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         395577                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         574454                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       4633128                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         26179382                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2005980                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    180969024                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles      9894148                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts       771780                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7324447                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            174094721                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           265128967                       # The number of ROB writes
system.switch_cpus.timesIdled                    2618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        61807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1616626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1678433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2626176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     66320320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               68946496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1421806794000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1076797000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          31184943                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         808537497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    163392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           563173                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002980                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 563168    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             563173                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       558795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1118614                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              5                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                            3354                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            312327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       499786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        20261                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           42102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           247468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          247468                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       291554                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           24                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           24                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
