INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_async_read/ram_single_port_async_read.srcs/sources_1/new/ram_sp_async_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sp_async_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_async_read/ram_single_port_async_read.srcs/sim_1/new/ram_sp_async_read_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sp_async_read_tb
