<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver bram v4_0: xbram_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xbram_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a37a12273ae704ac9e23bfe89ce53d492">XBRAM_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ab725a51eb27a5248a3ffa4650aa25e07">XBram_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ab76c2f1e7202bdf221a8cc09b51f8abb">XBram_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a14aba3e96b949e4227f213067e79be2a">XBram_In16</a>&nbsp;&nbsp;&nbsp;Xil_In16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ab5b11d6cd4455c7b160bfee616abb6af">XBram_Out16</a>&nbsp;&nbsp;&nbsp;Xil_Out16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a034ea94a5823e55f60eb79cf26a3cd00">XBram_In8</a>&nbsp;&nbsp;&nbsp;Xil_In8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a0892d0d529947ffa511a5ccc49661cb8">XBram_Out8</a>&nbsp;&nbsp;&nbsp;Xil_Out8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a65c3e2f96ab713a71079e4597c3d4b3b">XBram_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XBram_Out32((BaseAddress) + (RegOffset), (u32)(Data))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aa1021011d8c25fa885737c6ca9695742">XBram_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XBram_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa9682ea50df45368189078864618a7cd"></a> Register offsets for this device. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ab88ad395282af43eaf6890c73e1a767d">XBRAM_ECC_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a1bd9b2cad381c89b81b18e4784b357d3">XBRAM_ECC_EN_IRQ_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a5a60015301177917f16c852b91a804a8">XBRAM_ECC_ON_OFF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a5984531e736eafd1a13193da61cba776">XBRAM_CE_CNT_OFFSET</a>&nbsp;&nbsp;&nbsp;0xC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ad84de0d6fe7b326b75f3a204f09bcb6c">XBRAM_CE_FFD_0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a53c453716e72763bd19786d217fc3bbc">XBRAM_CE_FFD_1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x104</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a2a535c1b67c8a9a5269177d101e2c756">XBRAM_CE_FFD_2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x108</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aaca415ca0a5618f930cf32fd013297fc">XBRAM_CE_FFD_3_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a2869a0061c7ff0ade8b507135f404b02">XBRAM_CE_FFD_4_OFFSET</a>&nbsp;&nbsp;&nbsp;0x110</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a70ced7f84d7536867d282a9661229d58">XBRAM_CE_FFD_5_OFFSET</a>&nbsp;&nbsp;&nbsp;0x114</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a8d2bc01b2692925c5843a33e1e78ab3c">XBRAM_CE_FFD_6_OFFSET</a>&nbsp;&nbsp;&nbsp;0x118</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a8af82dcc00374f78cb3bc37f10647cae">XBRAM_CE_FFD_7_OFFSET</a>&nbsp;&nbsp;&nbsp;0x11C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a20bd5998265b96d7c360adc99254b4bb">XBRAM_CE_FFD_8_OFFSET</a>&nbsp;&nbsp;&nbsp;0x120</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#af989dfcfdb9eab43c4b129f9eba174a5">XBRAM_CE_FFD_9_OFFSET</a>&nbsp;&nbsp;&nbsp;0x124</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a00296613e6a8e8bd4c9909667fb3e676">XBRAM_CE_FFD_10_OFFSET</a>&nbsp;&nbsp;&nbsp;0x128</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a3c2b4f9ea2b4a54b0c344e28e1f6b5e6">XBRAM_CE_FFD_11_OFFSET</a>&nbsp;&nbsp;&nbsp;0x12C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a37f64a964cff8950a5a2e6218eb1862b">XBRAM_CE_FFD_12_OFFSET</a>&nbsp;&nbsp;&nbsp;0x130</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a660100eb180ce92f5867c54e4b5aadc3">XBRAM_CE_FFD_13_OFFSET</a>&nbsp;&nbsp;&nbsp;0x134</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a7b7b39f7a8bce2acd90325d9a64348a5">XBRAM_CE_FFD_14_OFFSET</a>&nbsp;&nbsp;&nbsp;0x138</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a39196d0c535fd2154c7396fcb071da7b">XBRAM_CE_FFD_15_OFFSET</a>&nbsp;&nbsp;&nbsp;0x13C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a9b40093406a921feff2f6419c4e9c592">XBRAM_CE_FFD_16_OFFSET</a>&nbsp;&nbsp;&nbsp;0x140</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a5b1f1bb5835a7331a9ed62d1cb011c6b">XBRAM_CE_FFD_17_OFFSET</a>&nbsp;&nbsp;&nbsp;0x144</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ad307a7a392ee15347020e84dc06145f2">XBRAM_CE_FFD_18_OFFSET</a>&nbsp;&nbsp;&nbsp;0x148</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aa066298a3df7ae0cd1cded665037553b">XBRAM_CE_FFD_19_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a80b471a580edfdda8a91842ff6d1832b">XBRAM_CE_FFD_20_OFFSET</a>&nbsp;&nbsp;&nbsp;0x150</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a4d2212a596f185087b0a6fcc259aad8d">XBRAM_CE_FFD_21_OFFSET</a>&nbsp;&nbsp;&nbsp;0x154</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a22b9375c4c6979bf4b9ff0f46da20144">XBRAM_CE_FFD_22_OFFSET</a>&nbsp;&nbsp;&nbsp;0x158</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a362cc644b2d14ce18e880ac7357409c5">XBRAM_CE_FFD_23_OFFSET</a>&nbsp;&nbsp;&nbsp;0x15C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aeddcfb5854b88e4335db26dba0a6acd6">XBRAM_CE_FFD_24_OFFSET</a>&nbsp;&nbsp;&nbsp;0x160</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a432d170d7c49d50b98d6cdeab18357c1">XBRAM_CE_FFD_25_OFFSET</a>&nbsp;&nbsp;&nbsp;0x164</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a9a6769c89417b38c032900b5d27db888">XBRAM_CE_FFD_26_OFFSET</a>&nbsp;&nbsp;&nbsp;0x168</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aa5f596746613deedf350c2a05fa83c41">XBRAM_CE_FFD_27_OFFSET</a>&nbsp;&nbsp;&nbsp;0x16C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aa77a0f1427e291c95321811a2f0df97b">XBRAM_CE_FFD_28_OFFSET</a>&nbsp;&nbsp;&nbsp;0x170</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ab32289b47942c90cb79feb34cec01b91">XBRAM_CE_FFD_29_OFFSET</a>&nbsp;&nbsp;&nbsp;0x174</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a0ddc18fca994ef2701ff7c5a85946f1a">XBRAM_CE_FFD_30_OFFSET</a>&nbsp;&nbsp;&nbsp;0x178</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aac5b99e4d9e561ad68f834abc34e8374">XBRAM_CE_FFD_31_OFFSET</a>&nbsp;&nbsp;&nbsp;0x17C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a80f2eea8b2d7528428940b32a65f4d62">XBRAM_CE_FFE_0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x180</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aff1d136a2dc08caa938225b04fef25d1">XBRAM_CE_FFE_1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x184</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aeb0dd722ff7c9322979747aaf8ffa86b">XBRAM_CE_FFE_2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x188</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#adabeed9529bc2962622ed92eaef3fa47">XBRAM_CE_FFE_3_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ac53b5b051994ba0dc8a93047e326d0f4">XBRAM_CE_FFE_4_OFFSET</a>&nbsp;&nbsp;&nbsp;0x190</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aed34dd3c61cfd7ee159eacccee9d2b9b">XBRAM_CE_FFE_5_OFFSET</a>&nbsp;&nbsp;&nbsp;0x194</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#af10601214d7b5cb9dd1ada50456c53ae">XBRAM_CE_FFE_6_OFFSET</a>&nbsp;&nbsp;&nbsp;0x198</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a75dffd37d7d0c364d58f4c887953b83f">XBRAM_CE_FFE_7_OFFSET</a>&nbsp;&nbsp;&nbsp;0x19C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ae96a0892360cfffc7fa3b3919d35af4a">XBRAM_CE_FFA_0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ac43dab292efb11b1bd7a285552713bb7">XBRAM_CE_FFA_1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ae3cd6bccc199556243b6e055c9e3bcb6">XBRAM_UE_FFD_0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a020822cb899b212488baa0b907a1e0ff">XBRAM_UE_FFD_1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x204</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#adc99002d47b36d4cdc6f3d497c836367">XBRAM_UE_FFD_2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x208</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#af277f72cc70d8588d491a07c89667c37">XBRAM_UE_FFD_3_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a19934429ae7fa3d24018f6f518863329">XBRAM_UE_FFD_4_OFFSET</a>&nbsp;&nbsp;&nbsp;0x210</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ace645c7df0709c482d1c4893948ea8fc">XBRAM_UE_FFD_5_OFFSET</a>&nbsp;&nbsp;&nbsp;0x214</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a991c6cca9fdaa5741f900edad1eda0f9">XBRAM_UE_FFD_6_OFFSET</a>&nbsp;&nbsp;&nbsp;0x218</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ad5e650ca47f6d403cc0c23c7f35926c5">XBRAM_UE_FFD_7_OFFSET</a>&nbsp;&nbsp;&nbsp;0x21C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#acfbd53de7823e3ca1281fda81bf0eee9">XBRAM_UE_FFD_8_OFFSET</a>&nbsp;&nbsp;&nbsp;0x220</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a064745425d89b3f03090e6eab65511e9">XBRAM_UE_FFD_9_OFFSET</a>&nbsp;&nbsp;&nbsp;0x224</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a51a163c0ff81cd783f6ca5cee38578c6">XBRAM_UE_FFD_10_OFFSET</a>&nbsp;&nbsp;&nbsp;0x228</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a5fa6a1deabc09186bad48d3ce8de751d">XBRAM_UE_FFD_11_OFFSET</a>&nbsp;&nbsp;&nbsp;0x22C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a340cc5cf5e2021cdb80f1b3dc8096b1a">XBRAM_UE_FFD_12_OFFSET</a>&nbsp;&nbsp;&nbsp;0x230</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a287a2aa0e47e06e0b3573e737645e87d">XBRAM_UE_FFD_13_OFFSET</a>&nbsp;&nbsp;&nbsp;0x234</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a5fab9920aa039d8c0f11d3c24dd2522c">XBRAM_UE_FFD_14_OFFSET</a>&nbsp;&nbsp;&nbsp;0x238</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a3954b06a008318176f626efd83879d9b">XBRAM_UE_FFD_15_OFFSET</a>&nbsp;&nbsp;&nbsp;0x23C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a3913509be0f7ba4a818d07da1a832737">XBRAM_UE_FFD_16_OFFSET</a>&nbsp;&nbsp;&nbsp;0x240</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a8ac75eeb2a34e03a7a8520a8d639ed6d">XBRAM_UE_FFD_17_OFFSET</a>&nbsp;&nbsp;&nbsp;0x244</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a4c9813cc90627cd51a47773cbf95f52a">XBRAM_UE_FFD_18_OFFSET</a>&nbsp;&nbsp;&nbsp;0x248</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ae3aabef99425370d418dafe230790e88">XBRAM_UE_FFD_19_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a15ee9d19cf14b6fa4c85993906bba831">XBRAM_UE_FFD_20_OFFSET</a>&nbsp;&nbsp;&nbsp;0x250</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a1dcdc21c8880d9aa3817070d834141ee">XBRAM_UE_FFD_21_OFFSET</a>&nbsp;&nbsp;&nbsp;0x254</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aa44103fb2588cb618503fa85f6ee2cdd">XBRAM_UE_FFD_22_OFFSET</a>&nbsp;&nbsp;&nbsp;0x258</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#af554747914f2c008c3f3bc88ae959f88">XBRAM_UE_FFD_23_OFFSET</a>&nbsp;&nbsp;&nbsp;0x25C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a88054e126d45f0c5365d00dacf730851">XBRAM_UE_FFD_24_OFFSET</a>&nbsp;&nbsp;&nbsp;0x260</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a682f4fa42e60f80eaad9699e6602f100">XBRAM_UE_FFD_25_OFFSET</a>&nbsp;&nbsp;&nbsp;0x264</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aeb56686ebf310e2de8d393eb9b3b5d2b">XBRAM_UE_FFD_26_OFFSET</a>&nbsp;&nbsp;&nbsp;0x268</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a1c2383b058df1f51f2d17a8490c297f6">XBRAM_UE_FFD_27_OFFSET</a>&nbsp;&nbsp;&nbsp;0x26C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a06d2e06dfc0a89e37ae11798af6dc289">XBRAM_UE_FFD_28_OFFSET</a>&nbsp;&nbsp;&nbsp;0x270</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a62f24e3b288b752071ebbaffb61b436c">XBRAM_UE_FFD_29_OFFSET</a>&nbsp;&nbsp;&nbsp;0x274</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ac6b0c902d6e9f2f2ff1fc50fc103882f">XBRAM_UE_FFD_30_OFFSET</a>&nbsp;&nbsp;&nbsp;0x278</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a93a70726c0f7980c86431bf3679280e2">XBRAM_UE_FFD_31_OFFSET</a>&nbsp;&nbsp;&nbsp;0x27C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ace262620dce703d728892d4091962a92">XBRAM_UE_FFE_0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x280</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a24653240a4fb4e604c851da56e14ad5d">XBRAM_UE_FFE_1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x284</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ad538dc3e048d58f1a740b820dd9435f1">XBRAM_UE_FFE_2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x288</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aaa71a742311aedc8025ad23ade124298">XBRAM_UE_FFE_3_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a5d745fd5f8a6af5f88e929be6a976d27">XBRAM_UE_FFE_4_OFFSET</a>&nbsp;&nbsp;&nbsp;0x290</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a2036da79fe3041d68a87eeacb9752d21">XBRAM_UE_FFE_5_OFFSET</a>&nbsp;&nbsp;&nbsp;0x294</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#acda7d9738f05d3e7d3287e7fa27ac2a3">XBRAM_UE_FFE_6_OFFSET</a>&nbsp;&nbsp;&nbsp;0x298</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aeff9efbeedd055f223f53b215653d367">XBRAM_UE_FFE_7_OFFSET</a>&nbsp;&nbsp;&nbsp;0x29C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a2668f65a7a32f076244671b399e7e22a">XBRAM_UE_FFA_0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ace4bc70050f62d21da25858032b4dc09">XBRAM_UE_FFA_1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a4327d8d346ed2ff2258df3897efcbcac">XBRAM_FI_D_0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x300</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a167bc4cbc6b7419cc695926fced4c81f">XBRAM_FI_D_1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x304</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a9f6cc6e12cfa98ec984c4cb3e098b788">XBRAM_FI_D_2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x308</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a3029a3c7c79f9f140ba14c96b38831a8">XBRAM_FI_D_3_OFFSET</a>&nbsp;&nbsp;&nbsp;0x30C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#adc1261408bc53307c6115765559c20aa">XBRAM_FI_D_4_OFFSET</a>&nbsp;&nbsp;&nbsp;0x310</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#adf7ec54c98166a66aaf97e6e3c6bb471">XBRAM_FI_D_5_OFFSET</a>&nbsp;&nbsp;&nbsp;0x314</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a50539ee3694da7ffec33e702bae35b6c">XBRAM_FI_D_6_OFFSET</a>&nbsp;&nbsp;&nbsp;0x318</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a6ba64bfd64c2ecb72658ad84dd8682c4">XBRAM_FI_D_7_OFFSET</a>&nbsp;&nbsp;&nbsp;0x31C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a34276fc1ad44947d1545b3a60a42613c">XBRAM_FI_D_8_OFFSET</a>&nbsp;&nbsp;&nbsp;0x320</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ab3431301bd1dcbb1f1ef04509a278140">XBRAM_FI_D_9_OFFSET</a>&nbsp;&nbsp;&nbsp;0x324</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#acf3ff9e2d2cb7d4f322c500d85627490">XBRAM_FI_D_10_OFFSET</a>&nbsp;&nbsp;&nbsp;0x328</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ac771132cbf4274f62afe142bd7ff2ea2">XBRAM_FI_D_11_OFFSET</a>&nbsp;&nbsp;&nbsp;0x32C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ad2f25266372cc0e30e16b7d0db59225f">XBRAM_FI_D_12_OFFSET</a>&nbsp;&nbsp;&nbsp;0x330</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ad0396bceb3bb788d56ccf185b85aa6a9">XBRAM_FI_D_13_OFFSET</a>&nbsp;&nbsp;&nbsp;0x334</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#aaca82f0ca4d7173cd674b954026108fb">XBRAM_FI_D_14_OFFSET</a>&nbsp;&nbsp;&nbsp;0x338</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a213c6e8d33faa8e918b88f4132c3251c">XBRAM_FI_D_15_OFFSET</a>&nbsp;&nbsp;&nbsp;0x33C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#af76da6dc3f5451299ed0cc1a514abd19">XBRAM_FI_D_16_OFFSET</a>&nbsp;&nbsp;&nbsp;0x340</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a1fcd0a4e54ef5703186d022defd87d3a">XBRAM_FI_D_17_OFFSET</a>&nbsp;&nbsp;&nbsp;0x344</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a878d7b4a4e7182fc5552b679089828e1">XBRAM_FI_D_18_OFFSET</a>&nbsp;&nbsp;&nbsp;0x348</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a205e9bf1a66308b549f2122ebb6b347d">XBRAM_FI_D_19_OFFSET</a>&nbsp;&nbsp;&nbsp;0x34C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a46cf5511cb6949ddec9ef23ddaf4bc0d">XBRAM_FI_D_20_OFFSET</a>&nbsp;&nbsp;&nbsp;0x350</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ab3a504a7e6e2e2f2a79d710c7d082939">XBRAM_FI_D_21_OFFSET</a>&nbsp;&nbsp;&nbsp;0x354</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a0a9250291f63e7d27f7bbac3d30d66c5">XBRAM_FI_D_22_OFFSET</a>&nbsp;&nbsp;&nbsp;0x358</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a17bc17dd12706c541ee4b32fb4d8c5ce">XBRAM_FI_D_23_OFFSET</a>&nbsp;&nbsp;&nbsp;0x35C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a5292e1f3c0ff481c4a181520f963e5a0">XBRAM_FI_D_24_OFFSET</a>&nbsp;&nbsp;&nbsp;0x360</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#abcd8cd94272a7fa34de7c4c28b407825">XBRAM_FI_D_25_OFFSET</a>&nbsp;&nbsp;&nbsp;0x364</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a4b1e60432d61c19d78666f716dcf7204">XBRAM_FI_D_26_OFFSET</a>&nbsp;&nbsp;&nbsp;0x368</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a9ac5e4cdcdce0073e6ba27bab4bdb190">XBRAM_FI_D_27_OFFSET</a>&nbsp;&nbsp;&nbsp;0x36C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a13b4e7320cd339df9a4dc634c5532e56">XBRAM_FI_D_28_OFFSET</a>&nbsp;&nbsp;&nbsp;0x370</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a821ce4763c0423eb0464ad3f24f69f36">XBRAM_FI_D_29_OFFSET</a>&nbsp;&nbsp;&nbsp;0x374</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a4c50d9511de680aa9ab19173c0095a8e">XBRAM_FI_D_30_OFFSET</a>&nbsp;&nbsp;&nbsp;0x378</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a6a322042e5de4e040a05afac619234e3">XBRAM_FI_D_31_OFFSET</a>&nbsp;&nbsp;&nbsp;0x37C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a50aa03f49e4a6d7cfe7f463f8f7f07e1">XBRAM_FI_ECC_0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x380</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a4ca449a3a5d6dc1367a8a1846c8412dc">XBRAM_FI_ECC_1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x384</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ab1a7c145c2051e173bd7a552079dde3c">XBRAM_FI_ECC_2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x388</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a242c5934b9a6d44f728d9f3e79273de7">XBRAM_FI_ECC_3_OFFSET</a>&nbsp;&nbsp;&nbsp;0x38C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a37e4b9036be2eb508976c48ddab45f81">XBRAM_FI_ECC_4_OFFSET</a>&nbsp;&nbsp;&nbsp;0x390</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#ab00c62906a72e957204b8b53fb45518f">XBRAM_FI_ECC_5_OFFSET</a>&nbsp;&nbsp;&nbsp;0x394</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a847d106f744e61162ef6788733623cb0">XBRAM_FI_ECC_6_OFFSET</a>&nbsp;&nbsp;&nbsp;0x398</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#acbb201dcba8ad81f0b95680074718824">XBRAM_FI_ECC_7_OFFSET</a>&nbsp;&nbsp;&nbsp;0x39C</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Status and Enable Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp06e64022f503ac170140e995ad29c0ba"></a> Bit definitions for the ECC status register and ECC interrupt enable register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a20bf7d2989ac1a6106bee563c75c236e">XBRAM_IR_CE_MASK</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a2802e1adab23086a18d40feaa21647ab">XBRAM_IR_UE_MASK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xbram__hw_8h.html#a8b01c0b7cae31073a32887283a730adf">XBRAM_IR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and driver functions (or macros) that can be used to access the device. The user should refer to the hardware device specification for more details of the device operation.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.00a sa   24/11/10 First release
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a5984531e736eafd1a13193da61cba776"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_CNT_OFFSET" ref="a5984531e736eafd1a13193da61cba776" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_CNT_OFFSET&nbsp;&nbsp;&nbsp;0xC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error counter Register </p>

</div>
</div>
<a class="anchor" id="ae96a0892360cfffc7fa3b3919d35af4a"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFA_0_OFFSET" ref="ae96a0892360cfffc7fa3b3919d35af4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFA_0_OFFSET&nbsp;&nbsp;&nbsp;0x1C0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing address Register 31-0 </p>

</div>
</div>
<a class="anchor" id="ac43dab292efb11b1bd7a285552713bb7"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFA_1_OFFSET" ref="ac43dab292efb11b1bd7a285552713bb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFA_1_OFFSET&nbsp;&nbsp;&nbsp;0x1C4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing address Register 63-32 </p>

</div>
</div>
<a class="anchor" id="ad84de0d6fe7b326b75f3a204f09bcb6c"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_0_OFFSET" ref="ad84de0d6fe7b326b75f3a204f09bcb6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_0_OFFSET&nbsp;&nbsp;&nbsp;0x100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 31-0 </p>

</div>
</div>
<a class="anchor" id="a00296613e6a8e8bd4c9909667fb3e676"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_10_OFFSET" ref="a00296613e6a8e8bd4c9909667fb3e676" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_10_OFFSET&nbsp;&nbsp;&nbsp;0x128</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 351-320 </p>

</div>
</div>
<a class="anchor" id="a3c2b4f9ea2b4a54b0c344e28e1f6b5e6"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_11_OFFSET" ref="a3c2b4f9ea2b4a54b0c344e28e1f6b5e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_11_OFFSET&nbsp;&nbsp;&nbsp;0x12C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 383-352 </p>

</div>
</div>
<a class="anchor" id="a37f64a964cff8950a5a2e6218eb1862b"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_12_OFFSET" ref="a37f64a964cff8950a5a2e6218eb1862b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_12_OFFSET&nbsp;&nbsp;&nbsp;0x130</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 415-384 </p>

</div>
</div>
<a class="anchor" id="a660100eb180ce92f5867c54e4b5aadc3"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_13_OFFSET" ref="a660100eb180ce92f5867c54e4b5aadc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_13_OFFSET&nbsp;&nbsp;&nbsp;0x134</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 447-416 </p>

</div>
</div>
<a class="anchor" id="a7b7b39f7a8bce2acd90325d9a64348a5"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_14_OFFSET" ref="a7b7b39f7a8bce2acd90325d9a64348a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_14_OFFSET&nbsp;&nbsp;&nbsp;0x138</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 479-448 </p>

</div>
</div>
<a class="anchor" id="a39196d0c535fd2154c7396fcb071da7b"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_15_OFFSET" ref="a39196d0c535fd2154c7396fcb071da7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_15_OFFSET&nbsp;&nbsp;&nbsp;0x13C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 511-480 </p>

</div>
</div>
<a class="anchor" id="a9b40093406a921feff2f6419c4e9c592"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_16_OFFSET" ref="a9b40093406a921feff2f6419c4e9c592" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_16_OFFSET&nbsp;&nbsp;&nbsp;0x140</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 543-512 </p>

</div>
</div>
<a class="anchor" id="a5b1f1bb5835a7331a9ed62d1cb011c6b"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_17_OFFSET" ref="a5b1f1bb5835a7331a9ed62d1cb011c6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_17_OFFSET&nbsp;&nbsp;&nbsp;0x144</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 575-544 </p>

</div>
</div>
<a class="anchor" id="ad307a7a392ee15347020e84dc06145f2"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_18_OFFSET" ref="ad307a7a392ee15347020e84dc06145f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_18_OFFSET&nbsp;&nbsp;&nbsp;0x148</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 607-576 </p>

</div>
</div>
<a class="anchor" id="aa066298a3df7ae0cd1cded665037553b"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_19_OFFSET" ref="aa066298a3df7ae0cd1cded665037553b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_19_OFFSET&nbsp;&nbsp;&nbsp;0x14C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 639-608 </p>

</div>
</div>
<a class="anchor" id="a53c453716e72763bd19786d217fc3bbc"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_1_OFFSET" ref="a53c453716e72763bd19786d217fc3bbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_1_OFFSET&nbsp;&nbsp;&nbsp;0x104</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 63-32 </p>

</div>
</div>
<a class="anchor" id="a80b471a580edfdda8a91842ff6d1832b"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_20_OFFSET" ref="a80b471a580edfdda8a91842ff6d1832b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_20_OFFSET&nbsp;&nbsp;&nbsp;0x150</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 671-640 </p>

</div>
</div>
<a class="anchor" id="a4d2212a596f185087b0a6fcc259aad8d"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_21_OFFSET" ref="a4d2212a596f185087b0a6fcc259aad8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_21_OFFSET&nbsp;&nbsp;&nbsp;0x154</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 703-672 </p>

</div>
</div>
<a class="anchor" id="a22b9375c4c6979bf4b9ff0f46da20144"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_22_OFFSET" ref="a22b9375c4c6979bf4b9ff0f46da20144" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_22_OFFSET&nbsp;&nbsp;&nbsp;0x158</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 735-704 </p>

</div>
</div>
<a class="anchor" id="a362cc644b2d14ce18e880ac7357409c5"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_23_OFFSET" ref="a362cc644b2d14ce18e880ac7357409c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_23_OFFSET&nbsp;&nbsp;&nbsp;0x15C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 767-736 </p>

</div>
</div>
<a class="anchor" id="aeddcfb5854b88e4335db26dba0a6acd6"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_24_OFFSET" ref="aeddcfb5854b88e4335db26dba0a6acd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_24_OFFSET&nbsp;&nbsp;&nbsp;0x160</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 799-768 </p>

</div>
</div>
<a class="anchor" id="a432d170d7c49d50b98d6cdeab18357c1"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_25_OFFSET" ref="a432d170d7c49d50b98d6cdeab18357c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_25_OFFSET&nbsp;&nbsp;&nbsp;0x164</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 831-800 </p>

</div>
</div>
<a class="anchor" id="a9a6769c89417b38c032900b5d27db888"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_26_OFFSET" ref="a9a6769c89417b38c032900b5d27db888" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_26_OFFSET&nbsp;&nbsp;&nbsp;0x168</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 863-832 </p>

</div>
</div>
<a class="anchor" id="aa5f596746613deedf350c2a05fa83c41"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_27_OFFSET" ref="aa5f596746613deedf350c2a05fa83c41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_27_OFFSET&nbsp;&nbsp;&nbsp;0x16C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 895-864 </p>

</div>
</div>
<a class="anchor" id="aa77a0f1427e291c95321811a2f0df97b"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_28_OFFSET" ref="aa77a0f1427e291c95321811a2f0df97b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_28_OFFSET&nbsp;&nbsp;&nbsp;0x170</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 927-896 </p>

</div>
</div>
<a class="anchor" id="ab32289b47942c90cb79feb34cec01b91"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_29_OFFSET" ref="ab32289b47942c90cb79feb34cec01b91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_29_OFFSET&nbsp;&nbsp;&nbsp;0x174</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 959-928 </p>

</div>
</div>
<a class="anchor" id="a2a535c1b67c8a9a5269177d101e2c756"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_2_OFFSET" ref="a2a535c1b67c8a9a5269177d101e2c756" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_2_OFFSET&nbsp;&nbsp;&nbsp;0x108</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 95-64 </p>

</div>
</div>
<a class="anchor" id="a0ddc18fca994ef2701ff7c5a85946f1a"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_30_OFFSET" ref="a0ddc18fca994ef2701ff7c5a85946f1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_30_OFFSET&nbsp;&nbsp;&nbsp;0x178</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 991-960 </p>

</div>
</div>
<a class="anchor" id="aac5b99e4d9e561ad68f834abc34e8374"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_31_OFFSET" ref="aac5b99e4d9e561ad68f834abc34e8374" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_31_OFFSET&nbsp;&nbsp;&nbsp;0x17C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 1023-992 </p>

</div>
</div>
<a class="anchor" id="aaca415ca0a5618f930cf32fd013297fc"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_3_OFFSET" ref="aaca415ca0a5618f930cf32fd013297fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_3_OFFSET&nbsp;&nbsp;&nbsp;0x10C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 127-96 </p>

</div>
</div>
<a class="anchor" id="a2869a0061c7ff0ade8b507135f404b02"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_4_OFFSET" ref="a2869a0061c7ff0ade8b507135f404b02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_4_OFFSET&nbsp;&nbsp;&nbsp;0x110</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 159-128 </p>

</div>
</div>
<a class="anchor" id="a70ced7f84d7536867d282a9661229d58"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_5_OFFSET" ref="a70ced7f84d7536867d282a9661229d58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_5_OFFSET&nbsp;&nbsp;&nbsp;0x114</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 191-160 </p>

</div>
</div>
<a class="anchor" id="a8d2bc01b2692925c5843a33e1e78ab3c"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_6_OFFSET" ref="a8d2bc01b2692925c5843a33e1e78ab3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_6_OFFSET&nbsp;&nbsp;&nbsp;0x118</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 223-192 </p>

</div>
</div>
<a class="anchor" id="a8af82dcc00374f78cb3bc37f10647cae"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_7_OFFSET" ref="a8af82dcc00374f78cb3bc37f10647cae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_7_OFFSET&nbsp;&nbsp;&nbsp;0x11C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 255-224 </p>

</div>
</div>
<a class="anchor" id="a20bd5998265b96d7c360adc99254b4bb"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_8_OFFSET" ref="a20bd5998265b96d7c360adc99254b4bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_8_OFFSET&nbsp;&nbsp;&nbsp;0x120</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 287-256 </p>

</div>
</div>
<a class="anchor" id="af989dfcfdb9eab43c4b129f9eba174a5"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFD_9_OFFSET" ref="af989dfcfdb9eab43c4b129f9eba174a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFD_9_OFFSET&nbsp;&nbsp;&nbsp;0x124</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing data Register, 319-288 </p>

</div>
</div>
<a class="anchor" id="a80f2eea8b2d7528428940b32a65f4d62"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFE_0_OFFSET" ref="a80f2eea8b2d7528428940b32a65f4d62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFE_0_OFFSET&nbsp;&nbsp;&nbsp;0x180</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing ECC Register, 31-0 </p>

</div>
</div>
<a class="anchor" id="aff1d136a2dc08caa938225b04fef25d1"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFE_1_OFFSET" ref="aff1d136a2dc08caa938225b04fef25d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFE_1_OFFSET&nbsp;&nbsp;&nbsp;0x184</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing ECC Register, 63-32 </p>

</div>
</div>
<a class="anchor" id="aeb0dd722ff7c9322979747aaf8ffa86b"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFE_2_OFFSET" ref="aeb0dd722ff7c9322979747aaf8ffa86b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFE_2_OFFSET&nbsp;&nbsp;&nbsp;0x188</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing ECC Register, 95-64 </p>

</div>
</div>
<a class="anchor" id="adabeed9529bc2962622ed92eaef3fa47"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFE_3_OFFSET" ref="adabeed9529bc2962622ed92eaef3fa47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFE_3_OFFSET&nbsp;&nbsp;&nbsp;0x18C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing ECC Register, 127-96 </p>

</div>
</div>
<a class="anchor" id="ac53b5b051994ba0dc8a93047e326d0f4"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFE_4_OFFSET" ref="ac53b5b051994ba0dc8a93047e326d0f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFE_4_OFFSET&nbsp;&nbsp;&nbsp;0x190</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing ECC Register, 159-128 </p>

</div>
</div>
<a class="anchor" id="aed34dd3c61cfd7ee159eacccee9d2b9b"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFE_5_OFFSET" ref="aed34dd3c61cfd7ee159eacccee9d2b9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFE_5_OFFSET&nbsp;&nbsp;&nbsp;0x194</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing ECC Register, 191-160 </p>

</div>
</div>
<a class="anchor" id="af10601214d7b5cb9dd1ada50456c53ae"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFE_6_OFFSET" ref="af10601214d7b5cb9dd1ada50456c53ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFE_6_OFFSET&nbsp;&nbsp;&nbsp;0x198</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing ECC Register, 223-192 </p>

</div>
</div>
<a class="anchor" id="a75dffd37d7d0c364d58f4c887953b83f"></a><!-- doxytag: member="xbram_hw.h::XBRAM_CE_FFE_7_OFFSET" ref="a75dffd37d7d0c364d58f4c887953b83f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_CE_FFE_7_OFFSET&nbsp;&nbsp;&nbsp;0x19C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable error first failing ECC Register, 255-224 </p>

</div>
</div>
<a class="anchor" id="a1bd9b2cad381c89b81b18e4784b357d3"></a><!-- doxytag: member="xbram_hw.h::XBRAM_ECC_EN_IRQ_OFFSET" ref="a1bd9b2cad381c89b81b18e4784b357d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_ECC_EN_IRQ_OFFSET&nbsp;&nbsp;&nbsp;0x4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC interrupt enable Register </p>

</div>
</div>
<a class="anchor" id="a5a60015301177917f16c852b91a804a8"></a><!-- doxytag: member="xbram_hw.h::XBRAM_ECC_ON_OFF_OFFSET" ref="a5a60015301177917f16c852b91a804a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_ECC_ON_OFF_OFFSET&nbsp;&nbsp;&nbsp;0x8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC on/off register </p>

</div>
</div>
<a class="anchor" id="ab88ad395282af43eaf6890c73e1a767d"></a><!-- doxytag: member="xbram_hw.h::XBRAM_ECC_STATUS_OFFSET" ref="ab88ad395282af43eaf6890c73e1a767d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_ECC_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECC status Register </p>

</div>
</div>
<a class="anchor" id="a4327d8d346ed2ff2258df3897efcbcac"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_0_OFFSET" ref="a4327d8d346ed2ff2258df3897efcbcac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_0_OFFSET&nbsp;&nbsp;&nbsp;0x300</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 31-0 </p>

</div>
</div>
<a class="anchor" id="acf3ff9e2d2cb7d4f322c500d85627490"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_10_OFFSET" ref="acf3ff9e2d2cb7d4f322c500d85627490" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_10_OFFSET&nbsp;&nbsp;&nbsp;0x328</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 351-320 </p>

</div>
</div>
<a class="anchor" id="ac771132cbf4274f62afe142bd7ff2ea2"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_11_OFFSET" ref="ac771132cbf4274f62afe142bd7ff2ea2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_11_OFFSET&nbsp;&nbsp;&nbsp;0x32C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 383-352 </p>

</div>
</div>
<a class="anchor" id="ad2f25266372cc0e30e16b7d0db59225f"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_12_OFFSET" ref="ad2f25266372cc0e30e16b7d0db59225f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_12_OFFSET&nbsp;&nbsp;&nbsp;0x330</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 415-384 </p>

</div>
</div>
<a class="anchor" id="ad0396bceb3bb788d56ccf185b85aa6a9"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_13_OFFSET" ref="ad0396bceb3bb788d56ccf185b85aa6a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_13_OFFSET&nbsp;&nbsp;&nbsp;0x334</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 447-416 </p>

</div>
</div>
<a class="anchor" id="aaca82f0ca4d7173cd674b954026108fb"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_14_OFFSET" ref="aaca82f0ca4d7173cd674b954026108fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_14_OFFSET&nbsp;&nbsp;&nbsp;0x338</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 479-448 </p>

</div>
</div>
<a class="anchor" id="a213c6e8d33faa8e918b88f4132c3251c"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_15_OFFSET" ref="a213c6e8d33faa8e918b88f4132c3251c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_15_OFFSET&nbsp;&nbsp;&nbsp;0x33C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 511-480 </p>

</div>
</div>
<a class="anchor" id="af76da6dc3f5451299ed0cc1a514abd19"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_16_OFFSET" ref="af76da6dc3f5451299ed0cc1a514abd19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_16_OFFSET&nbsp;&nbsp;&nbsp;0x340</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 543-512 </p>

</div>
</div>
<a class="anchor" id="a1fcd0a4e54ef5703186d022defd87d3a"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_17_OFFSET" ref="a1fcd0a4e54ef5703186d022defd87d3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_17_OFFSET&nbsp;&nbsp;&nbsp;0x344</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 575-544 </p>

</div>
</div>
<a class="anchor" id="a878d7b4a4e7182fc5552b679089828e1"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_18_OFFSET" ref="a878d7b4a4e7182fc5552b679089828e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_18_OFFSET&nbsp;&nbsp;&nbsp;0x348</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 607-576 </p>

</div>
</div>
<a class="anchor" id="a205e9bf1a66308b549f2122ebb6b347d"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_19_OFFSET" ref="a205e9bf1a66308b549f2122ebb6b347d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_19_OFFSET&nbsp;&nbsp;&nbsp;0x34C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 639-608 </p>

</div>
</div>
<a class="anchor" id="a167bc4cbc6b7419cc695926fced4c81f"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_1_OFFSET" ref="a167bc4cbc6b7419cc695926fced4c81f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_1_OFFSET&nbsp;&nbsp;&nbsp;0x304</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 63-32 </p>

</div>
</div>
<a class="anchor" id="a46cf5511cb6949ddec9ef23ddaf4bc0d"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_20_OFFSET" ref="a46cf5511cb6949ddec9ef23ddaf4bc0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_20_OFFSET&nbsp;&nbsp;&nbsp;0x350</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 671-640 </p>

</div>
</div>
<a class="anchor" id="ab3a504a7e6e2e2f2a79d710c7d082939"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_21_OFFSET" ref="ab3a504a7e6e2e2f2a79d710c7d082939" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_21_OFFSET&nbsp;&nbsp;&nbsp;0x354</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 703-672 </p>

</div>
</div>
<a class="anchor" id="a0a9250291f63e7d27f7bbac3d30d66c5"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_22_OFFSET" ref="a0a9250291f63e7d27f7bbac3d30d66c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_22_OFFSET&nbsp;&nbsp;&nbsp;0x358</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 735-704 </p>

</div>
</div>
<a class="anchor" id="a17bc17dd12706c541ee4b32fb4d8c5ce"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_23_OFFSET" ref="a17bc17dd12706c541ee4b32fb4d8c5ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_23_OFFSET&nbsp;&nbsp;&nbsp;0x35C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 767-736 </p>

</div>
</div>
<a class="anchor" id="a5292e1f3c0ff481c4a181520f963e5a0"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_24_OFFSET" ref="a5292e1f3c0ff481c4a181520f963e5a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_24_OFFSET&nbsp;&nbsp;&nbsp;0x360</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 799-768 </p>

</div>
</div>
<a class="anchor" id="abcd8cd94272a7fa34de7c4c28b407825"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_25_OFFSET" ref="abcd8cd94272a7fa34de7c4c28b407825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_25_OFFSET&nbsp;&nbsp;&nbsp;0x364</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 831-800 </p>

</div>
</div>
<a class="anchor" id="a4b1e60432d61c19d78666f716dcf7204"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_26_OFFSET" ref="a4b1e60432d61c19d78666f716dcf7204" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_26_OFFSET&nbsp;&nbsp;&nbsp;0x368</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 863-832 </p>

</div>
</div>
<a class="anchor" id="a9ac5e4cdcdce0073e6ba27bab4bdb190"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_27_OFFSET" ref="a9ac5e4cdcdce0073e6ba27bab4bdb190" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_27_OFFSET&nbsp;&nbsp;&nbsp;0x36C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 895-864 </p>

</div>
</div>
<a class="anchor" id="a13b4e7320cd339df9a4dc634c5532e56"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_28_OFFSET" ref="a13b4e7320cd339df9a4dc634c5532e56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_28_OFFSET&nbsp;&nbsp;&nbsp;0x370</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 927-896 </p>

</div>
</div>
<a class="anchor" id="a821ce4763c0423eb0464ad3f24f69f36"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_29_OFFSET" ref="a821ce4763c0423eb0464ad3f24f69f36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_29_OFFSET&nbsp;&nbsp;&nbsp;0x374</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 959-928 </p>

</div>
</div>
<a class="anchor" id="a9f6cc6e12cfa98ec984c4cb3e098b788"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_2_OFFSET" ref="a9f6cc6e12cfa98ec984c4cb3e098b788" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_2_OFFSET&nbsp;&nbsp;&nbsp;0x308</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 95-64 </p>

</div>
</div>
<a class="anchor" id="a4c50d9511de680aa9ab19173c0095a8e"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_30_OFFSET" ref="a4c50d9511de680aa9ab19173c0095a8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_30_OFFSET&nbsp;&nbsp;&nbsp;0x378</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 991-960 </p>

</div>
</div>
<a class="anchor" id="a6a322042e5de4e040a05afac619234e3"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_31_OFFSET" ref="a6a322042e5de4e040a05afac619234e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_31_OFFSET&nbsp;&nbsp;&nbsp;0x37C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 1023-992 </p>

</div>
</div>
<a class="anchor" id="a3029a3c7c79f9f140ba14c96b38831a8"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_3_OFFSET" ref="a3029a3c7c79f9f140ba14c96b38831a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_3_OFFSET&nbsp;&nbsp;&nbsp;0x30C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 127-96 </p>

</div>
</div>
<a class="anchor" id="adc1261408bc53307c6115765559c20aa"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_4_OFFSET" ref="adc1261408bc53307c6115765559c20aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_4_OFFSET&nbsp;&nbsp;&nbsp;0x310</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 159-128 </p>

</div>
</div>
<a class="anchor" id="adf7ec54c98166a66aaf97e6e3c6bb471"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_5_OFFSET" ref="adf7ec54c98166a66aaf97e6e3c6bb471" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_5_OFFSET&nbsp;&nbsp;&nbsp;0x314</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 191-160 </p>

</div>
</div>
<a class="anchor" id="a50539ee3694da7ffec33e702bae35b6c"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_6_OFFSET" ref="a50539ee3694da7ffec33e702bae35b6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_6_OFFSET&nbsp;&nbsp;&nbsp;0x318</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 223-192 </p>

</div>
</div>
<a class="anchor" id="a6ba64bfd64c2ecb72658ad84dd8682c4"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_7_OFFSET" ref="a6ba64bfd64c2ecb72658ad84dd8682c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_7_OFFSET&nbsp;&nbsp;&nbsp;0x31C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 255-224 </p>

</div>
</div>
<a class="anchor" id="a34276fc1ad44947d1545b3a60a42613c"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_8_OFFSET" ref="a34276fc1ad44947d1545b3a60a42613c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_8_OFFSET&nbsp;&nbsp;&nbsp;0x320</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 287-256 </p>

</div>
</div>
<a class="anchor" id="ab3431301bd1dcbb1f1ef04509a278140"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_D_9_OFFSET" ref="ab3431301bd1dcbb1f1ef04509a278140" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_D_9_OFFSET&nbsp;&nbsp;&nbsp;0x324</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection Data Register, 319-288 </p>

</div>
</div>
<a class="anchor" id="a50aa03f49e4a6d7cfe7f463f8f7f07e1"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_ECC_0_OFFSET" ref="a50aa03f49e4a6d7cfe7f463f8f7f07e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_ECC_0_OFFSET&nbsp;&nbsp;&nbsp;0x380</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection ECC Register, 31-0 </p>

</div>
</div>
<a class="anchor" id="a4ca449a3a5d6dc1367a8a1846c8412dc"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_ECC_1_OFFSET" ref="a4ca449a3a5d6dc1367a8a1846c8412dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_ECC_1_OFFSET&nbsp;&nbsp;&nbsp;0x384</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection ECC Register, 63-32 </p>

</div>
</div>
<a class="anchor" id="ab1a7c145c2051e173bd7a552079dde3c"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_ECC_2_OFFSET" ref="ab1a7c145c2051e173bd7a552079dde3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_ECC_2_OFFSET&nbsp;&nbsp;&nbsp;0x388</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection ECC Register, 95-64 </p>

</div>
</div>
<a class="anchor" id="a242c5934b9a6d44f728d9f3e79273de7"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_ECC_3_OFFSET" ref="a242c5934b9a6d44f728d9f3e79273de7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_ECC_3_OFFSET&nbsp;&nbsp;&nbsp;0x38C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection ECC Register, 127-96 </p>

</div>
</div>
<a class="anchor" id="a37e4b9036be2eb508976c48ddab45f81"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_ECC_4_OFFSET" ref="a37e4b9036be2eb508976c48ddab45f81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_ECC_4_OFFSET&nbsp;&nbsp;&nbsp;0x390</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection ECC Register, 159-128 </p>

</div>
</div>
<a class="anchor" id="ab00c62906a72e957204b8b53fb45518f"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_ECC_5_OFFSET" ref="ab00c62906a72e957204b8b53fb45518f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_ECC_5_OFFSET&nbsp;&nbsp;&nbsp;0x394</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection ECC Register, 191-160 </p>

</div>
</div>
<a class="anchor" id="a847d106f744e61162ef6788733623cb0"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_ECC_6_OFFSET" ref="a847d106f744e61162ef6788733623cb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_ECC_6_OFFSET&nbsp;&nbsp;&nbsp;0x398</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection ECC Register, 223-192 </p>

</div>
</div>
<a class="anchor" id="acbb201dcba8ad81f0b95680074718824"></a><!-- doxytag: member="xbram_hw.h::XBRAM_FI_ECC_7_OFFSET" ref="acbb201dcba8ad81f0b95680074718824" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_FI_ECC_7_OFFSET&nbsp;&nbsp;&nbsp;0x39C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fault injection ECC Register, 255-224 </p>

</div>
</div>
<a class="anchor" id="a37a12273ae704ac9e23bfe89ce53d492"></a><!-- doxytag: member="xbram_hw.h::XBRAM_HW_H" ref="a37a12273ae704ac9e23bfe89ce53d492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a14aba3e96b949e4227f213067e79be2a"></a><!-- doxytag: member="xbram_hw.h::XBram_In16" ref="a14aba3e96b949e4227f213067e79be2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBram_In16&nbsp;&nbsp;&nbsp;Xil_In16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab725a51eb27a5248a3ffa4650aa25e07"></a><!-- doxytag: member="xbram_hw.h::XBram_In32" ref="ab725a51eb27a5248a3ffa4650aa25e07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBram_In32&nbsp;&nbsp;&nbsp;Xil_In32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a034ea94a5823e55f60eb79cf26a3cd00"></a><!-- doxytag: member="xbram_hw.h::XBram_In8" ref="a034ea94a5823e55f60eb79cf26a3cd00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBram_In8&nbsp;&nbsp;&nbsp;Xil_In8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b01c0b7cae31073a32887283a730adf"></a><!-- doxytag: member="xbram_hw.h::XBRAM_IR_ALL_MASK" ref="a8b01c0b7cae31073a32887283a730adf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_IR_ALL_MASK&nbsp;&nbsp;&nbsp;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask of all bits </p>

</div>
</div>
<a class="anchor" id="a20bf7d2989ac1a6106bee563c75c236e"></a><!-- doxytag: member="xbram_hw.h::XBRAM_IR_CE_MASK" ref="a20bf7d2989ac1a6106bee563c75c236e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_IR_CE_MASK&nbsp;&nbsp;&nbsp;0x2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the correctable error </p>

</div>
</div>
<a class="anchor" id="a2802e1adab23086a18d40feaa21647ab"></a><!-- doxytag: member="xbram_hw.h::XBRAM_IR_UE_MASK" ref="a2802e1adab23086a18d40feaa21647ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_IR_UE_MASK&nbsp;&nbsp;&nbsp;0x1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask for the uncorrectable error </p>

</div>
</div>
<a class="anchor" id="ab5b11d6cd4455c7b160bfee616abb6af"></a><!-- doxytag: member="xbram_hw.h::XBram_Out16" ref="ab5b11d6cd4455c7b160bfee616abb6af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBram_Out16&nbsp;&nbsp;&nbsp;Xil_Out16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab76c2f1e7202bdf221a8cc09b51f8abb"></a><!-- doxytag: member="xbram_hw.h::XBram_Out32" ref="ab76c2f1e7202bdf221a8cc09b51f8abb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBram_Out32&nbsp;&nbsp;&nbsp;Xil_Out32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0892d0d529947ffa511a5ccc49661cb8"></a><!-- doxytag: member="xbram_hw.h::XBram_Out8" ref="a0892d0d529947ffa511a5ccc49661cb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBram_Out8&nbsp;&nbsp;&nbsp;Xil_Out8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1021011d8c25fa885737c6ca9695742"></a><!-- doxytag: member="xbram_hw.h::XBram_ReadReg" ref="aa1021011d8c25fa885737c6ca9695742" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBram_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XBram_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read a value from a BRAM register. A 32 bit read is performed.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the BRAM device registers. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset from the base to read from.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Data read from the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xbram__hw_8h.html#aa1021011d8c25fa885737c6ca9695742">XBram_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a2668f65a7a32f076244671b399e7e22a"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFA_0_OFFSET" ref="a2668f65a7a32f076244671b399e7e22a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFA_0_OFFSET&nbsp;&nbsp;&nbsp;0x2C0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing address Register 31-0 </p>

</div>
</div>
<a class="anchor" id="ace4bc70050f62d21da25858032b4dc09"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFA_1_OFFSET" ref="ace4bc70050f62d21da25858032b4dc09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFA_1_OFFSET&nbsp;&nbsp;&nbsp;0x2C4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing address Register 63-32 </p>

</div>
</div>
<a class="anchor" id="ae3cd6bccc199556243b6e055c9e3bcb6"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_0_OFFSET" ref="ae3cd6bccc199556243b6e055c9e3bcb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_0_OFFSET&nbsp;&nbsp;&nbsp;0x200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 31-0 </p>

</div>
</div>
<a class="anchor" id="a51a163c0ff81cd783f6ca5cee38578c6"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_10_OFFSET" ref="a51a163c0ff81cd783f6ca5cee38578c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_10_OFFSET&nbsp;&nbsp;&nbsp;0x228</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 351-320 </p>

</div>
</div>
<a class="anchor" id="a5fa6a1deabc09186bad48d3ce8de751d"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_11_OFFSET" ref="a5fa6a1deabc09186bad48d3ce8de751d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_11_OFFSET&nbsp;&nbsp;&nbsp;0x22C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 383-352 </p>

</div>
</div>
<a class="anchor" id="a340cc5cf5e2021cdb80f1b3dc8096b1a"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_12_OFFSET" ref="a340cc5cf5e2021cdb80f1b3dc8096b1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_12_OFFSET&nbsp;&nbsp;&nbsp;0x230</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 415-384 </p>

</div>
</div>
<a class="anchor" id="a287a2aa0e47e06e0b3573e737645e87d"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_13_OFFSET" ref="a287a2aa0e47e06e0b3573e737645e87d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_13_OFFSET&nbsp;&nbsp;&nbsp;0x234</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 447-416 </p>

</div>
</div>
<a class="anchor" id="a5fab9920aa039d8c0f11d3c24dd2522c"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_14_OFFSET" ref="a5fab9920aa039d8c0f11d3c24dd2522c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_14_OFFSET&nbsp;&nbsp;&nbsp;0x238</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 479-448 </p>

</div>
</div>
<a class="anchor" id="a3954b06a008318176f626efd83879d9b"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_15_OFFSET" ref="a3954b06a008318176f626efd83879d9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_15_OFFSET&nbsp;&nbsp;&nbsp;0x23C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 511-480 </p>

</div>
</div>
<a class="anchor" id="a3913509be0f7ba4a818d07da1a832737"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_16_OFFSET" ref="a3913509be0f7ba4a818d07da1a832737" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_16_OFFSET&nbsp;&nbsp;&nbsp;0x240</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 543-512 </p>

</div>
</div>
<a class="anchor" id="a8ac75eeb2a34e03a7a8520a8d639ed6d"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_17_OFFSET" ref="a8ac75eeb2a34e03a7a8520a8d639ed6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_17_OFFSET&nbsp;&nbsp;&nbsp;0x244</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 575-544 </p>

</div>
</div>
<a class="anchor" id="a4c9813cc90627cd51a47773cbf95f52a"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_18_OFFSET" ref="a4c9813cc90627cd51a47773cbf95f52a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_18_OFFSET&nbsp;&nbsp;&nbsp;0x248</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 607-576 </p>

</div>
</div>
<a class="anchor" id="ae3aabef99425370d418dafe230790e88"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_19_OFFSET" ref="ae3aabef99425370d418dafe230790e88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_19_OFFSET&nbsp;&nbsp;&nbsp;0x24C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 639-608 </p>

</div>
</div>
<a class="anchor" id="a020822cb899b212488baa0b907a1e0ff"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_1_OFFSET" ref="a020822cb899b212488baa0b907a1e0ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_1_OFFSET&nbsp;&nbsp;&nbsp;0x204</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 63-32 </p>

</div>
</div>
<a class="anchor" id="a15ee9d19cf14b6fa4c85993906bba831"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_20_OFFSET" ref="a15ee9d19cf14b6fa4c85993906bba831" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_20_OFFSET&nbsp;&nbsp;&nbsp;0x250</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 671-640 </p>

</div>
</div>
<a class="anchor" id="a1dcdc21c8880d9aa3817070d834141ee"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_21_OFFSET" ref="a1dcdc21c8880d9aa3817070d834141ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_21_OFFSET&nbsp;&nbsp;&nbsp;0x254</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 703-672 </p>

</div>
</div>
<a class="anchor" id="aa44103fb2588cb618503fa85f6ee2cdd"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_22_OFFSET" ref="aa44103fb2588cb618503fa85f6ee2cdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_22_OFFSET&nbsp;&nbsp;&nbsp;0x258</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 735-704 </p>

</div>
</div>
<a class="anchor" id="af554747914f2c008c3f3bc88ae959f88"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_23_OFFSET" ref="af554747914f2c008c3f3bc88ae959f88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_23_OFFSET&nbsp;&nbsp;&nbsp;0x25C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 767-736 </p>

</div>
</div>
<a class="anchor" id="a88054e126d45f0c5365d00dacf730851"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_24_OFFSET" ref="a88054e126d45f0c5365d00dacf730851" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_24_OFFSET&nbsp;&nbsp;&nbsp;0x260</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 799-768 </p>

</div>
</div>
<a class="anchor" id="a682f4fa42e60f80eaad9699e6602f100"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_25_OFFSET" ref="a682f4fa42e60f80eaad9699e6602f100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_25_OFFSET&nbsp;&nbsp;&nbsp;0x264</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 831-800 </p>

</div>
</div>
<a class="anchor" id="aeb56686ebf310e2de8d393eb9b3b5d2b"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_26_OFFSET" ref="aeb56686ebf310e2de8d393eb9b3b5d2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_26_OFFSET&nbsp;&nbsp;&nbsp;0x268</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 863-832 </p>

</div>
</div>
<a class="anchor" id="a1c2383b058df1f51f2d17a8490c297f6"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_27_OFFSET" ref="a1c2383b058df1f51f2d17a8490c297f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_27_OFFSET&nbsp;&nbsp;&nbsp;0x26C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 895-864 </p>

</div>
</div>
<a class="anchor" id="a06d2e06dfc0a89e37ae11798af6dc289"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_28_OFFSET" ref="a06d2e06dfc0a89e37ae11798af6dc289" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_28_OFFSET&nbsp;&nbsp;&nbsp;0x270</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 927-896 </p>

</div>
</div>
<a class="anchor" id="a62f24e3b288b752071ebbaffb61b436c"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_29_OFFSET" ref="a62f24e3b288b752071ebbaffb61b436c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_29_OFFSET&nbsp;&nbsp;&nbsp;0x274</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 959-928 </p>

</div>
</div>
<a class="anchor" id="adc99002d47b36d4cdc6f3d497c836367"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_2_OFFSET" ref="adc99002d47b36d4cdc6f3d497c836367" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_2_OFFSET&nbsp;&nbsp;&nbsp;0x208</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 95-64 </p>

</div>
</div>
<a class="anchor" id="ac6b0c902d6e9f2f2ff1fc50fc103882f"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_30_OFFSET" ref="ac6b0c902d6e9f2f2ff1fc50fc103882f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_30_OFFSET&nbsp;&nbsp;&nbsp;0x278</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 991-960 </p>

</div>
</div>
<a class="anchor" id="a93a70726c0f7980c86431bf3679280e2"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_31_OFFSET" ref="a93a70726c0f7980c86431bf3679280e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_31_OFFSET&nbsp;&nbsp;&nbsp;0x27C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 1023-992 </p>

</div>
</div>
<a class="anchor" id="af277f72cc70d8588d491a07c89667c37"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_3_OFFSET" ref="af277f72cc70d8588d491a07c89667c37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_3_OFFSET&nbsp;&nbsp;&nbsp;0x20C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 127-96 </p>

</div>
</div>
<a class="anchor" id="a19934429ae7fa3d24018f6f518863329"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_4_OFFSET" ref="a19934429ae7fa3d24018f6f518863329" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_4_OFFSET&nbsp;&nbsp;&nbsp;0x210</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 159-128 </p>

</div>
</div>
<a class="anchor" id="ace645c7df0709c482d1c4893948ea8fc"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_5_OFFSET" ref="ace645c7df0709c482d1c4893948ea8fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_5_OFFSET&nbsp;&nbsp;&nbsp;0x214</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 191-160 </p>

</div>
</div>
<a class="anchor" id="a991c6cca9fdaa5741f900edad1eda0f9"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_6_OFFSET" ref="a991c6cca9fdaa5741f900edad1eda0f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_6_OFFSET&nbsp;&nbsp;&nbsp;0x218</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 223-192 </p>

</div>
</div>
<a class="anchor" id="ad5e650ca47f6d403cc0c23c7f35926c5"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_7_OFFSET" ref="ad5e650ca47f6d403cc0c23c7f35926c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_7_OFFSET&nbsp;&nbsp;&nbsp;0x21C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 255-224 </p>

</div>
</div>
<a class="anchor" id="acfbd53de7823e3ca1281fda81bf0eee9"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_8_OFFSET" ref="acfbd53de7823e3ca1281fda81bf0eee9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_8_OFFSET&nbsp;&nbsp;&nbsp;0x220</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 287-256 </p>

</div>
</div>
<a class="anchor" id="a064745425d89b3f03090e6eab65511e9"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFD_9_OFFSET" ref="a064745425d89b3f03090e6eab65511e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFD_9_OFFSET&nbsp;&nbsp;&nbsp;0x224</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing data Register, 319-288 </p>

</div>
</div>
<a class="anchor" id="ace262620dce703d728892d4091962a92"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFE_0_OFFSET" ref="ace262620dce703d728892d4091962a92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFE_0_OFFSET&nbsp;&nbsp;&nbsp;0x280</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing ECC Register, 31-0 </p>

</div>
</div>
<a class="anchor" id="a24653240a4fb4e604c851da56e14ad5d"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFE_1_OFFSET" ref="a24653240a4fb4e604c851da56e14ad5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFE_1_OFFSET&nbsp;&nbsp;&nbsp;0x284</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing ECC Register, 63-32 </p>

</div>
</div>
<a class="anchor" id="ad538dc3e048d58f1a740b820dd9435f1"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFE_2_OFFSET" ref="ad538dc3e048d58f1a740b820dd9435f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFE_2_OFFSET&nbsp;&nbsp;&nbsp;0x288</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing ECC Register, 95-64 </p>

</div>
</div>
<a class="anchor" id="aaa71a742311aedc8025ad23ade124298"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFE_3_OFFSET" ref="aaa71a742311aedc8025ad23ade124298" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFE_3_OFFSET&nbsp;&nbsp;&nbsp;0x28C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing ECC Register, 127-96 </p>

</div>
</div>
<a class="anchor" id="a5d745fd5f8a6af5f88e929be6a976d27"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFE_4_OFFSET" ref="a5d745fd5f8a6af5f88e929be6a976d27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFE_4_OFFSET&nbsp;&nbsp;&nbsp;0x290</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing ECC Register, 159-128 </p>

</div>
</div>
<a class="anchor" id="a2036da79fe3041d68a87eeacb9752d21"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFE_5_OFFSET" ref="a2036da79fe3041d68a87eeacb9752d21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFE_5_OFFSET&nbsp;&nbsp;&nbsp;0x294</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing ECC Register, 191-160 </p>

</div>
</div>
<a class="anchor" id="acda7d9738f05d3e7d3287e7fa27ac2a3"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFE_6_OFFSET" ref="acda7d9738f05d3e7d3287e7fa27ac2a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFE_6_OFFSET&nbsp;&nbsp;&nbsp;0x298</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing ECC Register, 223-192 </p>

</div>
</div>
<a class="anchor" id="aeff9efbeedd055f223f53b215653d367"></a><!-- doxytag: member="xbram_hw.h::XBRAM_UE_FFE_7_OFFSET" ref="aeff9efbeedd055f223f53b215653d367" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBRAM_UE_FFE_7_OFFSET&nbsp;&nbsp;&nbsp;0x29C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Uncorrectable error first failing ECC Register, 255-224 </p>

</div>
</div>
<a class="anchor" id="a65c3e2f96ab713a71079e4597c3d4b3b"></a><!-- doxytag: member="xbram_hw.h::XBram_WriteReg" ref="a65c3e2f96ab713a71079e4597c3d4b3b" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XBram_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XBram_Out32((BaseAddress) + (RegOffset), (u32)(Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write a value to a BRAM register. A 32 bit write is performed.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the BRAM device register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset from the base to write to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the data written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xbram__hw_8h.html#a65c3e2f96ab713a71079e4597c3d4b3b">XBram_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
