Fitter report for health_cpld
Mon Aug 01 12:42:08 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. All Package Pins
 11. I/O Standard
 12. Dedicated Inputs I/O
 13. Output Pin Default Load For Reported TCO
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Interconnect Usage Summary
 19. LAB Macrocells
 20. Shareable Expander
 21. Logic Cell Interconnection
 22. Fitter Device Options
 23. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------+
; Fitter Summary                                                  ;
+-----------------------+-----------------------------------------+
; Fitter Status         ; Successful - Mon Aug 01 12:42:08 2011   ;
; Quartus II Version    ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name         ; health_cpld                             ;
; Top-level Entity Name ; health_cpld                             ;
; Family                ; MAX3000A                                ;
; Device                ; EPM3064ATI44-10                         ;
; Timing Models         ; Final                                   ;
; Total macrocells      ; 36 / 64 ( 56 % )                        ;
; Total pins            ; 28 / 34 ( 82 % )                        ;
+-----------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM3064ATI44-10 ;               ;
; Device Migration List                                                      ; EPM3064ATI44-10 ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Use TimeQuest Timing Analyzer                                              ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; On              ; On            ;
; Limit to One Fitting Attempt                                               ; Off             ; Off           ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Fitter Effort                                                              ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
; Use Best Effort Settings for Compilation                                   ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/cpld/health_cpld.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+-----------------------------------+--------------------------------------+
; Resource                          ; Usage                                ;
+-----------------------------------+--------------------------------------+
; Logic cells                       ; 36 / 64 ( 56 % )                     ;
; Registers                         ; 28 / 64 ( 44 % )                     ;
; Number of pterms used             ; 68                                   ;
; User inserted logic elements      ; 0                                    ;
; I/O pins                          ; 28 / 34 ( 82 % )                     ;
;     -- Clock pins                 ; 2 / 2 ( 100 % )                      ;
;     -- Dedicated input pins       ; 1 / 2 ( 50 % )                       ;
; Global signals                    ; 2                                    ;
; Shareable expanders               ; 1 / 64 ( 2 % )                       ;
; Parallel expanders                ; 0 / 60 ( 0 % )                       ;
; Cells using turbo bit             ; 36 / 64 ( 56 % )                     ;
; Maximum fan-out node              ; MPC_ENG_CLK                          ;
; Maximum fan-out                   ; 26                                   ;
; Highest non-global fan-out signal ; lpm_counter:WD_COUNTER_rtl_0|dffs[0] ;
; Highest non-global fan-out        ; 10                                   ;
; Total fan-out                     ; 235                                  ;
; Average fan-out                   ; 3.62                                 ;
+-----------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                           ;
+-----------------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Name            ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; I/O Standard ; Location assigned by ;
+-----------------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; APP1_OPN_EN     ; 28    ; --       ; 4   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; Fitter               ;
; APP2_OPN_EN     ; 3     ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; Fitter               ;
; ESC1_GPIO       ; 12    ; --       ; 2   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; ESC1_WDI_CPLD   ; 8     ; --       ; 2   ; 10                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; ESC2_GPIO       ; 13    ; --       ; 2   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; ESC2_WDI_CPLD   ; 10    ; --       ; 2   ; 10                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; IN_CONTROL      ; 34    ; --       ; 4   ; 0                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; I_AM_HEALTHY    ; 44    ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; MPC_CLK_OUT     ; 40    ; --       ; --  ; 0                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; MPC_ENG_CLK     ; 37    ; --       ; --  ; 26                    ; 0                  ; yes    ; 3.3-V LVTTL  ; User                 ;
; PEER_IN_CONTROL ; 35    ; --       ; 4   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; TAKE_CONTROL    ; 6     ; --       ; 1   ; 2                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; n_MPC_RESET     ; 42    ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; n_RST_OUT       ; 39    ; --       ; --  ; 26                    ; 0                  ; yes    ; 3.3-V LVTTL  ; User                 ;
+-----------------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                     ;
+-------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; ACTIVE_LED  ; 20    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; CONTROL     ; 22    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; CONTROL_INV ; 21    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; HEALTHY     ; 27    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; HEALTHY_INV ; 25    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; READY_LED   ; 23    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
+-------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                ;
+-----------------+-------+----------+-----+-----------------------+--------------------+--------+-----------------+----------------+------------+--------------+----------------------+-------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slow Slew Rate ; Open Drain ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+-----+-----------------------+--------------------+--------+-----------------+----------------+------------+--------------+----------------------+-------+----------------------+---------------------+
; IOP_TO_IOP_SRH1 ; 14    ; --       ; 2   ; 0                     ; 0                  ; no     ; no              ; no             ; yes        ; 3.3-V LVTTL  ; User                 ; 10 pF ; ~VCC~0 (inverted)    ; -                   ;
; IOP_TO_IOP_SRH2 ; 15    ; --       ; 2   ; 0                     ; 0                  ; no     ; no              ; no             ; yes        ; 3.3-V LVTTL  ; User                 ; 10 pF ; ~VCC~1 (inverted)    ; -                   ;
; IOP_TO_IOP_SRH3 ; 33    ; --       ; 4   ; 0                     ; 0                  ; no     ; no              ; no             ; no         ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; IOP_TO_IOP_SRH4 ; 31    ; --       ; 4   ; 0                     ; 0                  ; no     ; no              ; no             ; yes        ; 3.3-V LVTTL  ; User                 ; 10 pF ; ~VCC~2 (inverted)    ; -                   ;
+-----------------+-------+----------+-----+-----------------------+--------------------+--------+-----------------+----------------+------------+--------------+----------------------+-------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                       ;
+----------+------------+----------+-----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage  ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+-----------------+--------+--------------+---------+-----------------+
; 1        ; 6          ; --       ; TDI             ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 2        ; 7          ; --       ; RESERVED        ;        ;              ;         ;                 ;
; 3        ; 8          ; --       ; APP2_OPN_EN     ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 4        ; 9          ; --       ; GND             ; gnd    ;              ;         ;                 ;
; 5        ; 10         ; --       ; RESERVED        ;        ;              ;         ;                 ;
; 6        ; 11         ; --       ; TAKE_CONTROL    ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 7        ; 12         ; --       ; TMS             ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 13         ; --       ; ESC1_WDI_CPLD   ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 9        ; 14         ; --       ; VCCIO           ; power  ;              ; 3.3V    ;                 ;
; 10       ; 15         ; --       ; ESC2_WDI_CPLD   ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 11       ; 16         ; --       ; GND             ; gnd    ;              ;         ;                 ;
; 12       ; 17         ; --       ; ESC1_GPIO       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 13       ; 18         ; --       ; ESC2_GPIO       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 14       ; 19         ; --       ; IOP_TO_IOP_SRH1 ; bidir  ; 3.3-V LVTTL  ;         ; Y               ;
; 15       ; 20         ; --       ; IOP_TO_IOP_SRH2 ; bidir  ; 3.3-V LVTTL  ;         ; Y               ;
; 16       ; 21         ; --       ; GND             ; gnd    ;              ;         ;                 ;
; 17       ; 22         ; --       ; VCCINT          ; power  ;              ; 3.3V    ;                 ;
; 18       ; 23         ; --       ; RESERVED        ;        ;              ;         ;                 ;
; 19       ; 24         ; --       ; RESERVED        ;        ;              ;         ;                 ;
; 20       ; 25         ; --       ; ACTIVE_LED      ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 21       ; 26         ; --       ; CONTROL_INV     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 22       ; 27         ; --       ; CONTROL         ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 23       ; 28         ; --       ; READY_LED       ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 24       ; 29         ; --       ; GND             ; gnd    ;              ;         ;                 ;
; 25       ; 30         ; --       ; HEALTHY_INV     ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 26       ; 31         ; --       ; TCK             ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 27       ; 32         ; --       ; HEALTHY         ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 28       ; 33         ; --       ; APP1_OPN_EN     ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 29       ; 34         ; --       ; VCCIO           ; power  ;              ; 3.3V    ;                 ;
; 30       ; 35         ; --       ; GND             ; gnd    ;              ;         ;                 ;
; 31       ; 36         ; --       ; IOP_TO_IOP_SRH4 ; bidir  ; 3.3-V LVTTL  ;         ; Y               ;
; 32       ; 37         ; --       ; TDO             ; output ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 38         ; --       ; IOP_TO_IOP_SRH3 ; bidir  ; 3.3-V LVTTL  ;         ; Y               ;
; 34       ; 39         ; --       ; IN_CONTROL      ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 35       ; 40         ; --       ; PEER_IN_CONTROL ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 36       ; 41         ; --       ; GND             ; gnd    ;              ;         ;                 ;
; 37       ; 42         ; --       ; MPC_ENG_CLK     ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 38       ; 43         ; --       ; GND+            ;        ;              ;         ;                 ;
; 39       ; 0          ; --       ; n_RST_OUT       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 40       ; 1          ; --       ; MPC_CLK_OUT     ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 41       ; 2          ; --       ; VCCINT          ; power  ;              ; 3.3V    ;                 ;
; 42       ; 3          ; --       ; n_MPC_RESET     ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 43       ; 4          ; --       ; RESERVED        ;        ;              ;         ;                 ;
; 44       ; 5          ; --       ; I_AM_HEALTHY    ; input  ; 3.3-V LVTTL  ;         ; Y               ;
+----------+------------+----------+-----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; 3.3-V LVTTL  ; -          ; 3                    ; 0                 ; 0                 ; 3     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+---------------------------------------------------------------------------+
; Dedicated Inputs I/O                                                      ;
+-------------+-------+-------+-------+--------------+------------+---------+
; Name        ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+-------------+-------+-------+-------+--------------+------------+---------+
; MPC_CLK_OUT ; 40    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
; MPC_ENG_CLK ; 37    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
; n_RST_OUT   ; 39    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
+-------------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                              ;
+------------------------------------+------------+------+--------------------------------------------+--------------+
; Compilation Hierarchy Node         ; Macrocells ; Pins ; Full Hierarchy Name                        ; Library Name ;
+------------------------------------+------------+------+--------------------------------------------+--------------+
; |health_cpld                       ; 36         ; 28   ; |health_cpld                               ; work         ;
;    |lpm_counter:WD_COUNTER2_rtl_1| ; 9          ; 0    ; |health_cpld|lpm_counter:WD_COUNTER2_rtl_1 ; work         ;
;    |lpm_counter:WD_COUNTER_rtl_0|  ; 9          ; 0    ; |health_cpld|lpm_counter:WD_COUNTER_rtl_0  ; work         ;
+------------------------------------+------------+------+--------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                              ;
+---------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                                  ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+---------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; HEALTH_D_FF_CLR~4bal                  ; LC9      ; 1       ; Async. clear ; no     ; --                   ; --               ;
; MPC_ENG_CLK                           ; PIN_37   ; 26      ; Clock        ; yes    ; On                   ; --               ;
; PEER_IN_CONTROL                       ; PIN_35   ; 1       ; Async. clear ; no     ; --                   ; --               ;
; TAKE_CONTROL                          ; PIN_6    ; 2       ; Clock        ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[0] ; LC10     ; 10      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[1] ; LC2      ; 9       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[2] ; LC20     ; 8       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[3] ; LC21     ; 7       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[4] ; LC22     ; 6       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[5] ; LC27     ; 5       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[6] ; LC29     ; 4       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[7] ; LC25     ; 3       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[8] ; LC28     ; 2       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[0]  ; LC8      ; 10      ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[1]  ; LC14     ; 9       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[2]  ; LC1      ; 8       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[3]  ; LC3      ; 7       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[4]  ; LC7      ; 6       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[5]  ; LC12     ; 5       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[6]  ; LC6      ; 4       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[7]  ; LC15     ; 3       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[8]  ; LC11     ; 2       ; Clock enable ; no     ; --                   ; --               ;
; n_RST_OUT                             ; PIN_39   ; 26      ; Async. clear ; yes    ; On                   ; --               ;
+---------------------------------------+----------+---------+--------------+--------+----------------------+------------------+


+----------------------------------------------------------------------------+
; Global & Other Fast Signals                                                ;
+-------------+----------+---------+----------------------+------------------+
; Name        ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------------+----------+---------+----------------------+------------------+
; MPC_ENG_CLK ; PIN_37   ; 26      ; On                   ; --               ;
; n_RST_OUT   ; PIN_39   ; 26      ; On                   ; --               ;
+-------------+----------+---------+----------------------+------------------+


+-------------------------------------------------+
; Non-Global High Fan-Out Signals                 ;
+---------------------------------------+---------+
; Name                                  ; Fan-Out ;
+---------------------------------------+---------+
; ESC2_WDI_CPLD                         ; 10      ;
; ESC1_WDI_CPLD                         ; 10      ;
; WRAP_SIGNAL2                          ; 10      ;
; WRAP_SIGNAL                           ; 10      ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[0] ; 10      ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[0]  ; 10      ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[1] ; 9       ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[1]  ; 9       ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[2] ; 8       ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[2]  ; 8       ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[3] ; 7       ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[3]  ; 7       ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[4] ; 6       ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[4]  ; 6       ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[5] ; 5       ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[5]  ; 5       ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[6] ; 4       ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[6]  ; 4       ;
; HEALTH_OUT                            ; 3       ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[7] ; 3       ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[7]  ; 3       ;
; TEST_COUNTER[0]                       ; 3       ;
; CONTROL_OUT                           ; 3       ;
; TAKE_CONTROL                          ; 2       ;
; ESC2_WDI                              ; 2       ;
; ESC1_WDI                              ; 2       ;
; lpm_counter:WD_COUNTER2_rtl_1|dffs[8] ; 2       ;
; lpm_counter:WD_COUNTER_rtl_0|dffs[8]  ; 2       ;
; TEST_COUNTER[1]                       ; 2       ;
; PEER_IN_CONTROL                       ; 1       ;
; ESC2_GPIO                             ; 1       ;
; ESC1_GPIO                             ; 1       ;
; APP2_OPN_EN                           ; 1       ;
; APP1_OPN_EN                           ; 1       ;
; I_AM_HEALTHY                          ; 1       ;
; n_MPC_RESET                           ; 1       ;
; HEALTH_D_FF_CLR~4bal                  ; 1       ;
; ESC_WDI~2sexp                         ; 1       ;
; ~VCC~2                                ; 1       ;
; ~VCC~1                                ; 1       ;
; ~VCC~0                                ; 1       ;
; HEALTH_OUT~8                          ; 1       ;
; HEALTH_OUT~6                          ; 1       ;
; IOP_TO_IOP_SRH3~reg0                  ; 1       ;
; TEST_COUNTER[2]                       ; 1       ;
; CONTROL_OUT~8                         ; 1       ;
; CONTROL_OUT~6                         ; 1       ;
+---------------------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 0 / 6 ( 0 % )     ;
; PIA buffers                ; 44 / 144 ( 31 % ) ;
+----------------------------+-------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 9.00) ; Number of LABs  (Total = 4) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 0                           ;
; 1                                      ; 0                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 1                           ;
; 5                                      ; 1                           ;
; 6                                      ; 0                           ;
; 7                                      ; 0                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 1                           ;
; 13                                     ; 0                           ;
; 14                                     ; 0                           ;
; 15                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 0.25) ; Number of LABs  (Total = 1) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 3                           ;
; 1                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                              ; Output                                                                                                                                                                                                                                                                                                                                                                      ;
+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC9        ; APP2_OPN_EN, ESC2_GPIO, n_MPC_RESET, I_AM_HEALTHY, ESC_WDI~2sexp, APP1_OPN_EN, ESC1_GPIO                                                                                                                                                                                                                                                                                                                           ; HEALTH_OUT                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC3        ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL, lpm_counter:WD_COUNTER_rtl_0|dffs[1], lpm_counter:WD_COUNTER_rtl_0|dffs[0], lpm_counter:WD_COUNTER_rtl_0|dffs[2], ESC1_WDI_CPLD, lpm_counter:WD_COUNTER_rtl_0|dffs[3]                                                                                                                                                                                                         ; lpm_counter:WD_COUNTER_rtl_0|dffs[3], lpm_counter:WD_COUNTER_rtl_0|dffs[4], lpm_counter:WD_COUNTER_rtl_0|dffs[5], lpm_counter:WD_COUNTER_rtl_0|dffs[6], lpm_counter:WD_COUNTER_rtl_0|dffs[7], lpm_counter:WD_COUNTER_rtl_0|dffs[8], WRAP_SIGNAL                                                                                                                             ;
;  A  ; LC13       ; MPC_ENG_CLK, n_RST_OUT, lpm_counter:WD_COUNTER_rtl_0|dffs[8], lpm_counter:WD_COUNTER_rtl_0|dffs[7], lpm_counter:WD_COUNTER_rtl_0|dffs[6], lpm_counter:WD_COUNTER_rtl_0|dffs[5], lpm_counter:WD_COUNTER_rtl_0|dffs[4], lpm_counter:WD_COUNTER_rtl_0|dffs[3], lpm_counter:WD_COUNTER_rtl_0|dffs[2], lpm_counter:WD_COUNTER_rtl_0|dffs[1], lpm_counter:WD_COUNTER_rtl_0|dffs[0]                                       ; lpm_counter:WD_COUNTER_rtl_0|dffs[0], lpm_counter:WD_COUNTER_rtl_0|dffs[1], lpm_counter:WD_COUNTER_rtl_0|dffs[2], lpm_counter:WD_COUNTER_rtl_0|dffs[3], lpm_counter:WD_COUNTER_rtl_0|dffs[4], lpm_counter:WD_COUNTER_rtl_0|dffs[5], lpm_counter:WD_COUNTER_rtl_0|dffs[6], lpm_counter:WD_COUNTER_rtl_0|dffs[7], lpm_counter:WD_COUNTER_rtl_0|dffs[8], ESC1_WDI              ;
;  A  ; LC11       ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL, lpm_counter:WD_COUNTER_rtl_0|dffs[1], lpm_counter:WD_COUNTER_rtl_0|dffs[0], lpm_counter:WD_COUNTER_rtl_0|dffs[2], lpm_counter:WD_COUNTER_rtl_0|dffs[3], lpm_counter:WD_COUNTER_rtl_0|dffs[4], lpm_counter:WD_COUNTER_rtl_0|dffs[5], lpm_counter:WD_COUNTER_rtl_0|dffs[6], lpm_counter:WD_COUNTER_rtl_0|dffs[7], ESC1_WDI_CPLD, lpm_counter:WD_COUNTER_rtl_0|dffs[8]           ; lpm_counter:WD_COUNTER_rtl_0|dffs[8], WRAP_SIGNAL                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC8        ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL, ESC1_WDI_CPLD, lpm_counter:WD_COUNTER_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                           ; lpm_counter:WD_COUNTER_rtl_0|dffs[0], lpm_counter:WD_COUNTER_rtl_0|dffs[1], lpm_counter:WD_COUNTER_rtl_0|dffs[2], lpm_counter:WD_COUNTER_rtl_0|dffs[3], lpm_counter:WD_COUNTER_rtl_0|dffs[4], lpm_counter:WD_COUNTER_rtl_0|dffs[5], lpm_counter:WD_COUNTER_rtl_0|dffs[6], lpm_counter:WD_COUNTER_rtl_0|dffs[7], lpm_counter:WD_COUNTER_rtl_0|dffs[8], WRAP_SIGNAL           ;
;  A  ; LC10       ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL2, ESC2_WDI_CPLD, lpm_counter:WD_COUNTER2_rtl_1|dffs[0]                                                                                                                                                                                                                                                                                                                         ; lpm_counter:WD_COUNTER2_rtl_1|dffs[0], lpm_counter:WD_COUNTER2_rtl_1|dffs[1], lpm_counter:WD_COUNTER2_rtl_1|dffs[2], lpm_counter:WD_COUNTER2_rtl_1|dffs[3], lpm_counter:WD_COUNTER2_rtl_1|dffs[4], lpm_counter:WD_COUNTER2_rtl_1|dffs[5], lpm_counter:WD_COUNTER2_rtl_1|dffs[6], lpm_counter:WD_COUNTER2_rtl_1|dffs[7], lpm_counter:WD_COUNTER2_rtl_1|dffs[8], WRAP_SIGNAL2 ;
;  A  ; LC12       ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL, lpm_counter:WD_COUNTER_rtl_0|dffs[1], lpm_counter:WD_COUNTER_rtl_0|dffs[0], lpm_counter:WD_COUNTER_rtl_0|dffs[2], lpm_counter:WD_COUNTER_rtl_0|dffs[3], lpm_counter:WD_COUNTER_rtl_0|dffs[4], ESC1_WDI_CPLD, lpm_counter:WD_COUNTER_rtl_0|dffs[5]                                                                                                                             ; lpm_counter:WD_COUNTER_rtl_0|dffs[5], lpm_counter:WD_COUNTER_rtl_0|dffs[6], lpm_counter:WD_COUNTER_rtl_0|dffs[7], lpm_counter:WD_COUNTER_rtl_0|dffs[8], WRAP_SIGNAL                                                                                                                                                                                                         ;
;  A  ; LC14       ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL, lpm_counter:WD_COUNTER_rtl_0|dffs[0], ESC1_WDI_CPLD, lpm_counter:WD_COUNTER_rtl_0|dffs[1]                                                                                                                                                                                                                                                                                     ; lpm_counter:WD_COUNTER_rtl_0|dffs[1], lpm_counter:WD_COUNTER_rtl_0|dffs[2], lpm_counter:WD_COUNTER_rtl_0|dffs[3], lpm_counter:WD_COUNTER_rtl_0|dffs[4], lpm_counter:WD_COUNTER_rtl_0|dffs[5], lpm_counter:WD_COUNTER_rtl_0|dffs[6], lpm_counter:WD_COUNTER_rtl_0|dffs[7], lpm_counter:WD_COUNTER_rtl_0|dffs[8], WRAP_SIGNAL                                                 ;
;  A  ; LC2        ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL2, lpm_counter:WD_COUNTER2_rtl_1|dffs[0], ESC2_WDI_CPLD, lpm_counter:WD_COUNTER2_rtl_1|dffs[1]                                                                                                                                                                                                                                                                                  ; lpm_counter:WD_COUNTER2_rtl_1|dffs[1], lpm_counter:WD_COUNTER2_rtl_1|dffs[2], lpm_counter:WD_COUNTER2_rtl_1|dffs[3], lpm_counter:WD_COUNTER2_rtl_1|dffs[4], lpm_counter:WD_COUNTER2_rtl_1|dffs[5], lpm_counter:WD_COUNTER2_rtl_1|dffs[6], lpm_counter:WD_COUNTER2_rtl_1|dffs[7], lpm_counter:WD_COUNTER2_rtl_1|dffs[8], WRAP_SIGNAL2                                        ;
;  A  ; LC15       ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL, lpm_counter:WD_COUNTER_rtl_0|dffs[1], lpm_counter:WD_COUNTER_rtl_0|dffs[0], lpm_counter:WD_COUNTER_rtl_0|dffs[2], lpm_counter:WD_COUNTER_rtl_0|dffs[3], lpm_counter:WD_COUNTER_rtl_0|dffs[4], lpm_counter:WD_COUNTER_rtl_0|dffs[5], lpm_counter:WD_COUNTER_rtl_0|dffs[6], ESC1_WDI_CPLD, lpm_counter:WD_COUNTER_rtl_0|dffs[7]                                                 ; lpm_counter:WD_COUNTER_rtl_0|dffs[7], lpm_counter:WD_COUNTER_rtl_0|dffs[8], WRAP_SIGNAL                                                                                                                                                                                                                                                                                     ;
;  A  ; LC6        ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL, lpm_counter:WD_COUNTER_rtl_0|dffs[1], lpm_counter:WD_COUNTER_rtl_0|dffs[0], lpm_counter:WD_COUNTER_rtl_0|dffs[2], lpm_counter:WD_COUNTER_rtl_0|dffs[3], lpm_counter:WD_COUNTER_rtl_0|dffs[4], lpm_counter:WD_COUNTER_rtl_0|dffs[5], ESC1_WDI_CPLD, lpm_counter:WD_COUNTER_rtl_0|dffs[6]                                                                                       ; lpm_counter:WD_COUNTER_rtl_0|dffs[6], lpm_counter:WD_COUNTER_rtl_0|dffs[7], lpm_counter:WD_COUNTER_rtl_0|dffs[8], WRAP_SIGNAL                                                                                                                                                                                                                                               ;
;  A  ; LC1        ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL, lpm_counter:WD_COUNTER_rtl_0|dffs[1], lpm_counter:WD_COUNTER_rtl_0|dffs[0], ESC1_WDI_CPLD, lpm_counter:WD_COUNTER_rtl_0|dffs[2]                                                                                                                                                                                                                                               ; lpm_counter:WD_COUNTER_rtl_0|dffs[2], lpm_counter:WD_COUNTER_rtl_0|dffs[3], lpm_counter:WD_COUNTER_rtl_0|dffs[4], lpm_counter:WD_COUNTER_rtl_0|dffs[5], lpm_counter:WD_COUNTER_rtl_0|dffs[6], lpm_counter:WD_COUNTER_rtl_0|dffs[7], lpm_counter:WD_COUNTER_rtl_0|dffs[8], WRAP_SIGNAL                                                                                       ;
;  A  ; LC7        ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL, lpm_counter:WD_COUNTER_rtl_0|dffs[1], lpm_counter:WD_COUNTER_rtl_0|dffs[0], lpm_counter:WD_COUNTER_rtl_0|dffs[2], lpm_counter:WD_COUNTER_rtl_0|dffs[3], ESC1_WDI_CPLD, lpm_counter:WD_COUNTER_rtl_0|dffs[4]                                                                                                                                                                   ; lpm_counter:WD_COUNTER_rtl_0|dffs[4], lpm_counter:WD_COUNTER_rtl_0|dffs[5], lpm_counter:WD_COUNTER_rtl_0|dffs[6], lpm_counter:WD_COUNTER_rtl_0|dffs[7], lpm_counter:WD_COUNTER_rtl_0|dffs[8], WRAP_SIGNAL                                                                                                                                                                   ;
;  A  ; LC4        ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL, ESC1_WDI, ESC1_WDI_CPLD                                                                                                                                                                                                                                                                                                                                                       ; ESC1_WDI, ESC_WDI~2sexp                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC5        ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL2, ESC2_WDI, ESC2_WDI_CPLD                                                                                                                                                                                                                                                                                                                                                      ; ESC2_WDI, ESC_WDI~2sexp                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC20       ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL2, lpm_counter:WD_COUNTER2_rtl_1|dffs[1], lpm_counter:WD_COUNTER2_rtl_1|dffs[0], ESC2_WDI_CPLD, lpm_counter:WD_COUNTER2_rtl_1|dffs[2]                                                                                                                                                                                                                                           ; lpm_counter:WD_COUNTER2_rtl_1|dffs[2], lpm_counter:WD_COUNTER2_rtl_1|dffs[3], lpm_counter:WD_COUNTER2_rtl_1|dffs[4], lpm_counter:WD_COUNTER2_rtl_1|dffs[5], lpm_counter:WD_COUNTER2_rtl_1|dffs[6], lpm_counter:WD_COUNTER2_rtl_1|dffs[7], lpm_counter:WD_COUNTER2_rtl_1|dffs[8], WRAP_SIGNAL2                                                                               ;
;  B  ; LC21       ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL2, lpm_counter:WD_COUNTER2_rtl_1|dffs[1], lpm_counter:WD_COUNTER2_rtl_1|dffs[0], lpm_counter:WD_COUNTER2_rtl_1|dffs[2], ESC2_WDI_CPLD, lpm_counter:WD_COUNTER2_rtl_1|dffs[3]                                                                                                                                                                                                    ; lpm_counter:WD_COUNTER2_rtl_1|dffs[3], lpm_counter:WD_COUNTER2_rtl_1|dffs[4], lpm_counter:WD_COUNTER2_rtl_1|dffs[5], lpm_counter:WD_COUNTER2_rtl_1|dffs[6], lpm_counter:WD_COUNTER2_rtl_1|dffs[7], lpm_counter:WD_COUNTER2_rtl_1|dffs[8], WRAP_SIGNAL2                                                                                                                      ;
;  B  ; LC22       ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL2, lpm_counter:WD_COUNTER2_rtl_1|dffs[1], lpm_counter:WD_COUNTER2_rtl_1|dffs[0], lpm_counter:WD_COUNTER2_rtl_1|dffs[2], lpm_counter:WD_COUNTER2_rtl_1|dffs[3], ESC2_WDI_CPLD, lpm_counter:WD_COUNTER2_rtl_1|dffs[4]                                                                                                                                                             ; lpm_counter:WD_COUNTER2_rtl_1|dffs[4], lpm_counter:WD_COUNTER2_rtl_1|dffs[5], lpm_counter:WD_COUNTER2_rtl_1|dffs[6], lpm_counter:WD_COUNTER2_rtl_1|dffs[7], lpm_counter:WD_COUNTER2_rtl_1|dffs[8], WRAP_SIGNAL2                                                                                                                                                             ;
;  B  ; LC27       ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL2, lpm_counter:WD_COUNTER2_rtl_1|dffs[1], lpm_counter:WD_COUNTER2_rtl_1|dffs[0], lpm_counter:WD_COUNTER2_rtl_1|dffs[2], lpm_counter:WD_COUNTER2_rtl_1|dffs[3], lpm_counter:WD_COUNTER2_rtl_1|dffs[4], ESC2_WDI_CPLD, lpm_counter:WD_COUNTER2_rtl_1|dffs[5]                                                                                                                      ; lpm_counter:WD_COUNTER2_rtl_1|dffs[5], lpm_counter:WD_COUNTER2_rtl_1|dffs[6], lpm_counter:WD_COUNTER2_rtl_1|dffs[7], lpm_counter:WD_COUNTER2_rtl_1|dffs[8], WRAP_SIGNAL2                                                                                                                                                                                                    ;
;  B  ; LC29       ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL2, lpm_counter:WD_COUNTER2_rtl_1|dffs[1], lpm_counter:WD_COUNTER2_rtl_1|dffs[0], lpm_counter:WD_COUNTER2_rtl_1|dffs[2], lpm_counter:WD_COUNTER2_rtl_1|dffs[3], lpm_counter:WD_COUNTER2_rtl_1|dffs[4], lpm_counter:WD_COUNTER2_rtl_1|dffs[5], ESC2_WDI_CPLD, lpm_counter:WD_COUNTER2_rtl_1|dffs[6]                                                                               ; lpm_counter:WD_COUNTER2_rtl_1|dffs[6], lpm_counter:WD_COUNTER2_rtl_1|dffs[7], lpm_counter:WD_COUNTER2_rtl_1|dffs[8], WRAP_SIGNAL2                                                                                                                                                                                                                                           ;
;  B  ; LC25       ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL2, lpm_counter:WD_COUNTER2_rtl_1|dffs[1], lpm_counter:WD_COUNTER2_rtl_1|dffs[0], lpm_counter:WD_COUNTER2_rtl_1|dffs[2], lpm_counter:WD_COUNTER2_rtl_1|dffs[3], lpm_counter:WD_COUNTER2_rtl_1|dffs[4], lpm_counter:WD_COUNTER2_rtl_1|dffs[5], lpm_counter:WD_COUNTER2_rtl_1|dffs[6], ESC2_WDI_CPLD, lpm_counter:WD_COUNTER2_rtl_1|dffs[7]                                        ; lpm_counter:WD_COUNTER2_rtl_1|dffs[7], lpm_counter:WD_COUNTER2_rtl_1|dffs[8], WRAP_SIGNAL2                                                                                                                                                                                                                                                                                  ;
;  B  ; LC28       ; MPC_ENG_CLK, n_RST_OUT, WRAP_SIGNAL2, lpm_counter:WD_COUNTER2_rtl_1|dffs[1], lpm_counter:WD_COUNTER2_rtl_1|dffs[0], lpm_counter:WD_COUNTER2_rtl_1|dffs[2], lpm_counter:WD_COUNTER2_rtl_1|dffs[3], lpm_counter:WD_COUNTER2_rtl_1|dffs[4], lpm_counter:WD_COUNTER2_rtl_1|dffs[5], lpm_counter:WD_COUNTER2_rtl_1|dffs[6], lpm_counter:WD_COUNTER2_rtl_1|dffs[7], ESC2_WDI_CPLD, lpm_counter:WD_COUNTER2_rtl_1|dffs[8] ; lpm_counter:WD_COUNTER2_rtl_1|dffs[8], WRAP_SIGNAL2                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC18       ; MPC_ENG_CLK, n_RST_OUT, lpm_counter:WD_COUNTER2_rtl_1|dffs[8], lpm_counter:WD_COUNTER2_rtl_1|dffs[7], lpm_counter:WD_COUNTER2_rtl_1|dffs[6], lpm_counter:WD_COUNTER2_rtl_1|dffs[5], lpm_counter:WD_COUNTER2_rtl_1|dffs[4], lpm_counter:WD_COUNTER2_rtl_1|dffs[3], lpm_counter:WD_COUNTER2_rtl_1|dffs[2], lpm_counter:WD_COUNTER2_rtl_1|dffs[1], lpm_counter:WD_COUNTER2_rtl_1|dffs[0]                              ; lpm_counter:WD_COUNTER2_rtl_1|dffs[0], lpm_counter:WD_COUNTER2_rtl_1|dffs[1], lpm_counter:WD_COUNTER2_rtl_1|dffs[2], lpm_counter:WD_COUNTER2_rtl_1|dffs[3], lpm_counter:WD_COUNTER2_rtl_1|dffs[4], lpm_counter:WD_COUNTER2_rtl_1|dffs[5], lpm_counter:WD_COUNTER2_rtl_1|dffs[6], lpm_counter:WD_COUNTER2_rtl_1|dffs[7], lpm_counter:WD_COUNTER2_rtl_1|dffs[8], ESC2_WDI     ;
;  B  ; LC26       ; MPC_ENG_CLK, n_RST_OUT                                                                                                                                                                                                                                                                                                                                                                                             ; TEST_COUNTER[1], TEST_COUNTER[2], IOP_TO_IOP_SRH3~reg0                                                                                                                                                                                                                                                                                                                      ;
;  B  ; LC30       ; MPC_ENG_CLK, n_RST_OUT, TEST_COUNTER[0]                                                                                                                                                                                                                                                                                                                                                                            ; TEST_COUNTER[2], IOP_TO_IOP_SRH3~reg0                                                                                                                                                                                                                                                                                                                                       ;
;  B  ; LC19       ;                                                                                                                                                                                                                                                                                                                                                                                                                    ; IOP_TO_IOP_SRH1                                                                                                                                                                                                                                                                                                                                                             ;
;  B  ; LC17       ;                                                                                                                                                                                                                                                                                                                                                                                                                    ; IOP_TO_IOP_SRH2                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC37       ; CONTROL_OUT                                                                                                                                                                                                                                                                                                                                                                                                        ; CONTROL_INV                                                                                                                                                                                                                                                                                                                                                                 ;
;  C  ; LC41       ; HEALTH_OUT                                                                                                                                                                                                                                                                                                                                                                                                         ; READY_LED                                                                                                                                                                                                                                                                                                                                                                   ;
;  C  ; LC46       ; HEALTH_OUT                                                                                                                                                                                                                                                                                                                                                                                                         ; HEALTHY_INV                                                                                                                                                                                                                                                                                                                                                                 ;
;  C  ; LC36       ; CONTROL_OUT                                                                                                                                                                                                                                                                                                                                                                                                        ; ACTIVE_LED                                                                                                                                                                                                                                                                                                                                                                  ;
;  C  ; LC40       ; TAKE_CONTROL, PEER_IN_CONTROL                                                                                                                                                                                                                                                                                                                                                                                      ; CONTROL, CONTROL_OUT~6, CONTROL_OUT~8                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC50       ; MPC_ENG_CLK, n_RST_OUT, TEST_COUNTER[1], TEST_COUNTER[0]                                                                                                                                                                                                                                                                                                                                                           ; IOP_TO_IOP_SRH3~reg0                                                                                                                                                                                                                                                                                                                                                        ;
;  D  ; LC49       ; TAKE_CONTROL, HEALTH_D_FF_CLR~4bal                                                                                                                                                                                                                                                                                                                                                                                 ; HEALTHY, HEALTH_OUT~6, HEALTH_OUT~8                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC57       ; MPC_ENG_CLK, n_RST_OUT, TEST_COUNTER[2], TEST_COUNTER[1], TEST_COUNTER[0]                                                                                                                                                                                                                                                                                                                                          ; IOP_TO_IOP_SRH3                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC53       ;                                                                                                                                                                                                                                                                                                                                                                                                                    ; IOP_TO_IOP_SRH4                                                                                                                                                                                                                                                                                                                                                             ;
+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Aug 01 12:42:06 2011
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projects -c health_cpld
Info: Selected device EPM3064ATI44-10 for design "health_cpld"
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "n_APP1_OPN_EN" is assigned to location or region, but does not exist in design
    Warning: Node "n_APP2_OPN_EN" is assigned to location or region, but does not exist in design
Info: Quartus II Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Mon Aug 01 12:42:08 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


