

================================================================
== Vitis HLS Report for 'hello_world'
================================================================
* Date:           Sat May 24 13:34:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hello_world
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.911 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       17|  10.000 ns|  0.170 us|    2|   18|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66  |hello_world_Pipeline_VITIS_LOOP_7_1  |       15|       15|  0.150 us|  0.150 us|   14|   14|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [hello_world.cpp:3]   --->   Operation 4 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %valor"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %valor, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mensagem, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %mensagem"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%valor_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %valor" [hello_world.cpp:3]   --->   Operation 9 'read' 'valor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.55ns)   --->   "%icmp_ln4 = icmp_eq  i32 %valor_read, i32 1" [hello_world.cpp:4]   --->   Operation 10 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %if.else, void %while.cond.preheader" [hello_world.cpp:4]   --->   Operation 11 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mensagem_addr = getelementptr i8 %mensagem, i64 0, i64 0" [hello_world.cpp:13]   --->   Operation 12 'getelementptr' 'mensagem_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln13 = store i8 0, i7 %mensagem_addr" [hello_world.cpp:13]   --->   Operation 13 'store' 'store_ln13' <Predicate = (!icmp_ln4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 14 'br' 'br_ln0' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hello_world_Pipeline_VITIS_LOOP_7_1, i8 %mensagem, i7 %texto"   --->   Operation 15 'call' 'call_ln0' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 16 [1/2] (4.91ns)   --->   "%call_ln0 = call void @hello_world_Pipeline_VITIS_LOOP_7_1, i8 %mensagem, i7 %texto"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%mensagem_addr_1 = getelementptr i8 %mensagem, i64 0, i64 13" [hello_world.cpp:11]   --->   Operation 17 'getelementptr' 'mensagem_addr_1' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln11 = store i8 0, i7 %mensagem_addr_1" [hello_world.cpp:11]   --->   Operation 18 'store' 'store_ln11' <Predicate = (icmp_ln4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln12 = br void %if.end" [hello_world.cpp:12]   --->   Operation 19 'br' 'br_ln12' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [hello_world.cpp:15]   --->   Operation 20 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ valor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mensagem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ texto]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln3 (spectopmodule) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
valor_read        (read         ) [ 0000]
icmp_ln4          (icmp         ) [ 0111]
br_ln4            (br           ) [ 0000]
mensagem_addr     (getelementptr) [ 0000]
store_ln13        (store        ) [ 0000]
br_ln0            (br           ) [ 0000]
call_ln0          (call         ) [ 0000]
mensagem_addr_1   (getelementptr) [ 0000]
store_ln11        (store        ) [ 0000]
br_ln12           (br           ) [ 0000]
ret_ln15          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="valor">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valor"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mensagem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mensagem"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="texto">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="texto"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hello_world_Pipeline_VITIS_LOOP_7_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="valor_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valor_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="mensagem_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mensagem_addr/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="7" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 store_ln11/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="mensagem_addr_1_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="5" slack="0"/>
<pin id="61" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mensagem_addr_1/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="7" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln4_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/1 "/>
</bind>
</comp>

<comp id="80" class="1005" name="icmp_ln4_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="2"/>
<pin id="82" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="24" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="28" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="28" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="30" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="56"><net_src comp="42" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="65"><net_src comp="57" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="71"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="36" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="74" pin="2"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mensagem | {1 2 3 }
 - Input state : 
	Port: hello_world : valor | {1 }
	Port: hello_world : texto | {1 2 }
  - Chain level:
	State 1
		br_ln4 : 1
		store_ln13 : 1
	State 2
	State 3
		store_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|   call   | grp_hello_world_Pipeline_VITIS_LOOP_7_1_fu_66 |  1.588  |    72   |    35   |
|----------|-----------------------------------------------|---------|---------|---------|
|   icmp   |                 icmp_ln4_fu_74                |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|
|   read   |             valor_read_read_fu_36             |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               |  1.588  |    72   |    74   |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|texto|    0   |    7   |    2   |
+-----+--------+--------+--------+
|Total|    0   |    7   |    2   |
+-----+--------+--------+--------+

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|icmp_ln4_reg_80|    1   |
+---------------+--------+
|     Total     |    1   |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_50 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   14   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    1   |   72   |   74   |
|   Memory  |    0   |    -   |    7   |    2   |
|Multiplexer|    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |    1   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   80   |   85   |
+-----------+--------+--------+--------+--------+
