# 1
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling package instr_register_test_sv_unit
# -- Importing package instr_register_pkg
# -- Compiling module instr_register_test
# -- Compiling interface tb_ifc
# -- Compiling module top
# 
# Top level modules:
# 	top
# vsim +notimingchecks +code=bcesft +nowarnTSCALE -coverage -sva -quiet -sv_seed 2234 -novopt top 
# Refreshing D:\facultate\TSC\lab2 recuperare\sim\work.instr_register_pkg
# Refreshing D:\facultate\TSC\lab2 recuperare\sim\work.top
# Refreshing D:\facultate\TSC\lab2 recuperare\sim\work.tb_ifc
# Refreshing D:\facultate\TSC\lab2 recuperare\sim\work.instr_register_test_sv_unit
# Refreshing D:\facultate\TSC\lab2 recuperare\sim\work.instr_register_test
# Refreshing D:\facultate\TSC\lab2 recuperare\sim\work.instr_register
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(28): Clocking block output #parent#.test_laborator_4.cb.opcode is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(19): Clocking block output #parent#.test_laborator_4.cb.operand_a is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(24): Clocking block output #parent#.test_laborator_4.cb.operand_b is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(28): Clocking block output #parent#.test_laborator_4.cb.opcode is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(19): Clocking block output #parent#.test_laborator_4.cb.operand_a is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(24): Clocking block output #parent#.test_laborator_4.cb.operand_b is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(129): Clocking block output test_laborator_4.cb.opcode is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(130): Clocking block output test_laborator_4.cb.operand_a is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(131): Clocking block output test_laborator_4.cb.operand_b is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(128): Clocking block output test_laborator_4.cb.write_pointer is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(136): Clocking block output test_laborator_4.cb.read_pointer is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# first header
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# Writing to register location 0: 
#   opcode = 0 (ZERO)
#   operand_a = -13
#   operand_b = 13
# 
# Time = ns                  24
# Writing to register location 1: 
#   opcode = 7 (MOD)
#   operand_a = -11
#   operand_b = 4
# 
# Time = ns                  34
# Writing to register location 2: 
#   opcode = 5 (MULT)
#   operand_a = -10
#   operand_b = 10
# 
# Time = ns                  44
# Writing to register location 3: 
#   opcode = 3 (ADD)
#   operand_a = 6
#   operand_b = 7
# 
# Time = ns                  54
# Writing to register location 4: 
#   opcode = 3 (ADD)
#   operand_a = 0
#   operand_b = 12
# 
# Time = ns                  64
# 
# Reading back the same register locations written...
# Read from register location 0: 
#   opcode = 0 (ZERO)
#   operand_a = -13
#   operand_b = 13
#  result = 0
# 
# Time = ns                  76
# Read from register location 1: 
#   opcode = 7 (MOD)
#   operand_a = -11
#   operand_b = 4
#  result = -3
# 
# Time = ns                  86
# Read from register location 2: 
#   opcode = 5 (MULT)
#   operand_a = -10
#   operand_b = 10
#  result = -100
# 
# Time = ns                  96
# Read from register location 3: 
#   opcode = 3 (ADD)
#   operand_a = 6
#   operand_b = 7
#  result = 13
# 
# Time = ns                 106
# Read from register location 4: 
#   opcode = 3 (ADD)
#   operand_a = 0
#   operand_b = 12
#  result = 12
# 
# Time = ns                 116
# Read from register location 5: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
#  result = 0
# 
# Time = ns                 126
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# ** Note: $finish    : ../lab01_testbench-interface/instr_register_test.sv(102)
#    Time: 134 ns  Iteration: 2  Instance: /top/test
# 1
# Break in Task run at ../lab01_testbench-interface/instr_register_test.sv line 102
# Simulation Breakpoint: 1
# Break in Task run at ../lab01_testbench-interface/instr_register_test.sv line 102
# MACRO ./run.do PAUSED at line 48
