// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "digital_cam_impl1")
  (DATE "05/23/2019 10:48:05")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led_config_finished\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3080:3080:3080) (3078:3078:3078))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_hsync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1607:1607:1607) (1653:1653:1653))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_vsync\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1337:1337:1337) (1343:1343:1343))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1878:1878:1878) (1862:1862:1862))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2079:2079:2079) (2048:2048:2048))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3244:3244:3244) (3421:3421:3421))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2177:2177:2177) (2091:2091:2091))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1889:1889:1889) (1876:1876:1876))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2053:2053:2053) (2019:2019:2019))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3081:3081:3081) (3207:3207:3207))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_r\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2834:2834:2834) (2784:2784:2784))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3896:3896:3896) (4108:4108:4108))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5855:5855:5855) (5754:5754:5754))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3980:3980:3980) (4096:4096:4096))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1630:1630:1630) (1643:1643:1643))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3893:3893:3893) (4104:4104:4104))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5950:5950:5950) (5885:5885:5885))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3988:3988:3988) (4104:4104:4104))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_g\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1750:1750:1750) (1799:1799:1799))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2031:2031:2031) (2026:2026:2026))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1665:1665:1665) (1676:1676:1676))
        (IOPATH i o (2831:2831:2831) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1644:1644:1644) (1642:1642:1642))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1413:1413:1413) (1356:1356:1356))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1965:1965:1965) (1908:1908:1908))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (855:855:855) (810:810:810))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1644:1644:1644) (1642:1642:1642))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_b\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (863:863:863) (820:820:820))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_blank_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1581:1581:1581) (1588:1588:1588))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vga_CLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1901:1901:1901) (1890:1890:1890))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_xclk\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (596:596:596) (603:603:603))
        (IOPATH i o (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_sioc\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2585:2585:2585) (2627:2627:2627))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4209:4209:4209) (4228:4228:4228))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (6180:6180:6180) (6114:6114:6114))
        (IOPATH i o (4220:4220:4220) (4282:4282:4282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2422:2422:2422) (2440:2440:2440))
        (IOPATH i o (2826:2826:2826) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2991:2991:2991) (2978:2978:2978))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3978:3978:3978) (3876:3876:3876))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5067:5067:5067) (4907:4907:4907))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5363:5363:5363) (5387:5387:5387))
        (IOPATH i o (2745:2745:2745) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2690:2690:2690) (2744:2744:2744))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2329:2329:2329) (2393:2393:2393))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2102:2102:2102) (2147:2147:2147))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2080:2080:2080) (2110:2110:2110))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2428:2428:2428) (2266:2266:2266))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1905:1905:1905) (1799:1799:1799))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2283:2283:2283) (2426:2426:2426))
        (IOPATH i o (2860:2860:2860) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2205:2205:2205) (2075:2075:2075))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2444:2444:2444) (2295:2295:2295))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1975:1975:1975) (1910:1910:1910))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1934:1934:1934) (1997:1997:1997))
        (IOPATH i o (2870:2870:2870) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3641:3641:3641) (3634:3634:3634))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3303:3303:3303) (3279:3279:3279))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3402:3402:3402) (3342:3342:3342))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3402:3402:3402) (3342:3342:3342))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2228:2228:2228) (2260:2260:2260))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1871:1871:1871) (1860:1860:1860))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1907:1907:1907) (1944:1944:1944))
        (IOPATH i o (2736:2736:2736) (2841:2841:2841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1538:1538:1538) (1526:1526:1526))
        (IOPATH i o (2851:2851:2851) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1462:1462:1462) (1416:1416:1416))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1806:1806:1806) (1759:1759:1759))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX5\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1659:1659:1659) (1686:1686:1686))
        (IOPATH i o (2676:2676:2676) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2155:2155:2155) (2090:2090:2090))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2769:2769:2769) (2718:2718:2718))
        (IOPATH i o (2831:2831:2831) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2769:2769:2769) (2718:2718:2718))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2751:2751:2751) (2699:2699:2699))
        (IOPATH i o (2791:2791:2791) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led16\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1198:1198:1198) (1186:1186:1186))
        (IOPATH i o (4200:4200:4200) (4262:4262:4262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led15\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (910:910:910) (917:917:917))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\led14\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (7133:7133:7133) (7115:7115:7115))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak1\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (863:863:863) (838:838:838))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak1\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (910:910:910) (917:917:917))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak1\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (944:944:944) (952:952:952))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak2\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (419:419:419) (453:453:453))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak2\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (718:718:718) (741:741:741))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak2\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (944:944:944) (959:959:959))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak3\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (894:894:894) (890:890:890))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak3\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (722:722:722) (747:747:747))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak3\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (783:783:783) (819:819:819))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak4\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1285:1285:1285) (1272:1272:1272))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak4\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (717:717:717) (745:745:745))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak4\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (961:961:961) (955:955:955))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak5\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1244:1244:1244) (1234:1234:1234))
        (IOPATH i o (2928:2928:2928) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak5\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (700:700:700) (726:726:726))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak5\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (931:931:931) (934:934:934))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak6\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (616:616:616) (618:618:618))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak6\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (759:759:759) (772:772:772))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak6\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (750:750:750) (786:786:786))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak7\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (414:414:414) (445:445:445))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak7\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1037:1037:1037) (1041:1041:1041))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak7\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1230:1230:1230) (1222:1222:1222))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak8\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (909:909:909) (915:915:915))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak8\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (947:947:947) (940:940:940))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak8\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (728:728:728) (760:760:760))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak9\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (706:706:706) (730:730:730))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak9\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (788:788:788) (819:819:819))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak9\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (753:753:753) (771:771:771))
        (IOPATH i o (2813:2813:2813) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak10\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (847:847:847) (824:824:824))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak10\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (414:414:414) (445:445:445))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak10\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (685:685:685) (709:709:709))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak11\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (718:718:718) (743:743:743))
        (IOPATH i o (4140:4140:4140) (4211:4211:4211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak11\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2129:2129:2129) (2230:2230:2230))
        (IOPATH i o (2925:2925:2925) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak11\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (755:755:755) (791:791:791))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak12\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (773:773:773) (798:798:798))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak12\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (717:717:717) (740:740:740))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak12\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (427:427:427) (464:464:464))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak13\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (909:909:909) (907:907:907))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak13\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (747:747:747) (773:773:773))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak13\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1255:1255:1255) (1242:1242:1242))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak14\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1163:1163:1163) (1147:1147:1147))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak14\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (722:722:722) (746:746:746))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak14\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (432:432:432) (469:469:469))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak15\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (814:814:814) (797:797:797))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak15\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (916:916:916) (923:923:923))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak15\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (725:725:725) (753:753:753))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak16\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1197:1197:1197) (1184:1184:1184))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak16\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (738:738:738) (764:764:764))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak16\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (748:748:748) (774:774:774))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak17\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (729:729:729) (754:754:754))
        (IOPATH i o (2925:2925:2925) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak17\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1026:1026:1026) (1036:1036:1036))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak17\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (761:761:761) (796:796:796))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak18\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (750:750:750) (777:777:777))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak18\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1094:1094:1094) (1117:1117:1117))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak18\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (918:918:918) (920:920:920))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak19\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (721:721:721) (749:749:749))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak19\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (775:775:775) (805:805:805))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak19\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1001:1001:1001) (1004:1004:1004))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak20\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (596:596:596) (597:597:597))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak20\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1067:1067:1067) (1076:1076:1076))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak20\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (752:752:752) (780:780:780))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak21\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1281:1281:1281) (1263:1263:1263))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak21\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1109:1109:1109) (1135:1135:1135))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak21\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (419:419:419) (453:453:453))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak22\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (947:947:947) (954:954:954))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak22\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2934:2934:2934) (2923:2923:2923))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak22\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (959:959:959) (972:972:972))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak23\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (758:758:758) (780:780:780))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak23\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (744:744:744) (758:758:758))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak23\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1264:1264:1264) (1252:1252:1252))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak24\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1013:1013:1013) (1025:1025:1025))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak24\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (733:733:733) (756:756:756))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak24\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (789:789:789) (828:828:828))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak25\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (799:799:799) (775:775:775))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak25\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (732:732:732) (745:745:745))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak25\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (972:972:972) (982:982:982))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak26\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (589:589:589) (597:597:597))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak26\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (728:728:728) (753:753:753))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak26\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1211:1211:1211) (1201:1201:1201))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak27\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (895:895:895) (887:887:887))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak27\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (765:765:765) (791:791:791))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak27\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1363:1363:1363) (1400:1400:1400))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak28\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (965:965:965) (965:965:965))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak28\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4490:4490:4490) (4352:4352:4352))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak28\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (962:962:962) (959:959:959))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak29\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (755:755:755) (781:781:781))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak29\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (752:752:752) (775:775:775))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak29\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1287:1287:1287) (1272:1272:1272))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak30\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (796:796:796) (775:775:775))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak30\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (417:417:417) (446:446:446))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak30\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (987:987:987) (995:995:995))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak31\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (598:598:598) (604:604:604))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak31\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (415:415:415) (447:447:447))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak31\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (745:745:745) (779:779:779))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak32\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (739:739:739) (754:754:754))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak32\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2212:2212:2212) (2262:2262:2262))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak32\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (649:649:649) (649:649:649))
        (IOPATH i o (2935:2935:2935) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak33\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (734:734:734) (747:747:747))
        (IOPATH i o (2935:2935:2935) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak33\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (926:926:926) (932:932:932))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak33\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (644:644:644) (634:634:634))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak34\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (995:995:995) (1000:1000:1000))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak34\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (998:998:998) (1009:1009:1009))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak34\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (927:927:927) (939:939:939))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak35\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (776:776:776) (806:806:806))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak35\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (421:421:421) (452:452:452))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak35\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (769:769:769) (805:805:805))
        (IOPATH i o (2925:2925:2925) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak36\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (753:753:753) (776:776:776))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak36\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (752:752:752) (765:765:765))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak36\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (417:417:417) (448:448:448))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak37\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (782:782:782) (807:807:807))
        (IOPATH i o (2925:2925:2925) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak37\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (741:741:741) (765:765:765))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak37\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (710:710:710) (739:739:739))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak38\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (914:914:914) (912:912:912))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak38\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (732:732:732) (758:758:758))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak38\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1199:1199:1199) (1175:1175:1175))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak39\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (988:988:988) (989:989:989))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak39\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (746:746:746) (773:773:773))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak39\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (744:744:744) (778:778:778))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak40\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (726:726:726) (751:751:751))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak40\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (720:720:720) (743:743:743))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak40\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1220:1220:1220) (1201:1201:1201))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak41\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (950:950:950) (950:950:950))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak41\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (785:785:785) (814:814:814))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak41\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1004:1004:1004) (1008:1008:1008))
        (IOPATH i o (4210:4210:4210) (4272:4272:4272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak42\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (940:940:940) (936:936:936))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak42\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (726:726:726) (753:753:753))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak42\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (948:948:948) (944:944:944))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak43\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (594:594:594) (600:600:600))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak43\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (759:759:759) (787:787:787))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak43\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (775:775:775) (810:810:810))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak44\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1012:1012:1012) (1023:1023:1023))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak44\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (756:756:756) (782:782:782))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak44\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1169:1169:1169) (1168:1168:1168))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak45\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1301:1301:1301) (1283:1283:1283))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak45\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1208:1208:1208) (1199:1199:1199))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak45\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (431:431:431) (468:468:468))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak46\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (591:591:591) (596:596:596))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak46\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (740:740:740) (753:753:753))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak46\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (733:733:733) (764:764:764))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak47\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (820:820:820) (805:805:805))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak47\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (723:723:723) (747:747:747))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak47\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (429:429:429) (464:464:464))
        (IOPATH i o (2915:2915:2915) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak48\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (718:718:718) (742:742:742))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak48\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (692:692:692) (717:717:717))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak48\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (721:721:721) (749:749:749))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak49\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (794:794:794) (826:826:826))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak49\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (979:979:979) (977:977:977))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak49\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (962:962:962) (963:963:963))
        (IOPATH i o (2928:2928:2928) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak50\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1210:1210:1210) (1201:1201:1201))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak50\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1251:1251:1251) (1238:1238:1238))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\vak50\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (726:726:726) (751:751:751))
        (IOPATH i o (2763:2763:2763) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ov7670_siod\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1853:1853:1853) (1764:1764:1764))
        (PORT oe (1702:1702:1702) (1749:1749:1749))
        (IOPATH i o (2746:2746:2746) (2851:2851:2851))
        (IOPATH oe o (2883:2883:2883) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (694:694:694) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\Inst_vga_pll\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2221:2221:2221) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\Inst_vga_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (884:884:884) (955:955:955))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (305:305:305))
        (PORT datab (260:260:260) (306:306:306))
        (PORT datac (1014:1014:1014) (993:993:993))
        (PORT datad (317:317:317) (407:407:407))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (538:538:538))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (452:452:452) (458:458:458))
        (PORT datad (319:319:319) (410:410:410))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (530:530:530))
        (PORT datab (493:493:493) (510:510:510))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (574:574:574))
        (PORT datab (538:538:538) (595:595:595))
        (PORT datac (455:455:455) (507:507:507))
        (PORT datad (483:483:483) (536:536:536))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (297:297:297))
        (PORT datac (1017:1017:1017) (996:996:996))
        (PORT datad (220:220:220) (250:250:250))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|taken\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (903:903:903) (1032:1032:1032))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (1409:1409:1409) (1449:1449:1449))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\btn_resend\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5006:5006:5006) (4772:4772:4772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5006:5006:5006) (4772:4772:4772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5006:5006:5006) (4772:4772:4772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5006:5006:5006) (4772:4772:4772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5006:5006:5006) (4772:4772:4772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5006:5006:5006) (4772:4772:4772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[6\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5006:5006:5006) (4772:4772:4772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5006:5006:5006) (4772:4772:4772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (875:875:875))
        (PORT d[1] (864:864:864) (898:898:898))
        (PORT d[2] (826:826:826) (862:862:862))
        (PORT d[3] (824:824:824) (862:862:862))
        (PORT d[4] (828:828:828) (866:866:866))
        (PORT d[5] (824:824:824) (860:860:860))
        (PORT d[6] (863:863:863) (898:898:898))
        (PORT d[7] (826:826:826) (864:864:864))
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Mux0_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (734:734:734))
        (PORT datab (742:742:742) (733:733:733))
        (PORT datac (702:702:702) (690:690:690))
        (PORT datad (695:695:695) (686:686:686))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (787:787:787))
        (PORT datab (734:734:734) (735:735:735))
        (PORT datac (733:733:733) (728:728:728))
        (PORT datad (714:714:714) (704:704:704))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (459:459:459))
        (PORT datab (476:476:476) (476:476:476))
        (PORT datac (406:406:406) (417:417:417))
        (PORT datad (429:429:429) (431:431:431))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (487:487:487))
        (PORT datab (477:477:477) (477:477:477))
        (PORT datac (437:437:437) (442:442:442))
        (PORT datad (431:431:431) (434:434:434))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_ov7670_registers\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (428:428:428))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (459:459:459))
        (PORT datab (254:254:254) (298:298:298))
        (PORT datac (1018:1018:1018) (997:997:997))
        (PORT datad (220:220:220) (249:249:249))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (530:530:530))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (445:445:445) (467:467:467))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (529:529:529))
        (PORT datab (493:493:493) (509:509:509))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (402:402:402))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (531:531:531))
        (PORT datab (494:494:494) (511:511:511))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (531:531:531))
        (PORT datab (494:494:494) (510:510:510))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (530:530:530))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (445:445:445) (467:467:467))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (594:594:594))
        (PORT datab (538:538:538) (596:596:596))
        (PORT datac (462:462:462) (531:531:531))
        (PORT datad (459:459:459) (512:512:512))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (550:550:550))
        (PORT datab (528:528:528) (579:579:579))
        (PORT datac (668:668:668) (699:699:699))
        (PORT datad (482:482:482) (536:536:536))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (306:306:306))
        (PORT datab (264:264:264) (310:310:310))
        (PORT datac (1018:1018:1018) (998:998:998))
        (PORT datad (320:320:320) (411:411:411))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (528:528:528))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datad (444:444:444) (466:466:466))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|divider\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (598:598:598))
        (PORT datab (530:530:530) (581:581:581))
        (PORT datac (672:672:672) (703:703:703))
        (PORT datad (459:459:459) (513:513:513))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Equal3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (217:217:217) (259:259:259))
        (PORT datad (220:220:220) (250:250:250))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (303:303:303))
        (PORT datab (258:258:258) (303:303:303))
        (PORT datac (1011:1011:1011) (989:989:989))
        (PORT datad (314:314:314) (404:404:404))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1462:1462:1462) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (887:887:887) (958:958:958))
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1462:1462:1462) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (882:882:882) (954:954:954))
        (PORT datad (299:299:299) (383:383:383))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1462:1462:1462) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (885:885:885) (957:957:957))
        (PORT datad (273:273:273) (355:355:355))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1462:1462:1462) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (884:884:884) (955:955:955))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1462:1462:1462) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (882:882:882) (953:953:953))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1462:1462:1462) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (884:884:884) (956:956:956))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1462:1462:1462) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (885:885:885) (956:956:956))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1462:1462:1462) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1198:1198:1198) (1260:1260:1260))
        (PORT datad (428:428:428) (469:469:469))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (1140:1140:1140) (1201:1201:1201))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1189:1189:1189) (1250:1250:1250))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (1140:1140:1140) (1201:1201:1201))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (264:264:264) (348:348:348))
        (PORT datad (1148:1148:1148) (1210:1210:1210))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1197:1197:1197) (1259:1259:1259))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1199:1199:1199) (1262:1262:1262))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1196:1196:1196) (1258:1258:1258))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1189:1189:1189) (1249:1249:1249))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1192:1192:1192) (1253:1253:1253))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1188:1188:1188) (1248:1248:1248))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1142:1142:1142) (1203:1203:1203))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1195:1195:1195) (1257:1257:1257))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1190:1190:1190) (1251:1251:1251))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1764:1764:1764) (1723:1723:1723))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1104:1104:1104) (1146:1146:1146))
        (PORT datad (446:446:446) (491:491:491))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1722:1722:1722) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1109:1109:1109) (1151:1151:1151))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1722:1722:1722) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1106:1106:1106) (1148:1148:1148))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1722:1722:1722) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1106:1106:1106) (1147:1147:1147))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1722:1722:1722) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1105:1105:1105) (1147:1147:1147))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1722:1722:1722) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1107:1107:1107) (1149:1149:1149))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1722:1722:1722) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1105:1105:1105) (1146:1146:1146))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1722:1722:1722) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (395:395:395))
        (PORT datac (1110:1110:1110) (1152:1152:1152))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1722:1722:1722) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (714:714:714) (753:753:753))
        (PORT datac (887:887:887) (959:959:959))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1462:1462:1462) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[31\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (728:728:728))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datad (227:227:227) (265:265:265))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|busy_sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2150:2150:2150))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1412:1412:1412))
        (PORT datac (442:442:442) (448:448:448))
        (PORT datad (1503:1503:1503) (1577:1577:1577))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2028:2028:2028) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (438:438:438) (443:443:443))
        (PORT datad (1503:1503:1503) (1577:1577:1577))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2028:2028:2028) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (480:480:480))
        (PORT datac (257:257:257) (337:337:337))
        (PORT datad (1499:1499:1499) (1572:1572:1572))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2028:2028:2028) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (489:489:489))
        (PORT datac (257:257:257) (337:337:337))
        (PORT datad (1504:1504:1504) (1578:1578:1578))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2028:2028:2028) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (480:480:480))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (1503:1503:1503) (1578:1578:1578))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2028:2028:2028) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (379:379:379))
        (PORT datac (408:408:408) (419:419:419))
        (PORT datad (1502:1502:1502) (1576:1576:1576))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2028:2028:2028) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (481:481:481) (482:482:482))
        (PORT datad (1502:1502:1502) (1576:1576:1576))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2028:2028:2028) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (461:461:461))
        (PORT datac (255:255:255) (336:336:336))
        (PORT datad (1504:1504:1504) (1579:1579:1579))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2028:2028:2028) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (1504:1504:1504) (1579:1579:1579))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2028:2028:2028) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (759:759:759) (749:749:749))
        (PORT datad (1501:1501:1501) (1575:1575:1575))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2028:2028:2028) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (735:735:735) (731:731:731))
        (PORT datad (1500:1500:1500) (1574:1574:1574))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2028:2028:2028) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (710:710:710) (695:695:695))
        (PORT datad (1499:1499:1499) (1573:1573:1573))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2028:2028:2028) (1990:1990:1990))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (539:539:539))
        (PORT datac (1232:1232:1232) (1328:1328:1328))
        (PORT datad (719:719:719) (710:710:710))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1280:1280:1280) (1370:1370:1370))
        (PORT datac (707:707:707) (695:695:695))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (1283:1283:1283) (1374:1374:1374))
        (PORT datac (713:713:713) (703:703:703))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (383:383:383))
        (PORT datab (1279:1279:1279) (1369:1369:1369))
        (PORT datac (707:707:707) (697:697:697))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (735:735:735))
        (PORT datab (1278:1278:1278) (1369:1369:1369))
        (PORT datac (254:254:254) (333:333:333))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (375:375:375))
        (PORT datac (1235:1235:1235) (1332:1332:1332))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (1235:1235:1235) (1331:1331:1331))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1279:1279:1279) (1370:1370:1370))
        (PORT datac (256:256:256) (337:337:337))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1281:1281:1281) (1372:1372:1372))
        (PORT datac (256:256:256) (336:336:336))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1278:1278:1278) (1368:1368:1368))
        (PORT datac (257:257:257) (338:338:338))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1233:1233:1233) (1329:1329:1329))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1281:1281:1281) (1371:1371:1371))
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1234:1234:1234) (1330:1330:1330))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1235:1235:1235) (1331:1331:1331))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1232:1232:1232) (1327:1327:1327))
        (PORT datad (258:258:258) (329:329:329))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1990:1990:1990) (1955:1955:1955))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1106:1106:1106) (1148:1148:1148))
        (PORT datad (1308:1308:1308) (1313:1313:1313))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1722:1722:1722) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1108:1108:1108) (1151:1151:1151))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|data_sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1722:1722:1722) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (387:387:387))
        (PORT datab (293:293:293) (378:378:378))
        (PORT datac (260:260:260) (343:343:343))
        (PORT datad (261:261:261) (336:336:336))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (419:419:419))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (263:263:263) (348:348:348))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\Inst_vga_pll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2254:2254:2254) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (386:386:386))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (380:380:380))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (411:411:411))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (444:444:444) (451:451:451))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (575:575:575))
        (PORT datab (514:514:514) (556:556:556))
        (PORT datac (448:448:448) (493:493:493))
        (PORT datad (449:449:449) (495:495:495))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (439:439:439) (446:446:446))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (530:530:530) (578:578:578))
        (PORT datac (382:382:382) (386:386:386))
        (PORT datad (445:445:445) (490:490:490))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Hcnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (439:439:439) (446:446:446))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hcnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datab (319:319:319) (406:406:406))
        (PORT datad (283:283:283) (360:360:360))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (424:424:424))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datac (289:289:289) (376:376:376))
        (PORT datad (288:288:288) (365:365:365))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Hsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (423:423:423) (435:435:435))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (393:393:393))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (472:472:472))
        (PORT datac (205:205:205) (238:238:238))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (604:604:604))
        (PORT datab (501:501:501) (570:570:570))
        (PORT datac (502:502:502) (563:563:563))
        (PORT datad (483:483:483) (536:536:536))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (410:410:410))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (403:403:403))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (404:404:404))
        (PORT datab (302:302:302) (392:392:392))
        (PORT datac (269:269:269) (358:358:358))
        (PORT datad (285:285:285) (363:363:363))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (417:417:417) (429:429:429))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (449:449:449) (452:452:452))
        (PORT datac (508:508:508) (569:569:569))
        (PORT datad (500:500:500) (560:560:560))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Vcnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (424:424:424) (437:437:437))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vcnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1191:1191:1191) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (606:606:606))
        (PORT datab (501:501:501) (569:569:569))
        (PORT datac (459:459:459) (519:519:519))
        (PORT datad (498:498:498) (555:555:555))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (403:403:403))
        (PORT datac (268:268:268) (357:357:357))
        (PORT datad (270:270:270) (351:351:351))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|process_2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (429:429:429))
        (PORT datab (750:750:750) (760:760:760))
        (PORT datac (514:514:514) (576:576:576))
        (PORT datad (500:500:500) (560:560:560))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|Vsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (533:533:533) (580:580:580))
        (PORT datac (379:379:379) (383:383:383))
        (PORT datad (448:448:448) (493:493:493))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (608:608:608))
        (PORT datab (499:499:499) (567:567:567))
        (PORT datac (500:500:500) (560:560:560))
        (PORT datad (481:481:481) (534:534:534))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (459:459:459) (519:519:519))
        (PORT datad (702:702:702) (716:716:716))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (548:548:548) (603:603:603))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (502:502:502) (562:562:562))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|activeArea\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (424:424:424))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (255:255:255) (279:279:279))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_VGA\|activeArea\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_pclk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_href\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_href\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5101:5101:5101) (5423:5423:5423))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_href\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2442:2442:2442))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_hold\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (324:324:324) (418:418:418))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_hold\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|line\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (454:454:454))
        (PORT datad (436:436:436) (490:490:490))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_vsync\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (643:643:643) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_vsync\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4090:4090:4090) (4456:4456:4456))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_vsync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2442:2442:2442))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|line\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1068:1068:1068) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|line\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (360:360:360) (455:455:455))
        (PORT datad (436:436:436) (491:491:491))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|line\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1068:1068:1068) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (325:325:325) (419:419:419))
        (PORT datad (319:319:319) (396:396:396))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (406:406:406))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (317:317:317) (395:395:395))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|href_last\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (317:317:317) (395:395:395))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|href_last\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|we_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (764:764:764) (806:806:806))
        (PORT datad (800:800:800) (840:840:840))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|we_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2697:2697:2697))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1415:1415:1415) (1499:1499:1499))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (881:881:881))
        (PORT datab (331:331:331) (414:414:414))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1068:1068:1068) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (553:553:553))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1068:1068:1068) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1068:1068:1068) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1068:1068:1068) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1068:1068:1068) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1068:1068:1068) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (546:546:546))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1068:1068:1068) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3212:3212:3212))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1068:1068:1068) (1146:1146:1146))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2573:2573:2573))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1391:1391:1391) (1470:1470:1470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2573:2573:2573))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1391:1391:1391) (1470:1470:1470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2573:2573:2573))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1391:1391:1391) (1470:1470:1470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2573:2573:2573))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1391:1391:1391) (1470:1470:1470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2573:2573:2573))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1391:1391:1391) (1470:1470:1470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2573:2573:2573))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1391:1391:1391) (1470:1470:1470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (450:450:450))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2573:2573:2573))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1391:1391:1391) (1470:1470:1470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (440:440:440))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2573:2573:2573))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1391:1391:1391) (1470:1470:1470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|address\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (408:408:408))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|address\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2573:2573:2573))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1391:1391:1391) (1470:1470:1470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (414:414:414))
        (PORT datac (467:467:467) (521:521:521))
        (PORT datad (481:481:481) (533:533:533))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (312:312:312))
        (PORT datac (739:739:739) (755:755:755))
        (PORT datad (533:533:533) (592:592:592))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (469:469:469))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (455:455:455))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3078:3078:3078) (2966:2966:2966))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (408:408:408))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3078:3078:3078) (2966:2966:2966))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (460:460:460))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (471:471:471))
        (PORT datab (317:317:317) (406:406:406))
        (PORT datac (317:317:317) (419:419:419))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2369:2369:2369) (2552:2552:2552))
        (PORT datac (4441:4441:4441) (4382:4382:4382))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3063:3063:3063) (2957:2957:2957))
        (PORT ena (1440:1440:1440) (1420:1420:1420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3063:3063:3063) (2957:2957:2957))
        (PORT ena (1440:1440:1440) (1420:1420:1420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3063:3063:3063) (2957:2957:2957))
        (PORT ena (1440:1440:1440) (1420:1420:1420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3063:3063:3063) (2957:2957:2957))
        (PORT ena (1440:1440:1440) (1420:1420:1420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3063:3063:3063) (2957:2957:2957))
        (PORT ena (1440:1440:1440) (1420:1420:1420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3063:3063:3063) (2957:2957:2957))
        (PORT ena (1440:1440:1440) (1420:1420:1420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3063:3063:3063) (2957:2957:2957))
        (PORT ena (1440:1440:1440) (1420:1420:1420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3063:3063:3063) (2957:2957:2957))
        (PORT ena (1440:1440:1440) (1420:1420:1420))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3078:3078:3078) (2966:2966:2966))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3078:3078:3078) (2966:2966:2966))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3078:3078:3078) (2966:2966:2966))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (410:410:410))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3078:3078:3078) (2966:2966:2966))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3078:3078:3078) (2966:2966:2966))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Address_Generator\|val\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (457:457:457))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3078:3078:3078) (2966:2966:2966))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Address_Generator\|val\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3078:3078:3078) (2966:2966:2966))
        (PORT ena (976:976:976) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode966w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (470:470:470))
        (PORT datac (316:316:316) (417:417:417))
        (PORT datad (317:317:317) (411:411:411))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4040:4040:4040) (4377:4377:4377))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2419:2419:2419))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (757:757:757) (805:805:805))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3475:3475:3475))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1559:1559:1559) (1582:1582:1582))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (797:797:797) (851:851:851))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3725:3725:3725))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1222:1222:1222) (1237:1237:1237))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2592:2592:2592))
        (PORT clk (3144:3144:3144) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2568:2568:2568))
        (PORT d[1] (2862:2862:2862) (3022:3022:3022))
        (PORT d[2] (3050:3050:3050) (3166:3166:3166))
        (PORT d[3] (3430:3430:3430) (3562:3562:3562))
        (PORT d[4] (2087:2087:2087) (2222:2222:2222))
        (PORT d[5] (2373:2373:2373) (2538:2538:2538))
        (PORT d[6] (2980:2980:2980) (3092:3092:3092))
        (PORT d[7] (4154:4154:4154) (4351:4351:4351))
        (PORT d[8] (3541:3541:3541) (3800:3800:3800))
        (PORT d[9] (4110:4110:4110) (4199:4199:4199))
        (PORT d[10] (3160:3160:3160) (3365:3365:3365))
        (PORT d[11] (3083:3083:3083) (3244:3244:3244))
        (PORT d[12] (3077:3077:3077) (3211:3211:3211))
        (PORT clk (3140:3140:3140) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2163:2163:2163))
        (PORT clk (3140:3140:3140) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3144:3144:3144) (3233:3233:3233))
        (PORT d[0] (2808:2808:2808) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3234:3234:3234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6564:6564:6564) (6630:6630:6630))
        (PORT d[1] (4989:4989:4989) (5002:5002:5002))
        (PORT d[2] (5948:5948:5948) (6049:6049:6049))
        (PORT d[3] (5042:5042:5042) (5228:5228:5228))
        (PORT d[4] (6369:6369:6369) (6364:6364:6364))
        (PORT d[5] (6325:6325:6325) (6385:6385:6385))
        (PORT d[6] (4394:4394:4394) (4498:4498:4498))
        (PORT d[7] (5438:5438:5438) (5469:5469:5469))
        (PORT d[8] (5401:5401:5401) (5344:5344:5344))
        (PORT d[9] (4567:4567:4567) (4614:4614:4614))
        (PORT d[10] (4955:4955:4955) (4995:4995:4995))
        (PORT d[11] (5168:5168:5168) (5197:5197:5197))
        (PORT d[12] (5441:5441:5441) (5405:5405:5405))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (PORT d[0] (6195:6195:6195) (6232:6232:6232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (412:412:412))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datad (485:485:485) (538:538:538))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (450:450:450))
        (PORT datac (315:315:315) (403:403:403))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode926w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1115:1115:1115))
        (PORT datac (1062:1062:1062) (1100:1100:1100))
        (PORT datad (1076:1076:1076) (1106:1106:1106))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2994:2994:2994))
        (PORT clk (3593:3593:3593) (3722:3722:3722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4517:4517:4517) (4699:4699:4699))
        (PORT d[1] (3237:3237:3237) (3459:3459:3459))
        (PORT d[2] (3171:3171:3171) (3371:3371:3371))
        (PORT d[3] (3866:3866:3866) (4034:4034:4034))
        (PORT d[4] (2745:2745:2745) (2908:2908:2908))
        (PORT d[5] (4118:4118:4118) (4196:4196:4196))
        (PORT d[6] (4163:4163:4163) (4343:4343:4343))
        (PORT d[7] (4397:4397:4397) (4548:4548:4548))
        (PORT d[8] (3324:3324:3324) (3597:3597:3597))
        (PORT d[9] (4093:4093:4093) (4185:4185:4185))
        (PORT d[10] (2736:2736:2736) (2884:2884:2884))
        (PORT d[11] (3508:3508:3508) (3716:3716:3716))
        (PORT d[12] (3265:3265:3265) (3459:3459:3459))
        (PORT clk (3589:3589:3589) (3718:3718:3718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (2839:2839:2839))
        (PORT clk (3589:3589:3589) (3718:3718:3718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3593:3593:3593) (3722:3722:3722))
        (PORT d[0] (3528:3528:3528) (3470:3470:3470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3723:3723:3723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6292:6292:6292) (6386:6386:6386))
        (PORT d[1] (5523:5523:5523) (5568:5568:5568))
        (PORT d[2] (5319:5319:5319) (5432:5432:5432))
        (PORT d[3] (4501:4501:4501) (4750:4750:4750))
        (PORT d[4] (5980:5980:5980) (6004:6004:6004))
        (PORT d[5] (8059:8059:8059) (8176:8176:8176))
        (PORT d[6] (4584:4584:4584) (4681:4681:4681))
        (PORT d[7] (5624:5624:5624) (5668:5668:5668))
        (PORT d[8] (6239:6239:6239) (6136:6136:6136))
        (PORT d[9] (5678:5678:5678) (5757:5757:5757))
        (PORT d[10] (5438:5438:5438) (5527:5527:5527))
        (PORT d[11] (5034:5034:5034) (5056:5056:5056))
        (PORT d[12] (6811:6811:6811) (6702:6702:6702))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT d[0] (3014:3014:3014) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2167:2167:2167))
        (PORT asdata (1808:1808:1808) (1822:1822:1822))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1026:1026:1026) (1069:1069:1069))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2143:2143:2143))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (696:696:696))
        (PORT datac (780:780:780) (814:814:814))
        (PORT datad (227:227:227) (262:262:262))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode944w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1115:1115:1115))
        (PORT datac (1061:1061:1061) (1100:1100:1100))
        (PORT datad (1076:1076:1076) (1105:1105:1105))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1492:1492:1492))
        (PORT clk (2658:2658:2658) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1575:1575:1575))
        (PORT d[1] (1541:1541:1541) (1592:1592:1592))
        (PORT d[2] (1566:1566:1566) (1601:1601:1601))
        (PORT d[3] (1756:1756:1756) (1776:1776:1776))
        (PORT d[4] (1567:1567:1567) (1594:1594:1594))
        (PORT d[5] (1783:1783:1783) (1799:1799:1799))
        (PORT d[6] (2154:2154:2154) (2170:2170:2170))
        (PORT d[7] (1781:1781:1781) (1793:1793:1793))
        (PORT d[8] (2153:2153:2153) (2171:2171:2171))
        (PORT d[9] (1461:1461:1461) (1475:1475:1475))
        (PORT d[10] (1487:1487:1487) (1504:1504:1504))
        (PORT d[11] (1856:1856:1856) (1871:1871:1871))
        (PORT d[12] (1581:1581:1581) (1637:1637:1637))
        (PORT clk (2654:2654:2654) (2695:2695:2695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1409:1409:1409))
        (PORT clk (2654:2654:2654) (2695:2695:2695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2699:2699:2699))
        (PORT d[0] (2107:2107:2107) (2040:2040:2040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2700:2700:2700))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2700:2700:2700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2700:2700:2700))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2700:2700:2700))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4119:4119:4119))
        (PORT d[1] (4649:4649:4649) (4593:4593:4593))
        (PORT d[2] (2346:2346:2346) (2333:2333:2333))
        (PORT d[3] (3749:3749:3749) (3913:3913:3913))
        (PORT d[4] (4909:4909:4909) (4853:4853:4853))
        (PORT d[5] (2539:2539:2539) (2494:2494:2494))
        (PORT d[6] (3391:3391:3391) (3501:3501:3501))
        (PORT d[7] (2744:2744:2744) (2768:2768:2768))
        (PORT d[8] (4858:4858:4858) (4783:4783:4783))
        (PORT d[9] (4273:4273:4273) (4316:4316:4316))
        (PORT d[10] (4981:4981:4981) (5104:5104:5104))
        (PORT d[11] (4872:4872:4872) (4786:4786:4786))
        (PORT d[12] (4948:4948:4948) (4885:4885:4885))
        (PORT clk (2467:2467:2467) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (PORT d[0] (1348:1348:1348) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1834:1834:1834) (1825:1825:1825))
        (PORT datab (2673:2673:2673) (2688:2688:2688))
        (PORT datac (1942:1942:1942) (1954:1954:1954))
        (PORT datad (1414:1414:1414) (1442:1442:1442))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1015:1015:1015) (1034:1034:1034))
        (PORT datac (949:949:949) (969:969:969))
        (PORT datad (879:879:879) (854:854:854))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode955w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1110:1110:1110))
        (PORT datac (1062:1062:1062) (1100:1100:1100))
        (PORT datad (1074:1074:1074) (1103:1103:1103))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2702:2702:2702))
        (PORT clk (2848:2848:2848) (2844:2844:2844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2681:2681:2681))
        (PORT d[1] (3231:3231:3231) (3463:3463:3463))
        (PORT d[2] (2641:2641:2641) (2760:2760:2760))
        (PORT d[3] (3471:3471:3471) (3607:3607:3607))
        (PORT d[4] (2754:2754:2754) (2777:2777:2777))
        (PORT d[5] (2899:2899:2899) (2883:2883:2883))
        (PORT d[6] (3211:3211:3211) (3296:3296:3296))
        (PORT d[7] (2771:2771:2771) (2765:2765:2765))
        (PORT d[8] (2802:2802:2802) (2854:2854:2854))
        (PORT d[9] (3053:3053:3053) (3111:3111:3111))
        (PORT d[10] (2627:2627:2627) (2737:2737:2737))
        (PORT d[11] (2740:2740:2740) (2754:2754:2754))
        (PORT d[12] (2676:2676:2676) (2819:2819:2819))
        (PORT clk (2844:2844:2844) (2840:2840:2840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2301:2301:2301))
        (PORT clk (2844:2844:2844) (2840:2840:2840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2844:2844:2844))
        (PORT d[0] (2974:2974:2974) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2537:2537:2537))
        (PORT d[1] (2516:2516:2516) (2552:2552:2552))
        (PORT d[2] (2620:2620:2620) (2652:2652:2652))
        (PORT d[3] (3612:3612:3612) (3771:3771:3771))
        (PORT d[4] (3926:3926:3926) (3900:3900:3900))
        (PORT d[5] (3687:3687:3687) (3622:3622:3622))
        (PORT d[6] (3247:3247:3247) (3281:3281:3281))
        (PORT d[7] (3032:3032:3032) (3021:3021:3021))
        (PORT d[8] (2772:2772:2772) (2797:2797:2797))
        (PORT d[9] (3468:3468:3468) (3517:3517:3517))
        (PORT d[10] (3570:3570:3570) (3622:3622:3622))
        (PORT d[11] (3002:3002:3002) (3000:3000:3000))
        (PORT d[12] (3685:3685:3685) (3662:3662:3662))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT d[0] (2185:2185:2185) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1159:1159:1159))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (2629:2629:2629) (2653:2653:2653))
        (PORT datad (1648:1648:1648) (1632:1632:1632))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (697:697:697))
        (PORT datac (784:784:784) (818:818:818))
        (PORT datad (228:228:228) (263:263:263))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1010w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (472:472:472))
        (PORT datac (317:317:317) (419:419:419))
        (PORT datad (319:319:319) (413:413:413))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2566:2566:2566))
        (PORT clk (3066:3066:3066) (3148:3148:3148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3484:3484:3484))
        (PORT d[1] (2883:2883:2883) (3092:3092:3092))
        (PORT d[2] (3078:3078:3078) (3192:3192:3192))
        (PORT d[3] (3123:3123:3123) (3267:3267:3267))
        (PORT d[4] (2062:2062:2062) (2193:2193:2193))
        (PORT d[5] (2705:2705:2705) (2870:2870:2870))
        (PORT d[6] (2754:2754:2754) (2737:2737:2737))
        (PORT d[7] (4058:4058:4058) (4246:4246:4246))
        (PORT d[8] (3561:3561:3561) (3822:3822:3822))
        (PORT d[9] (4103:4103:4103) (4191:4191:4191))
        (PORT d[10] (3116:3116:3116) (3280:3280:3280))
        (PORT d[11] (3365:3365:3365) (3519:3519:3519))
        (PORT d[12] (3044:3044:3044) (3175:3175:3175))
        (PORT clk (3062:3062:3062) (3144:3144:3144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2727:2727:2727))
        (PORT clk (3062:3062:3062) (3144:3144:3144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3148:3148:3148))
        (PORT d[0] (3397:3397:3397) (3356:3356:3356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3149:3149:3149))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6182:6182:6182) (6255:6255:6255))
        (PORT d[1] (4624:4624:4624) (4639:4639:4639))
        (PORT d[2] (5214:5214:5214) (5315:5315:5315))
        (PORT d[3] (4706:4706:4706) (4896:4896:4896))
        (PORT d[4] (6005:6005:6005) (6009:6009:6009))
        (PORT d[5] (5962:5962:5962) (6027:6027:6027))
        (PORT d[6] (4026:4026:4026) (4132:4132:4132))
        (PORT d[7] (5045:5045:5045) (5079:5079:5079))
        (PORT d[8] (5028:5028:5028) (4970:4970:4970))
        (PORT d[9] (4570:4570:4570) (4615:4615:4615))
        (PORT d[10] (4633:4633:4633) (4676:4676:4676))
        (PORT d[11] (4798:4798:4798) (4821:4821:4821))
        (PORT d[12] (5437:5437:5437) (5400:5400:5400))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT d[0] (3613:3613:3613) (3651:3651:3651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (698:698:698))
        (PORT datac (785:785:785) (819:819:819))
        (PORT datad (229:229:229) (264:264:264))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode988w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (470:470:470))
        (PORT datac (316:316:316) (418:418:418))
        (PORT datad (318:318:318) (411:411:411))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2890:2890:2890))
        (PORT clk (3022:3022:3022) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3890:3890:3890))
        (PORT d[1] (2830:2830:2830) (3036:3036:3036))
        (PORT d[2] (2317:2317:2317) (2442:2442:2442))
        (PORT d[3] (3424:3424:3424) (3587:3587:3587))
        (PORT d[4] (2404:2404:2404) (2530:2530:2530))
        (PORT d[5] (3602:3602:3602) (3629:3629:3629))
        (PORT d[6] (2928:2928:2928) (3024:3024:3024))
        (PORT d[7] (3718:3718:3718) (3893:3893:3893))
        (PORT d[8] (3178:3178:3178) (3408:3408:3408))
        (PORT d[9] (3519:3519:3519) (3623:3623:3623))
        (PORT d[10] (2754:2754:2754) (2919:2919:2919))
        (PORT d[11] (2873:2873:2873) (2984:2984:2984))
        (PORT d[12] (2655:2655:2655) (2797:2797:2797))
        (PORT clk (3018:3018:3018) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (2763:2763:2763))
        (PORT clk (3018:3018:3018) (3064:3064:3064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3068:3068:3068))
        (PORT d[0] (3424:3424:3424) (3394:3394:3394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3069:3069:3069))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5869:5869:5869) (5945:5945:5945))
        (PORT d[1] (4755:4755:4755) (4819:4819:4819))
        (PORT d[2] (5572:5572:5572) (5672:5672:5672))
        (PORT d[3] (4320:4320:4320) (4507:4507:4507))
        (PORT d[4] (5249:5249:5249) (5258:5258:5258))
        (PORT d[5] (5972:5972:5972) (6038:6038:6038))
        (PORT d[6] (4629:4629:4629) (4742:4742:4742))
        (PORT d[7] (5079:5079:5079) (4989:4989:4989))
        (PORT d[8] (4710:4710:4710) (4653:4653:4653))
        (PORT d[9] (3865:3865:3865) (3918:3918:3918))
        (PORT d[10] (4341:4341:4341) (4473:4473:4473))
        (PORT d[11] (4451:4451:4451) (4476:4476:4476))
        (PORT d[12] (4753:4753:4753) (4721:4721:4721))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (PORT d[0] (5413:5413:5413) (5467:5467:5467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (450:450:450))
        (PORT datac (315:315:315) (404:404:404))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode977w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1116:1116:1116))
        (PORT datac (1061:1061:1061) (1099:1099:1099))
        (PORT datad (1076:1076:1076) (1106:1106:1106))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3678:3678:3678))
        (PORT clk (3489:3489:3489) (3584:3584:3584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4109:4109:4109) (4287:4287:4287))
        (PORT d[1] (3556:3556:3556) (3781:3781:3781))
        (PORT d[2] (2759:2759:2759) (2933:2933:2933))
        (PORT d[3] (3854:3854:3854) (4058:4058:4058))
        (PORT d[4] (3033:3033:3033) (3188:3188:3188))
        (PORT d[5] (4438:4438:4438) (4575:4575:4575))
        (PORT d[6] (3060:3060:3060) (3206:3206:3206))
        (PORT d[7] (4175:4175:4175) (4381:4381:4381))
        (PORT d[8] (4103:4103:4103) (4369:4369:4369))
        (PORT d[9] (3800:3800:3800) (3903:3903:3903))
        (PORT d[10] (2795:2795:2795) (2963:2963:2963))
        (PORT d[11] (3107:3107:3107) (3273:3273:3273))
        (PORT d[12] (2875:2875:2875) (3069:3069:3069))
        (PORT clk (3485:3485:3485) (3580:3580:3580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3224:3224:3224))
        (PORT clk (3485:3485:3485) (3580:3580:3580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3489:3489:3489) (3584:3584:3584))
        (PORT d[0] (3828:3828:3828) (3855:3855:3855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3585:3585:3585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3585:3585:3585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3585:3585:3585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3585:3585:3585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5582:5582:5582) (5673:5673:5673))
        (PORT d[1] (4774:4774:4774) (4835:4835:4835))
        (PORT d[2] (5991:5991:5991) (6148:6148:6148))
        (PORT d[3] (4155:4155:4155) (4372:4372:4372))
        (PORT d[4] (5280:5280:5280) (5306:5306:5306))
        (PORT d[5] (7289:7289:7289) (7397:7397:7397))
        (PORT d[6] (6082:6082:6082) (6148:6148:6148))
        (PORT d[7] (5635:5635:5635) (5669:5669:5669))
        (PORT d[8] (5456:5456:5456) (5357:5357:5357))
        (PORT d[9] (4908:4908:4908) (4985:4985:4985))
        (PORT d[10] (4668:4668:4668) (4753:4753:4753))
        (PORT d[11] (4352:4352:4352) (4381:4381:4381))
        (PORT d[12] (5519:5519:5519) (5447:5447:5447))
        (PORT clk (2486:2486:2486) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (PORT d[0] (3773:3773:3773) (3897:3897:3897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1016:1016:1016) (1034:1034:1034))
        (PORT datac (949:949:949) (969:969:969))
        (PORT datad (879:879:879) (854:854:854))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode999w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (471:471:471))
        (PORT datac (317:317:317) (418:418:418))
        (PORT datad (318:318:318) (412:412:412))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3358:3358:3358))
        (PORT clk (3407:3407:3407) (3470:3470:3470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4206:4206:4206) (4399:4399:4399))
        (PORT d[1] (3575:3575:3575) (3803:3803:3803))
        (PORT d[2] (3076:3076:3076) (3211:3211:3211))
        (PORT d[3] (4165:4165:4165) (4347:4347:4347))
        (PORT d[4] (3011:3011:3011) (3171:3171:3171))
        (PORT d[5] (4354:4354:4354) (4483:4483:4483))
        (PORT d[6] (3366:3366:3366) (3493:3493:3493))
        (PORT d[7] (3839:3839:3839) (4067:4067:4067))
        (PORT d[8] (3560:3560:3560) (3828:3828:3828))
        (PORT d[9] (4152:4152:4152) (4246:4246:4246))
        (PORT d[10] (2756:2756:2756) (2918:2918:2918))
        (PORT d[11] (3064:3064:3064) (3223:3223:3223))
        (PORT d[12] (3196:3196:3196) (3384:3384:3384))
        (PORT clk (3403:3403:3403) (3466:3466:3466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2659:2659:2659))
        (PORT clk (3403:3403:3403) (3466:3466:3466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3470:3470:3470))
        (PORT d[0] (3185:3185:3185) (3232:3232:3232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3471:3471:3471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3471:3471:3471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3471:3471:3471))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3471:3471:3471))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5227:5227:5227) (5322:5322:5322))
        (PORT d[1] (5116:5116:5116) (5180:5180:5180))
        (PORT d[2] (5965:5965:5965) (6118:6118:6118))
        (PORT d[3] (3798:3798:3798) (4018:4018:4018))
        (PORT d[4] (4869:4869:4869) (4888:4888:4888))
        (PORT d[5] (6939:6939:6939) (7049:7049:7049))
        (PORT d[6] (5670:5670:5670) (5732:5732:5732))
        (PORT d[7] (5218:5218:5218) (5248:5248:5248))
        (PORT d[8] (5033:5033:5033) (4941:4941:4941))
        (PORT d[9] (4537:4537:4537) (4611:4611:4611))
        (PORT d[10] (4272:4272:4272) (4353:4353:4353))
        (PORT d[11] (3952:3952:3952) (3973:3973:3973))
        (PORT d[12] (5144:5144:5144) (5072:5072:5072))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (PORT d[0] (3689:3689:3689) (3873:3873:3873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1999:1999:1999))
        (PORT datab (2377:2377:2377) (2390:2390:2390))
        (PORT datac (2623:2623:2623) (2646:2646:2646))
        (PORT datad (2318:2318:2318) (2331:2331:2331))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1999:1999:1999))
        (PORT datab (1489:1489:1489) (1429:1429:1429))
        (PORT datac (1812:1812:1812) (1735:1735:1735))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (414:414:414))
        (PORT datac (467:467:467) (521:521:521))
        (PORT datad (481:481:481) (532:532:532))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (698:698:698))
        (PORT datac (227:227:227) (271:271:271))
        (PORT datad (533:533:533) (591:591:591))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1993:1993:1993))
        (PORT clk (3074:3074:3074) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2040:2040:2040))
        (PORT d[1] (2759:2759:2759) (2939:2939:2939))
        (PORT d[2] (2416:2416:2416) (2426:2426:2426))
        (PORT d[3] (3423:3423:3423) (3548:3548:3548))
        (PORT d[4] (2390:2390:2390) (2419:2419:2419))
        (PORT d[5] (2383:2383:2383) (2552:2552:2552))
        (PORT d[6] (2295:2295:2295) (2296:2296:2296))
        (PORT d[7] (2034:2034:2034) (2041:2041:2041))
        (PORT d[8] (2086:2086:2086) (2107:2107:2107))
        (PORT d[9] (3096:3096:3096) (3105:3105:3105))
        (PORT d[10] (2647:2647:2647) (2750:2750:2750))
        (PORT d[11] (2687:2687:2687) (2689:2689:2689))
        (PORT d[12] (2018:2018:2018) (2030:2030:2030))
        (PORT clk (3070:3070:3070) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1865:1865:1865))
        (PORT clk (3070:3070:3070) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3074:3074:3074) (3163:3163:3163))
        (PORT d[0] (2575:2575:2575) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3164:3164:3164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3164:3164:3164))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1836:1836:1836))
        (PORT d[1] (1820:1820:1820) (1857:1857:1857))
        (PORT d[2] (1888:1888:1888) (1932:1932:1932))
        (PORT d[3] (4276:4276:4276) (4415:4415:4415))
        (PORT d[4] (1828:1828:1828) (1867:1867:1867))
        (PORT d[5] (4418:4418:4418) (4348:4348:4348))
        (PORT d[6] (2932:2932:2932) (3003:3003:3003))
        (PORT d[7] (2707:2707:2707) (2701:2701:2701))
        (PORT d[8] (2137:2137:2137) (2173:2173:2173))
        (PORT d[9] (2546:2546:2546) (2507:2507:2507))
        (PORT d[10] (1568:1568:1568) (1617:1617:1617))
        (PORT d[11] (2150:2150:2150) (2185:2185:2185))
        (PORT d[12] (1829:1829:1829) (1868:1868:1868))
        (PORT clk (2484:2484:2484) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (PORT d[0] (5665:5665:5665) (5717:5717:5717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (698:698:698))
        (PORT datac (227:227:227) (271:271:271))
        (PORT datad (533:533:533) (591:591:591))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1600:1600:1600))
        (PORT clk (3174:3174:3174) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2124:2124:2124))
        (PORT d[1] (2361:2361:2361) (2365:2365:2365))
        (PORT d[2] (1725:1725:1725) (1738:1738:1738))
        (PORT d[3] (2825:2825:2825) (2849:2849:2849))
        (PORT d[4] (2482:2482:2482) (2501:2501:2501))
        (PORT d[5] (1674:1674:1674) (1690:1690:1690))
        (PORT d[6] (2731:2731:2731) (2749:2749:2749))
        (PORT d[7] (2083:2083:2083) (2103:2103:2103))
        (PORT d[8] (2397:2397:2397) (2413:2413:2413))
        (PORT d[9] (2769:2769:2769) (2784:2784:2784))
        (PORT d[10] (3068:3068:3068) (3174:3174:3174))
        (PORT d[11] (1998:1998:1998) (2018:2018:2018))
        (PORT d[12] (2040:2040:2040) (2047:2047:2047))
        (PORT clk (3170:3170:3170) (3268:3268:3268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1462:1462:1462))
        (PORT clk (3170:3170:3170) (3268:3268:3268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3174:3174:3174) (3272:3272:3272))
        (PORT d[0] (2174:2174:2174) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3175:3175:3175) (3273:3273:3273))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3175:3175:3175) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3175:3175:3175) (3273:3273:3273))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3175:3175:3175) (3273:3273:3273))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (2821:2821:2821))
        (PORT d[1] (3942:3942:3942) (3966:3966:3966))
        (PORT d[2] (1498:1498:1498) (1543:1543:1543))
        (PORT d[3] (4693:4693:4693) (4840:4840:4840))
        (PORT d[4] (1542:1542:1542) (1590:1590:1590))
        (PORT d[5] (1505:1505:1505) (1539:1539:1539))
        (PORT d[6] (3278:3278:3278) (3340:3340:3340))
        (PORT d[7] (3051:3051:3051) (3044:3044:3044))
        (PORT d[8] (2495:2495:2495) (2530:2530:2530))
        (PORT d[9] (2557:2557:2557) (2515:2515:2515))
        (PORT d[10] (3955:3955:3955) (4047:4047:4047))
        (PORT d[11] (1492:1492:1492) (1536:1536:1536))
        (PORT d[12] (1177:1177:1177) (1217:1217:1217))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (1422:1422:1422) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (563:563:563))
        (PORT datac (291:291:291) (381:381:381))
        (PORT datad (482:482:482) (534:534:534))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (697:697:697))
        (PORT datac (783:783:783) (817:817:817))
        (PORT datad (229:229:229) (261:261:261))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2556:2556:2556))
        (PORT clk (3137:3137:3137) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4065:4065:4065) (4214:4214:4214))
        (PORT d[1] (2496:2496:2496) (2663:2663:2663))
        (PORT d[2] (3432:3432:3432) (3546:3546:3546))
        (PORT d[3] (3837:3837:3837) (4014:4014:4014))
        (PORT d[4] (2402:2402:2402) (2574:2574:2574))
        (PORT d[5] (2730:2730:2730) (2898:2898:2898))
        (PORT d[6] (3343:3343:3343) (3450:3450:3450))
        (PORT d[7] (4024:4024:4024) (4216:4216:4216))
        (PORT d[8] (3536:3536:3536) (3795:3795:3795))
        (PORT d[9] (4409:4409:4409) (4494:4494:4494))
        (PORT d[10] (3144:3144:3144) (3349:3349:3349))
        (PORT d[11] (3672:3672:3672) (3817:3817:3817))
        (PORT d[12] (3093:3093:3093) (3268:3268:3268))
        (PORT clk (3133:3133:3133) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2594:2594:2594))
        (PORT clk (3133:3133:3133) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3137:3137:3137) (3228:3228:3228))
        (PORT d[0] (3282:3282:3282) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3138:3138:3138) (3229:3229:3229))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3138:3138:3138) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3138:3138:3138) (3229:3229:3229))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3138:3138:3138) (3229:3229:3229))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7259:7259:7259) (7314:7314:7314))
        (PORT d[1] (4990:4990:4990) (5087:5087:5087))
        (PORT d[2] (5197:5197:5197) (5265:5265:5265))
        (PORT d[3] (2222:2222:2222) (2314:2314:2314))
        (PORT d[4] (6367:6367:6367) (6369:6369:6369))
        (PORT d[5] (6324:6324:6324) (6392:6392:6392))
        (PORT d[6] (4670:4670:4670) (4762:4762:4762))
        (PORT d[7] (5401:5401:5401) (5438:5438:5438))
        (PORT d[8] (5744:5744:5744) (5684:5684:5684))
        (PORT d[9] (4900:4900:4900) (4943:4943:4943))
        (PORT d[10] (5325:5325:5325) (5363:5363:5363))
        (PORT d[11] (6071:6071:6071) (6071:6071:6071))
        (PORT d[12] (5779:5779:5779) (5743:5743:5743))
        (PORT clk (2441:2441:2441) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (PORT d[0] (3409:3409:3409) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1999:1999:1999))
        (PORT datab (1397:1397:1397) (1386:1386:1386))
        (PORT datac (2625:2625:2625) (2649:2649:2649))
        (PORT datad (1706:1706:1706) (1605:1605:1605))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (699:699:699))
        (PORT datac (787:787:787) (821:821:821))
        (PORT datad (228:228:228) (260:260:260))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (2032:2032:2032))
        (PORT clk (2972:2972:2972) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2701:2701:2701))
        (PORT d[1] (3200:3200:3200) (3398:3398:3398))
        (PORT d[2] (2444:2444:2444) (2456:2456:2456))
        (PORT d[3] (3094:3094:3094) (3230:3230:3230))
        (PORT d[4] (2045:2045:2045) (2076:2076:2076))
        (PORT d[5] (2406:2406:2406) (2575:2575:2575))
        (PORT d[6] (2318:2318:2318) (2318:2318:2318))
        (PORT d[7] (2705:2705:2705) (2699:2699:2699))
        (PORT d[8] (1977:1977:1977) (1993:1993:1993))
        (PORT d[9] (3419:3419:3419) (3466:3466:3466))
        (PORT d[10] (2663:2663:2663) (2768:2768:2768))
        (PORT d[11] (2692:2692:2692) (2696:2696:2696))
        (PORT d[12] (2796:2796:2796) (2982:2982:2982))
        (PORT clk (2968:2968:2968) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2255:2255:2255))
        (PORT clk (2968:2968:2968) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3011:3011:3011))
        (PORT d[0] (2969:2969:2969) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3012:3012:3012))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1860:1860:1860))
        (PORT d[1] (1836:1836:1836) (1875:1875:1875))
        (PORT d[2] (1872:1872:1872) (1920:1920:1920))
        (PORT d[3] (4250:4250:4250) (4389:4389:4389))
        (PORT d[4] (4632:4632:4632) (4598:4598:4598))
        (PORT d[5] (4343:4343:4343) (4266:4266:4266))
        (PORT d[6] (2567:2567:2567) (2604:2604:2604))
        (PORT d[7] (2704:2704:2704) (2700:2700:2700))
        (PORT d[8] (2129:2129:2129) (2165:2165:2165))
        (PORT d[9] (2547:2547:2547) (2508:2508:2508))
        (PORT d[10] (1945:1945:1945) (1993:1993:1993))
        (PORT d[11] (2136:2136:2136) (2169:2169:2169))
        (PORT d[12] (4011:4011:4011) (3987:3987:3987))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (1495:1495:1495) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (728:728:728))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2624:2624:2624) (2647:2647:2647))
        (PORT datad (1023:1023:1023) (1015:1015:1015))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (696:696:696))
        (PORT datac (225:225:225) (268:268:268))
        (PORT datad (531:531:531) (589:589:589))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2905:2905:2905))
        (PORT clk (2962:2962:2962) (2991:2991:2991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4117:4117:4117) (4265:4265:4265))
        (PORT d[1] (3106:3106:3106) (3300:3300:3300))
        (PORT d[2] (3021:3021:3021) (3143:3143:3143))
        (PORT d[3] (3781:3781:3781) (3935:3935:3935))
        (PORT d[4] (2351:2351:2351) (2488:2488:2488))
        (PORT d[5] (3614:3614:3614) (3643:3643:3643))
        (PORT d[6] (2936:2936:2936) (3032:3032:3032))
        (PORT d[7] (3717:3717:3717) (3892:3892:3892))
        (PORT d[8] (3203:3203:3203) (3435:3435:3435))
        (PORT d[9] (3565:3565:3565) (3676:3676:3676))
        (PORT d[10] (2739:2739:2739) (2901:2901:2901))
        (PORT d[11] (2927:2927:2927) (3029:3029:3029))
        (PORT d[12] (2668:2668:2668) (2810:2810:2810))
        (PORT clk (2958:2958:2958) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2213:2213:2213))
        (PORT clk (2958:2958:2958) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (2991:2991:2991))
        (PORT d[0] (2840:2840:2840) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (2992:2992:2992))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (2992:2992:2992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (2992:2992:2992))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (2992:2992:2992))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5475:5475:5475) (5553:5553:5553))
        (PORT d[1] (4754:4754:4754) (4805:4805:4805))
        (PORT d[2] (5268:5268:5268) (5371:5371:5371))
        (PORT d[3] (3681:3681:3681) (3875:3875:3875))
        (PORT d[4] (4895:4895:4895) (4913:4913:4913))
        (PORT d[5] (5942:5942:5942) (6003:6003:6003))
        (PORT d[6] (4633:4633:4633) (4750:4750:4750))
        (PORT d[7] (4766:4766:4766) (4687:4687:4687))
        (PORT d[8] (4359:4359:4359) (4308:4308:4308))
        (PORT d[9] (3530:3530:3530) (3586:3586:3586))
        (PORT d[10] (4355:4355:4355) (4488:4488:4488))
        (PORT d[11] (4040:4040:4040) (4060:4060:4060))
        (PORT d[12] (4431:4431:4431) (4403:4403:4403))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (5397:5397:5397) (5450:5450:5450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (699:699:699))
        (PORT datac (788:788:788) (823:823:823))
        (PORT datad (228:228:228) (260:260:260))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3023:3023:3023))
        (PORT clk (2941:2941:2941) (2986:2986:2986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3088:3088:3088))
        (PORT d[1] (3263:3263:3263) (3485:3485:3485))
        (PORT d[2] (2611:2611:2611) (2729:2729:2729))
        (PORT d[3] (3956:3956:3956) (4080:4080:4080))
        (PORT d[4] (3078:3078:3078) (3094:3094:3094))
        (PORT d[5] (3467:3467:3467) (3434:3434:3434))
        (PORT d[6] (3202:3202:3202) (3286:3286:3286))
        (PORT d[7] (2729:2729:2729) (2717:2717:2717))
        (PORT d[8] (2721:2721:2721) (2764:2764:2764))
        (PORT d[9] (3374:3374:3374) (3422:3422:3422))
        (PORT d[10] (2653:2653:2653) (2758:2758:2758))
        (PORT d[11] (3048:3048:3048) (3058:3058:3058))
        (PORT d[12] (3000:3000:3000) (3134:3134:3134))
        (PORT clk (2937:2937:2937) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2761:2761:2761))
        (PORT clk (2937:2937:2937) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2986:2986:2986))
        (PORT d[0] (3497:3497:3497) (3388:3388:3388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (2987:2987:2987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2865:2865:2865))
        (PORT d[1] (2841:2841:2841) (2863:2863:2863))
        (PORT d[2] (2629:2629:2629) (2662:2662:2662))
        (PORT d[3] (3280:3280:3280) (3425:3425:3425))
        (PORT d[4] (3592:3592:3592) (3578:3578:3578))
        (PORT d[5] (3703:3703:3703) (3639:3639:3639))
        (PORT d[6] (3233:3233:3233) (3262:3262:3262))
        (PORT d[7] (3000:3000:3000) (2990:2990:2990))
        (PORT d[8] (2478:2478:2478) (2511:2511:2511))
        (PORT d[9] (3511:3511:3511) (3558:3558:3558))
        (PORT d[10] (3531:3531:3531) (3578:3578:3578))
        (PORT d[11] (2736:2736:2736) (2754:2754:2754))
        (PORT d[12] (3296:3296:3296) (3278:3278:3278))
        (PORT clk (2529:2529:2529) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2523:2523:2523))
        (PORT d[0] (4050:4050:4050) (4067:4067:4067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1999:1999:1999))
        (PORT datab (1952:1952:1952) (1919:1919:1919))
        (PORT datac (2624:2624:2624) (2648:2648:2648))
        (PORT datad (1688:1688:1688) (1664:1664:1664))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (700:700:700))
        (PORT datac (789:789:789) (824:824:824))
        (PORT datad (228:228:228) (260:260:260))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2862:2862:2862))
        (PORT clk (2969:2969:2969) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3206:3206:3206))
        (PORT d[1] (3238:3238:3238) (3440:3440:3440))
        (PORT d[2] (2717:2717:2717) (2846:2846:2846))
        (PORT d[3] (3842:3842:3842) (3997:3997:3997))
        (PORT d[4] (2646:2646:2646) (2765:2765:2765))
        (PORT d[5] (3916:3916:3916) (3921:3921:3921))
        (PORT d[6] (3981:3981:3981) (3951:3951:3951))
        (PORT d[7] (3335:3335:3335) (3513:3513:3513))
        (PORT d[8] (3151:3151:3151) (3388:3388:3388))
        (PORT d[9] (3796:3796:3796) (3892:3892:3892))
        (PORT d[10] (2718:2718:2718) (2878:2878:2878))
        (PORT d[11] (2832:2832:2832) (2919:2919:2919))
        (PORT d[12] (2911:2911:2911) (3031:3031:3031))
        (PORT clk (2965:2965:2965) (2994:2994:2994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3187:3187:3187) (3172:3172:3172))
        (PORT clk (2965:2965:2965) (2994:2994:2994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2998:2998:2998))
        (PORT d[0] (3471:3471:3471) (3471:3471:3471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (2999:2999:2999))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (2999:2999:2999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (2999:2999:2999))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (2999:2999:2999))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5478:5478:5478) (5554:5554:5554))
        (PORT d[1] (4268:4268:4268) (4255:4255:4255))
        (PORT d[2] (5245:5245:5245) (5351:5351:5351))
        (PORT d[3] (3643:3643:3643) (3838:3838:3838))
        (PORT d[4] (4568:4568:4568) (4594:4594:4594))
        (PORT d[5] (6190:6190:6190) (6243:6243:6243))
        (PORT d[6] (4263:4263:4263) (4384:4384:4384))
        (PORT d[7] (4756:4756:4756) (4676:4676:4676))
        (PORT d[8] (4362:4362:4362) (4309:4309:4309))
        (PORT d[9] (3848:3848:3848) (3895:3895:3895))
        (PORT d[10] (3878:3878:3878) (3920:3920:3920))
        (PORT d[11] (4015:4015:4015) (4031:4031:4031))
        (PORT d[12] (4430:4430:4430) (4399:4399:4399))
        (PORT clk (2512:2512:2512) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (PORT d[0] (3705:3705:3705) (3876:3876:3876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (697:697:697))
        (PORT datac (225:225:225) (268:268:268))
        (PORT datad (531:531:531) (589:589:589))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2366:2366:2366))
        (PORT clk (2917:2917:2917) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2405:2405:2405))
        (PORT d[1] (2841:2841:2841) (3043:3043:3043))
        (PORT d[2] (2803:2803:2803) (2812:2812:2812))
        (PORT d[3] (3120:3120:3120) (3261:3261:3261))
        (PORT d[4] (2399:2399:2399) (2413:2413:2413))
        (PORT d[5] (2902:2902:2902) (2879:2879:2879))
        (PORT d[6] (2933:2933:2933) (3035:3035:3035))
        (PORT d[7] (2349:2349:2349) (2343:2343:2343))
        (PORT d[8] (3127:3127:3127) (3174:3174:3174))
        (PORT d[9] (3086:3086:3086) (3142:3142:3142))
        (PORT d[10] (2650:2650:2650) (2751:2751:2751))
        (PORT d[11] (2351:2351:2351) (2367:2367:2367))
        (PORT d[12] (3045:3045:3045) (3180:3180:3180))
        (PORT clk (2913:2913:2913) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2549:2549:2549))
        (PORT clk (2913:2913:2913) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2917:2917:2917) (2938:2938:2938))
        (PORT d[0] (3276:3276:3276) (3180:3180:3180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2939:2939:2939))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2939:2939:2939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2939:2939:2939))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2939:2939:2939))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2184:2184:2184))
        (PORT d[1] (2168:2168:2168) (2203:2203:2203))
        (PORT d[2] (2215:2215:2215) (2255:2255:2255))
        (PORT d[3] (3993:3993:3993) (4149:4149:4149))
        (PORT d[4] (4276:4276:4276) (4243:4243:4243))
        (PORT d[5] (4087:4087:4087) (4027:4027:4027))
        (PORT d[6] (2225:2225:2225) (2263:2263:2263))
        (PORT d[7] (2644:2644:2644) (2630:2630:2630))
        (PORT d[8] (3113:3113:3113) (3133:3133:3133))
        (PORT d[9] (3540:3540:3540) (3593:3593:3593))
        (PORT d[10] (2297:2297:2297) (2339:2339:2339))
        (PORT d[11] (2135:2135:2135) (2168:2168:2168))
        (PORT d[12] (3666:3666:3666) (3647:3647:3647))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT d[0] (3189:3189:3189) (3176:3176:3176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2198:2198:2198) (2160:2160:2160))
        (PORT datac (2622:2622:2622) (2645:2645:2645))
        (PORT datad (1325:1325:1325) (1313:1313:1313))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2167:2167:2167))
        (PORT asdata (1210:1210:1210) (1249:1249:1249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3651:3651:3651) (3605:3605:3605))
        (PORT datac (401:401:401) (408:408:408))
        (PORT datad (2708:2708:2708) (2739:2739:2739))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[8\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (914:914:914))
        (PORT datab (913:913:913) (878:878:878))
        (PORT datac (653:653:653) (639:639:639))
        (PORT datad (3602:3602:3602) (3559:3559:3559))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT asdata (6623:6623:6623) (6706:6706:6706))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6292:6292:6292) (6437:6437:6437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT asdata (6439:6439:6439) (6337:6337:6337))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5768:5768:5768) (5774:5774:5774))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (521:521:521))
        (PORT datab (296:296:296) (382:382:382))
        (PORT datad (271:271:271) (352:352:352))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT asdata (6236:6236:6236) (6164:6164:6164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5585:5585:5585) (5589:5589:5589))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5915:5915:5915) (5839:5839:5839))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2142:2142:2142))
        (PORT asdata (6172:6172:6172) (6235:6235:6235))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (5730:5730:5730) (5765:5765:5765))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2142:2142:2142))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5696:5696:5696) (5599:5599:5599))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5766:5766:5766) (5774:5774:5774))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT asdata (6270:6270:6270) (6414:6414:6414))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT asdata (6725:6725:6725) (6632:6632:6632))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (805:805:805))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datad (424:424:424) (472:472:472))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT asdata (6429:6429:6429) (6611:6611:6611))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\btn_group_pixels\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\kleur_herkenning\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3439:3439:3439) (3687:3687:3687))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE kleur_herkenning)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT asdata (6057:6057:6057) (6047:6047:6047))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5623:5623:5623) (5597:5597:5597))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (516:516:516))
        (PORT datab (2254:2254:2254) (2390:2390:2390))
        (PORT datad (749:749:749) (792:792:792))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (944:944:944) (924:924:924))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (370:370:370) (374:374:374))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|temp_address\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT asdata (6213:6213:6213) (6476:6476:6476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (435:435:435))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (268:268:268) (348:348:348))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2664:2664:2664) (2602:2602:2602))
        (PORT datac (2144:2144:2144) (2107:2107:2107))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1387:1387:1387) (1438:1438:1438))
        (PORT datad (3615:3615:3615) (3807:3807:3807))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (643:643:643) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2718:2718:2718))
        (PORT asdata (4209:4209:4209) (4552:4552:4552))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3470:3470:3470))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1187:1187:1187) (1200:1200:1200))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (654:654:654) (689:689:689))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3725:3725:3725))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1222:1222:1222) (1237:1237:1237))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3322:3322:3322))
        (PORT clk (3001:3001:3001) (3053:3053:3053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4026:4026:4026) (4154:4154:4154))
        (PORT d[1] (2854:2854:2854) (3061:3061:3061))
        (PORT d[2] (3026:3026:3026) (3148:3148:3148))
        (PORT d[3] (3820:3820:3820) (3976:3976:3976))
        (PORT d[4] (2396:2396:2396) (2519:2519:2519))
        (PORT d[5] (3330:3330:3330) (3384:3384:3384))
        (PORT d[6] (2568:2568:2568) (2671:2671:2671))
        (PORT d[7] (4051:4051:4051) (4219:4219:4219))
        (PORT d[8] (3541:3541:3541) (3799:3799:3799))
        (PORT d[9] (3435:3435:3435) (3529:3529:3529))
        (PORT d[10] (2788:2788:2788) (2955:2955:2955))
        (PORT d[11] (2923:2923:2923) (3044:3044:3044))
        (PORT d[12] (2327:2327:2327) (2480:2480:2480))
        (PORT clk (2997:2997:2997) (3049:3049:3049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (2753:2753:2753))
        (PORT clk (2997:2997:2997) (3049:3049:3049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3053:3053:3053))
        (PORT d[0] (3409:3409:3409) (3384:3384:3384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3054:3054:3054))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3054:3054:3054))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3054:3054:3054))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6194:6194:6194) (6259:6259:6259))
        (PORT d[1] (4452:4452:4452) (4529:4529:4529))
        (PORT d[2] (5268:5268:5268) (5374:5374:5374))
        (PORT d[3] (4358:4358:4358) (4549:4549:4549))
        (PORT d[4] (5526:5526:5526) (5530:5530:5530))
        (PORT d[5] (6246:6246:6246) (6312:6312:6312))
        (PORT d[6] (4977:4977:4977) (5084:5084:5084))
        (PORT d[7] (5060:5060:5060) (4974:4974:4974))
        (PORT d[8] (4691:4691:4691) (4633:4633:4633))
        (PORT d[9] (3879:3879:3879) (3935:3935:3935))
        (PORT d[10] (4234:4234:4234) (4274:4274:4274))
        (PORT d[11] (4428:4428:4428) (4450:4450:4450))
        (PORT d[12] (4754:4754:4754) (4721:4721:4721))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (5089:5089:5089) (5151:5151:5151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1624:1624:1624))
        (PORT clk (2663:2663:2663) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1316:1316:1316))
        (PORT d[1] (2202:2202:2202) (2244:2244:2244))
        (PORT d[2] (1561:1561:1561) (1597:1597:1597))
        (PORT d[3] (1782:1782:1782) (1803:1803:1803))
        (PORT d[4] (1430:1430:1430) (1460:1460:1460))
        (PORT d[5] (1432:1432:1432) (1456:1456:1456))
        (PORT d[6] (2136:2136:2136) (2151:2151:2151))
        (PORT d[7] (1452:1452:1452) (1471:1471:1471))
        (PORT d[8] (2186:2186:2186) (2207:2207:2207))
        (PORT d[9] (1460:1460:1460) (1474:1474:1474))
        (PORT d[10] (1486:1486:1486) (1503:1503:1503))
        (PORT d[11] (1832:1832:1832) (1844:1844:1844))
        (PORT d[12] (1188:1188:1188) (1238:1238:1238))
        (PORT clk (2659:2659:2659) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1405:1405:1405))
        (PORT clk (2659:2659:2659) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2705:2705:2705))
        (PORT d[0] (2101:2101:2101) (2032:2032:2032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (4097:4097:4097))
        (PORT d[1] (4662:4662:4662) (4608:4608:4608))
        (PORT d[2] (2337:2337:2337) (2324:2324:2324))
        (PORT d[3] (1800:1800:1800) (1841:1841:1841))
        (PORT d[4] (4942:4942:4942) (4888:4888:4888))
        (PORT d[5] (2900:2900:2900) (2847:2847:2847))
        (PORT d[6] (3373:3373:3373) (3483:3483:3483))
        (PORT d[7] (2434:2434:2434) (2466:2466:2466))
        (PORT d[8] (4894:4894:4894) (4824:4824:4824))
        (PORT d[9] (4255:4255:4255) (4306:4306:4306))
        (PORT d[10] (5027:5027:5027) (5156:5156:5156))
        (PORT d[11] (4911:4911:4911) (4826:4826:4826))
        (PORT d[12] (4955:4955:4955) (4894:4894:4894))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (1632:1632:1632) (1609:1609:1609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3678:3678:3678) (3722:3722:3722))
        (PORT clk (3479:3479:3479) (3611:3611:3611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4150:4150:4150) (4327:4327:4327))
        (PORT d[1] (3259:3259:3259) (3491:3491:3491))
        (PORT d[2] (3226:3226:3226) (3396:3396:3396))
        (PORT d[3] (3536:3536:3536) (3714:3714:3714))
        (PORT d[4] (3082:3082:3082) (3239:3239:3239))
        (PORT d[5] (4098:4098:4098) (4175:4175:4175))
        (PORT d[6] (4216:4216:4216) (4405:4405:4405))
        (PORT d[7] (4335:4335:4335) (4435:4435:4435))
        (PORT d[8] (3360:3360:3360) (3634:3634:3634))
        (PORT d[9] (4101:4101:4101) (4189:4189:4189))
        (PORT d[10] (2721:2721:2721) (2862:2862:2862))
        (PORT d[11] (3464:3464:3464) (3670:3670:3670))
        (PORT d[12] (3250:3250:3250) (3441:3441:3441))
        (PORT clk (3475:3475:3475) (3607:3607:3607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2676:2676:2676))
        (PORT clk (3475:3475:3475) (3607:3607:3607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3479:3479:3479) (3611:3611:3611))
        (PORT d[0] (3266:3266:3266) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3612:3612:3612))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3612:3612:3612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3612:3612:3612))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3480:3480:3480) (3612:3612:3612))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5957:5957:5957) (6054:6054:6054))
        (PORT d[1] (5530:5530:5530) (5586:5586:5586))
        (PORT d[2] (5634:5634:5634) (5737:5737:5737))
        (PORT d[3] (4531:4531:4531) (4745:4745:4745))
        (PORT d[4] (5957:5957:5957) (5978:5978:5978))
        (PORT d[5] (7671:7671:7671) (7777:7777:7777))
        (PORT d[6] (4543:4543:4543) (4635:4635:4635))
        (PORT d[7] (5006:5006:5006) (5050:5050:5050))
        (PORT d[8] (5892:5892:5892) (5797:5797:5797))
        (PORT d[9] (5328:5328:5328) (5413:5413:5413))
        (PORT d[10] (5044:5044:5044) (5136:5136:5136))
        (PORT d[11] (5012:5012:5012) (5031:5031:5031))
        (PORT d[12] (6437:6437:6437) (6328:6328:6328))
        (PORT clk (2458:2458:2458) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d[0] (2658:2658:2658) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1472:1472:1472))
        (PORT datab (2654:2654:2654) (2665:2665:2665))
        (PORT datac (2263:2263:2263) (2262:2262:2262))
        (PORT datad (2453:2453:2453) (2489:2489:2489))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3512:3512:3512) (3543:3543:3543))
        (PORT clk (2931:2931:2931) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (4223:4223:4223))
        (PORT d[1] (3245:3245:3245) (3448:3448:3448))
        (PORT d[2] (2975:2975:2975) (3077:3077:3077))
        (PORT d[3] (3450:3450:3450) (3599:3599:3599))
        (PORT d[4] (2320:2320:2320) (2459:2459:2459))
        (PORT d[5] (2941:2941:2941) (3103:3103:3103))
        (PORT d[6] (3692:3692:3692) (3672:3672:3672))
        (PORT d[7] (3562:3562:3562) (3699:3699:3699))
        (PORT d[8] (3091:3091:3091) (3294:3294:3294))
        (PORT d[9] (3861:3861:3861) (3953:3953:3953))
        (PORT d[10] (2755:2755:2755) (2916:2916:2916))
        (PORT d[11] (2909:2909:2909) (2999:2999:2999))
        (PORT d[12] (2915:2915:2915) (3034:3034:3034))
        (PORT clk (2927:2927:2927) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2926:2926:2926))
        (PORT clk (2927:2927:2927) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2931:2931:2931) (2966:2966:2966))
        (PORT d[0] (3576:3576:3576) (3532:3532:3532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2932:2932:2932) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2932:2932:2932) (2967:2967:2967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2932:2932:2932) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2932:2932:2932) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5146:5146:5146) (5212:5212:5212))
        (PORT d[1] (3915:3915:3915) (3900:3900:3900))
        (PORT d[2] (5609:5609:5609) (5705:5705:5705))
        (PORT d[3] (3354:3354:3354) (3556:3556:3556))
        (PORT d[4] (4152:4152:4152) (4123:4123:4123))
        (PORT d[5] (6158:6158:6158) (6219:6219:6219))
        (PORT d[6] (4276:4276:4276) (4398:4398:4398))
        (PORT d[7] (4076:4076:4076) (4016:4016:4016))
        (PORT d[8] (4022:4022:4022) (3970:3970:3970))
        (PORT d[9] (3849:3849:3849) (3896:3896:3896))
        (PORT d[10] (3567:3567:3567) (3618:3618:3618))
        (PORT d[11] (3701:3701:3701) (3723:3723:3723))
        (PORT d[12] (4076:4076:4076) (4047:4047:4047))
        (PORT clk (2511:2511:2511) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2499:2499:2499))
        (PORT d[0] (3781:3781:3781) (3895:3895:3895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1677:1677:1677))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1806:1806:1806) (1772:1772:1772))
        (PORT datad (2453:2453:2453) (2489:2489:2489))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3642:3642:3642))
        (PORT clk (3090:3090:3090) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4206:4206:4206))
        (PORT d[1] (3238:3238:3238) (3439:3439:3439))
        (PORT d[2] (2702:2702:2702) (2820:2820:2820))
        (PORT d[3] (3782:3782:3782) (3938:3938:3938))
        (PORT d[4] (2064:2064:2064) (2183:2183:2183))
        (PORT d[5] (3365:3365:3365) (3407:3407:3407))
        (PORT d[6] (2670:2670:2670) (2787:2787:2787))
        (PORT d[7] (4072:4072:4072) (4242:4242:4242))
        (PORT d[8] (3512:3512:3512) (3739:3739:3739))
        (PORT d[9] (3743:3743:3743) (3837:3837:3837))
        (PORT d[10] (3134:3134:3134) (3298:3298:3298))
        (PORT d[11] (3253:3253:3253) (3360:3360:3360))
        (PORT d[12] (2696:2696:2696) (2841:2841:2841))
        (PORT clk (3086:3086:3086) (3164:3164:3164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2750:2750:2750))
        (PORT clk (3086:3086:3086) (3164:3164:3164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3168:3168:3168))
        (PORT d[0] (3419:3419:3419) (3381:3381:3381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3169:3169:3169))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3169:3169:3169))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3169:3169:3169))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6202:6202:6202) (6275:6275:6275))
        (PORT d[1] (4677:4677:4677) (4695:4695:4695))
        (PORT d[2] (5602:5602:5602) (5708:5708:5708))
        (PORT d[3] (4704:4704:4704) (4888:4888:4888))
        (PORT d[4] (5631:5631:5631) (5638:5638:5638))
        (PORT d[5] (5967:5967:5967) (6035:6035:6035))
        (PORT d[6] (3703:3703:3703) (3823:3823:3823))
        (PORT d[7] (5046:5046:5046) (5078:5078:5078))
        (PORT d[8] (5625:5625:5625) (5534:5534:5534))
        (PORT d[9] (4201:4201:4201) (4247:4247:4247))
        (PORT d[10] (4593:4593:4593) (4631:4631:4631))
        (PORT d[11] (4816:4816:4816) (4835:4835:4835))
        (PORT d[12] (5116:5116:5116) (5084:5084:5084))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (3650:3650:3650) (3698:3698:3698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3302:3302:3302) (3358:3358:3358))
        (PORT clk (3475:3475:3475) (3571:3571:3571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4477:4477:4477) (4652:4652:4652))
        (PORT d[1] (3259:3259:3259) (3494:3494:3494))
        (PORT d[2] (2822:2822:2822) (2977:2977:2977))
        (PORT d[3] (4147:4147:4147) (4343:4343:4343))
        (PORT d[4] (3095:3095:3095) (3269:3269:3269))
        (PORT d[5] (4455:4455:4455) (4597:4597:4597))
        (PORT d[6] (3030:3030:3030) (3174:3174:3174))
        (PORT d[7] (4373:4373:4373) (4476:4476:4476))
        (PORT d[8] (4102:4102:4102) (4368:4368:4368))
        (PORT d[9] (3474:3474:3474) (3576:3576:3576))
        (PORT d[10] (2829:2829:2829) (2999:2999:2999))
        (PORT d[11] (3139:3139:3139) (3310:3310:3310))
        (PORT d[12] (2739:2739:2739) (2929:2929:2929))
        (PORT clk (3471:3471:3471) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2829:2829:2829))
        (PORT clk (3471:3471:3471) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3475:3475:3475) (3571:3571:3571))
        (PORT d[0] (3373:3373:3373) (3369:3369:3369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3476:3476:3476) (3572:3572:3572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3476:3476:3476) (3572:3572:3572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3476:3476:3476) (3572:3572:3572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3476:3476:3476) (3572:3572:3572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5567:5567:5567) (5659:5659:5659))
        (PORT d[1] (4385:4385:4385) (4458:4458:4458))
        (PORT d[2] (5673:5673:5673) (5818:5818:5818))
        (PORT d[3] (4190:4190:4190) (4411:4411:4411))
        (PORT d[4] (5577:5577:5577) (5578:5578:5578))
        (PORT d[5] (7302:7302:7302) (7413:7413:7413))
        (PORT d[6] (6065:6065:6065) (6129:6129:6129))
        (PORT d[7] (4664:4664:4664) (4702:4702:4702))
        (PORT d[8] (5470:5470:5470) (5374:5374:5374))
        (PORT d[9] (4950:4950:4950) (5031:5031:5031))
        (PORT d[10] (4660:4660:4660) (4742:4742:4742))
        (PORT d[11] (4329:4329:4329) (4354:4354:4354))
        (PORT d[12] (5826:5826:5826) (5744:5744:5744))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT d[0] (3553:3553:3553) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4047:4047:4047) (4149:4149:4149))
        (PORT clk (3565:3565:3565) (3694:3694:3694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4389:4389:4389) (4549:4549:4549))
        (PORT d[1] (2846:2846:2846) (3046:3046:3046))
        (PORT d[2] (3505:3505:3505) (3697:3697:3697))
        (PORT d[3] (3864:3864:3864) (4074:4074:4074))
        (PORT d[4] (3159:3159:3159) (3363:3363:3363))
        (PORT d[5] (2011:2011:2011) (2144:2144:2144))
        (PORT d[6] (3445:3445:3445) (3623:3623:3623))
        (PORT d[7] (4094:4094:4094) (4309:4309:4309))
        (PORT d[8] (3863:3863:3863) (4102:4102:4102))
        (PORT d[9] (3576:3576:3576) (3682:3682:3682))
        (PORT d[10] (3564:3564:3564) (3806:3806:3806))
        (PORT d[11] (4090:4090:4090) (4266:4266:4266))
        (PORT d[12] (4238:4238:4238) (4492:4492:4492))
        (PORT clk (3561:3561:3561) (3690:3690:3690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2866:2866:2866))
        (PORT clk (3561:3561:3561) (3690:3690:3690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3694:3694:3694))
        (PORT d[0] (3497:3497:3497) (3497:3497:3497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3695:3695:3695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5626:5626:5626) (5739:5739:5739))
        (PORT d[1] (4688:4688:4688) (4775:4775:4775))
        (PORT d[2] (4472:4472:4472) (4507:4507:4507))
        (PORT d[3] (4630:4630:4630) (4929:4929:4929))
        (PORT d[4] (4682:4682:4682) (4614:4614:4614))
        (PORT d[5] (7108:7108:7108) (7232:7232:7232))
        (PORT d[6] (4841:4841:4841) (5027:5027:5027))
        (PORT d[7] (4045:4045:4045) (4212:4212:4212))
        (PORT d[8] (7046:7046:7046) (7271:7271:7271))
        (PORT d[9] (5237:5237:5237) (5330:5330:5330))
        (PORT d[10] (6763:6763:6763) (6798:6798:6798))
        (PORT d[11] (4396:4396:4396) (4418:4418:4418))
        (PORT d[12] (8178:8178:8178) (8312:8312:8312))
        (PORT clk (2512:2512:2512) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (PORT d[0] (5794:5794:5794) (5790:5790:5790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2310:2310:2310) (2304:2304:2304))
        (PORT datab (2480:2480:2480) (2444:2444:2444))
        (PORT datac (2154:2154:2154) (2200:2200:2200))
        (PORT datad (2453:2453:2453) (2489:2489:2489))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3966:3966:3966) (3995:3995:3995))
        (PORT clk (3579:3579:3579) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4705:4705:4705))
        (PORT d[1] (3562:3562:3562) (3751:3751:3751))
        (PORT d[2] (3595:3595:3595) (3759:3759:3759))
        (PORT d[3] (3848:3848:3848) (4025:4025:4025))
        (PORT d[4] (3125:3125:3125) (3280:3280:3280))
        (PORT d[5] (4150:4150:4150) (4232:4232:4232))
        (PORT d[6] (3430:3430:3430) (3618:3618:3618))
        (PORT d[7] (4200:4200:4200) (4452:4452:4452))
        (PORT d[8] (3308:3308:3308) (3579:3579:3579))
        (PORT d[9] (4119:4119:4119) (4209:4209:4209))
        (PORT d[10] (2718:2718:2718) (2865:2865:2865))
        (PORT d[11] (3517:3517:3517) (3719:3719:3719))
        (PORT d[12] (3585:3585:3585) (3769:3769:3769))
        (PORT clk (3575:3575:3575) (3705:3705:3705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2266:2266:2266))
        (PORT clk (3575:3575:3575) (3705:3705:3705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3579:3579:3579) (3709:3709:3709))
        (PORT d[0] (2876:2876:2876) (2897:2897:2897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3580:3580:3580) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3580:3580:3580) (3710:3710:3710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3580:3580:3580) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3580:3580:3580) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6327:6327:6327) (6425:6425:6425))
        (PORT d[1] (5905:5905:5905) (5955:5955:5955))
        (PORT d[2] (5617:5617:5617) (5728:5728:5728))
        (PORT d[3] (4515:4515:4515) (4766:4766:4766))
        (PORT d[4] (6294:6294:6294) (6292:6292:6292))
        (PORT d[5] (7733:7733:7733) (7857:7857:7857))
        (PORT d[6] (4905:4905:4905) (4992:4992:4992))
        (PORT d[7] (4977:4977:4977) (5010:5010:5010))
        (PORT d[8] (6266:6266:6266) (6164:6164:6164))
        (PORT d[9] (5711:5711:5711) (5791:5791:5791))
        (PORT d[10] (5420:5420:5420) (5507:5507:5507))
        (PORT d[11] (5066:5066:5066) (5093:5093:5093))
        (PORT d[12] (6819:6819:6819) (6712:6712:6712))
        (PORT clk (2440:2440:2440) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2424:2424:2424))
        (PORT d[0] (3670:3670:3670) (3809:3809:3809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1877:1877:1877) (1790:1790:1790))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2200:2200:2200) (2050:2050:2050))
        (PORT datad (2453:2453:2453) (2489:2489:2489))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2982:2982:2982))
        (PORT clk (2793:2793:2793) (2767:2767:2767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3094:3094:3094))
        (PORT d[1] (3072:3072:3072) (3258:3258:3258))
        (PORT d[2] (2921:2921:2921) (3014:3014:3014))
        (PORT d[3] (3633:3633:3633) (3761:3761:3761))
        (PORT d[4] (3096:3096:3096) (3112:3112:3112))
        (PORT d[5] (3128:3128:3128) (3096:3096:3096))
        (PORT d[6] (2815:2815:2815) (2896:2896:2896))
        (PORT d[7] (3289:3289:3289) (3439:3439:3439))
        (PORT d[8] (2073:2073:2073) (2133:2133:2133))
        (PORT d[9] (3322:3322:3322) (3365:3365:3365))
        (PORT d[10] (2672:2672:2672) (2779:2779:2779))
        (PORT d[11] (3083:3083:3083) (3094:3094:3094))
        (PORT d[12] (3039:3039:3039) (3176:3176:3176))
        (PORT clk (2789:2789:2789) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (3018:3018:3018))
        (PORT clk (2789:2789:2789) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2793:2793:2793) (2767:2767:2767))
        (PORT d[0] (3776:3776:3776) (3650:3650:3650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2768:2768:2768))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2768:2768:2768))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2768:2768:2768))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2806:2806:2806))
        (PORT d[1] (2808:2808:2808) (2830:2830:2830))
        (PORT d[2] (2906:2906:2906) (2926:2926:2926))
        (PORT d[3] (2947:2947:2947) (3120:3120:3120))
        (PORT d[4] (3223:3223:3223) (3215:3215:3215))
        (PORT d[5] (3365:3365:3365) (3305:3305:3305))
        (PORT d[6] (2900:2900:2900) (2937:2937:2937))
        (PORT d[7] (3254:3254:3254) (3226:3226:3226))
        (PORT d[8] (2907:2907:2907) (2889:2889:2889))
        (PORT d[9] (3486:3486:3486) (3531:3531:3531))
        (PORT d[10] (3495:3495:3495) (3541:3541:3541))
        (PORT d[11] (2775:2775:2775) (2797:2797:2797))
        (PORT d[12] (3267:3267:3267) (3252:3252:3252))
        (PORT clk (2532:2532:2532) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (PORT d[0] (3685:3685:3685) (3711:3711:3711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3386:3386:3386))
        (PORT clk (3482:3482:3482) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (4382:4382:4382))
        (PORT d[1] (3888:3888:3888) (4099:4099:4099))
        (PORT d[2] (2800:2800:2800) (2969:2969:2969))
        (PORT d[3] (3863:3863:3863) (4028:4028:4028))
        (PORT d[4] (2707:2707:2707) (2866:2866:2866))
        (PORT d[5] (4422:4422:4422) (4562:4562:4562))
        (PORT d[6] (4562:4562:4562) (4742:4742:4742))
        (PORT d[7] (4354:4354:4354) (4453:4453:4453))
        (PORT d[8] (3596:3596:3596) (3893:3893:3893))
        (PORT d[9] (3726:3726:3726) (3818:3818:3818))
        (PORT d[10] (2804:2804:2804) (2973:2973:2973))
        (PORT d[11] (3515:3515:3515) (3724:3724:3724))
        (PORT d[12] (2831:2831:2831) (3021:3021:3021))
        (PORT clk (3478:3478:3478) (3575:3575:3575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2631:2631:2631))
        (PORT clk (3478:3478:3478) (3575:3575:3575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3482:3482:3482) (3579:3579:3579))
        (PORT d[0] (3212:3212:3212) (3262:3262:3262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3483:3483:3483) (3580:3580:3580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3483:3483:3483) (3580:3580:3580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3483:3483:3483) (3580:3580:3580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3483:3483:3483) (3580:3580:3580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5598:5598:5598) (5695:5695:5695))
        (PORT d[1] (5167:5167:5167) (5211:5211:5211))
        (PORT d[2] (5695:5695:5695) (5841:5841:5841))
        (PORT d[3] (4189:4189:4189) (4409:4409:4409))
        (PORT d[4] (5592:5592:5592) (5613:5613:5613))
        (PORT d[5] (7310:7310:7310) (7421:7421:7421))
        (PORT d[6] (6046:6046:6046) (6110:6110:6110))
        (PORT d[7] (4684:4684:4684) (4722:4722:4722))
        (PORT d[8] (5479:5479:5479) (5383:5383:5383))
        (PORT d[9] (4959:4959:4959) (5040:5040:5040))
        (PORT d[10] (4666:4666:4666) (4753:4753:4753))
        (PORT d[11] (4361:4361:4361) (4390:4390:4390))
        (PORT d[12] (5867:5867:5867) (5789:5789:5789))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (PORT d[0] (5328:5328:5328) (5381:5381:5381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2327:2327:2327))
        (PORT clk (3355:3355:3355) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2777:2777:2777) (2795:2795:2795))
        (PORT d[1] (3376:3376:3376) (3536:3536:3536))
        (PORT d[2] (2773:2773:2773) (2793:2793:2793))
        (PORT d[3] (2739:2739:2739) (2756:2756:2756))
        (PORT d[4] (2478:2478:2478) (2504:2504:2504))
        (PORT d[5] (1751:1751:1751) (1816:1816:1816))
        (PORT d[6] (2609:2609:2609) (2621:2621:2621))
        (PORT d[7] (3031:3031:3031) (3175:3175:3175))
        (PORT d[8] (3537:3537:3537) (3790:3790:3790))
        (PORT d[9] (2738:2738:2738) (2740:2740:2740))
        (PORT d[10] (3453:3453:3453) (3632:3632:3632))
        (PORT d[11] (3156:3156:3156) (3185:3185:3185))
        (PORT d[12] (3132:3132:3132) (3128:3128:3128))
        (PORT clk (3351:3351:3351) (3417:3417:3417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2603:2603:2603))
        (PORT clk (3351:3351:3351) (3417:3417:3417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3421:3421:3421))
        (PORT d[0] (3212:3212:3212) (3233:3233:3233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3356:3356:3356) (3422:3422:3422))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3356:3356:3356) (3422:3422:3422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3356:3356:3356) (3422:3422:3422))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3356:3356:3356) (3422:3422:3422))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3937:3937:3937) (3936:3936:3936))
        (PORT d[1] (1517:1517:1517) (1556:1556:1556))
        (PORT d[2] (4778:4778:4778) (4809:4809:4809))
        (PORT d[3] (1912:1912:1912) (1954:1954:1954))
        (PORT d[4] (4277:4277:4277) (4239:4239:4239))
        (PORT d[5] (2643:2643:2643) (2677:2677:2677))
        (PORT d[6] (1815:1815:1815) (1850:1850:1850))
        (PORT d[7] (1796:1796:1796) (1809:1809:1809))
        (PORT d[8] (7653:7653:7653) (7816:7816:7816))
        (PORT d[9] (1716:1716:1716) (1724:1724:1724))
        (PORT d[10] (1917:1917:1917) (1971:1971:1971))
        (PORT d[11] (2261:2261:2261) (2304:2304:2304))
        (PORT d[12] (2850:2850:2850) (2888:2888:2888))
        (PORT clk (2528:2528:2528) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2520:2520:2520))
        (PORT d[0] (2484:2484:2484) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3266:3266:3266))
        (PORT clk (3524:3524:3524) (3647:3647:3647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3695:3695:3695) (3798:3798:3798))
        (PORT d[1] (2861:2861:2861) (3062:3062:3062))
        (PORT d[2] (3743:3743:3743) (3921:3921:3921))
        (PORT d[3] (3903:3903:3903) (4082:4082:4082))
        (PORT d[4] (3125:3125:3125) (3325:3325:3325))
        (PORT d[5] (2359:2359:2359) (2487:2487:2487))
        (PORT d[6] (3681:3681:3681) (3812:3812:3812))
        (PORT d[7] (3773:3773:3773) (3957:3957:3957))
        (PORT d[8] (3684:3684:3684) (3990:3990:3990))
        (PORT d[9] (3953:3953:3953) (4048:4048:4048))
        (PORT d[10] (3517:3517:3517) (3758:3758:3758))
        (PORT d[11] (3481:3481:3481) (3677:3677:3677))
        (PORT d[12] (3414:3414:3414) (3591:3591:3591))
        (PORT clk (3520:3520:3520) (3643:3643:3643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3123:3123:3123))
        (PORT clk (3520:3520:3520) (3643:3643:3643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3524:3524:3524) (3647:3647:3647))
        (PORT d[0] (3758:3758:3758) (3754:3754:3754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3525:3525:3525) (3648:3648:3648))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3525:3525:3525) (3648:3648:3648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3525:3525:3525) (3648:3648:3648))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3525:3525:3525) (3648:3648:3648))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5976:5976:5976) (6088:6088:6088))
        (PORT d[1] (4323:4323:4323) (4434:4434:4434))
        (PORT d[2] (5167:5167:5167) (5197:5197:5197))
        (PORT d[3] (5002:5002:5002) (5297:5297:5297))
        (PORT d[4] (5063:5063:5063) (4996:4996:4996))
        (PORT d[5] (7461:7461:7461) (7586:7586:7586))
        (PORT d[6] (5241:5241:5241) (5419:5419:5419))
        (PORT d[7] (4412:4412:4412) (4581:4581:4581))
        (PORT d[8] (6782:6782:6782) (6711:6711:6711))
        (PORT d[9] (5606:5606:5606) (5698:5698:5698))
        (PORT d[10] (6403:6403:6403) (6439:6439:6439))
        (PORT d[11] (4742:4742:4742) (4753:4753:4753))
        (PORT d[12] (8514:8514:8514) (8649:8649:8649))
        (PORT clk (2508:2508:2508) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (PORT d[0] (2291:2291:2291) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (726:726:726))
        (PORT datab (1991:1991:1991) (2014:2014:2014))
        (PORT datac (1718:1718:1718) (1747:1747:1747))
        (PORT datad (1172:1172:1172) (1101:1101:1101))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2053:2053:2053) (2031:2031:2031))
        (PORT datab (2545:2545:2545) (2555:2555:2555))
        (PORT datac (1772:1772:1772) (1765:1765:1765))
        (PORT datad (2452:2452:2452) (2489:2489:2489))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3379:3379:3379))
        (PORT clk (2990:2990:2990) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4128:4128:4128) (4275:4275:4275))
        (PORT d[1] (2854:2854:2854) (3061:3061:3061))
        (PORT d[2] (2695:2695:2695) (2818:2818:2818))
        (PORT d[3] (3439:3439:3439) (3599:3599:3599))
        (PORT d[4] (2390:2390:2390) (2534:2534:2534))
        (PORT d[5] (4260:4260:4260) (4228:4228:4228))
        (PORT d[6] (2944:2944:2944) (3040:3040:3040))
        (PORT d[7] (3852:3852:3852) (3986:3986:3986))
        (PORT d[8] (3195:3195:3195) (3426:3426:3426))
        (PORT d[9] (3547:3547:3547) (3658:3658:3658))
        (PORT d[10] (2705:2705:2705) (2877:2877:2877))
        (PORT d[11] (3282:3282:3282) (3367:3367:3367))
        (PORT d[12] (2705:2705:2705) (2850:2850:2850))
        (PORT clk (2986:2986:2986) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2875:2875:2875))
        (PORT clk (2986:2986:2986) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2990:2990:2990) (3019:3019:3019))
        (PORT d[0] (3507:3507:3507) (3506:3506:3506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2991:2991:2991) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5841:5841:5841) (5908:5908:5908))
        (PORT d[1] (4225:4225:4225) (4212:4212:4212))
        (PORT d[2] (5269:5269:5269) (5369:5369:5369))
        (PORT d[3] (4027:4027:4027) (4208:4208:4208))
        (PORT d[4] (4619:4619:4619) (4649:4649:4649))
        (PORT d[5] (6228:6228:6228) (6293:6293:6293))
        (PORT d[6] (4625:4625:4625) (4741:4741:4741))
        (PORT d[7] (4734:4734:4734) (4651:4651:4651))
        (PORT d[8] (4327:4327:4327) (4272:4272:4272))
        (PORT d[9] (3860:3860:3860) (3909:3909:3909))
        (PORT d[10] (4360:4360:4360) (4494:4494:4494))
        (PORT d[11] (4039:4039:4039) (4059:4059:4059))
        (PORT d[12] (4430:4430:4430) (4402:4402:4402))
        (PORT clk (2508:2508:2508) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (PORT d[0] (3997:3997:3997) (4156:4156:4156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1615:1615:1615))
        (PORT clk (3081:3081:3081) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2437:2437:2437))
        (PORT d[1] (2005:2005:2005) (2031:2031:2031))
        (PORT d[2] (2382:2382:2382) (2390:2390:2390))
        (PORT d[3] (3166:3166:3166) (3306:3306:3306))
        (PORT d[4] (2431:2431:2431) (2464:2464:2464))
        (PORT d[5] (1691:1691:1691) (1690:1690:1690))
        (PORT d[6] (2378:2378:2378) (2402:2402:2402))
        (PORT d[7] (1991:1991:1991) (1995:1995:1995))
        (PORT d[8] (2101:2101:2101) (2120:2120:2120))
        (PORT d[9] (3096:3096:3096) (3105:3105:3105))
        (PORT d[10] (2686:2686:2686) (2794:2794:2794))
        (PORT d[11] (1972:1972:1972) (1987:1987:1987))
        (PORT d[12] (1974:1974:1974) (1983:1983:1983))
        (PORT clk (3077:3077:3077) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1836:1836:1836))
        (PORT clk (3077:3077:3077) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3081:3081:3081) (3169:3169:3169))
        (PORT d[0] (2577:2577:2577) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3170:3170:3170))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3170:3170:3170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3170:3170:3170))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3170:3170:3170))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (1803:1803:1803))
        (PORT d[1] (3562:3562:3562) (3593:3593:3593))
        (PORT d[2] (1572:1572:1572) (1622:1622:1622))
        (PORT d[3] (4305:4305:4305) (4451:4451:4451))
        (PORT d[4] (1569:1569:1569) (1622:1622:1622))
        (PORT d[5] (1558:1558:1558) (1599:1599:1599))
        (PORT d[6] (1571:1571:1571) (1611:1611:1611))
        (PORT d[7] (2713:2713:2713) (2711:2711:2711))
        (PORT d[8] (2137:2137:2137) (2174:2174:2174))
        (PORT d[9] (4219:4219:4219) (4262:4262:4262))
        (PORT d[10] (3908:3908:3908) (3996:3996:3996))
        (PORT d[11] (2183:2183:2183) (2220:2220:2220))
        (PORT d[12] (1561:1561:1561) (1605:1605:1605))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (5638:5638:5638) (5689:5689:5689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2644:2644:2644))
        (PORT clk (2803:2803:2803) (2796:2796:2796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3099:3099:3099))
        (PORT d[1] (2819:2819:2819) (3013:3013:3013))
        (PORT d[2] (2658:2658:2658) (2777:2777:2777))
        (PORT d[3] (3417:3417:3417) (3563:3563:3563))
        (PORT d[4] (2782:2782:2782) (2807:2807:2807))
        (PORT d[5] (2878:2878:2878) (2867:2867:2867))
        (PORT d[6] (3210:3210:3210) (3295:3295:3295))
        (PORT d[7] (3396:3396:3396) (3561:3561:3561))
        (PORT d[8] (2387:2387:2387) (2441:2441:2441))
        (PORT d[9] (3060:3060:3060) (3119:3119:3119))
        (PORT d[10] (2379:2379:2379) (2497:2497:2497))
        (PORT d[11] (3044:3044:3044) (3047:3047:3047))
        (PORT d[12] (2696:2696:2696) (2825:2825:2825))
        (PORT clk (2799:2799:2799) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2555:2555:2555))
        (PORT clk (2799:2799:2799) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2803:2803:2803) (2796:2796:2796))
        (PORT d[0] (3182:3182:3182) (3186:3186:3186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2804:2804:2804) (2797:2797:2797))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2513:2513:2513))
        (PORT d[1] (2495:2495:2495) (2529:2529:2529))
        (PORT d[2] (2940:2940:2940) (2970:2970:2970))
        (PORT d[3] (3258:3258:3258) (3393:3393:3393))
        (PORT d[4] (3626:3626:3626) (3614:3614:3614))
        (PORT d[5] (3723:3723:3723) (3663:3663:3663))
        (PORT d[6] (3241:3241:3241) (3271:3271:3271))
        (PORT d[7] (3007:3007:3007) (2994:2994:2994))
        (PORT d[8] (2759:2759:2759) (2782:2782:2782))
        (PORT d[9] (3762:3762:3762) (3793:3793:3793))
        (PORT d[10] (3538:3538:3538) (3586:3586:3586))
        (PORT d[11] (3001:3001:3001) (2999:2999:2999))
        (PORT d[12] (3360:3360:3360) (3349:3349:3349))
        (PORT clk (2528:2528:2528) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2520:2520:2520))
        (PORT d[0] (2522:2522:2522) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (729:729:729))
        (PORT datab (1772:1772:1772) (1804:1804:1804))
        (PORT datac (2267:2267:2267) (2266:2266:2266))
        (PORT datad (2452:2452:2452) (2489:2489:2489))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2641:2641:2641))
        (PORT clk (3515:3515:3515) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3146:3146:3146))
        (PORT d[1] (2761:2761:2761) (2939:2939:2939))
        (PORT d[2] (3117:3117:3117) (3133:3133:3133))
        (PORT d[3] (2648:2648:2648) (2742:2742:2742))
        (PORT d[4] (3135:3135:3135) (3143:3143:3143))
        (PORT d[5] (2110:2110:2110) (2177:2177:2177))
        (PORT d[6] (2949:2949:2949) (2962:2962:2962))
        (PORT d[7] (3049:3049:3049) (3192:3192:3192))
        (PORT d[8] (3921:3921:3921) (4178:4178:4178))
        (PORT d[9] (3076:3076:3076) (3080:3080:3080))
        (PORT d[10] (3473:3473:3473) (3653:3653:3653))
        (PORT d[11] (3527:3527:3527) (3557:3557:3557))
        (PORT d[12] (3201:3201:3201) (3430:3430:3430))
        (PORT clk (3511:3511:3511) (3631:3631:3631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3270:3270:3270))
        (PORT clk (3511:3511:3511) (3631:3631:3631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3635:3635:3635))
        (PORT d[0] (3995:3995:3995) (3901:3901:3901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3516:3516:3516) (3636:3636:3636))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3516:3516:3516) (3636:3636:3636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3516:3516:3516) (3636:3636:3636))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3516:3516:3516) (3636:3636:3636))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6027:6027:6027) (6134:6134:6134))
        (PORT d[1] (1898:1898:1898) (1938:1938:1938))
        (PORT d[2] (4416:4416:4416) (4450:4450:4450))
        (PORT d[3] (4583:4583:4583) (4875:4875:4875))
        (PORT d[4] (3929:3929:3929) (3892:3892:3892))
        (PORT d[5] (2161:2161:2161) (2211:2211:2211))
        (PORT d[6] (2146:2146:2146) (2180:2180:2180))
        (PORT d[7] (4674:4674:4674) (4821:4821:4821))
        (PORT d[8] (7302:7302:7302) (7469:7469:7469))
        (PORT d[9] (5640:5640:5640) (5782:5782:5782))
        (PORT d[10] (5140:5140:5140) (5305:5305:5305))
        (PORT d[11] (2195:2195:2195) (2234:2234:2234))
        (PORT d[12] (7981:7981:7981) (8047:8047:8047))
        (PORT clk (2535:2535:2535) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2526:2526:2526))
        (PORT d[0] (2290:2290:2290) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2070:2070:2070) (2064:2064:2064))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1781:1781:1781) (1816:1816:1816))
        (PORT datad (2452:2452:2452) (2489:2489:2489))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (406:406:406) (414:414:414))
        (PORT datac (2348:2348:2348) (2386:2386:2386))
        (PORT datad (3359:3359:3359) (3346:3346:3346))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[9\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (904:904:904))
        (PORT datab (965:965:965) (929:929:929))
        (PORT datac (611:611:611) (594:594:594))
        (PORT datad (3359:3359:3359) (3345:3345:3345))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2396:2396:2396) (2360:2360:2360))
        (PORT datac (2147:2147:2147) (2111:2111:2111))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (413:413:413))
        (PORT datac (4134:4134:4134) (4131:4131:4131))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (613:613:613) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3787:3787:3787) (4139:4139:4139))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (2910:2910:2910))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3725:3725:3725))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1222:1222:1222) (1237:1237:1237))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3546:3546:3546) (3725:3725:3725))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1222:1222:1222) (1237:1237:1237))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2816:2816:2816))
        (PORT clk (3517:3517:3517) (3638:3638:3638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4369:4369:4369) (4472:4472:4472))
        (PORT d[1] (2805:2805:2805) (2987:2987:2987))
        (PORT d[2] (3710:3710:3710) (3893:3893:3893))
        (PORT d[3] (4282:4282:4282) (4458:4458:4458))
        (PORT d[4] (2835:2835:2835) (3044:3044:3044))
        (PORT d[5] (2026:2026:2026) (2160:2160:2160))
        (PORT d[6] (3743:3743:3743) (3918:3918:3918))
        (PORT d[7] (4101:4101:4101) (4278:4278:4278))
        (PORT d[8] (3896:3896:3896) (4137:4137:4137))
        (PORT d[9] (3609:3609:3609) (3715:3715:3715))
        (PORT d[10] (3552:3552:3552) (3791:3791:3791))
        (PORT d[11] (4071:4071:4071) (4245:4245:4245))
        (PORT d[12] (4273:4273:4273) (4532:4532:4532))
        (PORT clk (3513:3513:3513) (3634:3634:3634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3337:3337:3337))
        (PORT clk (3513:3513:3513) (3634:3634:3634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3638:3638:3638))
        (PORT d[0] (3931:3931:3931) (3968:3968:3968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3518:3518:3518) (3639:3639:3639))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3518:3518:3518) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3518:3518:3518) (3639:3639:3639))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3518:3518:3518) (3639:3639:3639))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (5336:5336:5336))
        (PORT d[1] (4380:4380:4380) (4482:4482:4482))
        (PORT d[2] (4839:4839:4839) (4872:4872:4872))
        (PORT d[3] (4665:4665:4665) (4964:4964:4964))
        (PORT d[4] (5030:5030:5030) (4958:4958:4958))
        (PORT d[5] (7439:7439:7439) (7561:7561:7561))
        (PORT d[6] (4892:4892:4892) (5082:5082:5082))
        (PORT d[7] (4362:4362:4362) (4526:4526:4526))
        (PORT d[8] (7410:7410:7410) (7631:7631:7631))
        (PORT d[9] (5207:5207:5207) (5294:5294:5294))
        (PORT d[10] (6762:6762:6762) (6797:6797:6797))
        (PORT d[11] (4367:4367:4367) (4381:4381:4381))
        (PORT d[12] (8167:8167:8167) (8301:8301:8301))
        (PORT clk (2511:2511:2511) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2499:2499:2499))
        (PORT d[0] (3976:3976:3976) (4029:4029:4029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1351:1351:1351))
        (PORT clk (2701:2701:2701) (2752:2752:2752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1254:1254:1254))
        (PORT d[1] (1206:1206:1206) (1249:1249:1249))
        (PORT d[2] (1243:1243:1243) (1290:1290:1290))
        (PORT d[3] (1750:1750:1750) (1763:1763:1763))
        (PORT d[4] (1200:1200:1200) (1242:1242:1242))
        (PORT d[5] (1764:1764:1764) (1778:1778:1778))
        (PORT d[6] (1425:1425:1425) (1445:1445:1445))
        (PORT d[7] (1280:1280:1280) (1313:1313:1313))
        (PORT d[8] (2498:2498:2498) (2513:2513:2513))
        (PORT d[9] (1467:1467:1467) (1483:1483:1483))
        (PORT d[10] (1468:1468:1468) (1485:1485:1485))
        (PORT d[11] (1477:1477:1477) (1499:1499:1499))
        (PORT d[12] (1221:1221:1221) (1266:1266:1266))
        (PORT clk (2697:2697:2697) (2748:2748:2748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1398:1398:1398))
        (PORT clk (2697:2697:2697) (2748:2748:2748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2752:2752:2752))
        (PORT d[0] (2098:2098:2098) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2753:2753:2753))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2753:2753:2753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2753:2753:2753))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2753:2753:2753))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4078:4078:4078) (4066:4066:4066))
        (PORT d[1] (4722:4722:4722) (4672:4672:4672))
        (PORT d[2] (4773:4773:4773) (4749:4749:4749))
        (PORT d[3] (2107:2107:2107) (2143:2143:2143))
        (PORT d[4] (4885:4885:4885) (4830:4830:4830))
        (PORT d[5] (2979:2979:2979) (2934:2934:2934))
        (PORT d[6] (3680:3680:3680) (3785:3785:3785))
        (PORT d[7] (2683:2683:2683) (2692:2692:2692))
        (PORT d[8] (4875:4875:4875) (4804:4804:4804))
        (PORT d[9] (2028:2028:2028) (2016:2016:2016))
        (PORT d[10] (5035:5035:5035) (5165:5165:5165))
        (PORT d[11] (4844:4844:4844) (4760:4760:4760))
        (PORT d[12] (4915:4915:4915) (4849:4849:4849))
        (PORT clk (2445:2445:2445) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (PORT d[0] (1355:1355:1355) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (2843:2843:2843))
        (PORT clk (3489:3489:3489) (3603:3603:3603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (4121:4121:4121))
        (PORT d[1] (2831:2831:2831) (3032:3032:3032))
        (PORT d[2] (3679:3679:3679) (3863:3863:3863))
        (PORT d[3] (3910:3910:3910) (4090:4090:4090))
        (PORT d[4] (3177:3177:3177) (3380:3380:3380))
        (PORT d[5] (2065:2065:2065) (2205:2205:2205))
        (PORT d[6] (3428:3428:3428) (3604:3604:3604))
        (PORT d[7] (3781:3781:3781) (3966:3966:3966))
        (PORT d[8] (3928:3928:3928) (4173:4173:4173))
        (PORT d[9] (3962:3962:3962) (4058:4058:4058))
        (PORT d[10] (3564:3564:3564) (3805:3805:3805))
        (PORT d[11] (3718:3718:3718) (3908:3908:3908))
        (PORT d[12] (4245:4245:4245) (4500:4500:4500))
        (PORT clk (3485:3485:3485) (3599:3599:3599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2836:2836:2836))
        (PORT clk (3485:3485:3485) (3599:3599:3599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3489:3489:3489) (3603:3603:3603))
        (PORT d[0] (3468:3468:3468) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3604:3604:3604))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3604:3604:3604))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3604:3604:3604))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6022:6022:6022) (6136:6136:6136))
        (PORT d[1] (4355:4355:4355) (4456:4456:4456))
        (PORT d[2] (5203:5203:5203) (5225:5225:5225))
        (PORT d[3] (4676:4676:4676) (4979:4979:4979))
        (PORT d[4] (5058:5058:5058) (4988:4988:4988))
        (PORT d[5] (7453:7453:7453) (7577:7577:7577))
        (PORT d[6] (4927:4927:4927) (5120:5120:5120))
        (PORT d[7] (4408:4408:4408) (4580:4580:4580))
        (PORT d[8] (7379:7379:7379) (7597:7597:7597))
        (PORT d[9] (5583:5583:5583) (5671:5671:5671))
        (PORT d[10] (6724:6724:6724) (6753:6753:6753))
        (PORT d[11] (4696:4696:4696) (4707:4707:4707))
        (PORT d[12] (8173:8173:8173) (8308:8308:8308))
        (PORT clk (2512:2512:2512) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2497:2497:2497))
        (PORT d[0] (5852:5852:5852) (5849:5849:5849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1852:1852:1852) (1818:1818:1818))
        (PORT datab (2672:2672:2672) (2687:2687:2687))
        (PORT datac (1721:1721:1721) (1756:1756:1756))
        (PORT datad (2709:2709:2709) (2741:2741:2741))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2485:2485:2485))
        (PORT clk (3003:3003:3003) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (4161:4161:4161))
        (PORT d[1] (3138:3138:3138) (3331:3331:3331))
        (PORT d[2] (2706:2706:2706) (2830:2830:2830))
        (PORT d[3] (3773:3773:3773) (3911:3911:3911))
        (PORT d[4] (2390:2390:2390) (2510:2510:2510))
        (PORT d[5] (3377:3377:3377) (3420:3420:3420))
        (PORT d[6] (2615:2615:2615) (2724:2724:2724))
        (PORT d[7] (4033:4033:4033) (4199:4199:4199))
        (PORT d[8] (3522:3522:3522) (3780:3780:3780))
        (PORT d[9] (3750:3750:3750) (3845:3845:3845))
        (PORT d[10] (2789:2789:2789) (2956:2956:2956))
        (PORT d[11] (3245:3245:3245) (3352:3352:3352))
        (PORT d[12] (3020:3020:3020) (3155:3155:3155))
        (PORT clk (2999:2999:2999) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (2992:2992:2992))
        (PORT clk (2999:2999:2999) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3066:3066:3066))
        (PORT d[0] (3402:3402:3402) (3376:3376:3376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3067:3067:3067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3004:3004:3004) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5850:5850:5850) (5925:5925:5925))
        (PORT d[1] (4548:4548:4548) (4516:4516:4516))
        (PORT d[2] (5605:5605:5605) (5710:5710:5710))
        (PORT d[3] (4361:4361:4361) (4556:4556:4556))
        (PORT d[4] (5588:5588:5588) (5590:5590:5590))
        (PORT d[5] (5946:5946:5946) (6006:6006:6006))
        (PORT d[6] (5015:5015:5015) (5127:5127:5127))
        (PORT d[7] (5447:5447:5447) (5355:5355:5355))
        (PORT d[8] (5672:5672:5672) (5585:5585:5585))
        (PORT d[9] (3812:3812:3812) (3860:3860:3860))
        (PORT d[10] (4273:4273:4273) (4316:4316:4316))
        (PORT d[11] (4455:4455:4455) (4478:4478:4478))
        (PORT d[12] (4776:4776:4776) (4747:4747:4747))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (PORT d[0] (5054:5054:5054) (5114:5114:5114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3165:3165:3165) (3238:3238:3238))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1784:1784:1784) (1697:1697:1697))
        (PORT datad (2709:2709:2709) (2741:2741:2741))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2130:2130:2130))
        (PORT clk (3164:3164:3164) (3256:3256:3256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2560:2560:2560))
        (PORT d[1] (2497:2497:2497) (2664:2664:2664))
        (PORT d[2] (3433:3433:3433) (3547:3547:3547))
        (PORT d[3] (3838:3838:3838) (4014:4014:4014))
        (PORT d[4] (2462:2462:2462) (2593:2593:2593))
        (PORT d[5] (2370:2370:2370) (2534:2534:2534))
        (PORT d[6] (3305:3305:3305) (3411:3411:3411))
        (PORT d[7] (3725:3725:3725) (3928:3928:3928))
        (PORT d[8] (3234:3234:3234) (3512:3512:3512))
        (PORT d[9] (4427:4427:4427) (4514:4514:4514))
        (PORT d[10] (3176:3176:3176) (3382:3382:3382))
        (PORT d[11] (3647:3647:3647) (3791:3791:3791))
        (PORT d[12] (3110:3110:3110) (3288:3288:3288))
        (PORT clk (3160:3160:3160) (3252:3252:3252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2409:2409:2409))
        (PORT clk (3160:3160:3160) (3252:3252:3252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3164:3164:3164) (3256:3256:3256))
        (PORT d[0] (2979:2979:2979) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3257:3257:3257))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3257:3257:3257))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3257:3257:3257))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6960:6960:6960) (7027:7027:7027))
        (PORT d[1] (4635:4635:4635) (4728:4728:4728))
        (PORT d[2] (5193:5193:5193) (5247:5247:5247))
        (PORT d[3] (2209:2209:2209) (2299:2299:2299))
        (PORT d[4] (6328:6328:6328) (6328:6328:6328))
        (PORT d[5] (6358:6358:6358) (6419:6419:6419))
        (PORT d[6] (4370:4370:4370) (4472:4472:4472))
        (PORT d[7] (5400:5400:5400) (5437:5437:5437))
        (PORT d[8] (5409:5409:5409) (5353:5353:5353))
        (PORT d[9] (4606:4606:4606) (4657:4657:4657))
        (PORT d[10] (5287:5287:5287) (5324:5324:5324))
        (PORT d[11] (5174:5174:5174) (5199:5199:5199))
        (PORT d[12] (5755:5755:5755) (5711:5711:5711))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (3398:3398:3398) (3456:3456:3456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2447:2447:2447))
        (PORT clk (2980:2980:2980) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3096:3096:3096))
        (PORT d[1] (3252:3252:3252) (3487:3487:3487))
        (PORT d[2] (2647:2647:2647) (2768:2768:2768))
        (PORT d[3] (3700:3700:3700) (3832:3832:3832))
        (PORT d[4] (3092:3092:3092) (3096:3096:3096))
        (PORT d[5] (3423:3423:3423) (3385:3385:3385))
        (PORT d[6] (3156:3156:3156) (3234:3234:3234))
        (PORT d[7] (3333:3333:3333) (3497:3497:3497))
        (PORT d[8] (2380:2380:2380) (2434:2434:2434))
        (PORT d[9] (3385:3385:3385) (3434:3434:3434))
        (PORT d[10] (2647:2647:2647) (2752:2752:2752))
        (PORT d[11] (3113:3113:3113) (3128:3128:3128))
        (PORT d[12] (3038:3038:3038) (3176:3176:3176))
        (PORT clk (2976:2976:2976) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2815:2815:2815))
        (PORT clk (2976:2976:2976) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3024:3024:3024))
        (PORT d[0] (3528:3528:3528) (3420:3420:3420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2981:2981:2981) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2791:2791:2791))
        (PORT d[1] (2790:2790:2790) (2809:2809:2809))
        (PORT d[2] (2891:2891:2891) (2923:2923:2923))
        (PORT d[3] (3278:3278:3278) (3447:3447:3447))
        (PORT d[4] (3582:3582:3582) (3567:3567:3567))
        (PORT d[5] (3379:3379:3379) (3316:3316:3316))
        (PORT d[6] (2840:2840:2840) (2862:2862:2862))
        (PORT d[7] (3227:3227:3227) (3199:3199:3199))
        (PORT d[8] (2716:2716:2716) (2733:2733:2733))
        (PORT d[9] (3485:3485:3485) (3531:3531:3531))
        (PORT d[10] (3548:3548:3548) (3598:3598:3598))
        (PORT d[11] (2774:2774:2774) (2796:2796:2796))
        (PORT d[12] (3281:3281:3281) (3261:3261:3261))
        (PORT clk (2531:2531:2531) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (PORT d[0] (3714:3714:3714) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2383:2383:2383) (2427:2427:2427))
        (PORT datab (1371:1371:1371) (1397:1397:1397))
        (PORT datac (1974:1974:1974) (1941:1941:1941))
        (PORT datad (2452:2452:2452) (2489:2489:2489))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2483:2483:2483))
        (PORT clk (2955:2955:2955) (2984:2984:2984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (4158:4158:4158))
        (PORT d[1] (3122:3122:3122) (3319:3319:3319))
        (PORT d[2] (2652:2652:2652) (2778:2778:2778))
        (PORT d[3] (3828:3828:3828) (3982:3982:3982))
        (PORT d[4] (2346:2346:2346) (2482:2482:2482))
        (PORT d[5] (3652:3652:3652) (3682:3682:3682))
        (PORT d[6] (2976:2976:2976) (3076:3076:3076))
        (PORT d[7] (3696:3696:3696) (3868:3868:3868))
        (PORT d[8] (3154:3154:3154) (3382:3382:3382))
        (PORT d[9] (3547:3547:3547) (3658:3658:3658))
        (PORT d[10] (2733:2733:2733) (2892:2892:2892))
        (PORT d[11] (2648:2648:2648) (2765:2765:2765))
        (PORT d[12] (2649:2649:2649) (2788:2788:2788))
        (PORT clk (2951:2951:2951) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2591:2591:2591))
        (PORT clk (2951:2951:2951) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (2984:2984:2984))
        (PORT d[0] (3215:3215:3215) (3222:3222:3222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (2985:2985:2985))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (2985:2985:2985))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (2985:2985:2985))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5470:5470:5470) (5547:5547:5547))
        (PORT d[1] (4242:4242:4242) (4227:4227:4227))
        (PORT d[2] (5562:5562:5562) (5655:5655:5655))
        (PORT d[3] (4001:4001:4001) (4193:4193:4193))
        (PORT d[4] (4609:4609:4609) (4638:4638:4638))
        (PORT d[5] (6300:6300:6300) (6356:6356:6356))
        (PORT d[6] (4610:4610:4610) (4724:4724:4724))
        (PORT d[7] (4770:4770:4770) (4693:4693:4693))
        (PORT d[8] (4350:4350:4350) (4299:4299:4299))
        (PORT d[9] (3842:3842:3842) (3889:3889:3889))
        (PORT d[10] (4662:4662:4662) (4789:4789:4789))
        (PORT d[11] (4030:4030:4030) (4049:4049:4049))
        (PORT d[12] (4447:4447:4447) (4419:4419:4419))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (3672:3672:3672) (3839:3839:3839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2459:2459:2459))
        (PORT clk (2918:2918:2918) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2693:2693:2693))
        (PORT d[1] (3201:3201:3201) (3399:3399:3399))
        (PORT d[2] (2756:2756:2756) (2761:2761:2761))
        (PORT d[3] (3001:3001:3001) (3131:3131:3131))
        (PORT d[4] (2387:2387:2387) (2414:2414:2414))
        (PORT d[5] (2176:2176:2176) (2162:2162:2162))
        (PORT d[6] (1978:1978:1978) (2007:2007:2007))
        (PORT d[7] (2735:2735:2735) (2733:2733:2733))
        (PORT d[8] (2052:2052:2052) (2065:2065:2065))
        (PORT d[9] (3375:3375:3375) (3420:3420:3420))
        (PORT d[10] (2349:2349:2349) (2460:2460:2460))
        (PORT d[11] (2685:2685:2685) (2688:2688:2688))
        (PORT d[12] (2030:2030:2030) (2057:2057:2057))
        (PORT clk (2914:2914:2914) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2212:2212:2212))
        (PORT clk (2914:2914:2914) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2918:2918:2918) (2947:2947:2947))
        (PORT d[0] (2918:2918:2918) (2843:2843:2843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2919:2919:2919) (2948:2948:2948))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2919:2919:2919) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2919:2919:2919) (2948:2948:2948))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2919:2919:2919) (2948:2948:2948))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1828:1828:1828))
        (PORT d[1] (3206:3206:3206) (3240:3240:3240))
        (PORT d[2] (1866:1866:1866) (1911:1911:1911))
        (PORT d[3] (3954:3954:3954) (4101:4101:4101))
        (PORT d[4] (4632:4632:4632) (4597:4597:4597))
        (PORT d[5] (4342:4342:4342) (4265:4265:4265))
        (PORT d[6] (2561:2561:2561) (2594:2594:2594))
        (PORT d[7] (2688:2688:2688) (2682:2682:2682))
        (PORT d[8] (2115:2115:2115) (2149:2149:2149))
        (PORT d[9] (3918:3918:3918) (3969:3969:3969))
        (PORT d[10] (3947:3947:3947) (4039:4039:4039))
        (PORT d[11] (1849:1849:1849) (1894:1894:1894))
        (PORT d[12] (4042:4042:4042) (4021:4021:4021))
        (PORT clk (2496:2496:2496) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (PORT d[0] (1807:1807:1807) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (2033:2033:2033) (2070:2070:2070))
        (PORT datac (2340:2340:2340) (2377:2377:2377))
        (PORT datad (1009:1009:1009) (1002:1002:1002))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2426:2426:2426))
        (PORT clk (3017:3017:3017) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2407:2407:2407))
        (PORT d[1] (3166:3166:3166) (3361:3361:3361))
        (PORT d[2] (2742:2742:2742) (2748:2748:2748))
        (PORT d[3] (3122:3122:3122) (3260:3260:3260))
        (PORT d[4] (2401:2401:2401) (2430:2430:2430))
        (PORT d[5] (2731:2731:2731) (2889:2889:2889))
        (PORT d[6] (2652:2652:2652) (2655:2655:2655))
        (PORT d[7] (2702:2702:2702) (2698:2698:2698))
        (PORT d[8] (2336:2336:2336) (2342:2342:2342))
        (PORT d[9] (3406:3406:3406) (3463:3463:3463))
        (PORT d[10] (2628:2628:2628) (2727:2727:2727))
        (PORT d[11] (2639:2639:2639) (2636:2636:2636))
        (PORT d[12] (2320:2320:2320) (2324:2324:2324))
        (PORT clk (3013:3013:3013) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2140:2140:2140))
        (PORT clk (3013:3013:3013) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3090:3090:3090))
        (PORT d[0] (2859:2859:2859) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3091:3091:3091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3018:3018:3018) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2201:2201:2201))
        (PORT d[1] (3206:3206:3206) (3239:3239:3239))
        (PORT d[2] (1867:1867:1867) (1915:1915:1915))
        (PORT d[3] (3946:3946:3946) (4091:4091:4091))
        (PORT d[4] (4623:4623:4623) (4588:4588:4588))
        (PORT d[5] (4368:4368:4368) (4292:4292:4292))
        (PORT d[6] (2583:2583:2583) (2621:2621:2621))
        (PORT d[7] (2341:2341:2341) (2337:2337:2337))
        (PORT d[8] (1801:1801:1801) (1841:1841:1841))
        (PORT d[9] (3885:3885:3885) (3933:3933:3933))
        (PORT d[10] (3941:3941:3941) (4033:4033:4033))
        (PORT d[11] (2096:2096:2096) (2128:2128:2128))
        (PORT d[12] (3978:3978:3978) (3952:3952:3952))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (PORT d[0] (5610:5610:5610) (5656:5656:5656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2096:2096:2096))
        (PORT clk (3182:3182:3182) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2087:2087:2087))
        (PORT d[1] (2338:2338:2338) (2346:2346:2346))
        (PORT d[2] (2062:2062:2062) (2070:2070:2070))
        (PORT d[3] (2759:2759:2759) (2774:2774:2774))
        (PORT d[4] (2133:2133:2133) (2163:2163:2163))
        (PORT d[5] (1454:1454:1454) (1479:1479:1479))
        (PORT d[6] (2732:2732:2732) (2750:2750:2750))
        (PORT d[7] (2093:2093:2093) (2113:2113:2113))
        (PORT d[8] (2443:2443:2443) (2468:2468:2468))
        (PORT d[9] (2742:2742:2742) (2755:2755:2755))
        (PORT d[10] (3069:3069:3069) (3174:3174:3174))
        (PORT d[11] (2299:2299:2299) (2294:2294:2294))
        (PORT d[12] (2105:2105:2105) (2119:2119:2119))
        (PORT clk (3178:3178:3178) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1838:1838:1838))
        (PORT clk (3178:3178:3178) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3182:3182:3182) (3280:3280:3280))
        (PORT d[0] (2536:2536:2536) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3183:3183:3183) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3183:3183:3183) (3281:3281:3281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3183:3183:3183) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3183:3183:3183) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3116:3116:3116))
        (PORT d[1] (3942:3942:3942) (3967:3967:3967))
        (PORT d[2] (1178:1178:1178) (1230:1230:1230))
        (PORT d[3] (4668:4668:4668) (4814:4814:4814))
        (PORT d[4] (1224:1224:1224) (1277:1277:1277))
        (PORT d[5] (1203:1203:1203) (1248:1248:1248))
        (PORT d[6] (1242:1242:1242) (1287:1287:1287))
        (PORT d[7] (3083:3083:3083) (3081:3081:3081))
        (PORT d[8] (2496:2496:2496) (2531:2531:2531))
        (PORT d[9] (1337:1337:1337) (1345:1345:1345))
        (PORT d[10] (1188:1188:1188) (1238:1238:1238))
        (PORT d[11] (1505:1505:1505) (1551:1551:1551))
        (PORT d[12] (1176:1176:1176) (1216:1216:1216))
        (PORT clk (2477:2477:2477) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (PORT d[0] (1122:1122:1122) (1047:1047:1047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3226:3226:3226))
        (PORT clk (3463:3463:3463) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (2973:2973:2973))
        (PORT d[1] (3564:3564:3564) (3790:3790:3790))
        (PORT d[2] (3190:3190:3190) (3357:3357:3357))
        (PORT d[3] (3822:3822:3822) (3998:3998:3998))
        (PORT d[4] (2462:2462:2462) (2622:2622:2622))
        (PORT d[5] (3798:3798:3798) (3886:3886:3886))
        (PORT d[6] (4212:4212:4212) (4397:4397:4397))
        (PORT d[7] (4328:4328:4328) (4428:4428:4428))
        (PORT d[8] (3708:3708:3708) (3978:3978:3978))
        (PORT d[9] (3823:3823:3823) (3918:3918:3918))
        (PORT d[10] (3186:3186:3186) (3353:3353:3353))
        (PORT d[11] (3463:3463:3463) (3679:3679:3679))
        (PORT d[12] (2886:2886:2886) (3083:3083:3083))
        (PORT clk (3459:3459:3459) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2622:2622:2622))
        (PORT clk (3459:3459:3459) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3583:3583:3583))
        (PORT d[0] (3205:3205:3205) (3253:3253:3253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3584:3584:3584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3584:3584:3584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3584:3584:3584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3584:3584:3584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5956:5956:5956) (6053:6053:6053))
        (PORT d[1] (5549:5549:5549) (5607:5607:5607))
        (PORT d[2] (5654:5654:5654) (5758:5758:5758))
        (PORT d[3] (4502:4502:4502) (4751:4751:4751))
        (PORT d[4] (5885:5885:5885) (5874:5874:5874))
        (PORT d[5] (8060:8060:8060) (8178:8178:8178))
        (PORT d[6] (6385:6385:6385) (6443:6443:6443))
        (PORT d[7] (4657:4657:4657) (4696:4696:4696))
        (PORT d[8] (5860:5860:5860) (5761:5761:5761))
        (PORT d[9] (5320:5320:5320) (5404:5404:5404))
        (PORT d[10] (5053:5053:5053) (5129:5129:5129))
        (PORT d[11] (4705:4705:4705) (4732:4732:4732))
        (PORT d[12] (6429:6429:6429) (6320:6320:6320))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (5329:5329:5329) (5369:5369:5369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2486:2486:2486) (2541:2541:2541))
        (PORT datab (1110:1110:1110) (1098:1098:1098))
        (PORT datac (2343:2343:2343) (2380:2380:2380))
        (PORT datad (2436:2436:2436) (2363:2363:2363))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2042:2042:2042))
        (PORT clk (2602:2602:2602) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1932:1932:1932))
        (PORT d[1] (2060:2060:2060) (2078:2078:2078))
        (PORT d[2] (1925:1925:1925) (1966:1966:1966))
        (PORT d[3] (2107:2107:2107) (2124:2124:2124))
        (PORT d[4] (1923:1923:1923) (1953:1953:1953))
        (PORT d[5] (2104:2104:2104) (2115:2115:2115))
        (PORT d[6] (2381:2381:2381) (2396:2396:2396))
        (PORT d[7] (1861:1861:1861) (1884:1884:1884))
        (PORT d[8] (1809:1809:1809) (1830:1830:1830))
        (PORT d[9] (1858:1858:1858) (1880:1880:1880))
        (PORT d[10] (2497:2497:2497) (2553:2553:2553))
        (PORT d[11] (2206:2206:2206) (2220:2220:2220))
        (PORT d[12] (1919:1919:1919) (1966:1966:1966))
        (PORT clk (2598:2598:2598) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2111:2111:2111))
        (PORT clk (2598:2598:2598) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2602:2602:2602) (2628:2628:2628))
        (PORT d[0] (2815:2815:2815) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2603:2603:2603) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2603:2603:2603) (2629:2629:2629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2603:2603:2603) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2603:2603:2603) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4051:4051:4051))
        (PORT d[1] (4303:4303:4303) (4252:4252:4252))
        (PORT d[2] (4832:4832:4832) (4873:4873:4873))
        (PORT d[3] (3412:3412:3412) (3580:3580:3580))
        (PORT d[4] (4559:4559:4559) (4503:4503:4503))
        (PORT d[5] (5469:5469:5469) (5477:5477:5477))
        (PORT d[6] (3347:3347:3347) (3452:3452:3452))
        (PORT d[7] (5107:5107:5107) (5097:5097:5097))
        (PORT d[8] (4535:4535:4535) (4461:4461:4461))
        (PORT d[9] (3919:3919:3919) (3962:3962:3962))
        (PORT d[10] (4978:4978:4978) (5101:5101:5101))
        (PORT d[11] (4498:4498:4498) (4411:4411:4411))
        (PORT d[12] (4596:4596:4596) (4532:4532:4532))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (4201:4201:4201) (4252:4252:4252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1096:1096:1096))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2347:2347:2347) (2385:2385:2385))
        (PORT datad (1774:1774:1774) (1798:1798:1798))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2308:2308:2308) (2303:2303:2303))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (3358:3358:3358) (3345:3345:3345))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2446:2446:2446))
        (PORT clk (3008:3008:3008) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3140:3140:3140))
        (PORT d[1] (2844:2844:2844) (3042:3042:3042))
        (PORT d[2] (2702:2702:2702) (2821:2821:2821))
        (PORT d[3] (3711:3711:3711) (3862:3862:3862))
        (PORT d[4] (2391:2391:2391) (2511:2511:2511))
        (PORT d[5] (3358:3358:3358) (3400:3400:3400))
        (PORT d[6] (2631:2631:2631) (2742:2742:2742))
        (PORT d[7] (4071:4071:4071) (4241:4241:4241))
        (PORT d[8] (3512:3512:3512) (3738:3738:3738))
        (PORT d[9] (3735:3735:3735) (3827:3827:3827))
        (PORT d[10] (3131:3131:3131) (3332:3332:3332))
        (PORT d[11] (3220:3220:3220) (3324:3324:3324))
        (PORT d[12] (2789:2789:2789) (2934:2934:2934))
        (PORT clk (3004:3004:3004) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2214:2214:2214))
        (PORT clk (3004:3004:3004) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3060:3060:3060))
        (PORT d[0] (2835:2835:2835) (2845:2845:2845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3061:3061:3061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5824:5824:5824) (5903:5903:5903))
        (PORT d[1] (4355:4355:4355) (4378:4378:4378))
        (PORT d[2] (5622:5622:5622) (5729:5729:5729))
        (PORT d[3] (4664:4664:4664) (4845:4845:4845))
        (PORT d[4] (5248:5248:5248) (5259:5259:5259))
        (PORT d[5] (5933:5933:5933) (5995:5995:5995))
        (PORT d[6] (5016:5016:5016) (5128:5128:5128))
        (PORT d[7] (5453:5453:5453) (5361:5361:5361))
        (PORT d[8] (5639:5639:5639) (5550:5550:5550))
        (PORT d[9] (3845:3845:3845) (3894:3894:3894))
        (PORT d[10] (4610:4610:4610) (4650:4650:4650))
        (PORT d[11] (4389:4389:4389) (4406:4406:4406))
        (PORT d[12] (4777:4777:4777) (4748:4748:4748))
        (PORT clk (2489:2489:2489) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (PORT d[0] (3043:3043:3043) (3113:3113:3113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2444:2444:2444))
        (PORT clk (2953:2953:2953) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2738:2738:2738))
        (PORT d[1] (3163:3163:3163) (3358:3358:3358))
        (PORT d[2] (2283:2283:2283) (2399:2399:2399))
        (PORT d[3] (3465:3465:3465) (3601:3601:3601))
        (PORT d[4] (2759:2759:2759) (2770:2770:2770))
        (PORT d[5] (3234:3234:3234) (3218:3218:3218))
        (PORT d[6] (3493:3493:3493) (3568:3568:3568))
        (PORT d[7] (3060:3060:3060) (3046:3046:3046))
        (PORT d[8] (2771:2771:2771) (2819:2819:2819))
        (PORT d[9] (3301:3301:3301) (3329:3329:3329))
        (PORT d[10] (2648:2648:2648) (2757:2757:2757))
        (PORT d[11] (2770:2770:2770) (2789:2789:2789))
        (PORT d[12] (3022:3022:3022) (3156:3156:3156))
        (PORT clk (2949:2949:2949) (2999:2999:2999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2216:2216:2216))
        (PORT clk (2949:2949:2949) (2999:2999:2999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3003:3003:3003))
        (PORT d[0] (2714:2714:2714) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3004:3004:3004))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3004:3004:3004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3004:3004:3004))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3004:3004:3004))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2503:2503:2503))
        (PORT d[1] (2498:2498:2498) (2532:2532:2532))
        (PORT d[2] (2574:2574:2574) (2601:2601:2601))
        (PORT d[3] (3700:3700:3700) (3865:3865:3865))
        (PORT d[4] (4280:4280:4280) (4246:4246:4246))
        (PORT d[5] (3730:3730:3730) (3671:3671:3671))
        (PORT d[6] (2513:2513:2513) (2542:2542:2542))
        (PORT d[7] (2944:2944:2944) (2929:2929:2929))
        (PORT d[8] (2779:2779:2779) (2804:2804:2804))
        (PORT d[9] (3517:3517:3517) (3567:3567:3567))
        (PORT d[10] (3895:3895:3895) (3983:3983:3983))
        (PORT d[11] (3319:3319:3319) (3309:3309:3309))
        (PORT d[12] (3620:3620:3620) (3600:3600:3600))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT d[0] (2173:2173:2173) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2741:2741:2741) (2787:2787:2787))
        (PORT datab (1783:1783:1783) (1712:1712:1712))
        (PORT datac (2626:2626:2626) (2650:2650:2650))
        (PORT datad (1354:1354:1354) (1341:1341:1341))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2900:2900:2900))
        (PORT clk (3318:3318:3318) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4627:4627:4627))
        (PORT d[1] (3612:3612:3612) (3836:3836:3836))
        (PORT d[2] (3071:3071:3071) (3217:3217:3217))
        (PORT d[3] (4191:4191:4191) (4375:4375:4375))
        (PORT d[4] (3005:3005:3005) (3169:3169:3169))
        (PORT d[5] (4358:4358:4358) (4487:4487:4487))
        (PORT d[6] (3383:3383:3383) (3521:3521:3521))
        (PORT d[7] (4070:4070:4070) (4246:4246:4246))
        (PORT d[8] (3752:3752:3752) (3996:3996:3996))
        (PORT d[9] (3706:3706:3706) (3803:3803:3803))
        (PORT d[10] (2787:2787:2787) (2951:2951:2951))
        (PORT d[11] (3080:3080:3080) (3234:3234:3234))
        (PORT d[12] (3275:3275:3275) (3464:3464:3464))
        (PORT clk (3314:3314:3314) (3362:3362:3362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3109:3109:3109))
        (PORT clk (3314:3314:3314) (3362:3362:3362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3366:3366:3366))
        (PORT d[0] (3740:3740:3740) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3367:3367:3367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5135:5135:5135) (5225:5225:5225))
        (PORT d[1] (4747:4747:4747) (4816:4816:4816))
        (PORT d[2] (5897:5897:5897) (6038:6038:6038))
        (PORT d[3] (3427:3427:3427) (3638:3638:3638))
        (PORT d[4] (4554:4554:4554) (4587:4587:4587))
        (PORT d[5] (6611:6611:6611) (6734:6734:6734))
        (PORT d[6] (5025:5025:5025) (5108:5108:5108))
        (PORT d[7] (4997:4997:4997) (5042:5042:5042))
        (PORT d[8] (4748:4748:4748) (4658:4658:4658))
        (PORT d[9] (4275:4275:4275) (4356:4356:4356))
        (PORT d[10] (3956:3956:3956) (4044:4044:4044))
        (PORT d[11] (3641:3641:3641) (3661:3661:3661))
        (PORT d[12] (4782:4782:4782) (4722:4722:4722))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (PORT d[0] (3792:3792:3792) (3913:3913:3913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (3153:3153:3153))
        (PORT clk (3453:3453:3453) (3571:3571:3571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (4390:4390:4390))
        (PORT d[1] (3593:3593:3593) (3815:3815:3815))
        (PORT d[2] (2835:2835:2835) (3006:3006:3006))
        (PORT d[3] (3886:3886:3886) (4067:4067:4067))
        (PORT d[4] (2731:2731:2731) (2898:2898:2898))
        (PORT d[5] (3766:3766:3766) (3850:3850:3850))
        (PORT d[6] (4511:4511:4511) (4689:4689:4689))
        (PORT d[7] (4315:4315:4315) (4415:4415:4415))
        (PORT d[8] (3742:3742:3742) (4014:4014:4014))
        (PORT d[9] (3790:3790:3790) (3882:3882:3882))
        (PORT d[10] (3154:3154:3154) (3319:3319:3319))
        (PORT d[11] (3497:3497:3497) (3705:3705:3705))
        (PORT d[12] (2880:2880:2880) (3074:3074:3074))
        (PORT clk (3449:3449:3449) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2637:2637:2637))
        (PORT clk (3449:3449:3449) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3571:3571:3571))
        (PORT d[0] (3167:3167:3167) (3213:3213:3213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3572:3572:3572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3572:3572:3572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3572:3572:3572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3572:3572:3572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5920:5920:5920) (6015:6015:6015))
        (PORT d[1] (5177:5177:5177) (5223:5223:5223))
        (PORT d[2] (5630:5630:5630) (5757:5757:5757))
        (PORT d[3] (4498:4498:4498) (4710:4710:4710))
        (PORT d[4] (5639:5639:5639) (5664:5664:5664))
        (PORT d[5] (7632:7632:7632) (7737:7737:7737))
        (PORT d[6] (3894:3894:3894) (4002:4002:4002))
        (PORT d[7] (5261:5261:5261) (5301:5301:5301))
        (PORT d[8] (5883:5883:5883) (5787:5787:5787))
        (PORT d[9] (5278:5278:5278) (5359:5359:5359))
        (PORT d[10] (5045:5045:5045) (5134:5134:5134))
        (PORT d[11] (4673:4673:4673) (4696:4696:4696))
        (PORT d[12] (5881:5881:5881) (5807:5807:5807))
        (PORT clk (2470:2470:2470) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (PORT d[0] (3733:3733:3733) (3913:3913:3913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2741:2741:2741) (2787:2787:2787))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2841:2841:2841) (2814:2814:2814))
        (PORT datad (1930:1930:1930) (1911:1911:1911))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[10\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (702:702:702))
        (PORT datab (710:710:710) (723:723:723))
        (PORT datac (978:978:978) (966:966:966))
        (PORT datad (3605:3605:3605) (3561:3561:3561))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2194:2194:2194) (2150:2150:2150))
        (PORT datac (3151:3151:3151) (3251:3251:3251))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4565:4565:4565) (4536:4536:4536))
        (PORT datad (252:252:252) (323:323:323))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4038:4038:4038) (4352:4352:4352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2718:2718:2718))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3470:3470:3470))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1187:1187:1187) (1200:1200:1200))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3470:3470:3470))
        (PORT asdata (685:685:685) (761:761:761))
        (PORT ena (1187:1187:1187) (1200:1200:1200))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3709:3709:3709))
        (PORT clk (3341:3341:3341) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2879:2879:2879))
        (PORT d[1] (2719:2719:2719) (2858:2858:2858))
        (PORT d[2] (2832:2832:2832) (2841:2841:2841))
        (PORT d[3] (3318:3318:3318) (3339:3339:3339))
        (PORT d[4] (2924:2924:2924) (2953:2953:2953))
        (PORT d[5] (2756:2756:2756) (2797:2797:2797))
        (PORT d[6] (3307:3307:3307) (3316:3316:3316))
        (PORT d[7] (3347:3347:3347) (3528:3528:3528))
        (PORT d[8] (2802:2802:2802) (3014:3014:3014))
        (PORT d[9] (3248:3248:3248) (3310:3310:3310))
        (PORT d[10] (2957:2957:2957) (2971:2971:2971))
        (PORT d[11] (3632:3632:3632) (3651:3651:3651))
        (PORT d[12] (3553:3553:3553) (3797:3797:3797))
        (PORT clk (3337:3337:3337) (3407:3407:3407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2935:2935:2935))
        (PORT clk (3337:3337:3337) (3407:3407:3407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3341:3341:3341) (3411:3411:3411))
        (PORT d[0] (3706:3706:3706) (3601:3601:3601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3412:3412:3412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5656:5656:5656) (5806:5806:5806))
        (PORT d[1] (3453:3453:3453) (3444:3444:3444))
        (PORT d[2] (2936:2936:2936) (2885:2885:2885))
        (PORT d[3] (4402:4402:4402) (4624:4624:4624))
        (PORT d[4] (3599:3599:3599) (3543:3543:3543))
        (PORT d[5] (7273:7273:7273) (7333:7333:7333))
        (PORT d[6] (5058:5058:5058) (5220:5220:5220))
        (PORT d[7] (3205:3205:3205) (3318:3318:3318))
        (PORT d[8] (6502:6502:6502) (6634:6634:6634))
        (PORT d[9] (4766:4766:4766) (4936:4936:4936))
        (PORT d[10] (6959:6959:6959) (7263:7263:7263))
        (PORT d[11] (3604:3604:3604) (3574:3574:3574))
        (PORT d[12] (7674:7674:7674) (7774:7774:7774))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (3865:3865:3865) (3888:3888:3888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3317:3317:3317))
        (PORT clk (2615:2615:2615) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2445:2445:2445))
        (PORT d[1] (3416:3416:3416) (3568:3568:3568))
        (PORT d[2] (3372:3372:3372) (3540:3540:3540))
        (PORT d[3] (3362:3362:3362) (3465:3465:3465))
        (PORT d[4] (2617:2617:2617) (2739:2739:2739))
        (PORT d[5] (2813:2813:2813) (2793:2793:2793))
        (PORT d[6] (3676:3676:3676) (3800:3800:3800))
        (PORT d[7] (2181:2181:2181) (2232:2232:2232))
        (PORT d[8] (3182:3182:3182) (3381:3381:3381))
        (PORT d[9] (3994:3994:3994) (4025:4025:4025))
        (PORT d[10] (2623:2623:2623) (2754:2754:2754))
        (PORT d[11] (3615:3615:3615) (3765:3765:3765))
        (PORT d[12] (3445:3445:3445) (3681:3681:3681))
        (PORT clk (2611:2611:2611) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (2948:2948:2948))
        (PORT clk (2611:2611:2611) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2615:2615:2615) (2642:2642:2642))
        (PORT d[0] (3501:3501:3501) (3308:3308:3308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5150:5150:5150) (5207:5207:5207))
        (PORT d[1] (5410:5410:5410) (5390:5390:5390))
        (PORT d[2] (6239:6239:6239) (6300:6300:6300))
        (PORT d[3] (4241:4241:4241) (4332:4332:4332))
        (PORT d[4] (6675:6675:6675) (6464:6464:6464))
        (PORT d[5] (5973:5973:5973) (5889:5889:5889))
        (PORT d[6] (3780:3780:3780) (3928:3928:3928))
        (PORT d[7] (3535:3535:3535) (3629:3629:3629))
        (PORT d[8] (4658:4658:4658) (4681:4681:4681))
        (PORT d[9] (2887:2887:2887) (2964:2964:2964))
        (PORT d[10] (5764:5764:5764) (5960:5960:5960))
        (PORT d[11] (5709:5709:5709) (5645:5645:5645))
        (PORT d[12] (6550:6550:6550) (6462:6462:6462))
        (PORT clk (2454:2454:2454) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (PORT d[0] (4262:4262:4262) (4329:4329:4329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2687:2687:2687))
        (PORT clk (2464:2464:2464) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (3063:3063:3063))
        (PORT d[1] (3493:3493:3493) (3692:3692:3692))
        (PORT d[2] (2984:2984:2984) (3109:3109:3109))
        (PORT d[3] (3675:3675:3675) (3792:3792:3792))
        (PORT d[4] (2789:2789:2789) (2871:2871:2871))
        (PORT d[5] (3176:3176:3176) (3187:3187:3187))
        (PORT d[6] (3711:3711:3711) (3727:3727:3727))
        (PORT d[7] (2580:2580:2580) (2669:2669:2669))
        (PORT d[8] (2460:2460:2460) (2623:2623:2623))
        (PORT d[9] (3287:3287:3287) (3326:3326:3326))
        (PORT d[10] (2270:2270:2270) (2370:2370:2370))
        (PORT d[11] (3198:3198:3198) (3280:3280:3280))
        (PORT d[12] (2603:2603:2603) (2712:2712:2712))
        (PORT clk (2460:2460:2460) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2895:2895:2895))
        (PORT clk (2460:2460:2460) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2416:2416:2416))
        (PORT d[0] (3161:3161:3161) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5243:5243:5243) (5223:5223:5223))
        (PORT d[1] (4343:4343:4343) (4317:4317:4317))
        (PORT d[2] (5503:5503:5503) (5559:5559:5559))
        (PORT d[3] (3124:3124:3124) (3212:3212:3212))
        (PORT d[4] (5587:5587:5587) (5380:5380:5380))
        (PORT d[5] (4989:4989:4989) (4915:4915:4915))
        (PORT d[6] (4626:4626:4626) (4746:4746:4746))
        (PORT d[7] (3210:3210:3210) (3306:3306:3306))
        (PORT d[8] (4544:4544:4544) (4520:4520:4520))
        (PORT d[9] (3864:3864:3864) (3936:3936:3936))
        (PORT d[10] (5448:5448:5448) (5638:5638:5638))
        (PORT d[11] (4679:4679:4679) (4614:4614:4614))
        (PORT d[12] (5390:5390:5390) (5292:5292:5292))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (PORT d[0] (2877:2877:2877) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2405:2405:2405))
        (PORT datab (1666:1666:1666) (1679:1679:1679))
        (PORT datac (2107:2107:2107) (2159:2159:2159))
        (PORT datad (4040:4040:4040) (3995:3995:3995))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1709:1709:1709))
        (PORT clk (2975:2975:2975) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2334:2334:2334))
        (PORT d[1] (1675:1675:1675) (1700:1700:1700))
        (PORT d[2] (2394:2394:2394) (2402:2402:2402))
        (PORT d[3] (3141:3141:3141) (3280:3280:3280))
        (PORT d[4] (2439:2439:2439) (2473:2473:2473))
        (PORT d[5] (2333:2333:2333) (2500:2500:2500))
        (PORT d[6] (2335:2335:2335) (2336:2336:2336))
        (PORT d[7] (1689:1689:1689) (1706:1706:1706))
        (PORT d[8] (1807:1807:1807) (1838:1838:1838))
        (PORT d[9] (3114:3114:3114) (3124:3124:3124))
        (PORT d[10] (2687:2687:2687) (2795:2795:2795))
        (PORT d[11] (1718:1718:1718) (1744:1744:1744))
        (PORT d[12] (1693:1693:1693) (1705:1705:1705))
        (PORT clk (2971:2971:2971) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1611:1611:1611))
        (PORT clk (2971:2971:2971) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2975:2975:2975) (3015:3015:3015))
        (PORT d[0] (2323:2323:2323) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3016:3016:3016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2155:2155:2155))
        (PORT d[1] (3563:3563:3563) (3593:3593:3593))
        (PORT d[2] (2247:2247:2247) (2295:2295:2295))
        (PORT d[3] (4621:4621:4621) (4764:4764:4764))
        (PORT d[4] (1889:1889:1889) (1937:1937:1937))
        (PORT d[5] (1558:1558:1558) (1598:1598:1598))
        (PORT d[6] (2890:2890:2890) (2924:2924:2924))
        (PORT d[7] (3059:3059:3059) (3054:3054:3054))
        (PORT d[8] (2473:2473:2473) (2506:2506:2506))
        (PORT d[9] (4252:4252:4252) (4295:4295:4295))
        (PORT d[10] (1534:1534:1534) (1581:1581:1581))
        (PORT d[11] (2184:2184:2184) (2221:2221:2221))
        (PORT d[12] (1823:1823:1823) (1861:1861:1861))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (1301:1301:1301) (1235:1235:1235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1754:1754:1754) (1825:1825:1825))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1380:1380:1380) (1288:1288:1288))
        (PORT datad (4038:4038:4038) (3992:3992:3992))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1293:1293:1293))
        (PORT clk (2633:2633:2633) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1288:1288:1288))
        (PORT d[1] (1546:1546:1546) (1583:1583:1583))
        (PORT d[2] (1533:1533:1533) (1569:1569:1569))
        (PORT d[3] (1441:1441:1441) (1465:1465:1465))
        (PORT d[4] (1372:1372:1372) (1384:1384:1384))
        (PORT d[5] (1432:1432:1432) (1455:1455:1455))
        (PORT d[6] (2194:2194:2194) (2214:2214:2214))
        (PORT d[7] (1477:1477:1477) (1498:1498:1498))
        (PORT d[8] (1501:1501:1501) (1525:1525:1525))
        (PORT d[9] (1452:1452:1452) (1465:1465:1465))
        (PORT d[10] (1452:1452:1452) (1467:1467:1467))
        (PORT d[11] (1820:1820:1820) (1832:1832:1832))
        (PORT d[12] (1738:1738:1738) (1740:1740:1740))
        (PORT clk (2629:2629:2629) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1536:1536:1536))
        (PORT clk (2629:2629:2629) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2680:2680:2680))
        (PORT d[0] (1997:1997:1997) (1919:1919:1919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4103:4103:4103) (4100:4100:4100))
        (PORT d[1] (4694:4694:4694) (4642:4642:4642))
        (PORT d[2] (2014:2014:2014) (2008:2008:2008))
        (PORT d[3] (2119:2119:2119) (2155:2155:2155))
        (PORT d[4] (4915:4915:4915) (4859:4859:4859))
        (PORT d[5] (2940:2940:2940) (2890:2890:2890))
        (PORT d[6] (3374:3374:3374) (3483:3483:3483))
        (PORT d[7] (2378:2378:2378) (2405:2405:2405))
        (PORT d[8] (4864:4864:4864) (4790:4790:4790))
        (PORT d[9] (4582:4582:4582) (4622:4622:4622))
        (PORT d[10] (5003:5003:5003) (5129:5129:5129))
        (PORT d[11] (4880:4880:4880) (4793:4793:4793))
        (PORT d[12] (4956:4956:4956) (4894:4894:4894))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (2639:2639:2639) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3637:3637:3637))
        (PORT clk (2808:2808:2808) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2280:2280:2280))
        (PORT d[1] (3344:3344:3344) (3449:3449:3449))
        (PORT d[2] (3391:3391:3391) (3559:3559:3559))
        (PORT d[3] (3326:3326:3326) (3431:3431:3431))
        (PORT d[4] (2930:2930:2930) (3039:3039:3039))
        (PORT d[5] (2708:2708:2708) (2681:2681:2681))
        (PORT d[6] (3733:3733:3733) (3863:3863:3863))
        (PORT d[7] (2809:2809:2809) (2846:2846:2846))
        (PORT d[8] (3133:3133:3133) (3328:3328:3328))
        (PORT d[9] (4010:4010:4010) (4041:4041:4041))
        (PORT d[10] (3010:3010:3010) (3136:3136:3136))
        (PORT d[11] (3668:3668:3668) (3823:3823:3823))
        (PORT d[12] (3477:3477:3477) (3714:3714:3714))
        (PORT clk (2804:2804:2804) (2801:2801:2801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2381:2381:2381))
        (PORT clk (2804:2804:2804) (2801:2801:2801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2805:2805:2805))
        (PORT d[0] (3074:3074:3074) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2809:2809:2809) (2806:2806:2806))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (5170:5170:5170))
        (PORT d[1] (5756:5756:5756) (5731:5731:5731))
        (PORT d[2] (6542:6542:6542) (6601:6601:6601))
        (PORT d[3] (4598:4598:4598) (4691:4691:4691))
        (PORT d[4] (7043:7043:7043) (6826:6826:6826))
        (PORT d[5] (6888:6888:6888) (6761:6761:6761))
        (PORT d[6] (4185:4185:4185) (4339:4339:4339))
        (PORT d[7] (3909:3909:3909) (4004:4004:4004))
        (PORT d[8] (4616:4616:4616) (4641:4641:4641))
        (PORT d[9] (2836:2836:2836) (2908:2908:2908))
        (PORT d[10] (5462:5462:5462) (5661:5661:5661))
        (PORT d[11] (6128:6128:6128) (6065:6065:6065))
        (PORT d[12] (6699:6699:6699) (6652:6652:6652))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (2090:2090:2090) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1273:1273:1273))
        (PORT clk (2925:2925:2925) (2961:2961:2961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1614:1614:1614))
        (PORT d[1] (1194:1194:1194) (1239:1239:1239))
        (PORT d[2] (1258:1258:1258) (1294:1294:1294))
        (PORT d[3] (2090:2090:2090) (2099:2099:2099))
        (PORT d[4] (1140:1140:1140) (1183:1183:1183))
        (PORT d[5] (1525:1525:1525) (1551:1551:1551))
        (PORT d[6] (1885:1885:1885) (1913:1913:1913))
        (PORT d[7] (2191:2191:2191) (2197:2197:2197))
        (PORT d[8] (2358:2358:2358) (2536:2536:2536))
        (PORT d[9] (1408:1408:1408) (1419:1419:1419))
        (PORT d[10] (1510:1510:1510) (1528:1528:1528))
        (PORT d[11] (1860:1860:1860) (1881:1881:1881))
        (PORT d[12] (2140:2140:2140) (2148:2148:2148))
        (PORT clk (2921:2921:2921) (2957:2957:2957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1420:1420:1420))
        (PORT clk (2921:2921:2921) (2957:2957:2957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2925:2925:2925) (2961:2961:2961))
        (PORT d[0] (2144:2144:2144) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (2962:2962:2962))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (2962:2962:2962))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2926:2926:2926) (2962:2962:2962))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (4099:4099:4099))
        (PORT d[1] (4296:4296:4296) (4410:4410:4410))
        (PORT d[2] (1608:1608:1608) (1588:1588:1588))
        (PORT d[3] (2473:2473:2473) (2509:2509:2509))
        (PORT d[4] (1682:1682:1682) (1657:1657:1657))
        (PORT d[5] (3315:3315:3315) (3261:3261:3261))
        (PORT d[6] (6407:6407:6407) (6556:6556:6556))
        (PORT d[7] (5753:5753:5753) (5761:5761:5761))
        (PORT d[8] (5239:5239:5239) (5170:5170:5170))
        (PORT d[9] (1658:1658:1658) (1657:1657:1657))
        (PORT d[10] (5708:5708:5708) (5825:5825:5825))
        (PORT d[11] (5861:5861:5861) (5803:5803:5803))
        (PORT d[12] (5683:5683:5683) (5621:5621:5621))
        (PORT clk (2473:2473:2473) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (PORT d[0] (2588:2588:2588) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2389:2389:2389) (2404:2404:2404))
        (PORT datab (2208:2208:2208) (2204:2204:2204))
        (PORT datac (1355:1355:1355) (1346:1346:1346))
        (PORT datad (4039:4039:4039) (3994:3994:3994))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3320:3320:3320))
        (PORT clk (2598:2598:2598) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3841:3841:3841))
        (PORT d[1] (3366:3366:3366) (3514:3514:3514))
        (PORT d[2] (3437:3437:3437) (3615:3615:3615))
        (PORT d[3] (3073:3073:3073) (3180:3180:3180))
        (PORT d[4] (2274:2274:2274) (2409:2409:2409))
        (PORT d[5] (3161:3161:3161) (3134:3134:3134))
        (PORT d[6] (3693:3693:3693) (3818:3818:3818))
        (PORT d[7] (2527:2527:2527) (2571:2571:2571))
        (PORT d[8] (2731:2731:2731) (2883:2883:2883))
        (PORT d[9] (3650:3650:3650) (3685:3685:3685))
        (PORT d[10] (2668:2668:2668) (2778:2778:2778))
        (PORT d[11] (3404:3404:3404) (3583:3583:3583))
        (PORT d[12] (3434:3434:3434) (3622:3622:3622))
        (PORT clk (2594:2594:2594) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2724:2724:2724))
        (PORT clk (2594:2594:2594) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2599:2599:2599))
        (PORT d[0] (3406:3406:3406) (3355:3355:3355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2599:2599:2599) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5157:5157:5157) (5183:5183:5183))
        (PORT d[1] (5423:5423:5423) (5387:5387:5387))
        (PORT d[2] (5849:5849:5849) (5915:5915:5915))
        (PORT d[3] (4192:4192:4192) (4279:4279:4279))
        (PORT d[4] (6641:6641:6641) (6428:6428:6428))
        (PORT d[5] (6019:6019:6019) (5939:5939:5939))
        (PORT d[6] (3802:3802:3802) (3954:3954:3954))
        (PORT d[7] (3209:3209:3209) (3309:3309:3309))
        (PORT d[8] (4626:4626:4626) (4652:4652:4652))
        (PORT d[9] (4521:4521:4521) (4582:4582:4582))
        (PORT d[10] (6106:6106:6106) (6299:6299:6299))
        (PORT d[11] (5727:5727:5727) (5664:5664:5664))
        (PORT d[12] (6496:6496:6496) (6400:6400:6400))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (1685:1685:1685) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4096:4096:4096) (4049:4049:4049))
        (PORT datab (800:800:800) (795:795:795))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2764:2764:2764) (2660:2660:2660))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3389:3389:3389))
        (PORT clk (3162:3162:3162) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2725:2725:2725))
        (PORT d[1] (3784:3784:3784) (3927:3927:3927))
        (PORT d[2] (3725:3725:3725) (3909:3909:3909))
        (PORT d[3] (3985:3985:3985) (4091:4091:4091))
        (PORT d[4] (3055:3055:3055) (3266:3266:3266))
        (PORT d[5] (3423:3423:3423) (3431:3431:3431))
        (PORT d[6] (3652:3652:3652) (3766:3766:3766))
        (PORT d[7] (3641:3641:3641) (3795:3795:3795))
        (PORT d[8] (3514:3514:3514) (3741:3741:3741))
        (PORT d[9] (4077:4077:4077) (4182:4182:4182))
        (PORT d[10] (3066:3066:3066) (3236:3236:3236))
        (PORT d[11] (4072:4072:4072) (4264:4264:4264))
        (PORT d[12] (3616:3616:3616) (3869:3869:3869))
        (PORT clk (3158:3158:3158) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3734:3734:3734) (3721:3721:3721))
        (PORT clk (3158:3158:3158) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3162:3162:3162) (3196:3196:3196))
        (PORT d[0] (3188:3188:3188) (3181:3181:3181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3163:3163:3163) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5622:5622:5622) (5725:5725:5725))
        (PORT d[1] (5027:5027:5027) (5166:5166:5166))
        (PORT d[2] (5746:5746:5746) (5753:5753:5753))
        (PORT d[3] (4029:4029:4029) (4245:4245:4245))
        (PORT d[4] (4650:4650:4650) (4617:4617:4617))
        (PORT d[5] (7077:7077:7077) (7052:7052:7052))
        (PORT d[6] (5235:5235:5235) (5449:5449:5449))
        (PORT d[7] (3998:3998:3998) (4124:4124:4124))
        (PORT d[8] (5084:5084:5084) (5157:5157:5157))
        (PORT d[9] (3581:3581:3581) (3686:3686:3686))
        (PORT d[10] (5495:5495:5495) (5742:5742:5742))
        (PORT d[11] (5294:5294:5294) (5209:5209:5209))
        (PORT d[12] (7312:7312:7312) (7295:7295:7295))
        (PORT clk (2505:2505:2505) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (PORT d[0] (4128:4128:4128) (4041:4041:4041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2032:2032:2032))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (1999:1999:1999))
        (PORT d[1] (2222:2222:2222) (2265:2265:2265))
        (PORT d[2] (2241:2241:2241) (2279:2279:2279))
        (PORT d[3] (2424:2424:2424) (2434:2434:2434))
        (PORT d[4] (2082:2082:2082) (2097:2097:2097))
        (PORT d[5] (2413:2413:2413) (2419:2419:2419))
        (PORT d[6] (2849:2849:2849) (2863:2863:2863))
        (PORT d[7] (2183:2183:2183) (2193:2193:2193))
        (PORT d[8] (2015:2015:2015) (2162:2162:2162))
        (PORT d[9] (2188:2188:2188) (2206:2206:2206))
        (PORT d[10] (2146:2146:2146) (2204:2204:2204))
        (PORT d[11] (2160:2160:2160) (2175:2175:2175))
        (PORT d[12] (1901:1901:1901) (1951:1951:1951))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2107:2107:2107))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (2823:2823:2823) (2738:2738:2738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4030:4030:4030) (3980:3980:3980))
        (PORT d[1] (4003:4003:4003) (3958:3958:3958))
        (PORT d[2] (4772:4772:4772) (4810:4810:4810))
        (PORT d[3] (3378:3378:3378) (3544:3544:3544))
        (PORT d[4] (4226:4226:4226) (4171:4171:4171))
        (PORT d[5] (4156:4156:4156) (4071:4071:4071))
        (PORT d[6] (4483:4483:4483) (4685:4685:4685))
        (PORT d[7] (4644:4644:4644) (4622:4622:4622))
        (PORT d[8] (4216:4216:4216) (4150:4150:4150))
        (PORT d[9] (3853:3853:3853) (3891:3891:3891))
        (PORT d[10] (4639:4639:4639) (4755:4755:4755))
        (PORT d[11] (4191:4191:4191) (4114:4114:4114))
        (PORT d[12] (4756:4756:4756) (4671:4671:4671))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (PORT d[0] (5262:5262:5262) (5282:5282:5282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2697:2697:2697))
        (PORT clk (2365:2365:2365) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2792:2792:2792))
        (PORT d[1] (3406:3406:3406) (3619:3619:3619))
        (PORT d[2] (2963:2963:2963) (3091:3091:3091))
        (PORT d[3] (3371:3371:3371) (3485:3485:3485))
        (PORT d[4] (2784:2784:2784) (2877:2877:2877))
        (PORT d[5] (3220:3220:3220) (3233:3233:3233))
        (PORT d[6] (3755:3755:3755) (3763:3763:3763))
        (PORT d[7] (2571:2571:2571) (2661:2661:2661))
        (PORT d[8] (2778:2778:2778) (2932:2932:2932))
        (PORT d[9] (3251:3251:3251) (3293:3293:3293))
        (PORT d[10] (2688:2688:2688) (2789:2789:2789))
        (PORT d[11] (3232:3232:3232) (3303:3303:3303))
        (PORT d[12] (2947:2947:2947) (3040:3040:3040))
        (PORT clk (2361:2361:2361) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (3136:3136:3136))
        (PORT clk (2361:2361:2361) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2253:2253:2253))
        (PORT d[0] (3714:3714:3714) (3767:3767:3767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4713:4713:4713) (4727:4727:4727))
        (PORT d[1] (4660:4660:4660) (4607:4607:4607))
        (PORT d[2] (5510:5510:5510) (5570:5570:5570))
        (PORT d[3] (3143:3143:3143) (3232:3232:3232))
        (PORT d[4] (5580:5580:5580) (5372:5372:5372))
        (PORT d[5] (5012:5012:5012) (4940:4940:4940))
        (PORT d[6] (4619:4619:4619) (4739:4739:4739))
        (PORT d[7] (3149:3149:3149) (3239:3239:3239))
        (PORT d[8] (4254:4254:4254) (4242:4242:4242))
        (PORT d[9] (3834:3834:3834) (3889:3889:3889))
        (PORT d[10] (5428:5428:5428) (5619:5619:5619))
        (PORT d[11] (4704:4704:4704) (4632:4632:4632))
        (PORT d[12] (5670:5670:5670) (5568:5568:5568))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (2542:2542:2542) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2405:2405:2405))
        (PORT datab (1654:1654:1654) (1625:1625:1625))
        (PORT datac (3099:3099:3099) (3086:3086:3086))
        (PORT datad (4040:4040:4040) (3995:3995:3995))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1800:1800:1800))
        (PORT clk (2459:2459:2459) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2536:2536:2536))
        (PORT d[1] (2847:2847:2847) (2865:2865:2865))
        (PORT d[2] (2648:2648:2648) (2684:2684:2684))
        (PORT d[3] (2725:2725:2725) (2729:2729:2729))
        (PORT d[4] (2525:2525:2525) (2528:2528:2528))
        (PORT d[5] (2784:2784:2784) (2788:2788:2788))
        (PORT d[6] (2784:2784:2784) (2792:2792:2792))
        (PORT d[7] (2852:2852:2852) (2853:2853:2853))
        (PORT d[8] (2129:2129:2129) (2176:2176:2176))
        (PORT d[9] (2602:2602:2602) (2629:2629:2629))
        (PORT d[10] (2110:2110:2110) (2166:2166:2166))
        (PORT d[11] (2775:2775:2775) (2793:2793:2793))
        (PORT d[12] (2259:2259:2259) (2324:2324:2324))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2181:2181:2181))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT d[0] (2901:2901:2901) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3585:3585:3585))
        (PORT d[1] (3600:3600:3600) (3552:3552:3552))
        (PORT d[2] (4786:4786:4786) (4828:4828:4828))
        (PORT d[3] (2895:2895:2895) (3047:3047:3047))
        (PORT d[4] (3843:3843:3843) (3790:3790:3790))
        (PORT d[5] (3752:3752:3752) (3674:3674:3674))
        (PORT d[6] (4441:4441:4441) (4640:4640:4640))
        (PORT d[7] (4254:4254:4254) (4229:4229:4229))
        (PORT d[8] (3799:3799:3799) (3723:3723:3723))
        (PORT d[9] (3617:3617:3617) (3619:3619:3619))
        (PORT d[10] (4875:4875:4875) (5000:5000:5000))
        (PORT d[11] (3782:3782:3782) (3695:3695:3695))
        (PORT d[12] (3853:3853:3853) (3795:3795:3795))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (2081:2081:2081) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2482:2482:2482) (2548:2548:2548))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1471:1471:1471) (1503:1503:1503))
        (PORT datad (4039:4039:4039) (3993:3993:3993))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3699:3699:3699) (3649:3649:3649))
        (PORT datab (407:407:407) (424:424:424))
        (PORT datac (2858:2858:2858) (2861:2861:2861))
        (PORT datad (608:608:608) (589:589:589))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2416:2416:2416))
        (PORT clk (2861:2861:2861) (2877:2877:2877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2741:2741:2741))
        (PORT d[1] (3146:3146:3146) (3339:3339:3339))
        (PORT d[2] (2638:2638:2638) (2747:2747:2747))
        (PORT d[3] (3132:3132:3132) (3259:3259:3259))
        (PORT d[4] (2420:2420:2420) (2444:2444:2444))
        (PORT d[5] (2852:2852:2852) (2835:2835:2835))
        (PORT d[6] (2888:2888:2888) (2988:2988:2988))
        (PORT d[7] (2602:2602:2602) (2584:2584:2584))
        (PORT d[8] (3121:3121:3121) (3167:3167:3167))
        (PORT d[9] (3042:3042:3042) (3095:3095:3095))
        (PORT d[10] (2604:2604:2604) (2702:2702:2702))
        (PORT d[11] (2690:2690:2690) (2699:2699:2699))
        (PORT d[12] (3075:3075:3075) (3215:3215:3215))
        (PORT clk (2857:2857:2857) (2873:2873:2873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2037:2037:2037))
        (PORT clk (2857:2857:2857) (2873:2873:2873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2877:2877:2877))
        (PORT d[0] (2698:2698:2698) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2878:2878:2878))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2878:2878:2878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2878:2878:2878))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2862:2862:2862) (2878:2878:2878))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2167:2167:2167))
        (PORT d[1] (2851:2851:2851) (2885:2885:2885))
        (PORT d[2] (2250:2250:2250) (2293:2293:2293))
        (PORT d[3] (3607:3607:3607) (3756:3756:3756))
        (PORT d[4] (4277:4277:4277) (4245:4245:4245))
        (PORT d[5] (4079:4079:4079) (4018:4018:4018))
        (PORT d[6] (3621:3621:3621) (3648:3648:3648))
        (PORT d[7] (3900:3900:3900) (3854:3854:3854))
        (PORT d[8] (2110:2110:2110) (2143:2143:2143))
        (PORT d[9] (3508:3508:3508) (3557:3557:3557))
        (PORT d[10] (2329:2329:2329) (2374:2374:2374))
        (PORT d[11] (3336:3336:3336) (3329:3329:3329))
        (PORT d[12] (3699:3699:3699) (3677:3677:3677))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (2122:2122:2122) (2043:2043:2043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3437:3437:3437))
        (PORT clk (3375:3375:3375) (3466:3466:3466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2898:2898:2898))
        (PORT d[1] (2395:2395:2395) (2537:2537:2537))
        (PORT d[2] (2877:2877:2877) (2897:2897:2897))
        (PORT d[3] (3631:3631:3631) (3650:3650:3650))
        (PORT d[4] (2875:2875:2875) (2913:2913:2913))
        (PORT d[5] (2545:2545:2545) (2634:2634:2634))
        (PORT d[6] (3720:3720:3720) (3732:3732:3732))
        (PORT d[7] (3189:3189:3189) (3307:3307:3307))
        (PORT d[8] (3111:3111:3111) (3323:3323:3323))
        (PORT d[9] (3242:3242:3242) (3302:3302:3302))
        (PORT d[10] (3346:3346:3346) (3364:3364:3364))
        (PORT d[11] (3976:3976:3976) (3991:3991:3991))
        (PORT d[12] (3580:3580:3580) (3828:3828:3828))
        (PORT clk (3371:3371:3371) (3462:3462:3462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2443:2443:2443))
        (PORT clk (3371:3371:3371) (3462:3462:3462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3466:3466:3466))
        (PORT d[0] (3123:3123:3123) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3467:3467:3467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3467:3467:3467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3467:3467:3467))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3467:3467:3467))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5728:5728:5728) (5880:5880:5880))
        (PORT d[1] (3361:3361:3361) (3333:3333:3333))
        (PORT d[2] (3637:3637:3637) (3555:3555:3555))
        (PORT d[3] (4058:4058:4058) (4274:4274:4274))
        (PORT d[4] (3605:3605:3605) (3548:3548:3548))
        (PORT d[5] (6899:6899:6899) (6962:6962:6962))
        (PORT d[6] (4681:4681:4681) (4838:4838:4838))
        (PORT d[7] (3220:3220:3220) (3333:3333:3333))
        (PORT d[8] (6144:6144:6144) (6272:6272:6272))
        (PORT d[9] (4756:4756:4756) (4925:4925:4925))
        (PORT d[10] (6651:6651:6651) (6965:6965:6965))
        (PORT d[11] (3548:3548:3548) (3510:3510:3510))
        (PORT d[12] (7621:7621:7621) (7705:7705:7705))
        (PORT clk (2501:2501:2501) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2496:2496:2496))
        (PORT d[0] (2726:2726:2726) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3359:3359:3359))
        (PORT clk (3015:3015:3015) (3079:3079:3079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2698:2698:2698))
        (PORT d[1] (2931:2931:2931) (3072:3072:3072))
        (PORT d[2] (3488:3488:3488) (3712:3712:3712))
        (PORT d[3] (3940:3940:3940) (4051:4051:4051))
        (PORT d[4] (3365:3365:3365) (3518:3518:3518))
        (PORT d[5] (3426:3426:3426) (3422:3422:3422))
        (PORT d[6] (3272:3272:3272) (3350:3350:3350))
        (PORT d[7] (3266:3266:3266) (3394:3394:3394))
        (PORT d[8] (3615:3615:3615) (3817:3817:3817))
        (PORT d[9] (3560:3560:3560) (3650:3650:3650))
        (PORT d[10] (3390:3390:3390) (3553:3553:3553))
        (PORT d[11] (3823:3823:3823) (4042:4042:4042))
        (PORT d[12] (3511:3511:3511) (3745:3745:3745))
        (PORT clk (3011:3011:3011) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3398:3398:3398))
        (PORT clk (3011:3011:3011) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3079:3079:3079))
        (PORT d[0] (4162:4162:4162) (4114:4114:4114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3080:3080:3080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5992:5992:5992) (6092:6092:6092))
        (PORT d[1] (4242:4242:4242) (4344:4344:4344))
        (PORT d[2] (5754:5754:5754) (5770:5770:5770))
        (PORT d[3] (4481:4481:4481) (4688:4688:4688))
        (PORT d[4] (5070:5070:5070) (5043:5043:5043))
        (PORT d[5] (7433:7433:7433) (7407:7407:7407))
        (PORT d[6] (5240:5240:5240) (5456:5456:5456))
        (PORT d[7] (4388:4388:4388) (4516:4516:4516))
        (PORT d[8] (5038:5038:5038) (5102:5102:5102))
        (PORT d[9] (3959:3959:3959) (4066:4066:4066))
        (PORT d[10] (6596:6596:6596) (6834:6834:6834))
        (PORT d[11] (5324:5324:5324) (5242:5242:5242))
        (PORT d[12] (7685:7685:7685) (7668:7668:7668))
        (PORT clk (2520:2520:2520) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2511:2511:2511))
        (PORT d[0] (3365:3365:3365) (3332:3332:3332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3709:3709:3709))
        (PORT clk (3144:3144:3144) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (3031:3031:3031))
        (PORT d[1] (3378:3378:3378) (3518:3518:3518))
        (PORT d[2] (3832:3832:3832) (4052:4052:4052))
        (PORT d[3] (3646:3646:3646) (3751:3751:3751))
        (PORT d[4] (3091:3091:3091) (3298:3298:3298))
        (PORT d[5] (3065:3065:3065) (3170:3170:3170))
        (PORT d[6] (3662:3662:3662) (3775:3775:3775))
        (PORT d[7] (3316:3316:3316) (3476:3476:3476))
        (PORT d[8] (3195:3195:3195) (3431:3431:3431))
        (PORT d[9] (3775:3775:3775) (3887:3887:3887))
        (PORT d[10] (3397:3397:3397) (3556:3556:3556))
        (PORT d[11] (4440:4440:4440) (4674:4674:4674))
        (PORT d[12] (3594:3594:3594) (3840:3840:3840))
        (PORT clk (3140:3140:3140) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (3033:3033:3033))
        (PORT clk (3140:3140:3140) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3144:3144:3144) (3182:3182:3182))
        (PORT d[0] (3169:3169:3169) (3219:3219:3219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3145:3145:3145) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5630:5630:5630) (5732:5732:5732))
        (PORT d[1] (5021:5021:5021) (5161:5161:5161))
        (PORT d[2] (5388:5388:5388) (5399:5399:5399))
        (PORT d[3] (4029:4029:4029) (4244:4244:4244))
        (PORT d[4] (4933:4933:4933) (4887:4887:4887))
        (PORT d[5] (7070:7070:7070) (7044:7044:7044))
        (PORT d[6] (4869:4869:4869) (5082:5082:5082))
        (PORT d[7] (3997:3997:3997) (4123:4123:4123))
        (PORT d[8] (5410:5410:5410) (5512:5512:5512))
        (PORT d[9] (3554:3554:3554) (3658:3658:3658))
        (PORT d[10] (5887:5887:5887) (6125:6125:6125))
        (PORT d[11] (4957:4957:4957) (4875:4875:4875))
        (PORT d[12] (6979:6979:6979) (6970:6970:6970))
        (PORT clk (2505:2505:2505) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (PORT d[0] (3984:3984:3984) (3874:3874:3874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2681:2681:2681) (2704:2704:2704))
        (PORT datab (2882:2882:2882) (2865:2865:2865))
        (PORT datac (2224:2224:2224) (2299:2299:2299))
        (PORT datad (2225:2225:2225) (2207:2207:2207))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4096:4096:4096) (4049:4049:4049))
        (PORT datab (1560:1560:1560) (1536:1536:1536))
        (PORT datac (2360:2360:2360) (2371:2371:2371))
        (PORT datad (1397:1397:1397) (1382:1382:1382))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (914:914:914))
        (PORT datab (651:651:651) (626:626:626))
        (PORT datac (938:938:938) (911:911:911))
        (PORT datad (3668:3668:3668) (3603:3603:3603))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1922:1922:1922) (1884:1884:1884))
        (PORT datac (1786:1786:1786) (1727:1727:1727))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|R\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1392:1392:1392) (1444:1444:1444))
        (PORT datad (2539:2539:2539) (2705:2705:2705))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1218:1218:1218))
        (PORT clk (2751:2751:2751) (2804:2804:2804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1294:1294:1294))
        (PORT d[1] (1194:1194:1194) (1240:1240:1240))
        (PORT d[2] (1577:1577:1577) (1603:1603:1603))
        (PORT d[3] (1799:1799:1799) (1816:1816:1816))
        (PORT d[4] (1145:1145:1145) (1186:1186:1186))
        (PORT d[5] (1478:1478:1478) (1492:1492:1492))
        (PORT d[6] (1828:1828:1828) (1846:1846:1846))
        (PORT d[7] (2165:2165:2165) (2170:2170:2170))
        (PORT d[8] (2871:2871:2871) (2886:2886:2886))
        (PORT d[9] (1171:1171:1171) (1214:1214:1214))
        (PORT d[10] (1497:1497:1497) (1510:1510:1510))
        (PORT d[11] (1859:1859:1859) (1880:1880:1880))
        (PORT d[12] (2179:2179:2179) (2190:2190:2190))
        (PORT clk (2747:2747:2747) (2800:2800:2800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1418:1418:1418))
        (PORT clk (2747:2747:2747) (2800:2800:2800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2804:2804:2804))
        (PORT d[0] (2116:2116:2116) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2805:2805:2805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2805:2805:2805))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (4098:4098:4098))
        (PORT d[1] (4270:4270:4270) (4379:4379:4379))
        (PORT d[2] (1657:1657:1657) (1632:1632:1632))
        (PORT d[3] (2485:2485:2485) (2521:2521:2521))
        (PORT d[4] (5265:5265:5265) (5208:5208:5208))
        (PORT d[5] (3320:3320:3320) (3267:3267:3267))
        (PORT d[6] (6377:6377:6377) (6522:6522:6522))
        (PORT d[7] (2494:2494:2494) (2537:2537:2537))
        (PORT d[8] (5269:5269:5269) (5205:5205:5205))
        (PORT d[9] (1671:1671:1671) (1669:1669:1669))
        (PORT d[10] (5400:5400:5400) (5523:5523:5523))
        (PORT d[11] (5186:5186:5186) (5095:5095:5095))
        (PORT d[12] (5319:5319:5319) (5257:5257:5257))
        (PORT clk (2467:2467:2467) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2458:2458:2458))
        (PORT d[0] (2979:2979:2979) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3311:3311:3311))
        (PORT clk (2706:2706:2706) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2296:2296:2296))
        (PORT d[1] (3336:3336:3336) (3441:3441:3441))
        (PORT d[2] (3090:3090:3090) (3270:3270:3270))
        (PORT d[3] (3290:3290:3290) (3391:3391:3391))
        (PORT d[4] (2984:2984:2984) (3096:3096:3096))
        (PORT d[5] (2775:2775:2775) (2752:2752:2752))
        (PORT d[6] (3740:3740:3740) (3870:3870:3870))
        (PORT d[7] (2494:2494:2494) (2541:2541:2541))
        (PORT d[8] (2844:2844:2844) (3051:3051:3051))
        (PORT d[9] (3353:3353:3353) (3433:3433:3433))
        (PORT d[10] (3040:3040:3040) (3171:3171:3171))
        (PORT d[11] (3726:3726:3726) (3942:3942:3942))
        (PORT d[12] (3517:3517:3517) (3756:3756:3756))
        (PORT clk (2702:2702:2702) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3001:3001:3001))
        (PORT clk (2702:2702:2702) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2665:2665:2665))
        (PORT d[0] (3536:3536:3536) (3362:3362:3362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4848:4848:4848) (4913:4913:4913))
        (PORT d[1] (5679:5679:5679) (5772:5772:5772))
        (PORT d[2] (6556:6556:6556) (6617:6617:6617))
        (PORT d[3] (4606:4606:4606) (4700:4700:4700))
        (PORT d[4] (6496:6496:6496) (6464:6464:6464))
        (PORT d[5] (2726:2726:2726) (2891:2891:2891))
        (PORT d[6] (4155:4155:4155) (4304:4304:4304))
        (PORT d[7] (3929:3929:3929) (4030:4030:4030))
        (PORT d[8] (4696:4696:4696) (4724:4724:4724))
        (PORT d[9] (2516:2516:2516) (2592:2592:2592))
        (PORT d[10] (5017:5017:5017) (5174:5174:5174))
        (PORT d[11] (6504:6504:6504) (6440:6440:6440))
        (PORT d[12] (6672:6672:6672) (6624:6624:6624))
        (PORT clk (2469:2469:2469) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (PORT d[0] (2710:2710:2710) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2891:2891:2891) (2900:2900:2900))
        (PORT datab (1448:1448:1448) (1426:1426:1426))
        (PORT datac (1720:1720:1720) (1743:1743:1743))
        (PORT datad (3671:3671:3671) (3607:3607:3607))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3142:3142:3142))
        (PORT clk (2495:2495:2495) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3493:3493:3493))
        (PORT d[1] (3394:3394:3394) (3542:3542:3542))
        (PORT d[2] (3054:3054:3054) (3221:3221:3221))
        (PORT d[3] (3350:3350:3350) (3447:3447:3447))
        (PORT d[4] (2342:2342:2342) (2480:2480:2480))
        (PORT d[5] (3508:3508:3508) (3511:3511:3511))
        (PORT d[6] (3673:3673:3673) (3682:3682:3682))
        (PORT d[7] (2886:2886:2886) (2962:2962:2962))
        (PORT d[8] (2410:2410:2410) (2571:2571:2571))
        (PORT d[9] (3297:3297:3297) (3325:3325:3325))
        (PORT d[10] (2297:2297:2297) (2405:2405:2405))
        (PORT d[11] (3822:3822:3822) (3886:3886:3886))
        (PORT d[12] (3088:3088:3088) (3287:3287:3287))
        (PORT clk (2491:2491:2491) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2758:2758:2758))
        (PORT clk (2491:2491:2491) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2499:2499:2499))
        (PORT d[0] (3141:3141:3141) (3115:3115:3115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4817:4817:4817) (4846:4846:4846))
        (PORT d[1] (5068:5068:5068) (5030:5030:5030))
        (PORT d[2] (5506:5506:5506) (5571:5571:5571))
        (PORT d[3] (3827:3827:3827) (3912:3912:3912))
        (PORT d[4] (6290:6290:6290) (6076:6076:6076))
        (PORT d[5] (5667:5667:5667) (5591:5591:5591))
        (PORT d[6] (3758:3758:3758) (3902:3902:3902))
        (PORT d[7] (3174:3174:3174) (3266:3266:3266))
        (PORT d[8] (4620:4620:4620) (4639:4639:4639))
        (PORT d[9] (4185:4185:4185) (4252:4252:4252))
        (PORT d[10] (6167:6167:6167) (6347:6347:6347))
        (PORT d[11] (5453:5453:5453) (5391:5391:5391))
        (PORT d[12] (6091:6091:6091) (5993:5993:5993))
        (PORT clk (2491:2491:2491) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (PORT d[0] (2522:2522:2522) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3159:3159:3159))
        (PORT clk (2487:2487:2487) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3532:3532:3532))
        (PORT d[1] (3159:3159:3159) (3364:3364:3364))
        (PORT d[2] (2979:2979:2979) (3108:3108:3108))
        (PORT d[3] (3404:3404:3404) (3532:3532:3532))
        (PORT d[4] (2829:2829:2829) (2916:2916:2916))
        (PORT d[5] (3212:3212:3212) (3229:3229:3229))
        (PORT d[6] (3622:3622:3622) (3629:3629:3629))
        (PORT d[7] (2526:2526:2526) (2610:2610:2610))
        (PORT d[8] (2403:2403:2403) (2560:2560:2560))
        (PORT d[9] (3289:3289:3289) (3327:3327:3327))
        (PORT d[10] (2286:2286:2286) (2390:2390:2390))
        (PORT d[11] (3815:3815:3815) (3878:3878:3878))
        (PORT d[12] (3106:3106:3106) (3304:3304:3304))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2818:2818:2818))
        (PORT clk (2483:2483:2483) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2475:2475:2475))
        (PORT d[0] (3171:3171:3171) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4795:4795:4795) (4820:4820:4820))
        (PORT d[1] (4711:4711:4711) (4692:4692:4692))
        (PORT d[2] (5522:5522:5522) (5588:5588:5588))
        (PORT d[3] (3510:3510:3510) (3600:3600:3600))
        (PORT d[4] (5957:5957:5957) (5751:5751:5751))
        (PORT d[5] (5332:5332:5332) (5253:5253:5253))
        (PORT d[6] (3796:3796:3796) (3945:3945:3945))
        (PORT d[7] (3143:3143:3143) (3242:3242:3242))
        (PORT d[8] (4602:4602:4602) (4622:4622:4622))
        (PORT d[9] (4164:4164:4164) (4230:4230:4230))
        (PORT d[10] (6134:6134:6134) (6313:6313:6313))
        (PORT d[11] (5014:5014:5014) (4951:4951:4951))
        (PORT d[12] (5794:5794:5794) (5704:5704:5704))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (3064:3064:3064) (3132:3132:3132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (2766:2766:2766) (2792:2792:2792))
        (PORT datac (2858:2858:2858) (2861:2861:2861))
        (PORT datad (2677:2677:2677) (2774:2774:2774))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2613:2613:2613))
        (PORT clk (3329:3329:3329) (3398:3398:3398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2551:2551:2551))
        (PORT d[1] (2746:2746:2746) (2886:2886:2886))
        (PORT d[2] (2550:2550:2550) (2574:2574:2574))
        (PORT d[3] (3285:3285:3285) (3308:3308:3308))
        (PORT d[4] (2540:2540:2540) (2579:2579:2579))
        (PORT d[5] (2762:2762:2762) (2804:2804:2804))
        (PORT d[6] (3354:3354:3354) (3372:3372:3372))
        (PORT d[7] (3480:3480:3480) (3594:3594:3594))
        (PORT d[8] (2775:2775:2775) (2995:2995:2995))
        (PORT d[9] (2928:2928:2928) (2998:2998:2998))
        (PORT d[10] (2961:2961:2961) (2982:2982:2982))
        (PORT d[11] (3624:3624:3624) (3642:3642:3642))
        (PORT d[12] (3448:3448:3448) (3685:3685:3685))
        (PORT clk (3325:3325:3325) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2859:2859:2859))
        (PORT clk (3325:3325:3325) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3329:3329:3329) (3398:3398:3398))
        (PORT d[0] (3526:3526:3526) (3464:3464:3464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3330:3330:3330) (3399:3399:3399))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3330:3330:3330) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3330:3330:3330) (3399:3399:3399))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3330:3330:3330) (3399:3399:3399))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4900:4900:4900) (4939:4939:4939))
        (PORT d[1] (3822:3822:3822) (3810:3810:3810))
        (PORT d[2] (3567:3567:3567) (3500:3500:3500))
        (PORT d[3] (4403:4403:4403) (4624:4624:4624))
        (PORT d[4] (3971:3971:3971) (3910:3910:3910))
        (PORT d[5] (7273:7273:7273) (7334:7334:7334))
        (PORT d[6] (5044:5044:5044) (5204:5204:5204))
        (PORT d[7] (3186:3186:3186) (3261:3261:3261))
        (PORT d[8] (6471:6471:6471) (6599:6599:6599))
        (PORT d[9] (4803:4803:4803) (4979:4979:4979))
        (PORT d[10] (6999:6999:6999) (7316:7316:7316))
        (PORT d[11] (2712:2712:2712) (2702:2702:2702))
        (PORT d[12] (8043:8043:8043) (8136:8136:8136))
        (PORT clk (2504:2504:2504) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (PORT d[0] (3879:3879:3879) (3904:3904:3904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (3030:3030:3030))
        (PORT clk (3492:3492:3492) (3605:3605:3605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4160:4160:4160) (4353:4353:4353))
        (PORT d[1] (3540:3540:3540) (3745:3745:3745))
        (PORT d[2] (3227:3227:3227) (3397:3397:3397))
        (PORT d[3] (3837:3837:3837) (4014:4014:4014))
        (PORT d[4] (2772:2772:2772) (2935:2935:2935))
        (PORT d[5] (4111:4111:4111) (4190:4190:4190))
        (PORT d[6] (4177:4177:4177) (4360:4360:4360))
        (PORT d[7] (4368:4368:4368) (4470:4470:4470))
        (PORT d[8] (3364:3364:3364) (3642:3642:3642))
        (PORT d[9] (4092:4092:4092) (4184:4184:4184))
        (PORT d[10] (2753:2753:2753) (2903:2903:2903))
        (PORT d[11] (3494:3494:3494) (3700:3700:3700))
        (PORT d[12] (3232:3232:3232) (3423:3423:3423))
        (PORT clk (3488:3488:3488) (3601:3601:3601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2575:2575:2575))
        (PORT clk (3488:3488:3488) (3601:3601:3601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3492:3492:3492) (3605:3605:3605))
        (PORT d[0] (3184:3184:3184) (3202:3202:3202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3606:3606:3606))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3606:3606:3606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3606:3606:3606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3606:3606:3606))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6304:6304:6304) (6398:6398:6398))
        (PORT d[1] (5569:5569:5569) (5613:5613:5613))
        (PORT d[2] (5644:5644:5644) (5749:5749:5749))
        (PORT d[3] (4526:4526:4526) (4770:4770:4770))
        (PORT d[4] (5970:5970:5970) (5992:5992:5992))
        (PORT d[5] (8064:8064:8064) (8182:8182:8182))
        (PORT d[6] (4552:4552:4552) (4644:4644:4644))
        (PORT d[7] (5038:5038:5038) (5087:5087:5087))
        (PORT d[8] (6263:6263:6263) (6163:6163:6163))
        (PORT d[9] (5664:5664:5664) (5742:5742:5742))
        (PORT d[10] (5076:5076:5076) (5175:5175:5175))
        (PORT d[11] (5052:5052:5052) (5075:5075:5075))
        (PORT d[12] (6810:6810:6810) (6699:6699:6699))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d[0] (5350:5350:5350) (5404:5404:5404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (2922:2922:2922))
        (PORT clk (2812:2812:2812) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3342:3342:3342))
        (PORT d[1] (2962:2962:2962) (3056:3056:3056))
        (PORT d[2] (3750:3750:3750) (3950:3950:3950))
        (PORT d[3] (3614:3614:3614) (3736:3736:3736))
        (PORT d[4] (2942:2942:2942) (3111:3111:3111))
        (PORT d[5] (3445:3445:3445) (3449:3449:3449))
        (PORT d[6] (3359:3359:3359) (3453:3453:3453))
        (PORT d[7] (3208:3208:3208) (3326:3326:3326))
        (PORT d[8] (2843:2843:2843) (3048:3048:3048))
        (PORT d[9] (3741:3741:3741) (3814:3814:3814))
        (PORT d[10] (2992:2992:2992) (3116:3116:3116))
        (PORT d[11] (3746:3746:3746) (3962:3962:3962))
        (PORT d[12] (3549:3549:3549) (3790:3790:3790))
        (PORT clk (2808:2808:2808) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2890:2890:2890))
        (PORT clk (2808:2808:2808) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2809:2809:2809))
        (PORT d[0] (3109:3109:3109) (3151:3151:3151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2813:2813:2813) (2810:2810:2810))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5978:5978:5978) (6077:6077:6077))
        (PORT d[1] (4683:4683:4683) (4786:4786:4786))
        (PORT d[2] (6452:6452:6452) (6463:6463:6463))
        (PORT d[3] (3255:3255:3255) (3401:3401:3401))
        (PORT d[4] (5753:5753:5753) (5713:5713:5713))
        (PORT d[5] (8147:8147:8147) (8116:8116:8116))
        (PORT d[6] (5962:5962:5962) (6175:6175:6175))
        (PORT d[7] (5118:5118:5118) (5235:5235:5235))
        (PORT d[8] (5025:5025:5025) (5091:5091:5091))
        (PORT d[9] (2465:2465:2465) (2536:2536:2536))
        (PORT d[10] (6986:6986:6986) (7230:7230:7230))
        (PORT d[11] (6028:6028:6028) (5948:5948:5948))
        (PORT d[12] (7996:7996:7996) (7972:7972:7972))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (PORT d[0] (4387:4387:4387) (4323:4323:4323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2283:2283:2283))
        (PORT clk (3093:3093:3093) (3173:3173:3173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2184:2184:2184))
        (PORT d[1] (3100:3100:3100) (3237:3237:3237))
        (PORT d[2] (2199:2199:2199) (2219:2219:2219))
        (PORT d[3] (2565:2565:2565) (2585:2585:2585))
        (PORT d[4] (2191:2191:2191) (2227:2227:2227))
        (PORT d[5] (2533:2533:2533) (2580:2580:2580))
        (PORT d[6] (2531:2531:2531) (2539:2539:2539))
        (PORT d[7] (3256:3256:3256) (3388:3388:3388))
        (PORT d[8] (2794:2794:2794) (3004:3004:3004))
        (PORT d[9] (2770:2770:2770) (2766:2766:2766))
        (PORT d[10] (2611:2611:2611) (2627:2627:2627))
        (PORT d[11] (3247:3247:3247) (3260:3260:3260))
        (PORT d[12] (3564:3564:3564) (3807:3807:3807))
        (PORT clk (3089:3089:3089) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (1904:1904:1904))
        (PORT clk (3089:3089:3089) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3093:3093:3093) (3173:3173:3173))
        (PORT d[0] (2549:2549:2549) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3094:3094:3094) (3174:3174:3174))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3094:3094:3094) (3174:3174:3174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3094:3094:3094) (3174:3174:3174))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3094:3094:3094) (3174:3174:3174))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4534:4534:4534) (4574:4574:4574))
        (PORT d[1] (4194:4194:4194) (4181:4181:4181))
        (PORT d[2] (2284:2284:2284) (2252:2252:2252))
        (PORT d[3] (2597:2597:2597) (2723:2723:2723))
        (PORT d[4] (2392:2392:2392) (2381:2381:2381))
        (PORT d[5] (1925:1925:1925) (2036:2036:2036))
        (PORT d[6] (4375:4375:4375) (4536:4536:4536))
        (PORT d[7] (2858:2858:2858) (2937:2937:2937))
        (PORT d[8] (7215:7215:7215) (7338:7338:7338))
        (PORT d[9] (2437:2437:2437) (2439:2439:2439))
        (PORT d[10] (7398:7398:7398) (7719:7719:7719))
        (PORT d[11] (4520:4520:4520) (4473:4473:4473))
        (PORT d[12] (8044:8044:8044) (8144:8144:8144))
        (PORT clk (2515:2515:2515) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (PORT d[0] (2666:2666:2666) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (2066:2066:2066))
        (PORT datab (2845:2845:2845) (2801:2801:2801))
        (PORT datac (2254:2254:2254) (2366:2366:2366))
        (PORT datad (2002:2002:2002) (2018:2018:2018))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2346:2346:2346) (2398:2398:2398))
        (PORT datab (2041:2041:2041) (2066:2066:2066))
        (PORT datac (2684:2684:2684) (2587:2587:2587))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2391:2391:2391) (2407:2407:2407))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1497:1497:1497) (1438:1438:1438))
        (PORT datad (4041:4041:4041) (3996:3996:3996))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (3019:3019:3019))
        (PORT clk (3587:3587:3587) (3717:3717:3717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4706:4706:4706))
        (PORT d[1] (3153:3153:3153) (3346:3346:3346))
        (PORT d[2] (3594:3594:3594) (3758:3758:3758))
        (PORT d[3] (3889:3889:3889) (4061:4061:4061))
        (PORT d[4] (3046:3046:3046) (3202:3202:3202))
        (PORT d[5] (4113:4113:4113) (4224:4224:4224))
        (PORT d[6] (3756:3756:3756) (3940:3940:3940))
        (PORT d[7] (4226:4226:4226) (4478:4478:4478))
        (PORT d[8] (3264:3264:3264) (3533:3533:3533))
        (PORT d[9] (4416:4416:4416) (4501:4501:4501))
        (PORT d[10] (2719:2719:2719) (2866:2866:2866))
        (PORT d[11] (3525:3525:3525) (3734:3734:3734))
        (PORT d[12] (3592:3592:3592) (3777:3777:3777))
        (PORT clk (3583:3583:3583) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2657:2657:2657))
        (PORT clk (3583:3583:3583) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3587:3587:3587) (3717:3717:3717))
        (PORT d[0] (3324:3324:3324) (3288:3288:3288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3588:3588:3588) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3588:3588:3588) (3718:3718:3718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3588:3588:3588) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3588:3588:3588) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6576:6576:6576) (6649:6649:6649))
        (PORT d[1] (5943:5943:5943) (5982:5982:5982))
        (PORT d[2] (5309:5309:5309) (5421:5421:5421))
        (PORT d[3] (4522:4522:4522) (4774:4774:4774))
        (PORT d[4] (6325:6325:6325) (6347:6347:6347))
        (PORT d[5] (7732:7732:7732) (7857:7857:7857))
        (PORT d[6] (4884:4884:4884) (4974:4974:4974))
        (PORT d[7] (5371:5371:5371) (5417:5417:5417))
        (PORT d[8] (6640:6640:6640) (6537:6537:6537))
        (PORT d[9] (5681:5681:5681) (5768:5768:5768))
        (PORT d[10] (5478:5478:5478) (5570:5570:5570))
        (PORT d[11] (5654:5654:5654) (5671:5671:5671))
        (PORT d[12] (6851:6851:6851) (6748:6748:6748))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT d[0] (3759:3759:3759) (3845:3845:3845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (3053:3053:3053))
        (PORT clk (3510:3510:3510) (3609:3609:3609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4389:4389:4389))
        (PORT d[1] (3245:3245:3245) (3479:3479:3479))
        (PORT d[2] (2836:2836:2836) (3008:3008:3008))
        (PORT d[3] (3835:3835:3835) (4016:4016:4016))
        (PORT d[4] (2703:2703:2703) (2865:2865:2865))
        (PORT d[5] (4448:4448:4448) (4590:4590:4590))
        (PORT d[6] (4524:4524:4524) (4702:4702:4702))
        (PORT d[7] (4323:4323:4323) (4419:4419:4419))
        (PORT d[8] (3743:3743:3743) (4015:4015:4015))
        (PORT d[9] (3779:3779:3779) (3867:3867:3867))
        (PORT d[10] (3140:3140:3140) (3303:3303:3303))
        (PORT d[11] (3477:3477:3477) (3684:3684:3684))
        (PORT d[12] (2877:2877:2877) (3074:3074:3074))
        (PORT clk (3506:3506:3506) (3605:3605:3605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (2955:2955:2955))
        (PORT clk (3506:3506:3506) (3605:3605:3605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3510:3510:3510) (3609:3609:3609))
        (PORT d[0] (4208:4208:4208) (4144:4144:4144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3610:3610:3610))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3610:3610:3610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3610:3610:3610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3610:3610:3610))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5601:5601:5601) (5695:5695:5695))
        (PORT d[1] (5138:5138:5138) (5195:5195:5195))
        (PORT d[2] (5693:5693:5693) (5826:5826:5826))
        (PORT d[3] (4508:4508:4508) (4758:4758:4758))
        (PORT d[4] (5604:5604:5604) (5627:5627:5627))
        (PORT d[5] (3504:3504:3504) (3725:3725:3725))
        (PORT d[6] (6047:6047:6047) (6111:6111:6111))
        (PORT d[7] (4707:4707:4707) (4753:4753:4753))
        (PORT d[8] (5511:5511:5511) (5419:5419:5419))
        (PORT d[9] (4934:4934:4934) (5014:5014:5014))
        (PORT d[10] (4698:4698:4698) (4790:4790:4790))
        (PORT d[11] (4344:4344:4344) (4366:4366:4366))
        (PORT d[12] (5875:5875:5875) (5797:5797:5797))
        (PORT clk (2473:2473:2473) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (PORT d[0] (2978:2978:2978) (3006:3006:3006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2347:2347:2347) (2275:2275:2275))
        (PORT datab (3108:3108:3108) (3188:3188:3188))
        (PORT datac (2855:2855:2855) (2858:2858:2858))
        (PORT datad (3670:3670:3670) (3606:3606:3606))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1902:1902:1902))
        (PORT clk (3182:3182:3182) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2070:2070:2070))
        (PORT d[1] (2045:2045:2045) (2065:2065:2065))
        (PORT d[2] (2077:2077:2077) (2086:2086:2086))
        (PORT d[3] (2789:2789:2789) (2810:2810:2810))
        (PORT d[4] (2773:2773:2773) (2799:2799:2799))
        (PORT d[5] (1959:1959:1959) (1957:1957:1957))
        (PORT d[6] (2978:2978:2978) (2985:2985:2985))
        (PORT d[7] (2037:2037:2037) (2051:2051:2051))
        (PORT d[8] (2452:2452:2452) (2477:2477:2477))
        (PORT d[9] (2760:2760:2760) (2774:2774:2774))
        (PORT d[10] (3372:3372:3372) (3467:3467:3467))
        (PORT d[11] (2275:2275:2275) (2266:2266:2266))
        (PORT d[12] (2075:2075:2075) (2084:2084:2084))
        (PORT clk (3178:3178:3178) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (1637:1637:1637))
        (PORT clk (3178:3178:3178) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3182:3182:3182) (3280:3280:3280))
        (PORT d[0] (2356:2356:2356) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3183:3183:3183) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3183:3183:3183) (3281:3281:3281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3183:3183:3183) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3183:3183:3183) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2843:2843:2843))
        (PORT d[1] (1171:1171:1171) (1221:1221:1221))
        (PORT d[2] (1206:1206:1206) (1254:1254:1254))
        (PORT d[3] (5026:5026:5026) (5166:5166:5166))
        (PORT d[4] (1599:1599:1599) (1646:1646:1646))
        (PORT d[5] (1203:1203:1203) (1247:1247:1247))
        (PORT d[6] (3253:3253:3253) (3283:3283:3283))
        (PORT d[7] (3798:3798:3798) (3781:3781:3781))
        (PORT d[8] (2832:2832:2832) (2862:2862:2862))
        (PORT d[9] (2610:2610:2610) (2572:2572:2572))
        (PORT d[10] (1180:1180:1180) (1230:1230:1230))
        (PORT d[11] (1206:1206:1206) (1261:1261:1261))
        (PORT d[12] (1804:1804:1804) (1844:1844:1844))
        (PORT clk (2484:2484:2484) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2475:2475:2475))
        (PORT d[0] (923:923:923) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3026:3026:3026))
        (PORT clk (3010:3010:3010) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2668:2668:2668))
        (PORT d[1] (3205:3205:3205) (3401:3401:3401))
        (PORT d[2] (2775:2775:2775) (2782:2782:2782))
        (PORT d[3] (3112:3112:3112) (3251:3251:3251))
        (PORT d[4] (2381:2381:2381) (2409:2409:2409))
        (PORT d[5] (2490:2490:2490) (2478:2478:2478))
        (PORT d[6] (2939:2939:2939) (3041:3041:3041))
        (PORT d[7] (2656:2656:2656) (2646:2646:2646))
        (PORT d[8] (2379:2379:2379) (2388:2388:2388))
        (PORT d[9] (3406:3406:3406) (3463:3463:3463))
        (PORT d[10] (2674:2674:2674) (2778:2778:2778))
        (PORT d[11] (2303:2303:2303) (2311:2311:2311))
        (PORT d[12] (2355:2355:2355) (2370:2370:2370))
        (PORT clk (3006:3006:3006) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (1946:1946:1946))
        (PORT clk (3006:3006:3006) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3084:3084:3084))
        (PORT d[0] (2637:2637:2637) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3011:3011:3011) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2160:2160:2160))
        (PORT d[1] (2152:2152:2152) (2184:2184:2184))
        (PORT d[2] (2196:2196:2196) (2238:2238:2238))
        (PORT d[3] (4032:4032:4032) (4189:4189:4189))
        (PORT d[4] (4637:4637:4637) (4601:4601:4601))
        (PORT d[5] (4088:4088:4088) (4027:4027:4027))
        (PORT d[6] (3730:3730:3730) (3843:3843:3843))
        (PORT d[7] (2668:2668:2668) (2656:2656:2656))
        (PORT d[8] (3114:3114:3114) (3134:3134:3134))
        (PORT d[9] (3909:3909:3909) (3960:3960:3960))
        (PORT d[10] (3922:3922:3922) (4010:4010:4010))
        (PORT d[11] (2134:2134:2134) (2167:2167:2167))
        (PORT d[12] (3965:3965:3965) (3938:3938:3938))
        (PORT clk (2507:2507:2507) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (PORT d[0] (1837:1837:1837) (1764:1764:1764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (1870:1870:1870) (1769:1769:1769))
        (PORT datac (1810:1810:1810) (1716:1716:1716))
        (PORT datad (3667:3667:3667) (3602:3602:3602))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3430:3430:3430))
        (PORT clk (3659:3659:3659) (3738:3738:3738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3474:3474:3474))
        (PORT d[1] (3197:3197:3197) (3322:3322:3322))
        (PORT d[2] (3470:3470:3470) (3486:3486:3486))
        (PORT d[3] (3028:3028:3028) (3106:3106:3106))
        (PORT d[4] (3475:3475:3475) (3480:3480:3480))
        (PORT d[5] (2102:2102:2102) (2168:2168:2168))
        (PORT d[6] (3297:3297:3297) (3308:3308:3308))
        (PORT d[7] (3727:3727:3727) (3938:3938:3938))
        (PORT d[8] (3652:3652:3652) (3917:3917:3917))
        (PORT d[9] (3280:3280:3280) (3384:3384:3384))
        (PORT d[10] (3794:3794:3794) (4003:4003:4003))
        (PORT d[11] (3918:3918:3918) (3959:3959:3959))
        (PORT d[12] (3752:3752:3752) (3964:3964:3964))
        (PORT clk (3655:3655:3655) (3734:3734:3734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3156:3156:3156))
        (PORT clk (3655:3655:3655) (3734:3734:3734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3659:3659:3659) (3738:3738:3738))
        (PORT d[0] (3763:3763:3763) (3760:3760:3760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3739:3739:3739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5650:5650:5650) (5754:5754:5754))
        (PORT d[1] (2279:2279:2279) (2331:2331:2331))
        (PORT d[2] (5425:5425:5425) (5462:5462:5462))
        (PORT d[3] (4230:4230:4230) (4523:4523:4523))
        (PORT d[4] (3190:3190:3190) (3153:3153:3153))
        (PORT d[5] (7160:7160:7160) (7334:7334:7334))
        (PORT d[6] (2510:2510:2510) (2543:2543:2543))
        (PORT d[7] (4332:4332:4332) (4473:4473:4473))
        (PORT d[8] (6936:6936:6936) (7102:7102:7102))
        (PORT d[9] (2725:2725:2725) (2719:2719:2719))
        (PORT d[10] (4734:4734:4734) (4901:4901:4901))
        (PORT d[11] (2555:2555:2555) (2605:2605:2605))
        (PORT d[12] (7627:7627:7627) (7694:7694:7694))
        (PORT clk (2520:2520:2520) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (PORT d[0] (1954:1954:1954) (1891:1891:1891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2729:2729:2729))
        (PORT clk (2959:2959:2959) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2730:2730:2730))
        (PORT d[1] (3132:3132:3132) (3325:3325:3325))
        (PORT d[2] (2622:2622:2622) (2726:2726:2726))
        (PORT d[3] (3479:3479:3479) (3615:3615:3615))
        (PORT d[4] (2731:2731:2731) (2750:2750:2750))
        (PORT d[5] (3246:3246:3246) (3230:3230:3230))
        (PORT d[6] (2562:2562:2562) (2668:2668:2668))
        (PORT d[7] (3060:3060:3060) (3047:3047:3047))
        (PORT d[8] (3076:3076:3076) (3117:3117:3117))
        (PORT d[9] (3095:3095:3095) (3157:3157:3157))
        (PORT d[10] (2653:2653:2653) (2761:2761:2761))
        (PORT d[11] (2705:2705:2705) (2717:2717:2717))
        (PORT d[12] (2340:2340:2340) (2484:2484:2484))
        (PORT clk (2955:2955:2955) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2429:2429:2429))
        (PORT clk (2955:2955:2955) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (3009:3009:3009))
        (PORT d[0] (3148:3148:3148) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2564:2564:2564))
        (PORT d[1] (2850:2850:2850) (2884:2884:2884))
        (PORT d[2] (2264:2264:2264) (2316:2316:2316))
        (PORT d[3] (3632:3632:3632) (3782:3782:3782))
        (PORT d[4] (4241:4241:4241) (4207:4207:4207))
        (PORT d[5] (4039:4039:4039) (3967:3967:3967))
        (PORT d[6] (3594:3594:3594) (3620:3620:3620))
        (PORT d[7] (2709:2709:2709) (2699:2699:2699))
        (PORT d[8] (3095:3095:3095) (3112:3112:3112))
        (PORT d[9] (3500:3500:3500) (3548:3548:3548))
        (PORT d[10] (3922:3922:3922) (4011:4011:4011))
        (PORT d[11] (3363:3363:3363) (3356:3356:3356))
        (PORT d[12] (3730:3730:3730) (3711:3711:3711))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (4954:4954:4954) (4953:4953:4953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3151:3151:3151))
        (PORT clk (2610:2610:2610) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2593:2593:2593))
        (PORT d[1] (3355:3355:3355) (3503:3503:3503))
        (PORT d[2] (3067:3067:3067) (3246:3246:3246))
        (PORT d[3] (3306:3306:3306) (3403:3403:3403))
        (PORT d[4] (2892:2892:2892) (2996:2996:2996))
        (PORT d[5] (2814:2814:2814) (2794:2794:2794))
        (PORT d[6] (3720:3720:3720) (3846:3846:3846))
        (PORT d[7] (2508:2508:2508) (2549:2549:2549))
        (PORT d[8] (2765:2765:2765) (2974:2974:2974))
        (PORT d[9] (3651:3651:3651) (3686:3686:3686))
        (PORT d[10] (2649:2649:2649) (2752:2752:2752))
        (PORT d[11] (3338:3338:3338) (3507:3507:3507))
        (PORT d[12] (3435:3435:3435) (3623:3623:3623))
        (PORT clk (2606:2606:2606) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2698:2698:2698))
        (PORT clk (2606:2606:2606) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2610:2610:2610) (2622:2622:2622))
        (PORT d[0] (3351:3351:3351) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2611:2611:2611) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2611:2611:2611) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2611:2611:2611) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2611:2611:2611) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4833:4833:4833) (4898:4898:4898))
        (PORT d[1] (5413:5413:5413) (5391:5391:5391))
        (PORT d[2] (6206:6206:6206) (6266:6266:6266))
        (PORT d[3] (4233:4233:4233) (4324:4324:4324))
        (PORT d[4] (6675:6675:6675) (6463:6463:6463))
        (PORT d[5] (6019:6019:6019) (5940:5940:5940))
        (PORT d[6] (3779:3779:3779) (3927:3927:3927))
        (PORT d[7] (3551:3551:3551) (3648:3648:3648))
        (PORT d[8] (4617:4617:4617) (4637:4637:4637))
        (PORT d[9] (3188:3188:3188) (3260:3260:3260))
        (PORT d[10] (5790:5790:5790) (5988:5988:5988))
        (PORT d[11] (5757:5757:5757) (5692:5692:5692))
        (PORT d[12] (6517:6517:6517) (6427:6427:6427))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (1760:1760:1760) (1782:1782:1782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2383:2383:2383) (2428:2428:2428))
        (PORT datab (1468:1468:1468) (1451:1451:1451))
        (PORT datac (2480:2480:2480) (2447:2447:2447))
        (PORT datad (2452:2452:2452) (2489:2489:2489))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2898:2898:2898))
        (PORT clk (3815:3815:3815) (3946:3946:3946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4408:4408:4408) (4578:4578:4578))
        (PORT d[1] (2874:2874:2874) (3075:3075:3075))
        (PORT d[2] (3173:3173:3173) (3369:3369:3369))
        (PORT d[3] (4195:4195:4195) (4397:4397:4397))
        (PORT d[4] (2807:2807:2807) (3016:3016:3016))
        (PORT d[5] (2033:2033:2033) (2165:2165:2165))
        (PORT d[6] (4135:4135:4135) (4303:4303:4303))
        (PORT d[7] (3725:3725:3725) (3948:3948:3948))
        (PORT d[8] (3701:3701:3701) (4000:4000:4000))
        (PORT d[9] (3671:3671:3671) (3774:3774:3774))
        (PORT d[10] (3545:3545:3545) (3786:3786:3786))
        (PORT d[11] (3758:3758:3758) (3952:3952:3952))
        (PORT d[12] (3925:3925:3925) (4189:4189:4189))
        (PORT clk (3811:3811:3811) (3942:3942:3942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3301:3301:3301))
        (PORT clk (3811:3811:3811) (3942:3942:3942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3815:3815:3815) (3946:3946:3946))
        (PORT d[0] (3904:3904:3904) (3932:3932:3932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3816:3816:3816) (3947:3947:3947))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3816:3816:3816) (3947:3947:3947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3816:3816:3816) (3947:3947:3947))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3816:3816:3816) (3947:3947:3947))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5273:5273:5273) (5382:5382:5382))
        (PORT d[1] (3977:3977:3977) (4067:4067:4067))
        (PORT d[2] (4789:4789:4789) (4808:4808:4808))
        (PORT d[3] (4264:4264:4264) (4560:4560:4560))
        (PORT d[4] (4010:4010:4010) (3942:3942:3942))
        (PORT d[5] (6720:6720:6720) (6847:6847:6847))
        (PORT d[6] (4512:4512:4512) (4697:4697:4697))
        (PORT d[7] (3679:3679:3679) (3848:3848:3848))
        (PORT d[8] (6669:6669:6669) (6894:6894:6894))
        (PORT d[9] (4804:4804:4804) (4897:4897:4897))
        (PORT d[10] (7129:7129:7129) (7162:7162:7162))
        (PORT d[11] (3422:3422:3422) (3451:3451:3451))
        (PORT d[12] (7805:7805:7805) (7935:7935:7935))
        (PORT clk (2500:2500:2500) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2490:2490:2490))
        (PORT d[0] (3861:3861:3861) (3904:3904:3904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2378:2378:2378) (2422:2422:2422))
        (PORT datab (1850:1850:1850) (1895:1895:1895))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2098:2098:2098) (2170:2170:2170))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[4\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (651:651:651))
        (PORT datab (962:962:962) (951:951:951))
        (PORT datac (1662:1662:1662) (1594:1594:1594))
        (PORT datad (4041:4041:4041) (3996:3996:3996))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1929:1929:1929) (1904:1904:1904))
        (PORT datac (1785:1785:1785) (1727:1727:1727))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4561:4561:4561) (4532:4532:4532))
        (PORT datad (952:952:952) (982:982:982))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (613:613:613) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2718:2718:2718))
        (PORT asdata (4932:4932:4932) (5292:5292:5292))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3470:3470:3470))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1187:1187:1187) (1200:1200:1200))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (433:433:433) (487:487:487))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3470:3470:3470))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1187:1187:1187) (1200:1200:1200))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1644:1644:1644))
        (PORT clk (3009:3009:3009) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2401:2401:2401))
        (PORT d[1] (1566:1566:1566) (1607:1607:1607))
        (PORT d[2] (2412:2412:2412) (2410:2410:2410))
        (PORT d[3] (1502:1502:1502) (1537:1537:1537))
        (PORT d[4] (1537:1537:1537) (1574:1574:1574))
        (PORT d[5] (1885:1885:1885) (1902:1902:1902))
        (PORT d[6] (2477:2477:2477) (2484:2484:2484))
        (PORT d[7] (2112:2112:2112) (2111:2111:2111))
        (PORT d[8] (3199:3199:3199) (3208:3208:3208))
        (PORT d[9] (2840:2840:2840) (2854:2854:2854))
        (PORT d[10] (1863:1863:1863) (1876:1876:1876))
        (PORT d[11] (2549:2549:2549) (2566:2566:2566))
        (PORT d[12] (3127:3127:3127) (3102:3102:3102))
        (PORT clk (3005:3005:3005) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (1965:1965:1965))
        (PORT clk (3005:3005:3005) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3073:3073:3073))
        (PORT d[0] (2347:2347:2347) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3010:3010:3010) (3074:3074:3074))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4460:4460:4460) (4478:4478:4478))
        (PORT d[1] (4279:4279:4279) (4390:4390:4390))
        (PORT d[2] (4031:4031:4031) (3994:3994:3994))
        (PORT d[3] (2866:2866:2866) (2900:2900:2900))
        (PORT d[4] (1671:1671:1671) (1666:1666:1666))
        (PORT d[5] (5913:5913:5913) (5960:5960:5960))
        (PORT d[6] (3693:3693:3693) (3824:3824:3824))
        (PORT d[7] (2818:2818:2818) (2894:2894:2894))
        (PORT d[8] (5923:5923:5923) (5852:5852:5852))
        (PORT d[9] (1721:1721:1721) (1729:1729:1729))
        (PORT d[10] (6057:6057:6057) (6169:6169:6169))
        (PORT d[11] (5206:5206:5206) (5152:5152:5152))
        (PORT d[12] (5996:5996:5996) (5925:5925:5925))
        (PORT clk (2499:2499:2499) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2490:2490:2490))
        (PORT d[0] (1414:1414:1414) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3365:3365:3365))
        (PORT clk (2784:2784:2784) (2791:2791:2791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2653:2653:2653))
        (PORT d[1] (2969:2969:2969) (3075:3075:3075))
        (PORT d[2] (3500:3500:3500) (3709:3709:3709))
        (PORT d[3] (3346:3346:3346) (3447:3447:3447))
        (PORT d[4] (2671:2671:2671) (2853:2853:2853))
        (PORT d[5] (3496:3496:3496) (3495:3495:3495))
        (PORT d[6] (3711:3711:3711) (3793:3793:3793))
        (PORT d[7] (2875:2875:2875) (2919:2919:2919))
        (PORT d[8] (2735:2735:2735) (2919:2919:2919))
        (PORT d[9] (3697:3697:3697) (3765:3765:3765))
        (PORT d[10] (2985:2985:2985) (3108:3108:3108))
        (PORT d[11] (3742:3742:3742) (3956:3956:3956))
        (PORT d[12] (3465:3465:3465) (3702:3702:3702))
        (PORT clk (2780:2780:2780) (2787:2787:2787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2863:2863:2863))
        (PORT clk (2780:2780:2780) (2787:2787:2787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2784:2784:2784) (2791:2791:2791))
        (PORT d[0] (3491:3491:3491) (3494:3494:3494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2785:2785:2785) (2792:2792:2792))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5220:5220:5220) (5278:5278:5278))
        (PORT d[1] (5008:5008:5008) (5107:5107:5107))
        (PORT d[2] (6858:6858:6858) (6866:6866:6866))
        (PORT d[3] (4952:4952:4952) (5041:5041:5041))
        (PORT d[4] (6136:6136:6136) (6104:6104:6104))
        (PORT d[5] (2692:2692:2692) (2829:2829:2829))
        (PORT d[6] (4850:4850:4850) (4990:4990:4990))
        (PORT d[7] (4273:4273:4273) (4365:4365:4365))
        (PORT d[8] (5054:5054:5054) (5120:5120:5120))
        (PORT d[9] (2411:2411:2411) (2471:2471:2471))
        (PORT d[10] (7344:7344:7344) (7585:7585:7585))
        (PORT d[11] (6871:6871:6871) (6805:6805:6805))
        (PORT d[12] (6315:6315:6315) (6272:6272:6272))
        (PORT clk (2491:2491:2491) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (PORT d[0] (3321:3321:3321) (3340:3340:3340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1051:1051:1051))
        (PORT datab (2884:2884:2884) (2868:2868:2868))
        (PORT datac (2222:2222:2222) (2224:2224:2224))
        (PORT datad (2221:2221:2221) (2202:2202:2202))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1256:1256:1256))
        (PORT clk (2937:2937:2937) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1316:1316:1316))
        (PORT d[1] (1226:1226:1226) (1272:1272:1272))
        (PORT d[2] (1233:1233:1233) (1272:1272:1272))
        (PORT d[3] (1141:1141:1141) (1173:1173:1173))
        (PORT d[4] (1222:1222:1222) (1254:1254:1254))
        (PORT d[5] (1530:1530:1530) (1549:1549:1549))
        (PORT d[6] (2150:2150:2150) (2163:2163:2163))
        (PORT d[7] (1844:1844:1844) (1852:1852:1852))
        (PORT d[8] (2861:2861:2861) (2875:2875:2875))
        (PORT d[9] (1756:1756:1756) (1763:1763:1763))
        (PORT d[10] (1506:1506:1506) (1520:1520:1520))
        (PORT d[11] (2188:2188:2188) (2204:2204:2204))
        (PORT d[12] (1451:1451:1451) (1476:1476:1476))
        (PORT clk (2933:2933:2933) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1386:1386:1386))
        (PORT clk (2933:2933:2933) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2937:2937:2937) (2973:2973:2973))
        (PORT d[0] (2082:2082:2082) (2017:2017:2017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (2974:2974:2974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2938:2938:2938) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4424:4424:4424))
        (PORT d[1] (5615:5615:5615) (5586:5586:5586))
        (PORT d[2] (4439:4439:4439) (4422:4422:4422))
        (PORT d[3] (2508:2508:2508) (2547:2547:2547))
        (PORT d[4] (1659:1659:1659) (1647:1647:1647))
        (PORT d[5] (3671:3671:3671) (3610:3610:3610))
        (PORT d[6] (6368:6368:6368) (6513:6513:6513))
        (PORT d[7] (2846:2846:2846) (2887:2887:2887))
        (PORT d[8] (5568:5568:5568) (5498:5498:5498))
        (PORT d[9] (1428:1428:1428) (1426:1426:1426))
        (PORT d[10] (5723:5723:5723) (5841:5841:5841))
        (PORT d[11] (5538:5538:5538) (5483:5483:5483))
        (PORT d[12] (5665:5665:5665) (5602:5602:5602))
        (PORT clk (2479:2479:2479) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (PORT d[0] (1752:1752:1752) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2772:2772:2772))
        (PORT clk (3156:3156:3156) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3993:3993:3993) (4153:4153:4153))
        (PORT d[1] (3007:3007:3007) (3151:3151:3151))
        (PORT d[2] (3880:3880:3880) (4133:4133:4133))
        (PORT d[3] (3832:3832:3832) (3935:3935:3935))
        (PORT d[4] (3098:3098:3098) (3297:3297:3297))
        (PORT d[5] (3837:3837:3837) (3835:3835:3835))
        (PORT d[6] (3621:3621:3621) (3733:3733:3733))
        (PORT d[7] (3668:3668:3668) (3829:3829:3829))
        (PORT d[8] (3476:3476:3476) (3695:3695:3695))
        (PORT d[9] (3563:3563:3563) (3647:3647:3647))
        (PORT d[10] (3031:3031:3031) (3196:3196:3196))
        (PORT d[11] (4416:4416:4416) (4648:4648:4648))
        (PORT d[12] (3926:3926:3926) (4167:4167:4167))
        (PORT clk (3152:3152:3152) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (3985:3985:3985))
        (PORT clk (3152:3152:3152) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3156:3156:3156) (3196:3196:3196))
        (PORT d[0] (3430:3430:3430) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3157:3157:3157) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3157:3157:3157) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3157:3157:3157) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3157:3157:3157) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5603:5603:5603) (5697:5697:5697))
        (PORT d[1] (4631:4631:4631) (4760:4760:4760))
        (PORT d[2] (5023:5023:5023) (5037:5037:5037))
        (PORT d[3] (3491:3491:3491) (3653:3653:3653))
        (PORT d[4] (3954:3954:3954) (3923:3923:3923))
        (PORT d[5] (6115:6115:6115) (6118:6118:6118))
        (PORT d[6] (4522:4522:4522) (4739:4739:4739))
        (PORT d[7] (3910:3910:3910) (4032:4032:4032))
        (PORT d[8] (5455:5455:5455) (5556:5556:5556))
        (PORT d[9] (3446:3446:3446) (3537:3537:3537))
        (PORT d[10] (5542:5542:5542) (5784:5784:5784))
        (PORT d[11] (4640:4640:4640) (4564:4564:4564))
        (PORT d[12] (6313:6313:6313) (6309:6309:6309))
        (PORT clk (2500:2500:2500) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (PORT d[0] (3428:3428:3428) (3314:3314:3314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (2267:2267:2267) (2263:2263:2263))
        (PORT datac (1406:1406:1406) (1397:1397:1397))
        (PORT datad (2278:2278:2278) (2342:2342:2342))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3394:3394:3394))
        (PORT clk (2993:2993:2993) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2414:2414:2414))
        (PORT d[1] (3033:3033:3033) (3185:3185:3185))
        (PORT d[2] (3514:3514:3514) (3733:3733:3733))
        (PORT d[3] (3818:3818:3818) (3926:3926:3926))
        (PORT d[4] (3285:3285:3285) (3434:3434:3434))
        (PORT d[5] (3380:3380:3380) (3381:3381:3381))
        (PORT d[6] (3102:3102:3102) (3133:3133:3133))
        (PORT d[7] (3242:3242:3242) (3368:3368:3368))
        (PORT d[8] (3201:3201:3201) (3399:3399:3399))
        (PORT d[9] (4143:4143:4143) (4213:4213:4213))
        (PORT d[10] (3325:3325:3325) (3443:3443:3443))
        (PORT d[11] (3772:3772:3772) (3990:3990:3990))
        (PORT d[12] (3539:3539:3539) (3780:3780:3780))
        (PORT clk (2989:2989:2989) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3122:3122:3122))
        (PORT clk (2989:2989:2989) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3054:3054:3054))
        (PORT d[0] (3739:3739:3739) (3731:3731:3731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3055:3055:3055))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3055:3055:3055))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3055:3055:3055))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6015:6015:6015) (6118:6118:6118))
        (PORT d[1] (4302:4302:4302) (4409:4409:4409))
        (PORT d[2] (6134:6134:6134) (6146:6146:6146))
        (PORT d[3] (4817:4817:4817) (5031:5031:5031))
        (PORT d[4] (5425:5425:5425) (5397:5397:5397))
        (PORT d[5] (7792:7792:7792) (7765:7765:7765))
        (PORT d[6] (5595:5595:5595) (5803:5803:5803))
        (PORT d[7] (4742:4742:4742) (4867:4867:4867))
        (PORT d[8] (5011:5011:5011) (5084:5084:5084))
        (PORT d[9] (4279:4279:4279) (4380:4380:4380))
        (PORT d[10] (6647:6647:6647) (6890:6890:6890))
        (PORT d[11] (5689:5689:5689) (5613:5613:5613))
        (PORT d[12] (7976:7976:7976) (7950:7950:7950))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (3666:3666:3666) (3563:3563:3563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (1966:1966:1966))
        (PORT clk (3046:3046:3046) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1844:1844:1844))
        (PORT d[1] (2326:2326:2326) (2411:2411:2411))
        (PORT d[2] (1855:1855:1855) (1877:1877:1877))
        (PORT d[3] (2229:2229:2229) (2257:2257:2257))
        (PORT d[4] (1855:1855:1855) (1892:1892:1892))
        (PORT d[5] (2431:2431:2431) (2473:2473:2473))
        (PORT d[6] (2138:2138:2138) (2148:2148:2148))
        (PORT d[7] (2487:2487:2487) (2485:2485:2485))
        (PORT d[8] (3039:3039:3039) (3248:3248:3248))
        (PORT d[9] (2511:2511:2511) (2532:2532:2532))
        (PORT d[10] (2251:2251:2251) (2267:2267:2267))
        (PORT d[11] (2906:2906:2906) (2924:2924:2924))
        (PORT d[12] (2854:2854:2854) (2853:2853:2853))
        (PORT clk (3042:3042:3042) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (1989:1989:1989))
        (PORT clk (3042:3042:3042) (3119:3119:3119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3123:3123:3123))
        (PORT d[0] (2712:2712:2712) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3124:3124:3124))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3124:3124:3124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3124:3124:3124))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3047:3047:3047) (3124:3124:3124))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4509:4509:4509))
        (PORT d[1] (4614:4614:4614) (4601:4601:4601))
        (PORT d[2] (1964:1964:1964) (1938:1938:1938))
        (PORT d[3] (2854:2854:2854) (2974:2974:2974))
        (PORT d[4] (2049:2049:2049) (2043:2043:2043))
        (PORT d[5] (5853:5853:5853) (5906:5906:5906))
        (PORT d[6] (4722:4722:4722) (4880:4880:4880))
        (PORT d[7] (2829:2829:2829) (2906:2906:2906))
        (PORT d[8] (6265:6265:6265) (6190:6190:6190))
        (PORT d[9] (2072:2072:2072) (2070:2070:2070))
        (PORT d[10] (7759:7759:7759) (8078:8078:8078))
        (PORT d[11] (4818:4818:4818) (4761:4761:4761))
        (PORT d[12] (8403:8403:8403) (8498:8498:8498))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (PORT d[0] (2586:2586:2586) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (3726:3726:3726))
        (PORT clk (2968:2968:2968) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2715:2715:2715))
        (PORT d[1] (2932:2932:2932) (3038:3038:3038))
        (PORT d[2] (3479:3479:3479) (3698:3698:3698))
        (PORT d[3] (3631:3631:3631) (3728:3728:3728))
        (PORT d[4] (2731:2731:2731) (2910:2910:2910))
        (PORT d[5] (3432:3432:3432) (3434:3434:3434))
        (PORT d[6] (3324:3324:3324) (3416:3416:3416))
        (PORT d[7] (3512:3512:3512) (3542:3542:3542))
        (PORT d[8] (3249:3249:3249) (3452:3452:3452))
        (PORT d[9] (3730:3730:3730) (3803:3803:3803))
        (PORT d[10] (3010:3010:3010) (3141:3141:3141))
        (PORT d[11] (3750:3750:3750) (3968:3968:3968))
        (PORT d[12] (3537:3537:3537) (3779:3779:3779))
        (PORT clk (2964:2964:2964) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2536:2536:2536))
        (PORT clk (2964:2964:2964) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3015:3015:3015))
        (PORT d[0] (3164:3164:3164) (3167:3167:3167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3016:3016:3016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3016:3016:3016))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5944:5944:5944) (6040:6040:6040))
        (PORT d[1] (4677:4677:4677) (4781:4781:4781))
        (PORT d[2] (6444:6444:6444) (6454:6454:6454))
        (PORT d[3] (3224:3224:3224) (3369:3369:3369))
        (PORT d[4] (5460:5460:5460) (5435:5435:5435))
        (PORT d[5] (7800:7800:7800) (7774:7774:7774))
        (PORT d[6] (5907:5907:5907) (6119:6119:6119))
        (PORT d[7] (5080:5080:5080) (5193:5193:5193))
        (PORT d[8] (5060:5060:5060) (5127:5127:5127))
        (PORT d[9] (2839:2839:2839) (2907:2907:2907))
        (PORT d[10] (7295:7295:7295) (7530:7530:7530))
        (PORT d[11] (6308:6308:6308) (6226:6226:6226))
        (PORT d[12] (7995:7995:7995) (7971:7971:7971))
        (PORT clk (2509:2509:2509) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (PORT d[0] (3725:3725:3725) (3613:3613:3613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2799:2799:2799))
        (PORT clk (3511:3511:3511) (3632:3632:3632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4015:4015:4015) (4126:4126:4126))
        (PORT d[1] (2806:2806:2806) (2988:2988:2988))
        (PORT d[2] (3393:3393:3393) (3584:3584:3584))
        (PORT d[3] (4273:4273:4273) (4448:4448:4448))
        (PORT d[4] (3163:3163:3163) (3364:3364:3364))
        (PORT d[5] (2035:2035:2035) (2170:2170:2170))
        (PORT d[6] (3737:3737:3737) (3911:3911:3911))
        (PORT d[7] (3812:3812:3812) (4000:4000:4000))
        (PORT d[8] (3653:3653:3653) (3956:3956:3956))
        (PORT d[9] (3945:3945:3945) (4039:4039:4039))
        (PORT d[10] (3570:3570:3570) (3810:3810:3810))
        (PORT d[11] (4077:4077:4077) (4252:4252:4252))
        (PORT d[12] (4261:4261:4261) (4519:4519:4519))
        (PORT clk (3507:3507:3507) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3077:3077:3077))
        (PORT clk (3507:3507:3507) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3632:3632:3632))
        (PORT d[0] (3743:3743:3743) (3738:3738:3738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3633:3633:3633))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3633:3633:3633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3633:3633:3633))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3633:3633:3633))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5240:5240:5240) (5345:5345:5345))
        (PORT d[1] (4700:4700:4700) (4799:4799:4799))
        (PORT d[2] (4889:4889:4889) (4927:4927:4927))
        (PORT d[3] (4968:4968:4968) (5262:5262:5262))
        (PORT d[4] (5062:5062:5062) (4995:4995:4995))
        (PORT d[5] (7460:7460:7460) (7585:7585:7585))
        (PORT d[6] (4898:4898:4898) (5083:5083:5083))
        (PORT d[7] (4442:4442:4442) (4616:4616:4616))
        (PORT d[8] (7043:7043:7043) (7269:7269:7269))
        (PORT d[9] (5598:5598:5598) (5689:5689:5689))
        (PORT d[10] (6740:6740:6740) (6772:6772:6772))
        (PORT d[11] (4729:4729:4729) (4742:4742:4742))
        (PORT d[12] (8488:8488:8488) (8618:8618:8618))
        (PORT clk (2510:2510:2510) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2496:2496:2496))
        (PORT d[0] (2571:2571:2571) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2227:2227:2227) (2225:2225:2225))
        (PORT datab (2260:2260:2260) (2256:2256:2256))
        (PORT datac (2843:2843:2843) (2824:2824:2824))
        (PORT datad (2512:2512:2512) (2442:2442:2442))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1794:1794:1794))
        (PORT datab (2258:2258:2258) (2253:2253:2253))
        (PORT datac (1049:1049:1049) (1035:1035:1035))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2489:2489:2489) (2467:2467:2467))
        (PORT datab (3146:3146:3146) (3252:3252:3252))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3130:3130:3130))
        (PORT clk (3177:3177:3177) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2787:2787:2787))
        (PORT d[1] (3377:3377:3377) (3517:3517:3517))
        (PORT d[2] (4184:4184:4184) (4395:4395:4395))
        (PORT d[3] (3857:3857:3857) (3965:3965:3965))
        (PORT d[4] (3351:3351:3351) (3553:3553:3553))
        (PORT d[5] (3756:3756:3756) (3758:3758:3758))
        (PORT d[6] (3647:3647:3647) (3760:3760:3760))
        (PORT d[7] (3619:3619:3619) (3777:3777:3777))
        (PORT d[8] (3472:3472:3472) (3692:3692:3692))
        (PORT d[9] (3777:3777:3777) (3888:3888:3888))
        (PORT d[10] (3033:3033:3033) (3194:3194:3194))
        (PORT d[11] (4127:4127:4127) (4373:4373:4373))
        (PORT d[12] (3595:3595:3595) (3841:3841:3841))
        (PORT clk (3173:3173:3173) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3370:3370:3370))
        (PORT clk (3173:3173:3173) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3218:3218:3218))
        (PORT d[0] (3642:3642:3642) (3729:3729:3729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3219:3219:3219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5307:5307:5307) (5400:5400:5400))
        (PORT d[1] (4663:4663:4663) (4802:4802:4802))
        (PORT d[2] (5361:5361:5361) (5371:5371:5371))
        (PORT d[3] (4046:4046:4046) (4262:4262:4262))
        (PORT d[4] (4596:4596:4596) (4556:4556:4556))
        (PORT d[5] (7051:7051:7051) (7023:7023:7023))
        (PORT d[6] (4899:4899:4899) (5117:5117:5117))
        (PORT d[7] (3958:3958:3958) (4079:4079:4079))
        (PORT d[8] (5448:5448:5448) (5519:5519:5519))
        (PORT d[9] (3886:3886:3886) (3985:3985:3985))
        (PORT d[10] (5860:5860:5860) (6097:6097:6097))
        (PORT d[11] (4956:4956:4956) (4874:4874:4874))
        (PORT d[12] (6935:6935:6935) (6922:6922:6922))
        (PORT clk (2504:2504:2504) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (PORT d[0] (4624:4624:4624) (4679:4679:4679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3371:3371:3371))
        (PORT clk (3042:3042:3042) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2436:2436:2436))
        (PORT d[1] (3268:3268:3268) (3368:3368:3368))
        (PORT d[2] (3832:3832:3832) (4050:4050:4050))
        (PORT d[3] (3949:3949:3949) (4061:4061:4061))
        (PORT d[4] (3360:3360:3360) (3524:3524:3524))
        (PORT d[5] (3104:3104:3104) (3114:3114:3114))
        (PORT d[6] (3297:3297:3297) (3377:3377:3377))
        (PORT d[7] (3322:3322:3322) (3457:3457:3457))
        (PORT d[8] (3576:3576:3576) (3773:3773:3773))
        (PORT d[9] (3653:3653:3653) (3746:3746:3746))
        (PORT d[10] (3391:3391:3391) (3554:3554:3554))
        (PORT d[11] (3732:3732:3732) (3932:3932:3932))
        (PORT d[12] (3523:3523:3523) (3757:3757:3757))
        (PORT clk (3038:3038:3038) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (3787:3787:3787))
        (PORT clk (3038:3038:3038) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3107:3107:3107))
        (PORT d[0] (4482:4482:4482) (4418:4418:4418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3108:3108:3108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5980:5980:5980) (6081:6081:6081))
        (PORT d[1] (5374:5374:5374) (5511:5511:5511))
        (PORT d[2] (6101:6101:6101) (6111:6111:6111))
        (PORT d[3] (4809:4809:4809) (5023:5023:5023))
        (PORT d[4] (5096:5096:5096) (5074:5074:5074))
        (PORT d[5] (7439:7439:7439) (7414:7414:7414))
        (PORT d[6] (5645:5645:5645) (5856:5856:5856))
        (PORT d[7] (4722:4722:4722) (4845:4845:4845))
        (PORT d[8] (5032:5032:5032) (5097:5097:5097))
        (PORT d[9] (3905:3905:3905) (4009:4009:4009))
        (PORT d[10] (6998:6998:6998) (7236:7236:7236))
        (PORT d[11] (5668:5668:5668) (5589:5589:5589))
        (PORT d[12] (7660:7660:7660) (7641:7641:7641))
        (PORT clk (2516:2516:2516) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (PORT d[0] (4291:4291:4291) (4352:4352:4352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3374:3374:3374))
        (PORT clk (2829:2829:2829) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2634:2634:2634))
        (PORT d[1] (3006:3006:3006) (3115:3115:3115))
        (PORT d[2] (3806:3806:3806) (4021:4021:4021))
        (PORT d[3] (3045:3045:3045) (3152:3152:3152))
        (PORT d[4] (3024:3024:3024) (3202:3202:3202))
        (PORT d[5] (2795:2795:2795) (2772:2772:2772))
        (PORT d[6] (3976:3976:3976) (4053:4053:4053))
        (PORT d[7] (2861:2861:2861) (2902:2902:2902))
        (PORT d[8] (2835:2835:2835) (3040:3040:3040))
        (PORT d[9] (3392:3392:3392) (3468:3468:3468))
        (PORT d[10] (2988:2988:2988) (3112:3112:3112))
        (PORT d[11] (3741:3741:3741) (3955:3955:3955))
        (PORT d[12] (3541:3541:3541) (3783:3783:3783))
        (PORT clk (2825:2825:2825) (2825:2825:2825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (2973:2973:2973))
        (PORT clk (2825:2825:2825) (2825:2825:2825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2829:2829:2829) (2829:2829:2829))
        (PORT d[0] (3577:3577:3577) (3608:3608:3608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2830:2830:2830))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5186:5186:5186) (5228:5228:5228))
        (PORT d[1] (5356:5356:5356) (5456:5456:5456))
        (PORT d[2] (6538:6538:6538) (6599:6599:6599))
        (PORT d[3] (4908:4908:4908) (4995:4995:4995))
        (PORT d[4] (6164:6164:6164) (6141:6141:6141))
        (PORT d[5] (3026:3026:3026) (3156:3156:3156))
        (PORT d[6] (4568:4568:4568) (4721:4721:4721))
        (PORT d[7] (4224:4224:4224) (4313:4313:4313))
        (PORT d[8] (4948:4948:4948) (4965:4965:4965))
        (PORT d[9] (2512:2512:2512) (2590:2590:2590))
        (PORT d[10] (5413:5413:5413) (5612:5612:5612))
        (PORT d[11] (6508:6508:6508) (6441:6441:6441))
        (PORT d[12] (6325:6325:6325) (6282:6282:6282))
        (PORT clk (2481:2481:2481) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2473:2473:2473))
        (PORT d[0] (3251:3251:3251) (3373:3373:3373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2584:2584:2584) (2568:2568:2568))
        (PORT datab (2861:2861:2861) (2845:2845:2845))
        (PORT datac (2843:2843:2843) (2823:2823:2823))
        (PORT datad (2226:2226:2226) (2209:2209:2209))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2966:2966:2966))
        (PORT clk (3183:3183:3183) (3283:3283:3283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (4183:4183:4183))
        (PORT d[1] (2448:2448:2448) (2610:2610:2610))
        (PORT d[2] (3351:3351:3351) (3497:3497:3497))
        (PORT d[3] (3817:3817:3817) (3992:3992:3992))
        (PORT d[4] (2841:2841:2841) (2966:2966:2966))
        (PORT d[5] (2440:2440:2440) (2610:2610:2610))
        (PORT d[6] (3309:3309:3309) (3415:3415:3415))
        (PORT d[7] (4059:4059:4059) (4258:4258:4258))
        (PORT d[8] (3585:3585:3585) (3850:3850:3850))
        (PORT d[9] (4416:4416:4416) (4502:4502:4502))
        (PORT d[10] (3135:3135:3135) (3338:3338:3338))
        (PORT d[11] (3625:3625:3625) (3767:3767:3767))
        (PORT d[12] (3101:3101:3101) (3277:3277:3277))
        (PORT clk (3179:3179:3179) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1806:1806:1806))
        (PORT clk (3179:3179:3179) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3183:3183:3183) (3283:3283:3283))
        (PORT d[0] (2461:2461:2461) (2437:2437:2437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3284:3284:3284))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3284:3284:3284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3284:3284:3284))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3284:3284:3284))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7264:7264:7264) (7324:7324:7324))
        (PORT d[1] (4672:4672:4672) (4773:4773:4773))
        (PORT d[2] (6259:6259:6259) (6269:6269:6269))
        (PORT d[3] (5380:5380:5380) (5569:5569:5569))
        (PORT d[4] (6080:6080:6080) (6002:6002:6002))
        (PORT d[5] (6727:6727:6727) (6792:6792:6792))
        (PORT d[6] (4688:4688:4688) (4782:4782:4782))
        (PORT d[7] (5767:5767:5767) (5796:5796:5796))
        (PORT d[8] (5735:5735:5735) (5673:5673:5673))
        (PORT d[9] (4957:4957:4957) (5002:5002:5002))
        (PORT d[10] (5662:5662:5662) (5695:5695:5695))
        (PORT d[11] (5535:5535:5535) (5557:5557:5557))
        (PORT d[12] (6391:6391:6391) (6350:6350:6350))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (PORT d[0] (3627:3627:3627) (3769:3769:3769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2454:2454:2454) (2519:2519:2519))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2706:2706:2706) (2759:2759:2759))
        (PORT datad (2232:2232:2232) (2215:2215:2215))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3068:3068:3068))
        (PORT clk (3146:3146:3146) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2849:2849:2849))
        (PORT d[1] (3379:3379:3379) (3516:3516:3516))
        (PORT d[2] (4207:4207:4207) (4447:4447:4447))
        (PORT d[3] (3975:3975:3975) (4081:4081:4081))
        (PORT d[4] (3337:3337:3337) (3537:3537:3537))
        (PORT d[5] (2568:2568:2568) (2696:2696:2696))
        (PORT d[6] (3661:3661:3661) (3775:3775:3775))
        (PORT d[7] (3673:3673:3673) (3837:3837:3837))
        (PORT d[8] (3510:3510:3510) (3728:3728:3728))
        (PORT d[9] (3647:3647:3647) (3777:3777:3777))
        (PORT d[10] (3362:3362:3362) (3519:3519:3519))
        (PORT d[11] (4151:4151:4151) (4397:4397:4397))
        (PORT d[12] (3952:3952:3952) (4194:4194:4194))
        (PORT clk (3142:3142:3142) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3721:3721:3721))
        (PORT clk (3142:3142:3142) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3146:3146:3146) (3172:3172:3172))
        (PORT d[0] (3526:3526:3526) (3570:3570:3570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3173:3173:3173))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3173:3173:3173))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3147:3147:3147) (3173:3173:3173))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5561:5561:5561) (5643:5643:5643))
        (PORT d[1] (4643:4643:4643) (4779:4779:4779))
        (PORT d[2] (5362:5362:5362) (5370:5370:5370))
        (PORT d[3] (3662:3662:3662) (3878:3878:3878))
        (PORT d[4] (4214:4214:4214) (4161:4161:4161))
        (PORT d[5] (6746:6746:6746) (6716:6716:6716))
        (PORT d[6] (4870:4870:4870) (5080:5080:5080))
        (PORT d[7] (3608:3608:3608) (3739:3739:3739))
        (PORT d[8] (5449:5449:5449) (5550:5550:5550))
        (PORT d[9] (3172:3172:3172) (3274:3274:3274))
        (PORT d[10] (5907:5907:5907) (6141:6141:6141))
        (PORT d[11] (4935:4935:4935) (4849:4849:4849))
        (PORT d[12] (6581:6581:6581) (6564:6564:6564))
        (PORT clk (2502:2502:2502) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (PORT d[0] (3868:3868:3868) (3745:3745:3745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2788:2788:2788))
        (PORT clk (3284:3284:3284) (3356:3356:3356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2798:2798:2798))
        (PORT d[1] (3757:3757:3757) (3900:3900:3900))
        (PORT d[2] (2392:2392:2392) (2409:2409:2409))
        (PORT d[3] (2697:2697:2697) (2716:2716:2716))
        (PORT d[4] (2142:2142:2142) (2172:2172:2172))
        (PORT d[5] (2043:2043:2043) (2105:2105:2105))
        (PORT d[6] (2605:2605:2605) (2614:2614:2614))
        (PORT d[7] (3375:3375:3375) (3513:3513:3513))
        (PORT d[8] (3239:3239:3239) (3500:3500:3500))
        (PORT d[9] (2366:2366:2366) (2372:2372:2372))
        (PORT d[10] (3388:3388:3388) (3561:3561:3561))
        (PORT d[11] (2769:2769:2769) (2794:2794:2794))
        (PORT d[12] (2786:2786:2786) (2789:2789:2789))
        (PORT clk (3280:3280:3280) (3352:3352:3352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2283:2283:2283))
        (PORT clk (3280:3280:3280) (3352:3352:3352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3356:3356:3356))
        (PORT d[0] (3012:3012:3012) (2914:2914:2914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3285:3285:3285) (3357:3357:3357))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3285:3285:3285) (3357:3357:3357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3285:3285:3285) (3357:3357:3357))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3285:3285:3285) (3357:3357:3357))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3574:3574:3574))
        (PORT d[1] (2623:2623:2623) (2664:2664:2664))
        (PORT d[2] (5162:5162:5162) (5192:5192:5192))
        (PORT d[3] (1533:1533:1533) (1581:1581:1581))
        (PORT d[4] (4301:4301:4301) (4269:4269:4269))
        (PORT d[5] (2325:2325:2325) (2367:2367:2367))
        (PORT d[6] (1817:1817:1817) (1849:1849:1849))
        (PORT d[7] (1403:1403:1403) (1413:1413:1413))
        (PORT d[8] (3203:3203:3203) (3234:3234:3234))
        (PORT d[9] (1677:1677:1677) (1688:1688:1688))
        (PORT d[10] (1552:1552:1552) (1600:1600:1600))
        (PORT d[11] (1878:1878:1878) (1921:1921:1921))
        (PORT d[12] (2539:2539:2539) (2580:2580:2580))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (4329:4329:4329) (4173:4173:4173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3196:3196:3196) (3389:3389:3389))
        (PORT clk (3297:3297:3297) (3352:3352:3352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2789:2789:2789))
        (PORT d[1] (3744:3744:3744) (3884:3884:3884))
        (PORT d[2] (3778:3778:3778) (3988:3988:3988))
        (PORT d[3] (4009:4009:4009) (4118:4118:4118))
        (PORT d[4] (3050:3050:3050) (3261:3261:3261))
        (PORT d[5] (3397:3397:3397) (3400:3400:3400))
        (PORT d[6] (3273:3273:3273) (3351:3351:3351))
        (PORT d[7] (3583:3583:3583) (3706:3706:3706))
        (PORT d[8] (3590:3590:3590) (3791:3791:3791))
        (PORT d[9] (3268:3268:3268) (3369:3369:3369))
        (PORT d[10] (3644:3644:3644) (3757:3757:3757))
        (PORT d[11] (3823:3823:3823) (4043:4043:4043))
        (PORT d[12] (3481:3481:3481) (3707:3707:3707))
        (PORT clk (3293:3293:3293) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3345:3345:3345))
        (PORT clk (3293:3293:3293) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3297:3297:3297) (3352:3352:3352))
        (PORT d[0] (3989:3989:3989) (4002:4002:4002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3353:3353:3353))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3353:3353:3353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3353:3353:3353))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3353:3353:3353))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5661:5661:5661) (5768:5768:5768))
        (PORT d[1] (4235:4235:4235) (4334:4334:4334))
        (PORT d[2] (5783:5783:5783) (5793:5793:5793))
        (PORT d[3] (4442:4442:4442) (4663:4663:4663))
        (PORT d[4] (5060:5060:5060) (5035:5035:5035))
        (PORT d[5] (7444:7444:7444) (7419:7419:7419))
        (PORT d[6] (5270:5270:5270) (5491:5491:5491))
        (PORT d[7] (4387:4387:4387) (4515:4515:4515))
        (PORT d[8] (5101:5101:5101) (5182:5182:5182))
        (PORT d[9] (3927:3927:3927) (4032:4032:4032))
        (PORT d[10] (6277:6277:6277) (6517:6517:6517))
        (PORT d[11] (5323:5323:5323) (5241:5241:5241))
        (PORT d[12] (7666:7666:7666) (7646:7646:7646))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (3049:3049:3049) (3038:3038:3038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1108:1108:1108))
        (PORT datab (2883:2883:2883) (2866:2866:2866))
        (PORT datac (2839:2839:2839) (2851:2851:2851))
        (PORT datad (2224:2224:2224) (2206:2206:2206))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2476:2476:2476))
        (PORT clk (3394:3394:3394) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3476:3476:3476))
        (PORT d[1] (2683:2683:2683) (2810:2810:2810))
        (PORT d[2] (3115:3115:3115) (3130:3130:3130))
        (PORT d[3] (3651:3651:3651) (3669:3669:3669))
        (PORT d[4] (3194:3194:3194) (3221:3221:3221))
        (PORT d[5] (2216:2216:2216) (2313:2313:2313))
        (PORT d[6] (3702:3702:3702) (3714:3714:3714))
        (PORT d[7] (3184:3184:3184) (3301:3301:3301))
        (PORT d[8] (3071:3071:3071) (3282:3282:3282))
        (PORT d[9] (2905:2905:2905) (2965:2965:2965))
        (PORT d[10] (3592:3592:3592) (3598:3598:3598))
        (PORT d[11] (3983:3983:3983) (3998:3998:3998))
        (PORT d[12] (3967:3967:3967) (4211:4211:4211))
        (PORT clk (3390:3390:3390) (3481:3481:3481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2449:2449:2449))
        (PORT clk (3390:3390:3390) (3481:3481:3481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3394:3394:3394) (3485:3485:3485))
        (PORT d[0] (3914:3914:3914) (3972:3972:3972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3395:3395:3395) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3395:3395:3395) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3395:3395:3395) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3395:3395:3395) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5693:5693:5693) (5842:5842:5842))
        (PORT d[1] (3434:3434:3434) (3413:3413:3413))
        (PORT d[2] (3600:3600:3600) (3536:3536:3536))
        (PORT d[3] (3799:3799:3799) (4042:4042:4042))
        (PORT d[4] (3506:3506:3506) (3449:3449:3449))
        (PORT d[5] (6248:6248:6248) (6331:6331:6331))
        (PORT d[6] (4359:4359:4359) (4513:4513:4513))
        (PORT d[7] (3187:3187:3187) (3298:3298:3298))
        (PORT d[8] (6101:6101:6101) (6231:6231:6231))
        (PORT d[9] (5085:5085:5085) (5247:5247:5247))
        (PORT d[10] (6300:6300:6300) (6618:6618:6618))
        (PORT d[11] (3534:3534:3534) (3484:3484:3484))
        (PORT d[12] (6977:6977:6977) (7074:7074:7074))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2473:2473:2473))
        (PORT d[0] (3398:3398:3398) (3266:3266:3266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3550:3550:3550) (3606:3606:3606))
        (PORT datab (2880:2880:2880) (2862:2862:2862))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2014:2014:2014) (1990:1990:1990))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[5\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (631:631:631))
        (PORT datab (609:609:609) (602:602:602))
        (PORT datac (939:939:939) (901:901:901))
        (PORT datad (3116:3116:3116) (3214:3214:3214))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2691:2691:2691) (2678:2678:2678))
        (PORT datac (2145:2145:2145) (2109:2109:2109))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4559:4559:4559) (4530:4530:4530))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (623:623:623) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2718:2718:2718))
        (PORT asdata (4293:4293:4293) (4654:4654:4654))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (258:258:258) (339:339:339))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3470:3470:3470))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1187:1187:1187) (1200:1200:1200))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3470:3470:3470))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1187:1187:1187) (1200:1200:1200))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2684:2684:2684))
        (PORT clk (3827:3827:3827) (3958:3958:3958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4087:4087:4087) (4245:4245:4245))
        (PORT d[1] (3556:3556:3556) (3775:3775:3775))
        (PORT d[2] (3860:3860:3860) (4037:4037:4037))
        (PORT d[3] (4557:4557:4557) (4721:4721:4721))
        (PORT d[4] (2954:2954:2954) (3187:3187:3187))
        (PORT d[5] (2766:2766:2766) (2937:2937:2937))
        (PORT d[6] (3408:3408:3408) (3591:3591:3591))
        (PORT d[7] (3622:3622:3622) (3789:3789:3789))
        (PORT d[8] (3968:3968:3968) (4232:4232:4232))
        (PORT d[9] (4237:4237:4237) (4374:4374:4374))
        (PORT d[10] (3543:3543:3543) (3730:3730:3730))
        (PORT d[11] (3511:3511:3511) (3721:3721:3721))
        (PORT d[12] (4208:4208:4208) (4467:4467:4467))
        (PORT clk (3823:3823:3823) (3954:3954:3954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3314:3314:3314))
        (PORT clk (3823:3823:3823) (3954:3954:3954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3827:3827:3827) (3958:3958:3958))
        (PORT d[0] (3990:3990:3990) (3945:3945:3945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3828:3828:3828) (3959:3959:3959))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3828:3828:3828) (3959:3959:3959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3828:3828:3828) (3959:3959:3959))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3828:3828:3828) (3959:3959:3959))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7297:7297:7297) (7373:7373:7373))
        (PORT d[1] (5422:5422:5422) (5572:5572:5572))
        (PORT d[2] (5602:5602:5602) (5714:5714:5714))
        (PORT d[3] (4557:4557:4557) (4816:4816:4816))
        (PORT d[4] (6744:6744:6744) (6774:6774:6774))
        (PORT d[5] (7052:7052:7052) (7180:7180:7180))
        (PORT d[6] (4544:4544:4544) (4737:4737:4737))
        (PORT d[7] (6461:6461:6461) (6544:6544:6544))
        (PORT d[8] (7321:7321:7321) (7212:7212:7212))
        (PORT d[9] (6387:6387:6387) (6467:6467:6467))
        (PORT d[10] (5533:5533:5533) (5654:5654:5654))
        (PORT d[11] (6145:6145:6145) (6165:6165:6165))
        (PORT d[12] (7518:7518:7518) (7406:7406:7406))
        (PORT clk (2465:2465:2465) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2450:2450:2450))
        (PORT d[0] (4170:4170:4170) (4297:4297:4297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2255:2255:2255))
        (PORT clk (3709:3709:3709) (3824:3824:3824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4293:4293:4293))
        (PORT d[1] (3512:3512:3512) (3692:3692:3692))
        (PORT d[2] (3488:3488:3488) (3677:3677:3677))
        (PORT d[3] (4232:4232:4232) (4401:4401:4401))
        (PORT d[4] (3303:3303:3303) (3532:3532:3532))
        (PORT d[5] (3104:3104:3104) (3270:3270:3270))
        (PORT d[6] (3744:3744:3744) (3926:3926:3926))
        (PORT d[7] (4035:4035:4035) (4194:4194:4194))
        (PORT d[8] (3349:3349:3349) (3621:3621:3621))
        (PORT d[9] (4206:4206:4206) (4339:4339:4339))
        (PORT d[10] (3339:3339:3339) (3480:3480:3480))
        (PORT d[11] (3503:3503:3503) (3712:3712:3712))
        (PORT d[12] (3513:3513:3513) (3739:3739:3739))
        (PORT clk (3705:3705:3705) (3820:3820:3820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2730:2730:2730))
        (PORT clk (3705:3705:3705) (3820:3820:3820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3824:3824:3824))
        (PORT d[0] (3356:3356:3356) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3825:3825:3825))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3825:3825:3825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3825:3825:3825))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3825:3825:3825))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6667:6667:6667) (6765:6765:6765))
        (PORT d[1] (6245:6245:6245) (6296:6296:6296))
        (PORT d[2] (5893:5893:5893) (5975:5975:5975))
        (PORT d[3] (4514:4514:4514) (4764:4764:4764))
        (PORT d[4] (6374:6374:6374) (6401:6401:6401))
        (PORT d[5] (7384:7384:7384) (7509:7509:7509))
        (PORT d[6] (4854:4854:4854) (5039:5039:5039))
        (PORT d[7] (5700:5700:5700) (5743:5743:5743))
        (PORT d[8] (6960:6960:6960) (6852:6852:6852))
        (PORT d[9] (6031:6031:6031) (6115:6115:6115))
        (PORT d[10] (6014:6014:6014) (6081:6081:6081))
        (PORT d[11] (5784:5784:5784) (5805:5805:5805))
        (PORT d[12] (7169:7169:7169) (7059:7059:7059))
        (PORT clk (2440:2440:2440) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2424:2424:2424))
        (PORT d[0] (3551:3551:3551) (3547:3547:3547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2950:2950:2950))
        (PORT clk (3836:3836:3836) (3985:3985:3985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (3961:3961:3961))
        (PORT d[1] (3198:3198:3198) (3426:3426:3426))
        (PORT d[2] (3557:3557:3557) (3786:3786:3786))
        (PORT d[3] (3918:3918:3918) (4132:4132:4132))
        (PORT d[4] (2973:2973:2973) (3203:3203:3203))
        (PORT d[5] (4558:4558:4558) (4663:4663:4663))
        (PORT d[6] (3735:3735:3735) (3911:3911:3911))
        (PORT d[7] (3722:3722:3722) (3898:3898:3898))
        (PORT d[8] (3692:3692:3692) (3994:3994:3994))
        (PORT d[9] (4238:4238:4238) (4371:4371:4371))
        (PORT d[10] (4191:4191:4191) (4356:4356:4356))
        (PORT d[11] (3837:3837:3837) (4079:4079:4079))
        (PORT d[12] (3877:3877:3877) (4142:4142:4142))
        (PORT clk (3832:3832:3832) (3981:3981:3981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (3059:3059:3059))
        (PORT clk (3832:3832:3832) (3981:3981:3981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3836:3836:3836) (3985:3985:3985))
        (PORT d[0] (3613:3613:3613) (3692:3692:3692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3837:3837:3837) (3986:3986:3986))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3837:3837:3837) (3986:3986:3986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3837:3837:3837) (3986:3986:3986))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3837:3837:3837) (3986:3986:3986))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7363:7363:7363) (7454:7454:7454))
        (PORT d[1] (5003:5003:5003) (5158:5158:5158))
        (PORT d[2] (5271:5271:5271) (5389:5389:5389))
        (PORT d[3] (4915:4915:4915) (5171:5171:5171))
        (PORT d[4] (7095:7095:7095) (7121:7121:7121))
        (PORT d[5] (7047:7047:7047) (7171:7171:7171))
        (PORT d[6] (4523:4523:4523) (4714:4714:4714))
        (PORT d[7] (6441:6441:6441) (6523:6523:6523))
        (PORT d[8] (7364:7364:7364) (7262:7262:7262))
        (PORT d[9] (4708:4708:4708) (4868:4868:4868))
        (PORT d[10] (5185:5185:5185) (5309:5309:5309))
        (PORT d[11] (6142:6142:6142) (6164:6164:6164))
        (PORT d[12] (7881:7881:7881) (7765:7765:7765))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (PORT d[0] (2246:2246:2246) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2011:2011:2011) (2065:2065:2065))
        (PORT datab (2039:2039:2039) (2064:2064:2064))
        (PORT datac (2595:2595:2595) (2599:2599:2599))
        (PORT datad (2890:2890:2890) (3000:3000:3000))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2621:2621:2621))
        (PORT clk (3717:3717:3717) (3832:3832:3832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4442:4442:4442) (4594:4594:4594))
        (PORT d[1] (3518:3518:3518) (3698:3698:3698))
        (PORT d[2] (3494:3494:3494) (3684:3684:3684))
        (PORT d[3] (4541:4541:4541) (4704:4704:4704))
        (PORT d[4] (3015:3015:3015) (3253:3253:3253))
        (PORT d[5] (2806:2806:2806) (2981:2981:2981))
        (PORT d[6] (3427:3427:3427) (3612:3612:3612))
        (PORT d[7] (3695:3695:3695) (3861:3861:3861))
        (PORT d[8] (3955:3955:3955) (4215:4215:4215))
        (PORT d[9] (4198:4198:4198) (4334:4334:4334))
        (PORT d[10] (3580:3580:3580) (3770:3770:3770))
        (PORT d[11] (3504:3504:3504) (3713:3713:3713))
        (PORT d[12] (3144:3144:3144) (3379:3379:3379))
        (PORT clk (3713:3713:3713) (3828:3828:3828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2571:2571:2571))
        (PORT clk (3713:3713:3713) (3828:3828:3828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3832:3832:3832))
        (PORT d[0] (2861:2861:2861) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3833:3833:3833))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3833:3833:3833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3833:3833:3833))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3833:3833:3833))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7030:7030:7030) (7127:7127:7127))
        (PORT d[1] (6264:6264:6264) (6302:6302:6302))
        (PORT d[2] (5927:5927:5927) (6012:6012:6012))
        (PORT d[3] (4542:4542:4542) (4791:4791:4791))
        (PORT d[4] (6708:6708:6708) (6735:6735:6735))
        (PORT d[5] (3535:3535:3535) (3760:3760:3760))
        (PORT d[6] (4540:4540:4540) (4734:4734:4734))
        (PORT d[7] (5053:5053:5053) (5122:5122:5122))
        (PORT d[8] (6985:6985:6985) (6881:6881:6881))
        (PORT d[9] (5026:5026:5026) (5181:5181:5181))
        (PORT d[10] (5612:5612:5612) (5741:5741:5741))
        (PORT d[11] (5749:5749:5749) (5768:5768:5768))
        (PORT d[12] (7497:7497:7497) (7382:7382:7382))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d[0] (4047:4047:4047) (4187:4187:4187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2663:2663:2663) (2574:2574:2574))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1834:1834:1834) (1802:1802:1802))
        (PORT datad (2005:2005:2005) (2020:2020:2020))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2139:2139:2139))
        (PORT clk (3390:3390:3390) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2937:2937:2937))
        (PORT d[1] (2492:2492:2492) (2658:2658:2658))
        (PORT d[2] (3011:3011:3011) (3157:3157:3157))
        (PORT d[3] (3809:3809:3809) (3976:3976:3976))
        (PORT d[4] (2433:2433:2433) (2604:2604:2604))
        (PORT d[5] (2383:2383:2383) (2521:2521:2521))
        (PORT d[6] (3401:3401:3401) (3531:3531:3531))
        (PORT d[7] (4104:4104:4104) (4304:4304:4304))
        (PORT d[8] (3933:3933:3933) (4191:4191:4191))
        (PORT d[9] (4725:4725:4725) (4815:4815:4815))
        (PORT d[10] (3154:3154:3154) (3361:3361:3361))
        (PORT d[11] (3681:3681:3681) (3831:3831:3831))
        (PORT d[12] (3424:3424:3424) (3596:3596:3596))
        (PORT clk (3386:3386:3386) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3195:3195:3195))
        (PORT clk (3386:3386:3386) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3480:3480:3480))
        (PORT d[0] (3829:3829:3829) (3797:3797:3797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3481:3481:3481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7257:7257:7257) (7316:7316:7316))
        (PORT d[1] (5452:5452:5452) (5555:5555:5555))
        (PORT d[2] (5883:5883:5883) (5914:5914:5914))
        (PORT d[3] (5676:5676:5676) (5961:5961:5961))
        (PORT d[4] (6114:6114:6114) (6033:6033:6033))
        (PORT d[5] (6320:6320:6320) (6412:6412:6412))
        (PORT d[6] (5209:5209:5209) (5339:5339:5339))
        (PORT d[7] (5134:5134:5134) (5303:5303:5303))
        (PORT d[8] (6111:6111:6111) (6048:6048:6048))
        (PORT d[9] (5246:5246:5246) (5282:5282:5282))
        (PORT d[10] (5690:5690:5690) (5729:5729:5729))
        (PORT d[11] (5717:5717:5717) (5720:5720:5720))
        (PORT d[12] (6123:6123:6123) (6085:6085:6085))
        (PORT clk (2475:2475:2475) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (PORT d[0] (3987:3987:3987) (4130:4130:4130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (3093:3093:3093))
        (PORT clk (3113:3113:3113) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2790:2790:2790))
        (PORT d[1] (3078:3078:3078) (3200:3200:3200))
        (PORT d[2] (2456:2456:2456) (2479:2479:2479))
        (PORT d[3] (2958:2958:2958) (2974:2974:2974))
        (PORT d[4] (2528:2528:2528) (2564:2564:2564))
        (PORT d[5] (2542:2542:2542) (2590:2590:2590))
        (PORT d[6] (2922:2922:2922) (2933:2933:2933))
        (PORT d[7] (3741:3741:3741) (3915:3915:3915))
        (PORT d[8] (2757:2757:2757) (2976:2976:2976))
        (PORT d[9] (2758:2758:2758) (2753:2753:2753))
        (PORT d[10] (2900:2900:2900) (2908:2908:2908))
        (PORT d[11] (3256:3256:3256) (3273:3273:3273))
        (PORT d[12] (3557:3557:3557) (3799:3799:3799))
        (PORT clk (3109:3109:3109) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (2993:2993:2993))
        (PORT clk (3109:3109:3109) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3196:3196:3196))
        (PORT d[0] (3402:3402:3402) (3334:3334:3334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3114:3114:3114) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3114:3114:3114) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3114:3114:3114) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3114:3114:3114) (3197:3197:3197))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4517:4517:4517) (4557:4557:4557))
        (PORT d[1] (3834:3834:3834) (3823:3823:3823))
        (PORT d[2] (2949:2949:2949) (2884:2884:2884))
        (PORT d[3] (4102:4102:4102) (4339:4339:4339))
        (PORT d[4] (3982:3982:3982) (3922:3922:3922))
        (PORT d[5] (7652:7652:7652) (7709:7709:7709))
        (PORT d[6] (5055:5055:5055) (5216:5216:5216))
        (PORT d[7] (2877:2877:2877) (2960:2960:2960))
        (PORT d[8] (6858:6858:6858) (6985:6985:6985))
        (PORT d[9] (2777:2777:2777) (2774:2774:2774))
        (PORT d[10] (7039:7039:7039) (7359:7359:7359))
        (PORT d[11] (3943:3943:3943) (3908:3908:3908))
        (PORT d[12] (7708:7708:7708) (7813:7813:7813))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT d[0] (2794:2794:2794) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2563:2563:2563))
        (PORT clk (3448:3448:3448) (3557:3557:3557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3856:3856:3856))
        (PORT d[1] (2810:2810:2810) (3002:3002:3002))
        (PORT d[2] (3401:3401:3401) (3593:3593:3593))
        (PORT d[3] (3528:3528:3528) (3699:3699:3699))
        (PORT d[4] (3173:3173:3173) (3377:3377:3377))
        (PORT d[5] (2305:2305:2305) (2426:2426:2426))
        (PORT d[6] (3729:3729:3729) (3902:3902:3902))
        (PORT d[7] (3423:3423:3423) (3608:3608:3608))
        (PORT d[8] (3687:3687:3687) (3995:3995:3995))
        (PORT d[9] (4297:4297:4297) (4387:4387:4387))
        (PORT d[10] (3543:3543:3543) (3783:3783:3783))
        (PORT d[11] (4031:4031:4031) (4210:4210:4210))
        (PORT d[12] (4593:4593:4593) (4845:4845:4845))
        (PORT clk (3444:3444:3444) (3553:3553:3553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3042:3042:3042))
        (PORT clk (3444:3444:3444) (3553:3553:3553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3448:3448:3448) (3557:3557:3557))
        (PORT d[0] (3712:3712:3712) (3706:3706:3706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3449:3449:3449) (3558:3558:3558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3449:3449:3449) (3558:3558:3558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3449:3449:3449) (3558:3558:3558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3449:3449:3449) (3558:3558:3558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6383:6383:6383) (6495:6495:6495))
        (PORT d[1] (4723:4723:4723) (4824:4824:4824))
        (PORT d[2] (5228:5228:5228) (5261:5261:5261))
        (PORT d[3] (5015:5015:5015) (5314:5314:5314))
        (PORT d[4] (5415:5415:5415) (5344:5344:5344))
        (PORT d[5] (7798:7798:7798) (7917:7917:7917))
        (PORT d[6] (5275:5275:5275) (5455:5455:5455))
        (PORT d[7] (4779:4779:4779) (4952:4952:4952))
        (PORT d[8] (6797:6797:6797) (6725:6725:6725))
        (PORT d[9] (5952:5952:5952) (6042:6042:6042))
        (PORT d[10] (6364:6364:6364) (6394:6394:6394))
        (PORT d[11] (5057:5057:5057) (5062:5062:5062))
        (PORT d[12] (8536:8536:8536) (8674:8674:8674))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2489:2489:2489))
        (PORT d[0] (2283:2283:2283) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2847:2847:2847) (2921:2921:2921))
        (PORT datab (2379:2379:2379) (2388:2388:2388))
        (PORT datac (1159:1159:1159) (1096:1096:1096))
        (PORT datad (2415:2415:2415) (2450:2450:2450))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2119:2119:2119))
        (PORT clk (3270:3270:3270) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (3107:3107:3107))
        (PORT d[1] (2751:2751:2751) (2902:2902:2902))
        (PORT d[2] (3066:3066:3066) (3065:3065:3065))
        (PORT d[3] (2417:2417:2417) (2437:2437:2437))
        (PORT d[4] (2123:2123:2123) (2149:2149:2149))
        (PORT d[5] (2302:2302:2302) (2439:2439:2439))
        (PORT d[6] (2603:2603:2603) (2612:2612:2612))
        (PORT d[7] (3428:3428:3428) (3571:3571:3571))
        (PORT d[8] (3609:3609:3609) (3865:3865:3865))
        (PORT d[9] (2361:2361:2361) (2372:2372:2372))
        (PORT d[10] (3043:3043:3043) (3225:3225:3225))
        (PORT d[11] (2411:2411:2411) (2440:2440:2440))
        (PORT d[12] (3050:3050:3050) (3231:3231:3231))
        (PORT clk (3266:3266:3266) (3317:3317:3317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2166:2166:2166))
        (PORT clk (3266:3266:3266) (3317:3317:3317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3270:3270:3270) (3321:3321:3321))
        (PORT d[0] (2946:2946:2946) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3271:3271:3271) (3322:3322:3322))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3271:3271:3271) (3322:3322:3322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3271:3271:3271) (3322:3322:3322))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3271:3271:3271) (3322:3322:3322))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3199:3199:3199))
        (PORT d[1] (1526:1526:1526) (1573:1573:1573))
        (PORT d[2] (2934:2934:2934) (2974:2974:2974))
        (PORT d[3] (1144:1144:1144) (1187:1187:1187))
        (PORT d[4] (4654:4654:4654) (4617:4617:4617))
        (PORT d[5] (2701:2701:2701) (2735:2735:2735))
        (PORT d[6] (1819:1819:1819) (1845:1845:1845))
        (PORT d[7] (1378:1378:1378) (1385:1385:1385))
        (PORT d[8] (3183:3183:3183) (3211:3211:3211))
        (PORT d[9] (2959:2959:2959) (2910:2910:2910))
        (PORT d[10] (1188:1188:1188) (1240:1240:1240))
        (PORT d[11] (1194:1194:1194) (1249:1249:1249))
        (PORT d[12] (2206:2206:2206) (2255:2255:2255))
        (PORT clk (2507:2507:2507) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2501:2501:2501))
        (PORT d[0] (4260:4260:4260) (4428:4428:4428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1824:1824:1824) (1875:1875:1875))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1049:1049:1049) (1052:1052:1052))
        (PORT datad (2416:2416:2416) (2451:2451:2451))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1411:1411:1411))
        (PORT datab (3742:3742:3742) (3658:3658:3658))
        (PORT datac (696:696:696) (685:685:685))
        (PORT datad (4131:4131:4131) (4011:4011:4011))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (3152:3152:3152))
        (PORT clk (3388:3388:3388) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3179:3179:3179))
        (PORT d[1] (2384:2384:2384) (2511:2511:2511))
        (PORT d[2] (3170:3170:3170) (3178:3178:3178))
        (PORT d[3] (3658:3658:3658) (3674:3674:3674))
        (PORT d[4] (3233:3233:3233) (3257:3257:3257))
        (PORT d[5] (2508:2508:2508) (2546:2546:2546))
        (PORT d[6] (3671:3671:3671) (3677:3677:3677))
        (PORT d[7] (3526:3526:3526) (3631:3631:3631))
        (PORT d[8] (3513:3513:3513) (3776:3776:3776))
        (PORT d[9] (2887:2887:2887) (2952:2952:2952))
        (PORT d[10] (3315:3315:3315) (3330:3330:3330))
        (PORT d[11] (3982:3982:3982) (3998:3998:3998))
        (PORT d[12] (3897:3897:3897) (4139:4139:4139))
        (PORT clk (3384:3384:3384) (3474:3474:3474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3102:3102:3102))
        (PORT clk (3384:3384:3384) (3474:3474:3474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3478:3478:3478))
        (PORT d[0] (3592:3592:3592) (3668:3668:3668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3389:3389:3389) (3479:3479:3479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3389:3389:3389) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3389:3389:3389) (3479:3479:3479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3389:3389:3389) (3479:3479:3479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5728:5728:5728) (5879:5879:5879))
        (PORT d[1] (3094:3094:3094) (3090:3090:3090))
        (PORT d[2] (3305:3305:3305) (3249:3249:3249))
        (PORT d[3] (3745:3745:3745) (3985:3985:3985))
        (PORT d[4] (3256:3256:3256) (3207:3207:3207))
        (PORT d[5] (6248:6248:6248) (6335:6335:6335))
        (PORT d[6] (4696:4696:4696) (4856:4856:4856))
        (PORT d[7] (3278:3278:3278) (3396:3396:3396))
        (PORT d[8] (6125:6125:6125) (6249:6249:6249))
        (PORT d[9] (5105:5105:5105) (5268:5268:5268))
        (PORT d[10] (6640:6640:6640) (6956:6956:6956))
        (PORT d[11] (4143:4143:4143) (4078:4078:4078))
        (PORT d[12] (7267:7267:7267) (7353:7353:7353))
        (PORT clk (2499:2499:2499) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2495:2495:2495))
        (PORT d[0] (2704:2704:2704) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2891:2891:2891))
        (PORT clk (3701:3701:3701) (3794:3794:3794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4008:4008:4008) (4135:4135:4135))
        (PORT d[1] (2827:2827:2827) (2953:2953:2953))
        (PORT d[2] (3810:3810:3810) (3819:3819:3819))
        (PORT d[3] (3832:3832:3832) (4022:4022:4022))
        (PORT d[4] (3775:3775:3775) (3784:3784:3784))
        (PORT d[5] (2445:2445:2445) (2505:2505:2505))
        (PORT d[6] (4010:4010:4010) (4203:4203:4203))
        (PORT d[7] (3422:3422:3422) (3603:3603:3603))
        (PORT d[8] (3620:3620:3620) (3881:3881:3881))
        (PORT d[9] (3829:3829:3829) (3826:3826:3826))
        (PORT d[10] (3512:3512:3512) (3723:3723:3723))
        (PORT d[11] (4270:4270:4270) (4299:4299:4299))
        (PORT d[12] (3770:3770:3770) (3978:3978:3978))
        (PORT clk (3697:3697:3697) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3083:3083:3083))
        (PORT clk (3697:3697:3697) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3701:3701:3701) (3794:3794:3794))
        (PORT d[0] (3466:3466:3466) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3795:3795:3795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5281:5281:5281) (5384:5384:5384))
        (PORT d[1] (2587:2587:2587) (2630:2630:2630))
        (PORT d[2] (4818:4818:4818) (4867:4867:4867))
        (PORT d[3] (4430:4430:4430) (4692:4692:4692))
        (PORT d[4] (3569:3569:3569) (3527:3527:3527))
        (PORT d[5] (7459:7459:7459) (7611:7611:7611))
        (PORT d[6] (2850:2850:2850) (2879:2879:2879))
        (PORT d[7] (3992:3992:3992) (4139:4139:4139))
        (PORT d[8] (6607:6607:6607) (6777:6777:6777))
        (PORT d[9] (5334:5334:5334) (5486:5486:5486))
        (PORT d[10] (4740:4740:4740) (4906:4906:4906))
        (PORT d[11] (2667:2667:2667) (2678:2678:2678))
        (PORT d[12] (6973:6973:6973) (7062:7062:7062))
        (PORT clk (2516:2516:2516) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2512:2512:2512))
        (PORT d[0] (2284:2284:2284) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (3116:3116:3116))
        (PORT clk (3024:3024:3024) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2187:2187:2187))
        (PORT d[1] (2778:2778:2778) (2913:2913:2913))
        (PORT d[2] (2768:2768:2768) (2762:2762:2762))
        (PORT d[3] (2186:2186:2186) (2217:2217:2217))
        (PORT d[4] (2190:2190:2190) (2215:2215:2215))
        (PORT d[5] (2030:2030:2030) (2069:2069:2069))
        (PORT d[6] (2500:2500:2500) (2502:2502:2502))
        (PORT d[7] (3376:3376:3376) (3553:3553:3553))
        (PORT d[8] (3061:3061:3061) (3266:3266:3266))
        (PORT d[9] (2413:2413:2413) (2412:2412:2412))
        (PORT d[10] (2572:2572:2572) (2583:2583:2583))
        (PORT d[11] (3241:3241:3241) (3254:3254:3254))
        (PORT d[12] (3157:3157:3157) (3149:3149:3149))
        (PORT clk (3020:3020:3020) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2374:2374:2374))
        (PORT clk (3020:3020:3020) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3103:3103:3103))
        (PORT d[0] (3081:3081:3081) (3004:3004:3004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4492:4492:4492) (4528:4528:4528))
        (PORT d[1] (4223:4223:4223) (4212:4212:4212))
        (PORT d[2] (2890:2890:2890) (2829:2829:2829))
        (PORT d[3] (4116:4116:4116) (4359:4359:4359))
        (PORT d[4] (2380:2380:2380) (2369:2369:2369))
        (PORT d[5] (1912:1912:1912) (2023:2023:2023))
        (PORT d[6] (4065:4065:4065) (4225:4225:4225))
        (PORT d[7] (2822:2822:2822) (2899:2899:2899))
        (PORT d[8] (6288:6288:6288) (6216:6216:6216))
        (PORT d[9] (5454:5454:5454) (5623:5623:5623))
        (PORT d[10] (7381:7381:7381) (7701:7701:7701))
        (PORT d[11] (4503:4503:4503) (4445:4445:4445))
        (PORT d[12] (8053:8053:8053) (8154:8154:8154))
        (PORT clk (2514:2514:2514) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2507:2507:2507))
        (PORT d[0] (2143:2143:2143) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2845:2845:2845) (2918:2918:2918))
        (PORT datab (2066:2066:2066) (2074:2074:2074))
        (PORT datac (1488:1488:1488) (1532:1532:1532))
        (PORT datad (2416:2416:2416) (2450:2450:2450))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2570:2570:2570))
        (PORT clk (3601:3601:3601) (3732:3732:3732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4542:4542:4542))
        (PORT d[1] (2854:2854:2854) (3051:3051:3051))
        (PORT d[2] (3188:3188:3188) (3389:3389:3389))
        (PORT d[3] (3880:3880:3880) (4091:4091:4091))
        (PORT d[4] (2833:2833:2833) (3036:3036:3036))
        (PORT d[5] (2039:2039:2039) (2173:2173:2173))
        (PORT d[6] (3380:3380:3380) (3556:3556:3556))
        (PORT d[7] (4086:4086:4086) (4301:4301:4301))
        (PORT d[8] (3520:3520:3520) (3767:3767:3767))
        (PORT d[9] (3583:3583:3583) (3680:3680:3680))
        (PORT d[10] (3533:3533:3533) (3781:3781:3781))
        (PORT d[11] (3760:3760:3760) (3947:3947:3947))
        (PORT d[12] (3908:3908:3908) (4177:4177:4177))
        (PORT clk (3597:3597:3597) (3728:3728:3728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3310:3310:3310))
        (PORT clk (3597:3597:3597) (3728:3728:3728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3601:3601:3601) (3732:3732:3732))
        (PORT d[0] (3916:3916:3916) (3941:3941:3941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3602:3602:3602) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3602:3602:3602) (3733:3733:3733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3602:3602:3602) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3602:3602:3602) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5670:5670:5670) (5786:5786:5786))
        (PORT d[1] (3928:3928:3928) (4025:4025:4025))
        (PORT d[2] (4844:4844:4844) (4873:4873:4873))
        (PORT d[3] (4319:4319:4319) (4622:4622:4622))
        (PORT d[4] (4656:4656:4656) (4591:4591:4591))
        (PORT d[5] (7100:7100:7100) (7224:7224:7224))
        (PORT d[6] (4871:4871:4871) (5052:5052:5052))
        (PORT d[7] (4039:4039:4039) (4213:4213:4213))
        (PORT d[8] (6728:6728:6728) (6959:6959:6959))
        (PORT d[9] (4786:4786:4786) (4877:4877:4877))
        (PORT d[10] (7087:7087:7087) (7114:7114:7114))
        (PORT d[11] (4365:4365:4365) (4376:4376:4376))
        (PORT d[12] (7808:7808:7808) (7941:7941:7941))
        (PORT clk (2515:2515:2515) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2501:2501:2501))
        (PORT d[0] (3957:3957:3957) (4009:4009:4009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1911:1911:1911))
        (PORT datab (2450:2450:2450) (2496:2496:2496))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1743:1743:1743) (1790:1790:1790))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2554:2554:2554))
        (PORT clk (3458:3458:3458) (3573:3573:3573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3113:3113:3113))
        (PORT d[1] (2691:2691:2691) (2869:2869:2869))
        (PORT d[2] (3079:3079:3079) (3092:3092:3092))
        (PORT d[3] (2700:2700:2700) (2715:2715:2715))
        (PORT d[4] (2791:2791:2791) (2805:2805:2805))
        (PORT d[5] (2342:2342:2342) (2481:2481:2481))
        (PORT d[6] (2617:2617:2617) (2631:2631:2631))
        (PORT d[7] (3016:3016:3016) (3158:3158:3158))
        (PORT d[8] (3538:3538:3538) (3791:3791:3791))
        (PORT d[9] (2802:2802:2802) (2809:2809:2809))
        (PORT d[10] (3095:3095:3095) (3275:3275:3275))
        (PORT d[11] (3133:3133:3133) (3158:3158:3158))
        (PORT d[12] (3508:3508:3508) (3728:3728:3728))
        (PORT clk (3454:3454:3454) (3569:3569:3569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2604:2604:2604))
        (PORT clk (3454:3454:3454) (3569:3569:3569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3458:3458:3458) (3573:3573:3573))
        (PORT d[0] (3221:3221:3221) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3574:3574:3574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3574:3574:3574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3574:3574:3574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3574:3574:3574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6399:6399:6399) (6499:6499:6499))
        (PORT d[1] (1529:1529:1529) (1572:1572:1572))
        (PORT d[2] (4814:4814:4814) (4835:4835:4835))
        (PORT d[3] (1918:1918:1918) (1961:1961:1961))
        (PORT d[4] (3951:3951:3951) (3921:3921:3921))
        (PORT d[5] (1770:1770:1770) (1824:1824:1824))
        (PORT d[6] (2193:2193:2193) (2223:2223:2223))
        (PORT d[7] (1792:1792:1792) (1801:1801:1801))
        (PORT d[8] (7652:7652:7652) (7816:7816:7816))
        (PORT d[9] (5690:5690:5690) (5836:5836:5836))
        (PORT d[10] (1869:1869:1869) (1917:1917:1917))
        (PORT d[11] (1861:1861:1861) (1909:1909:1909))
        (PORT d[12] (2895:2895:2895) (2938:2938:2938))
        (PORT clk (2529:2529:2529) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2523:2523:2523))
        (PORT d[0] (2478:2478:2478) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (2908:2908:2908))
        (PORT clk (3461:3461:3461) (3572:3572:3572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3484:3484:3484))
        (PORT d[1] (2870:2870:2870) (3030:3030:3030))
        (PORT d[2] (3778:3778:3778) (3972:3972:3972))
        (PORT d[3] (3528:3528:3528) (3707:3707:3707))
        (PORT d[4] (2762:2762:2762) (2932:2932:2932))
        (PORT d[5] (2027:2027:2027) (2168:2168:2168))
        (PORT d[6] (3714:3714:3714) (3886:3886:3886))
        (PORT d[7] (3414:3414:3414) (3599:3599:3599))
        (PORT d[8] (3629:3629:3629) (3932:3932:3932))
        (PORT d[9] (4319:4319:4319) (4412:4412:4412))
        (PORT d[10] (3576:3576:3576) (3782:3782:3782))
        (PORT d[11] (4019:4019:4019) (4160:4160:4160))
        (PORT d[12] (3140:3140:3140) (3325:3325:3325))
        (PORT clk (3457:3457:3457) (3568:3568:3568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2178:2178:2178))
        (PORT clk (3457:3457:3457) (3568:3568:3568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3461:3461:3461) (3572:3572:3572))
        (PORT d[0] (2815:2815:2815) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3573:3573:3573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3573:3573:3573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3573:3573:3573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3573:3573:3573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6717:6717:6717) (6808:6808:6808))
        (PORT d[1] (4671:4671:4671) (4774:4774:4774))
        (PORT d[2] (5519:5519:5519) (5550:5550:5550))
        (PORT d[3] (5339:5339:5339) (5631:5631:5631))
        (PORT d[4] (5400:5400:5400) (5329:5329:5329))
        (PORT d[5] (7805:7805:7805) (7925:7925:7925))
        (PORT d[6] (4808:4808:4808) (4941:4941:4941))
        (PORT d[7] (4783:4783:4783) (4954:4954:4954))
        (PORT d[8] (6463:6463:6463) (6398:6398:6398))
        (PORT d[9] (5947:5947:5947) (6034:6034:6034))
        (PORT d[10] (6044:6044:6044) (6081:6081:6081))
        (PORT d[11] (5083:5083:5083) (5089:5089:5089))
        (PORT d[12] (8859:8859:8859) (8993:8993:8993))
        (PORT clk (2494:2494:2494) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2482:2482:2482))
        (PORT d[0] (4603:4603:4603) (4608:4608:4608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2846:2846:2846) (2919:2919:2919))
        (PORT datab (2449:2449:2449) (2496:2496:2496))
        (PORT datac (1022:1022:1022) (1012:1012:1012))
        (PORT datad (1450:1450:1450) (1380:1380:1380))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2498:2498:2498))
        (PORT clk (3523:3523:3523) (3643:3643:3643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3077:3077:3077))
        (PORT d[1] (2733:2733:2733) (2907:2907:2907))
        (PORT d[2] (3461:3461:3461) (3476:3476:3476))
        (PORT d[3] (3018:3018:3018) (3097:3097:3097))
        (PORT d[4] (3133:3133:3133) (3144:3144:3144))
        (PORT d[5] (2085:2085:2085) (2149:2149:2149))
        (PORT d[6] (2962:2962:2962) (2972:2972:2972))
        (PORT d[7] (3056:3056:3056) (3200:3200:3200))
        (PORT d[8] (3662:3662:3662) (3928:3928:3928))
        (PORT d[9] (3124:3124:3124) (3139:3139:3139))
        (PORT d[10] (3486:3486:3486) (3668:3668:3668))
        (PORT d[11] (3511:3511:3511) (3540:3540:3540))
        (PORT d[12] (3792:3792:3792) (4004:4004:4004))
        (PORT clk (3519:3519:3519) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3301:3301:3301))
        (PORT clk (3519:3519:3519) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3643:3643:3643))
        (PORT d[0] (4010:4010:4010) (3935:3935:3935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3524:3524:3524) (3644:3644:3644))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3524:3524:3524) (3644:3644:3644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3524:3524:3524) (3644:3644:3644))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3524:3524:3524) (3644:3644:3644))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6044:6044:6044) (6152:6152:6152))
        (PORT d[1] (2189:2189:2189) (2232:2232:2232))
        (PORT d[2] (4828:4828:4828) (4856:4856:4856))
        (PORT d[3] (4287:4287:4287) (4587:4587:4587))
        (PORT d[4] (3561:3561:3561) (3527:3527:3527))
        (PORT d[5] (7457:7457:7457) (7624:7624:7624))
        (PORT d[6] (2883:2883:2883) (2913:2913:2913))
        (PORT d[7] (4312:4312:4312) (4458:4458:4458))
        (PORT d[8] (6568:6568:6568) (6739:6739:6739))
        (PORT d[9] (2770:2770:2770) (2765:2765:2765))
        (PORT d[10] (4409:4409:4409) (4546:4546:4546))
        (PORT d[11] (2253:2253:2253) (2312:2312:2312))
        (PORT d[12] (7342:7342:7342) (7431:7431:7431))
        (PORT clk (2535:2535:2535) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2527:2527:2527))
        (PORT d[0] (2346:2346:2346) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2896:2896:2896))
        (PORT clk (3654:3654:3654) (3753:3753:3753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4438:4438:4438))
        (PORT d[1] (3198:3198:3198) (3321:3321:3321))
        (PORT d[2] (3776:3776:3776) (3784:3784:3784))
        (PORT d[3] (3824:3824:3824) (4014:4014:4014))
        (PORT d[4] (3498:3498:3498) (3518:3518:3518))
        (PORT d[5] (2480:2480:2480) (2546:2546:2546))
        (PORT d[6] (3611:3611:3611) (3617:3617:3617))
        (PORT d[7] (3716:3716:3716) (3897:3897:3897))
        (PORT d[8] (3564:3564:3564) (3814:3814:3814))
        (PORT d[9] (3332:3332:3332) (3439:3439:3439))
        (PORT d[10] (3813:3813:3813) (4016:4016:4016))
        (PORT d[11] (4269:4269:4269) (4300:4300:4300))
        (PORT d[12] (3482:3482:3482) (3707:3707:3707))
        (PORT clk (3650:3650:3650) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3509:3509:3509))
        (PORT clk (3650:3650:3650) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3654:3654:3654) (3753:3753:3753))
        (PORT d[0] (4057:4057:4057) (4140:4140:4140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3754:3754:3754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5626:5626:5626) (5726:5726:5726))
        (PORT d[1] (2558:2558:2558) (2586:2586:2586))
        (PORT d[2] (5106:5106:5106) (5144:5144:5144))
        (PORT d[3] (4227:4227:4227) (4498:4498:4498))
        (PORT d[4] (3569:3569:3569) (3527:3527:3527))
        (PORT d[5] (7196:7196:7196) (7368:7368:7368))
        (PORT d[6] (2849:2849:2849) (2879:2879:2879))
        (PORT d[7] (4339:4339:4339) (4480:4480:4480))
        (PORT d[8] (6913:6913:6913) (7076:7076:7076))
        (PORT d[9] (5354:5354:5354) (5506:5506:5506))
        (PORT d[10] (4714:4714:4714) (4879:4879:4879))
        (PORT d[11] (2876:2876:2876) (2918:2918:2918))
        (PORT d[12] (7260:7260:7260) (7326:7326:7326))
        (PORT clk (2518:2518:2518) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2513:2513:2513))
        (PORT d[0] (2282:2282:2282) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2848:2848:2848) (2922:2922:2922))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1356:1356:1356) (1336:1336:1336))
        (PORT datad (1671:1671:1671) (1672:1672:1672))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[6\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (640:640:640))
        (PORT datab (1022:1022:1022) (1027:1027:1027))
        (PORT datac (1274:1274:1274) (1242:1242:1242))
        (PORT datad (4128:4128:4128) (4008:4008:4008))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2194:2194:2194) (2150:2150:2150))
        (PORT datad (1995:1995:1995) (2025:2025:2025))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (418:418:418))
        (PORT datac (4029:4029:4029) (4014:4014:4014))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (623:623:623) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4040:4040:4040) (4379:4379:4379))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2718:2718:2718))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3470:3470:3470))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1187:1187:1187) (1200:1200:1200))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3470:3470:3470))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1187:1187:1187) (1200:1200:1200))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2598:2598:2598))
        (PORT clk (3366:3366:3366) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2694:2694:2694))
        (PORT d[1] (3384:3384:3384) (3538:3538:3538))
        (PORT d[2] (3093:3093:3093) (3107:3107:3107))
        (PORT d[3] (2734:2734:2734) (2752:2752:2752))
        (PORT d[4] (2863:2863:2863) (2880:2880:2880))
        (PORT d[5] (1732:1732:1732) (1807:1807:1807))
        (PORT d[6] (2618:2618:2618) (2632:2632:2632))
        (PORT d[7] (3039:3039:3039) (3175:3175:3175))
        (PORT d[8] (3560:3560:3560) (3823:3823:3823))
        (PORT d[9] (2771:2771:2771) (2775:2775:2775))
        (PORT d[10] (3105:3105:3105) (3291:3291:3291))
        (PORT d[11] (3139:3139:3139) (3168:3168:3168))
        (PORT d[12] (3528:3528:3528) (3748:3748:3748))
        (PORT clk (3362:3362:3362) (3435:3435:3435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2542:2542:2542))
        (PORT clk (3362:3362:3362) (3435:3435:3435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3439:3439:3439))
        (PORT d[0] (3257:3257:3257) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3440:3440:3440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3440:3440:3440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3440:3440:3440))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3440:3440:3440))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (3911:3911:3911))
        (PORT d[1] (1837:1837:1837) (1879:1879:1879))
        (PORT d[2] (5526:5526:5526) (5574:5574:5574))
        (PORT d[3] (4627:4627:4627) (4922:4922:4922))
        (PORT d[4] (3910:3910:3910) (3873:3873:3873))
        (PORT d[5] (7799:7799:7799) (7956:7956:7956))
        (PORT d[6] (2167:2167:2167) (2196:2196:2196))
        (PORT d[7] (4998:4998:4998) (5139:5139:5139))
        (PORT d[8] (7646:7646:7646) (7809:7809:7809))
        (PORT d[9] (2407:2407:2407) (2407:2407:2407))
        (PORT d[10] (2231:2231:2231) (2276:2276:2276))
        (PORT d[11] (2223:2223:2223) (2262:2262:2262))
        (PORT d[12] (7698:7698:7698) (7779:7779:7779))
        (PORT clk (2531:2531:2531) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2524:2524:2524))
        (PORT d[0] (4007:4007:4007) (3857:3857:3857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3609:3609:3609))
        (PORT clk (3177:3177:3177) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3140:3140:3140))
        (PORT d[1] (3369:3369:3369) (3507:3507:3507))
        (PORT d[2] (3895:3895:3895) (4134:4134:4134))
        (PORT d[3] (3969:3969:3969) (4075:4075:4075))
        (PORT d[4] (3068:3068:3068) (3282:3282:3282))
        (PORT d[5] (3765:3765:3765) (3770:3770:3770))
        (PORT d[6] (3642:3642:3642) (3754:3754:3754))
        (PORT d[7] (3665:3665:3665) (3829:3829:3829))
        (PORT d[8] (3515:3515:3515) (3730:3730:3730))
        (PORT d[9] (4126:4126:4126) (4236:4236:4236))
        (PORT d[10] (3388:3388:3388) (3547:3547:3547))
        (PORT d[11] (4421:4421:4421) (4654:4654:4654))
        (PORT d[12] (3944:3944:3944) (4183:4183:4183))
        (PORT clk (3173:3173:3173) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (3024:3024:3024))
        (PORT clk (3173:3173:3173) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3218:3218:3218))
        (PORT d[0] (3521:3521:3521) (3590:3590:3590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3219:3219:3219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5592:5592:5592) (5687:5687:5687))
        (PORT d[1] (4608:4608:4608) (4704:4704:4704))
        (PORT d[2] (5380:5380:5380) (5391:5391:5391))
        (PORT d[3] (4031:4031:4031) (4244:4244:4244))
        (PORT d[4] (4289:4289:4289) (4252:4252:4252))
        (PORT d[5] (6764:6764:6764) (6739:6739:6739))
        (PORT d[6] (5207:5207:5207) (5418:5418:5418))
        (PORT d[7] (3975:3975:3975) (4098:4098:4098))
        (PORT d[8] (5437:5437:5437) (5538:5538:5538))
        (PORT d[9] (3552:3552:3552) (3653:3653:3653))
        (PORT d[10] (5852:5852:5852) (6088:6088:6088))
        (PORT d[11] (4949:4949:4949) (4866:4866:4866))
        (PORT d[12] (6994:6994:6994) (6986:6986:6986))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (3965:3965:3965) (3855:3855:3855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2764:2764:2764))
        (PORT clk (3142:3142:3142) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2540:2540:2540))
        (PORT d[1] (2359:2359:2359) (2485:2485:2485))
        (PORT d[2] (2766:2766:2766) (2755:2755:2755))
        (PORT d[3] (2939:2939:2939) (2959:2959:2959))
        (PORT d[4] (2533:2533:2533) (2559:2559:2559))
        (PORT d[5] (2766:2766:2766) (2808:2808:2808))
        (PORT d[6] (3273:3273:3273) (3277:3277:3277))
        (PORT d[7] (3707:3707:3707) (3879:3879:3879))
        (PORT d[8] (2763:2763:2763) (2979:2979:2979))
        (PORT d[9] (3252:3252:3252) (3314:3314:3314))
        (PORT d[10] (2944:2944:2944) (2956:2956:2956))
        (PORT d[11] (3601:3601:3601) (3616:3616:3616))
        (PORT d[12] (3544:3544:3544) (3785:3785:3785))
        (PORT clk (3138:3138:3138) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3049:3049:3049))
        (PORT clk (3138:3138:3138) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3225:3225:3225))
        (PORT d[0] (3395:3395:3395) (3324:3324:3324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3226:3226:3226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4854:4854:4854) (4890:4890:4890))
        (PORT d[1] (3734:3734:3734) (3702:3702:3702))
        (PORT d[2] (2962:2962:2962) (2911:2911:2911))
        (PORT d[3] (3784:3784:3784) (4033:4033:4033))
        (PORT d[4] (3981:3981:3981) (3921:3921:3921))
        (PORT d[5] (2250:2250:2250) (2356:2356:2356))
        (PORT d[6] (5024:5024:5024) (5182:5182:5182))
        (PORT d[7] (2883:2883:2883) (2969:2969:2969))
        (PORT d[8] (6851:6851:6851) (6977:6977:6977))
        (PORT d[9] (5087:5087:5087) (5256:5256:5256))
        (PORT d[10] (7012:7012:7012) (7331:7331:7331))
        (PORT d[11] (4142:4142:4142) (4092:4092:4092))
        (PORT d[12] (7676:7676:7676) (7773:7773:7773))
        (PORT clk (2518:2518:2518) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2510:2510:2510))
        (PORT d[0] (3216:3216:3216) (3084:3084:3084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2626:2626:2626) (2575:2575:2575))
        (PORT datab (2607:2607:2607) (2573:2573:2573))
        (PORT datac (2580:2580:2580) (2570:2570:2570))
        (PORT datad (1041:1041:1041) (1035:1035:1035))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (3108:3108:3108))
        (PORT clk (3314:3314:3314) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2858:2858:2858))
        (PORT d[1] (2695:2695:2695) (2823:2823:2823))
        (PORT d[2] (3105:3105:3105) (3095:3095:3095))
        (PORT d[3] (3662:3662:3662) (3679:3679:3679))
        (PORT d[4] (2895:2895:2895) (2927:2927:2927))
        (PORT d[5] (2438:2438:2438) (2487:2487:2487))
        (PORT d[6] (3648:3648:3648) (3653:3653:3653))
        (PORT d[7] (3503:3503:3503) (3615:3615:3615))
        (PORT d[8] (2823:2823:2823) (3037:3037:3037))
        (PORT d[9] (3097:3097:3097) (3088:3088:3088))
        (PORT d[10] (3307:3307:3307) (3320:3320:3320))
        (PORT d[11] (3962:3962:3962) (3976:3976:3976))
        (PORT d[12] (3605:3605:3605) (3854:3854:3854))
        (PORT clk (3310:3310:3310) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2430:2430:2430))
        (PORT clk (3310:3310:3310) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3314:3314:3314) (3396:3396:3396))
        (PORT d[0] (3102:3102:3102) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3397:3397:3397))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3397:3397:3397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3397:3397:3397))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3397:3397:3397))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (5851:5851:5851))
        (PORT d[1] (3427:3427:3427) (3402:3402:3402))
        (PORT d[2] (3610:3610:3610) (3541:3541:3541))
        (PORT d[3] (4407:4407:4407) (4628:4628:4628))
        (PORT d[4] (3836:3836:3836) (3766:3766:3766))
        (PORT d[5] (7256:7256:7256) (7316:7316:7316))
        (PORT d[6] (4721:4721:4721) (4884:4884:4884))
        (PORT d[7] (3239:3239:3239) (3352:3352:3352))
        (PORT d[8] (6448:6448:6448) (6573:6573:6573))
        (PORT d[9] (3144:3144:3144) (3136:3136:3136))
        (PORT d[10] (6659:6659:6659) (6974:6974:6974))
        (PORT d[11] (3595:3595:3595) (3564:3564:3564))
        (PORT d[12] (7291:7291:7291) (7381:7381:7381))
        (PORT clk (2502:2502:2502) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2498:2498:2498))
        (PORT d[0] (3084:3084:3084) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2625:2625:2625) (2575:2575:2575))
        (PORT datab (1158:1158:1158) (1096:1096:1096))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1381:1381:1381) (1370:1370:1370))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1567:1567:1567))
        (PORT clk (2997:2997:2997) (3061:3061:3061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2388:2388:2388))
        (PORT d[1] (1535:1535:1535) (1576:1576:1576))
        (PORT d[2] (1513:1513:1513) (1534:1534:1534))
        (PORT d[3] (1470:1470:1470) (1507:1507:1507))
        (PORT d[4] (1450:1450:1450) (1484:1484:1484))
        (PORT d[5] (1892:1892:1892) (1909:1909:1909))
        (PORT d[6] (2478:2478:2478) (2485:2485:2485))
        (PORT d[7] (1828:1828:1828) (1837:1837:1837))
        (PORT d[8] (3110:3110:3110) (3321:3321:3321))
        (PORT d[9] (1491:1491:1491) (1522:1522:1522))
        (PORT d[10] (1893:1893:1893) (1911:1911:1911))
        (PORT d[11] (2209:2209:2209) (2229:2229:2229))
        (PORT d[12] (1791:1791:1791) (1806:1806:1806))
        (PORT clk (2993:2993:2993) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (1964:1964:1964))
        (PORT clk (2993:2993:2993) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3061:3061:3061))
        (PORT d[0] (2346:2346:2346) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3062:3062:3062))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3062:3062:3062))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2998:2998:2998) (3062:3062:3062))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4453:4453:4453) (4448:4448:4448))
        (PORT d[1] (4894:4894:4894) (4876:4876:4876))
        (PORT d[2] (4068:4068:4068) (4052:4052:4052))
        (PORT d[3] (2832:2832:2832) (2863:2863:2863))
        (PORT d[4] (1690:1690:1690) (1685:1685:1685))
        (PORT d[5] (5908:5908:5908) (5953:5953:5953))
        (PORT d[6] (4009:4009:4009) (4138:4138:4138))
        (PORT d[7] (2809:2809:2809) (2884:2884:2884))
        (PORT d[8] (5909:5909:5909) (5835:5835:5835))
        (PORT d[9] (2026:2026:2026) (1993:1993:1993))
        (PORT d[10] (6046:6046:6046) (6157:6157:6157))
        (PORT d[11] (5175:5175:5175) (5118:5118:5118))
        (PORT d[12] (6017:6017:6017) (5948:5948:5948))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT d[0] (1703:1703:1703) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1254:1254:1254))
        (PORT clk (2944:2944:2944) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1319:1319:1319))
        (PORT d[1] (1181:1181:1181) (1229:1229:1229))
        (PORT d[2] (1427:1427:1427) (1442:1442:1442))
        (PORT d[3] (2493:2493:2493) (2506:2506:2506))
        (PORT d[4] (1147:1147:1147) (1192:1192:1192))
        (PORT d[5] (1536:1536:1536) (1562:1562:1562))
        (PORT d[6] (2814:2814:2814) (2815:2815:2815))
        (PORT d[7] (2171:2171:2171) (2176:2176:2176))
        (PORT d[8] (2893:2893:2893) (2911:2911:2911))
        (PORT d[9] (1762:1762:1762) (1769:1769:1769))
        (PORT d[10] (1814:1814:1814) (1823:1823:1823))
        (PORT d[11] (2185:2185:2185) (2199:2199:2199))
        (PORT d[12] (1797:1797:1797) (1811:1811:1811))
        (PORT clk (2940:2940:2940) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (1710:1710:1710))
        (PORT clk (2940:2940:2940) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2944:2944:2944) (2980:2980:2980))
        (PORT d[0] (2432:2432:2432) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2981:2981:2981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2945:2945:2945) (2981:2981:2981))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4471:4471:4471) (4467:4467:4467))
        (PORT d[1] (5330:5330:5330) (5309:5309:5309))
        (PORT d[2] (1393:1393:1393) (1389:1389:1389))
        (PORT d[3] (2482:2482:2482) (2518:2518:2518))
        (PORT d[4] (1340:1340:1340) (1340:1340:1340))
        (PORT d[5] (3677:3677:3677) (3616:3616:3616))
        (PORT d[6] (4021:4021:4021) (4151:4151:4151))
        (PORT d[7] (2797:2797:2797) (2834:2834:2834))
        (PORT d[8] (5591:5591:5591) (5520:5520:5520))
        (PORT d[9] (1667:1667:1667) (1667:1667:1667))
        (PORT d[10] (5730:5730:5730) (5850:5850:5850))
        (PORT d[11] (5568:5568:5568) (5518:5518:5518))
        (PORT d[12] (5673:5673:5673) (5610:5610:5610))
        (PORT clk (2485:2485:2485) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (PORT d[0] (1798:1798:1798) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1225:1225:1225))
        (PORT clk (2949:2949:2949) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1497:1497:1497))
        (PORT d[1] (1526:1526:1526) (1568:1568:1568))
        (PORT d[2] (2444:2444:2444) (2444:2444:2444))
        (PORT d[3] (1482:1482:1482) (1511:1511:1511))
        (PORT d[4] (1567:1567:1567) (1603:1603:1603))
        (PORT d[5] (1838:1838:1838) (1852:1852:1852))
        (PORT d[6] (2802:2802:2802) (2802:2802:2802))
        (PORT d[7] (1802:1802:1802) (1813:1813:1813))
        (PORT d[8] (2403:2403:2403) (2575:2575:2575))
        (PORT d[9] (1564:1564:1564) (1608:1608:1608))
        (PORT d[10] (1854:1854:1854) (1867:1867:1867))
        (PORT d[11] (2507:2507:2507) (2527:2527:2527))
        (PORT d[12] (2192:2192:2192) (2209:2209:2209))
        (PORT clk (2945:2945:2945) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (1738:1738:1738))
        (PORT clk (2945:2945:2945) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2949:2949:2949) (3010:3010:3010))
        (PORT d[0] (2438:2438:2438) (2369:2369:2369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3011:3011:3011))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3011:3011:3011))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (3011:3011:3011))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4452:4452:4452) (4447:4447:4447))
        (PORT d[1] (4923:4923:4923) (4906:4906:4906))
        (PORT d[2] (4069:4069:4069) (4052:4052:4052))
        (PORT d[3] (2845:2845:2845) (2877:2877:2877))
        (PORT d[4] (1675:1675:1675) (1668:1668:1668))
        (PORT d[5] (1684:1684:1684) (1667:1667:1667))
        (PORT d[6] (6032:6032:6032) (6181:6181:6181))
        (PORT d[7] (2829:2829:2829) (2870:2870:2870))
        (PORT d[8] (5603:5603:5603) (5532:5532:5532))
        (PORT d[9] (2036:2036:2036) (2038:2038:2038))
        (PORT d[10] (5762:5762:5762) (5886:5886:5886))
        (PORT d[11] (5559:5559:5559) (5508:5508:5508))
        (PORT d[12] (5673:5673:5673) (5611:5611:5611))
        (PORT clk (2490:2490:2490) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2484:2484:2484))
        (PORT d[0] (1810:1810:1810) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1606:1606:1606))
        (PORT datab (2880:2880:2880) (2863:2863:2863))
        (PORT datac (1078:1078:1078) (1073:1073:1073))
        (PORT datad (2228:2228:2228) (2211:2211:2211))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2678:2678:2678))
        (PORT clk (3106:3106:3106) (3188:3188:3188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2563:2563:2563))
        (PORT d[1] (2408:2408:2408) (2545:2545:2545))
        (PORT d[2] (2491:2491:2491) (2497:2497:2497))
        (PORT d[3] (2948:2948:2948) (2964:2964:2964))
        (PORT d[4] (2562:2562:2562) (2585:2585:2585))
        (PORT d[5] (2484:2484:2484) (2526:2526:2526))
        (PORT d[6] (2846:2846:2846) (2852:2852:2852))
        (PORT d[7] (3716:3716:3716) (3889:3889:3889))
        (PORT d[8] (3038:3038:3038) (3245:3245:3245))
        (PORT d[9] (2751:2751:2751) (2746:2746:2746))
        (PORT d[10] (2581:2581:2581) (2593:2593:2593))
        (PORT d[11] (3255:3255:3255) (3272:3272:3272))
        (PORT d[12] (3426:3426:3426) (3407:3407:3407))
        (PORT clk (3102:3102:3102) (3184:3184:3184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2697:2697:2697))
        (PORT clk (3102:3102:3102) (3184:3184:3184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3188:3188:3188))
        (PORT d[0] (3215:3215:3215) (3263:3263:3263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3189:3189:3189))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3189:3189:3189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3189:3189:3189))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3107:3107:3107) (3189:3189:3189))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4554:4554:4554) (4583:4583:4583))
        (PORT d[1] (3877:3877:3877) (3963:3963:3963))
        (PORT d[2] (2576:2576:2576) (2515:2515:2515))
        (PORT d[3] (4100:4100:4100) (4340:4340:4340))
        (PORT d[4] (2372:2372:2372) (2360:2360:2360))
        (PORT d[5] (7653:7653:7653) (7710:7710:7710))
        (PORT d[6] (4078:4078:4078) (4243:4243:4243))
        (PORT d[7] (2826:2826:2826) (2905:2905:2905))
        (PORT d[8] (6641:6641:6641) (6565:6565:6565))
        (PORT d[9] (5106:5106:5106) (5277:5277:5277))
        (PORT d[10] (7388:7388:7388) (7710:7710:7710))
        (PORT d[11] (4502:4502:4502) (4451:4451:4451))
        (PORT d[12] (8028:8028:8028) (8125:8125:8125))
        (PORT clk (2519:2519:2519) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2509:2509:2509))
        (PORT d[0] (3424:3424:3424) (3277:3277:3277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1082:1082:1082))
        (PORT datab (235:235:235) (271:271:271))
        (PORT datac (2845:2845:2845) (2826:2826:2826))
        (PORT datad (1418:1418:1418) (1403:1403:1403))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3070:3070:3070))
        (PORT clk (3451:3451:3451) (3566:3566:3566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3754:3754:3754))
        (PORT d[1] (2815:2815:2815) (3012:3012:3012))
        (PORT d[2] (3711:3711:3711) (3899:3899:3899))
        (PORT d[3] (3800:3800:3800) (3968:3968:3968))
        (PORT d[4] (2464:2464:2464) (2626:2626:2626))
        (PORT d[5] (2025:2025:2025) (2180:2180:2180))
        (PORT d[6] (3709:3709:3709) (3881:3881:3881))
        (PORT d[7] (3453:3453:3453) (3643:3643:3643))
        (PORT d[8] (3631:3631:3631) (3931:3931:3931))
        (PORT d[9] (4312:4312:4312) (4404:4404:4404))
        (PORT d[10] (3577:3577:3577) (3783:3783:3783))
        (PORT d[11] (3455:3455:3455) (3649:3649:3649))
        (PORT d[12] (3400:3400:3400) (3569:3569:3569))
        (PORT clk (3447:3447:3447) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2655:2655:2655))
        (PORT clk (3447:3447:3447) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3566:3566:3566))
        (PORT d[0] (3251:3251:3251) (3303:3303:3303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3567:3567:3567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3567:3567:3567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3567:3567:3567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3567:3567:3567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6364:6364:6364) (6475:6475:6475))
        (PORT d[1] (5067:5067:5067) (5168:5168:5168))
        (PORT d[2] (5208:5208:5208) (5243:5243:5243))
        (PORT d[3] (5306:5306:5306) (5596:5596:5596))
        (PORT d[4] (5414:5414:5414) (5340:5340:5340))
        (PORT d[5] (7805:7805:7805) (7924:7924:7924))
        (PORT d[6] (5250:5250:5250) (5432:5432:5432))
        (PORT d[7] (4813:4813:4813) (4989:4989:4989))
        (PORT d[8] (6443:6443:6443) (6378:6378:6378))
        (PORT d[9] (5921:5921:5921) (6008:6008:6008))
        (PORT d[10] (6375:6375:6375) (6405:6405:6405))
        (PORT d[11] (5085:5085:5085) (5099:5099:5099))
        (PORT d[12] (8536:8536:8536) (8675:8675:8675))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (PORT d[0] (2240:2240:2240) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3560:3560:3560))
        (PORT clk (2920:2920:2920) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2741:2741:2741))
        (PORT d[1] (2701:2701:2701) (2860:2860:2860))
        (PORT d[2] (3768:3768:3768) (3978:3978:3978))
        (PORT d[3] (3601:3601:3601) (3694:3694:3694))
        (PORT d[4] (2670:2670:2670) (2850:2850:2850))
        (PORT d[5] (3134:3134:3134) (3141:3141:3141))
        (PORT d[6] (3330:3330:3330) (3416:3416:3416))
        (PORT d[7] (3541:3541:3541) (3571:3571:3571))
        (PORT d[8] (2868:2868:2868) (3073:3073:3073))
        (PORT d[9] (3691:3691:3691) (3762:3762:3762))
        (PORT d[10] (3005:3005:3005) (3131:3131:3131))
        (PORT d[11] (3761:3761:3761) (3978:3978:3978))
        (PORT d[12] (3548:3548:3548) (3789:3789:3789))
        (PORT clk (2916:2916:2916) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3111:3111:3111))
        (PORT clk (2916:2916:2916) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2920:2920:2920) (2964:2964:2964))
        (PORT d[0] (3725:3725:3725) (3719:3719:3719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (2965:2965:2965))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (2965:2965:2965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (2965:2965:2965))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (2965:2965:2965))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5953:5953:5953) (6050:6050:6050))
        (PORT d[1] (4711:4711:4711) (4817:4817:4817))
        (PORT d[2] (6479:6479:6479) (6491:6491:6491))
        (PORT d[3] (3507:3507:3507) (3640:3640:3640))
        (PORT d[4] (5794:5794:5794) (5770:5770:5770))
        (PORT d[5] (8133:8133:8133) (8102:8102:8102))
        (PORT d[6] (5959:5959:5959) (6174:6174:6174))
        (PORT d[7] (5118:5118:5118) (5236:5236:5236))
        (PORT d[8] (5008:5008:5008) (5073:5073:5073))
        (PORT d[9] (2464:2464:2464) (2535:2535:2535))
        (PORT d[10] (7013:7013:7013) (7258:7258:7258))
        (PORT d[11] (6015:6015:6015) (5934:5934:5934))
        (PORT d[12] (6279:6279:6279) (6228:6228:6228))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT d[0] (4023:4023:4023) (3915:3915:3915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1573:1573:1573))
        (PORT clk (3016:3016:3016) (3079:3079:3079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2098:2098:2098))
        (PORT d[1] (1528:1528:1528) (1559:1559:1559))
        (PORT d[2] (1781:1781:1781) (1806:1806:1806))
        (PORT d[3] (2161:2161:2161) (2185:2185:2185))
        (PORT d[4] (1848:1848:1848) (1882:1882:1882))
        (PORT d[5] (1860:1860:1860) (1876:1876:1876))
        (PORT d[6] (2470:2470:2470) (2475:2475:2475))
        (PORT d[7] (2142:2142:2142) (2143:2143:2143))
        (PORT d[8] (3231:3231:3231) (3241:3241:3241))
        (PORT d[9] (1849:1849:1849) (1885:1885:1885))
        (PORT d[10] (2171:2171:2171) (2179:2179:2179))
        (PORT d[11] (2557:2557:2557) (2574:2574:2574))
        (PORT d[12] (2503:2503:2503) (2516:2516:2516))
        (PORT clk (3012:3012:3012) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2073:2073:2073))
        (PORT clk (3012:3012:3012) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3016:3016:3016) (3079:3079:3079))
        (PORT d[0] (2777:2777:2777) (2704:2704:2704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3080:3080:3080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3017:3017:3017) (3080:3080:3080))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4521:4521:4521) (4540:4540:4540))
        (PORT d[1] (4900:4900:4900) (4880:4880:4880))
        (PORT d[2] (4048:4048:4048) (4024:4024:4024))
        (PORT d[3] (2839:2839:2839) (2872:2872:2872))
        (PORT d[4] (1699:1699:1699) (1696:1696:1696))
        (PORT d[5] (5900:5900:5900) (5945:5945:5945))
        (PORT d[6] (6335:6335:6335) (6483:6483:6483))
        (PORT d[7] (3134:3134:3134) (3166:3166:3166))
        (PORT d[8] (5962:5962:5962) (5895:5895:5895))
        (PORT d[9] (2019:2019:2019) (2018:2018:2018))
        (PORT d[10] (7767:7767:7767) (8087:8087:8087))
        (PORT d[11] (5198:5198:5198) (5144:5144:5144))
        (PORT d[12] (8436:8436:8436) (8537:8537:8537))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (2886:2886:2886) (2847:2847:2847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3559:3559:3559))
        (PORT clk (2941:2941:2941) (2988:2988:2988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3755:3755:3755))
        (PORT d[1] (2959:2959:2959) (3067:3067:3067))
        (PORT d[2] (3878:3878:3878) (4098:4098:4098))
        (PORT d[3] (3685:3685:3685) (3785:3785:3785))
        (PORT d[4] (3356:3356:3356) (3530:3530:3530))
        (PORT d[5] (3137:3137:3137) (3144:3144:3144))
        (PORT d[6] (3277:3277:3277) (3357:3357:3357))
        (PORT d[7] (2932:2932:2932) (3060:3060:3060))
        (PORT d[8] (3231:3231:3231) (3434:3434:3434))
        (PORT d[9] (4137:4137:4137) (4206:4206:4206))
        (PORT d[10] (2979:2979:2979) (3110:3110:3110))
        (PORT d[11] (4062:4062:4062) (4253:4253:4253))
        (PORT d[12] (3539:3539:3539) (3779:3779:3779))
        (PORT clk (2937:2937:2937) (2984:2984:2984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2544:2544:2544))
        (PORT clk (2937:2937:2937) (2984:2984:2984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2988:2988:2988))
        (PORT d[0] (3172:3172:3172) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2942:2942:2942) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5612:5612:5612) (5714:5714:5714))
        (PORT d[1] (4662:4662:4662) (4763:4763:4763))
        (PORT d[2] (6095:6095:6095) (6109:6109:6109))
        (PORT d[3] (3257:3257:3257) (3398:3398:3398))
        (PORT d[4] (5431:5431:5431) (5404:5404:5404))
        (PORT d[5] (2296:2296:2296) (2434:2434:2434))
        (PORT d[6] (5642:5642:5642) (5864:5864:5864))
        (PORT d[7] (5066:5066:5066) (5180:5180:5180))
        (PORT d[8] (5010:5010:5010) (5072:5072:5072))
        (PORT d[9] (4306:4306:4306) (4408:4408:4408))
        (PORT d[10] (6964:6964:6964) (7205:7205:7205))
        (PORT d[11] (6021:6021:6021) (5940:5940:5940))
        (PORT d[12] (6331:6331:6331) (6283:6283:6283))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (3680:3680:3680) (3579:3579:3579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (736:736:736))
        (PORT datab (2268:2268:2268) (2265:2265:2265))
        (PORT datac (2839:2839:2839) (2818:2818:2818))
        (PORT datad (1954:1954:1954) (1947:1947:1947))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2246:2246:2246) (2195:2195:2195))
        (PORT datab (2266:2266:2266) (2262:2262:2262))
        (PORT datac (1673:1673:1673) (1692:1692:1692))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (421:421:421))
        (PORT datab (2457:2457:2457) (2423:2423:2423))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (3113:3113:3113) (3211:3211:3211))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3281:3281:3281))
        (PORT clk (3097:3097:3097) (3084:3084:3084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3094:3094:3094))
        (PORT d[1] (3743:3743:3743) (3883:3883:3883))
        (PORT d[2] (3425:3425:3425) (3617:3617:3617))
        (PORT d[3] (3579:3579:3579) (3698:3698:3698))
        (PORT d[4] (3438:3438:3438) (3649:3649:3649))
        (PORT d[5] (3446:3446:3446) (3446:3446:3446))
        (PORT d[6] (3661:3661:3661) (3776:3776:3776))
        (PORT d[7] (3287:3287:3287) (3448:3448:3448))
        (PORT d[8] (3478:3478:3478) (3704:3704:3704))
        (PORT d[9] (3742:3742:3742) (3855:3855:3855))
        (PORT d[10] (3372:3372:3372) (3533:3533:3533))
        (PORT d[11] (4069:4069:4069) (4261:4261:4261))
        (PORT d[12] (3876:3876:3876) (4114:4114:4114))
        (PORT clk (3093:3093:3093) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3600:3600:3600))
        (PORT clk (3093:3093:3093) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3084:3084:3084))
        (PORT d[0] (4301:4301:4301) (4231:4231:4231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3085:3085:3085))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5355:5355:5355))
        (PORT d[1] (5005:5005:5005) (5143:5143:5143))
        (PORT d[2] (5757:5757:5757) (5765:5765:5765))
        (PORT d[3] (4458:4458:4458) (4680:4680:4680))
        (PORT d[4] (4682:4682:4682) (4650:4650:4650))
        (PORT d[5] (7081:7081:7081) (7057:7057:7057))
        (PORT d[6] (5280:5280:5280) (5497:5497:5497))
        (PORT d[7] (3953:3953:3953) (4077:4077:4077))
        (PORT d[8] (5135:5135:5135) (5218:5218:5218))
        (PORT d[9] (3926:3926:3926) (4031:4031:4031))
        (PORT d[10] (6251:6251:6251) (6489:6489:6489))
        (PORT d[11] (6042:6042:6042) (5962:5962:5962))
        (PORT d[12] (7317:7317:7317) (7299:7299:7299))
        (PORT clk (2519:2519:2519) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2511:2511:2511))
        (PORT d[0] (4267:4267:4267) (4329:4329:4329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (2852:2852:2852))
        (PORT clk (3183:3183:3183) (3283:3283:3283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3707:3707:3707) (3850:3850:3850))
        (PORT d[1] (2477:2477:2477) (2641:2641:2641))
        (PORT d[2] (2989:2989:2989) (3146:3146:3146))
        (PORT d[3] (3496:3496:3496) (3677:3677:3677))
        (PORT d[4] (2848:2848:2848) (2973:2973:2973))
        (PORT d[5] (2390:2390:2390) (2529:2529:2529))
        (PORT d[6] (2985:2985:2985) (3130:3130:3130))
        (PORT d[7] (3429:3429:3429) (3611:3611:3611))
        (PORT d[8] (3553:3553:3553) (3816:3816:3816))
        (PORT d[9] (3942:3942:3942) (4063:4063:4063))
        (PORT d[10] (3149:3149:3149) (3351:3351:3351))
        (PORT d[11] (3387:3387:3387) (3540:3540:3540))
        (PORT d[12] (3027:3027:3027) (3201:3201:3201))
        (PORT clk (3179:3179:3179) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3212:3212:3212) (3170:3170:3170))
        (PORT clk (3179:3179:3179) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3183:3183:3183) (3283:3283:3283))
        (PORT d[0] (3472:3472:3472) (3449:3449:3449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3284:3284:3284))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3284:3284:3284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3284:3284:3284))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3184:3184:3184) (3284:3284:3284))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7304:7304:7304) (7365:7365:7365))
        (PORT d[1] (5461:5461:5461) (5564:5564:5564))
        (PORT d[2] (5945:5945:5945) (5980:5980:5980))
        (PORT d[3] (2552:2552:2552) (2637:2637:2637))
        (PORT d[4] (6101:6101:6101) (6024:6024:6024))
        (PORT d[5] (6728:6728:6728) (6793:6793:6793))
        (PORT d[6] (5243:5243:5243) (5375:5375:5375))
        (PORT d[7] (5746:5746:5746) (5780:5780:5780))
        (PORT d[8] (5767:5767:5767) (5709:5709:5709))
        (PORT d[9] (5245:5245:5245) (5281:5281:5281))
        (PORT d[10] (5330:5330:5330) (5366:5366:5366))
        (PORT d[11] (5476:5476:5476) (5496:5496:5496))
        (PORT d[12] (6090:6090:6090) (6047:6047:6047))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2450:2450:2450))
        (PORT d[0] (3997:3997:3997) (4140:4140:4140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2900:2900:2900))
        (PORT clk (3745:3745:3745) (3866:3866:3866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4442:4442:4442) (4595:4595:4595))
        (PORT d[1] (2873:2873:2873) (3074:3074:3074))
        (PORT d[2] (3139:3139:3139) (3336:3336:3336))
        (PORT d[3] (4232:4232:4232) (4402:4402:4402))
        (PORT d[4] (3317:3317:3317) (3547:3547:3547))
        (PORT d[5] (3092:3092:3092) (3256:3256:3256))
        (PORT d[6] (3426:3426:3426) (3606:3606:3606))
        (PORT d[7] (4021:4021:4021) (4178:4178:4178))
        (PORT d[8] (3324:3324:3324) (3595:3595:3595))
        (PORT d[9] (4498:4498:4498) (4632:4632:4632))
        (PORT d[10] (3159:3159:3159) (3355:3355:3355))
        (PORT d[11] (3490:3490:3490) (3698:3698:3698))
        (PORT d[12] (3495:3495:3495) (3720:3720:3720))
        (PORT clk (3741:3741:3741) (3862:3862:3862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2261:2261:2261))
        (PORT clk (3741:3741:3741) (3862:3862:3862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3866:3866:3866))
        (PORT d[0] (2869:2869:2869) (2892:2892:2892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3867:3867:3867))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3867:3867:3867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3867:3867:3867))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3867:3867:3867))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6954:6954:6954) (7029:7029:7029))
        (PORT d[1] (6225:6225:6225) (6275:6275:6275))
        (PORT d[2] (5925:5925:5925) (6009:6009:6009))
        (PORT d[3] (4523:4523:4523) (4773:4773:4773))
        (PORT d[4] (7023:7023:7023) (7023:7023:7023))
        (PORT d[5] (3529:3529:3529) (3754:3754:3754))
        (PORT d[6] (4540:4540:4540) (4735:4735:4735))
        (PORT d[7] (5740:5740:5740) (5792:5792:5792))
        (PORT d[8] (7002:7002:7002) (6898:6898:6898))
        (PORT d[9] (6038:6038:6038) (6123:6123:6123))
        (PORT d[10] (5613:5613:5613) (5742:5742:5742))
        (PORT d[11] (5741:5741:5741) (5759:5759:5759))
        (PORT d[12] (7201:7201:7201) (7095:7095:7095))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT d[0] (3737:3737:3737) (3884:3884:3884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1130:1130:1130))
        (PORT datab (1131:1131:1131) (1159:1159:1159))
        (PORT datac (1427:1427:1427) (1349:1349:1349))
        (PORT datad (1817:1817:1817) (1772:1772:1772))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3094:3094:3094))
        (PORT clk (3347:3347:3347) (3417:3417:3417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3151:3151:3151))
        (PORT d[1] (2354:2354:2354) (2491:2491:2491))
        (PORT d[2] (2799:2799:2799) (2822:2822:2822))
        (PORT d[3] (3290:3290:3290) (3305:3305:3305))
        (PORT d[4] (2867:2867:2867) (2901:2901:2901))
        (PORT d[5] (2552:2552:2552) (2642:2642:2642))
        (PORT d[6] (3338:3338:3338) (3356:3356:3356))
        (PORT d[7] (3473:3473:3473) (3587:3587:3587))
        (PORT d[8] (3107:3107:3107) (3311:3311:3311))
        (PORT d[9] (3261:3261:3261) (3322:3322:3322))
        (PORT d[10] (3266:3266:3266) (3276:3276:3276))
        (PORT d[11] (3633:3633:3633) (3652:3652:3652))
        (PORT d[12] (3570:3570:3570) (3816:3816:3816))
        (PORT clk (3343:3343:3343) (3413:3413:3413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (2981:2981:2981))
        (PORT clk (3343:3343:3343) (3413:3413:3413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3347:3347:3347) (3417:3417:3417))
        (PORT d[0] (3723:3723:3723) (3612:3612:3612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3348:3348:3348) (3418:3418:3418))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3348:3348:3348) (3418:3418:3418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3348:3348:3348) (3418:3418:3418))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3348:3348:3348) (3418:3418:3418))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5668:5668:5668) (5818:5818:5818))
        (PORT d[1] (3424:3424:3424) (3414:3414:3414))
        (PORT d[2] (3301:3301:3301) (3230:3230:3230))
        (PORT d[3] (4369:4369:4369) (4588:4588:4588))
        (PORT d[4] (3598:3598:3598) (3543:3543:3543))
        (PORT d[5] (2274:2274:2274) (2381:2381:2381))
        (PORT d[6] (4691:4691:4691) (4849:4849:4849))
        (PORT d[7] (3211:3211:3211) (3324:3324:3324))
        (PORT d[8] (6754:6754:6754) (6882:6882:6882))
        (PORT d[9] (4748:4748:4748) (4917:4917:4917))
        (PORT d[10] (6660:6660:6660) (6975:6975:6975))
        (PORT d[11] (3572:3572:3572) (3537:3537:3537))
        (PORT d[12] (7323:7323:7323) (7418:7418:7418))
        (PORT clk (2503:2503:2503) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2499:2499:2499))
        (PORT d[0] (3510:3510:3510) (3545:3545:3545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2494:2494:2494) (2449:2449:2449))
        (PORT datab (2606:2606:2606) (2573:2573:2573))
        (PORT datac (1821:1821:1821) (1751:1751:1751))
        (PORT datad (1453:1453:1453) (1447:1447:1447))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[7\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1289:1289:1289))
        (PORT datab (991:991:991) (980:980:980))
        (PORT datac (1320:1320:1320) (1297:1297:1297))
        (PORT datad (4859:4859:4859) (4728:4728:4728))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1683:1683:1683) (1664:1664:1664))
        (PORT datad (1891:1891:1891) (1835:1835:1835))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|G\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3228:3228:3228) (3358:3358:3358))
        (PORT datac (1388:1388:1388) (1439:1439:1439))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2923:2923:2923))
        (PORT clk (3343:3343:3343) (3408:3408:3408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2472:2472:2472))
        (PORT d[1] (3368:3368:3368) (3520:3520:3520))
        (PORT d[2] (2712:2712:2712) (2727:2727:2727))
        (PORT d[3] (2316:2316:2316) (2342:2342:2342))
        (PORT d[4] (2471:2471:2471) (2477:2477:2477))
        (PORT d[5] (2336:2336:2336) (2474:2474:2474))
        (PORT d[6] (2593:2593:2593) (2603:2603:2603))
        (PORT d[7] (3039:3039:3039) (3183:3183:3183))
        (PORT d[8] (3565:3565:3565) (3827:3827:3827))
        (PORT d[9] (2402:2402:2402) (2410:2410:2410))
        (PORT d[10] (3053:3053:3053) (3233:3233:3233))
        (PORT d[11] (3106:3106:3106) (3120:3120:3120))
        (PORT d[12] (3157:3157:3157) (3390:3390:3390))
        (PORT clk (3339:3339:3339) (3404:3404:3404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2451:2451:2451))
        (PORT clk (3339:3339:3339) (3404:3404:3404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3408:3408:3408))
        (PORT d[0] (3166:3166:3166) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3344:3344:3344) (3409:3409:3409))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3344:3344:3344) (3409:3409:3409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3344:3344:3344) (3409:3409:3409))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3344:3344:3344) (3409:3409:3409))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3929:3929:3929))
        (PORT d[1] (2216:2216:2216) (2258:2258:2258))
        (PORT d[2] (5114:5114:5114) (5139:5139:5139))
        (PORT d[3] (1543:1543:1543) (1591:1591:1591))
        (PORT d[4] (4280:4280:4280) (4244:4244:4244))
        (PORT d[5] (2632:2632:2632) (2664:2664:2664))
        (PORT d[6] (1814:1814:1814) (1849:1849:1849))
        (PORT d[7] (1815:1815:1815) (1828:1828:1828))
        (PORT d[8] (3526:3526:3526) (3550:3550:3550))
        (PORT d[9] (1681:1681:1681) (1689:1689:1689))
        (PORT d[10] (1544:1544:1544) (1598:1598:1598))
        (PORT d[11] (1822:1822:1822) (1866:1866:1866))
        (PORT d[12] (2554:2554:2554) (2601:2601:2601))
        (PORT clk (2525:2525:2525) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2517:2517:2517))
        (PORT d[0] (1741:1741:1741) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2219:2219:2219))
        (PORT clk (3220:3220:3220) (3277:3277:3277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3170:3170:3170))
        (PORT d[1] (2749:2749:2749) (2898:2898:2898))
        (PORT d[2] (2740:2740:2740) (2752:2752:2752))
        (PORT d[3] (2427:2427:2427) (2448:2448:2448))
        (PORT d[4] (1750:1750:1750) (1782:1782:1782))
        (PORT d[5] (2335:2335:2335) (2473:2473:2473))
        (PORT d[6] (2930:2930:2930) (2935:2935:2935))
        (PORT d[7] (2435:2435:2435) (2450:2450:2450))
        (PORT d[8] (3578:3578:3578) (3830:3830:3830))
        (PORT d[9] (2352:2352:2352) (2364:2364:2364))
        (PORT d[10] (3426:3426:3426) (3526:3526:3526))
        (PORT d[11] (2406:2406:2406) (2429:2429:2429))
        (PORT d[12] (2799:2799:2799) (2987:2987:2987))
        (PORT clk (3216:3216:3216) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2162:2162:2162))
        (PORT clk (3216:3216:3216) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3220:3220:3220) (3277:3277:3277))
        (PORT d[0] (2887:2887:2887) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3221:3221:3221) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3221:3221:3221) (3278:3278:3278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3221:3221:3221) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3221:3221:3221) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3225:3225:3225))
        (PORT d[1] (1526:1526:1526) (1572:1572:1572))
        (PORT d[2] (847:847:847) (893:893:893))
        (PORT d[3] (898:898:898) (948:948:948))
        (PORT d[4] (870:870:870) (920:920:920))
        (PORT d[5] (2701:2701:2701) (2736:2736:2736))
        (PORT d[6] (1462:1462:1462) (1496:1496:1496))
        (PORT d[7] (1068:1068:1068) (1077:1077:1077))
        (PORT d[8] (2854:2854:2854) (2888:2888:2888))
        (PORT d[9] (1340:1340:1340) (1350:1350:1350))
        (PORT d[10] (1172:1172:1172) (1222:1222:1222))
        (PORT d[11] (2224:2224:2224) (2261:2261:2261))
        (PORT d[12] (2198:2198:2198) (2245:2245:2245))
        (PORT clk (2502:2502:2502) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2493:2493:2493))
        (PORT d[0] (4260:4260:4260) (4427:4427:4427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1782:1782:1782) (1712:1712:1712))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datad (1204:1204:1204) (1142:1142:1142))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2681:2681:2681))
        (PORT clk (3363:3363:3363) (3458:3458:3458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4061:4061:4061) (4177:4177:4177))
        (PORT d[1] (2451:2451:2451) (2614:2614:2614))
        (PORT d[2] (3335:3335:3335) (3469:3469:3469))
        (PORT d[3] (3778:3778:3778) (3945:3945:3945))
        (PORT d[4] (2847:2847:2847) (2972:2972:2972))
        (PORT d[5] (2421:2421:2421) (2563:2563:2563))
        (PORT d[6] (3035:3035:3035) (3178:3178:3178))
        (PORT d[7] (3767:3767:3767) (3938:3938:3938))
        (PORT d[8] (3618:3618:3618) (3918:3918:3918))
        (PORT d[9] (3617:3617:3617) (3752:3752:3752))
        (PORT d[10] (3141:3141:3141) (3344:3344:3344))
        (PORT d[11] (3927:3927:3927) (4071:4071:4071))
        (PORT d[12] (3182:3182:3182) (3412:3412:3412))
        (PORT clk (3359:3359:3359) (3454:3454:3454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2817:2817:2817))
        (PORT clk (3359:3359:3359) (3454:3454:3454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3458:3458:3458))
        (PORT d[0] (3477:3477:3477) (3448:3448:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3459:3459:3459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3459:3459:3459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3459:3459:3459))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3459:3459:3459))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7051:7051:7051) (7151:7151:7151))
        (PORT d[1] (5486:5486:5486) (5590:5590:5590))
        (PORT d[2] (5917:5917:5917) (5949:5949:5949))
        (PORT d[3] (2564:2564:2564) (2649:2649:2649))
        (PORT d[4] (6071:6071:6071) (5990:5990:5990))
        (PORT d[5] (6664:6664:6664) (6730:6730:6730))
        (PORT d[6] (5273:5273:5273) (5410:5410:5410))
        (PORT d[7] (5747:5747:5747) (5781:5781:5781))
        (PORT d[8] (6128:6128:6128) (6067:6067:6067))
        (PORT d[9] (5235:5235:5235) (5270:5270:5270))
        (PORT d[10] (5689:5689:5689) (5728:5728:5728))
        (PORT d[11] (5749:5749:5749) (5756:5756:5756))
        (PORT d[12] (6122:6122:6122) (6084:6084:6084))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (3982:3982:3982) (4124:4124:4124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3179:3179:3179))
        (PORT clk (3522:3522:3522) (3642:3642:3642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3033:3033:3033))
        (PORT d[1] (3576:3576:3576) (3699:3699:3699))
        (PORT d[2] (3444:3444:3444) (3456:3456:3456))
        (PORT d[3] (2952:2952:2952) (3027:3027:3027))
        (PORT d[4] (3172:3172:3172) (3178:3178:3178))
        (PORT d[5] (1995:1995:1995) (2121:2121:2121))
        (PORT d[6] (2961:2961:2961) (2971:2971:2971))
        (PORT d[7] (3024:3024:3024) (3164:3164:3164))
        (PORT d[8] (3863:3863:3863) (4110:4110:4110))
        (PORT d[9] (3114:3114:3114) (3122:3122:3122))
        (PORT d[10] (3454:3454:3454) (3633:3633:3633))
        (PORT d[11] (3505:3505:3505) (3530:3530:3530))
        (PORT d[12] (3564:3564:3564) (3793:3793:3793))
        (PORT clk (3518:3518:3518) (3638:3638:3638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2550:2550:2550))
        (PORT clk (3518:3518:3518) (3638:3638:3638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3522:3522:3522) (3642:3642:3642))
        (PORT d[0] (3230:3230:3230) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3643:3643:3643))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3643:3643:3643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3643:3643:3643))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3643:3643:3643))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5267:5267:5267) (5365:5365:5365))
        (PORT d[1] (1880:1880:1880) (1922:1922:1922))
        (PORT d[2] (5451:5451:5451) (5494:5494:5494))
        (PORT d[3] (4576:4576:4576) (4867:4867:4867))
        (PORT d[4] (3596:3596:3596) (3565:3565:3565))
        (PORT d[5] (2162:2162:2162) (2212:2212:2212))
        (PORT d[6] (2507:2507:2507) (2537:2537:2537))
        (PORT d[7] (4698:4698:4698) (4849:4849:4849))
        (PORT d[8] (7301:7301:7301) (7468:7468:7468))
        (PORT d[9] (2794:2794:2794) (2793:2793:2793))
        (PORT d[10] (5108:5108:5108) (5269:5269:5269))
        (PORT d[11] (3369:3369:3369) (3361:3361:3361))
        (PORT d[12] (7943:7943:7943) (8004:8004:8004))
        (PORT clk (2535:2535:2535) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2526:2526:2526))
        (PORT d[0] (3635:3635:3635) (3491:3491:3491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2143:2143:2143) (2189:2189:2189))
        (PORT datac (1954:1954:1954) (1891:1891:1891))
        (PORT datad (1975:1975:1975) (2010:2010:2010))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (3744:3744:3744))
        (PORT clk (3651:3651:3651) (3729:3729:3729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3156:3156:3156) (3177:3177:3177))
        (PORT d[1] (3566:3566:3566) (3687:3687:3687))
        (PORT d[2] (3499:3499:3499) (3518:3518:3518))
        (PORT d[3] (3044:3044:3044) (3124:3124:3124))
        (PORT d[4] (3921:3921:3921) (3933:3933:3933))
        (PORT d[5] (2130:2130:2130) (2195:2195:2195))
        (PORT d[6] (3296:3296:3296) (3308:3308:3308))
        (PORT d[7] (3797:3797:3797) (3975:3975:3975))
        (PORT d[8] (3658:3658:3658) (3924:3924:3924))
        (PORT d[9] (3097:3097:3097) (3108:3108:3108))
        (PORT d[10] (3800:3800:3800) (4008:4008:4008))
        (PORT d[11] (4278:4278:4278) (4309:4309:4309))
        (PORT d[12] (3788:3788:3788) (4000:4000:4000))
        (PORT clk (3647:3647:3647) (3725:3725:3725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3286:3286:3286))
        (PORT clk (3647:3647:3647) (3725:3725:3725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3651:3651:3651) (3729:3729:3729))
        (PORT d[0] (4023:4023:4023) (3942:3942:3942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3652:3652:3652) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3652:3652:3652) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3652:3652:3652) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3652:3652:3652) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5997:5997:5997) (6099:6099:6099))
        (PORT d[1] (2263:2263:2263) (2308:2308:2308))
        (PORT d[2] (5145:5145:5145) (5194:5194:5194))
        (PORT d[3] (4223:4223:4223) (4517:4517:4517))
        (PORT d[4] (3877:3877:3877) (3831:3831:3831))
        (PORT d[5] (2562:2562:2562) (2606:2606:2606))
        (PORT d[6] (2509:2509:2509) (2542:2542:2542))
        (PORT d[7] (4308:4308:4308) (4454:4454:4454))
        (PORT d[8] (7273:7273:7273) (7435:7435:7435))
        (PORT d[9] (2774:2774:2774) (2769:2769:2769))
        (PORT d[10] (4766:4766:4766) (4937:4937:4937))
        (PORT d[11] (2236:2236:2236) (2288:2288:2288))
        (PORT d[12] (7628:7628:7628) (7695:7695:7695))
        (PORT clk (2521:2521:2521) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2516:2516:2516))
        (PORT d[0] (2369:2369:2369) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3223:3223:3223))
        (PORT clk (3502:3502:3502) (3620:3620:3620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2820:2820:2820))
        (PORT d[1] (2753:2753:2753) (2931:2931:2931))
        (PORT d[2] (3127:3127:3127) (3144:3144:3144))
        (PORT d[3] (2734:2734:2734) (2751:2751:2751))
        (PORT d[4] (2836:2836:2836) (2852:2852:2852))
        (PORT d[5] (2096:2096:2096) (2162:2162:2162))
        (PORT d[6] (2942:2942:2942) (2952:2952:2952))
        (PORT d[7] (3004:3004:3004) (3142:3142:3142))
        (PORT d[8] (3904:3904:3904) (4159:4159:4159))
        (PORT d[9] (2742:2742:2742) (2752:2752:2752))
        (PORT d[10] (3434:3434:3434) (3612:3612:3612))
        (PORT d[11] (3455:3455:3455) (3476:3476:3476))
        (PORT d[12] (3489:3489:3489) (3708:3708:3708))
        (PORT clk (3498:3498:3498) (3616:3616:3616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2344:2344:2344))
        (PORT clk (3498:3498:3498) (3616:3616:3616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3620:3620:3620))
        (PORT d[0] (3005:3005:3005) (2975:2975:2975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3621:3621:3621))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3621:3621:3621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3621:3621:3621))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3621:3621:3621))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6364:6364:6364) (6462:6462:6462))
        (PORT d[1] (1891:1891:1891) (1931:1931:1931))
        (PORT d[2] (5498:5498:5498) (5544:5544:5544))
        (PORT d[3] (4622:4622:4622) (4912:4912:4912))
        (PORT d[4] (3936:3936:3936) (3899:3899:3899))
        (PORT d[5] (7830:7830:7830) (7990:7990:7990))
        (PORT d[6] (2145:2145:2145) (2179:2179:2179))
        (PORT d[7] (4675:4675:4675) (4822:4822:4822))
        (PORT d[8] (7632:7632:7632) (7794:7794:7794))
        (PORT d[9] (5652:5652:5652) (5794:5794:5794))
        (PORT d[10] (1887:1887:1887) (1935:1935:1935))
        (PORT d[11] (2183:2183:2183) (2222:2222:2222))
        (PORT d[12] (7982:7982:7982) (8047:8047:8047))
        (PORT clk (2532:2532:2532) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2525:2525:2525))
        (PORT d[0] (2121:2121:2121) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3528:3528:3528))
        (PORT clk (3646:3646:3646) (3723:3723:3723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4304:4304:4304) (4426:4426:4426))
        (PORT d[1] (3213:3213:3213) (3339:3339:3339))
        (PORT d[2] (3834:3834:3834) (3850:3850:3850))
        (PORT d[3] (3763:3763:3763) (3952:3952:3952))
        (PORT d[4] (3876:3876:3876) (3885:3885:3885))
        (PORT d[5] (2743:2743:2743) (2799:2799:2799))
        (PORT d[6] (3993:3993:3993) (4183:4183:4183))
        (PORT d[7] (3461:3461:3461) (3648:3648:3648))
        (PORT d[8] (3264:3264:3264) (3536:3536:3536))
        (PORT d[9] (3429:3429:3429) (3431:3431:3431))
        (PORT d[10] (3446:3446:3446) (3662:3662:3662))
        (PORT d[11] (3899:3899:3899) (3932:3932:3932))
        (PORT d[12] (3491:3491:3491) (3710:3710:3710))
        (PORT clk (3642:3642:3642) (3719:3719:3719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3040:3040:3040))
        (PORT clk (3642:3642:3642) (3719:3719:3719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3646:3646:3646) (3723:3723:3723))
        (PORT d[0] (3579:3579:3579) (3671:3671:3671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3647:3647:3647) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3647:3647:3647) (3724:3724:3724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3647:3647:3647) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3647:3647:3647) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5667:5667:5667) (5771:5771:5771))
        (PORT d[1] (2534:2534:2534) (2573:2573:2573))
        (PORT d[2] (4835:4835:4835) (4891:4891:4891))
        (PORT d[3] (4176:4176:4176) (4461:4461:4461))
        (PORT d[4] (3536:3536:3536) (3493:3493:3493))
        (PORT d[5] (7409:7409:7409) (7559:7559:7559))
        (PORT d[6] (2843:2843:2843) (2872:2872:2872))
        (PORT d[7] (3990:3990:3990) (4135:4135:4135))
        (PORT d[8] (6928:6928:6928) (7093:7093:7093))
        (PORT d[9] (5035:5035:5035) (5201:5201:5201))
        (PORT d[10] (4713:4713:4713) (4877:4877:4877))
        (PORT d[11] (2590:2590:2590) (2635:2635:2635))
        (PORT d[12] (3561:3561:3561) (3593:3593:3593))
        (PORT clk (2519:2519:2519) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2515:2515:2515))
        (PORT d[0] (2231:2231:2231) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2844:2844:2844) (2917:2917:2917))
        (PORT datab (2449:2449:2449) (2496:2496:2496))
        (PORT datac (1431:1431:1431) (1419:1419:1419))
        (PORT datad (1732:1732:1732) (1714:1714:1714))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4260:4260:4260))
        (PORT clk (3826:3826:3826) (3960:3960:3960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4050:4050:4050) (4205:4205:4205))
        (PORT d[1] (3558:3558:3558) (3777:3777:3777))
        (PORT d[2] (3488:3488:3488) (3678:3678:3678))
        (PORT d[3] (3950:3950:3950) (4162:4162:4162))
        (PORT d[4] (2908:2908:2908) (3145:3145:3145))
        (PORT d[5] (4179:4179:4179) (4292:4292:4292))
        (PORT d[6] (3416:3416:3416) (3600:3600:3600))
        (PORT d[7] (3678:3678:3678) (3852:3852:3852))
        (PORT d[8] (3731:3731:3731) (4037:4037:4037))
        (PORT d[9] (4238:4238:4238) (4376:4376:4376))
        (PORT d[10] (3793:3793:3793) (3964:3964:3964))
        (PORT d[11] (3862:3862:3862) (4103:4103:4103))
        (PORT d[12] (3878:3878:3878) (4143:4143:4143))
        (PORT clk (3822:3822:3822) (3956:3956:3956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2572:2572:2572))
        (PORT clk (3822:3822:3822) (3956:3956:3956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3826:3826:3826) (3960:3960:3960))
        (PORT d[0] (3189:3189:3189) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3827:3827:3827) (3961:3961:3961))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3827:3827:3827) (3961:3961:3961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3827:3827:3827) (3961:3961:3961))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3827:3827:3827) (3961:3961:3961))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7645:7645:7645) (7714:7714:7714))
        (PORT d[1] (5023:5023:5023) (5184:5184:5184))
        (PORT d[2] (5573:5573:5573) (5656:5656:5656))
        (PORT d[3] (4593:4593:4593) (4855:4855:4855))
        (PORT d[4] (7062:7062:7062) (7085:7085:7085))
        (PORT d[5] (6736:6736:6736) (6872:6872:6872))
        (PORT d[6] (4719:4719:4719) (4897:4897:4897))
        (PORT d[7] (5079:5079:5079) (5151:5151:5151))
        (PORT d[8] (7363:7363:7363) (7261:7261:7261))
        (PORT d[9] (6369:6369:6369) (6449:6449:6449))
        (PORT d[10] (5251:5251:5251) (5382:5382:5382))
        (PORT d[11] (6110:6110:6110) (6127:6127:6127))
        (PORT d[12] (7874:7874:7874) (7758:7758:7758))
        (PORT clk (2473:2473:2473) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2462:2462:2462))
        (PORT d[0] (4986:4986:4986) (4986:4986:4986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1744:1744:1744))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1982:1982:1982) (1950:1950:1950))
        (PORT datad (2417:2417:2417) (2451:2451:2451))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1390:1390:1390))
        (PORT datab (3742:3742:3742) (3658:3658:3658))
        (PORT datac (607:607:607) (589:589:589))
        (PORT datad (4130:4130:4130) (4010:4010:4010))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (1864:1864:1864))
        (PORT clk (2984:2984:2984) (3055:3055:3055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (1847:1847:1847))
        (PORT d[1] (1974:1974:1974) (2069:2069:2069))
        (PORT d[2] (2164:2164:2164) (2174:2174:2174))
        (PORT d[3] (1833:1833:1833) (1861:1861:1861))
        (PORT d[4] (1896:1896:1896) (1926:1926:1926))
        (PORT d[5] (2437:2437:2437) (2478:2478:2478))
        (PORT d[6] (2455:2455:2455) (2458:2458:2458))
        (PORT d[7] (2165:2165:2165) (2172:2172:2172))
        (PORT d[8] (2797:2797:2797) (3011:3011:3011))
        (PORT d[9] (1877:1877:1877) (1911:1911:1911))
        (PORT d[10] (2212:2212:2212) (2223:2223:2223))
        (PORT d[11] (2557:2557:2557) (2575:2575:2575))
        (PORT d[12] (2514:2514:2514) (2523:2523:2523))
        (PORT clk (2980:2980:2980) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2046:2046:2046))
        (PORT clk (2980:2980:2980) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3055:3055:3055))
        (PORT d[0] (2756:2756:2756) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2985:2985:2985) (3056:3056:3056))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4522:4522:4522) (4554:4554:4554))
        (PORT d[1] (4570:4570:4570) (4558:4558:4558))
        (PORT d[2] (3222:3222:3222) (3156:3156:3156))
        (PORT d[3] (2892:2892:2892) (3014:3014:3014))
        (PORT d[4] (2036:2036:2036) (2029:2029:2029))
        (PORT d[5] (1938:1938:1938) (2048:2048:2048))
        (PORT d[6] (4760:4760:4760) (4919:4919:4919))
        (PORT d[7] (2829:2829:2829) (2907:2907:2907))
        (PORT d[8] (5931:5931:5931) (5861:5861:5861))
        (PORT d[9] (2032:2032:2032) (2034:2034:2034))
        (PORT d[10] (7767:7767:7767) (8086:8086:8086))
        (PORT d[11] (4834:4834:4834) (4780:4780:4780))
        (PORT d[12] (8430:8430:8430) (8529:8529:8529))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (2436:2436:2436) (2329:2329:2329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3503:3503:3503))
        (PORT clk (3708:3708:3708) (3799:3799:3799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (4433:4433:4433))
        (PORT d[1] (3196:3196:3196) (3321:3321:3321))
        (PORT d[2] (3803:3803:3803) (3814:3814:3814))
        (PORT d[3] (3319:3319:3319) (3386:3386:3386))
        (PORT d[4] (3507:3507:3507) (3514:3514:3514))
        (PORT d[5] (2773:2773:2773) (2835:2835:2835))
        (PORT d[6] (4022:4022:4022) (4214:4214:4214))
        (PORT d[7] (3759:3759:3759) (3936:3936:3936))
        (PORT d[8] (3604:3604:3604) (3862:3862:3862))
        (PORT d[9] (3325:3325:3325) (3432:3432:3432))
        (PORT d[10] (3810:3810:3810) (4020:4020:4020))
        (PORT d[11] (3898:3898:3898) (3931:3931:3931))
        (PORT d[12] (3225:3225:3225) (3457:3457:3457))
        (PORT clk (3704:3704:3704) (3795:3795:3795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3590:3590:3590))
        (PORT clk (3704:3704:3704) (3795:3795:3795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3799:3799:3799))
        (PORT d[0] (4118:4118:4118) (4249:4249:4249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3800:3800:3800))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3800:3800:3800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3800:3800:3800))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3800:3800:3800))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5622:5622:5622) (5723:5723:5723))
        (PORT d[1] (2251:2251:2251) (2300:2300:2300))
        (PORT d[2] (5095:5095:5095) (5139:5139:5139))
        (PORT d[3] (4164:4164:4164) (4455:4455:4455))
        (PORT d[4] (3550:3550:3550) (3506:3506:3506))
        (PORT d[5] (7112:7112:7112) (7281:7281:7281))
        (PORT d[6] (2830:2830:2830) (2859:2859:2859))
        (PORT d[7] (4358:4358:4358) (4499:4499:4499))
        (PORT d[8] (6935:6935:6935) (7101:7101:7101))
        (PORT d[9] (4972:4972:4972) (5126:5126:5126))
        (PORT d[10] (4758:4758:4758) (4928:4928:4928))
        (PORT d[11] (2593:2593:2593) (2644:2644:2644))
        (PORT d[12] (7267:7267:7267) (7334:7334:7334))
        (PORT clk (2520:2520:2520) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2516:2516:2516))
        (PORT d[0] (2153:2153:2153) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2840:2840:2840) (2911:2911:2911))
        (PORT datab (2450:2450:2450) (2497:2497:2497))
        (PORT datac (1363:1363:1363) (1384:1384:1384))
        (PORT datad (1811:1811:1811) (1796:1796:1796))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (3973:3973:3973))
        (PORT clk (3817:3817:3817) (3948:3948:3948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (4559:4559:4559))
        (PORT d[1] (2887:2887:2887) (3091:3091:3091))
        (PORT d[2] (3491:3491:3491) (3684:3684:3684))
        (PORT d[3] (4646:4646:4646) (4818:4818:4818))
        (PORT d[4] (3157:3157:3157) (3362:3362:3362))
        (PORT d[5] (2027:2027:2027) (2159:2159:2159))
        (PORT d[6] (3766:3766:3766) (3944:3944:3944))
        (PORT d[7] (4096:4096:4096) (4312:4312:4312))
        (PORT d[8] (3659:3659:3659) (3954:3954:3954))
        (PORT d[9] (3327:3327:3327) (3441:3441:3441))
        (PORT d[10] (3569:3569:3569) (3811:3811:3811))
        (PORT d[11] (4078:4078:4078) (4260:4260:4260))
        (PORT d[12] (3620:3620:3620) (3892:3892:3892))
        (PORT clk (3813:3813:3813) (3944:3944:3944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3643:3643:3643))
        (PORT clk (3813:3813:3813) (3944:3944:3944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3817:3817:3817) (3948:3948:3948))
        (PORT d[0] (4252:4252:4252) (4274:4274:4274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3818:3818:3818) (3949:3949:3949))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3818:3818:3818) (3949:3949:3949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3818:3818:3818) (3949:3949:3949))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3818:3818:3818) (3949:3949:3949))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5622:5622:5622) (5732:5732:5732))
        (PORT d[1] (3940:3940:3940) (4027:4027:4027))
        (PORT d[2] (4853:4853:4853) (4883:4883:4883))
        (PORT d[3] (4283:4283:4283) (4582:4582:4582))
        (PORT d[4] (4613:4613:4613) (4538:4538:4538))
        (PORT d[5] (7080:7080:7080) (7200:7200:7200))
        (PORT d[6] (4837:4837:4837) (5022:5022:5022))
        (PORT d[7] (4016:4016:4016) (4186:4186:4186))
        (PORT d[8] (7068:7068:7068) (7295:7295:7295))
        (PORT d[9] (4848:4848:4848) (4937:4937:4937))
        (PORT d[10] (7129:7129:7129) (7161:7161:7161))
        (PORT d[11] (4045:4045:4045) (4050:4050:4050))
        (PORT d[12] (7797:7797:7797) (7928:7928:7928))
        (PORT clk (2501:2501:2501) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2490:2490:2490))
        (PORT d[0] (3631:3631:3631) (3673:3673:3673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (4289:4289:4289))
        (PORT clk (3573:3573:3573) (3702:3702:3702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4375:4375:4375) (4479:4479:4479))
        (PORT d[1] (2874:2874:2874) (3075:3075:3075))
        (PORT d[2] (4020:4020:4020) (4198:4198:4198))
        (PORT d[3] (4263:4263:4263) (4437:4437:4437))
        (PORT d[4] (2848:2848:2848) (3052:3052:3052))
        (PORT d[5] (1934:1934:1934) (2065:2065:2065))
        (PORT d[6] (3772:3772:3772) (3950:3950:3950))
        (PORT d[7] (4093:4093:4093) (4308:4308:4308))
        (PORT d[8] (3848:3848:3848) (4086:4086:4086))
        (PORT d[9] (3598:3598:3598) (3704:3704:3704))
        (PORT d[10] (3532:3532:3532) (3774:3774:3774))
        (PORT d[11] (3734:3734:3734) (3923:3923:3923))
        (PORT d[12] (4225:4225:4225) (4480:4480:4480))
        (PORT clk (3569:3569:3569) (3698:3698:3698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3149:3149:3149))
        (PORT clk (3569:3569:3569) (3698:3698:3698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3573:3573:3573) (3702:3702:3702))
        (PORT d[0] (3826:3826:3826) (3808:3808:3808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3574:3574:3574) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3574:3574:3574) (3703:3703:3703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3574:3574:3574) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3574:3574:3574) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5914:5914:5914) (6020:6020:6020))
        (PORT d[1] (4330:4330:4330) (4427:4427:4427))
        (PORT d[2] (4828:4828:4828) (4856:4856:4856))
        (PORT d[3] (4646:4646:4646) (4943:4943:4943))
        (PORT d[4] (4618:4618:4618) (4545:4545:4545))
        (PORT d[5] (2284:2284:2284) (2377:2377:2377))
        (PORT d[6] (4889:4889:4889) (5068:5068:5068))
        (PORT d[7] (4074:4074:4074) (4250:4250:4250))
        (PORT d[8] (6704:6704:6704) (6934:6934:6934))
        (PORT d[9] (4509:4509:4509) (4622:4622:4622))
        (PORT d[10] (7096:7096:7096) (7122:7122:7122))
        (PORT d[11] (4356:4356:4356) (4369:4369:4369))
        (PORT d[12] (7809:7809:7809) (7942:7942:7942))
        (PORT clk (2513:2513:2513) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2500:2500:2500))
        (PORT d[0] (5463:5463:5463) (5470:5470:5470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2174:2174:2174) (2089:2089:2089))
        (PORT datac (1836:1836:1836) (1748:1748:1748))
        (PORT datad (2802:2802:2802) (2854:2854:2854))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3153:3153:3153))
        (PORT clk (3308:3308:3308) (3367:3367:3367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2781:2781:2781))
        (PORT d[1] (2735:2735:2735) (2919:2919:2919))
        (PORT d[2] (2671:2671:2671) (2670:2670:2670))
        (PORT d[3] (2686:2686:2686) (2705:2705:2705))
        (PORT d[4] (2446:2446:2446) (2461:2461:2461))
        (PORT d[5] (2292:2292:2292) (2427:2427:2427))
        (PORT d[6] (2291:2291:2291) (2306:2306:2306))
        (PORT d[7] (3071:3071:3071) (3220:3220:3220))
        (PORT d[8] (3220:3220:3220) (3480:3480:3480))
        (PORT d[9] (2432:2432:2432) (2445:2445:2445))
        (PORT d[10] (3420:3420:3420) (3596:3596:3596))
        (PORT d[11] (2775:2775:2775) (2804:2804:2804))
        (PORT d[12] (3488:3488:3488) (3709:3709:3709))
        (PORT clk (3304:3304:3304) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2208:2208:2208))
        (PORT clk (3304:3304:3304) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3308:3308:3308) (3367:3367:3367))
        (PORT d[0] (2941:2941:2941) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3368:3368:3368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3595:3595:3595) (3602:3602:3602))
        (PORT d[1] (2217:2217:2217) (2259:2259:2259))
        (PORT d[2] (3269:3269:3269) (3302:3302:3302))
        (PORT d[3] (1542:1542:1542) (1590:1590:1590))
        (PORT d[4] (4257:4257:4257) (4219:4219:4219))
        (PORT d[5] (2023:2023:2023) (2060:2060:2060))
        (PORT d[6] (1806:1806:1806) (1840:1840:1840))
        (PORT d[7] (1743:1743:1743) (1749:1749:1749))
        (PORT d[8] (3552:3552:3552) (3579:3579:3579))
        (PORT d[9] (1996:1996:1996) (1996:1996:1996))
        (PORT d[10] (1558:1558:1558) (1606:1606:1606))
        (PORT d[11] (1809:1809:1809) (1850:1850:1850))
        (PORT d[12] (2554:2554:2554) (2600:2600:2600))
        (PORT clk (2522:2522:2522) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2514:2514:2514))
        (PORT d[0] (4356:4356:4356) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4242:4242:4242) (4260:4260:4260))
        (PORT clk (3833:3833:3833) (3986:3986:3986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4263:4263:4263))
        (PORT d[1] (3548:3548:3548) (3767:3767:3767))
        (PORT d[2] (3523:3523:3523) (3710:3710:3710))
        (PORT d[3] (4585:4585:4585) (4750:4750:4750))
        (PORT d[4] (2966:2966:2966) (3199:3199:3199))
        (PORT d[5] (4209:4209:4209) (4326:4326:4326))
        (PORT d[6] (3415:3415:3415) (3599:3599:3599))
        (PORT d[7] (3395:3395:3395) (3576:3576:3576))
        (PORT d[8] (3700:3700:3700) (4003:4003:4003))
        (PORT d[9] (4243:4243:4243) (4381:4381:4381))
        (PORT d[10] (3544:3544:3544) (3731:3731:3731))
        (PORT d[11] (3900:3900:3900) (4142:4142:4142))
        (PORT d[12] (4235:4235:4235) (4495:4495:4495))
        (PORT clk (3829:3829:3829) (3982:3982:3982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (3000:3000:3000))
        (PORT clk (3829:3829:3829) (3982:3982:3982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3833:3833:3833) (3986:3986:3986))
        (PORT d[0] (3641:3641:3641) (3631:3631:3631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3834:3834:3834) (3987:3987:3987))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3834:3834:3834) (3987:3987:3987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3834:3834:3834) (3987:3987:3987))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3834:3834:3834) (3987:3987:3987))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7052:7052:7052) (7152:7152:7152))
        (PORT d[1] (5341:5341:5341) (5478:5478:5478))
        (PORT d[2] (5287:5287:5287) (5397:5397:5397))
        (PORT d[3] (4592:4592:4592) (4854:4854:4854))
        (PORT d[4] (7050:7050:7050) (7072:7072:7072))
        (PORT d[5] (7064:7064:7064) (7192:7192:7192))
        (PORT d[6] (4471:4471:4471) (4653:4653:4653))
        (PORT d[7] (6461:6461:6461) (6543:6543:6543))
        (PORT d[8] (7361:7361:7361) (7260:7260:7260))
        (PORT d[9] (6394:6394:6394) (6476:6476:6476))
        (PORT d[10] (5251:5251:5251) (5383:5383:5383))
        (PORT d[11] (6102:6102:6102) (6119:6119:6119))
        (PORT d[12] (7550:7550:7550) (7441:7441:7441))
        (PORT clk (2470:2470:2470) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (PORT d[0] (4177:4177:4177) (4304:4304:4304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (3896:3896:3896))
        (PORT clk (3880:3880:3880) (4044:4044:4044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3963:3963:3963))
        (PORT d[1] (3251:3251:3251) (3479:3479:3479))
        (PORT d[2] (3517:3517:3517) (3732:3732:3732))
        (PORT d[3] (3953:3953:3953) (4165:4165:4165))
        (PORT d[4] (2966:2966:2966) (3196:3196:3196))
        (PORT d[5] (4771:4771:4771) (4941:4941:4941))
        (PORT d[6] (4598:4598:4598) (4808:4808:4808))
        (PORT d[7] (3667:3667:3667) (3833:3833:3833))
        (PORT d[8] (3643:3643:3643) (3939:3939:3939))
        (PORT d[9] (4527:4527:4527) (4656:4656:4656))
        (PORT d[10] (3071:3071:3071) (3241:3241:3241))
        (PORT d[11] (3856:3856:3856) (4096:4096:4096))
        (PORT d[12] (3882:3882:3882) (4146:4146:4146))
        (PORT clk (3876:3876:3876) (4040:4040:4040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (3096:3096:3096))
        (PORT clk (3876:3876:3876) (4040:4040:4040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3880:3880:3880) (4044:4044:4044))
        (PORT d[0] (3650:3650:3650) (3727:3727:3727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3881:3881:3881) (4045:4045:4045))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3881:3881:3881) (4045:4045:4045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3881:3881:3881) (4045:4045:4045))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3881:3881:3881) (4045:4045:4045))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7397:7397:7397) (7490:7490:7490))
        (PORT d[1] (4686:4686:4686) (4852:4852:4852))
        (PORT d[2] (5248:5248:5248) (5355:5355:5355))
        (PORT d[3] (4932:4932:4932) (5186:5186:5186))
        (PORT d[4] (7670:7670:7670) (7664:7664:7664))
        (PORT d[5] (6982:6982:6982) (7111:7111:7111))
        (PORT d[6] (4531:4531:4531) (4722:4722:4722))
        (PORT d[7] (6411:6411:6411) (6491:6491:6491))
        (PORT d[8] (7689:7689:7689) (7582:7582:7582))
        (PORT d[9] (4697:4697:4697) (4850:4850:4850))
        (PORT d[10] (4830:4830:4830) (4960:4960:4960))
        (PORT d[11] (6441:6441:6441) (6452:6452:6452))
        (PORT d[12] (8184:8184:8184) (8061:8061:8061))
        (PORT clk (2486:2486:2486) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2472:2472:2472))
        (PORT d[0] (2558:2558:2558) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2837:2837:2837) (2908:2908:2908))
        (PORT datab (2450:2450:2450) (2497:2497:2497))
        (PORT datac (1911:1911:1911) (1875:1875:1875))
        (PORT datad (1823:1823:1823) (1787:1787:1787))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4591:4591:4591) (4603:4603:4603))
        (PORT clk (3825:3825:3825) (3956:3956:3956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (3978:3978:3978))
        (PORT d[1] (3594:3594:3594) (3802:3802:3802))
        (PORT d[2] (3150:3150:3150) (3340:3340:3340))
        (PORT d[3] (4578:4578:4578) (4743:4743:4743))
        (PORT d[4] (2987:2987:2987) (3222:3222:3222))
        (PORT d[5] (2774:2774:2774) (2945:2945:2945))
        (PORT d[6] (3425:3425:3425) (3610:3610:3610))
        (PORT d[7] (3719:3719:3719) (3900:3900:3900))
        (PORT d[8] (3936:3936:3936) (4196:4196:4196))
        (PORT d[9] (4280:4280:4280) (4421:4421:4421))
        (PORT d[10] (3562:3562:3562) (3750:3750:3750))
        (PORT d[11] (3510:3510:3510) (3720:3720:3720))
        (PORT d[12] (3451:3451:3451) (3661:3661:3661))
        (PORT clk (3821:3821:3821) (3952:3952:3952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2219:2219:2219))
        (PORT clk (3821:3821:3821) (3952:3952:3952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3825:3825:3825) (3956:3956:3956))
        (PORT d[0] (2862:2862:2862) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3826:3826:3826) (3957:3957:3957))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3826:3826:3826) (3957:3957:3957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3826:3826:3826) (3957:3957:3957))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3826:3826:3826) (3957:3957:3957))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7017:7017:7017) (7114:7114:7114))
        (PORT d[1] (5395:5395:5395) (5544:5544:5544))
        (PORT d[2] (5294:5294:5294) (5405:5405:5405))
        (PORT d[3] (4540:4540:4540) (4797:4797:4797))
        (PORT d[4] (6718:6718:6718) (6747:6747:6747))
        (PORT d[5] (7089:7089:7089) (7221:7221:7221))
        (PORT d[6] (4532:4532:4532) (4726:4726:4726))
        (PORT d[7] (5040:5040:5040) (5110:5110:5110))
        (PORT d[8] (7012:7012:7012) (6909:6909:6909))
        (PORT d[9] (5052:5052:5052) (5207:5207:5207))
        (PORT d[10] (5548:5548:5548) (5671:5671:5671))
        (PORT d[11] (5781:5781:5781) (5804:5804:5804))
        (PORT d[12] (7495:7495:7495) (7379:7379:7379))
        (PORT clk (2458:2458:2458) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (PORT d[0] (4071:4071:4071) (4210:4210:4210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2838:2838:2838) (2909:2909:2909))
        (PORT datab (714:714:714) (723:723:723))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (2709:2709:2709) (2759:2759:2759))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[0\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (650:650:650))
        (PORT datab (3743:3743:3743) (3658:3658:3658))
        (PORT datac (1220:1220:1220) (1193:1193:1193))
        (PORT datad (1272:1272:1272) (1246:1246:1246))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2149:2149:2149) (2113:2113:2113))
        (PORT datad (2172:2172:2172) (2104:2104:2104))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (417:417:417))
        (PORT datac (3838:3838:3838) (3814:3814:3814))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3442:3442:3442))
        (PORT clk (3392:3392:3392) (3456:3456:3456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4206:4206:4206) (4398:4398:4398))
        (PORT d[1] (3610:3610:3610) (3827:3827:3827))
        (PORT d[2] (3008:3008:3008) (3147:3147:3147))
        (PORT d[3] (4169:4169:4169) (4338:4338:4338))
        (PORT d[4] (2714:2714:2714) (2905:2905:2905))
        (PORT d[5] (4346:4346:4346) (4483:4483:4483))
        (PORT d[6] (3367:3367:3367) (3504:3504:3504))
        (PORT d[7] (4458:4458:4458) (4627:4627:4627))
        (PORT d[8] (3601:3601:3601) (3898:3898:3898))
        (PORT d[9] (3796:3796:3796) (3897:3897:3897))
        (PORT d[10] (2744:2744:2744) (2905:2905:2905))
        (PORT d[11] (3058:3058:3058) (3234:3234:3234))
        (PORT d[12] (2906:2906:2906) (3110:3110:3110))
        (PORT clk (3388:3388:3388) (3452:3452:3452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3055:3055:3055))
        (PORT clk (3388:3388:3388) (3452:3452:3452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3456:3456:3456))
        (PORT d[0] (3665:3665:3665) (3660:3660:3660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3457:3457:3457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3457:3457:3457))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3457:3457:3457))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5216:5216:5216) (5311:5311:5311))
        (PORT d[1] (5102:5102:5102) (5164:5164:5164))
        (PORT d[2] (5955:5955:5955) (6107:6107:6107))
        (PORT d[3] (3766:3766:3766) (3984:3984:3984))
        (PORT d[4] (4868:4868:4868) (4891:4891:4891))
        (PORT d[5] (6953:6953:6953) (7065:7065:7065))
        (PORT d[6] (5710:5710:5710) (5775:5775:5775))
        (PORT d[7] (4994:4994:4994) (5023:5023:5023))
        (PORT d[8] (5118:5118:5118) (5024:5024:5024))
        (PORT d[9] (4578:4578:4578) (4657:4657:4657))
        (PORT d[10] (4544:4544:4544) (4605:4605:4605))
        (PORT d[11] (3968:3968:3968) (3992:3992:3992))
        (PORT d[12] (5103:5103:5103) (5036:5036:5036))
        (PORT clk (2493:2493:2493) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2479:2479:2479))
        (PORT d[0] (3783:3783:3783) (3904:3904:3904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (3199:3199:3199))
        (PORT clk (2465:2465:2465) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (3774:3774:3774))
        (PORT d[1] (3142:3142:3142) (3347:3347:3347))
        (PORT d[2] (3052:3052:3052) (3185:3185:3185))
        (PORT d[3] (3359:3359:3359) (3486:3486:3486))
        (PORT d[4] (2662:2662:2662) (2820:2820:2820))
        (PORT d[5] (3546:3546:3546) (3555:3555:3555))
        (PORT d[6] (3734:3734:3734) (3749:3749:3749))
        (PORT d[7] (2950:2950:2950) (3031:3031:3031))
        (PORT d[8] (2425:2425:2425) (2587:2587:2587))
        (PORT d[9] (3286:3286:3286) (3325:3325:3325))
        (PORT d[10] (2321:2321:2321) (2428:2428:2428))
        (PORT d[11] (3508:3508:3508) (3567:3567:3567))
        (PORT d[12] (2892:2892:2892) (2993:2993:2993))
        (PORT clk (2461:2461:2461) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3093:3093:3093))
        (PORT clk (2461:2461:2461) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2417:2417:2417))
        (PORT d[0] (3181:3181:3181) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4679:4679:4679))
        (PORT d[1] (4674:4674:4674) (4651:4651:4651))
        (PORT d[2] (5191:5191:5191) (5258:5258:5258))
        (PORT d[3] (3462:3462:3462) (3547:3547:3547))
        (PORT d[4] (5918:5918:5918) (5694:5694:5694))
        (PORT d[5] (5324:5324:5324) (5245:5245:5245))
        (PORT d[6] (4109:4109:4109) (4247:4247:4247))
        (PORT d[7] (3217:3217:3217) (3314:3314:3314))
        (PORT d[8] (4556:4556:4556) (4532:4532:4532))
        (PORT d[9] (3840:3840:3840) (3909:3909:3909))
        (PORT d[10] (5106:5106:5106) (5306:5306:5306))
        (PORT d[11] (5030:5030:5030) (4967:4967:4967))
        (PORT d[12] (5739:5739:5739) (5640:5640:5640))
        (PORT clk (2506:2506:2506) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2499:2499:2499))
        (PORT d[0] (4848:4848:4848) (4786:4786:4786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2304:2304:2304))
        (PORT clk (2550:2550:2550) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2274:2274:2274))
        (PORT d[1] (2210:2210:2210) (2260:2260:2260))
        (PORT d[2] (2276:2276:2276) (2317:2317:2317))
        (PORT d[3] (2460:2460:2460) (2472:2472:2472))
        (PORT d[4] (2278:2278:2278) (2311:2311:2311))
        (PORT d[5] (2340:2340:2340) (2342:2342:2342))
        (PORT d[6] (2817:2817:2817) (2827:2827:2827))
        (PORT d[7] (2533:2533:2533) (2534:2534:2534))
        (PORT d[8] (2206:2206:2206) (2224:2224:2224))
        (PORT d[9] (2222:2222:2222) (2242:2242:2242))
        (PORT d[10] (2480:2480:2480) (2534:2534:2534))
        (PORT d[11] (2533:2533:2533) (2538:2538:2538))
        (PORT d[12] (1891:1891:1891) (1944:1944:1944))
        (PORT clk (2546:2546:2546) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2070:2070:2070))
        (PORT clk (2546:2546:2546) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2555:2555:2555))
        (PORT d[0] (2788:2788:2788) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4003:4003:4003) (3952:3952:3952))
        (PORT d[1] (4314:4314:4314) (4255:4255:4255))
        (PORT d[2] (4813:4813:4813) (4854:4854:4854))
        (PORT d[3] (3025:3025:3025) (3196:3196:3196))
        (PORT d[4] (4253:4253:4253) (4199:4199:4199))
        (PORT d[5] (4096:4096:4096) (4011:4011:4011))
        (PORT d[6] (4514:4514:4514) (4719:4719:4719))
        (PORT d[7] (4667:4667:4667) (4649:4649:4649))
        (PORT d[8] (4177:4177:4177) (4104:4104:4104))
        (PORT d[9] (3517:3517:3517) (3568:3568:3568))
        (PORT d[10] (4658:4658:4658) (4775:4775:4775))
        (PORT d[11] (4151:4151:4151) (4069:4069:4069))
        (PORT d[12] (4239:4239:4239) (4171:4171:4171))
        (PORT clk (2502:2502:2502) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2494:2494:2494))
        (PORT d[0] (5002:5002:5002) (5030:5030:5030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3180:3180:3180))
        (PORT clk (2296:2296:2296) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3973:3973:3973) (3838:3838:3838))
        (PORT d[1] (3263:3263:3263) (3423:3423:3423))
        (PORT d[2] (2645:2645:2645) (2785:2785:2785))
        (PORT d[3] (3685:3685:3685) (3799:3799:3799))
        (PORT d[4] (2817:2817:2817) (2897:2897:2897))
        (PORT d[5] (3482:3482:3482) (3483:3483:3483))
        (PORT d[6] (3371:3371:3371) (3400:3400:3400))
        (PORT d[7] (2890:2890:2890) (2971:2971:2971))
        (PORT d[8] (2430:2430:2430) (2588:2588:2588))
        (PORT d[9] (3628:3628:3628) (3662:3662:3662))
        (PORT d[10] (2265:2265:2265) (2364:2364:2364))
        (PORT d[11] (3165:3165:3165) (3245:3245:3245))
        (PORT d[12] (2885:2885:2885) (2982:2982:2982))
        (PORT clk (2292:2292:2292) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2820:2820:2820))
        (PORT clk (2292:2292:2292) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2193:2193:2193))
        (PORT d[0] (3480:3480:3480) (3451:3451:3451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4709:4709:4709) (4726:4726:4726))
        (PORT d[1] (4353:4353:4353) (4313:4313:4313))
        (PORT d[2] (5495:5495:5495) (5552:5552:5552))
        (PORT d[3] (3150:3150:3150) (3241:3241:3241))
        (PORT d[4] (5540:5540:5540) (5336:5336:5336))
        (PORT d[5] (4988:4988:4988) (4914:4914:4914))
        (PORT d[6] (4048:4048:4048) (4200:4200:4200))
        (PORT d[7] (3164:3164:3164) (3255:3255:3255))
        (PORT d[8] (4262:4262:4262) (4250:4250:4250))
        (PORT d[9] (3818:3818:3818) (3884:3884:3884))
        (PORT d[10] (5062:5062:5062) (5260:5260:5260))
        (PORT d[11] (4686:4686:4686) (4617:4617:4617))
        (PORT d[12] (5419:5419:5419) (5327:5327:5327))
        (PORT clk (2512:2512:2512) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (PORT d[0] (2527:2527:2527) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1100:1100:1100))
        (PORT datab (2052:2052:2052) (2078:2078:2078))
        (PORT datac (4786:4786:4786) (4727:4727:4727))
        (PORT datad (2730:2730:2730) (2707:2707:2707))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2633:2633:2633) (2666:2666:2666))
        (PORT datab (4824:4824:4824) (4769:4769:4769))
        (PORT datac (2353:2353:2353) (2399:2399:2399))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2472:2472:2472))
        (PORT clk (3058:3058:3058) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2151:2151:2151))
        (PORT d[1] (2759:2759:2759) (2893:2893:2893))
        (PORT d[2] (2829:2829:2829) (2827:2827:2827))
        (PORT d[3] (2179:2179:2179) (2204:2204:2204))
        (PORT d[4] (1865:1865:1865) (1897:1897:1897))
        (PORT d[5] (2451:2451:2451) (2492:2492:2492))
        (PORT d[6] (2478:2478:2478) (2478:2478:2478))
        (PORT d[7] (2467:2467:2467) (2466:2466:2466))
        (PORT d[8] (2787:2787:2787) (2999:2999:2999))
        (PORT d[9] (2205:2205:2205) (2235:2235:2235))
        (PORT d[10] (2221:2221:2221) (2233:2233:2233))
        (PORT d[11] (2914:2914:2914) (2933:2933:2933))
        (PORT d[12] (3147:3147:3147) (3139:3139:3139))
        (PORT clk (3054:3054:3054) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2224:2224:2224))
        (PORT clk (3054:3054:3054) (3131:3131:3131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3135:3135:3135))
        (PORT d[0] (2880:2880:2880) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3136:3136:3136))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4530:4530:4530) (4564:4564:4564))
        (PORT d[1] (4587:4587:4587) (4573:4573:4573))
        (PORT d[2] (4041:4041:4041) (4021:4021:4021))
        (PORT d[3] (2556:2556:2556) (2684:2684:2684))
        (PORT d[4] (2030:2030:2030) (2024:2024:2024))
        (PORT d[5] (1919:1919:1919) (2028:2028:2028))
        (PORT d[6] (4397:4397:4397) (4561:4561:4561))
        (PORT d[7] (2831:2831:2831) (2906:2906:2906))
        (PORT d[8] (6279:6279:6279) (6207:6207:6207))
        (PORT d[9] (2746:2746:2746) (2741:2741:2741))
        (PORT d[10] (7750:7750:7750) (8070:8070:8070))
        (PORT d[11] (4817:4817:4817) (4762:4762:4762))
        (PORT d[12] (8415:8415:8415) (8514:8514:8514))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (PORT d[0] (2967:2967:2967) (2829:2829:2829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3163:3163:3163))
        (PORT clk (3007:3007:3007) (3070:3070:3070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3612:3612:3612) (3712:3712:3712))
        (PORT d[1] (3301:3301:3301) (3388:3388:3388))
        (PORT d[2] (3671:3671:3671) (3866:3866:3866))
        (PORT d[3] (3922:3922:3922) (4032:4032:4032))
        (PORT d[4] (3389:3389:3389) (3565:3565:3565))
        (PORT d[5] (3427:3427:3427) (3421:3421:3421))
        (PORT d[6] (3566:3566:3566) (3636:3636:3636))
        (PORT d[7] (3283:3283:3283) (3412:3412:3412))
        (PORT d[8] (3142:3142:3142) (3375:3375:3375))
        (PORT d[9] (3605:3605:3605) (3694:3694:3694))
        (PORT d[10] (3358:3358:3358) (3479:3479:3479))
        (PORT d[11] (3807:3807:3807) (4026:4026:4026))
        (PORT d[12] (3528:3528:3528) (3763:3763:3763))
        (PORT clk (3003:3003:3003) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3103:3103:3103))
        (PORT clk (3003:3003:3003) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3070:3070:3070))
        (PORT d[0] (3772:3772:3772) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3071:3071:3071))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3071:3071:3071))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3071:3071:3071))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6040:6040:6040) (6145:6145:6145))
        (PORT d[1] (4267:4267:4267) (4373:4373:4373))
        (PORT d[2] (6107:6107:6107) (6118:6118:6118))
        (PORT d[3] (4854:4854:4854) (5057:5057:5057))
        (PORT d[4] (5416:5416:5416) (5382:5382:5382))
        (PORT d[5] (7777:7777:7777) (7749:7749:7749))
        (PORT d[6] (5626:5626:5626) (5837:5837:5837))
        (PORT d[7] (4704:4704:4704) (4825:4825:4825))
        (PORT d[8] (5020:5020:5020) (5085:5085:5085))
        (PORT d[9] (4272:4272:4272) (4372:4372:4372))
        (PORT d[10] (6620:6620:6620) (6862:6862:6862))
        (PORT d[11] (5683:5683:5683) (5605:5605:5605))
        (PORT d[12] (6702:6702:6702) (6643:6643:6643))
        (PORT clk (2515:2515:2515) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (PORT d[0] (3301:3301:3301) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3231:3231:3231))
        (PORT clk (3457:3457:3457) (3573:3573:3573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3781:3781:3781))
        (PORT d[1] (2834:2834:2834) (3034:3034:3034))
        (PORT d[2] (3738:3738:3738) (3918:3918:3918))
        (PORT d[3] (4218:4218:4218) (4371:4371:4371))
        (PORT d[4] (3166:3166:3166) (3370:3370:3370))
        (PORT d[5] (2285:2285:2285) (2405:2405:2405))
        (PORT d[6] (3435:3435:3435) (3612:3612:3612))
        (PORT d[7] (3759:3759:3759) (3940:3940:3940))
        (PORT d[8] (3677:3677:3677) (3983:3983:3983))
        (PORT d[9] (3985:3985:3985) (4084:4084:4084))
        (PORT d[10] (3517:3517:3517) (3757:3757:3757))
        (PORT d[11] (4057:4057:4057) (4236:4236:4236))
        (PORT d[12] (4581:4581:4581) (4831:4831:4831))
        (PORT clk (3453:3453:3453) (3569:3569:3569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2660:2660:2660))
        (PORT clk (3453:3453:3453) (3569:3569:3569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3457:3457:3457) (3573:3573:3573))
        (PORT d[0] (3247:3247:3247) (3291:3291:3291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3458:3458:3458) (3574:3574:3574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3458:3458:3458) (3574:3574:3574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3458:3458:3458) (3574:3574:3574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3458:3458:3458) (3574:3574:3574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6342:6342:6342) (6451:6451:6451))
        (PORT d[1] (4749:4749:4749) (4853:4853:4853))
        (PORT d[2] (5200:5200:5200) (5232:5232:5232))
        (PORT d[3] (4942:4942:4942) (5236:5236:5236))
        (PORT d[4] (5386:5386:5386) (5314:5314:5314))
        (PORT d[5] (7786:7786:7786) (7904:7904:7904))
        (PORT d[6] (5305:5305:5305) (5489:5489:5489))
        (PORT d[7] (4732:4732:4732) (4898:4898:4898))
        (PORT d[8] (6777:6777:6777) (6706:6706:6706))
        (PORT d[9] (5581:5581:5581) (5672:5672:5672))
        (PORT d[10] (6402:6402:6402) (6438:6438:6438))
        (PORT d[11] (5024:5024:5024) (5028:5028:5028))
        (PORT d[12] (8850:8850:8850) (8974:8974:8974))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (2263:2263:2263) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2504:2504:2504))
        (PORT clk (3064:3064:3064) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (2868:2868:2868))
        (PORT d[1] (2758:2758:2758) (2892:2892:2892))
        (PORT d[2] (2113:2113:2113) (2135:2135:2135))
        (PORT d[3] (2578:2578:2578) (2599:2599:2599))
        (PORT d[4] (2184:2184:2184) (2219:2219:2219))
        (PORT d[5] (2186:2186:2186) (2226:2226:2226))
        (PORT d[6] (2549:2549:2549) (2557:2557:2557))
        (PORT d[7] (2472:2472:2472) (2470:2470:2470))
        (PORT d[8] (3135:3135:3135) (3337:3337:3337))
        (PORT d[9] (2412:2412:2412) (2411:2411:2411))
        (PORT d[10] (2531:2531:2531) (2538:2538:2538))
        (PORT d[11] (2915:2915:2915) (2934:2934:2934))
        (PORT d[12] (3125:3125:3125) (3113:3113:3113))
        (PORT clk (3060:3060:3060) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2408:2408:2408))
        (PORT clk (3060:3060:3060) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3064:3064:3064) (3141:3141:3141))
        (PORT d[0] (3108:3108:3108) (3038:3038:3038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3142:3142:3142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3142:3142:3142))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4468:4468:4468) (4483:4483:4483))
        (PORT d[1] (4606:4606:4606) (4593:4593:4593))
        (PORT d[2] (4053:4053:4053) (4032:4032:4032))
        (PORT d[3] (2535:2535:2535) (2647:2647:2647))
        (PORT d[4] (2059:2059:2059) (2055:2055:2055))
        (PORT d[5] (1862:1862:1862) (1971:1971:1971))
        (PORT d[6] (4427:4427:4427) (4595:4595:4595))
        (PORT d[7] (2807:2807:2807) (2883:2883:2883))
        (PORT d[8] (6318:6318:6318) (6250:6250:6250))
        (PORT d[9] (2345:2345:2345) (2339:2339:2339))
        (PORT d[10] (7408:7408:7408) (7729:7729:7729))
        (PORT d[11] (4812:4812:4812) (4755:4755:4755))
        (PORT d[12] (8085:8085:8085) (8193:8193:8193))
        (PORT clk (2512:2512:2512) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (PORT d[0] (2571:2571:2571) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2623:2623:2623) (2572:2572:2572))
        (PORT datab (2604:2604:2604) (2570:2570:2570))
        (PORT datac (2218:2218:2218) (2094:2094:2094))
        (PORT datad (1015:1015:1015) (996:996:996))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1104:1104:1104))
        (PORT datab (2605:2605:2605) (2571:2571:2571))
        (PORT datac (2102:2102:2102) (2090:2090:2090))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2222:2222:2222) (2236:2236:2236))
        (PORT datab (3165:3165:3165) (3110:3110:3110))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1866:1866:1866) (1898:1898:1898))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3211:3211:3211))
        (PORT clk (2552:2552:2552) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3729:3729:3729) (3868:3868:3868))
        (PORT d[1] (3323:3323:3323) (3466:3466:3466))
        (PORT d[2] (3065:3065:3065) (3241:3241:3241))
        (PORT d[3] (3320:3320:3320) (3416:3416:3416))
        (PORT d[4] (2318:2318:2318) (2453:2453:2453))
        (PORT d[5] (3578:3578:3578) (3587:3587:3587))
        (PORT d[6] (3739:3739:3739) (3750:3750:3750))
        (PORT d[7] (2925:2925:2925) (3004:3004:3004))
        (PORT d[8] (2388:2388:2388) (2546:2546:2546))
        (PORT d[9] (3277:3277:3277) (3305:3305:3305))
        (PORT d[10] (2285:2285:2285) (2393:2393:2393))
        (PORT d[11] (3399:3399:3399) (3578:3578:3578))
        (PORT d[12] (3240:3240:3240) (3336:3336:3336))
        (PORT clk (2548:2548:2548) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2322:2322:2322))
        (PORT clk (2548:2548:2548) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2565:2565:2565))
        (PORT d[0] (3500:3500:3500) (3501:3501:3501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5206:5206:5206) (5230:5230:5230))
        (PORT d[1] (5050:5050:5050) (5018:5018:5018))
        (PORT d[2] (5900:5900:5900) (5961:5961:5961))
        (PORT d[3] (3876:3876:3876) (3965:3965:3965))
        (PORT d[4] (6323:6323:6323) (6110:6110:6110))
        (PORT d[5] (5676:5676:5676) (5601:5601:5601))
        (PORT d[6] (3759:3759:3759) (3893:3893:3893))
        (PORT d[7] (3169:3169:3169) (3264:3264:3264))
        (PORT d[8] (4606:4606:4606) (4624:4624:4624))
        (PORT d[9] (4503:4503:4503) (4562:4562:4562))
        (PORT d[10] (6186:6186:6186) (6387:6387:6387))
        (PORT d[11] (5390:5390:5390) (5330:5330:5330))
        (PORT d[12] (6146:6146:6146) (6058:6058:6058))
        (PORT clk (2481:2481:2481) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2473:2473:2473))
        (PORT d[0] (4779:4779:4779) (4747:4747:4747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1591:1591:1591))
        (PORT clk (2645:2645:2645) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1600:1600:1600))
        (PORT d[1] (2195:2195:2195) (2237:2237:2237))
        (PORT d[2] (1576:1576:1576) (1614:1614:1614))
        (PORT d[3] (1772:1772:1772) (1790:1790:1790))
        (PORT d[4] (1541:1541:1541) (1579:1579:1579))
        (PORT d[5] (1763:1763:1763) (1780:1780:1780))
        (PORT d[6] (1752:1752:1752) (1773:1773:1773))
        (PORT d[7] (1826:1826:1826) (1843:1843:1843))
        (PORT d[8] (2218:2218:2218) (2234:2234:2234))
        (PORT d[9] (2123:2123:2123) (2141:2141:2141))
        (PORT d[10] (1848:1848:1848) (1858:1858:1858))
        (PORT d[11] (1483:1483:1483) (1518:1518:1518))
        (PORT d[12] (1548:1548:1548) (1583:1583:1583))
        (PORT clk (2641:2641:2641) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1670:1670:1670))
        (PORT clk (2641:2641:2641) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2686:2686:2686))
        (PORT d[0] (2373:2373:2373) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (4104:4104:4104))
        (PORT d[1] (4937:4937:4937) (4862:4862:4862))
        (PORT d[2] (2644:2644:2644) (2617:2617:2617))
        (PORT d[3] (3749:3749:3749) (3914:3914:3914))
        (PORT d[4] (4543:4543:4543) (4493:4493:4493))
        (PORT d[5] (5491:5491:5491) (5502:5502:5502))
        (PORT d[6] (3376:3376:3376) (3483:3483:3483))
        (PORT d[7] (2421:2421:2421) (2453:2453:2453))
        (PORT d[8] (4535:4535:4535) (4467:4467:4467))
        (PORT d[9] (4215:4215:4215) (4253:4253:4253))
        (PORT d[10] (4675:4675:4675) (4807:4807:4807))
        (PORT d[11] (4514:4514:4514) (4434:4434:4434))
        (PORT d[12] (4587:4587:4587) (4527:4527:4527))
        (PORT clk (2473:2473:2473) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2465:2465:2465))
        (PORT d[0] (5927:5927:5927) (5958:5958:5958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2603:2603:2603))
        (PORT clk (2544:2544:2544) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2318:2318:2318))
        (PORT d[1] (2850:2850:2850) (2874:2874:2874))
        (PORT d[2] (2303:2303:2303) (2345:2345:2345))
        (PORT d[3] (2793:2793:2793) (2795:2795:2795))
        (PORT d[4] (1529:1529:1529) (1597:1597:1597))
        (PORT d[5] (2402:2402:2402) (2408:2408:2408))
        (PORT d[6] (2867:2867:2867) (2882:2882:2882))
        (PORT d[7] (2210:2210:2210) (2232:2232:2232))
        (PORT d[8] (2486:2486:2486) (2529:2529:2529))
        (PORT d[9] (2197:2197:2197) (2216:2216:2216))
        (PORT d[10] (2171:2171:2171) (2234:2234:2234))
        (PORT d[11] (2498:2498:2498) (2509:2509:2509))
        (PORT d[12] (2592:2592:2592) (2648:2648:2648))
        (PORT clk (2540:2540:2540) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2246:2246:2246))
        (PORT clk (2540:2540:2540) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2549:2549:2549))
        (PORT d[0] (2971:2971:2971) (2902:2902:2902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4024:4024:4024) (3974:3974:3974))
        (PORT d[1] (3955:3955:3955) (3906:3906:3906))
        (PORT d[2] (4807:4807:4807) (4836:4836:4836))
        (PORT d[3] (3025:3025:3025) (3198:3198:3198))
        (PORT d[4] (4219:4219:4219) (4164:4164:4164))
        (PORT d[5] (4118:4118:4118) (4034:4034:4034))
        (PORT d[6] (4837:4837:4837) (5041:5041:5041))
        (PORT d[7] (4631:4631:4631) (4597:4597:4597))
        (PORT d[8] (4161:4161:4161) (4087:4087:4087))
        (PORT d[9] (3511:3511:3511) (3555:3555:3555))
        (PORT d[10] (4632:4632:4632) (4747:4747:4747))
        (PORT d[11] (4150:4150:4150) (4059:4059:4059))
        (PORT d[12] (4233:4233:4233) (4165:4165:4165))
        (PORT clk (2505:2505:2505) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2497:2497:2497))
        (PORT d[0] (2381:2381:2381) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2879:2879:2879))
        (PORT clk (3130:3130:3130) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (3924:3924:3924))
        (PORT d[1] (3212:3212:3212) (3415:3415:3415))
        (PORT d[2] (3397:3397:3397) (3509:3509:3509))
        (PORT d[3] (3391:3391:3391) (3522:3522:3522))
        (PORT d[4] (2086:2086:2086) (2220:2220:2220))
        (PORT d[5] (2710:2710:2710) (2877:2877:2877))
        (PORT d[6] (2972:2972:2972) (3085:3085:3085))
        (PORT d[7] (3713:3713:3713) (3915:3915:3915))
        (PORT d[8] (3529:3529:3529) (3798:3798:3798))
        (PORT d[9] (3884:3884:3884) (4016:4016:4016))
        (PORT d[10] (3128:3128:3128) (3340:3340:3340))
        (PORT d[11] (3380:3380:3380) (3534:3534:3534))
        (PORT d[12] (2807:2807:2807) (2990:2990:2990))
        (PORT clk (3126:3126:3126) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2104:2104:2104))
        (PORT clk (3126:3126:3126) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3130:3130:3130) (3220:3220:3220))
        (PORT d[0] (2741:2741:2741) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3221:3221:3221))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3221:3221:3221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3221:3221:3221))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3131:3131:3131) (3221:3221:3221))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4850:4850:4850) (4922:4922:4922))
        (PORT d[1] (4996:4996:4996) (5094:5094:5094))
        (PORT d[2] (5977:5977:5977) (6079:6079:6079))
        (PORT d[3] (5048:5048:5048) (5243:5243:5243))
        (PORT d[4] (6003:6003:6003) (6010:6010:6010))
        (PORT d[5] (6315:6315:6315) (6382:6382:6382))
        (PORT d[6] (4401:4401:4401) (4506:4506:4506))
        (PORT d[7] (5412:5412:5412) (5441:5441:5441))
        (PORT d[8] (5377:5377:5377) (5317:5317:5317))
        (PORT d[9] (4621:4621:4621) (4670:4670:4670))
        (PORT d[10] (4994:4994:4994) (5040:5040:5040))
        (PORT d[11] (5173:5173:5173) (5198:5198:5198))
        (PORT d[12] (5434:5434:5434) (5394:5394:5394))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (PORT d[0] (3917:3917:3917) (3937:3937:3937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1385:1385:1385))
        (PORT datab (2054:2054:2054) (2080:2080:2080))
        (PORT datac (4782:4782:4782) (4723:4723:4723))
        (PORT datad (2281:2281:2281) (2277:2277:2277))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1671:1671:1671) (1709:1709:1709))
        (PORT datab (1038:1038:1038) (1043:1043:1043))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (2021:2021:2021) (2034:2034:2034))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2616:2616:2616))
        (PORT clk (2525:2525:2525) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2590:2590:2590))
        (PORT d[1] (2797:2797:2797) (2824:2824:2824))
        (PORT d[2] (2621:2621:2621) (2657:2657:2657))
        (PORT d[3] (2788:2788:2788) (2791:2791:2791))
        (PORT d[4] (2613:2613:2613) (2638:2638:2638))
        (PORT d[5] (2777:2777:2777) (2781:2781:2781))
        (PORT d[6] (2773:2773:2773) (2779:2779:2779))
        (PORT d[7] (2880:2880:2880) (2875:2875:2875))
        (PORT d[8] (2540:2540:2540) (2553:2553:2553))
        (PORT d[9] (2570:2570:2570) (2591:2591:2591))
        (PORT d[10] (2151:2151:2151) (2213:2213:2213))
        (PORT d[11] (2537:2537:2537) (2572:2572:2572))
        (PORT d[12] (2572:2572:2572) (2626:2626:2626))
        (PORT clk (2521:2521:2521) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2169:2169:2169))
        (PORT clk (2521:2521:2521) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2526:2526:2526))
        (PORT d[0] (2798:2798:2798) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3612:3612:3612))
        (PORT d[1] (3614:3614:3614) (3569:3569:3569))
        (PORT d[2] (4826:4826:4826) (4872:4872:4872))
        (PORT d[3] (2961:2961:2961) (3117:3117:3117))
        (PORT d[4] (3831:3831:3831) (3779:3779:3779))
        (PORT d[5] (3797:3797:3797) (3726:3726:3726))
        (PORT d[6] (4454:4454:4454) (4654:4654:4654))
        (PORT d[7] (4563:4563:4563) (4542:4542:4542))
        (PORT d[8] (3839:3839:3839) (3766:3766:3766))
        (PORT d[9] (3473:3473:3473) (3516:3516:3516))
        (PORT d[10] (4888:4888:4888) (5013:5013:5013))
        (PORT d[11] (3797:3797:3797) (3712:3712:3712))
        (PORT d[12] (3877:3877:3877) (3813:3813:3813))
        (PORT clk (2512:2512:2512) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2506:2506:2506))
        (PORT d[0] (3168:3168:3168) (3274:3274:3274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2295:2295:2295))
        (PORT clk (2589:2589:2589) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1935:1935:1935))
        (PORT d[1] (2516:2516:2516) (2556:2556:2556))
        (PORT d[2] (1952:1952:1952) (1993:1993:1993))
        (PORT d[3] (2112:2112:2112) (2129:2129:2129))
        (PORT d[4] (1901:1901:1901) (1941:1941:1941))
        (PORT d[5] (2105:2105:2105) (2116:2116:2116))
        (PORT d[6] (2093:2093:2093) (2112:2112:2112))
        (PORT d[7] (1881:1881:1881) (1904:1904:1904))
        (PORT d[8] (2830:2830:2830) (2867:2867:2867))
        (PORT d[9] (2204:2204:2204) (2224:2224:2224))
        (PORT d[10] (2190:2190:2190) (2250:2250:2250))
        (PORT d[11] (1855:1855:1855) (1900:1900:1900))
        (PORT d[12] (1903:1903:1903) (1954:1954:1954))
        (PORT clk (2585:2585:2585) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2126:2126:2126))
        (PORT clk (2585:2585:2585) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2615:2615:2615))
        (PORT d[0] (2830:2830:2830) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4044:4044:4044) (4019:4019:4019))
        (PORT d[1] (4031:4031:4031) (3988:3988:3988))
        (PORT d[2] (5141:5141:5141) (5182:5182:5182))
        (PORT d[3] (3413:3413:3413) (3581:3581:3581))
        (PORT d[4] (4192:4192:4192) (4142:4142:4142))
        (PORT d[5] (4135:4135:4135) (4051:4051:4051))
        (PORT d[6] (3353:3353:3353) (3460:3460:3460))
        (PORT d[7] (4676:4676:4676) (4659:4659:4659))
        (PORT d[8] (4186:4186:4186) (4115:4115:4115))
        (PORT d[9] (3886:3886:3886) (3926:3926:3926))
        (PORT d[10] (4292:4292:4292) (4416:4416:4416))
        (PORT d[11] (4160:4160:4160) (4080:4080:4080))
        (PORT d[12] (4240:4240:4240) (4181:4181:4181))
        (PORT clk (2493:2493:2493) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2488:2488:2488))
        (PORT d[0] (3884:3884:3884) (3946:3946:3946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1454:1454:1454))
        (PORT datab (1626:1626:1626) (1590:1590:1590))
        (PORT datac (4785:4785:4785) (4727:4727:4727))
        (PORT datad (2019:2019:2019) (2032:2032:2032))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3511:3511:3511))
        (PORT clk (2548:2548:2548) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2758:2758:2758))
        (PORT d[1] (3361:3361:3361) (3507:3507:3507))
        (PORT d[2] (3329:3329:3329) (3455:3455:3455))
        (PORT d[3] (3369:3369:3369) (3467:3467:3467))
        (PORT d[4] (2333:2333:2333) (2470:2470:2470))
        (PORT d[5] (3167:3167:3167) (3179:3179:3179))
        (PORT d[6] (3654:3654:3654) (3662:3662:3662))
        (PORT d[7] (2924:2924:2924) (3003:3003:3003))
        (PORT d[8] (2775:2775:2775) (2931:2931:2931))
        (PORT d[9] (3311:3311:3311) (3345:3345:3345))
        (PORT d[10] (2270:2270:2270) (2375:2375:2375))
        (PORT d[11] (3399:3399:3399) (3579:3579:3579))
        (PORT d[12] (3070:3070:3070) (3263:3263:3263))
        (PORT clk (2544:2544:2544) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2429:2429:2429))
        (PORT clk (2544:2544:2544) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2545:2545:2545))
        (PORT d[0] (3110:3110:3110) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (5217:5217:5217))
        (PORT d[1] (5058:5058:5058) (5034:5034:5034))
        (PORT d[2] (5892:5892:5892) (5952:5952:5952))
        (PORT d[3] (3868:3868:3868) (3957:3957:3957))
        (PORT d[4] (6322:6322:6322) (6110:6110:6110))
        (PORT d[5] (5676:5676:5676) (5600:5600:5600))
        (PORT d[6] (3744:3744:3744) (3887:3887:3887))
        (PORT d[7] (3186:3186:3186) (3283:3283:3283))
        (PORT d[8] (4584:4584:4584) (4603:4603:4603))
        (PORT d[9] (4186:4186:4186) (4253:4253:4253))
        (PORT d[10] (6155:6155:6155) (6352:6352:6352))
        (PORT d[11] (5423:5423:5423) (5357:5357:5357))
        (PORT d[12] (6137:6137:6137) (6048:6048:6048))
        (PORT clk (2486:2486:2486) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (PORT d[0] (4295:4295:4295) (4375:4375:4375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (3858:3858:3858))
        (PORT clk (3615:3615:3615) (3747:3747:3747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4430:4430:4430) (4606:4606:4606))
        (PORT d[1] (3197:3197:3197) (3385:3385:3385))
        (PORT d[2] (3155:3155:3155) (3353:3353:3353))
        (PORT d[3] (4240:4240:4240) (4415:4415:4415))
        (PORT d[4] (3051:3051:3051) (3208:3208:3208))
        (PORT d[5] (4146:4146:4146) (4258:4258:4258))
        (PORT d[6] (3743:3743:3743) (3927:3927:3927))
        (PORT d[7] (4503:4503:4503) (4743:4743:4743))
        (PORT d[8] (3302:3302:3302) (3570:3570:3570))
        (PORT d[9] (4422:4422:4422) (4507:4507:4507))
        (PORT d[10] (3090:3090:3090) (3233:3233:3233))
        (PORT d[11] (3515:3515:3515) (3725:3725:3725))
        (PORT d[12] (3625:3625:3625) (3810:3810:3810))
        (PORT clk (3611:3611:3611) (3743:3743:3743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2274:2274:2274))
        (PORT clk (3611:3611:3611) (3743:3743:3743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3615:3615:3615) (3747:3747:3747))
        (PORT d[0] (2883:2883:2883) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3616:3616:3616) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3616:3616:3616) (3748:3748:3748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3616:3616:3616) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3616:3616:3616) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6617:6617:6617) (6710:6710:6710))
        (PORT d[1] (5839:5839:5839) (5893:5893:5893))
        (PORT d[2] (5567:5567:5567) (5660:5660:5660))
        (PORT d[3] (4549:4549:4549) (4802:4802:4802))
        (PORT d[4] (6338:6338:6338) (6362:6362:6362))
        (PORT d[5] (3193:3193:3193) (3423:3423:3423))
        (PORT d[6] (4943:4943:4943) (5032:5032:5032))
        (PORT d[7] (5403:5403:5403) (5454:5454:5454))
        (PORT d[8] (6616:6616:6616) (6510:6510:6510))
        (PORT d[9] (5688:5688:5688) (5777:5777:5777))
        (PORT d[10] (5411:5411:5411) (5501:5501:5501))
        (PORT d[11] (5408:5408:5408) (5429:5429:5429))
        (PORT d[12] (7147:7147:7147) (7035:7035:7035))
        (PORT clk (2424:2424:2424) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2409:2409:2409))
        (PORT d[0] (3695:3695:3695) (3839:3839:3839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (4823:4823:4823) (4767:4767:4767))
        (PORT datac (2200:2200:2200) (2170:2170:2170))
        (PORT datad (2477:2477:2477) (2418:2418:2418))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[1\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (462:462:462))
        (PORT datab (3166:3166:3166) (3110:3110:3110))
        (PORT datac (864:864:864) (847:847:847))
        (PORT datad (882:882:882) (853:853:853))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2610:2610:2610) (2587:2587:2587))
        (PORT datad (1918:1918:1918) (1885:1885:1885))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2482:2482:2482) (2617:2617:2617))
        (PORT datac (1387:1387:1387) (1439:1439:1439))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ov7670_data\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (633:633:633) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3982:3982:3982) (4313:4313:4313))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|latched_d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2718:2718:2718))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_capture\|d_latch\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3470:3470:3470))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1187:1187:1187) (1200:1200:1200))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (3043:3043:3043))
        (PORT clk (2856:2856:2856) (2857:2857:2857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2577:2577:2577))
        (PORT d[1] (3347:3347:3347) (3451:3451:3451))
        (PORT d[2] (3812:3812:3812) (4028:4028:4028))
        (PORT d[3] (3685:3685:3685) (3777:3777:3777))
        (PORT d[4] (2643:2643:2643) (2819:2819:2819))
        (PORT d[5] (2820:2820:2820) (2800:2800:2800))
        (PORT d[6] (3741:3741:3741) (3871:3871:3871))
        (PORT d[7] (2848:2848:2848) (2887:2887:2887))
        (PORT d[8] (2844:2844:2844) (3050:3050:3050))
        (PORT d[9] (3661:3661:3661) (3731:3731:3731))
        (PORT d[10] (3059:3059:3059) (3190:3190:3190))
        (PORT d[11] (4030:4030:4030) (4225:4225:4225))
        (PORT d[12] (3516:3516:3516) (3755:3755:3755))
        (PORT clk (2852:2852:2852) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (2113:2113:2113))
        (PORT clk (2852:2852:2852) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2857:2857:2857))
        (PORT d[0] (3485:3485:3485) (3498:3498:3498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2858:2858:2858))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2858:2858:2858))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2857:2857:2857) (2858:2858:2858))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (4944:4944:4944))
        (PORT d[1] (5357:5357:5357) (5457:5457:5457))
        (PORT d[2] (6564:6564:6564) (6627:6627:6627))
        (PORT d[3] (4580:4580:4580) (4671:4671:4671))
        (PORT d[4] (6192:6192:6192) (6171:6171:6171))
        (PORT d[5] (3019:3019:3019) (3174:3174:3174))
        (PORT d[6] (4560:4560:4560) (4712:4712:4712))
        (PORT d[7] (4448:4448:4448) (4526:4526:4526))
        (PORT d[8] (4671:4671:4671) (4697:4697:4697))
        (PORT d[9] (2490:2490:2490) (2564:2564:2564))
        (PORT d[10] (5018:5018:5018) (5174:5174:5174))
        (PORT d[11] (6538:6538:6538) (6476:6476:6476))
        (PORT d[12] (6665:6665:6665) (6617:6617:6617))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (PORT d[0] (4734:4734:4734) (4667:4667:4667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (3385:3385:3385))
        (PORT clk (2782:2782:2782) (2790:2790:2790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2349:2349:2349))
        (PORT d[1] (2977:2977:2977) (3084:3084:3084))
        (PORT d[2] (3818:3818:3818) (4034:4034:4034))
        (PORT d[3] (3639:3639:3639) (3732:3732:3732))
        (PORT d[4] (2996:2996:2996) (3167:3167:3167))
        (PORT d[5] (2795:2795:2795) (2772:2772:2772))
        (PORT d[6] (3680:3680:3680) (3766:3766:3766))
        (PORT d[7] (2900:2900:2900) (2945:2945:2945))
        (PORT d[8] (2788:2788:2788) (2986:2986:2986))
        (PORT d[9] (3407:3407:3407) (3487:3487:3487))
        (PORT d[10] (2659:2659:2659) (2795:2795:2795))
        (PORT d[11] (3753:3753:3753) (3968:3968:3968))
        (PORT d[12] (3496:3496:3496) (3732:3732:3732))
        (PORT clk (2778:2778:2778) (2786:2786:2786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3142:3142:3142))
        (PORT clk (2778:2778:2778) (2786:2786:2786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2790:2790:2790))
        (PORT d[0] (3887:3887:3887) (3773:3773:3773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2791:2791:2791))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2791:2791:2791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2791:2791:2791))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2791:2791:2791))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4883:4883:4883) (4938:4938:4938))
        (PORT d[1] (5323:5323:5323) (5421:5421:5421))
        (PORT d[2] (6875:6875:6875) (6928:6928:6928))
        (PORT d[3] (4946:4946:4946) (5035:5035:5035))
        (PORT d[4] (6157:6157:6157) (6134:6134:6134))
        (PORT d[5] (3045:3045:3045) (3176:3176:3176))
        (PORT d[6] (4538:4538:4538) (4687:4687:4687))
        (PORT d[7] (4263:4263:4263) (4355:4355:4355))
        (PORT d[8] (4948:4948:4948) (4966:4966:4966))
        (PORT d[9] (2465:2465:2465) (2536:2536:2536))
        (PORT d[10] (7370:7370:7370) (7613:7613:7613))
        (PORT d[11] (6825:6825:6825) (6752:6752:6752))
        (PORT d[12] (6298:6298:6298) (6254:6254:6254))
        (PORT clk (2486:2486:2486) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (PORT d[0] (3970:3970:3970) (4049:4049:4049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3329:3329:3329))
        (PORT clk (2763:2763:2763) (2773:2773:2773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2709:2709:2709))
        (PORT d[1] (2602:2602:2602) (2718:2718:2718))
        (PORT d[2] (3477:3477:3477) (3696:3696:3696))
        (PORT d[3] (3368:3368:3368) (3472:3472:3472))
        (PORT d[4] (2693:2693:2693) (2858:2858:2858))
        (PORT d[5] (3479:3479:3479) (3484:3484:3484))
        (PORT d[6] (3708:3708:3708) (3792:3792:3792))
        (PORT d[7] (3469:3469:3469) (3495:3495:3495))
        (PORT d[8] (2859:2859:2859) (3064:3064:3064))
        (PORT d[9] (3702:3702:3702) (3772:3772:3772))
        (PORT d[10] (2639:2639:2639) (2777:2777:2777))
        (PORT d[11] (3759:3759:3759) (3975:3975:3975))
        (PORT d[12] (3571:3571:3571) (3816:3816:3816))
        (PORT clk (2759:2759:2759) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2811:2811:2811))
        (PORT clk (2759:2759:2759) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2773:2773:2773))
        (PORT d[0] (3153:3153:3153) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2774:2774:2774))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2774:2774:2774))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2774:2774:2774))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5939:5939:5939) (6031:6031:6031))
        (PORT d[1] (5001:5001:5001) (5103:5103:5103))
        (PORT d[2] (6850:6850:6850) (6857:6857:6857))
        (PORT d[3] (3534:3534:3534) (3672:3672:3672))
        (PORT d[4] (5801:5801:5801) (5778:5778:5778))
        (PORT d[5] (2683:2683:2683) (2819:2819:2819))
        (PORT d[6] (5985:5985:5985) (6202:6202:6202))
        (PORT d[7] (4283:4283:4283) (4377:4377:4377))
        (PORT d[8] (5063:5063:5063) (5130:5130:5130))
        (PORT d[9] (2488:2488:2488) (2562:2562:2562))
        (PORT d[10] (7323:7323:7323) (7562:7562:7562))
        (PORT d[11] (6880:6880:6880) (6814:6814:6814))
        (PORT d[12] (5967:5967:5967) (5924:5924:5924))
        (PORT clk (2500:2500:2500) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2492:2492:2492))
        (PORT d[0] (4063:4063:4063) (3959:3959:3959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3081:3081:3081))
        (PORT clk (3420:3420:3420) (3523:3523:3523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (3877:3877:3877))
        (PORT d[1] (2502:2502:2502) (2670:2670:2670))
        (PORT d[2] (3732:3732:3732) (3923:3923:3923))
        (PORT d[3] (4152:4152:4152) (4316:4316:4316))
        (PORT d[4] (2421:2421:2421) (2597:2597:2597))
        (PORT d[5] (2080:2080:2080) (2229:2229:2229))
        (PORT d[6] (3318:3318:3318) (3454:3454:3454))
        (PORT d[7] (3415:3415:3415) (3596:3596:3596))
        (PORT d[8] (3648:3648:3648) (3949:3949:3949))
        (PORT d[9] (4686:4686:4686) (4773:4773:4773))
        (PORT d[10] (3194:3194:3194) (3406:3406:3406))
        (PORT d[11] (3684:3684:3684) (3832:3832:3832))
        (PORT d[12] (3132:3132:3132) (3309:3309:3309))
        (PORT clk (3416:3416:3416) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2203:2203:2203))
        (PORT clk (3416:3416:3416) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3523:3523:3523))
        (PORT d[0] (2821:2821:2821) (2834:2834:2834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3524:3524:3524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3524:3524:3524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3524:3524:3524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3524:3524:3524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6755:6755:6755) (6863:6863:6863))
        (PORT d[1] (5091:5091:5091) (5195:5195:5195))
        (PORT d[2] (5581:5581:5581) (5616:5616:5616))
        (PORT d[3] (5662:5662:5662) (5942:5942:5942))
        (PORT d[4] (5765:5765:5765) (5694:5694:5694))
        (PORT d[5] (7039:7039:7039) (7101:7101:7101))
        (PORT d[6] (4887:4887:4887) (5029:5029:5029))
        (PORT d[7] (5426:5426:5426) (5582:5582:5582))
        (PORT d[8] (6124:6124:6124) (6066:6066:6066))
        (PORT d[9] (6342:6342:6342) (6425:6425:6425))
        (PORT d[10] (4726:4726:4726) (4896:4896:4896))
        (PORT d[11] (5416:5416:5416) (5425:5425:5425))
        (PORT d[12] (8864:8864:8864) (8995:8995:8995))
        (PORT clk (2487:2487:2487) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (PORT d[0] (4656:4656:4656) (4671:4671:4671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2013:2013:2013) (2067:2067:2067))
        (PORT datab (2039:2039:2039) (2064:2064:2064))
        (PORT datac (2711:2711:2711) (2848:2848:2848))
        (PORT datad (2038:2038:2038) (1927:1927:1927))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3103:3103:3103) (3235:3235:3235))
        (PORT datab (3184:3184:3184) (3139:3139:3139))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1973:1973:1973) (2008:2008:2008))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3339:3339:3339))
        (PORT clk (3079:3079:3079) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2804:2804:2804))
        (PORT d[1] (3173:3173:3173) (3374:3374:3374))
        (PORT d[2] (3077:3077:3077) (3190:3190:3190))
        (PORT d[3] (3399:3399:3399) (3529:3529:3529))
        (PORT d[4] (2077:2077:2077) (2210:2210:2210))
        (PORT d[5] (2420:2420:2420) (2586:2586:2586))
        (PORT d[6] (3011:3011:3011) (3126:3126:3126))
        (PORT d[7] (3708:3708:3708) (3910:3910:3910))
        (PORT d[8] (3554:3554:3554) (3815:3815:3815))
        (PORT d[9] (4109:4109:4109) (4198:4198:4198))
        (PORT d[10] (3174:3174:3174) (3380:3380:3380))
        (PORT d[11] (3347:3347:3347) (3499:3499:3499))
        (PORT d[12] (3077:3077:3077) (3210:3210:3210))
        (PORT clk (3075:3075:3075) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2742:2742:2742))
        (PORT clk (3075:3075:3075) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3079:3079:3079) (3160:3160:3160))
        (PORT d[0] (3407:3407:3407) (3373:3373:3373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3161:3161:3161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6162:6162:6162) (6236:6236:6236))
        (PORT d[1] (4684:4684:4684) (4700:4700:4700))
        (PORT d[2] (5969:5969:5969) (6071:6071:6071))
        (PORT d[3] (5052:5052:5052) (5227:5227:5227))
        (PORT d[4] (6020:6020:6020) (6027:6027:6027))
        (PORT d[5] (5963:5963:5963) (6028:6028:6028))
        (PORT d[6] (4094:4094:4094) (4204:4204:4204))
        (PORT d[7] (5045:5045:5045) (5080:5080:5080))
        (PORT d[8] (5060:5060:5060) (5006:5006:5006))
        (PORT d[9] (4554:4554:4554) (4598:4598:4598))
        (PORT d[10] (4972:4972:4972) (5014:5014:5014))
        (PORT d[11] (5152:5152:5152) (5178:5178:5178))
        (PORT d[12] (5460:5460:5460) (5421:5421:5421))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (5008:5008:5008) (5061:5061:5061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3072:3072:3072))
        (PORT clk (3176:3176:3176) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2566:2566:2566))
        (PORT d[1] (2463:2463:2463) (2627:2627:2627))
        (PORT d[2] (3789:3789:3789) (3895:3895:3895))
        (PORT d[3] (3468:3468:3468) (3645:3645:3645))
        (PORT d[4] (2470:2470:2470) (2602:2602:2602))
        (PORT d[5] (2762:2762:2762) (2934:2934:2934))
        (PORT d[6] (3340:3340:3340) (3447:3447:3447))
        (PORT d[7] (3771:3771:3771) (3974:3974:3974))
        (PORT d[8] (3638:3638:3638) (3938:3938:3938))
        (PORT d[9] (4415:4415:4415) (4501:4501:4501))
        (PORT d[10] (3123:3123:3123) (3326:3326:3326))
        (PORT d[11] (3639:3639:3639) (3782:3782:3782))
        (PORT d[12] (3100:3100:3100) (3276:3276:3276))
        (PORT clk (3172:3172:3172) (3271:3271:3271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2232:2232:2232))
        (PORT clk (3172:3172:3172) (3271:3271:3271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3176:3176:3176) (3275:3275:3275))
        (PORT d[0] (2969:2969:2969) (2863:2863:2863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3276:3276:3276))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3276:3276:3276))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3177:3177:3177) (3276:3276:3276))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6915:6915:6915) (6980:6980:6980))
        (PORT d[1] (4699:4699:4699) (4804:4804:4804))
        (PORT d[2] (4848:4848:4848) (4921:4921:4921))
        (PORT d[3] (5386:5386:5386) (5572:5572:5572))
        (PORT d[4] (6081:6081:6081) (6003:6003:6003))
        (PORT d[5] (6720:6720:6720) (6785:6785:6785))
        (PORT d[6] (4714:4714:4714) (4809:4809:4809))
        (PORT d[7] (5787:5787:5787) (5819:5819:5819))
        (PORT d[8] (5753:5753:5753) (5692:5692:5692))
        (PORT d[9] (4913:4913:4913) (4957:4957:4957))
        (PORT d[10] (5291:5291:5291) (5327:5327:5327))
        (PORT d[11] (5509:5509:5509) (5529:5529:5529))
        (PORT d[12] (5780:5780:5780) (5744:5744:5744))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (3574:3574:3574) (3606:3606:3606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2423:2423:2423))
        (PORT clk (3312:3312:3312) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2835:2835:2835))
        (PORT d[1] (2710:2710:2710) (2885:2885:2885))
        (PORT d[2] (2720:2720:2720) (2729:2729:2729))
        (PORT d[3] (2070:2070:2070) (2084:2084:2084))
        (PORT d[4] (2089:2089:2089) (2110:2110:2110))
        (PORT d[5] (2256:2256:2256) (2391:2391:2391))
        (PORT d[6] (2625:2625:2625) (2638:2638:2638))
        (PORT d[7] (3389:3389:3389) (3528:3528:3528))
        (PORT d[8] (3530:3530:3530) (3779:3779:3779))
        (PORT d[9] (2350:2350:2350) (2354:2354:2354))
        (PORT d[10] (3109:3109:3109) (3287:3287:3287))
        (PORT d[11] (2735:2735:2735) (2758:2758:2758))
        (PORT d[12] (3483:3483:3483) (3705:3705:3705))
        (PORT clk (3308:3308:3308) (3369:3369:3369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2171:2171:2171))
        (PORT clk (3308:3308:3308) (3369:3369:3369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3373:3373:3373))
        (PORT d[0] (2891:2891:2891) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3374:3374:3374))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3374:3374:3374))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3374:3374:3374))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (3621:3621:3621))
        (PORT d[1] (2578:2578:2578) (2617:2617:2617))
        (PORT d[2] (5136:5136:5136) (5163:5163:5163))
        (PORT d[3] (1543:1543:1543) (1589:1589:1589))
        (PORT d[4] (4633:4633:4633) (4593:4593:4593))
        (PORT d[5] (2326:2326:2326) (2368:2368:2368))
        (PORT d[6] (1455:1455:1455) (1490:1490:1490))
        (PORT d[7] (1459:1459:1459) (1475:1475:1475))
        (PORT d[8] (1133:1133:1133) (1175:1175:1175))
        (PORT d[9] (1387:1387:1387) (1402:1402:1402))
        (PORT d[10] (1198:1198:1198) (1251:1251:1251))
        (PORT d[11] (1820:1820:1820) (1854:1854:1854))
        (PORT d[12] (2501:2501:2501) (2541:2541:2541))
        (PORT clk (2516:2516:2516) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2507:2507:2507))
        (PORT d[0] (977:977:977) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3635:3635:3635))
        (PORT clk (2754:2754:2754) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (3656:3656:3656))
        (PORT d[1] (2979:2979:2979) (3083:3083:3083))
        (PORT d[2] (3804:3804:3804) (4015:4015:4015))
        (PORT d[3] (3351:3351:3351) (3449:3449:3449))
        (PORT d[4] (2997:2997:2997) (3174:3174:3174))
        (PORT d[5] (3458:3458:3458) (3456:3456:3456))
        (PORT d[6] (3685:3685:3685) (3765:3765:3765))
        (PORT d[7] (3191:3191:3191) (3229:3229:3229))
        (PORT d[8] (3107:3107:3107) (3306:3306:3306))
        (PORT d[9] (3725:3725:3725) (3792:3792:3792))
        (PORT d[10] (3055:3055:3055) (3185:3185:3185))
        (PORT d[11] (3745:3745:3745) (3946:3946:3946))
        (PORT d[12] (3500:3500:3500) (3737:3737:3737))
        (PORT clk (2750:2750:2750) (2745:2745:2745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3122:3122:3122))
        (PORT clk (2750:2750:2750) (2745:2745:2745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2749:2749:2749))
        (PORT d[0] (3768:3768:3768) (3753:3753:3753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2750:2750:2750))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2750:2750:2750))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2750:2750:2750))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (5279:5279:5279))
        (PORT d[1] (5002:5002:5002) (5104:5104:5104))
        (PORT d[2] (6832:6832:6832) (6838:6838:6838))
        (PORT d[3] (3562:3562:3562) (3702:3702:3702))
        (PORT d[4] (6087:6087:6087) (6053:6053:6053))
        (PORT d[5] (2691:2691:2691) (2828:2828:2828))
        (PORT d[6] (4136:4136:4136) (4321:4321:4321))
        (PORT d[7] (4283:4283:4283) (4377:4377:4377))
        (PORT d[8] (5027:5027:5027) (5093:5093:5093))
        (PORT d[9] (2670:2670:2670) (2707:2707:2707))
        (PORT d[10] (7337:7337:7337) (7578:7578:7578))
        (PORT d[11] (6905:6905:6905) (6841:6841:6841))
        (PORT d[12] (6620:6620:6620) (6575:6575:6575))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (4080:4080:4080) (3962:3962:3962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (2062:2062:2062))
        (PORT datab (1290:1290:1290) (1257:1257:1257))
        (PORT datac (3038:3038:3038) (3124:3124:3124))
        (PORT datad (2003:2003:2003) (2019:2019:2019))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2071:2071:2071) (2006:2006:2006))
        (PORT datab (2098:2098:2098) (1980:1980:1980))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2002:2002:2002) (2018:2018:2018))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3061:3061:3061))
        (PORT clk (2651:2651:2651) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1965:1965:1965))
        (PORT d[1] (3390:3390:3390) (3540:3540:3540))
        (PORT d[2] (3073:3073:3073) (3238:3238:3238))
        (PORT d[3] (3343:3343:3343) (3445:3445:3445))
        (PORT d[4] (2613:2613:2613) (2736:2736:2736))
        (PORT d[5] (2837:2837:2837) (2820:2820:2820))
        (PORT d[6] (3631:3631:3631) (3753:3753:3753))
        (PORT d[7] (2493:2493:2493) (2534:2534:2534))
        (PORT d[8] (3197:3197:3197) (3394:3394:3394))
        (PORT d[9] (4008:4008:4008) (4041:4041:4041))
        (PORT d[10] (2656:2656:2656) (2759:2759:2759))
        (PORT d[11] (3660:3660:3660) (3815:3815:3815))
        (PORT d[12] (3479:3479:3479) (3716:3716:3716))
        (PORT clk (2647:2647:2647) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2913:2913:2913))
        (PORT clk (2647:2647:2647) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2680:2680:2680))
        (PORT d[0] (3509:3509:3509) (3515:3515:3515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5487:5487:5487) (5506:5506:5506))
        (PORT d[1] (5749:5749:5749) (5723:5723:5723))
        (PORT d[2] (6849:6849:6849) (6869:6869:6869))
        (PORT d[3] (4214:4214:4214) (4304:4304:4304))
        (PORT d[4] (7010:7010:7010) (6791:6791:6791))
        (PORT d[5] (5974:5974:5974) (5890:5890:5890))
        (PORT d[6] (4160:4160:4160) (4312:4312:4312))
        (PORT d[7] (3574:3574:3574) (3673:3673:3673))
        (PORT d[8] (4696:4696:4696) (4724:4724:4724))
        (PORT d[9] (2916:2916:2916) (2999:2999:2999))
        (PORT d[10] (4726:4726:4726) (4891:4891:4891))
        (PORT d[11] (6113:6113:6113) (6047:6047:6047))
        (PORT d[12] (6525:6525:6525) (6436:6436:6436))
        (PORT clk (2446:2446:2446) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2437:2437:2437))
        (PORT d[0] (3230:3230:3230) (3351:3351:3351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3351:3351:3351))
        (PORT clk (2597:2597:2597) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2475:2475:2475))
        (PORT d[1] (2995:2995:2995) (3150:3150:3150))
        (PORT d[2] (3382:3382:3382) (3558:3558:3558))
        (PORT d[3] (3341:3341:3341) (3433:3433:3433))
        (PORT d[4] (2315:2315:2315) (2446:2446:2446))
        (PORT d[5] (3130:3130:3130) (3140:3140:3140))
        (PORT d[6] (3692:3692:3692) (3703:3703:3703))
        (PORT d[7] (2501:2501:2501) (2542:2542:2542))
        (PORT d[8] (2945:2945:2945) (3072:3072:3072))
        (PORT d[9] (3277:3277:3277) (3314:3314:3314))
        (PORT d[10] (2294:2294:2294) (2402:2402:2402))
        (PORT d[11] (3392:3392:3392) (3571:3571:3571))
        (PORT d[12] (3273:3273:3273) (3370:3370:3370))
        (PORT clk (2593:2593:2593) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (2974:2974:2974))
        (PORT clk (2593:2593:2593) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2597:2597:2597) (2599:2599:2599))
        (PORT d[0] (3610:3610:3610) (3516:3516:3516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5186:5186:5186) (5209:5209:5209))
        (PORT d[1] (5406:5406:5406) (5383:5383:5383))
        (PORT d[2] (5873:5873:5873) (5933:5933:5933))
        (PORT d[3] (3851:3851:3851) (3939:3939:3939))
        (PORT d[4] (6301:6301:6301) (6093:6093:6093))
        (PORT d[5] (5644:5644:5644) (5565:5565:5565))
        (PORT d[6] (3781:3781:3781) (3928:3928:3928))
        (PORT d[7] (3208:3208:3208) (3308:3308:3308))
        (PORT d[8] (4582:4582:4582) (4602:4602:4602))
        (PORT d[9] (4541:4541:4541) (4604:4604:4604))
        (PORT d[10] (6152:6152:6152) (6351:6351:6351))
        (PORT d[11] (5782:5782:5782) (5719:5719:5719))
        (PORT d[12] (6117:6117:6117) (6022:6022:6022))
        (PORT clk (2474:2474:2474) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2466:2466:2466))
        (PORT d[0] (2202:2202:2202) (2130:2130:2130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2099:2099:2099))
        (PORT clk (3232:3232:3232) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2807:2807:2807))
        (PORT d[1] (3115:3115:3115) (3255:3255:3255))
        (PORT d[2] (3049:3049:3049) (3047:3047:3047))
        (PORT d[3] (2426:2426:2426) (2444:2444:2444))
        (PORT d[4] (2116:2116:2116) (2134:2134:2134))
        (PORT d[5] (2296:2296:2296) (2433:2433:2433))
        (PORT d[6] (2602:2602:2602) (2612:2612:2612))
        (PORT d[7] (3396:3396:3396) (3535:3535:3535))
        (PORT d[8] (2769:2769:2769) (2785:2785:2785))
        (PORT d[9] (2018:2018:2018) (2027:2027:2027))
        (PORT d[10] (3369:3369:3369) (3542:3542:3542))
        (PORT d[11] (2772:2772:2772) (2794:2794:2794))
        (PORT d[12] (3510:3510:3510) (3733:3733:3733))
        (PORT clk (3228:3228:3228) (3285:3285:3285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2147:2147:2147))
        (PORT clk (3228:3228:3228) (3285:3285:3285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3232:3232:3232) (3289:3289:3289))
        (PORT d[0] (2861:2861:2861) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3233:3233:3233) (3290:3290:3290))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3233:3233:3233) (3290:3290:3290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3233:3233:3233) (3290:3290:3290))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3233:3233:3233) (3290:3290:3290))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3573:3573:3573))
        (PORT d[1] (2579:2579:2579) (2618:2618:2618))
        (PORT d[2] (1442:1442:1442) (1459:1459:1459))
        (PORT d[3] (1165:1165:1165) (1214:1214:1214))
        (PORT d[4] (4648:4648:4648) (4610:4610:4610))
        (PORT d[5] (2726:2726:2726) (2763:2763:2763))
        (PORT d[6] (1820:1820:1820) (1846:1846:1846))
        (PORT d[7] (1419:1419:1419) (1430:1430:1430))
        (PORT d[8] (3196:3196:3196) (3227:3227:3227))
        (PORT d[9] (1354:1354:1354) (1366:1366:1366))
        (PORT d[10] (1197:1197:1197) (1250:1250:1250))
        (PORT d[11] (1917:1917:1917) (1964:1964:1964))
        (PORT d[12] (2207:2207:2207) (2256:2256:2256))
        (PORT clk (2510:2510:2510) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2505:2505:2505))
        (PORT d[0] (3002:3002:3002) (3065:3065:3065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3023:3023:3023) (3095:3095:3095))
        (PORT datab (1644:1644:1644) (1627:1627:1627))
        (PORT datad (2005:2005:2005) (2020:2020:2020))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2383:2383:2383))
        (PORT clk (3248:3248:3248) (3288:3288:3288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3142:3142:3142))
        (PORT d[1] (2739:2739:2739) (2888:2888:2888))
        (PORT d[2] (2123:2123:2123) (2121:2121:2121))
        (PORT d[3] (2428:2428:2428) (2449:2449:2449))
        (PORT d[4] (2139:2139:2139) (2168:2168:2168))
        (PORT d[5] (1672:1672:1672) (1674:1674:1674))
        (PORT d[6] (2975:2975:2975) (2984:2984:2984))
        (PORT d[7] (2396:2396:2396) (2409:2409:2409))
        (PORT d[8] (2775:2775:2775) (2792:2792:2792))
        (PORT d[9] (2361:2361:2361) (2374:2374:2374))
        (PORT d[10] (3425:3425:3425) (3526:3526:3526))
        (PORT d[11] (2427:2427:2427) (2455:2455:2455))
        (PORT d[12] (2385:2385:2385) (2391:2391:2391))
        (PORT clk (3244:3244:3244) (3284:3284:3284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1831:1831:1831))
        (PORT clk (3244:3244:3244) (3284:3284:3284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3248:3248:3248) (3288:3288:3288))
        (PORT d[0] (2545:2545:2545) (2462:2462:2462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3249:3249:3249) (3289:3289:3289))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3249:3249:3249) (3289:3289:3289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3249:3249:3249) (3289:3289:3289))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3249:3249:3249) (3289:3289:3289))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3245:3245:3245))
        (PORT d[1] (1177:1177:1177) (1225:1225:1225))
        (PORT d[2] (2927:2927:2927) (2966:2966:2966))
        (PORT d[3] (5005:5005:5005) (5145:5145:5145))
        (PORT d[4] (1230:1230:1230) (1284:1284:1284))
        (PORT d[5] (1149:1149:1149) (1187:1187:1187))
        (PORT d[6] (1512:1512:1512) (1549:1549:1549))
        (PORT d[7] (3466:3466:3466) (3461:3461:3461))
        (PORT d[8] (2853:2853:2853) (2887:2887:2887))
        (PORT d[9] (841:841:841) (891:891:891))
        (PORT d[10] (871:871:871) (928:928:928))
        (PORT d[11] (2230:2230:2230) (2268:2268:2268))
        (PORT d[12] (1844:1844:1844) (1889:1889:1889))
        (PORT clk (2496:2496:2496) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2488:2488:2488))
        (PORT d[0] (4253:4253:4253) (4421:4421:4421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3247:3247:3247) (3345:3345:3345))
        (PORT datab (2040:2040:2040) (2065:2065:2065))
        (PORT datac (592:592:592) (578:578:578))
        (PORT datad (941:941:941) (901:901:901))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2747:2747:2747))
        (PORT clk (3164:3164:3164) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2096:2096:2096))
        (PORT d[1] (2025:2025:2025) (2043:2043:2043))
        (PORT d[2] (2023:2023:2023) (2034:2034:2034))
        (PORT d[3] (3179:3179:3179) (3195:3195:3195))
        (PORT d[4] (2413:2413:2413) (2445:2445:2445))
        (PORT d[5] (1653:1653:1653) (1658:1658:1658))
        (PORT d[6] (2749:2749:2749) (2768:2768:2768))
        (PORT d[7] (1972:1972:1972) (1976:1976:1976))
        (PORT d[8] (2044:2044:2044) (2070:2070:2070))
        (PORT d[9] (2723:2723:2723) (2734:2734:2734))
        (PORT d[10] (3061:3061:3061) (3165:3165:3165))
        (PORT d[11] (1903:1903:1903) (1909:1909:1909))
        (PORT d[12] (2056:2056:2056) (2066:2066:2066))
        (PORT clk (3160:3160:3160) (3257:3257:3257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1590:1590:1590))
        (PORT clk (3160:3160:3160) (3257:3257:3257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3164:3164:3164) (3261:3261:3261))
        (PORT d[0] (2305:2305:2305) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3262:3262:3262))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3262:3262:3262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3262:3262:3262))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3165:3165:3165) (3262:3262:3262))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2534:2534:2534))
        (PORT d[1] (3962:3962:3962) (3988:3988:3988))
        (PORT d[2] (2220:2220:2220) (2267:2267:2267))
        (PORT d[3] (4958:4958:4958) (5076:5076:5076))
        (PORT d[4] (1553:1553:1553) (1589:1589:1589))
        (PORT d[5] (1519:1519:1519) (1555:1555:1555))
        (PORT d[6] (2917:2917:2917) (2953:2953:2953))
        (PORT d[7] (3361:3361:3361) (3355:3355:3355))
        (PORT d[8] (2488:2488:2488) (2522:2522:2522))
        (PORT d[9] (2242:2242:2242) (2206:2206:2206))
        (PORT d[10] (3986:3986:3986) (4081:4081:4081))
        (PORT d[11] (1498:1498:1498) (1542:1542:1542))
        (PORT d[12] (1779:1779:1779) (1815:1815:1815))
        (PORT clk (2461:2461:2461) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (PORT d[0] (1136:1136:1136) (1071:1071:1071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3398:3398:3398))
        (PORT clk (3467:3467:3467) (3577:3577:3577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (3864:3864:3864))
        (PORT d[1] (2862:2862:2862) (3022:3022:3022))
        (PORT d[2] (4076:4076:4076) (4254:4254:4254))
        (PORT d[3] (4144:4144:4144) (4308:4308:4308))
        (PORT d[4] (2749:2749:2749) (2918:2918:2918))
        (PORT d[5] (2041:2041:2041) (2185:2185:2185))
        (PORT d[6] (3388:3388:3388) (3520:3520:3520))
        (PORT d[7] (3400:3400:3400) (3583:3583:3583))
        (PORT d[8] (3628:3628:3628) (3931:3931:3931))
        (PORT d[9] (4351:4351:4351) (4449:4449:4449))
        (PORT d[10] (3537:3537:3537) (3738:3738:3738))
        (PORT d[11] (4013:4013:4013) (4154:4154:4154))
        (PORT d[12] (3429:3429:3429) (3600:3600:3600))
        (PORT clk (3463:3463:3463) (3573:3573:3573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2674:2674:2674))
        (PORT clk (3463:3463:3463) (3573:3573:3573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3577:3577:3577))
        (PORT d[0] (3260:3260:3260) (3305:3305:3305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3468:3468:3468) (3578:3578:3578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3468:3468:3468) (3578:3578:3578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3468:3468:3468) (3578:3578:3578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3468:3468:3468) (3578:3578:3578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6720:6720:6720) (6826:6826:6826))
        (PORT d[1] (5116:5116:5116) (5222:5222:5222))
        (PORT d[2] (5553:5553:5553) (5586:5586:5586))
        (PORT d[3] (5282:5282:5282) (5572:5572:5572))
        (PORT d[4] (5737:5737:5737) (5664:5664:5664))
        (PORT d[5] (7039:7039:7039) (7101:7101:7101))
        (PORT d[6] (4849:4849:4849) (4985:4985:4985))
        (PORT d[7] (5088:5088:5088) (5253:5253:5253))
        (PORT d[8] (6481:6481:6481) (6417:6417:6417))
        (PORT d[9] (6304:6304:6304) (6384:6384:6384))
        (PORT d[10] (6043:6043:6043) (6080:6080:6080))
        (PORT d[11] (5422:5422:5422) (5419:5419:5419))
        (PORT d[12] (8892:8892:8892) (9026:9026:9026))
        (PORT clk (2489:2489:2489) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2479:2479:2479))
        (PORT d[0] (2543:2543:2543) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2069:2069:2069))
        (PORT datab (1043:1043:1043) (1007:1007:1007))
        (PORT datac (2106:2106:2106) (1986:1986:1986))
        (PORT datad (2002:2002:2002) (2017:2017:2017))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2411:2411:2411))
        (PORT clk (3241:3241:3241) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1709:1709:1709))
        (PORT d[1] (2654:2654:2654) (2648:2648:2648))
        (PORT d[2] (2122:2122:2122) (2120:2120:2120))
        (PORT d[3] (2800:2800:2800) (2820:2820:2820))
        (PORT d[4] (2126:2126:2126) (2155:2155:2155))
        (PORT d[5] (1691:1691:1691) (1690:1690:1690))
        (PORT d[6] (2951:2951:2951) (2957:2957:2957))
        (PORT d[7] (2449:2449:2449) (2461:2461:2461))
        (PORT d[8] (2453:2453:2453) (2478:2478:2478))
        (PORT d[9] (2362:2362:2362) (2375:2375:2375))
        (PORT d[10] (3418:3418:3418) (3518:3518:3518))
        (PORT d[11] (2307:2307:2307) (2302:2302:2302))
        (PORT d[12] (2405:2405:2405) (2411:2411:2411))
        (PORT clk (3237:3237:3237) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1574:1574:1574))
        (PORT clk (3237:3237:3237) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3241:3241:3241) (3279:3279:3279))
        (PORT d[0] (2290:2290:2290) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3242:3242:3242) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3242:3242:3242) (3280:3280:3280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3242:3242:3242) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3242:3242:3242) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2844:2844:2844))
        (PORT d[1] (2944:2944:2944) (2980:2980:2980))
        (PORT d[2] (2560:2560:2560) (2602:2602:2602))
        (PORT d[3] (5032:5032:5032) (5173:5173:5173))
        (PORT d[4] (1524:1524:1524) (1571:1571:1571))
        (PORT d[5] (1164:1164:1164) (1203:1203:1203))
        (PORT d[6] (1495:1495:1495) (1531:1531:1531))
        (PORT d[7] (3459:3459:3459) (3452:3452:3452))
        (PORT d[8] (2846:2846:2846) (2879:2879:2879))
        (PORT d[9] (2605:2605:2605) (2565:2565:2565))
        (PORT d[10] (1165:1165:1165) (1213:1213:1213))
        (PORT d[11] (2263:2263:2263) (2304:2304:2304))
        (PORT d[12] (1843:1843:1843) (1888:1888:1888))
        (PORT clk (2490:2490:2490) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2481:2481:2481))
        (PORT d[0] (1249:1249:1249) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3067:3067:3067))
        (PORT clk (3456:3456:3456) (3570:3570:3570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (4076:4076:4076))
        (PORT d[1] (2501:2501:2501) (2669:2669:2669))
        (PORT d[2] (4113:4113:4113) (4296:4296:4296))
        (PORT d[3] (4180:4180:4180) (4346:4346:4346))
        (PORT d[4] (2762:2762:2762) (2932:2932:2932))
        (PORT d[5] (2050:2050:2050) (2194:2194:2194))
        (PORT d[6] (2992:2992:2992) (3137:3137:3137))
        (PORT d[7] (3751:3751:3751) (3921:3921:3921))
        (PORT d[8] (3609:3609:3609) (3910:3910:3910))
        (PORT d[9] (4692:4692:4692) (4780:4780:4780))
        (PORT d[10] (3194:3194:3194) (3405:3405:3405))
        (PORT d[11] (3684:3684:3684) (3831:3831:3831))
        (PORT d[12] (3449:3449:3449) (3622:3622:3622))
        (PORT clk (3452:3452:3452) (3566:3566:3566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (2979:2979:2979))
        (PORT clk (3452:3452:3452) (3566:3566:3566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3570:3570:3570))
        (PORT d[0] (3651:3651:3651) (3610:3610:3610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3457:3457:3457) (3571:3571:3571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3457:3457:3457) (3571:3571:3571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3457:3457:3457) (3571:3571:3571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3457:3457:3457) (3571:3571:3571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6728:6728:6728) (6835:6835:6835))
        (PORT d[1] (5437:5437:5437) (5537:5537:5537))
        (PORT d[2] (5894:5894:5894) (5923:5923:5923))
        (PORT d[3] (5644:5644:5644) (5926:5926:5926))
        (PORT d[4] (5745:5745:5745) (5673:5673:5673))
        (PORT d[5] (7063:7063:7063) (7128:7128:7128))
        (PORT d[6] (5226:5226:5226) (5359:5359:5359))
        (PORT d[7] (6063:6063:6063) (6089:6089:6089))
        (PORT d[8] (6093:6093:6093) (6029:6029:6029))
        (PORT d[9] (5296:5296:5296) (5334:5334:5334))
        (PORT d[10] (6022:6022:6022) (6056:6056:6056))
        (PORT d[11] (5411:5411:5411) (5416:5416:5416))
        (PORT d[12] (6466:6466:6466) (6417:6417:6417))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (4220:4220:4220) (4385:4385:4385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1081:1081:1081) (1074:1074:1074))
        (PORT datac (1798:1798:1798) (1714:1714:1714))
        (PORT datad (2003:2003:2003) (2019:2019:2019))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3194:3194:3194) (3155:3155:3155))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (654:654:654) (632:632:632))
        (PORT datad (2302:2302:2302) (2296:2296:2296))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[2\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1213:1213:1213))
        (PORT datab (1374:1374:1374) (1335:1335:1335))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (3163:3163:3163) (3109:3109:3109))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2760:2760:2760) (2916:2916:2916))
        (PORT datad (1920:1920:1920) (1887:1887:1887))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1390:1390:1390) (1441:1441:1441))
        (PORT datad (4831:4831:4831) (4852:4852:4852))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2407:2407:2407))
        (PORT clk (3072:3072:3072) (3153:3153:3153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2599:2599:2599))
        (PORT d[1] (3224:3224:3224) (3425:3425:3425))
        (PORT d[2] (3043:3043:3043) (3155:3155:3155))
        (PORT d[3] (3376:3376:3376) (3506:3506:3506))
        (PORT d[4] (2015:2015:2015) (2140:2140:2140))
        (PORT d[5] (2406:2406:2406) (2577:2577:2577))
        (PORT d[6] (2640:2640:2640) (2752:2752:2752))
        (PORT d[7] (4019:4019:4019) (4214:4214:4214))
        (PORT d[8] (3593:3593:3593) (3857:3857:3857))
        (PORT d[9] (3744:3744:3744) (3838:3838:3838))
        (PORT d[10] (3142:3142:3142) (3306:3306:3306))
        (PORT d[11] (3029:3029:3029) (3194:3194:3194))
        (PORT d[12] (3030:3030:3030) (3159:3159:3159))
        (PORT clk (3068:3068:3068) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2411:2411:2411))
        (PORT clk (3068:3068:3068) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3153:3153:3153))
        (PORT d[0] (3075:3075:3075) (3042:3042:3042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3154:3154:3154))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3154:3154:3154))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3154:3154:3154))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6206:6206:6206) (6276:6276:6276))
        (PORT d[1] (4654:4654:4654) (4671:4671:4671))
        (PORT d[2] (5614:5614:5614) (5706:5706:5706))
        (PORT d[3] (4705:4705:4705) (4899:4899:4899))
        (PORT d[4] (5317:5317:5317) (5336:5336:5336))
        (PORT d[5] (5953:5953:5953) (6017:6017:6017))
        (PORT d[6] (4036:4036:4036) (4135:4135:4135))
        (PORT d[7] (5062:5062:5062) (5096:5096:5096))
        (PORT d[8] (5047:5047:5047) (4988:4988:4988))
        (PORT d[9] (4224:4224:4224) (4274:4274:4274))
        (PORT d[10] (4632:4632:4632) (4675:4675:4675))
        (PORT d[11] (4791:4791:4791) (4809:4809:4809))
        (PORT d[12] (5102:5102:5102) (5070:5070:5070))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (3636:3636:3636) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3397:3397:3397))
        (PORT clk (2531:2531:2531) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3896:3896:3896) (3758:3758:3758))
        (PORT d[1] (3143:3143:3143) (3346:3346:3346))
        (PORT d[2] (3405:3405:3405) (3530:3530:3530))
        (PORT d[3] (3652:3652:3652) (3743:3743:3743))
        (PORT d[4] (2353:2353:2353) (2478:2478:2478))
        (PORT d[5] (3532:3532:3532) (3540:3540:3540))
        (PORT d[6] (3313:3313:3313) (3329:3329:3329))
        (PORT d[7] (2803:2803:2803) (2875:2875:2875))
        (PORT d[8] (2577:2577:2577) (2674:2674:2674))
        (PORT d[9] (2956:2956:2956) (2994:2994:2994))
        (PORT d[10] (2270:2270:2270) (2372:2372:2372))
        (PORT d[11] (3199:3199:3199) (3316:3316:3316))
        (PORT d[12] (3100:3100:3100) (3299:3299:3299))
        (PORT clk (2527:2527:2527) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (3388:3388:3388))
        (PORT clk (2527:2527:2527) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2507:2507:2507))
        (PORT d[0] (3693:3693:3693) (3626:3626:3626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4782:4782:4782) (4808:4808:4808))
        (PORT d[1] (5051:5051:5051) (5026:5026:5026))
        (PORT d[2] (5532:5532:5532) (5600:5600:5600))
        (PORT d[3] (3483:3483:3483) (3571:3571:3571))
        (PORT d[4] (5958:5958:5958) (5752:5752:5752))
        (PORT d[5] (5321:5321:5321) (5248:5248:5248))
        (PORT d[6] (4955:4955:4955) (5069:5069:5069))
        (PORT d[7] (3162:3162:3162) (3253:3253:3253))
        (PORT d[8] (4603:4603:4603) (4585:4585:4585))
        (PORT d[9] (3542:3542:3542) (3611:3611:3611))
        (PORT d[10] (5124:5124:5124) (5320:5320:5320))
        (PORT d[11] (5446:5446:5446) (5383:5383:5383))
        (PORT d[12] (5765:5765:5765) (5669:5669:5669))
        (PORT clk (2494:2494:2494) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2490:2490:2490))
        (PORT d[0] (4652:4652:4652) (4725:4725:4725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2737:2737:2737))
        (PORT clk (3357:3357:3357) (3447:3447:3447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4392:4392:4392))
        (PORT d[1] (3249:3249:3249) (3484:3484:3484))
        (PORT d[2] (3003:3003:3003) (3145:3145:3145))
        (PORT d[3] (3908:3908:3908) (4110:4110:4110))
        (PORT d[4] (3014:3014:3014) (3186:3186:3186))
        (PORT d[5] (4418:4418:4418) (4553:4553:4553))
        (PORT d[6] (3050:3050:3050) (3195:3195:3195))
        (PORT d[7] (4439:4439:4439) (4606:4606:4606))
        (PORT d[8] (3974:3974:3974) (4257:4257:4257))
        (PORT d[9] (3812:3812:3812) (3912:3912:3912))
        (PORT d[10] (2727:2727:2727) (2886:2886:2886))
        (PORT d[11] (3142:3142:3142) (3312:3312:3312))
        (PORT d[12] (2931:2931:2931) (3136:3136:3136))
        (PORT clk (3353:3353:3353) (3443:3443:3443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (2648:2648:2648))
        (PORT clk (3353:3353:3353) (3443:3443:3443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3447:3447:3447))
        (PORT d[0] (3238:3238:3238) (3279:3279:3279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3448:3448:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5351:5351:5351))
        (PORT d[1] (4809:4809:4809) (4873:4873:4873))
        (PORT d[2] (5980:5980:5980) (6128:6128:6128))
        (PORT d[3] (3804:3804:3804) (4029:4029:4029))
        (PORT d[4] (4894:4894:4894) (4913:4913:4913))
        (PORT d[5] (6960:6960:6960) (7073:7073:7073))
        (PORT d[6] (5691:5691:5691) (5756:5756:5756))
        (PORT d[7] (5041:5041:5041) (5073:5073:5073))
        (PORT d[8] (5047:5047:5047) (4957:4957:4957))
        (PORT d[9] (4586:4586:4586) (4666:4666:4666))
        (PORT d[10] (4297:4297:4297) (4382:4382:4382))
        (PORT d[11] (3977:3977:3977) (4002:4002:4002))
        (PORT d[12] (5510:5510:5510) (5437:5437:5437))
        (PORT clk (2491:2491:2491) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (PORT d[0] (3976:3976:3976) (4151:4151:4151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (3478:3478:3478))
        (PORT clk (2327:2327:2327) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (3079:3079:3079))
        (PORT d[1] (3354:3354:3354) (3497:3497:3497))
        (PORT d[2] (3012:3012:3012) (3147:3147:3147))
        (PORT d[3] (3632:3632:3632) (3764:3764:3764))
        (PORT d[4] (2503:2503:2503) (2609:2609:2609))
        (PORT d[5] (3491:3491:3491) (3493:3493:3493))
        (PORT d[6] (3810:3810:3810) (3839:3839:3839))
        (PORT d[7] (2567:2567:2567) (2654:2654:2654))
        (PORT d[8] (2816:2816:2816) (2971:2971:2971))
        (PORT d[9] (3559:3559:3559) (3586:3586:3586))
        (PORT d[10] (2309:2309:2309) (2415:2415:2415))
        (PORT d[11] (3177:3177:3177) (3258:3258:3258))
        (PORT d[12] (2960:2960:2960) (3050:3050:3050))
        (PORT clk (2323:2323:2323) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2841:2841:2841))
        (PORT clk (2323:2323:2323) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2221:2221:2221))
        (PORT d[0] (3099:3099:3099) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5250:5250:5250) (5229:5229:5229))
        (PORT d[1] (4346:4346:4346) (4318:4318:4318))
        (PORT d[2] (5499:5499:5499) (5557:5557:5557))
        (PORT d[3] (3102:3102:3102) (3188:3188:3188))
        (PORT d[4] (5551:5551:5551) (5327:5327:5327))
        (PORT d[5] (4931:4931:4931) (4843:4843:4843))
        (PORT d[6] (4638:4638:4638) (4758:4758:4758))
        (PORT d[7] (3115:3115:3115) (3201:3201:3201))
        (PORT d[8] (4475:4475:4475) (4450:4450:4450))
        (PORT d[9] (4399:4399:4399) (4435:4435:4435))
        (PORT d[10] (5373:5373:5373) (5549:5549:5549))
        (PORT d[11] (4699:4699:4699) (4625:4625:4625))
        (PORT d[12] (5339:5339:5339) (5237:5237:5237))
        (PORT clk (2515:2515:2515) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2509:2509:2509))
        (PORT d[0] (3131:3131:3131) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2729:2729:2729) (2694:2694:2694))
        (PORT datab (2053:2053:2053) (2079:2079:2079))
        (PORT datac (4785:4785:4785) (4726:4726:4726))
        (PORT datad (2688:2688:2688) (2734:2734:2734))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2027:2027:2027) (2008:2008:2008))
        (PORT datab (2053:2053:2053) (2079:2079:2079))
        (PORT datac (1922:1922:1922) (1929:1929:1929))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (1801:1801:1801))
        (PORT clk (2469:2469:2469) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2313:2313:2313))
        (PORT d[1] (2548:2548:2548) (2583:2583:2583))
        (PORT d[2] (2624:2624:2624) (2646:2646:2646))
        (PORT d[3] (2788:2788:2788) (2790:2790:2790))
        (PORT d[4] (2612:2612:2612) (2637:2637:2637))
        (PORT d[5] (2764:2764:2764) (2766:2766:2766))
        (PORT d[6] (2437:2437:2437) (2454:2454:2454))
        (PORT d[7] (2533:2533:2533) (2542:2542:2542))
        (PORT d[8] (2477:2477:2477) (2520:2520:2520))
        (PORT d[9] (2618:2618:2618) (2645:2645:2645))
        (PORT d[10] (1890:1890:1890) (1955:1955:1955))
        (PORT d[11] (2816:2816:2816) (2817:2817:2817))
        (PORT d[12] (2633:2633:2633) (2755:2755:2755))
        (PORT clk (2465:2465:2465) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2320:2320:2320))
        (PORT clk (2465:2465:2465) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2471:2471:2471))
        (PORT d[0] (3034:3034:3034) (2951:2951:2951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3637:3637:3637))
        (PORT d[1] (3648:3648:3648) (3604:3604:3604))
        (PORT d[2] (4809:4809:4809) (4854:4854:4854))
        (PORT d[3] (2998:2998:2998) (3166:3166:3166))
        (PORT d[4] (3867:3867:3867) (3818:3818:3818))
        (PORT d[5] (4133:4133:4133) (4056:4056:4056))
        (PORT d[6] (3688:3688:3688) (3790:3790:3790))
        (PORT d[7] (4280:4280:4280) (4257:4257:4257))
        (PORT d[8] (3852:3852:3852) (3783:3783:3783))
        (PORT d[9] (3459:3459:3459) (3498:3498:3498))
        (PORT d[10] (4926:4926:4926) (5053:5053:5053))
        (PORT d[11] (3836:3836:3836) (3757:3757:3757))
        (PORT d[12] (3885:3885:3885) (3822:3822:3822))
        (PORT clk (2511:2511:2511) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2503:2503:2503))
        (PORT d[0] (2388:2388:2388) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1803:1803:1803))
        (PORT clk (2607:2607:2607) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1940:1940:1940))
        (PORT d[1] (1875:1875:1875) (1927:1927:1927))
        (PORT d[2] (1927:1927:1927) (1953:1953:1953))
        (PORT d[3] (2122:2122:2122) (2142:2142:2142))
        (PORT d[4] (1789:1789:1789) (1808:1808:1808))
        (PORT d[5] (2098:2098:2098) (2108:2108:2108))
        (PORT d[6] (2393:2393:2393) (2408:2408:2408))
        (PORT d[7] (1834:1834:1834) (1851:1851:1851))
        (PORT d[8] (1801:1801:1801) (1821:1821:1821))
        (PORT d[9] (1852:1852:1852) (1870:1870:1870))
        (PORT d[10] (2196:2196:2196) (2257:2257:2257))
        (PORT d[11] (2205:2205:2205) (2219:2219:2219))
        (PORT d[12] (1517:1517:1517) (1559:1559:1559))
        (PORT clk (2603:2603:2603) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (1696:1696:1696))
        (PORT clk (2603:2603:2603) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2607:2607:2607) (2633:2633:2633))
        (PORT d[0] (2408:2408:2408) (2327:2327:2327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2608:2608:2608) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2608:2608:2608) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2608:2608:2608) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2608:2608:2608) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (4039:4039:4039))
        (PORT d[1] (4316:4316:4316) (4268:4268:4268))
        (PORT d[2] (4432:4432:4432) (4452:4452:4452))
        (PORT d[3] (3372:3372:3372) (3541:3541:3541))
        (PORT d[4] (4591:4591:4591) (4538:4538:4538))
        (PORT d[5] (5540:5540:5540) (5556:5556:5556))
        (PORT d[6] (3365:3365:3365) (3472:3472:3472))
        (PORT d[7] (5059:5059:5059) (5040:5040:5040))
        (PORT d[8] (4553:4553:4553) (4485:4485:4485))
        (PORT d[9] (3898:3898:3898) (3948:3948:3948))
        (PORT d[10] (4666:4666:4666) (4798:4798:4798))
        (PORT d[11] (4505:4505:4505) (4424:4424:4424))
        (PORT d[12] (4928:4928:4928) (4865:4865:4865))
        (PORT clk (2485:2485:2485) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2476:2476:2476))
        (PORT d[0] (5497:5497:5497) (5536:5536:5536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1427:1427:1427))
        (PORT datab (2053:2053:2053) (2079:2079:2079))
        (PORT datac (4783:4783:4783) (4724:4724:4724))
        (PORT datad (727:727:727) (726:726:726))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1783:1783:1783))
        (PORT clk (2581:2581:2581) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1898:1898:1898))
        (PORT d[1] (2210:2210:2210) (2251:2251:2251))
        (PORT d[2] (1900:1900:1900) (1935:1935:1935))
        (PORT d[3] (1752:1752:1752) (1767:1767:1767))
        (PORT d[4] (1718:1718:1718) (1728:1728:1728))
        (PORT d[5] (2084:2084:2084) (2093:2093:2093))
        (PORT d[6] (1757:1757:1757) (1778:1778:1778))
        (PORT d[7] (1801:1801:1801) (1815:1815:1815))
        (PORT d[8] (2164:2164:2164) (2182:2182:2182))
        (PORT d[9] (1818:1818:1818) (1834:1834:1834))
        (PORT d[10] (1854:1854:1854) (1865:1865:1865))
        (PORT d[11] (1529:1529:1529) (1566:1566:1566))
        (PORT d[12] (2048:2048:2048) (2042:2042:2042))
        (PORT clk (2577:2577:2577) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (1697:1697:1697))
        (PORT clk (2577:2577:2577) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2581:2581:2581) (2618:2618:2618))
        (PORT d[0] (2395:2395:2395) (2327:2327:2327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (3998:3998:3998))
        (PORT d[1] (4652:4652:4652) (4593:4593:4593))
        (PORT d[2] (2354:2354:2354) (2343:2343:2343))
        (PORT d[3] (1781:1781:1781) (1818:1818:1818))
        (PORT d[4] (4565:4565:4565) (4509:4509:4509))
        (PORT d[5] (5517:5517:5517) (5528:5528:5528))
        (PORT d[6] (3306:3306:3306) (3407:3407:3407))
        (PORT d[7] (5116:5116:5116) (5107:5107:5107))
        (PORT d[8] (4515:4515:4515) (4440:4440:4440))
        (PORT d[9] (4233:4233:4233) (4273:4273:4273))
        (PORT d[10] (4937:4937:4937) (5066:5066:5066))
        (PORT d[11] (4545:4545:4545) (4469:4469:4469))
        (PORT d[12] (4603:4603:4603) (4539:4539:4539))
        (PORT clk (2479:2479:2479) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2471:2471:2471))
        (PORT d[0] (5622:5622:5622) (5679:5679:5679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (3162:3162:3162))
        (PORT clk (3387:3387:3387) (3469:3469:3469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4403:4403:4403))
        (PORT d[1] (3568:3568:3568) (3793:3793:3793))
        (PORT d[2] (2808:2808:2808) (2976:2976:2976))
        (PORT d[3] (4157:4157:4157) (4332:4332:4332))
        (PORT d[4] (3116:3116:3116) (3289:3289:3289))
        (PORT d[5] (4431:4431:4431) (4568:4568:4568))
        (PORT d[6] (3074:3074:3074) (3223:3223:3223))
        (PORT d[7] (4348:4348:4348) (4448:4448:4448))
        (PORT d[8] (3611:3611:3611) (3911:3911:3911))
        (PORT d[9] (3775:3775:3775) (3872:3872:3872))
        (PORT d[10] (2780:2780:2780) (2945:2945:2945))
        (PORT d[11] (3130:3130:3130) (3301:3301:3301))
        (PORT d[12] (2866:2866:2866) (3060:3060:3060))
        (PORT clk (3383:3383:3383) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3053:3053:3053))
        (PORT clk (3383:3383:3383) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3387:3387:3387) (3469:3469:3469))
        (PORT d[0] (3533:3533:3533) (3587:3587:3587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3470:3470:3470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5352:5352:5352))
        (PORT d[1] (5136:5136:5136) (5200:5200:5200))
        (PORT d[2] (5960:5960:5960) (6118:6118:6118))
        (PORT d[3] (3805:3805:3805) (4030:4030:4030))
        (PORT d[4] (5244:5244:5244) (5268:5268:5268))
        (PORT d[5] (6992:6992:6992) (7109:7109:7109))
        (PORT d[6] (5692:5692:5692) (5757:5757:5757))
        (PORT d[7] (5295:5295:5295) (5336:5336:5336))
        (PORT d[8] (5133:5133:5133) (5042:5042:5042))
        (PORT d[9] (4592:4592:4592) (4676:4676:4676))
        (PORT d[10] (4354:4354:4354) (4447:4447:4447))
        (PORT d[11] (4009:4009:4009) (4040:4040:4040))
        (PORT d[12] (5513:5513:5513) (5438:5438:5438))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (PORT d[0] (3191:3191:3191) (3156:3156:3156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (4820:4820:4820) (4764:4764:4764))
        (PORT datac (1613:1613:1613) (1566:1566:1566))
        (PORT datad (2967:2967:2967) (2996:2996:2996))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1142:1142:1142))
        (PORT clk (2722:2722:2722) (2774:2774:2774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (912:912:912) (953:953:953))
        (PORT d[1] (860:860:860) (905:905:905))
        (PORT d[2] (911:911:911) (948:948:948))
        (PORT d[3] (811:811:811) (847:847:847))
        (PORT d[4] (893:893:893) (932:932:932))
        (PORT d[5] (1080:1080:1080) (1104:1104:1104))
        (PORT d[6] (1850:1850:1850) (1876:1876:1876))
        (PORT d[7] (1411:1411:1411) (1424:1424:1424))
        (PORT d[8] (2538:2538:2538) (2557:2557:2557))
        (PORT d[9] (1791:1791:1791) (1799:1799:1799))
        (PORT d[10] (1456:1456:1456) (1466:1466:1466))
        (PORT d[11] (1869:1869:1869) (1883:1883:1883))
        (PORT d[12] (2148:2148:2148) (2156:2156:2156))
        (PORT clk (2718:2718:2718) (2770:2770:2770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1376:1376:1376))
        (PORT clk (2718:2718:2718) (2770:2770:2770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2774:2774:2774))
        (PORT d[0] (2091:2091:2091) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2775:2775:2775))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2775:2775:2775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2775:2775:2775))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2775:2775:2775))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4116:4116:4116) (4116:4116:4116))
        (PORT d[1] (4854:4854:4854) (4961:4961:4961))
        (PORT d[2] (1675:1675:1675) (1667:1667:1667))
        (PORT d[3] (2115:2115:2115) (2152:2152:2152))
        (PORT d[4] (5292:5292:5292) (5236:5236:5236))
        (PORT d[5] (2280:2280:2280) (2417:2417:2417))
        (PORT d[6] (3736:3736:3736) (3841:3841:3841))
        (PORT d[7] (2462:2462:2462) (2500:2500:2500))
        (PORT d[8] (5255:5255:5255) (5187:5187:5187))
        (PORT d[9] (4569:4569:4569) (4610:4610:4610))
        (PORT d[10] (6572:6572:6572) (6665:6665:6665))
        (PORT d[11] (5909:5909:5909) (5854:5854:5854))
        (PORT d[12] (5318:5318:5318) (5256:5256:5256))
        (PORT clk (2460:2460:2460) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (PORT d[0] (1938:1938:1938) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (897:897:897) (923:923:923))
        (PORT clk (2715:2715:2715) (2767:2767:2767))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1265:1265:1265))
        (PORT d[1] (1539:1539:1539) (1575:1575:1575))
        (PORT d[2] (1598:1598:1598) (1622:1622:1622))
        (PORT d[3] (1790:1790:1790) (1807:1807:1807))
        (PORT d[4] (1520:1520:1520) (1552:1552:1552))
        (PORT d[5] (1385:1385:1385) (1399:1399:1399))
        (PORT d[6] (1803:1803:1803) (1818:1818:1818))
        (PORT d[7] (1190:1190:1190) (1201:1201:1201))
        (PORT d[8] (2505:2505:2505) (2521:2521:2521))
        (PORT d[9] (839:839:839) (881:881:881))
        (PORT d[10] (841:841:841) (878:878:878))
        (PORT d[11] (1837:1837:1837) (1854:1854:1854))
        (PORT d[12] (1151:1151:1151) (1181:1181:1181))
        (PORT clk (2711:2711:2711) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1088:1088:1088))
        (PORT clk (2711:2711:2711) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2767:2767:2767))
        (PORT d[0] (1782:1782:1782) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2768:2768:2768))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2768:2768:2768))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2768:2768:2768))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4072:4072:4072))
        (PORT d[1] (4280:4280:4280) (4398:4398:4398))
        (PORT d[2] (4791:4791:4791) (4767:4767:4767))
        (PORT d[3] (2142:2142:2142) (2181:2181:2181))
        (PORT d[4] (5259:5259:5259) (5201:5201:5201))
        (PORT d[5] (2949:2949:2949) (2900:2900:2900))
        (PORT d[6] (3735:3735:3735) (3840:3840:3840))
        (PORT d[7] (2485:2485:2485) (2527:2527:2527))
        (PORT d[8] (5214:5214:5214) (5142:5142:5142))
        (PORT d[9] (4621:4621:4621) (4663:4663:4663))
        (PORT d[10] (5361:5361:5361) (5481:5481:5481))
        (PORT d[11] (5878:5878:5878) (5820:5820:5820))
        (PORT d[12] (5309:5309:5309) (5246:5246:5246))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (2972:2972:2972) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2409:2409:2409))
        (PORT clk (2661:2661:2661) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2321:2321:2321))
        (PORT d[1] (3372:3372:3372) (3479:3479:3479))
        (PORT d[2] (3045:3045:3045) (3223:3223:3223))
        (PORT d[3] (3397:3397:3397) (3502:3502:3502))
        (PORT d[4] (2950:2950:2950) (3060:3060:3060))
        (PORT d[5] (2791:2791:2791) (2768:2768:2768))
        (PORT d[6] (3688:3688:3688) (3813:3813:3813))
        (PORT d[7] (2458:2458:2458) (2500:2500:2500))
        (PORT d[8] (3309:3309:3309) (3429:3429:3429))
        (PORT d[9] (4009:4009:4009) (4040:4040:4040))
        (PORT d[10] (2621:2621:2621) (2725:2725:2725))
        (PORT d[11] (3693:3693:3693) (3850:3850:3850))
        (PORT d[12] (3493:3493:3493) (3730:3730:3730))
        (PORT clk (2657:2657:2657) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2614:2614:2614))
        (PORT clk (2657:2657:2657) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2677:2677:2677))
        (PORT d[0] (3131:3131:3131) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2678:2678:2678))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2678:2678:2678))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2678:2678:2678))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5494:5494:5494) (5514:5514:5514))
        (PORT d[1] (5766:5766:5766) (5727:5727:5727))
        (PORT d[2] (6182:6182:6182) (6244:6244:6244))
        (PORT d[3] (4557:4557:4557) (4646:4646:4646))
        (PORT d[4] (7043:7043:7043) (6825:6825:6825))
        (PORT d[5] (6538:6538:6538) (6420:6420:6420))
        (PORT d[6] (4176:4176:4176) (4330:4330:4330))
        (PORT d[7] (3574:3574:3574) (3674:3674:3674))
        (PORT d[8] (4640:4640:4640) (4662:4662:4662))
        (PORT d[9] (2882:2882:2882) (2962:2962:2962))
        (PORT d[10] (5739:5739:5739) (5933:5933:5933))
        (PORT d[11] (6152:6152:6152) (6091:6091:6091))
        (PORT d[12] (6812:6812:6812) (6712:6712:6712))
        (PORT clk (2454:2454:2454) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2445:2445:2445))
        (PORT d[0] (3660:3660:3660) (3575:3575:3575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1095:1095:1095))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (1245:1245:1245) (1199:1199:1199))
        (PORT datad (1904:1904:1904) (1895:1895:1895))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3539:3539:3539))
        (PORT clk (3733:3733:3733) (3844:3844:3844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (2999:2999:2999))
        (PORT d[1] (3524:3524:3524) (3703:3703:3703))
        (PORT d[2] (3448:3448:3448) (3639:3639:3639))
        (PORT d[3] (4214:4214:4214) (4388:4388:4388))
        (PORT d[4] (3334:3334:3334) (3565:3565:3565))
        (PORT d[5] (3110:3110:3110) (3276:3276:3276))
        (PORT d[6] (3384:3384:3384) (3562:3562:3562))
        (PORT d[7] (4068:4068:4068) (4228:4228:4228))
        (PORT d[8] (3316:3316:3316) (3586:3586:3586))
        (PORT d[9] (4258:4258:4258) (4396:4396:4396))
        (PORT d[10] (3164:3164:3164) (3353:3353:3353))
        (PORT d[11] (3476:3476:3476) (3683:3683:3683))
        (PORT d[12] (3487:3487:3487) (3711:3711:3711))
        (PORT clk (3729:3729:3729) (3840:3840:3840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2789:2789:2789))
        (PORT clk (3729:3729:3729) (3840:3840:3840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3844:3844:3844))
        (PORT d[0] (3461:3461:3461) (3391:3391:3391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3845:3845:3845))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3845:3845:3845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3845:3845:3845))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3845:3845:3845))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6657:6657:6657) (6754:6754:6754))
        (PORT d[1] (5877:5877:5877) (5920:5920:5920))
        (PORT d[2] (5282:5282:5282) (5397:5397:5397))
        (PORT d[3] (4525:4525:4525) (4775:4775:4775))
        (PORT d[4] (6348:6348:6348) (6373:6373:6373))
        (PORT d[5] (3199:3199:3199) (3430:3430:3430))
        (PORT d[6] (4922:4922:4922) (5013:5013:5013))
        (PORT d[7] (5009:5009:5009) (5079:5079:5079))
        (PORT d[8] (6643:6643:6643) (6538:6538:6538))
        (PORT d[9] (5991:5991:5991) (6072:6072:6072))
        (PORT d[10] (6020:6020:6020) (6100:6100:6100))
        (PORT d[11] (5389:5389:5389) (5409:5409:5409))
        (PORT d[12] (7497:7497:7497) (7387:7387:7387))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT d[0] (2626:2626:2626) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1333:1333:1333))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1037:1037:1037) (1055:1055:1055))
        (PORT datad (2316:2316:2316) (2240:2240:2240))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3515:3515:3515))
        (PORT clk (2484:2484:2484) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3887:3887:3887) (3749:3749:3749))
        (PORT d[1] (3141:3141:3141) (3346:3346:3346))
        (PORT d[2] (2996:2996:2996) (3127:3127:3127))
        (PORT d[3] (3704:3704:3704) (3806:3806:3806))
        (PORT d[4] (2543:2543:2543) (2643:2643:2643))
        (PORT d[5] (3528:3528:3528) (3536:3536:3536))
        (PORT d[6] (3658:3658:3658) (3657:3657:3657))
        (PORT d[7] (2908:2908:2908) (2990:2990:2990))
        (PORT d[8] (2379:2379:2379) (2533:2533:2533))
        (PORT d[9] (3278:3278:3278) (3316:3316:3316))
        (PORT d[10] (2294:2294:2294) (2400:2400:2400))
        (PORT d[11] (3460:3460:3460) (3530:3530:3530))
        (PORT d[12] (2936:2936:2936) (3040:3040:3040))
        (PORT clk (2480:2480:2480) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3114:3114:3114))
        (PORT clk (2480:2480:2480) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2457:2457:2457))
        (PORT d[0] (2860:2860:2860) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4433:4433:4433) (4465:4465:4465))
        (PORT d[1] (4721:4721:4721) (4687:4687:4687))
        (PORT d[2] (5507:5507:5507) (5570:5570:5570))
        (PORT d[3] (3502:3502:3502) (3591:3591:3591))
        (PORT d[4] (5948:5948:5948) (5741:5741:5741))
        (PORT d[5] (5331:5331:5331) (5252:5252:5252))
        (PORT d[6] (4949:4949:4949) (5063:5063:5063))
        (PORT d[7] (3212:3212:3212) (3307:3307:3307))
        (PORT d[8] (4947:4947:4947) (4923:4923:4923))
        (PORT d[9] (3841:3841:3841) (3910:3910:3910))
        (PORT d[10] (5806:5806:5806) (5994:5994:5994))
        (PORT d[11] (5044:5044:5044) (4986:4986:4986))
        (PORT d[12] (5760:5760:5760) (5668:5668:5668))
        (PORT clk (2503:2503:2503) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2495:2495:2495))
        (PORT d[0] (4840:4840:4840) (4775:4775:4775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1825:1825:1825))
        (PORT clk (2531:2531:2531) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2327:2327:2327))
        (PORT d[1] (2523:2523:2523) (2562:2562:2562))
        (PORT d[2] (2290:2290:2290) (2328:2328:2328))
        (PORT d[3] (2808:2808:2808) (2812:2812:2812))
        (PORT d[4] (2223:2223:2223) (2258:2258:2258))
        (PORT d[5] (2430:2430:2430) (2438:2438:2438))
        (PORT d[6] (2422:2422:2422) (2436:2436:2436))
        (PORT d[7] (2230:2230:2230) (2252:2252:2252))
        (PORT d[8] (2517:2517:2517) (2564:2564:2564))
        (PORT d[9] (2577:2577:2577) (2600:2600:2600))
        (PORT d[10] (2164:2164:2164) (2223:2223:2223))
        (PORT d[11] (2176:2176:2176) (2213:2213:2213))
        (PORT d[12] (2591:2591:2591) (2647:2647:2647))
        (PORT clk (2527:2527:2527) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2465:2465:2465))
        (PORT clk (2527:2527:2527) (2533:2533:2533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2537:2537:2537))
        (PORT d[0] (3188:3188:3188) (3096:3096:3096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3611:3611:3611) (3567:3567:3567))
        (PORT d[1] (3676:3676:3676) (3634:3634:3634))
        (PORT d[2] (4810:4810:4810) (4855:4855:4855))
        (PORT d[3] (3328:3328:3328) (3489:3489:3489))
        (PORT d[4] (3841:3841:3841) (3790:3790:3790))
        (PORT d[5] (3805:3805:3805) (3735:3735:3735))
        (PORT d[6] (3688:3688:3688) (3790:3790:3790))
        (PORT d[7] (4336:4336:4336) (4324:4324:4324))
        (PORT d[8] (3822:3822:3822) (3748:3748:3748))
        (PORT d[9] (3532:3532:3532) (3583:3583:3583))
        (PORT d[10] (4929:4929:4929) (5054:5054:5054))
        (PORT d[11] (3806:3806:3806) (3722:3722:3722))
        (PORT d[12] (3886:3886:3886) (3823:3823:3823))
        (PORT clk (2508:2508:2508) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2500:2500:2500))
        (PORT d[0] (5262:5262:5262) (5283:5283:5283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1717:1717:1717))
        (PORT clk (2515:2515:2515) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2566:2566:2566))
        (PORT d[1] (3143:3143:3143) (3145:3145:3145))
        (PORT d[2] (2615:2615:2615) (2644:2644:2644))
        (PORT d[3] (2759:2759:2759) (2764:2764:2764))
        (PORT d[4] (2488:2488:2488) (2502:2502:2502))
        (PORT d[5] (2784:2784:2784) (2789:2789:2789))
        (PORT d[6] (2815:2815:2815) (2825:2825:2825))
        (PORT d[7] (2500:2500:2500) (2498:2498:2498))
        (PORT d[8] (2349:2349:2349) (2372:2372:2372))
        (PORT d[9] (2841:2841:2841) (2834:2834:2834))
        (PORT d[10] (2061:2061:2061) (2104:2104:2104))
        (PORT d[11] (2804:2804:2804) (2825:2825:2825))
        (PORT d[12] (2650:2650:2650) (2774:2774:2774))
        (PORT clk (2511:2511:2511) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2593:2593:2593))
        (PORT clk (2511:2511:2511) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2505:2505:2505))
        (PORT d[0] (3340:3340:3340) (3224:3224:3224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3320:3320:3320))
        (PORT d[1] (3304:3304:3304) (3251:3251:3251))
        (PORT d[2] (4787:4787:4787) (4818:4818:4818))
        (PORT d[3] (2895:2895:2895) (3037:3037:3037))
        (PORT d[4] (3522:3522:3522) (3473:3473:3473))
        (PORT d[5] (3445:3445:3445) (3375:3375:3375))
        (PORT d[6] (4446:4446:4446) (4646:4646:4646))
        (PORT d[7] (3926:3926:3926) (3905:3905:3905))
        (PORT d[8] (3259:3259:3259) (3219:3219:3219))
        (PORT d[9] (3360:3360:3360) (3384:3384:3384))
        (PORT d[10] (4610:4610:4610) (4749:4749:4749))
        (PORT d[11] (3180:3180:3180) (3127:3127:3127))
        (PORT d[12] (3284:3284:3284) (3250:3250:3250))
        (PORT clk (2515:2515:2515) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2508:2508:2508))
        (PORT d[0] (1794:1794:1794) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (3002:3002:3002))
        (PORT clk (2334:2334:2334) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2700:2700:2700))
        (PORT d[1] (3388:3388:3388) (3550:3550:3550))
        (PORT d[2] (3020:3020:3020) (3155:3155:3155))
        (PORT d[3] (3382:3382:3382) (3511:3511:3511))
        (PORT d[4] (2712:2712:2712) (2787:2787:2787))
        (PORT d[5] (3933:3933:3933) (3912:3912:3912))
        (PORT d[6] (3738:3738:3738) (3770:3770:3770))
        (PORT d[7] (2765:2765:2765) (2814:2814:2814))
        (PORT d[8] (2783:2783:2783) (2858:2858:2858))
        (PORT d[9] (3563:3563:3563) (3591:3591:3591))
        (PORT d[10] (2178:2178:2178) (2262:2262:2262))
        (PORT d[11] (2853:2853:2853) (2937:2937:2937))
        (PORT d[12] (2936:2936:2936) (3027:3027:3027))
        (PORT clk (2330:2330:2330) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (2815:2815:2815))
        (PORT clk (2330:2330:2330) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2225:2225:2225))
        (PORT d[0] (3468:3468:3468) (3446:3446:3446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4624:4624:4624) (4631:4631:4631))
        (PORT d[1] (3949:3949:3949) (3925:3925:3925))
        (PORT d[2] (5231:5231:5231) (5294:5294:5294))
        (PORT d[3] (2772:2772:2772) (2867:2867:2867))
        (PORT d[4] (5218:5218:5218) (5017:5017:5017))
        (PORT d[5] (4664:4664:4664) (4590:4590:4590))
        (PORT d[6] (4073:4073:4073) (4227:4227:4227))
        (PORT d[7] (3096:3096:3096) (3163:3163:3163))
        (PORT d[8] (4167:4167:4167) (4140:4140:4140))
        (PORT d[9] (4048:4048:4048) (4088:4088:4088))
        (PORT d[10] (5100:5100:5100) (5301:5301:5301))
        (PORT d[11] (4349:4349:4349) (4282:4282:4282))
        (PORT d[12] (5047:5047:5047) (4953:4953:4953))
        (PORT clk (2516:2516:2516) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2510:2510:2510))
        (PORT d[0] (2858:2858:2858) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Inst_frame_buffer\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1833:1833:1833) (1823:1823:1823))
        (PORT datab (2054:2054:2054) (2080:2080:2080))
        (PORT datac (4783:4783:4783) (4723:4723:4723))
        (PORT datad (2907:2907:2907) (2899:2899:2899))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2547:2547:2547) (2538:2538:2538))
        (PORT datab (1425:1425:1425) (1408:1408:1408))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2020:2020:2020) (2033:2033:2033))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1576:1576:1576))
        (PORT datab (1944:1944:1944) (1965:1965:1965))
        (PORT datac (3127:3127:3127) (3077:3077:3077))
        (PORT datad (381:381:381) (380:380:380))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_frame_buffer\|q\[3\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (639:639:639))
        (PORT datab (3168:3168:3168) (3113:3113:3113))
        (PORT datac (887:887:887) (862:862:862))
        (PORT datad (616:616:616) (599:599:599))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2682:2682:2682) (2645:2645:2645))
        (PORT datad (1920:1920:1920) (1887:1887:1887))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|pixel\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_RGB\|B\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1389:1389:1389) (1441:1441:1441))
        (PORT datad (4826:4826:4826) (4746:4746:4746))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Nblank\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (579:579:579))
        (PORT datab (527:527:527) (575:575:575))
        (PORT datac (513:513:513) (575:575:575))
        (PORT datad (446:446:446) (492:492:492))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_VGA\|Nblank\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (749:749:749) (760:760:760))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (499:499:499) (559:559:559))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|sys_clk\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|sys_clk\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (579:579:579))
        (PORT datab (327:327:327) (419:419:419))
        (PORT datac (881:881:881) (952:952:952))
        (PORT datad (269:269:269) (347:347:347))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (580:580:580))
        (PORT datab (328:328:328) (420:420:420))
        (PORT datac (881:881:881) (952:952:952))
        (PORT datad (269:269:269) (347:347:347))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (303:303:303) (394:394:394))
        (PORT datac (679:679:679) (717:717:717))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (299:299:299) (389:389:389))
        (PORT datac (683:683:683) (721:721:721))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|Mux2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (913:913:913))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (749:749:749) (799:799:799))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|sioc\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_ov7670_controller\|Inst_i2c_sender\|sioc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2151:2151:2151))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1930:1930:1930) (1904:1904:1904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (808:808:808))
        (PORT datab (292:292:292) (379:379:379))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (399:399:399))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (759:759:759) (800:800:800))
        (PORT datad (421:421:421) (471:471:471))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (913:913:913) (884:884:884))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (687:687:687))
        (PORT datab (462:462:462) (463:463:463))
        (PORT datac (397:397:397) (400:400:400))
        (PORT datad (387:387:387) (390:390:390))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|frameCounter\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (391:391:391))
        (PORT datab (2260:2260:2260) (2397:2397:2397))
        (PORT datad (410:410:410) (419:419:419))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|frameCounter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|frameCounter\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2483:2483:2483) (2606:2606:2606))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datad (410:410:410) (419:419:419))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|frameCounter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2122:2122:2122))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|colour\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (2257:2257:2257) (2394:2394:2394))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|colour\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (260:260:260) (294:294:294))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (404:404:404) (412:412:412))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|colour\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2184:2184:2184))
        (PORT asdata (2151:2151:2151) (2061:2061:2061))
        (PORT ena (2516:2516:2516) (2489:2489:2489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|colour\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2184:2184:2184))
        (PORT asdata (3042:3042:3042) (3004:3004:3004))
        (PORT ena (2516:2516:2516) (2489:2489:2489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|colour\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2184:2184:2184))
        (PORT asdata (3339:3339:3339) (3490:3490:3490))
        (PORT ena (2516:2516:2516) (2489:2489:2489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:49\:Inst_Colour_Recognition\|colour\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2184:2184:2184))
        (PORT asdata (2981:2981:2981) (2950:2950:2950))
        (PORT ena (2516:2516:2516) (2489:2489:2489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (439:439:439))
        (PORT datab (338:338:338) (440:440:440))
        (PORT datac (296:296:296) (404:404:404))
        (PORT datad (300:300:300) (391:391:391))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (442:442:442))
        (PORT datab (342:342:342) (445:445:445))
        (PORT datac (298:298:298) (406:406:406))
        (PORT datad (298:298:298) (388:388:388))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (444:444:444))
        (PORT datab (344:344:344) (447:447:447))
        (PORT datac (299:299:299) (407:407:407))
        (PORT datad (298:298:298) (389:389:389))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (441:441:441))
        (PORT datab (341:341:341) (444:444:444))
        (PORT datac (298:298:298) (405:405:405))
        (PORT datad (299:299:299) (390:390:390))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (567:567:567))
        (PORT datab (334:334:334) (443:443:443))
        (PORT datad (294:294:294) (394:394:394))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (439:439:439))
        (PORT datab (333:333:333) (441:441:441))
        (PORT datad (300:300:300) (391:391:391))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex1\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (565:565:565))
        (PORT datab (334:334:334) (442:442:442))
        (PORT datad (300:300:300) (391:391:391))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (443:443:443))
        (PORT datad (300:300:300) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT asdata (2235:2235:2235) (2272:2272:2272))
        (PORT ena (1495:1495:1495) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1686:1686:1686) (1663:1663:1663))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1495:1495:1495) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT asdata (2414:2414:2414) (2387:2387:2387))
        (PORT ena (1495:1495:1495) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2707:2707:2707) (2674:2674:2674))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1495:1495:1495) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (660:660:660))
        (PORT datab (562:562:562) (647:647:647))
        (PORT datac (518:518:518) (594:594:594))
        (PORT datad (537:537:537) (605:605:605))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (653:653:653))
        (PORT datab (555:555:555) (639:639:639))
        (PORT datac (528:528:528) (605:605:605))
        (PORT datad (542:542:542) (612:612:612))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (655:655:655))
        (PORT datab (557:557:557) (641:641:641))
        (PORT datac (524:524:524) (601:601:601))
        (PORT datad (540:540:540) (609:609:609))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (654:654:654))
        (PORT datab (556:556:556) (640:640:640))
        (PORT datac (526:526:526) (603:603:603))
        (PORT datad (541:541:541) (611:611:611))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (657:657:657))
        (PORT datab (559:559:559) (643:643:643))
        (PORT datac (522:522:522) (598:598:598))
        (PORT datad (539:539:539) (608:608:608))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (655:655:655))
        (PORT datab (557:557:557) (641:641:641))
        (PORT datac (525:525:525) (602:602:602))
        (PORT datad (541:541:541) (610:610:610))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex3\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (652:652:652))
        (PORT datab (555:555:555) (638:638:638))
        (PORT datac (528:528:528) (606:606:606))
        (PORT datad (542:542:542) (612:612:612))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (655:655:655))
        (PORT datac (519:519:519) (600:600:600))
        (PORT datad (540:540:540) (609:609:609))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT asdata (2683:2683:2683) (2682:2682:2682))
        (PORT ena (1495:1495:1495) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT asdata (2887:2887:2887) (2785:2785:2785))
        (PORT ena (1495:1495:1495) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT asdata (2924:2924:2924) (2864:2864:2864))
        (PORT ena (1495:1495:1495) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|gen\:0\:Inst_Colour_Recognition\|colour\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2107:2107:2107))
        (PORT asdata (3135:3135:3135) (3193:3193:3193))
        (PORT ena (1495:1495:1495) (1462:1462:1462))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (504:504:504))
        (PORT datab (365:365:365) (483:483:483))
        (PORT datac (328:328:328) (438:438:438))
        (PORT datad (504:504:504) (570:570:570))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (745:745:745))
        (PORT datab (488:488:488) (545:545:545))
        (PORT datac (461:461:461) (523:523:523))
        (PORT datad (455:455:455) (496:496:496))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (506:506:506))
        (PORT datab (366:366:366) (484:484:484))
        (PORT datac (326:326:326) (436:436:436))
        (PORT datad (506:506:506) (572:572:572))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (507:507:507))
        (PORT datab (367:367:367) (486:486:486))
        (PORT datac (324:324:324) (433:433:433))
        (PORT datad (509:509:509) (575:575:575))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (505:505:505))
        (PORT datab (365:365:365) (484:484:484))
        (PORT datac (327:327:327) (437:437:437))
        (PORT datad (505:505:505) (571:571:571))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (506:506:506))
        (PORT datab (366:366:366) (485:485:485))
        (PORT datac (325:325:325) (435:435:435))
        (PORT datad (507:507:507) (573:573:573))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex5\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (502:502:502))
        (PORT datab (364:364:364) (482:482:482))
        (PORT datac (331:331:331) (442:442:442))
        (PORT datad (500:500:500) (566:566:566))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_segment\|hex6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (491:491:491))
        (PORT datad (337:337:337) (448:448:448))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|LessThan3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (489:489:489))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (340:340:340) (452:452:452))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (435:435:435))
        (PORT datab (483:483:483) (554:554:554))
        (PORT datad (294:294:294) (373:373:373))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (662:662:662))
        (PORT datab (565:565:565) (650:650:650))
        (PORT datac (467:467:467) (530:530:530))
        (PORT datad (453:453:453) (500:500:500))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (642:642:642))
        (PORT datab (588:588:588) (652:652:652))
        (PORT datac (673:673:673) (703:703:703))
        (PORT datad (456:456:456) (498:498:498))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (638:638:638))
        (PORT datab (666:666:666) (645:645:645))
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\[0\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3163:3163:3163) (3264:3264:3264))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_1\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5698:5698:5698) (5681:5681:5681))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|activeSend\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|activeSend\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (873:873:873) (986:986:986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|LessThan5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (406:406:406))
        (PORT datad (292:292:292) (370:370:370))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (292:292:292))
        (PORT datab (366:366:366) (485:485:485))
        (PORT datad (302:302:302) (388:388:388))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (661:661:661))
        (PORT datab (563:563:563) (648:648:648))
        (PORT datac (523:523:523) (600:600:600))
        (PORT datad (540:540:540) (609:609:609))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (464:464:464) (526:526:526))
        (PORT datad (461:461:461) (509:509:509))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\[0\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3163:3163:3163) (3264:3264:3264))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6717:6717:6717) (6669:6669:6669))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|process_0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (509:509:509))
        (PORT datab (368:368:368) (488:488:488))
        (PORT datad (510:510:510) (577:577:577))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|process_0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (620:620:620))
        (PORT datab (485:485:485) (557:557:557))
        (PORT datac (214:214:214) (252:252:252))
        (PORT datad (301:301:301) (387:387:387))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (211:211:211) (246:246:246))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|LessThan2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (435:435:435))
        (PORT datab (486:486:486) (558:558:558))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (296:296:296) (375:375:375))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (398:398:398) (401:401:401))
        (PORT datad (602:602:602) (590:590:590))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vakInhoud_main\[0\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3163:3163:3163) (3264:3264:3264))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_1\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3131:3131:3131) (3198:3198:3198))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_2\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6478:6478:6478) (6475:6475:6475))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5415:5415:5415) (5465:5465:5465))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_2\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5700:5700:5700) (5683:5683:5683))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_3\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3130:3130:3130) (3197:3197:3197))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_3\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_3\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4227:4227:4227) (4223:4223:4223))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_3\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_3\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4091:4091:4091) (4217:4217:4217))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_4\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6377:6377:6377) (6214:6214:6214))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_4\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_4\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5417:5417:5417) (5468:5468:5468))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_4\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4438:4438:4438) (4542:4542:4542))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_4\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_5\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6374:6374:6374) (6210:6210:6210))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_5\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_5\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6720:6720:6720) (6673:6673:6673))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_5\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4435:4435:4435) (4539:4539:4539))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_5\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_6\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3132:3132:3132) (3199:3199:3199))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_6\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_6\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4228:4228:4228) (4224:4224:4224))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_6\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_6\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4102:4102:4102) (4230:4230:4230))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_7\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6479:6479:6479) (6476:6476:6476))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_7\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_7\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4229:4229:4229) (4226:4226:4226))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_7\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_7\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5693:5693:5693) (5674:5674:5674))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_7\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_8\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6374:6374:6374) (6210:6210:6210))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_8\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_8\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5411:5411:5411) (5460:5460:5460))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_8\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4429:4429:4429) (4532:4532:4532))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_8\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_9\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6372:6372:6372) (6208:6208:6208))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_9\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_9\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4229:4229:4229) (4225:4225:4225))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_9\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_9\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4106:4106:4106) (4234:4234:4234))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_10\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3134:3134:3134) (3201:3201:3201))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_10\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_10\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5412:5412:5412) (5462:5462:5462))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_10\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4438:4438:4438) (4541:4541:4541))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_10\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_11\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6476:6476:6476) (6472:6472:6472))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_11\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_11\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6725:6725:6725) (6679:6679:6679))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_11\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4105:4105:4105) (4233:4233:4233))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_12\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6475:6475:6475) (6471:6471:6471))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_12\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_12\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4556:4556:4556) (4578:4578:4578))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_12\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1035:1035:1035) (1084:1084:1084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_12\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4099:4099:4099) (4226:4226:4226))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_13\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3133:3133:3133) (3201:3201:3201))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_13\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_13\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6724:6724:6724) (6677:6677:6677))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_13\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5699:5699:5699) (5681:5681:5681))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_13\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_14\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6373:6373:6373) (6209:6209:6209))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_14\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_14\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6728:6728:6728) (6681:6681:6681))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_14\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4090:4090:4090) (4215:4215:4215))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_15\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3133:3133:3133) (3200:3200:3200))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_15\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_15\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6718:6718:6718) (6670:6670:6670))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_15\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4430:4430:4430) (4533:4533:4533))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_15\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_16\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6379:6379:6379) (6216:6216:6216))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_16\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_16\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4236:4236:4236) (4233:4233:4233))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_16\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_16\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4429:4429:4429) (4532:4532:4532))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_16\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_17\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6474:6474:6474) (6470:6470:6470))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_17\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_17\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6719:6719:6719) (6672:6672:6672))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_17\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4093:4093:4093) (4219:4219:4219))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_18\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6476:6476:6476) (6472:6472:6472))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_18\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_18\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5413:5413:5413) (5463:5463:5463))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_18\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4437:4437:4437) (4541:4541:4541))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_18\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_19\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6379:6379:6379) (6215:6215:6215))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_19\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_19\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5421:5421:5421) (5472:5472:5472))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_19\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4430:4430:4430) (4534:4534:4534))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_19\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_20\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3129:3129:3129) (3196:3196:3196))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_20\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_20\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5420:5420:5420) (5471:5471:5471))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_20\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4432:4432:4432) (4535:4535:4535))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_20\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_21\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6382:6382:6382) (6219:6219:6219))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_21\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_21\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5414:5414:5414) (5464:5464:5464))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_21\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3706:3706:3706) (3758:3758:3758))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_21\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1035:1035:1035) (1084:1084:1084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_22\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6372:6372:6372) (6207:6207:6207))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_22\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_22\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6731:6731:6731) (6685:6685:6685))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_22\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5690:5690:5690) (5671:5671:5671))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_22\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_23\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6476:6476:6476) (6472:6472:6472))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_23\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_23\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4563:4563:4563) (4586:4586:4586))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_23\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1035:1035:1035) (1084:1084:1084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_23\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5689:5689:5689) (5670:5670:5670))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_23\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_24\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6381:6381:6381) (6218:6218:6218))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_24\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_24\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4230:4230:4230) (4226:4226:4226))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_24\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_24\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4100:4100:4100) (4228:4228:4228))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_25\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3130:3130:3130) (3196:3196:3196))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_25\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_25\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5416:5416:5416) (5467:5467:5467))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_25\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5696:5696:5696) (5679:5679:5679))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_25\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_26\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3130:3130:3130) (3197:3197:3197))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_26\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_26\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4234:4234:4234) (4231:4231:4231))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_26\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_26\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5696:5696:5696) (5678:5678:5678))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_26\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_27\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3131:3131:3131) (3198:3198:3198))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_27\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_27\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5423:5423:5423) (5474:5474:5474))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_27\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5691:5691:5691) (5673:5673:5673))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_27\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_28\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6474:6474:6474) (6470:6470:6470))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_28\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_28\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6723:6723:6723) (6676:6676:6676))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_28\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4431:4431:4431) (4535:4535:4535))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_28\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_29\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6478:6478:6478) (6474:6474:6474))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_29\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_29\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4236:4236:4236) (4233:4233:4233))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_29\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_29\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5692:5692:5692) (5673:5673:5673))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_29\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_30\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3134:3134:3134) (3201:3201:3201))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_30\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_30\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5425:5425:5425) (5477:5477:5477))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_30\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4431:4431:4431) (4534:4534:4534))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_30\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_31\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3129:3129:3129) (3195:3195:3195))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_31\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_31\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4228:4228:4228) (4225:4225:4225))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_31\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_31\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4101:4101:4101) (4229:4229:4229))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_32\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6477:6477:6477) (6473:6473:6473))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_32\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_32\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6726:6726:6726) (6680:6680:6680))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_32\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4107:4107:4107) (4235:4235:4235))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_33\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6477:6477:6477) (6474:6474:6474))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_33\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_33\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6713:6713:6713) (6664:6664:6664))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_33\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4089:4089:4089) (4214:4214:4214))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_34\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6380:6380:6380) (6217:6217:6217))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_34\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_34\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6716:6716:6716) (6668:6668:6668))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_34\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5699:5699:5699) (5682:5682:5682))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_34\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_35\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6475:6475:6475) (6471:6471:6471))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_35\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_35\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4235:4235:4235) (4232:4232:4232))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_35\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_35\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4094:4094:4094) (4221:4221:4221))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_36\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6391:6391:6391) (6388:6388:6388))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_36\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1035:1035:1035) (1084:1084:1084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_36\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4232:4232:4232) (4229:4229:4229))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_36\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_36\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3707:3707:3707) (3758:3758:3758))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_36\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1035:1035:1035) (1084:1084:1084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_37\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6475:6475:6475) (6471:6471:6471))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_37\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_37\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5426:5426:5426) (5478:5478:5478))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_37\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5693:5693:5693) (5675:5675:5675))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_37\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_38\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6478:6478:6478) (6474:6474:6474))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_38\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_38\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4234:4234:4234) (4231:4231:4231))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_38\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_38\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4428:4428:4428) (4531:4531:4531))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_38\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_39\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6378:6378:6378) (6215:6215:6215))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_39\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_39\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4559:4559:4559) (4582:4582:4582))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_39\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1035:1035:1035) (1084:1084:1084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_39\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4104:4104:4104) (4231:4231:4231))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_40\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6479:6479:6479) (6476:6476:6476))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_40\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_40\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5422:5422:5422) (5473:5473:5473))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_40\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5701:5701:5701) (5684:5684:5684))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_40\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_41\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6375:6375:6375) (6212:6212:6212))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_41\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_41\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5424:5424:5424) (5476:5476:5476))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_41\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4434:4434:4434) (4538:4538:4538))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_41\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_42\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3133:3133:3133) (3200:3200:3200))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_42\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_42\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4230:4230:4230) (4227:4227:4227))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_42\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_42\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4434:4434:4434) (4537:4537:4537))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_42\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_43\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3132:3132:3132) (3200:3200:3200))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_43\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_43\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4561:4561:4561) (4584:4584:4584))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_43\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1035:1035:1035) (1084:1084:1084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_43\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4092:4092:4092) (4218:4218:4218))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_44\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6375:6375:6375) (6211:6211:6211))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_44\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_44\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2165:2165:2165))
        (PORT asdata (5423:5423:5423) (5475:5475:5475))
        (PORT ena (2199:2199:2199) (2211:2211:2211))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_44\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5697:5697:5697) (5680:5680:5680))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_44\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_45\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6381:6381:6381) (6218:6218:6218))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_45\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_45\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6715:6715:6715) (6667:6667:6667))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_45\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4095:4095:4095) (4222:4222:4222))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_46\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3130:3130:3130) (3197:3197:3197))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_46\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_46\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4561:4561:4561) (4584:4584:4584))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_46\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1035:1035:1035) (1084:1084:1084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_46\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5694:5694:5694) (5676:5676:5676))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_46\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6072:6072:6072) (6354:6354:6354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_47\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3132:3132:3132) (3199:3199:3199))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_47\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4937:4937:4937) (5078:5078:5078))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_47\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4233:4233:4233) (4230:4230:4230))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_47\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2205:2205:2205) (2222:2222:2222))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_47\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2175:2175:2175))
        (PORT asdata (4096:4096:4096) (4223:4223:4223))
        (PORT ena (5586:5586:5586) (5802:5802:5802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_48\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6386:6386:6386) (6383:6383:6383))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_48\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1035:1035:1035) (1084:1084:1084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_48\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6714:6714:6714) (6665:6665:6665))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_48\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4436:4436:4436) (4539:4539:4539))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_48\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_49\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6478:6478:6478) (6475:6475:6475))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_49\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3139:3139:3139) (3127:3127:3127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_49\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6730:6730:6730) (6684:6684:6684))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_49\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4436:4436:4436) (4540:4540:4540))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_49\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6114:6114:6114) (6394:6394:6394))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_50\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (6376:6376:6376) (6212:6212:6212))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_50\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (6433:6433:6433) (6731:6731:6731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_50\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2207:2207:2207))
        (PORT asdata (6729:6729:6729) (6682:6682:6682))
        (PORT ena (6024:6024:6024) (6249:6249:6249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_50\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3707:3707:3707) (3758:3758:3758))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Inst_Colour_Recognition_register\|vak_50\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1035:1035:1035) (1084:1084:1084))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
)
