{
    "id": "1534967306",
    "title": "Collection of high-level microprocessor bugs from formal verification of pipelined and superscalar designs",
    "venue": "international test conference",
    "year": 2003,
    "authors": [
        {
            "name": "Miroslav N. Velev",
            "id": "185144772",
            "org": "School of Electrical and Computer Engineering, Georgia Institute of Technology"
        }
    ],
    "fields_of_study": [
        "Formal verification",
        "Parallel computing",
        "Formal equivalence checking",
        "Computer architecture",
        "Formal methods",
        "Microprocessor",
        "Computer science",
        "Functional verification",
        "Intelligent verification",
        "Branch predictor",
        "Software bug"
    ],
    "references": [
        "1494093576",
        "1506611120",
        "1511234963",
        "1515401645",
        "1520753950",
        "1525425510",
        "1540389367",
        "1572729891",
        "1583532098",
        "1608010962",
        "1885994280",
        "1959350751",
        "1986558678",
        "2010880586",
        "2048321521",
        "2075959177",
        "2087702998",
        "2096307462",
        "2103976856",
        "2110011370",
        "2110057667",
        "2112128273",
        "2113367538",
        "2118154221",
        "2122710652",
        "2124515106",
        "2126691011",
        "2127271657",
        "2139691310",
        "2142785340",
        "2148677962",
        "2150802640",
        "2156208763",
        "2617531914"
    ]
}