

================================================================
== Vitis HLS Report for 'meta_merger'
================================================================
* Date:           Tue Aug 15 18:30:16 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.369 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  38.400 ns|  38.400 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     642|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     199|      68|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     118|    -|
|Register         |        -|     -|    2230|     768|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|    2429|    1596|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |mul_33ns_35ns_66_3_1_U114  |mul_33ns_35ns_66_3_1  |        0|   3|  199|  68|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |Total                      |                      |        0|   3|  199|  68|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |ret_V_fu_327_p2                   |         +|   0|  0|   40|          33|          11|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op45_read_state2     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op53_read_state3     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op79_write_state7    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op82_write_state7    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op86_write_state7    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op91_write_state7    |       and|   0|  0|    2|           1|           1|
    |tmp_149_i_nbreadreq_fu_176_p3     |       and|   0|  0|    2|           1|           0|
    |tmp_151_i_nbreadreq_fu_190_p3     |       and|   0|  0|    2|           1|           0|
    |tmp_i_nbreadreq_fu_162_p3         |       and|   0|  0|    2|           1|           0|
    |icmp_ln1817_1_fu_426_p2           |      icmp|   0|  0|   18|          32|           5|
    |icmp_ln1817_2_fu_431_p2           |      icmp|   0|  0|   18|          32|           5|
    |icmp_ln1817_fu_421_p2             |      icmp|   0|  0|   18|          32|           4|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6  |        or|   0|  0|    2|           1|           1|
    |or_ln1801_fu_535_p2               |        or|   0|  0|  129|         129|           5|
    |or_ln1802_1_fu_638_p2             |        or|   0|  0|  162|         162|           5|
    |or_ln1802_fu_570_p2               |        or|   0|  0|  201|         201|           5|
    |or_ln1817_1_fu_442_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln1817_fu_436_p2               |        or|   0|  0|    2|           1|           1|
    |numPkg_V_1_fu_448_p3              |    select|   0|  0|   22|           1|          22|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  642|         639|          77|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done                    |   9|          2|    1|          2|
    |rx_ackEventFifo_blk_n      |   9|          2|    1|          2|
    |rx_readEvenFifo_blk_n      |   9|          2|    1|          2|
    |tx_appMetaFifo_blk_n       |   9|          2|    1|          2|
    |tx_exhMetaFifo_blk_n       |   9|          2|    1|          2|
    |tx_exhMetaFifo_din         |  17|          4|  162|        648|
    |tx_ibhMetaFifo_blk_n       |   9|          2|    1|          2|
    |tx_ibhMetaFifo_din         |  21|          5|  192|        960|
    |tx_ibhconnTable_req_blk_n  |   9|          2|    1|          2|
    |tx_ibhconnTable_req_din    |  17|          4|   16|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 118|         27|  377|       1686|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |aev_isNak_reg_655             |    1|   0|    1|          0|
    |aev_validPsn_reg_649          |    1|   0|    1|          0|
    |ap_CS_fsm                     |    1|   0|    1|          0|
    |ap_done_reg                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |    1|   0|    1|          0|
    |ev_op_code_1_reg_715          |   32|   0|   32|          0|
    |ev_op_code_reg_686            |   32|   0|   32|          0|
    |ev_qpn_V_reg_696              |   24|   0|   24|          0|
    |ev_validPsn_reg_724           |    1|   0|    1|          0|
    |mul_ln1513_reg_779            |   66|   0|   66|          0|
    |p_12_reg_733                  |   16|   0|   16|          0|
    |p_s_reg_701                   |   16|   0|   16|          0|
    |ret_V_reg_728                 |   33|   0|   33|          0|
    |rx_readEvenFifo_read_reg_681  |  162|   0|  162|          0|
    |tmp_143_i_reg_738             |   24|   0|   24|          0|
    |tmp_144_i_reg_744             |   24|   0|   24|          0|
    |tmp_149_i_reg_677             |    1|   0|    1|          0|
    |tmp_151_i_reg_711             |    1|   0|    1|          0|
    |tmp_39_reg_691                |    1|   0|    1|          0|
    |tmp_41_reg_749                |    1|   0|    1|          0|
    |tmp_42_reg_754                |    1|   0|    1|          0|
    |tmp_6_reg_706                 |   24|   0|   24|          0|
    |tmp_8_reg_759                 |   56|   0|   56|          0|
    |tmp_9_reg_764                 |   48|   0|   48|          0|
    |tmp_i_reg_645                 |    1|   0|    1|          0|
    |trunc_ln1797_5_reg_660        |   24|   0|   24|          0|
    |trunc_ln1801_reg_671          |   24|   0|   24|          0|
    |trunc_ln1831_reg_769          |   56|   0|   56|          0|
    |trunc_ln628_reg_666           |   16|   0|   16|          0|
    |aev_isNak_reg_655             |   64|  32|    1|          0|
    |aev_validPsn_reg_649          |   64|  32|    1|          0|
    |ev_op_code_1_reg_715          |   64|  32|   32|          0|
    |ev_op_code_reg_686            |   64|  32|   32|          0|
    |ev_qpn_V_reg_696              |   64|  32|   24|          0|
    |ev_validPsn_reg_724           |   64|  32|    1|          0|
    |p_12_reg_733                  |   64|  32|   16|          0|
    |p_s_reg_701                   |   64|  32|   16|          0|
    |rx_readEvenFifo_read_reg_681  |   64|  32|  162|          0|
    |tmp_143_i_reg_738             |   64|  32|   24|          0|
    |tmp_144_i_reg_744             |   64|  32|   24|          0|
    |tmp_149_i_reg_677             |   64|  32|    1|          0|
    |tmp_151_i_reg_711             |   64|  32|    1|          0|
    |tmp_39_reg_691                |   64|  32|    1|          0|
    |tmp_41_reg_749                |   64|  32|    1|          0|
    |tmp_42_reg_754                |   64|  32|    1|          0|
    |tmp_6_reg_706                 |   64|  32|   24|          0|
    |tmp_8_reg_759                 |   64|  32|   56|          0|
    |tmp_9_reg_764                 |   64|  32|   48|          0|
    |tmp_i_reg_645                 |   64|  32|    1|          0|
    |trunc_ln1797_5_reg_660        |   64|  32|   24|          0|
    |trunc_ln1801_reg_671          |   64|  32|   24|          0|
    |trunc_ln1831_reg_769          |   64|  32|   56|          0|
    |trunc_ln628_reg_666           |   64|  32|   16|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         | 2230| 768| 1281|          0|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|          meta_merger|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|          meta_merger|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|          meta_merger|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|          meta_merger|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|          meta_merger|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|          meta_merger|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|          meta_merger|  return value|
|rx_ackEventFifo_dout                |   in|   50|     ap_fifo|      rx_ackEventFifo|       pointer|
|rx_ackEventFifo_num_data_valid      |   in|    3|     ap_fifo|      rx_ackEventFifo|       pointer|
|rx_ackEventFifo_fifo_cap            |   in|    3|     ap_fifo|      rx_ackEventFifo|       pointer|
|rx_ackEventFifo_empty_n             |   in|    1|     ap_fifo|      rx_ackEventFifo|       pointer|
|rx_ackEventFifo_read                |  out|    1|     ap_fifo|      rx_ackEventFifo|       pointer|
|rx_readEvenFifo_dout                |   in|  162|     ap_fifo|      rx_readEvenFifo|       pointer|
|rx_readEvenFifo_num_data_valid      |   in|   10|     ap_fifo|      rx_readEvenFifo|       pointer|
|rx_readEvenFifo_fifo_cap            |   in|   10|     ap_fifo|      rx_readEvenFifo|       pointer|
|rx_readEvenFifo_empty_n             |   in|    1|     ap_fifo|      rx_readEvenFifo|       pointer|
|rx_readEvenFifo_read                |  out|    1|     ap_fifo|      rx_readEvenFifo|       pointer|
|tx_appMetaFifo_dout                 |   in|  256|     ap_fifo|       tx_appMetaFifo|       pointer|
|tx_appMetaFifo_num_data_valid       |   in|    6|     ap_fifo|       tx_appMetaFifo|       pointer|
|tx_appMetaFifo_fifo_cap             |   in|    6|     ap_fifo|       tx_appMetaFifo|       pointer|
|tx_appMetaFifo_empty_n              |   in|    1|     ap_fifo|       tx_appMetaFifo|       pointer|
|tx_appMetaFifo_read                 |  out|    1|     ap_fifo|       tx_appMetaFifo|       pointer|
|tx_ibhconnTable_req_din             |  out|   16|     ap_fifo|  tx_ibhconnTable_req|       pointer|
|tx_ibhconnTable_req_num_data_valid  |   in|    2|     ap_fifo|  tx_ibhconnTable_req|       pointer|
|tx_ibhconnTable_req_fifo_cap        |   in|    2|     ap_fifo|  tx_ibhconnTable_req|       pointer|
|tx_ibhconnTable_req_full_n          |   in|    1|     ap_fifo|  tx_ibhconnTable_req|       pointer|
|tx_ibhconnTable_req_write           |  out|    1|     ap_fifo|  tx_ibhconnTable_req|       pointer|
|tx_ibhMetaFifo_din                  |  out|  192|     ap_fifo|       tx_ibhMetaFifo|       pointer|
|tx_ibhMetaFifo_num_data_valid       |   in|    4|     ap_fifo|       tx_ibhMetaFifo|       pointer|
|tx_ibhMetaFifo_fifo_cap             |   in|    4|     ap_fifo|       tx_ibhMetaFifo|       pointer|
|tx_ibhMetaFifo_full_n               |   in|    1|     ap_fifo|       tx_ibhMetaFifo|       pointer|
|tx_ibhMetaFifo_write                |  out|    1|     ap_fifo|       tx_ibhMetaFifo|       pointer|
|tx_exhMetaFifo_din                  |  out|  162|     ap_fifo|       tx_exhMetaFifo|       pointer|
|tx_exhMetaFifo_num_data_valid       |   in|    3|     ap_fifo|       tx_exhMetaFifo|       pointer|
|tx_exhMetaFifo_fifo_cap             |   in|    3|     ap_fifo|       tx_exhMetaFifo|       pointer|
|tx_exhMetaFifo_full_n               |   in|    1|     ap_fifo|       tx_exhMetaFifo|       pointer|
|tx_exhMetaFifo_write                |  out|    1|     ap_fifo|       tx_exhMetaFifo|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i50 %rx_ackEventFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i50 %rx_ackEventFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i50 %rx_ackEventFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tx_ibhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tx_ibhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tx_ibhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tx_ibhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %tx_appMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i50 %rx_ackEventFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %rx_readEvenFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln1782 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1782]   --->   Operation 32 'specpipeline' 'specpipeline_ln1782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i50P0A, i50 %rx_ackEventFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1795]   --->   Operation 33 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 50> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1795 = br i1 %tmp_i, void %if.else.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1795]   --->   Operation 34 'br' 'br_ln1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %meta_merger.exit"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.33ns)   --->   "%rx_ackEventFifo_read = read i50 @_ssdm_op_Read.ap_fifo.volatile.i50P0A, i50 %rx_ackEventFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1797]   --->   Operation 36 'read' 'rx_ackEventFifo_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 50> <Depth = 4> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%aev_validPsn = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %rx_ackEventFifo_read, i32 48" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1797]   --->   Operation 37 'bitselect' 'aev_validPsn' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%aev_isNak = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %rx_ackEventFifo_read, i32 49" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1797]   --->   Operation 38 'bitselect' 'aev_isNak' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1797_5 = partselect i24 @_ssdm_op_PartSelect.i24.i50.i32.i32, i50 %rx_ackEventFifo_read, i32 24, i32 47" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1797]   --->   Operation 39 'partselect' 'trunc_ln1797_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i50 %rx_ackEventFifo_read"   --->   Operation 40 'trunc' 'trunc_ln628' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1801 = trunc i50 %rx_ackEventFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1801]   --->   Operation 41 'trunc' 'trunc_ln1801' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_149_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i162P0A, i162 %rx_readEvenFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1804]   --->   Operation 42 'nbreadreq' 'tmp_149_i' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 512> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1804 = br i1 %tmp_149_i, void %if.else19.i, void %if.then8.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1804]   --->   Operation 43 'br' 'br_ln1804' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end54.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!tmp_i & !tmp_149_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.33ns)   --->   "%rx_readEvenFifo_read = read i162 @_ssdm_op_Read.ap_fifo.volatile.i162P0A, i162 %rx_readEvenFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1806]   --->   Operation 45 'read' 'rx_readEvenFifo_read' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 512> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ev_op_code = trunc i162 %rx_readEvenFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1806]   --->   Operation 46 'trunc' 'ev_op_code' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i162.i32, i162 %rx_readEvenFifo_read, i32 160" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1806]   --->   Operation 47 'bitselect' 'tmp_39' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ev_qpn_V = partselect i24 @_ssdm_op_PartSelect.i24.i162.i32.i32, i162 %rx_readEvenFifo_read, i32 32, i32 55" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1806]   --->   Operation 48 'partselect' 'ev_qpn_V' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_s = partselect i16 @_ssdm_op_PartSelect.i16.i162.i32.i32, i162 %rx_readEvenFifo_read, i32 32, i32 47"   --->   Operation 49 'partselect' 'p_s' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i24 @_ssdm_op_PartSelect.i24.i162.i32.i32, i162 %rx_readEvenFifo_read, i32 136, i32 159" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1809]   --->   Operation 50 'partselect' 'tmp_6' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.85>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_151_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %tx_appMetaFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1812]   --->   Operation 51 'nbreadreq' 'tmp_151_i' <Predicate = (!tmp_i & !tmp_149_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1812 = br i1 %tmp_151_i, void %if.end53.i, void %if.then21.i_ifconv" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1812]   --->   Operation 52 'br' 'br_ln1812' <Predicate = (!tmp_i & !tmp_149_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.33ns)   --->   "%tx_appMetaFifo_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %tx_appMetaFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1814]   --->   Operation 53 'read' 'tx_appMetaFifo_read' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%ev_op_code_1 = trunc i256 %tx_appMetaFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1814]   --->   Operation 54 'trunc' 'ev_op_code_1' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%ev_length_V = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tx_appMetaFifo_read, i32 128, i32 159" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1814]   --->   Operation 55 'partselect' 'ev_length_V' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ev_validPsn = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %tx_appMetaFifo_read, i256 192" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1814]   --->   Operation 56 'bitselect' 'ev_validPsn' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i32 %ev_length_V"   --->   Operation 57 'zext' 'zext_ln1495' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.51ns)   --->   "%ret_V = add i33 %zext_ln1495, i33 1407"   --->   Operation 58 'add' 'ret_V' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_12 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %tx_appMetaFifo_read, i32 32, i32 47"   --->   Operation 59 'partselect' 'p_12' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_143_i = partselect i24 @_ssdm_op_PartSelect.i24.i256.i32.i32, i256 %tx_appMetaFifo_read, i32 32, i32 55" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1825]   --->   Operation 60 'partselect' 'tmp_143_i' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1823 = br i1 %ev_validPsn, void %if.else45.i, void %if.then36.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1823]   --->   Operation 61 'br' 'br_ln1823' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_144_i = partselect i24 @_ssdm_op_PartSelect.i24.i256.i32.i32, i256 %tx_appMetaFifo_read, i32 160, i32 183" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1825]   --->   Operation 62 'partselect' 'tmp_144_i' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & ev_validPsn)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %tx_appMetaFifo_read, i256 200" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 63 'bitselect' 'tmp_41' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %tx_appMetaFifo_read, i256 192" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 64 'bitselect' 'tmp_42' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i56 @_ssdm_op_PartSelect.i56.i256.i32.i32, i256 %tx_appMetaFifo_read, i32 128, i32 183" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 65 'partselect' 'tmp_8' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i48 @_ssdm_op_PartSelect.i48.i256.i32.i32, i256 %tx_appMetaFifo_read, i32 64, i32 111" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 66 'partselect' 'tmp_9' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1831 = trunc i256 %tx_appMetaFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 67 'trunc' 'trunc_ln1831' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i33 %ret_V"   --->   Operation 68 'zext' 'zext_ln1513' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_4 : Operation 69 [3/3] (4.10ns)   --->   "%mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316"   --->   Operation 69 'mul' 'mul_ln1513' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.10>
ST_5 : Operation 70 [2/3] (4.10ns)   --->   "%mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316"   --->   Operation 70 'mul' 'mul_ln1513' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.10>
ST_6 : Operation 71 [1/3] (4.10ns)   --->   "%mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316"   --->   Operation 71 'mul' 'mul_ln1513' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.36>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node numPkg_V_1)   --->   "%numPkg_V = partselect i22 @_ssdm_op_PartSelect.i22.i66.i32.i32, i66 %mul_ln1513, i32 44, i32 65"   --->   Operation 72 'partselect' 'numPkg_V' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.26ns)   --->   "%icmp_ln1817 = icmp_eq  i32 %ev_op_code_1, i32 12" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817]   --->   Operation 73 'icmp' 'icmp_ln1817' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.26ns)   --->   "%icmp_ln1817_1 = icmp_eq  i32 %ev_op_code_1, i32 28" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817]   --->   Operation 74 'icmp' 'icmp_ln1817_1' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (1.26ns)   --->   "%icmp_ln1817_2 = icmp_eq  i32 %ev_op_code_1, i32 29" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817]   --->   Operation 75 'icmp' 'icmp_ln1817_2' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node numPkg_V_1)   --->   "%or_ln1817 = or i1 %icmp_ln1817_1, i1 %icmp_ln1817_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817]   --->   Operation 76 'or' 'or_ln1817' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node numPkg_V_1)   --->   "%or_ln1817_1 = or i1 %or_ln1817, i1 %icmp_ln1817" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817]   --->   Operation 77 'or' 'or_ln1817_1' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.77ns) (out node of the LUT)   --->   "%numPkg_V_1 = select i1 %or_ln1817_1, i22 %numPkg_V, i22 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1817]   --->   Operation 78 'select' 'numPkg_V_1' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.77> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (2.33ns)   --->   "%write_ln1822 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %tx_ibhconnTable_req, i16 %p_12" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1822]   --->   Operation 79 'write' 'write_ln1822' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_154_i = bitconcatenate i182 @_ssdm_op_BitConcatenate.i182.i22.i72.i24.i32.i32, i22 %numPkg_V_1, i72 0, i24 %tmp_143_i, i32 0, i32 %ev_op_code_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1829]   --->   Operation 80 'bitconcatenate' 'tmp_154_i' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & !ev_validPsn)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1829 = zext i182 %tmp_154_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1829]   --->   Operation 81 'zext' 'zext_ln1829' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & !ev_validPsn)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (2.33ns)   --->   "%write_ln1829 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %tx_ibhMetaFifo, i192 %zext_ln1829" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1829]   --->   Operation 82 'write' 'write_ln1829' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & !ev_validPsn)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 8> <FIFO>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end52.i"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & !ev_validPsn)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1825_cast = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i41.i24.i8.i24.i32.i32, i41 1099511628032, i24 %tmp_144_i, i8 0, i24 %tmp_143_i, i32 0, i32 %ev_op_code_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1825]   --->   Operation 84 'bitconcatenate' 'zext_ln1825_cast' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & ev_validPsn)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1825 = zext i161 %zext_ln1825_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1825]   --->   Operation 85 'zext' 'zext_ln1825' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & ev_validPsn)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (2.33ns)   --->   "%write_ln1825 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %tx_ibhMetaFifo, i192 %zext_ln1825" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1825]   --->   Operation 86 'write' 'write_ln1825' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & ev_validPsn)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 8> <FIFO>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln1826 = br void %if.end52.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1826]   --->   Operation 87 'br' 'br_ln1826' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i & ev_validPsn)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%p_13 = bitconcatenate i162 @_ssdm_op_BitConcatenate.i162.i1.i1.i56.i48.i56, i1 %tmp_41, i1 %tmp_42, i56 %tmp_8, i48 %tmp_9, i56 %trunc_ln1831" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 88 'bitconcatenate' 'p_13' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (2.33ns)   --->   "%write_ln1831 = write void @_ssdm_op_Write.ap_fifo.volatile.i162P0A, i162 %tx_exhMetaFifo, i162 %p_13" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1831]   --->   Operation 89 'write' 'write_ln1831' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 4> <FIFO>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln1832 = br void %if.end53.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1832]   --->   Operation 90 'br' 'br_ln1832' <Predicate = (!tmp_i & !tmp_149_i & tmp_151_i)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (2.33ns)   --->   "%write_ln1807 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %tx_ibhconnTable_req, i16 %p_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1807]   --->   Operation 91 'write' 'write_ln1807' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1809_cast = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i32.i1.i8.i24.i8.i24.i32.i32, i32 2147483648, i1 %tmp_39, i8 0, i24 %tmp_6, i8 0, i24 %ev_qpn_V, i32 0, i32 %ev_op_code" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1809]   --->   Operation 92 'bitconcatenate' 'zext_ln1809_cast' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1809 = zext i161 %zext_ln1809_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1809]   --->   Operation 93 'zext' 'zext_ln1809' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.33ns)   --->   "%write_ln1809 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %tx_ibhMetaFifo, i192 %zext_ln1809" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1809]   --->   Operation 94 'write' 'write_ln1809' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 8> <FIFO>
ST_7 : Operation 95 [1/1] (2.33ns)   --->   "%write_ln1810 = write void @_ssdm_op_Write.ap_fifo.volatile.i162P0A, i162 %tx_exhMetaFifo, i162 %rx_readEvenFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1810]   --->   Operation 95 'write' 'write_ln1810' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 4> <FIFO>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln1811 = br void %if.end54.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1811]   --->   Operation 96 'br' 'br_ln1811' <Predicate = (!tmp_i & tmp_149_i)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (2.33ns)   --->   "%write_ln1799 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %tx_ibhconnTable_req, i16 %trunc_ln628" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1799]   --->   Operation 97 'write' 'write_ln1799' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln1801_1 = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i1.i8.i24.i8.i24.i64, i1 %aev_validPsn, i8 0, i24 %trunc_ln1797_5, i8 0, i24 %trunc_ln1801, i64 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1801]   --->   Operation 98 'bitconcatenate' 'or_ln1801_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln1801 = or i129 %or_ln1801_1, i129 17" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1801]   --->   Operation 99 'or' 'or_ln1801' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1801_cast = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i32.i129, i32 2147483648, i129 %or_ln1801" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1801]   --->   Operation 100 'bitconcatenate' 'zext_ln1801_cast' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1801 = zext i161 %zext_ln1801_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1801]   --->   Operation 101 'zext' 'zext_ln1801' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (2.33ns)   --->   "%write_ln1801 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %tx_ibhMetaFifo, i192 %zext_ln1801" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1801]   --->   Operation 102 'write' 'write_ln1801' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 8> <FIFO>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln1802_2 = bitconcatenate i201 @_ssdm_op_BitConcatenate.i201.i1.i7.i1.i8.i24.i104.i24.i32, i1 %aev_isNak, i7 0, i1 %aev_validPsn, i8 0, i24 %trunc_ln1797_5, i104 0, i24 %trunc_ln1801, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 103 'bitconcatenate' 'or_ln1802_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln1802 = or i201 %or_ln1802_2, i201 17" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 104 'or' 'or_ln1802' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i24 @_ssdm_op_PartSelect.i24.i201.i32.i32, i201 %or_ln1802, i32 32, i32 55" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 105 'partselect' 'tmp_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = partselect i48 @_ssdm_op_PartSelect.i48.i201.i32.i32, i201 %or_ln1802, i32 64, i32 111" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 106 'partselect' 'tmp_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i201.i32, i201 %or_ln1802, i32 192" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 107 'bitselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i201.i32, i201 %or_ln1802, i32 200" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 108 'bitselect' 'tmp_38' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i56 @_ssdm_op_PartSelect.i56.i201.i32.i32, i201 %or_ln1802, i32 128, i32 183" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 109 'partselect' 'tmp_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln1802_8 = bitconcatenate i162 @_ssdm_op_BitConcatenate.i162.i1.i1.i56.i48.i24.i32, i1 %tmp_38, i1 %tmp, i56 %tmp_5, i48 %tmp_s, i24 %tmp_4, i32 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 110 'bitconcatenate' 'or_ln1802_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln1802_1 = or i162 %or_ln1802_8, i162 17" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 111 'or' 'or_ln1802_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (2.33ns)   --->   "%write_ln1802 = write void @_ssdm_op_Write.ap_fifo.volatile.i162P0A, i162 %tx_exhMetaFifo, i162 %or_ln1802_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1802]   --->   Operation 112 'write' 'write_ln1802' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 4> <FIFO>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln1803 = br void %meta_merger.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1803]   --->   Operation 113 'br' 'br_ln1803' <Predicate = (tmp_i)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rx_ackEventFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhconnTable_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_ibhMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_exhMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_readEvenFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_appMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specinterface_ln0    (specinterface ) [ 00000000]
specpipeline_ln1782  (specpipeline  ) [ 00000000]
tmp_i                (nbreadreq     ) [ 01111111]
br_ln1795            (br            ) [ 00000000]
br_ln0               (br            ) [ 00000000]
rx_ackEventFifo_read (read          ) [ 00000000]
aev_validPsn         (bitselect     ) [ 01111111]
aev_isNak            (bitselect     ) [ 01111111]
trunc_ln1797_5       (partselect    ) [ 01111111]
trunc_ln628          (trunc         ) [ 01111111]
trunc_ln1801         (trunc         ) [ 01111111]
tmp_149_i            (nbreadreq     ) [ 01111111]
br_ln1804            (br            ) [ 00000000]
br_ln0               (br            ) [ 00000000]
rx_readEvenFifo_read (read          ) [ 01011111]
ev_op_code           (trunc         ) [ 01011111]
tmp_39               (bitselect     ) [ 01011111]
ev_qpn_V             (partselect    ) [ 01011111]
p_s                  (partselect    ) [ 01011111]
tmp_6                (partselect    ) [ 01011111]
tmp_151_i            (nbreadreq     ) [ 01011111]
br_ln1812            (br            ) [ 00000000]
tx_appMetaFifo_read  (read          ) [ 00000000]
ev_op_code_1         (trunc         ) [ 01001111]
ev_length_V          (partselect    ) [ 00000000]
ev_validPsn          (bitselect     ) [ 01011111]
zext_ln1495          (zext          ) [ 00000000]
ret_V                (add           ) [ 01001000]
p_12                 (partselect    ) [ 01001111]
tmp_143_i            (partselect    ) [ 01001111]
br_ln1823            (br            ) [ 00000000]
tmp_144_i            (partselect    ) [ 01001111]
tmp_41               (bitselect     ) [ 01001111]
tmp_42               (bitselect     ) [ 01001111]
tmp_8                (partselect    ) [ 01001111]
tmp_9                (partselect    ) [ 01001111]
trunc_ln1831         (trunc         ) [ 01001111]
zext_ln1513          (zext          ) [ 01000110]
mul_ln1513           (mul           ) [ 01000001]
numPkg_V             (partselect    ) [ 00000000]
icmp_ln1817          (icmp          ) [ 00000000]
icmp_ln1817_1        (icmp          ) [ 00000000]
icmp_ln1817_2        (icmp          ) [ 00000000]
or_ln1817            (or            ) [ 00000000]
or_ln1817_1          (or            ) [ 00000000]
numPkg_V_1           (select        ) [ 00000000]
write_ln1822         (write         ) [ 00000000]
tmp_154_i            (bitconcatenate) [ 00000000]
zext_ln1829          (zext          ) [ 00000000]
write_ln1829         (write         ) [ 00000000]
br_ln0               (br            ) [ 00000000]
zext_ln1825_cast     (bitconcatenate) [ 00000000]
zext_ln1825          (zext          ) [ 00000000]
write_ln1825         (write         ) [ 00000000]
br_ln1826            (br            ) [ 00000000]
p_13                 (bitconcatenate) [ 00000000]
write_ln1831         (write         ) [ 00000000]
br_ln1832            (br            ) [ 00000000]
write_ln1807         (write         ) [ 00000000]
zext_ln1809_cast     (bitconcatenate) [ 00000000]
zext_ln1809          (zext          ) [ 00000000]
write_ln1809         (write         ) [ 00000000]
write_ln1810         (write         ) [ 00000000]
br_ln1811            (br            ) [ 00000000]
write_ln1799         (write         ) [ 00000000]
or_ln1801_1          (bitconcatenate) [ 00000000]
or_ln1801            (or            ) [ 00000000]
zext_ln1801_cast     (bitconcatenate) [ 00000000]
zext_ln1801          (zext          ) [ 00000000]
write_ln1801         (write         ) [ 00000000]
or_ln1802_2          (bitconcatenate) [ 00000000]
or_ln1802            (or            ) [ 00000000]
tmp_4                (partselect    ) [ 00000000]
tmp_s                (partselect    ) [ 00000000]
tmp                  (bitselect     ) [ 00000000]
tmp_38               (bitselect     ) [ 00000000]
tmp_5                (partselect    ) [ 00000000]
or_ln1802_8          (bitconcatenate) [ 00000000]
or_ln1802_1          (or            ) [ 00000000]
write_ln1802         (write         ) [ 00000000]
br_ln1803            (br            ) [ 00000000]
ret_ln0              (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rx_ackEventFifo">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ackEventFifo"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tx_ibhconnTable_req">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhconnTable_req"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tx_ibhMetaFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ibhMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tx_exhMetaFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_exhMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_readEvenFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_readEvenFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_appMetaFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_appMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i50P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i50P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i50.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i162P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i162P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i162.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i162.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i162.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i182.i22.i72.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i161.i41.i24.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i162.i1.i1.i56.i48.i56"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i162P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i161.i32.i1.i8.i24.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i129.i1.i8.i24.i8.i24.i64"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i161.i32.i129"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i201.i1.i7.i1.i8.i24.i104.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i201.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i201.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i201.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i201.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i162.i1.i1.i56.i48.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_i_nbreadreq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="50" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="rx_ackEventFifo_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="50" slack="0"/>
<pin id="172" dir="0" index="1" bw="50" slack="0"/>
<pin id="173" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_ackEventFifo_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_149_i_nbreadreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="162" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_149_i/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="rx_readEvenFifo_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="162" slack="0"/>
<pin id="186" dir="0" index="1" bw="162" slack="0"/>
<pin id="187" dir="1" index="2" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_readEvenFifo_read/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_151_i_nbreadreq_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="256" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_151_i/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tx_appMetaFifo_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="256" slack="0"/>
<pin id="200" dir="0" index="1" bw="256" slack="0"/>
<pin id="201" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_appMetaFifo_read/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="16" slack="4"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1822/7 write_ln1807/7 write_ln1799/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="192" slack="0"/>
<pin id="214" dir="0" index="2" bw="182" slack="0"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1829/7 write_ln1825/7 write_ln1809/7 write_ln1801/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="162" slack="0"/>
<pin id="221" dir="0" index="2" bw="162" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1831/7 write_ln1810/7 write_ln1802/7 "/>
</bind>
</comp>

<comp id="225" class="1004" name="aev_validPsn_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="50" slack="0"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="aev_validPsn/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="aev_isNak_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="50" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="aev_isNak/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln1797_5_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="24" slack="0"/>
<pin id="243" dir="0" index="1" bw="50" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="0" index="3" bw="7" slack="0"/>
<pin id="246" dir="1" index="4" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1797_5/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln628_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="50" slack="0"/>
<pin id="253" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln1801_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="50" slack="0"/>
<pin id="257" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1801/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="ev_op_code_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="162" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ev_op_code/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_39_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="162" slack="0"/>
<pin id="266" dir="0" index="2" bw="9" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="ev_qpn_V_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="0"/>
<pin id="273" dir="0" index="1" bw="162" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="0" index="3" bw="7" slack="0"/>
<pin id="276" dir="1" index="4" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ev_qpn_V/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="0" index="1" bw="162" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="0" index="3" bw="7" slack="0"/>
<pin id="286" dir="1" index="4" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_6_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="0"/>
<pin id="293" dir="0" index="1" bw="162" slack="0"/>
<pin id="294" dir="0" index="2" bw="9" slack="0"/>
<pin id="295" dir="0" index="3" bw="9" slack="0"/>
<pin id="296" dir="1" index="4" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="ev_op_code_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="256" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ev_op_code_1/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="ev_length_V_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="256" slack="0"/>
<pin id="308" dir="0" index="2" bw="9" slack="0"/>
<pin id="309" dir="0" index="3" bw="9" slack="0"/>
<pin id="310" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ev_length_V/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="ev_validPsn_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="256" slack="0"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="ev_validPsn/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln1495_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="ret_V_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="12" slack="0"/>
<pin id="330" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_12_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="256" slack="0"/>
<pin id="336" dir="0" index="2" bw="7" slack="0"/>
<pin id="337" dir="0" index="3" bw="7" slack="0"/>
<pin id="338" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_12/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_143_i_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="24" slack="0"/>
<pin id="345" dir="0" index="1" bw="256" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_143_i/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_144_i_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="24" slack="0"/>
<pin id="355" dir="0" index="1" bw="256" slack="0"/>
<pin id="356" dir="0" index="2" bw="9" slack="0"/>
<pin id="357" dir="0" index="3" bw="9" slack="0"/>
<pin id="358" dir="1" index="4" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_144_i/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_41_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="256" slack="0"/>
<pin id="366" dir="0" index="2" bw="9" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_42_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="256" slack="0"/>
<pin id="374" dir="0" index="2" bw="9" slack="0"/>
<pin id="375" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_8_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="56" slack="0"/>
<pin id="381" dir="0" index="1" bw="256" slack="0"/>
<pin id="382" dir="0" index="2" bw="9" slack="0"/>
<pin id="383" dir="0" index="3" bw="9" slack="0"/>
<pin id="384" dir="1" index="4" bw="56" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_9_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="48" slack="0"/>
<pin id="391" dir="0" index="1" bw="256" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="0" index="3" bw="8" slack="0"/>
<pin id="394" dir="1" index="4" bw="48" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln1831_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="256" slack="0"/>
<pin id="401" dir="1" index="1" bw="56" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1831/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln1513_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="33" slack="1"/>
<pin id="405" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="33" slack="0"/>
<pin id="408" dir="0" index="1" bw="35" slack="0"/>
<pin id="409" dir="1" index="2" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1513/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="numPkg_V_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="22" slack="0"/>
<pin id="414" dir="0" index="1" bw="66" slack="1"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="0" index="3" bw="8" slack="0"/>
<pin id="417" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="numPkg_V/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln1817_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="4"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1817/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln1817_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="4"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1817_1/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln1817_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="4"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1817_2/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_ln1817_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1817/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln1817_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1817_1/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="numPkg_V_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="22" slack="0"/>
<pin id="451" dir="0" index="2" bw="22" slack="0"/>
<pin id="452" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="numPkg_V_1/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_154_i_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="182" slack="0"/>
<pin id="458" dir="0" index="1" bw="22" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="0" index="3" bw="24" slack="4"/>
<pin id="461" dir="0" index="4" bw="1" slack="0"/>
<pin id="462" dir="0" index="5" bw="32" slack="4"/>
<pin id="463" dir="1" index="6" bw="182" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_154_i/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln1829_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="182" slack="0"/>
<pin id="470" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1829/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln1825_cast_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="161" slack="0"/>
<pin id="475" dir="0" index="1" bw="41" slack="0"/>
<pin id="476" dir="0" index="2" bw="24" slack="4"/>
<pin id="477" dir="0" index="3" bw="1" slack="0"/>
<pin id="478" dir="0" index="4" bw="24" slack="4"/>
<pin id="479" dir="0" index="5" bw="1" slack="0"/>
<pin id="480" dir="0" index="6" bw="32" slack="4"/>
<pin id="481" dir="1" index="7" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln1825_cast/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln1825_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="161" slack="0"/>
<pin id="488" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1825/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_13_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="162" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="4"/>
<pin id="494" dir="0" index="2" bw="1" slack="4"/>
<pin id="495" dir="0" index="3" bw="56" slack="4"/>
<pin id="496" dir="0" index="4" bw="48" slack="4"/>
<pin id="497" dir="0" index="5" bw="56" slack="4"/>
<pin id="498" dir="1" index="6" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_13/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln1809_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="161" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="5"/>
<pin id="505" dir="0" index="3" bw="1" slack="0"/>
<pin id="506" dir="0" index="4" bw="24" slack="5"/>
<pin id="507" dir="0" index="5" bw="1" slack="0"/>
<pin id="508" dir="0" index="6" bw="24" slack="5"/>
<pin id="509" dir="0" index="7" bw="1" slack="0"/>
<pin id="510" dir="0" index="8" bw="32" slack="5"/>
<pin id="511" dir="1" index="9" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln1809_cast/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln1809_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="161" slack="0"/>
<pin id="519" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1809/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="or_ln1801_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="129" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="6"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="0" index="3" bw="24" slack="6"/>
<pin id="527" dir="0" index="4" bw="1" slack="0"/>
<pin id="528" dir="0" index="5" bw="24" slack="6"/>
<pin id="529" dir="0" index="6" bw="1" slack="0"/>
<pin id="530" dir="1" index="7" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1801_1/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="or_ln1801_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="129" slack="0"/>
<pin id="537" dir="0" index="1" bw="129" slack="0"/>
<pin id="538" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1801/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln1801_cast_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="161" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="129" slack="0"/>
<pin id="545" dir="1" index="3" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln1801_cast/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln1801_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="161" slack="0"/>
<pin id="551" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1801/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="or_ln1802_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="201" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="6"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="0" index="3" bw="1" slack="6"/>
<pin id="559" dir="0" index="4" bw="1" slack="0"/>
<pin id="560" dir="0" index="5" bw="24" slack="6"/>
<pin id="561" dir="0" index="6" bw="1" slack="0"/>
<pin id="562" dir="0" index="7" bw="24" slack="6"/>
<pin id="563" dir="0" index="8" bw="1" slack="0"/>
<pin id="564" dir="1" index="9" bw="201" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1802_2/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln1802_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="201" slack="0"/>
<pin id="572" dir="0" index="1" bw="201" slack="0"/>
<pin id="573" dir="1" index="2" bw="201" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1802/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_4_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="24" slack="0"/>
<pin id="578" dir="0" index="1" bw="201" slack="0"/>
<pin id="579" dir="0" index="2" bw="7" slack="0"/>
<pin id="580" dir="0" index="3" bw="7" slack="0"/>
<pin id="581" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_s_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="48" slack="0"/>
<pin id="588" dir="0" index="1" bw="201" slack="0"/>
<pin id="589" dir="0" index="2" bw="8" slack="0"/>
<pin id="590" dir="0" index="3" bw="8" slack="0"/>
<pin id="591" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="201" slack="0"/>
<pin id="599" dir="0" index="2" bw="9" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_38_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="201" slack="0"/>
<pin id="607" dir="0" index="2" bw="9" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_5_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="56" slack="0"/>
<pin id="614" dir="0" index="1" bw="201" slack="0"/>
<pin id="615" dir="0" index="2" bw="9" slack="0"/>
<pin id="616" dir="0" index="3" bw="9" slack="0"/>
<pin id="617" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="or_ln1802_8_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="162" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="0" index="3" bw="56" slack="0"/>
<pin id="627" dir="0" index="4" bw="48" slack="0"/>
<pin id="628" dir="0" index="5" bw="24" slack="0"/>
<pin id="629" dir="0" index="6" bw="1" slack="0"/>
<pin id="630" dir="1" index="7" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1802_8/7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln1802_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="162" slack="0"/>
<pin id="640" dir="0" index="1" bw="162" slack="0"/>
<pin id="641" dir="1" index="2" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1802_1/7 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_i_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="649" class="1005" name="aev_validPsn_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="6"/>
<pin id="651" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="aev_validPsn "/>
</bind>
</comp>

<comp id="655" class="1005" name="aev_isNak_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="6"/>
<pin id="657" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="aev_isNak "/>
</bind>
</comp>

<comp id="660" class="1005" name="trunc_ln1797_5_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="24" slack="6"/>
<pin id="662" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln1797_5 "/>
</bind>
</comp>

<comp id="666" class="1005" name="trunc_ln628_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="6"/>
<pin id="668" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="671" class="1005" name="trunc_ln1801_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="24" slack="6"/>
<pin id="673" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln1801 "/>
</bind>
</comp>

<comp id="677" class="1005" name="tmp_149_i_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_149_i "/>
</bind>
</comp>

<comp id="681" class="1005" name="rx_readEvenFifo_read_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="162" slack="5"/>
<pin id="683" dir="1" index="1" bw="162" slack="5"/>
</pin_list>
<bind>
<opset="rx_readEvenFifo_read "/>
</bind>
</comp>

<comp id="686" class="1005" name="ev_op_code_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="5"/>
<pin id="688" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="ev_op_code "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_39_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="5"/>
<pin id="693" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="696" class="1005" name="ev_qpn_V_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="24" slack="5"/>
<pin id="698" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="ev_qpn_V "/>
</bind>
</comp>

<comp id="701" class="1005" name="p_s_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="5"/>
<pin id="703" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_6_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="24" slack="5"/>
<pin id="708" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp_151_i_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_151_i "/>
</bind>
</comp>

<comp id="715" class="1005" name="ev_op_code_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="4"/>
<pin id="717" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="ev_op_code_1 "/>
</bind>
</comp>

<comp id="724" class="1005" name="ev_validPsn_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="4"/>
<pin id="726" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ev_validPsn "/>
</bind>
</comp>

<comp id="728" class="1005" name="ret_V_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="33" slack="1"/>
<pin id="730" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="733" class="1005" name="p_12_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="4"/>
<pin id="735" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_12 "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_143_i_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="24" slack="4"/>
<pin id="740" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="tmp_143_i "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_144_i_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="24" slack="4"/>
<pin id="746" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="tmp_144_i "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_41_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="4"/>
<pin id="751" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_42_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="4"/>
<pin id="756" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_8_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="56" slack="4"/>
<pin id="761" dir="1" index="1" bw="56" slack="4"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_9_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="48" slack="4"/>
<pin id="766" dir="1" index="1" bw="48" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="769" class="1005" name="trunc_ln1831_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="56" slack="4"/>
<pin id="771" dir="1" index="1" bw="56" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln1831 "/>
</bind>
</comp>

<comp id="774" class="1005" name="zext_ln1513_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="66" slack="1"/>
<pin id="776" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1513 "/>
</bind>
</comp>

<comp id="779" class="1005" name="mul_ln1513_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="66" slack="1"/>
<pin id="781" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1513 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="64" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="108" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="114" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="124" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="170" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="170" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="170" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="254"><net_src comp="170" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="170" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="184" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="184" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="184" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="287"><net_src comp="56" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="184" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="184" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="60" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="304"><net_src comp="198" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="198" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="68" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="320"><net_src comp="70" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="198" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="72" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="305" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="198" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="40" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="349"><net_src comp="78" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="198" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="52" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="359"><net_src comp="78" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="198" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="80" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="368"><net_src comp="70" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="198" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="82" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="70" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="198" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="72" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="385"><net_src comp="84" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="198" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="68" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="80" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="395"><net_src comp="86" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="198" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="88" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="90" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="402"><net_src comp="198" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="403" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="92" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="94" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="96" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="98" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="425"><net_src comp="100" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="102" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="104" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="426" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="421" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="412" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="106" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="464"><net_src comp="110" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="448" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="112" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="467"><net_src comp="16" pin="0"/><net_sink comp="456" pin=4"/></net>

<net id="471"><net_src comp="456" pin="6"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="482"><net_src comp="116" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="118" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="120" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="485"><net_src comp="16" pin="0"/><net_sink comp="473" pin=5"/></net>

<net id="489"><net_src comp="473" pin="7"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="499"><net_src comp="122" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="491" pin="6"/><net_sink comp="218" pin=2"/></net>

<net id="512"><net_src comp="126" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="513"><net_src comp="128" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="514"><net_src comp="120" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="515"><net_src comp="120" pin="0"/><net_sink comp="501" pin=5"/></net>

<net id="516"><net_src comp="16" pin="0"/><net_sink comp="501" pin=7"/></net>

<net id="520"><net_src comp="501" pin="9"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="531"><net_src comp="130" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="120" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="120" pin="0"/><net_sink comp="522" pin=4"/></net>

<net id="534"><net_src comp="132" pin="0"/><net_sink comp="522" pin=6"/></net>

<net id="539"><net_src comp="522" pin="7"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="134" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="136" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="128" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="535" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="565"><net_src comp="138" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="566"><net_src comp="140" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="120" pin="0"/><net_sink comp="554" pin=4"/></net>

<net id="568"><net_src comp="142" pin="0"/><net_sink comp="554" pin=6"/></net>

<net id="569"><net_src comp="16" pin="0"/><net_sink comp="554" pin=8"/></net>

<net id="574"><net_src comp="554" pin="9"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="144" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="582"><net_src comp="146" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="52" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="54" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="592"><net_src comp="148" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="570" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="88" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="90" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="601"><net_src comp="150" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="570" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="152" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="609"><net_src comp="150" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="570" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="154" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="618"><net_src comp="156" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="570" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="68" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="80" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="631"><net_src comp="158" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="632"><net_src comp="604" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="596" pin="3"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="612" pin="4"/><net_sink comp="622" pin=3"/></net>

<net id="635"><net_src comp="586" pin="4"/><net_sink comp="622" pin=4"/></net>

<net id="636"><net_src comp="576" pin="4"/><net_sink comp="622" pin=5"/></net>

<net id="637"><net_src comp="16" pin="0"/><net_sink comp="622" pin=6"/></net>

<net id="642"><net_src comp="622" pin="7"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="160" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="644"><net_src comp="638" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="648"><net_src comp="162" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="225" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="554" pin=3"/></net>

<net id="658"><net_src comp="233" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="663"><net_src comp="241" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="522" pin=3"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="554" pin=5"/></net>

<net id="669"><net_src comp="251" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="674"><net_src comp="255" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="522" pin=5"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="554" pin=7"/></net>

<net id="680"><net_src comp="176" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="184" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="689"><net_src comp="259" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="501" pin=8"/></net>

<net id="694"><net_src comp="263" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="699"><net_src comp="271" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="501" pin=6"/></net>

<net id="704"><net_src comp="281" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="709"><net_src comp="291" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="501" pin=4"/></net>

<net id="714"><net_src comp="190" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="301" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="456" pin=5"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="473" pin=6"/></net>

<net id="727"><net_src comp="315" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="327" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="736"><net_src comp="333" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="741"><net_src comp="343" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="456" pin=3"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="473" pin=4"/></net>

<net id="747"><net_src comp="353" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="752"><net_src comp="363" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="757"><net_src comp="371" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="762"><net_src comp="379" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="491" pin=3"/></net>

<net id="767"><net_src comp="389" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="491" pin=4"/></net>

<net id="772"><net_src comp="399" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="491" pin=5"/></net>

<net id="777"><net_src comp="403" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="782"><net_src comp="406" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="412" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rx_ackEventFifo | {}
	Port: tx_ibhconnTable_req | {7 }
	Port: tx_ibhMetaFifo | {7 }
	Port: tx_exhMetaFifo | {7 }
	Port: rx_readEvenFifo | {}
	Port: tx_appMetaFifo | {}
 - Input state : 
	Port: meta_merger : rx_ackEventFifo | {1 }
	Port: meta_merger : tx_ibhconnTable_req | {}
	Port: meta_merger : tx_ibhMetaFifo | {}
	Port: meta_merger : tx_exhMetaFifo | {}
	Port: meta_merger : rx_readEvenFifo | {2 }
	Port: meta_merger : tx_appMetaFifo | {3 }
  - Chain level:
	State 1
	State 2
	State 3
		zext_ln1495 : 1
		ret_V : 2
		br_ln1823 : 1
	State 4
		mul_ln1513 : 1
	State 5
	State 6
	State 7
		or_ln1817 : 1
		or_ln1817_1 : 1
		numPkg_V_1 : 1
		tmp_154_i : 2
		zext_ln1829 : 3
		write_ln1829 : 4
		zext_ln1825 : 1
		write_ln1825 : 2
		write_ln1831 : 1
		zext_ln1809 : 1
		write_ln1809 : 2
		or_ln1801 : 1
		zext_ln1801_cast : 1
		zext_ln1801 : 2
		write_ln1801 : 3
		or_ln1802 : 1
		tmp_4 : 1
		tmp_s : 1
		tmp : 1
		tmp_38 : 1
		tmp_5 : 1
		or_ln1802_8 : 2
		or_ln1802_1 : 3
		write_ln1802 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            grp_fu_406            |    3    |   199   |    68   |
|----------|----------------------------------|---------|---------|---------|
|          |        icmp_ln1817_fu_421        |    0    |    0    |    18   |
|   icmp   |       icmp_ln1817_1_fu_426       |    0    |    0    |    18   |
|          |       icmp_ln1817_2_fu_431       |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|    add   |           ret_V_fu_327           |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|  select  |         numPkg_V_1_fu_448        |    0    |    0    |    22   |
|----------|----------------------------------|---------|---------|---------|
|          |         or_ln1817_fu_436         |    0    |    0    |    2    |
|          |        or_ln1817_1_fu_442        |    0    |    0    |    2    |
|    or    |         or_ln1801_fu_535         |    0    |    0    |    0    |
|          |         or_ln1802_fu_570         |    0    |    0    |    0    |
|          |        or_ln1802_1_fu_638        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      tmp_i_nbreadreq_fu_162      |    0    |    0    |    0    |
| nbreadreq|    tmp_149_i_nbreadreq_fu_176    |    0    |    0    |    0    |
|          |    tmp_151_i_nbreadreq_fu_190    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | rx_ackEventFifo_read_read_fu_170 |    0    |    0    |    0    |
|   read   | rx_readEvenFifo_read_read_fu_184 |    0    |    0    |    0    |
|          |  tx_appMetaFifo_read_read_fu_198 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         grp_write_fu_204         |    0    |    0    |    0    |
|   write  |         grp_write_fu_211         |    0    |    0    |    0    |
|          |         grp_write_fu_218         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        aev_validPsn_fu_225       |    0    |    0    |    0    |
|          |         aev_isNak_fu_233         |    0    |    0    |    0    |
|          |           tmp_39_fu_263          |    0    |    0    |    0    |
| bitselect|        ev_validPsn_fu_315        |    0    |    0    |    0    |
|          |           tmp_41_fu_363          |    0    |    0    |    0    |
|          |           tmp_42_fu_371          |    0    |    0    |    0    |
|          |            tmp_fu_596            |    0    |    0    |    0    |
|          |           tmp_38_fu_604          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       trunc_ln1797_5_fu_241      |    0    |    0    |    0    |
|          |          ev_qpn_V_fu_271         |    0    |    0    |    0    |
|          |            p_s_fu_281            |    0    |    0    |    0    |
|          |           tmp_6_fu_291           |    0    |    0    |    0    |
|          |        ev_length_V_fu_305        |    0    |    0    |    0    |
|          |            p_12_fu_333           |    0    |    0    |    0    |
|partselect|         tmp_143_i_fu_343         |    0    |    0    |    0    |
|          |         tmp_144_i_fu_353         |    0    |    0    |    0    |
|          |           tmp_8_fu_379           |    0    |    0    |    0    |
|          |           tmp_9_fu_389           |    0    |    0    |    0    |
|          |          numPkg_V_fu_412         |    0    |    0    |    0    |
|          |           tmp_4_fu_576           |    0    |    0    |    0    |
|          |           tmp_s_fu_586           |    0    |    0    |    0    |
|          |           tmp_5_fu_612           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln628_fu_251        |    0    |    0    |    0    |
|          |        trunc_ln1801_fu_255       |    0    |    0    |    0    |
|   trunc  |         ev_op_code_fu_259        |    0    |    0    |    0    |
|          |        ev_op_code_1_fu_301       |    0    |    0    |    0    |
|          |        trunc_ln1831_fu_399       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        zext_ln1495_fu_323        |    0    |    0    |    0    |
|          |        zext_ln1513_fu_403        |    0    |    0    |    0    |
|   zext   |        zext_ln1829_fu_468        |    0    |    0    |    0    |
|          |        zext_ln1825_fu_486        |    0    |    0    |    0    |
|          |        zext_ln1809_fu_517        |    0    |    0    |    0    |
|          |        zext_ln1801_fu_549        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         tmp_154_i_fu_456         |    0    |    0    |    0    |
|          |      zext_ln1825_cast_fu_473     |    0    |    0    |    0    |
|          |            p_13_fu_491           |    0    |    0    |    0    |
|bitconcatenate|      zext_ln1809_cast_fu_501     |    0    |    0    |    0    |
|          |        or_ln1801_1_fu_522        |    0    |    0    |    0    |
|          |      zext_ln1801_cast_fu_541     |    0    |    0    |    0    |
|          |        or_ln1802_2_fu_554        |    0    |    0    |    0    |
|          |        or_ln1802_8_fu_622        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    3    |   199   |   187   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      aev_isNak_reg_655     |    1   |
|    aev_validPsn_reg_649    |    1   |
|    ev_op_code_1_reg_715    |   32   |
|     ev_op_code_reg_686     |   32   |
|      ev_qpn_V_reg_696      |   24   |
|     ev_validPsn_reg_724    |    1   |
|     mul_ln1513_reg_779     |   66   |
|        p_12_reg_733        |   16   |
|         p_s_reg_701        |   16   |
|        ret_V_reg_728       |   33   |
|rx_readEvenFifo_read_reg_681|   162  |
|      tmp_143_i_reg_738     |   24   |
|      tmp_144_i_reg_744     |   24   |
|      tmp_149_i_reg_677     |    1   |
|      tmp_151_i_reg_711     |    1   |
|       tmp_39_reg_691       |    1   |
|       tmp_41_reg_749       |    1   |
|       tmp_42_reg_754       |    1   |
|        tmp_6_reg_706       |   24   |
|        tmp_8_reg_759       |   56   |
|        tmp_9_reg_764       |   48   |
|        tmp_i_reg_645       |    1   |
|   trunc_ln1797_5_reg_660   |   24   |
|    trunc_ln1801_reg_671    |   24   |
|    trunc_ln1831_reg_769    |   56   |
|     trunc_ln628_reg_666    |   16   |
|     zext_ln1513_reg_774    |   66   |
+----------------------------+--------+
|            Total           |   752  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_204 |  p2  |   3  |  16  |   48   ||    13   |
| grp_write_fu_211 |  p2  |   4  |  182 |   728  ||    17   |
| grp_write_fu_218 |  p2  |   3  |  162 |   486  ||    13   |
|    grp_fu_406    |  p0  |   2  |  33  |   66   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1328  || 3.43257 ||    52   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   199  |   187  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   52   |
|  Register |    -   |    -   |   752  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   951  |   239  |
+-----------+--------+--------+--------+--------+
