Simulator report for CourseProject
Mon May 07 00:36:32 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 170 nodes    ;
; Simulation Coverage         ;      67.31 % ;
; Total Number of Transitions ; 10311        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                  ;
+--------------------------------------------------------------------------------------------+------------------------+---------------+
; Option                                                                                     ; Setting                ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------+---------------+
; Simulation mode                                                                            ; Functional             ; Timing        ;
; Start time                                                                                 ; 0 ns                   ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                   ;               ;
; Vector input source                                                                        ; TestDataFetchBlock.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                     ; On            ;
; Check outputs                                                                              ; Off                    ; Off           ;
; Report simulation coverage                                                                 ; On                     ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                     ; On            ;
; Display missing 1-value coverage report                                                    ; On                     ; On            ;
; Display missing 0-value coverage report                                                    ; On                     ; On            ;
; Detect setup and hold time violations                                                      ; Off                    ; Off           ;
; Detect glitches                                                                            ; Off                    ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                    ; Off           ;
; Generate Signal Activity File                                                              ; Off                    ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                    ; Off           ;
; Group bus channels in simulation results                                                   ; Off                    ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                     ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE             ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                    ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                     ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                   ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      67.31 % ;
; Total nodes checked                                 ; 170          ;
; Total output ports checked                          ; 156          ;
; Total output ports with complete 1/0-value coverage ; 105          ;
; Total output ports with no 1/0-value coverage       ; 51           ;
; Total output ports with no 1-value coverage         ; 51           ;
; Total output ports with no 0-value coverage         ; 51           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                          ; Output Port Name                                                                                                      ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; |DataFetchBlock|job_is_done                                                                                        ; |DataFetchBlock|job_is_done                                                                                           ; pin_out          ;
; |DataFetchBlock|inst5                                                                                              ; |DataFetchBlock|inst5                                                                                                 ; out0             ;
; |DataFetchBlock|fetch_strob                                                                                        ; |DataFetchBlock|fetch_strob                                                                                           ; out              ;
; |DataFetchBlock|fetch_first                                                                                        ; |DataFetchBlock|fetch_first                                                                                           ; pin_out          ;
; |DataFetchBlock|inst90                                                                                             ; |DataFetchBlock|inst90                                                                                                ; out0             ;
; |DataFetchBlock|first_part                                                                                         ; |DataFetchBlock|first_part                                                                                            ; pin_out          ;
; |DataFetchBlock|inst48                                                                                             ; |DataFetchBlock|inst48                                                                                                ; regout           ;
; |DataFetchBlock|inst56                                                                                             ; |DataFetchBlock|inst56                                                                                                ; out0             ;
; |DataFetchBlock|inst57                                                                                             ; |DataFetchBlock|inst57                                                                                                ; out0             ;
; |DataFetchBlock|HIT                                                                                                ; |DataFetchBlock|HIT                                                                                                   ; pin_out          ;
; |DataFetchBlock|inst79                                                                                             ; |DataFetchBlock|inst79                                                                                                ; out0             ;
; |DataFetchBlock|cache_hit                                                                                          ; |DataFetchBlock|cache_hit                                                                                             ; out              ;
; |DataFetchBlock|hit_fake                                                                                           ; |DataFetchBlock|hit_fake                                                                                              ; pin_out          ;
; |DataFetchBlock|inst102                                                                                            ; |DataFetchBlock|inst102                                                                                               ; out0             ;
; |DataFetchBlock|clk                                                                                                ; |DataFetchBlock|clk                                                                                                   ; out              ;
; |DataFetchBlock|inst103                                                                                            ; |DataFetchBlock|inst103                                                                                               ; out0             ;
; |DataFetchBlock|inst88                                                                                             ; |DataFetchBlock|inst88                                                                                                ; out0             ;
; |DataFetchBlock|inst99                                                                                             ; |DataFetchBlock|inst99                                                                                                ; out0             ;
; |DataFetchBlock|fetch_second                                                                                       ; |DataFetchBlock|fetch_second                                                                                          ; pin_out          ;
; |DataFetchBlock|inst91                                                                                             ; |DataFetchBlock|inst91                                                                                                ; out0             ;
; |DataFetchBlock|second_part                                                                                        ; |DataFetchBlock|second_part                                                                                           ; pin_out          ;
; |DataFetchBlock|inst49                                                                                             ; |DataFetchBlock|inst49                                                                                                ; regout           ;
; |DataFetchBlock|inst83                                                                                             ; |DataFetchBlock|inst83                                                                                                ; out0             ;
; |DataFetchBlock|2                                                                                                  ; |DataFetchBlock|2                                                                                                     ; pin_out          ;
; |DataFetchBlock|inst84                                                                                             ; |DataFetchBlock|inst84                                                                                                ; out0             ;
; |DataFetchBlock|1                                                                                                  ; |DataFetchBlock|1                                                                                                     ; pin_out          ;
; |DataFetchBlock|inst75                                                                                             ; |DataFetchBlock|inst75                                                                                                ; out0             ;
; |DataFetchBlock|inst85                                                                                             ; |DataFetchBlock|inst85                                                                                                ; out0             ;
; |DataFetchBlock|operand_2_type[1]                                                                                  ; |DataFetchBlock|operand_2_type[1]                                                                                     ; out              ;
; |DataFetchBlock|operand_2_type[0]                                                                                  ; |DataFetchBlock|operand_2_type[0]                                                                                     ; out              ;
; |DataFetchBlock|wait_second                                                                                        ; |DataFetchBlock|wait_second                                                                                           ; pin_out          ;
; |DataFetchBlock|inst63                                                                                             ; |DataFetchBlock|inst63                                                                                                ; regout           ;
; |DataFetchBlock|inst76                                                                                             ; |DataFetchBlock|inst76                                                                                                ; out0             ;
; |DataFetchBlock|inst77                                                                                             ; |DataFetchBlock|inst77                                                                                                ; out0             ;
; |DataFetchBlock|inst34                                                                                             ; |DataFetchBlock|inst34                                                                                                ; out0             ;
; |DataFetchBlock|operand_1_type[1]                                                                                  ; |DataFetchBlock|operand_1_type[1]                                                                                     ; out              ;
; |DataFetchBlock|operand_1_type[0]                                                                                  ; |DataFetchBlock|operand_1_type[0]                                                                                     ; out              ;
; |DataFetchBlock|data_is_not_valid                                                                                  ; |DataFetchBlock|data_is_not_valid                                                                                     ; out              ;
; |DataFetchBlock|submit_registers_bus                                                                               ; |DataFetchBlock|submit_registers_bus                                                                                  ; out              ;
; |DataFetchBlock|submit_cache_bus                                                                                   ; |DataFetchBlock|submit_cache_bus                                                                                      ; out              ;
; |DataFetchBlock|submit_stack_bus                                                                                   ; |DataFetchBlock|submit_stack_bus                                                                                      ; out              ;
; |DataFetchBlock|inst26                                                                                             ; |DataFetchBlock|inst26                                                                                                ; out0             ;
; |DataFetchBlock|inst33                                                                                             ; |DataFetchBlock|inst33                                                                                                ; out0             ;
; |DataFetchBlock|inst100                                                                                            ; |DataFetchBlock|inst100                                                                                               ; out0             ;
; |DataFetchBlock|request_cache_bus                                                                                  ; |DataFetchBlock|request_cache_bus                                                                                     ; pin_out          ;
; |DataFetchBlock|inst96                                                                                             ; |DataFetchBlock|inst96                                                                                                ; out0             ;
; |DataFetchBlock|inst16                                                                                             ; |DataFetchBlock|inst16                                                                                                ; out0             ;
; |DataFetchBlock|inst62                                                                                             ; |DataFetchBlock|inst62                                                                                                ; out0             ;
; |DataFetchBlock|wait_first                                                                                         ; |DataFetchBlock|wait_first                                                                                            ; pin_out          ;
; |DataFetchBlock|inst53                                                                                             ; |DataFetchBlock|inst53                                                                                                ; regout           ;
; |DataFetchBlock|inst59                                                                                             ; |DataFetchBlock|inst59                                                                                                ; out0             ;
; |DataFetchBlock|inst60                                                                                             ; |DataFetchBlock|inst60                                                                                                ; out0             ;
; |DataFetchBlock|inst17                                                                                             ; |DataFetchBlock|inst17                                                                                                ; out0             ;
; |DataFetchBlock|read_strob                                                                                         ; |DataFetchBlock|read_strob                                                                                            ; pin_out          ;
; |DataFetchBlock|inst39                                                                                             ; |DataFetchBlock|inst39                                                                                                ; out0             ;
; |DataFetchBlock|clk_out                                                                                            ; |DataFetchBlock|clk_out                                                                                               ; pin_out          ;
; |DataFetchBlock|request_registers_bus                                                                              ; |DataFetchBlock|request_registers_bus                                                                                 ; pin_out          ;
; |DataFetchBlock|request_stack_bus                                                                                  ; |DataFetchBlock|request_stack_bus                                                                                     ; pin_out          ;
; |DataFetchBlock|set_cache_bus_busy                                                                                 ; |DataFetchBlock|set_cache_bus_busy                                                                                    ; pin_out          ;
; |DataFetchBlock|set_stack_bus_busy                                                                                 ; |DataFetchBlock|set_stack_bus_busy                                                                                    ; pin_out          ;
; |DataFetchBlock|set_register_bus_busy                                                                              ; |DataFetchBlock|set_register_bus_busy                                                                                 ; pin_out          ;
; |DataFetchBlock|set_data_busy                                                                                      ; |DataFetchBlock|set_data_busy                                                                                         ; pin_out          ;
; |DataFetchBlock|r                                                                                                  ; |DataFetchBlock|r                                                                                                     ; pin_out          ;
; |DataFetchBlock|inst74                                                                                             ; |DataFetchBlock|inst74                                                                                                ; out0             ;
; |DataFetchBlock|s                                                                                                  ; |DataFetchBlock|s                                                                                                     ; pin_out          ;
; |DataFetchBlock|inst12                                                                                             ; |DataFetchBlock|inst12                                                                                                ; out0             ;
; |DataFetchBlock|inst95                                                                                             ; |DataFetchBlock|inst95                                                                                                ; out0             ;
; |DataFetchBlock|inst97                                                                                             ; |DataFetchBlock|inst97                                                                                                ; out0             ;
; |DataFetchBlock|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]         ; |DataFetchBlock|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]            ; out0             ;
; |DataFetchBlock|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]         ; |DataFetchBlock|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]            ; out0             ;
; |DataFetchBlock|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]         ; |DataFetchBlock|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]            ; out0             ;
; |DataFetchBlock|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]         ; |DataFetchBlock|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]            ; out0             ;
; |DataFetchBlock|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]         ; |DataFetchBlock|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]            ; out0             ;
; |DataFetchBlock|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]         ; |DataFetchBlock|lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]            ; out0             ;
; |DataFetchBlock|lpm_compare6:inst2|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]   ; |DataFetchBlock|lpm_compare6:inst2|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |DataFetchBlock|lpm_compare6:inst4|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]   ; |DataFetchBlock|lpm_compare6:inst4|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |DataFetchBlock|lpm_mux11:inst28|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~1           ; |DataFetchBlock|lpm_mux11:inst28|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~1              ; out0             ;
; |DataFetchBlock|lpm_mux11:inst28|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout             ; |DataFetchBlock|lpm_mux11:inst28|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout                ; out0             ;
; |DataFetchBlock|lpm_mux3:inst19|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0            ; |DataFetchBlock|lpm_mux3:inst19|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0               ; out0             ;
; |DataFetchBlock|lpm_mux3:inst19|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0            ; |DataFetchBlock|lpm_mux3:inst19|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0               ; out0             ;
; |DataFetchBlock|lpm_compare6:inst3|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]   ; |DataFetchBlock|lpm_compare6:inst3|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]      ; out0             ;
; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0              ; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0                 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout                ; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout                   ; out0             ;
; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0              ; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0                 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1              ; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1                 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout                ; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout                   ; out0             ;
; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0              ; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0                 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1              ; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1                 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout                ; |DataFetchBlock|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout                   ; out0             ;
; |DataFetchBlock|lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0            ; |DataFetchBlock|lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0               ; out0             ;
; |DataFetchBlock|lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~1            ; |DataFetchBlock|lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~1               ; out0             ;
; |DataFetchBlock|lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout              ; |DataFetchBlock|lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout                 ; out0             ;
; |DataFetchBlock|lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0            ; |DataFetchBlock|lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0               ; out0             ;
; |DataFetchBlock|lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~1            ; |DataFetchBlock|lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~1               ; out0             ;
; |DataFetchBlock|lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout              ; |DataFetchBlock|lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout                 ; out0             ;
; |DataFetchBlock|lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_comb_bita0   ; |DataFetchBlock|lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_comb_bita0      ; sumout           ;
; |DataFetchBlock|lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_comb_bita0   ; |DataFetchBlock|lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |DataFetchBlock|lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_comb_bita1   ; |DataFetchBlock|lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_comb_bita1      ; sumout           ;
; |DataFetchBlock|lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_reg_bit1a[1] ; |DataFetchBlock|lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1]               ; regout           ;
; |DataFetchBlock|lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|counter_reg_bit1a[0] ; |DataFetchBlock|lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0]               ; regout           ;
; |DataFetchBlock|lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0           ; |DataFetchBlock|lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0              ; out0             ;
; |DataFetchBlock|lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~1           ; |DataFetchBlock|lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~1              ; out0             ;
; |DataFetchBlock|lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout             ; |DataFetchBlock|lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout                ; out0             ;
; |DataFetchBlock|lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~1           ; |DataFetchBlock|lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~1              ; out0             ;
; |DataFetchBlock|lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout             ; |DataFetchBlock|lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout                ; out0             ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                        ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; |DataFetchBlock|register_bus_is_busy                                                                    ; |DataFetchBlock|register_bus_is_busy                                                                    ; out              ;
; |DataFetchBlock|cache_bus_is_busy                                                                       ; |DataFetchBlock|cache_bus_is_busy                                                                       ; out              ;
; |DataFetchBlock|stack_bus_is_busy                                                                       ; |DataFetchBlock|stack_bus_is_busy                                                                       ; out              ;
; |DataFetchBlock|reset_busy                                                                              ; |DataFetchBlock|reset_busy                                                                              ; pin_out          ;
; |DataFetchBlock|operand_1_data[7]                                                                       ; |DataFetchBlock|operand_1_data[7]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[6]                                                                       ; |DataFetchBlock|operand_1_data[6]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[5]                                                                       ; |DataFetchBlock|operand_1_data[5]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[4]                                                                       ; |DataFetchBlock|operand_1_data[4]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[3]                                                                       ; |DataFetchBlock|operand_1_data[3]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[2]                                                                       ; |DataFetchBlock|operand_1_data[2]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[1]                                                                       ; |DataFetchBlock|operand_1_data[1]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[0]                                                                       ; |DataFetchBlock|operand_1_data[0]                                                                       ; pin_out          ;
; |DataFetchBlock|data[7]                                                                                 ; |DataFetchBlock|data[7]                                                                                 ; out              ;
; |DataFetchBlock|data[6]                                                                                 ; |DataFetchBlock|data[6]                                                                                 ; out              ;
; |DataFetchBlock|data[5]                                                                                 ; |DataFetchBlock|data[5]                                                                                 ; out              ;
; |DataFetchBlock|data[4]                                                                                 ; |DataFetchBlock|data[4]                                                                                 ; out              ;
; |DataFetchBlock|data[3]                                                                                 ; |DataFetchBlock|data[3]                                                                                 ; out              ;
; |DataFetchBlock|data[2]                                                                                 ; |DataFetchBlock|data[2]                                                                                 ; out              ;
; |DataFetchBlock|data[1]                                                                                 ; |DataFetchBlock|data[1]                                                                                 ; out              ;
; |DataFetchBlock|data[0]                                                                                 ; |DataFetchBlock|data[0]                                                                                 ; out              ;
; |DataFetchBlock|operand_2_data[7]                                                                       ; |DataFetchBlock|operand_2_data[7]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[6]                                                                       ; |DataFetchBlock|operand_2_data[6]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[5]                                                                       ; |DataFetchBlock|operand_2_data[5]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[4]                                                                       ; |DataFetchBlock|operand_2_data[4]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[3]                                                                       ; |DataFetchBlock|operand_2_data[3]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[2]                                                                       ; |DataFetchBlock|operand_2_data[2]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[1]                                                                       ; |DataFetchBlock|operand_2_data[1]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[0]                                                                       ; |DataFetchBlock|operand_2_data[0]                                                                       ; pin_out          ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; regout           ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0 ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0 ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1 ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout   ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0 ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1 ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout   ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                        ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+
; |DataFetchBlock|register_bus_is_busy                                                                    ; |DataFetchBlock|register_bus_is_busy                                                                    ; out              ;
; |DataFetchBlock|cache_bus_is_busy                                                                       ; |DataFetchBlock|cache_bus_is_busy                                                                       ; out              ;
; |DataFetchBlock|stack_bus_is_busy                                                                       ; |DataFetchBlock|stack_bus_is_busy                                                                       ; out              ;
; |DataFetchBlock|reset_busy                                                                              ; |DataFetchBlock|reset_busy                                                                              ; pin_out          ;
; |DataFetchBlock|operand_1_data[7]                                                                       ; |DataFetchBlock|operand_1_data[7]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[6]                                                                       ; |DataFetchBlock|operand_1_data[6]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[5]                                                                       ; |DataFetchBlock|operand_1_data[5]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[4]                                                                       ; |DataFetchBlock|operand_1_data[4]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[3]                                                                       ; |DataFetchBlock|operand_1_data[3]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[2]                                                                       ; |DataFetchBlock|operand_1_data[2]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[1]                                                                       ; |DataFetchBlock|operand_1_data[1]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_1_data[0]                                                                       ; |DataFetchBlock|operand_1_data[0]                                                                       ; pin_out          ;
; |DataFetchBlock|data[7]                                                                                 ; |DataFetchBlock|data[7]                                                                                 ; out              ;
; |DataFetchBlock|data[6]                                                                                 ; |DataFetchBlock|data[6]                                                                                 ; out              ;
; |DataFetchBlock|data[5]                                                                                 ; |DataFetchBlock|data[5]                                                                                 ; out              ;
; |DataFetchBlock|data[4]                                                                                 ; |DataFetchBlock|data[4]                                                                                 ; out              ;
; |DataFetchBlock|data[3]                                                                                 ; |DataFetchBlock|data[3]                                                                                 ; out              ;
; |DataFetchBlock|data[2]                                                                                 ; |DataFetchBlock|data[2]                                                                                 ; out              ;
; |DataFetchBlock|data[1]                                                                                 ; |DataFetchBlock|data[1]                                                                                 ; out              ;
; |DataFetchBlock|data[0]                                                                                 ; |DataFetchBlock|data[0]                                                                                 ; out              ;
; |DataFetchBlock|operand_2_data[7]                                                                       ; |DataFetchBlock|operand_2_data[7]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[6]                                                                       ; |DataFetchBlock|operand_2_data[6]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[5]                                                                       ; |DataFetchBlock|operand_2_data[5]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[4]                                                                       ; |DataFetchBlock|operand_2_data[4]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[3]                                                                       ; |DataFetchBlock|operand_2_data[3]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[2]                                                                       ; |DataFetchBlock|operand_2_data[2]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[1]                                                                       ; |DataFetchBlock|operand_2_data[1]                                                                       ; pin_out          ;
; |DataFetchBlock|operand_2_data[0]                                                                       ; |DataFetchBlock|operand_2_data[0]                                                                       ; pin_out          ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; |DataFetchBlock|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; regout           ;
; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; |DataFetchBlock|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; regout           ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0 ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0 ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1 ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout   ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0 ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1 ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout   ; |DataFetchBlock|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon May 07 00:36:29 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CourseProject -c CourseProject
Info: Using vector source file "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/TestDataFetchBlock.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of TestDataFetchBlock.vwf called CourseProject.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      67.31 %
Info: Number of transitions in simulation is 10311
Info: Vector file TestDataFetchBlock.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 136 megabytes
    Info: Processing ended: Mon May 07 00:36:34 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


