#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 17 08:07:45 2025
# Process ID         : 423552
# Current directory  : /home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex
# Command line       : vivado -notrace -source /home/hkchu/VerilogTest/project_1/project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_ex.tcl
# Log file           : /home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/vivado.log
# Journal file       : /home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/vivado.jou
# Running On         : pikespeak
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i9-11900K @ 3.50GHz
# CPU Frequency      : 4640.388 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 67262 MB
# Swap memory        : 2147 MB
# Total Virtual      : 69410 MB
# Available Virtual  : 62992 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
source /home/hkchu/VerilogTest/project_1/project_1.gen/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:01:06 . Memory (MB): peak = 7834.586 ; gain = 232.586 ; free physical = 24552 ; free virtual = 59243
WARNING: [Ipconfig 75-871] Could not load NoC clock tree from device
WARNING: [Ipconfig 75-570] Unable to create NoC or AIE Models.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'pcie4c_uscale_plus_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'pcie4c_uscale_plus_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'pcie4c_uscale_plus_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'pcie4c_uscale_plus_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: ttcl/example_scriptext.tcl
INFO: [open_example_project] Rebuilding top IP...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/tools/Xilinx/Vivado/2024.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4c_uscale_plus_0/xsim/pcie4c_uscale_plus_0.sh'
INFO: [SIM-utils-43] Exported '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4c_uscale_plus_0/xsim/pcie4c_uscale_plus_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4c_uscale_plus_0/modelsim/pcie4c_uscale_plus_0.sh'
INFO: [SIM-utils-43] Exported '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4c_uscale_plus_0/modelsim/pcie4c_uscale_plus_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4c_uscale_plus_0/questa/pcie4c_uscale_plus_0.sh'
INFO: [SIM-utils-43] Exported '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4c_uscale_plus_0/questa/pcie4c_uscale_plus_0.bmj'
INFO: [exportsim-Tcl-5] Generating a 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch. Please note that the single-step script generation is not supported currently for system design containing SystemC/cpp/C sources.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4c_uscale_plus_0/xcelium/pcie4c_uscale_plus_0.sh'
INFO: [SIM-utils-43] Exported '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4c_uscale_plus_0/xcelium/pcie4c_uscale_plus_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-38] Property 'vcs.elaborate.debug_pp' is deprecated and will be removed in the next Vivado release. Please use 'vcs.elaborate.debug_acc' instead.
INFO: [exportsim-Tcl-29] Script generated: '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4c_uscale_plus_0/vcs/pcie4c_uscale_plus_0.sh'
INFO: [SIM-utils-43] Exported '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4c_uscale_plus_0/vcs/pcie4c_uscale_plus_0.bmj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4c_uscale_plus_0/riviera/pcie4c_uscale_plus_0.sh'
INFO: [SIM-utils-43] Exported '/home/hkchu/VerilogTest/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.ip_user_files/sim_scripts/pcie4c_uscale_plus_0/riviera/pcie4c_uscale_plus_0.bmj'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 08:17:01 2025...
