===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 15.3546 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9162 ( 20.8%)    3.9162 ( 25.5%)  FIR Parser
    6.9991 ( 37.1%)    4.9952 ( 32.5%)  'firrtl.circuit' Pipeline
    1.3443 (  7.1%)    0.6725 (  4.4%)    'firrtl.module' Pipeline
    1.1679 (  6.2%)    0.5884 (  3.8%)      CSE
    0.0011 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.1727 (  0.9%)    0.0899 (  0.6%)      LowerCHIRRTL
    0.1510 (  0.8%)    0.1510 (  1.0%)    InferWidths
    0.5171 (  2.7%)    0.5171 (  3.4%)    InferResets
    0.0510 (  0.3%)    0.0510 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0516 (  0.3%)    0.0516 (  0.3%)    PrefixModules
    0.3801 (  2.0%)    0.3801 (  2.5%)    LowerFIRRTLTypes
    1.8333 (  9.7%)    0.9167 (  6.0%)    'firrtl.module' Pipeline
    0.6230 (  3.3%)    0.3225 (  2.1%)      ExpandWhens
    1.2027 (  6.4%)    0.6144 (  4.0%)      Canonicalizer
    0.2329 (  1.2%)    0.2329 (  1.5%)    Inliner
    1.3292 (  7.1%)    1.3292 (  8.7%)    IMConstProp
    0.0478 (  0.3%)    0.0478 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.8309 (  4.4%)    0.4155 (  2.7%)    'firrtl.module' Pipeline
    0.8288 (  4.4%)    0.4145 (  2.7%)      Canonicalizer
    0.1800 (  1.0%)    0.1800 (  1.2%)    CreateSiFiveMetadata
    0.1430 (  0.8%)    0.1430 (  0.9%)    EmitOMIR
    0.0470 (  0.2%)    0.0470 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.1891 (  6.3%)    1.1891 (  7.7%)  LowerFIRRTLToHW
    0.2816 (  1.5%)    0.2816 (  1.8%)  HWMemSimImpl
    2.9699 ( 15.8%)    1.4850 (  9.7%)  'hw.module' Pipeline
    0.3455 (  1.8%)    0.1833 (  1.2%)    HWCleanup
    0.7209 (  3.8%)    0.3698 (  2.4%)    CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.5099 (  8.0%)    0.7654 (  5.0%)    Canonicalizer
    0.0154 (  0.1%)    0.0097 (  0.1%)    HWLegalizeModules
    0.3680 (  2.0%)    0.1943 (  1.3%)    PrettifyVerilog
    3.4783 ( 18.5%)    3.4783 ( 22.7%)  ExportVerilog
    0.0058 (  0.0%)    0.0058 (  0.0%)  Rest
   18.8433 (100.0%)   15.3546 (100.0%)  Total

{
  totalTime: 15.392,
  maxMemory: 796737536
}
