INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:55:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 mulf2/operator/sigProdExt_c2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.305ns period=6.610ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.305ns period=6.610ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.610ns  (clk rise@6.610ns - clk rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 2.278ns (34.603%)  route 4.305ns (65.397%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.093 - 6.610 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1486, unset)         0.508     0.508    mulf2/operator/clk
    SLICE_X30Y68         FDRE                                         r  mulf2/operator/sigProdExt_c2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf2/operator/sigProdExt_c2_reg[7]/Q
                         net (fo=1, routed)           0.436     1.142    mulf2/operator/sigProdExt_c2[7]
    SLICE_X30Y68         LUT6 (Prop_lut6_I3_O)        0.119     1.261 r  mulf2/operator/ltOp_carry_i_13__0/O
                         net (fo=1, routed)           0.404     1.665    mulf2/operator/ltOp_carry_i_13__0_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I4_O)        0.043     1.708 r  mulf2/operator/ltOp_carry_i_9__0/O
                         net (fo=1, routed)           0.000     1.708    mulf2/operator/RoundingAdder/S[0]
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.959 r  mulf2/operator/RoundingAdder/ltOp_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     1.959    mulf2/operator/RoundingAdder/ltOp_carry_i_8__0_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.008 r  mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.008    mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.057 r  mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.057    mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_2_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.106 r  mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.106    mulf2/operator/RoundingAdder/X_1_c1_reg[13]_i_3_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.155 r  mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.155    mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_6_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.204 r  mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.204    mulf2/operator/RoundingAdder/X_1_c1_reg[24]_i_2_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.253 r  mulf2/operator/RoundingAdder/ltOp_carry__2_i_8__0/CO[3]
                         net (fo=1, routed)           0.007     2.260    mulf2/operator/RoundingAdder/ltOp_carry__2_i_8__0_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     2.367 r  mulf2/operator/RoundingAdder/extendedExpInc_c1_reg[7]_i_3/O[2]
                         net (fo=8, routed)           0.381     2.747    mulf2/operator/RoundingAdder/ip_result__0[30]
    SLICE_X35Y74         LUT4 (Prop_lut4_I2_O)        0.118     2.865 r  mulf2/operator/RoundingAdder/X_1_c1[24]_i_7/O
                         net (fo=1, routed)           0.179     3.044    mulf2/operator/RoundingAdder/X_1_c1[24]_i_7_n_0
    SLICE_X33Y75         LUT5 (Prop_lut5_I4_O)        0.043     3.087 r  mulf2/operator/RoundingAdder/X_1_c1[24]_i_5/O
                         net (fo=40, routed)          0.424     3.511    mulf2/operator/RoundingAdder/X_1_c1[24]_i_5_n_0
    SLICE_X31Y76         LUT4 (Prop_lut4_I3_O)        0.043     3.554 f  mulf2/operator/RoundingAdder/level4_c1[21]_i_2__0/O
                         net (fo=9, routed)           0.340     3.894    mulf2/operator/RoundingAdder/X_c2_reg[19]_3
    SLICE_X31Y76         LUT6 (Prop_lut6_I4_O)        0.043     3.937 f  mulf2/operator/RoundingAdder/ltOp_carry__2_i_9__0/O
                         net (fo=1, routed)           0.337     4.274    mulf2/operator/RoundingAdder/ltOp_carry__2_i_9__0_n_0
    SLICE_X31Y77         LUT5 (Prop_lut5_I0_O)        0.043     4.317 f  mulf2/operator/RoundingAdder/ltOp_carry__2_i_6/O
                         net (fo=3, routed)           0.146     4.464    mulf2/operator/RoundingAdder/ltOp_carry__2_i_6_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.043     4.507 r  mulf2/operator/RoundingAdder/ltOp_carry__2_i_1__0/O
                         net (fo=1, routed)           0.293     4.800    addf1/operator/ltOp_carry__3_0[0]
    SLICE_X30Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.984 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.984    addf1/operator/ltOp_carry__2_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.111 f  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=73, routed)          0.182     5.294    addf1/operator/CO[0]
    SLICE_X31Y77         LUT1 (Prop_lut1_I0_O)        0.130     5.424 r  addf1/operator/i__carry_i_1__0/O
                         net (fo=7, routed)           0.289     5.713    addf1/operator/i__carry_i_1__0_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.897 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.897    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.042 f  addf1/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=9, routed)           0.543     6.585    addf1/operator/RightShifterComponent/O[3]
    SLICE_X30Y81         LUT6 (Prop_lut6_I3_O)        0.120     6.705 r  addf1/operator/RightShifterComponent/level4_c1[22]_i_3__0/O
                         net (fo=10, routed)          0.344     7.048    mulf2/operator/RoundingAdder/level4_c1_reg[4]
    SLICE_X29Y81         LUT5 (Prop_lut5_I1_O)        0.043     7.091 r  mulf2/operator/RoundingAdder/level4_c1[7]_i_1__0/O
                         net (fo=1, routed)           0.000     7.091    addf1/operator/RightShifterComponent/level4_c1_reg[24]_0[6]
    SLICE_X29Y81         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.610     6.610 r  
                                                      0.000     6.610 r  clk (IN)
                         net (fo=1486, unset)         0.483     7.093    addf1/operator/RightShifterComponent/clk
    SLICE_X29Y81         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[7]/C
                         clock pessimism              0.000     7.093    
                         clock uncertainty           -0.035     7.057    
    SLICE_X29Y81         FDRE (Setup_fdre_C_D)        0.031     7.088    addf1/operator/RightShifterComponent/level4_c1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.088    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                 -0.003    




