Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/vdhl/CIRCUITOSVhdlCircuito1_HSF/CIRCUITOSVhdlCircuito1_HSF_test_bench_isim_beh.exe -prj /home/ise/vdhl/CIRCUITOSVhdlCircuito1_HSF/CIRCUITOSVhdlCircuito1_HSF_test_bench_beh.prj work.CIRCUITOSVhdlCircuito1_HSF_test_bench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/vdhl/CIRCUITOSVhdlCircuito1_HSF/CIRCUITOSVhdlCircuito1_HSF.vhd" into library work
Parsing VHDL file "/home/ise/vdhl/CIRCUITOSVhdlCircuito1_HSF/CIRCUITOSVhdlCircuito1_HSF_test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95308 KB
Fuse CPU Usage: 1580 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity CIRCUITOSVhdlCircuito1_HSF [circuitosvhdlcircuito1_hsf_defau...]
Compiling architecture sim of entity circuitosvhdlcircuito1_hsf_test_...
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/vdhl/CIRCUITOSVhdlCircuito1_HSF/CIRCUITOSVhdlCircuito1_HSF_test_bench_isim_beh.exe
Fuse Memory Usage: 104012 KB
Fuse CPU Usage: 1700 ms
GCC CPU Usage: 490 ms
