$date
	Sat Sep  3 16:19:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module AL1_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$scope module al1 $end
$var wire 1 ! f $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1$
#40
0!
0$
1#
#60
1!
1$
#80
0$
0#
1"
#100
0!
1$
#120
1!
0$
1#
#140
1$
#160
