Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/i2c_master_2.v" into library work
Parsing module <i2c_master_2>.
Analyzing Verilog file "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mpu_9150_1.v" into library work
Parsing module <mpu_9150_1>.
WARNING:HDLCompiler:568 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mpu_9150_1.v" Line 36: Constant value is truncated to fit in <2> bits.
WARNING:HDLCompiler:568 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mpu_9150_1.v" Line 38: Constant value is truncated to fit in <2> bits.
WARNING:HDLCompiler:568 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mpu_9150_1.v" Line 39: Constant value is truncated to fit in <2> bits.
Analyzing Verilog file "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.
WARNING:HDLCompiler:413 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 44: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 49: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1016 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mpu_9150_1.v" Line 54: Port request is not connected to this instance

Elaborating module <mpu_9150_1>.

Elaborating module <i2c_master_2>.
WARNING:HDLCompiler:872 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/i2c_master_2.v" Line 28: Using initial value of overflow_value since it is never assigned
WARNING:HDLCompiler:413 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/i2c_master_2.v" Line 138: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/i2c_master_2.v" Line 174: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/i2c_master_2.v" Line 269: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/i2c_master_2.v" Line 51: Assignment to acked ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mpu_9150_1.v" Line 60: Assignment to i2c_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mpu_9150_1.v" Line 46: Net <data[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mpu_9150_1.v" Line 50: Net <byte_read> does not have a driver.
WARNING:HDLCompiler:552 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mpu_9150_1.v" Line 54: Input port request[1] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <prev_rst>.
    Found 9-bit register for signal <counter>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <filtered_rst>.
    Found 8-bit register for signal <led_out>.
    Found 8-bit adder for signal <led_out[7]_GND_1_o_add_4_OUT> created at line 44.
    Found 9-bit adder for signal <counter[8]_GND_1_o_add_7_OUT> created at line 49.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 33
    Found 1-bit tristate buffer for signal <avr_rx> created at line 34
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 35
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 35
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 35
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 35
    Found 1-bit comparator equal for signal <n0015> created at line 47
    Found 9-bit comparator greater for signal <GND_1_o_counter[8]_LessThan_10_o> created at line 57
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <mpu_9150_1>.
    Related source file is "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mpu_9150_1.v".
        SIZE = 4
        IDLE = 1'b0
        START = 1'b1
        FINISH = 1'b1
        WAIT = 1'b0
        PHY_ADDR = 1'b1
        REG_ADDR = 1'b1
        SECOND_START = 1'b0
        READ_MSB = 1'b0
        READ_LSB = 1'b0
        I2C_START = 1'b0
        I2C_READ = 1'b0
        I2C_WRITE = 1'b1
        I2C_STOP = 1'b1
        I2C_REG_X_MSB = 2'b11
        I2C_ADDR_W = 2'b00
        I2C_ADDR_R = 2'b01
WARNING:Xst:2898 - Port 'request', unconnected in block instance 'i2c_master', is tied to GND.
WARNING:Xst:647 - Input <sample_start> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/mpu_9150_1.v" line 54: Output port <requested_data_out> of the instance <i2c_master> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <byte_read> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <state>.
    Found 4-bit register for signal <next_state>.
    Found 1-bit register for signal <byte_start>.
    Found 1-bit register for signal <busy>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <mpu_9150_1> synthesized.

Synthesizing Unit <i2c_master_2>.
    Related source file is "/home/johnconn/projects/mojo/mojo-git/babel/work/planAhead/babel/babel.srcs/sources_1/imports/verilog/i2c_master_2.v".
        SIZE = 4
        IDLE = 1'b0
        START = 1'b1
        READ = 1'b0
        WRITE = 1'b1
        STOP = 1'b0
        FINISH = 1'b1
        WAIT = 1'b0
        ACK = 1'b1
WARNING:Xst:647 - Input <data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <state[3]_clk_DFF_25_q>.
    Found 1-bit register for signal <state[3]_clk_DFF_26>.
    Found 1-bit register for signal <sda_master>.
    Found 1-bit register for signal <master_drive>.
    Found 8-bit register for signal <data>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <reset_clk>.
    Found 4-bit register for signal <current_bit>.
    Found 8-bit register for signal <requested_data_out>.
    Found 9-bit register for signal <clk_count>.
    Found 4-bit register for signal <next_state>.
    Found 9-bit adder for signal <GND_9_o_clk_count[8]_add_17_OUT> created at line 91.
    Found 4-bit adder for signal <current_bit[3]_GND_9_o_add_27_OUT> created at line 138.
    Found 9-bit adder for signal <clk_count[8]_GND_9_o_add_86_OUT> created at line 269.
    Found 1-bit 8-to-1 multiplexer for signal <current_bit[2]_data[7]_Mux_46_o> created at line 185.
    Found 1-bit tristate buffer for signal <sda> created at line 50
    Found 1-bit tristate buffer for signal <scl> created at line 51
    Found 9-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_19_o> created at line 91
    Found 9-bit comparator greater for signal <GND_9_o_clk_count[8]_LessThan_22_o> created at line 105
    Found 9-bit comparator greater for signal <GND_9_o_clk_count[8]_LessThan_23_o> created at line 110
    Found 9-bit comparator greater for signal <GND_9_o_clk_count[8]_LessThan_26_o> created at line 119
    Found 4-bit comparator greater for signal <GND_9_o_current_bit[3]_LessThan_27_o> created at line 125
    Found 9-bit comparator greater for signal <GND_9_o_clk_count[8]_LessThan_53_o> created at line 208
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  66 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <i2c_master_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 3
# Registers                                            : 21
 1-bit register                                        : 11
 4-bit register                                        : 5
 8-bit register                                        : 3
 9-bit register                                        : 2
# Comparators                                          : 8
 1-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 9-bit comparator greater                              : 6
# Multiplexers                                         : 66
 1-bit 2-to-1 multiplexer                              : 33
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 26
 8-bit 2-to-1 multiplexer                              : 6
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <i2c_master_2>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
Unit <i2c_master_2> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <led_out>: 1 register on signal <led_out>.
Unit <mojo_top_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 3
 8-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 8
 1-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 9-bit comparator greater                              : 6
# Multiplexers                                         : 66
 1-bit 2-to-1 multiplexer                              : 33
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 26
 8-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <next_state_0> (without init value) has a constant value of 1 in block <mpu_9150_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_state_1> (without init value) has a constant value of 0 in block <mpu_9150_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_state_2> (without init value) has a constant value of 0 in block <mpu_9150_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_state_3> (without init value) has a constant value of 0 in block <mpu_9150_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_1> has a constant value of 0 in block <mpu_9150_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_2> has a constant value of 0 in block <mpu_9150_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_3> has a constant value of 0 in block <mpu_9150_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <led_out_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/requested_data_out_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/requested_data_out_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/requested_data_out_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/requested_data_out_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/requested_data_out_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/requested_data_out_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/requested_data_out_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/requested_data_out_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2041 - Unit mojo_top_0: 1 internal tristate is replaced by logic (pull-up yes): N4.

Optimizing unit <mojo_top_0> ...
WARNING:Xst:1710 - FF/Latch <mpu_9150/i2c_master/next_state_3> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/next_state_2> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/next_state_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/next_state_0> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mpu_9150/i2c_master/data_7> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/data_6> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/data_5> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/data_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/data_3> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/data_2> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/data_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/data_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/current_bit_3> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/current_bit_2> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/current_bit_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/current_bit_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/busy> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mpu_9150/i2c_master/state_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/state_2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/state_1> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mpu_9150/i2c_master/sda_master> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mpu_9150/i2c_master/state_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/state_2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/state_1> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/busy> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/sda_master> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/data_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/data_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/data_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/data_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/data_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/data_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/data_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/data_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/current_bit_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/current_bit_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/current_bit_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/current_bit_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1293 - FF/Latch <mpu_9150/state_0> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/state_0> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/state[3]_clk_DFF_26> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/reset_clk> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/i2c_master/master_drive> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/busy> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mpu_9150/byte_start> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mpu_9150/i2c_master/scl> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/clk_count_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/clk_count_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/clk_count_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/clk_count_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/clk_count_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/clk_count_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/clk_count_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/clk_count_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mpu_9150/i2c_master/clk_count_0> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 60
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 14
#      LUT2                        : 2
#      LUT3                        : 8
#      LUT6                        : 2
#      MUXCY                       : 14
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 19
#      FD                          : 4
#      FDE                         : 7
#      FDR                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 1
#      OBUF                        : 10
#      OBUFT                       : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              19  out of  11440     0%  
 Number of Slice LUTs:                   28  out of   5720     0%  
    Number used as Logic:                28  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     29
   Number with an unused Flip Flop:      10  out of     29    34%  
   Number with an unused LUT:             1  out of     29     3%  
   Number of fully used LUT-FF pairs:    18  out of     29    62%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  20  out of    102    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.250ns (Maximum Frequency: 307.692MHz)
   Minimum input arrival time before clock: 3.892ns
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.250ns (frequency: 307.692MHz)
  Total number of paths / destination ports: 115 / 34
-------------------------------------------------------------------------
Delay:               3.250ns (Levels of Logic = 1)
  Source:            filtered_rst (FF)
  Destination:       counter_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: filtered_rst to counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.525   1.069  filtered_rst (filtered_rst)
     LUT2:I1->O            8   0.254   0.943  n001511 (n00151)
     FDR:R                     0.459          counter_1
    ----------------------------------------
    Total                      3.250ns (1.238ns logic, 2.012ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.892ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       counter_1 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.912  rst_n_IBUF (rst_n_IBUF)
     LUT2:I0->O            8   0.250   0.943  n001511 (n00151)
     FDR:R                     0.459          counter_1
    ----------------------------------------
    Total                      3.892ns (2.037ns logic, 1.855ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            led_out_6 (FF)
  Destination:       led<6> (PAD)
  Source Clock:      clk rising

  Data Path: led_out_6 to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   0.765  led_out_6 (led_out_6)
     OBUF:I->O                 2.912          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.250|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.40 secs
 
--> 


Total memory usage is 387544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   98 (   0 filtered)
Number of infos    :    1 (   0 filtered)

