# do problem2.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:33 on Apr 15,2022
# vlog -work work problem2.vo 
# -- Compiling module problem2
# 
# Top level modules:
# 	problem2
# End time: 17:10:33 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:33 on Apr 15,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module problem2_vlg_vec_tst
# 
# Top level modules:
# 	problem2_vlg_vec_tst
# End time: 17:10:33 on Apr 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.problem2_vlg_vec_tst 
# Start time: 17:10:33 on Apr 15,2022
# Loading work.problem2_vlg_vec_tst
# Loading work.problem2
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# after#23
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 320 ns  Iteration: 0  Instance: /problem2_vlg_vec_tst
# End time: 17:10:34 on Apr 15,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
