BATCH:T
MGNTIMER:F
MGNCMPL:F
GEN_BEHV_MODULE:F
DESIGN:COREDDS_C0_COREDDS_C0_0_dds_g5_lsram
FAM:PolarFireSOC
OUTFORMAT:Verilog
LPMTYPE:LPM_RAM
DEVICE:500
CLKS:2
RESET_POLARITY:2
PTYPE:1
WWIDTH:18
RWIDTH:18
WDEPTH:512
RDEPTH:512
WE_POLARITY:1
RE_POLARITY:1
RCLK_EDGE:RISE
WCLK_EDGE:RISE
PMODE2:0
DATA_IN_PN:DI
DATA_OUT_PN:DO
WADDRESS_PN:WADDR
RADDRESS_PN:RADDR
WE_PN:WRB
RE_PN:RDB
WCLOCK_PN:WCLOCK
RCLOCK_PN:RCLOCK
CLOCK_PN:clk
RESET_PN:ARST
CASCADE:0
A_DOUT_EN_POLARITY:2
A_DOUT_EN_PN:XYZ
INIT_RAM:F
A_DOUT_SRST_POLARITY:2
A_DOUT_SRST_PN:DO_rst
ECC:0
SII_LOCK:0
BUSY_FLAG:0
