// Define the states
parameter state0 = 0;
parameter state1 = 1;

always @ (posedge clk or posedge reset) begin
    if (reset) begin
        present_state <= state0;
    end else begin
        present_state <= next_state;
    end
end

always @* begin
    case (present_state)
        state0: begin
            out = 1;
            if (in == 0) begin
                next_state = state1;
            end else begin
                next_state = state0;
            end
        end
        state1: begin
            out = 0;
            if (in == 0) begin
                next_state = state0;
            end else begin
                next_state = state1;
            end
        end
    endcase
end

endmodule

// End of module.