,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/openhwgroup/cv32e40p.git,2016-02-18 18:21:33+00:00,CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform,374,openhwgroup/cv32e40p,52028445,SystemVerilog,cv32e40p,11418,865,2024-04-13 18:35:18+00:00,"['riscv', 'riscv32imfc']",
1,https://github.com/lowRISC/lowrisc-chip.git,2015-03-16 10:16:28+00:00,The root repo for lowRISC project and FPGA demos.,148,lowRISC/lowrisc-chip,32316861,SystemVerilog,lowrisc-chip,5325,581,2024-04-09 04:48:55+00:00,[],
2,https://github.com/gtaylormb/opl3_fpga.git,2014-11-30 17:00:01+00:00,Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer,43,gtaylormb/opl3_fpga,27343065,SystemVerilog,opl3_fpga,40944,339,2024-04-13 11:44:15+00:00,[],https://api.github.com/licenses/lgpl-3.0
3,https://github.com/svunit/svunit.git,2015-11-10 22:55:18+00:00,,56,svunit/svunit,45945753,SystemVerilog,svunit,3942,168,2024-04-13 05:51:35+00:00,[],https://api.github.com/licenses/apache-2.0
4,https://github.com/ClusterM/coolgirl-famicom-multicart.git,2016-01-29 14:13:20+00:00,Ultimate multigame cartridge for Nintendo Famicom,40,ClusterM/coolgirl-famicom-multicart,50666440,SystemVerilog,coolgirl-famicom-multicart,9670,159,2024-03-31 06:38:37+00:00,[],https://api.github.com/licenses/gpl-3.0
5,https://github.com/amiq-consulting/svaunit.git,2015-04-29 10:26:16+00:00,SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA),18,amiq-consulting/svaunit,34787526,SystemVerilog,svaunit,7474,70,2024-02-17 06:13:42+00:00,[],
6,https://github.com/amiq-consulting/amiq_apb.git,2015-01-30 14:59:15+00:00,SystemVerilog VIP for AMBA APB protocol,29,amiq-consulting/amiq_apb,30076555,SystemVerilog,amiq_apb,6347,60,2024-04-09 03:44:48+00:00,[],https://api.github.com/licenses/apache-2.0
7,https://github.com/melt-umn/silver.git,2015-08-20 23:16:30+00:00,An attribute grammar-based programming language for composable language extensions,7,melt-umn/silver,41123074,SystemVerilog,silver,28524,57,2024-04-04 18:35:48+00:00,"['silver', 'attribute-grammars', 'composable-language-extensions', 'silver-language', 'language', 'metaprogramming', 'compiler']",https://api.github.com/licenses/lgpl-3.0
8,https://github.com/johan92/fpga-hash-table.git,2015-08-04 10:16:33+00:00,Simple hash table on Verilog (SystemVerilog),24,johan92/fpga-hash-table,40177831,SystemVerilog,fpga-hash-table,146,46,2024-04-11 06:34:21+00:00,[],https://api.github.com/licenses/mit
9,https://github.com/swetland/gateware.git,2015-12-27 12:30:17+00:00,A collection of little open source FPGA hobby projects,0,swetland/gateware,48644270,SystemVerilog,gateware,263,45,2023-10-30 12:55:27+00:00,"['fpga', 'ice40', 'ecp5', 'systemverilog', 'gateware']",None
10,https://github.com/accellera/uvm.git,2016-05-11 01:24:08+00:00,,22,accellera/uvm,58504437,SystemVerilog,uvm,22389,35,2024-04-03 07:54:26+00:00,[],None
11,https://github.com/Poofjunior/fpga_fast_serial_sort.git,2016-01-01 08:27:28+00:00, a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially,6,Poofjunior/fpga_fast_serial_sort,48873286,SystemVerilog,fpga_fast_serial_sort,152,34,2023-12-15 08:35:12+00:00,[],None
12,https://github.com/tenthousandfailures/systemverilog-design-patterns.git,2016-01-01 03:40:32+00:00,,9,tenthousandfailures/systemverilog-design-patterns,48868691,SystemVerilog,systemverilog-design-patterns,40,33,2024-04-02 19:05:14+00:00,[],https://api.github.com/licenses/gpl-2.0
13,https://github.com/kaushalmodi/custom_uvm_report_server.git,2015-07-06 23:56:28+00:00,Customized UVM Report Server,7,kaushalmodi/custom_uvm_report_server,38652992,SystemVerilog,custom_uvm_report_server,434,32,2024-04-08 19:26:33+00:00,"['uvm', 'systemverilog', 'cadence', 'xcelium', 'synopsys', 'vcs']",https://api.github.com/licenses/apache-2.0
14,https://github.com/ObKo/USBCore.git,2015-03-27 10:41:47+00:00,USB Full-Speed/Hi-Speed Device Controller core for FPGA,9,ObKo/USBCore,32980784,SystemVerilog,USBCore,16190,29,2024-03-12 18:15:08+00:00,[],https://api.github.com/licenses/mit
15,https://github.com/sorgelig/ZX_Spectrum-128K_MIST.git,2015-12-15 14:13:43+00:00,ZX Spectrum 128K for MIST Board,18,sorgelig/ZX_Spectrum-128K_MIST,48047096,SystemVerilog,ZX_Spectrum-128K_MIST,6998,29,2024-01-09 02:45:34+00:00,[],https://api.github.com/licenses/gpl-2.0
16,https://github.com/muzafferkal/axi-bfm.git,2015-08-05 07:47:17+00:00,AXI3 Bus Functional Models (Initiator & Target) ,15,muzafferkal/axi-bfm,40232144,SystemVerilog,axi-bfm,13,25,2024-02-21 03:05:49+00:00,[],None
17,https://github.com/pulp-platform/jtag_dpi.git,2015-10-30 15:40:51+00:00,JTAG DPI module for SystemVerilog RTL simulations,12,pulp-platform/jtag_dpi,45260126,SystemVerilog,jtag_dpi,116,24,2024-02-02 06:12:25+00:00,[],None
18,https://github.com/luuvish/system-verilog-patterns.git,2015-02-08 17:52:18+00:00,SystemVerilog Design Patterns,7,luuvish/system-verilog-patterns,30499715,SystemVerilog,system-verilog-patterns,148,22,2023-09-26 06:58:54+00:00,[],None
19,https://github.com/pulp-platform/axi_spi_slave.git,2016-02-18 18:21:07+00:00,,26,pulp-platform/axi_spi_slave,52028418,SystemVerilog,axi_spi_slave,46,19,2024-02-29 14:48:01+00:00,[],
20,https://github.com/mxg/svx.git,2016-03-10 14:23:00+00:00,SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity,4,mxg/svx,53590404,SystemVerilog,svx,332,18,2023-06-08 03:46:55+00:00,[],https://api.github.com/licenses/apache-2.0
21,https://github.com/brianhill11/FPGA-CNN.git,2015-12-19 23:53:56+00:00,This repo is for ECE44x (Fall2015-Spring2016),14,brianhill11/FPGA-CNN,48301272,SystemVerilog,FPGA-CNN,15865,18,2023-01-13 02:01:06+00:00,"['deep-learning', 'fpga', 'cnn']",https://api.github.com/licenses/mit
22,https://github.com/pulp-platform/axi_node.git,2016-02-18 18:20:35+00:00,AXI X-Bar,35,pulp-platform/axi_node,52028378,SystemVerilog,axi_node,191,17,2024-03-31 14:11:35+00:00,"['axi', 'systemverilog', 'asic', 'fpga']",
23,https://github.com/pulp-platform/axi_spi_master.git,2016-02-18 18:20:58+00:00,,24,pulp-platform/axi_spi_master,52028407,SystemVerilog,axi_spi_master,43,17,2024-02-29 14:47:56+00:00,[],
24,https://github.com/RoaLogic/adv_dbg_if.git,2015-11-12 13:22:41+00:00,Universal Advanced JTAG Debug Interface,11,RoaLogic/adv_dbg_if,46054275,SystemVerilog,adv_dbg_if,123,16,2024-02-02 06:13:20+00:00,[],None
25,https://github.com/forever-gk/AHB-SystemVerilog.git,2015-04-05 06:07:26+00:00,,5,forever-gk/AHB-SystemVerilog,33432209,SystemVerilog,AHB-SystemVerilog,920,16,2023-11-11 04:14:44+00:00,[],None
26,https://github.com/opensocdebug/osd-hw.git,2015-11-15 15:42:05+00:00,Open SoC Debug Hardware Reference Implementation,11,opensocdebug/osd-hw,46223895,SystemVerilog,osd-hw,484,16,2023-11-27 07:24:38+00:00,[],None
27,https://github.com/bvnirliptha/AMBA-3-AHB--LITE-Protocol-Design-and-Verification.git,2015-12-09 19:06:52+00:00,-Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the bus and check for protocol violations. -Implemented constraint randomization and OOPs verification techniques.,7,bvnirliptha/AMBA-3-AHB--LITE-Protocol-Design-and-Verification,47712651,SystemVerilog,AMBA-3-AHB--LITE-Protocol-Design-and-Verification,844,16,2024-03-17 05:29:27+00:00,[],None
28,https://github.com/yuxuanZh/SystemVerilog.git,2015-01-06 06:38:48+00:00,This is a code repo for previous projects in Digital Design & Verification,10,yuxuanZh/SystemVerilog,28850385,SystemVerilog,SystemVerilog,1700,15,2024-03-21 03:48:20+00:00,[],None
29,https://github.com/amiq-consulting/physical_coding_library.git,2016-02-26 11:46:25+00:00,,6,amiq-consulting/physical_coding_library,52600890,SystemVerilog,physical_coding_library,77,15,2023-07-03 08:02:40+00:00,[],None
30,https://github.com/Cognoscan/AxiCores.git,2016-02-22 23:35:45+00:00,"AXI4-Compatible Verilog Cores, along with some helper modules.",2,Cognoscan/AxiCores,52314356,SystemVerilog,AxiCores,103,14,2022-07-27 23:33:22+00:00,[],https://api.github.com/licenses/apache-2.0
31,https://github.com/harpreetbhatia/sv_practice.git,2016-02-16 00:51:19+00:00,"Practice exercises for SystemVerilog, UVM ..",5,harpreetbhatia/sv_practice,51796839,SystemVerilog,sv_practice,232,14,2024-02-17 04:35:17+00:00,[],None
32,https://github.com/theapi/nand2tetris_fpga.git,2015-10-02 12:35:45+00:00,nand2tetris on an fpga,2,theapi/nand2tetris_fpga,43551890,SystemVerilog,nand2tetris_fpga,1010,13,2023-10-04 16:12:47+00:00,[],https://api.github.com/licenses/mit
33,https://github.com/pulp-platform/axi2apb.git,2016-02-18 18:17:21+00:00,,19,pulp-platform/axi2apb,52028184,SystemVerilog,axi2apb,76,13,2024-03-18 06:46:07+00:00,[],
34,https://github.com/tudortimi/reflection.git,2016-02-27 21:00:26+00:00,Reflection API for SystemVerilog,2,tudortimi/reflection,52688521,SystemVerilog,reflection,112,12,2022-09-12 20:34:14+00:00,[],https://api.github.com/licenses/apache-2.0
35,https://github.com/tenthousandfailures/constraintlayering.git,2015-03-08 05:00:40+00:00,SystemVerilog Constraint Layering via Reusable Randomization Policy Classes Examples,5,tenthousandfailures/constraintlayering,31838960,SystemVerilog,constraintlayering,144,12,2024-03-16 06:48:23+00:00,[],https://api.github.com/licenses/gpl-2.0
36,https://github.com/bwitherspoon/rv32cpu.git,2015-07-23 17:20:38+00:00,A RISC-V processor,5,bwitherspoon/rv32cpu,39580917,SystemVerilog,rv32cpu,565,12,2024-02-17 14:49:11+00:00,[],https://api.github.com/licenses/isc
37,https://github.com/tudortimi/vpi.git,2016-02-27 20:49:20+00:00,SystemVerilog wrapper over the Verilog Programming Interface (VPI),3,tudortimi/vpi,52688060,SystemVerilog,vpi,73,12,2023-04-28 22:12:18+00:00,[],https://api.github.com/licenses/apache-2.0
38,https://github.com/pulp-platform/adv_dbg_if.git,2015-10-30 15:15:18+00:00,Advanced Debug Interface,16,pulp-platform/adv_dbg_if,45258555,SystemVerilog,adv_dbg_if,561,12,2023-07-21 13:31:37+00:00,[],None
39,https://github.com/jsloan256/dpll.git,2015-09-22 20:26:40+00:00,"A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment.",3,jsloan256/dpll,42958949,SystemVerilog,dpll,80,11,2023-08-08 23:11:48+00:00,['systemverilog'],None
40,https://github.com/kkudrolli/USB-Host.git,2015-01-13 01:16:26+00:00,"Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus.",2,kkudrolli/USB-Host,29165959,SystemVerilog,USB-Host,284,11,2023-12-09 07:12:59+00:00,[],None
41,https://github.com/diadatp/nasti-ddrx-mc.git,2016-05-22 11:34:04+00:00,NASTI slave compliant DDRx memory controller.,1,diadatp/nasti-ddrx-mc,59408989,SystemVerilog,nasti-ddrx-mc,102,11,2022-12-27 06:21:38+00:00,[],https://api.github.com/licenses/bsd-3-clause
42,https://github.com/kinap/AES-Processor.git,2016-04-28 23:47:37+00:00,AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emulation Competition 2016.,9,kinap/AES-Processor,57341021,SystemVerilog,AES-Processor,18658,11,2023-03-21 02:15:28+00:00,"['system-verilog', 'aes', 'veloce', 'fpga', 'emulation', 'cryptography']",https://api.github.com/licenses/mit
43,https://github.com/rdou/UVM-Verification-Testbench-For-FIFO.git,2016-03-21 06:09:21+00:00,A complete UVM verification testbench for FIFO,4,rdou/UVM-Verification-Testbench-For-FIFO,54364086,SystemVerilog,UVM-Verification-Testbench-For-FIFO,4,11,2024-03-14 12:01:58+00:00,[],None
44,https://github.com/pulp-platform/apb_timer.git,2016-02-18 18:17:01+00:00,APB Timer Unit,21,pulp-platform/apb_timer,52028160,SystemVerilog,apb_timer,20,10,2023-11-20 17:46:57+00:00,[],
45,https://github.com/rdou/UVM-Verification-Testbench-For-SimpleBus.git,2016-04-26 07:53:13+00:00,,3,rdou/UVM-Verification-Testbench-For-SimpleBus,57108932,SystemVerilog,UVM-Verification-Testbench-For-SimpleBus,24,10,2023-12-23 17:11:37+00:00,[],None
46,https://github.com/Freecellera/freecellera-uvm.git,2015-01-23 03:58:40+00:00,Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org),3,Freecellera/freecellera-uvm,29715691,SystemVerilog,freecellera-uvm,30054,10,2022-06-10 09:34:01+00:00,[],None
47,https://github.com/amiq-consulting/cagt.git,2015-02-19 11:32:50+00:00,"Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast an UVM based agent for any protocol.",5,amiq-consulting/cagt,31012514,SystemVerilog,cagt,1312,10,2024-03-15 16:11:55+00:00,[],https://api.github.com/licenses/apache-2.0
48,https://github.com/zstechly/systemverilog.git,2016-04-30 20:44:34+00:00,System Verilog Presentation / example code I wrote to use as a template for future test benches,4,zstechly/systemverilog,57461001,SystemVerilog,systemverilog,1242,9,2022-12-09 08:24:36+00:00,[],None
49,https://github.com/drom/stack.git,2014-11-28 00:01:03+00:00,Stack machine blocks.,0,drom/stack,27245409,SystemVerilog,stack,40,9,2022-08-01 17:06:56+00:00,[],https://api.github.com/licenses/mit
50,https://github.com/pulp-platform/apb_spi_master.git,2016-02-18 18:16:53+00:00,,21,pulp-platform/apb_spi_master,52028147,SystemVerilog,apb_spi_master,19,9,2024-02-29 14:47:45+00:00,[],
51,https://github.com/GuiZhaoCodeSource/Func_Verif_MMU_Code_Source.git,2015-11-09 21:53:28+00:00,Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache,2,GuiZhaoCodeSource/Func_Verif_MMU_Code_Source,45869293,SystemVerilog,Func_Verif_MMU_Code_Source,0,8,2023-10-09 09:37:09+00:00,[],None
52,https://github.com/m1a1x1/Bloom_pattern_search.git,2015-07-10 14:18:17+00:00,Pattern searche based on Bloom algorithm.,2,m1a1x1/Bloom_pattern_search,38883990,SystemVerilog,Bloom_pattern_search,933,8,2023-08-02 05:53:09+00:00,[],None
53,https://github.com/jeras/rp8.git,2014-12-16 20:23:56+00:00,"RISC processor 8bit (AVR ISA), RTL based on 'navre'",0,jeras/rp8,28104980,SystemVerilog,rp8,1084,7,2024-01-02 15:34:29+00:00,[],None
54,https://github.com/pulp-platform/apb_i2c.git,2016-02-18 18:16:35+00:00,,16,pulp-platform/apb_i2c,52028134,SystemVerilog,apb_i2c,15,7,2022-08-07 12:06:52+00:00,[],None
55,https://github.com/pulp-platform/apb_gpio.git,2016-02-18 18:16:26+00:00,,17,pulp-platform/apb_gpio,52028124,SystemVerilog,apb_gpio,105,7,2024-01-24 08:24:46+00:00,[],
56,https://github.com/tudortimi/verification-gentleman-blog-code.git,2016-02-20 08:32:18+00:00,Example code for Verification Gentleman blog,4,tudortimi/verification-gentleman-blog-code,52144150,SystemVerilog,verification-gentleman-blog-code,128,7,2024-04-10 11:54:43+00:00,[],https://api.github.com/licenses/apache-2.0
57,https://github.com/ObviouslyGreen/JZ-Wentworth-Cache-Now.git,2015-10-09 22:19:13+00:00,,2,ObviouslyGreen/JZ-Wentworth-Cache-Now,43982799,SystemVerilog,JZ-Wentworth-Cache-Now,16052,6,2019-09-12 15:15:03+00:00,[],None
58,https://github.com/ericgineer/ADCinterface.git,2015-05-21 07:46:39+00:00,A Qsys project for interfacing to the BeMicro CV FPGA development board and BeScope ADC development board,2,ericgineer/ADCinterface,35998764,SystemVerilog,ADCinterface,26756,6,2021-10-29 15:15:44+00:00,[],None
59,https://github.com/alexzhang007/wishbone_uvc.git,2016-02-28 15:03:02+00:00,Wishbone protocol open source universal verification component (UVC). It is easy to be used in UVM verification environment for opencpu. ,1,alexzhang007/wishbone_uvc,52726749,SystemVerilog,wishbone_uvc,34,6,2024-02-28 08:30:50+00:00,[],None
60,https://github.com/emmanouil-komninos/jtag_vip_uvm.git,2015-08-28 12:04:22+00:00,,3,emmanouil-komninos/jtag_vip_uvm,41545305,SystemVerilog,jtag_vip_uvm,280,6,2023-05-02 23:06:26+00:00,[],https://api.github.com/licenses/gpl-2.0
61,https://github.com/blargony/uvm_agent_gen.git,2015-06-16 22:09:28+00:00,UVM Agent Generator,8,blargony/uvm_agent_gen,37558693,SystemVerilog,uvm_agent_gen,168,6,2022-05-12 11:14:29+00:00,[],https://api.github.com/licenses/mit
62,https://github.com/kippy620/uvm.git,2016-02-23 02:57:53+00:00,Learning uvm step by step.,0,kippy620/uvm,52324964,SystemVerilog,uvm,233,5,2023-12-20 06:54:54+00:00,[],None
63,https://github.com/lowRISC/socip.git,2015-07-21 13:58:39+00:00,Collection of IP cores usable to lowRISC SoC,4,lowRISC/socip,39448509,SystemVerilog,socip,316,5,2022-03-16 23:00:12+00:00,[],
64,https://github.com/apoorvvw/ASIC-Implementation-of-2D-GPU.git,2016-04-14 16:13:33+00:00,ASIC Implementation of 2D GPU,2,apoorvvw/ASIC-Implementation-of-2D-GPU,56252049,SystemVerilog,ASIC-Implementation-of-2D-GPU,25146,5,2021-03-05 08:16:32+00:00,[],None
65,https://github.com/pradyuman/aes-encryption-engine.git,2015-11-03 20:03:39+00:00,XTS-AES Hardware Encryption Engine for use in an SOC design,1,pradyuman/aes-encryption-engine,45492285,SystemVerilog,aes-encryption-engine,65,5,2024-02-13 16:31:44+00:00,[],None
66,https://github.com/pulp-platform/axi_slice.git,2016-02-18 18:20:42+00:00,Pipelines the AXI path with FIFOs,14,pulp-platform/axi_slice,52028382,SystemVerilog,axi_slice,44,5,2024-03-31 14:11:35+00:00,[],
67,https://github.com/bphunter1972/hawkins.git,2015-11-18 04:31:07+00:00,An example of chained sequencers using the Hawkins Interface,0,bphunter1972/hawkins,46395237,SystemVerilog,hawkins,5917,5,2022-05-04 09:51:04+00:00,[],https://api.github.com/licenses/gpl-2.0
68,https://github.com/pulp-platform/apb_node.git,2016-05-13 15:20:23+00:00,,17,pulp-platform/apb_node,58751137,SystemVerilog,apb_node,27,5,2023-07-30 01:05:19+00:00,[],
69,https://github.com/AmeerAbdelhadi/Linear-Feedback-Shift-Register-LFSR-Counter.git,2015-05-28 00:08:33+00:00,Linear Feedback Shift Register (LFSR); A periodic counter with random count,2,AmeerAbdelhadi/Linear-Feedback-Shift-Register-LFSR-Counter,36403668,SystemVerilog,Linear-Feedback-Shift-Register-LFSR-Counter,164,5,2022-05-04 13:20:46+00:00,[],None
70,https://github.com/andrewandrepowell/System-Snake.git,2016-03-18 20:31:17+00:00,"Snake game implemented in SystemVerilog, running on the Digilent Nexys DDR 4.",5,andrewandrepowell/System-Snake,54229632,SystemVerilog,System-Snake,62,5,2022-06-23 20:12:50+00:00,[],None
71,https://github.com/patricksheehan/Verilog.git,2015-03-05 01:46:29+00:00,"Simulated RAM, ALU, and CPU using Verilog",3,patricksheehan/Verilog,31690038,SystemVerilog,Verilog,164,5,2023-12-20 12:30:26+00:00,[],None
72,https://github.com/genrnd/ethond.git,2015-11-26 10:02:43+00:00,Altera SoC based development board with 2 GigE ports,3,genrnd/ethond,46918657,SystemVerilog,ethond,4291,5,2023-03-26 23:47:56+00:00,[],None
73,https://github.com/pulp-platform/core2axi.git,2016-03-31 12:23:29+00:00,Core protocol to AXI bridge,14,pulp-platform/core2axi,55148482,SystemVerilog,core2axi,12,5,2023-07-28 10:48:43+00:00,[],
74,https://github.com/Des333/soc-fb.git,2015-08-09 22:30:17+00:00,Simple Linux Framebuffer with Altera Cyclone V SoC FPGA,1,Des333/soc-fb,40452755,SystemVerilog,soc-fb,160,5,2022-06-28 04:49:44+00:00,[],https://api.github.com/licenses/gpl-2.0
75,https://github.com/gitvcs/N-bit-Multiplier-and-Divider.git,2015-12-03 11:59:15+00:00,Synthesizable Multiplier & Divider which can perform operations on both Integer and Floating point operands ranging from 16-bits to 64-bits for each input and  the precision for a floating point number can vary from half-precision to the double precision.The code is written in System Verilog,1,gitvcs/N-bit-Multiplier-and-Divider,47329188,SystemVerilog,N-bit-Multiplier-and-Divider,17,4,2022-04-18 15:35:38+00:00,[],None
76,https://github.com/pulp-platform/axi_mem_if_DP.git,2016-02-18 18:20:27+00:00,,11,pulp-platform/axi_mem_if_DP,52028369,SystemVerilog,axi_mem_if_DP,61,4,2023-10-08 09:06:32+00:00,[],
77,https://github.com/C-L-G/stream-to-file-package.git,2015-09-24 06:52:32+00:00,把数据流输出到文件,1,C-L-G/stream-to-file-package,43049989,SystemVerilog,stream-to-file-package,22,4,2022-04-08 15:31:21+00:00,[],https://api.github.com/licenses/gpl-3.0
78,https://github.com/AmeerAbdelhadi/LUT-Input-Permutations-Enumerator.git,2016-01-08 11:17:07+00:00,LUT-Input-Permutations-Enumerator; A permutations enumerator circuit based on Lehmer's code; synthesis and verification frameworks are provided,3,AmeerAbdelhadi/LUT-Input-Permutations-Enumerator,49268037,SystemVerilog,LUT-Input-Permutations-Enumerator,5429,4,2021-12-20 20:21:30+00:00,[],None
79,https://github.com/scott7950/SystemVerilog_TB.git,2015-07-09 12:05:13+00:00,SystemVerilog Testbench,2,scott7950/SystemVerilog_TB,38817864,SystemVerilog,SystemVerilog_TB,108,4,2020-03-01 04:08:07+00:00,[],None
80,https://github.com/asicguy/axi-bfm.git,2015-05-09 15:15:31+00:00,Automatically exported from code.google.com/p/axi-bfm,3,asicguy/axi-bfm,35333170,SystemVerilog,axi-bfm,144,4,2023-05-10 07:10:36+00:00,[],None
81,https://github.com/tudortimi/prog_assert.git,2015-09-13 10:45:07+00:00,Program assertion package for SystemVerilog,1,tudortimi/prog_assert,42392309,SystemVerilog,prog_assert,111,4,2023-10-20 13:38:36+00:00,[],https://api.github.com/licenses/apache-2.0
82,https://github.com/Lianghao-Yuan/UVM-Verification-IP-for-switch.git,2015-06-26 19:17:14+00:00,A complete UVM verification IP for simple switch (router),5,Lianghao-Yuan/UVM-Verification-IP-for-switch,38129238,SystemVerilog,UVM-Verification-IP-for-switch,656,4,2023-11-22 10:19:01+00:00,[],https://api.github.com/licenses/gpl-2.0
83,https://github.com/ajaybin/APB-UART-bridge.git,2015-11-20 23:35:49+00:00,Inital Commit.,2,ajaybin/APB-UART-bridge,46592693,SystemVerilog,APB-UART-bridge,12,4,2024-01-25 07:47:23+00:00,[],None
84,https://github.com/hmomkar/UVM_primer.git,2016-03-18 22:17:48+00:00,Contains UVM example from Ray salemi authored book,0,hmomkar/UVM_primer,54234722,SystemVerilog,UVM_primer,6016,4,2021-11-25 03:44:03+00:00,[],None
85,https://github.com/amiq-consulting/amiq_dcr.git,2015-02-12 13:21:47+00:00,Verification Component for DCR protocol - SystemVerilog,0,amiq-consulting/amiq_dcr,30703457,SystemVerilog,amiq_dcr,4792,4,2022-02-18 01:38:05+00:00,[],https://api.github.com/licenses/apache-2.0
86,https://github.com/mballance/sv_bfms.git,2016-04-21 19:34:20+00:00,"SystemVerilog BFMs with bindings for UVM, etc",5,mballance/sv_bfms,56800655,SystemVerilog,sv_bfms,131,4,2023-06-19 08:14:57+00:00,[],https://api.github.com/licenses/apache-2.0
87,https://github.com/rdustinb/GADev.git,2015-02-25 20:55:10+00:00,Repository captures many of the FPGA Logic cores I have created,0,rdustinb/GADev,31335325,SystemVerilog,GADev,79,4,2023-09-03 03:18:13+00:00,[],https://api.github.com/licenses/cern-ohl-s-2.0
88,https://github.com/avichalkaria/Async_3D_NOC.git,2015-02-08 04:15:43+00:00,Asynchronous 3D Network on Chip with Forward Error Detection Correction,1,avichalkaria/Async_3D_NOC,30480438,SystemVerilog,Async_3D_NOC,85772,4,2023-11-02 07:26:56+00:00,[],None
89,https://github.com/wallento/pmod_switchbox.git,2016-03-27 11:42:04+00:00,Pmod Switchbox,4,wallento/pmod_switchbox,54825736,SystemVerilog,pmod_switchbox,1,3,2022-05-05 06:28:00+00:00,[],None
90,https://github.com/mohitgogri/Binary-Tree-Algorithm-for-System-Verilog-Classes.git,2015-12-21 20:12:39+00:00,System Verilog Class Binary Tree Algorithm code,0,mohitgogri/Binary-Tree-Algorithm-for-System-Verilog-Classes,48391869,SystemVerilog,Binary-Tree-Algorithm-for-System-Verilog-Classes,5,3,2022-11-03 07:18:39+00:00,[],None
91,https://github.com/j-marjanovic/FSM-in-HW-solutions.git,2015-02-05 21:07:37+00:00,Solutions for exercises in book Finite State Machine in HW by Volnei A. Pedroni,2,j-marjanovic/FSM-in-HW-solutions,30378477,SystemVerilog,FSM-in-HW-solutions,472,3,2022-05-17 16:00:37+00:00,[],None
92,https://github.com/losteiner/lsd_cv.git,2016-04-09 12:11:12+00:00,,0,losteiner/lsd_cv,55842422,SystemVerilog,lsd_cv,33,3,2020-12-19 17:41:22+00:00,[],None
93,https://github.com/ameetgohil/eth-uvm.git,2016-02-05 00:29:27+00:00,,0,ameetgohil/eth-uvm,51115879,SystemVerilog,eth-uvm,8,3,2022-07-02 23:28:04+00:00,[],https://api.github.com/licenses/mit
94,https://github.com/mcai/Cozim.git,2016-01-25 03:52:34+00:00,Cozim - FPGA based Computer Architecture Simulator written in SystemVerilog HDL.,0,mcai/Cozim,50324637,SystemVerilog,Cozim,503,3,2021-04-12 02:30:46+00:00,[],None
95,https://github.com/pbing/J1_WB.git,2016-01-24 10:38:27+00:00,Forth CPU J1 in SystemVerilog and Wishbone interface,2,pbing/J1_WB,50282913,SystemVerilog,J1_WB,3285,3,2024-01-18 12:04:49+00:00,"['systemverilog', 'wishbone-bus', 'wishbone', 'forth-cpu']",None
96,https://github.com/jinz2014/SystemVerilog.git,2015-03-12 15:59:49+00:00,,3,jinz2014/SystemVerilog,32086379,SystemVerilog,SystemVerilog,124,3,2024-04-02 11:25:45+00:00,[],None
97,https://github.com/LEAP-Core/leap-platforms-intel.git,2015-07-02 19:46:21+00:00,Platform support for Intel FPGA systems,0,LEAP-Core/leap-platforms-intel,38453463,SystemVerilog,leap-platforms-intel,2434,3,2018-10-31 20:06:32+00:00,[],None
98,https://github.com/JakeStevens/RISCVBusiness.git,2016-04-29 00:06:45+00:00,,8,JakeStevens/RISCVBusiness,57341782,SystemVerilog,RISCVBusiness,918,3,2022-11-12 18:54:26+00:00,[],
99,https://github.com/ridvancelikcs/Digital-piano-in-SystemVerilog.git,2016-05-04 23:41:56+00:00,This project is compatible for BASYS3 and Beti Board. It has 4 modules (incuding top module). ,1,ridvancelikcs/Digital-piano-in-SystemVerilog,58090784,SystemVerilog,Digital-piano-in-SystemVerilog,1510,3,2022-10-26 21:08:24+00:00,[],None
100,https://github.com/luadch/translations.git,2015-07-20 23:07:37+00:00,Additional Translations for Luadch,1,luadch/translations,39412844,SystemVerilog,translations,360,3,2022-03-17 23:11:39+00:00,[],None
101,https://github.com/five-elephants/nux.git,2015-10-12 17:08:39+00:00,A synthesizable RISC processor implementing the Power ISA,5,five-elephants/nux,44121799,SystemVerilog,nux,3020,3,2020-11-20 21:14:54+00:00,[],
102,https://github.com/cpulabs/mist32e-cpubook.git,2016-02-10 15:19:10+00:00,MIST32E CPU Book : Example Project,1,cpulabs/mist32e-cpubook,51449153,SystemVerilog,mist32e-cpubook,288,2,2021-05-13 23:33:08+00:00,[],https://api.github.com/licenses/bsd-2-clause
103,https://github.com/DevilFruit99/HardwareGenerationTool.git,2016-01-09 21:35:18+00:00,Tool to generate synthesizable matrix-vector multiplier in System Verilog and its accompanying test bench.,1,DevilFruit99/HardwareGenerationTool,49342302,SystemVerilog,HardwareGenerationTool,440,2,2024-01-08 15:01:06+00:00,[],None
104,https://github.com/rdou/UVM-Verification-Testbench-For-APB.git,2016-05-18 06:07:21+00:00,,0,rdou/UVM-Verification-Testbench-For-APB,59086822,SystemVerilog,UVM-Verification-Testbench-For-APB,3,2,2020-06-16 03:37:28+00:00,[],None
105,https://github.com/vaibhavviswanathan/CGoL.git,2016-03-18 21:02:17+00:00,CMOS Game of Life,1,vaibhavviswanathan/CGoL,54231277,SystemVerilog,CGoL,2585,2,2021-03-30 22:09:14+00:00,[],None
106,https://github.com/tyly324/ARC.git,2015-02-01 19:30:13+00:00,MIPS-compatible processor,1,tyly324/ARC,30156903,SystemVerilog,ARC,77652,2,2016-02-19 16:23:19+00:00,[],
107,https://github.com/matthewly/AES.git,2015-01-05 04:40:42+00:00,FPGA Application,0,matthewly/AES,28797689,SystemVerilog,AES,168,2,2020-11-19 10:37:34+00:00,[],None
108,https://github.com/AeroHand/Pipelined-LC3-Processor.git,2015-04-24 11:55:30+00:00,A Fully Pipelined LC3 Processor,0,AeroHand/Pipelined-LC3-Processor,34516015,SystemVerilog,Pipelined-LC3-Processor,117,2,2018-10-22 19:44:54+00:00,[],None
109,https://github.com/glk47/resim-simulating-partial-reconfiguration.git,2015-07-05 00:36:53+00:00,Automatically exported from code.google.com/p/resim-simulating-partial-reconfiguration,2,glk47/resim-simulating-partial-reconfiguration,38551915,SystemVerilog,resim-simulating-partial-reconfiguration,6485,2,2019-11-12 00:49:54+00:00,[],
110,https://github.com/shaoxq1205/LC3_verification.git,2015-11-10 03:36:59+00:00,ASIC Verification Project,0,shaoxq1205/LC3_verification,45885327,SystemVerilog,LC3_verification,2092,2,2024-03-30 03:45:45+00:00,[],None
111,https://github.com/brian-rieder/EthernetSniffer.git,2015-11-03 22:55:50+00:00,Ethernet Sniffer designed for tandem Cyclone V FPGA and Intel Atom Processor (Cedarview N2600) on the Terasic DE2i-150 Rev. C board,1,brian-rieder/EthernetSniffer,45501188,SystemVerilog,EthernetSniffer,3025,2,2018-03-29 19:43:19+00:00,[],None
112,https://github.com/jmacheta/Zynq-PL-GPU.git,2015-11-11 21:01:35+00:00,,0,jmacheta/Zynq-PL-GPU,46009615,SystemVerilog,Zynq-PL-GPU,33,2,2023-01-28 08:45:18+00:00,[],None
113,https://github.com/kayws426/axi-bfm.git,2015-04-07 17:30:34+00:00,Automatically exported from code.google.com/p/axi-bfm,0,kayws426/axi-bfm,33557992,SystemVerilog,axi-bfm,144,2,2021-04-19 03:04:24+00:00,[],None
114,https://github.com/aditn/ece447.git,2016-01-16 20:33:48+00:00,,1,aditn/ece447,49789878,SystemVerilog,ece447,12224,2,2023-03-12 18:30:10+00:00,[],None
115,https://github.com/mballance/wb_sys_ip.git,2016-04-14 16:35:38+00:00,Core IP for creating wishbone systems,0,mballance/wb_sys_ip,56253477,SystemVerilog,wb_sys_ip,125,2,2019-05-23 15:52:40+00:00,[],https://api.github.com/licenses/apache-2.0
116,https://github.com/asicguy/ecc-generator.git,2015-10-14 16:48:16+00:00,Automatically exported from code.google.com/p/ecc-generator,0,asicguy/ecc-generator,44262325,SystemVerilog,ecc-generator,312,2,2022-08-24 14:28:54+00:00,[],None
117,https://github.com/adsc-hls/fcuda-backend.git,2016-02-18 02:50:21+00:00,,1,adsc-hls/fcuda-backend,51973714,SystemVerilog,fcuda-backend,204,2,2022-10-17 06:14:30+00:00,[],
118,https://github.com/a145213/the-437-repo.git,2015-02-11 16:46:45+00:00,Spring 2014,0,a145213/the-437-repo,30658240,SystemVerilog,the-437-repo,1264,2,2021-03-30 13:55:03+00:00,[],None
119,https://github.com/AndyShi12/verilog-fp.git,2015-03-28 22:48:56+00:00,Floating Point Co-Processor (Verilog),0,AndyShi12/verilog-fp,33053259,SystemVerilog,verilog-fp,2315,2,2018-02-20 10:52:40+00:00,[],None
120,https://github.com/kcmonkey/Purdue-ECE437-Lab.git,2016-03-04 19:24:57+00:00,,4,kcmonkey/Purdue-ECE437-Lab,53160109,SystemVerilog,Purdue-ECE437-Lab,4004,2,2021-07-10 20:51:34+00:00,[],None
121,https://github.com/beeflobill/uvm-1.2.git,2015-04-09 13:54:33+00:00,A copy of the release from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz.  It's nice to browse code online.,3,beeflobill/uvm-1.2,33671774,SystemVerilog,uvm-1.2,2164,2,2024-01-04 11:30:49+00:00,[],https://api.github.com/licenses/apache-2.0
122,https://github.com/gldmtr/code-verilog.git,2016-03-15 23:10:17+00:00,"Verilog realisation of examles in Charles Petzold's book ""Code: The Hidden Language of Computer Hardware and Software""",0,gldmtr/code-verilog,53985112,SystemVerilog,code-verilog,11,2,2018-10-02 13:10:16+00:00,[],None
123,https://github.com/purdoo/DaltonizationASIC.git,2015-04-06 13:50:15+00:00,Color-Correction ASIC Project,0,purdoo/DaltonizationASIC,33484331,SystemVerilog,DaltonizationASIC,256,2,2015-08-12 01:12:32+00:00,[],None
124,https://github.com/dbretwolfe/UARTsv.git,2015-11-23 03:27:07+00:00,SystemVerilog UART,1,dbretwolfe/UARTsv,46694419,SystemVerilog,UARTsv,861,2,2019-12-19 03:19:41+00:00,[],None
125,https://github.com/pulp-platform/apb_pulpino.git,2016-02-18 18:16:43+00:00,,11,pulp-platform/apb_pulpino,52028142,SystemVerilog,apb_pulpino,11,2,2022-10-13 12:15:11+00:00,[],
126,https://github.com/qwuau06/Verilog_Huffman.git,2016-03-16 01:18:42+00:00,This is the project for Purdue ECE337,0,qwuau06/Verilog_Huffman,53990510,SystemVerilog,Verilog_Huffman,4,2,2022-11-25 22:16:35+00:00,[],None
127,https://github.com/williamthing/Digital-Design.git,2015-04-16 06:48:12+00:00,FPGA & System Verilog Code,0,williamthing/Digital-Design,34039120,SystemVerilog,Digital-Design,348,2,2022-05-01 01:37:26+00:00,[],None
128,https://github.com/tudortimi/vgm_abstract_registry.git,2016-02-07 13:42:24+00:00,UVM extension to support registering abstract classes with the factory,2,tudortimi/vgm_abstract_registry,51248875,SystemVerilog,vgm_abstract_registry,13,2,2024-03-07 14:39:21+00:00,[],https://api.github.com/licenses/apache-2.0
129,https://github.com/mohitgogri/BusArbitrator.git,2015-12-21 19:08:15+00:00,System Verilog code with 6 masters and 7 slaves,0,mohitgogri/BusArbitrator,48389183,SystemVerilog,BusArbitrator,9,2,2022-11-03 07:19:00+00:00,[],None
130,https://github.com/qiuzou/axi-bfm.git,2015-06-30 15:34:00+00:00,axi bfm,0,qiuzou/axi-bfm,38317596,SystemVerilog,axi-bfm,128,1,2021-12-24 09:33:14+00:00,[],https://api.github.com/licenses/gpl-3.0
131,https://github.com/bhunt2/ImageProcessorCore.git,2015-04-07 17:31:22+00:00,Image processor core for hardware acceleration of image processing,0,bhunt2/ImageProcessorCore,33558030,SystemVerilog,ImageProcessorCore,516,1,2020-06-20 02:45:56+00:00,[],https://api.github.com/licenses/gpl-3.0
132,https://github.com/gl-research/hdl-make.git,2016-03-06 02:46:13+00:00,"This is a mirror of the ""hdl-make"" project code hosted at CERN Open Hardware Repository. Hdlmake generates multi-purpose makefiles for HDL projects management. It supports local and remote synthesis, simulation, fetching module dependencies from repositories, creating project for multiple FPGA toolchains...",1,gl-research/hdl-make,53234259,SystemVerilog,hdl-make,2448,1,2018-06-09 20:02:58+00:00,[],https://api.github.com/licenses/gpl-3.0
133,https://github.com/Kixantrix/EE471_Lab2.git,2015-10-21 18:37:45+00:00,Lab 2 of 471,1,Kixantrix/EE471_Lab2,44696607,SystemVerilog,EE471_Lab2,219,1,2015-11-11 18:59:45+00:00,[],None
134,https://github.com/PSOCER/de2i150_BFM.git,2016-04-25 14:42:11+00:00,,1,PSOCER/de2i150_BFM,57049643,SystemVerilog,de2i150_BFM,21155,1,2018-03-30 03:48:25+00:00,[],None
135,https://github.com/dawood95/simd-simt-processor.git,2015-10-01 04:27:20+00:00,SIMD/SIMT Processor Design,0,dawood95/simd-simt-processor,43478367,SystemVerilog,simd-simt-processor,147,1,2019-06-18 21:10:26+00:00,[],None
136,https://github.com/cjubb39/cache_tag_bank_verification.git,2015-12-04 00:53:26+00:00,,1,cjubb39/cache_tag_bank_verification,47371363,SystemVerilog,cache_tag_bank_verification,12,1,2022-06-14 10:00:03+00:00,[],None
137,https://github.com/Zulu-Platform/Zulu-DataPlane.git,2015-06-04 08:39:43+00:00,DataPlane Module,0,Zulu-Platform/Zulu-DataPlane,36858560,SystemVerilog,Zulu-DataPlane,22998,1,2015-08-12 13:19:57+00:00,[],None
138,https://github.com/wallento/fusesoc_cores.git,2016-03-28 12:24:58+00:00,,1,wallento/fusesoc_cores,54890507,SystemVerilog,fusesoc_cores,96,1,2022-05-05 06:25:17+00:00,[],None
139,https://github.com/nqbit/fpgabits.git,2015-01-22 07:24:29+00:00,A sampling of code for FPGA projects.,1,nqbit/fpgabits,29666496,SystemVerilog,fpgabits,136,1,2017-05-15 10:29:47+00:00,[],None
140,https://github.com/aggarw13/ECE337---Floating-Point-Co-Processo.git,2015-04-16 19:03:17+00:00,Team Project Respository for storing all the Verilog Code for Floating point Co-Processor ASIC Design Project,0,aggarw13/ECE337---Floating-Point-Co-Processo,34074921,SystemVerilog,ECE337---Floating-Point-Co-Processo,5348,1,2019-08-18 09:37:27+00:00,[],None
141,https://github.com/shradhash/x86-superscalar-machine-with-5-stage-pipeline.git,2015-10-24 21:16:27+00:00,Implementation of Intel x86 superscalar machine with 5 stage pipeline,1,shradhash/x86-superscalar-machine-with-5-stage-pipeline,44885220,SystemVerilog,x86-superscalar-machine-with-5-stage-pipeline,252,1,2016-12-08 11:09:11+00:00,[],None
142,https://github.com/gsw73/find_first_set.git,2015-10-19 21:41:54+00:00,Verilog RTL to find the first bit set in a vector.,0,gsw73/find_first_set,44565823,SystemVerilog,find_first_set,8,1,2020-06-17 23:31:41+00:00,[],None
143,https://github.com/huangniuniu/learning.git,2015-10-25 06:20:53+00:00,,0,huangniuniu/learning,44898972,SystemVerilog,learning,50323,1,2017-01-16 03:44:19+00:00,[],None
144,https://github.com/pulp-platform/apb2per.git,2016-05-13 15:20:58+00:00,,12,pulp-platform/apb2per,58751184,SystemVerilog,apb2per,11,1,2023-07-25 14:01:47+00:00,[],
145,https://github.com/lparkjordan/VLSIFinalProject.git,2015-03-26 22:20:02+00:00,Repository for VLSI Final Project Verilog code,0,lparkjordan/VLSIFinalProject,32954921,SystemVerilog,VLSIFinalProject,14932,1,2022-06-23 18:34:24+00:00,[],None
146,https://github.com/fromGoogleCode/resim-simulating-partial-reconfiguration.git,2015-03-24 01:16:56+00:00,Automatically exported from code.google.com/p/resim-simulating-partial-reconfiguration,0,fromGoogleCode/resim-simulating-partial-reconfiguration,32768231,SystemVerilog,resim-simulating-partial-reconfiguration,6872,1,2022-05-02 19:19:47+00:00,[],
147,https://github.com/C-L-G/spi-model.git,2015-06-16 02:22:15+00:00,SPI model for similation,0,C-L-G/spi-model,37503011,SystemVerilog,spi-model,140,1,2015-06-16 05:19:45+00:00,[],None
148,https://github.com/C-L-G/file-class-package.git,2015-06-17 05:44:31+00:00,图像文件读取仿真库,1,C-L-G/file-class-package,37575085,SystemVerilog,file-class-package,152,1,2021-08-08 11:33:46+00:00,[],None
149,https://github.com/parth2488/UVM_PROJECT_FIFO.git,2015-07-01 02:35:25+00:00,Created repository to create testbench for FIFO using UVM,0,parth2488/UVM_PROJECT_FIFO,38344973,SystemVerilog,UVM_PROJECT_FIFO,136,1,2020-06-16 03:38:43+00:00,[],None
150,https://github.com/tenthousandfailures/parameter_bind.git,2015-11-13 04:04:11+00:00,binds can inherit parameters,0,tenthousandfailures/parameter_bind,46099158,SystemVerilog,parameter_bind,0,1,2020-03-12 13:25:29+00:00,[],https://api.github.com/licenses/gpl-2.0
151,https://github.com/adamryman/fpga-vga-pong.git,2015-11-12 07:18:23+00:00,"Pong in verilog, outputting to a VGA monitor on an FPGA",0,adamryman/fpga-vga-pong,46036232,SystemVerilog,fpga-vga-pong,0,1,2018-04-08 18:01:03+00:00,[],https://api.github.com/licenses/unlicense
152,https://github.com/DavidWatkins/Chip8-SystemVerilog.git,2016-05-12 02:12:16+00:00,A Chip8 Emulator running on the Altera Cyclone V,0,DavidWatkins/Chip8-SystemVerilog,58599338,SystemVerilog,Chip8-SystemVerilog,279,1,2018-02-02 12:00:50+00:00,[],None
153,https://github.com/dawood95/mips-processor.git,2015-02-09 23:29:34+00:00,ECE 437: Computer Architecture,0,dawood95/mips-processor,30564591,SystemVerilog,mips-processor,1116,1,2019-06-18 21:08:53+00:00,[],None
154,https://github.com/russeree/SV_SEEDED_RANDOM_RANGE_GEN.git,2015-12-17 10:29:38+00:00,Class for random int generation from a range and seed. Simulation Only,0,russeree/SV_SEEDED_RANDOM_RANGE_GEN,48168143,SystemVerilog,SV_SEEDED_RANDOM_RANGE_GEN,1,1,2023-01-28 07:45:49+00:00,[],None
155,https://github.com/pulp-platform/axi_slice_dc.git,2016-02-18 18:20:49+00:00,AXI Dual-Clock FIFO for clock domain crossings (CDC),16,pulp-platform/axi_slice_dc,52028393,SystemVerilog,axi_slice_dc,70,1,2023-01-28 12:03:43+00:00,[],
156,https://github.com/pmallya/VLSI_LAB4.git,2015-03-24 03:08:18+00:00,Verilog files for the router project,0,pmallya/VLSI_LAB4,32773089,SystemVerilog,VLSI_LAB4,316,1,2022-06-23 19:19:24+00:00,[],None
157,https://github.com/stps/puzzle-and-dragons.git,2015-05-06 03:40:21+00:00,A 5-stage pipelined processor with 4-way set-associative L2 cache and memory stage leapfrogging written in SystemVerilog.,0,stps/puzzle-and-dragons,35137956,SystemVerilog,puzzle-and-dragons,324,1,2023-08-16 04:21:41+00:00,[],None
158,https://github.com/jhorwitz828/MIPS-CPU.git,2015-05-12 04:57:53+00:00,Final MIPS processor created for my COMP 541 (Digital Logic) Course at UNC Chapel Hill,1,jhorwitz828/MIPS-CPU,35467763,SystemVerilog,MIPS-CPU,144,1,2018-03-07 18:03:11+00:00,[],https://api.github.com/licenses/mit
159,https://github.com/huangniuniu/huangniuniu_paper_src.git,2015-05-04 23:23:46+00:00,source code of my paper.,0,huangniuniu/huangniuniu_paper_src,35065805,SystemVerilog,huangniuniu_paper_src,762,1,2017-01-16 03:44:22+00:00,[],None
160,https://github.com/jrpotter/pong.git,2015-10-01 13:56:27+00:00,Pong written with custom ALU in Artix FPGA,0,jrpotter/pong,43499372,SystemVerilog,pong,15828,1,2023-12-24 15:11:38+00:00,"['fpga', 'verilog', 'mips-assembly']",None
161,https://github.com/ion-concepts/DiRT.git,2015-09-02 16:58:54+00:00,DiRT provides low level primitives to help design generic Digital Radios for ASIC and FPGA implementations.,1,ion-concepts/DiRT,41814180,SystemVerilog,DiRT,345,1,2024-03-24 08:55:56+00:00,[],
162,https://github.com/dovstamler/testbench_modules.git,2016-01-08 07:51:17+00:00,,0,dovstamler/testbench_modules,49258053,SystemVerilog,testbench_modules,7,1,2022-02-18 01:29:57+00:00,[],https://api.github.com/licenses/apache-2.0
163,https://github.com/manasks/ece_510_pre_si_val.git,2015-03-31 18:47:31+00:00,ECE 510: Pre-Silicon Validation,0,manasks/ece_510_pre_si_val,33203362,SystemVerilog,ece_510_pre_si_val,1344,1,2021-07-02 16:18:59+00:00,[],https://api.github.com/licenses/gpl-3.0
164,https://github.com/neoblizz/CPU.git,2015-03-17 19:30:30+00:00,5-cycled pipelined MIPS central processing unit (CPU).,0,neoblizz/CPU,32415374,SystemVerilog,CPU,11,1,2021-03-17 11:36:48+00:00,['systemverilog'],None
165,https://github.com/andrsmllr/verilog.git,2015-05-04 20:27:05+00:00,My personal Verilog projects,1,andrsmllr/verilog,35057637,SystemVerilog,verilog,47,1,2019-03-11 18:00:10+00:00,[],None
166,https://github.com/zhan1182/AES_Verilog_Chip.git,2015-04-30 20:49:42+00:00,latest version of our aes chip,0,zhan1182/AES_Verilog_Chip,34876135,SystemVerilog,AES_Verilog_Chip,322,1,2022-02-20 17:42:44+00:00,[],None
167,https://github.com/zhan1442/ASIC-Design.git,2016-04-22 00:29:32+00:00,A repository for course ECE337: ASIC Design Laboratory(Spring2016). ,1,zhan1442/ASIC-Design,56813999,SystemVerilog,ASIC-Design,2934,1,2020-07-07 02:39:02+00:00,[],None
168,https://github.com/kierdavis/k12a.git,2016-04-13 16:30:35+00:00,Improved redesign of K12 homebrew CPU,0,kierdavis/k12a,56168403,SystemVerilog,k12a,75,1,2023-01-28 21:17:40+00:00,[],None
169,https://github.com/hrl/MIPS.git,2016-02-19 06:48:09+00:00,MIPS CPU in Verilog,0,hrl/MIPS,52067603,SystemVerilog,MIPS,63,1,2017-08-07 09:00:38+00:00,[],https://api.github.com/licenses/mit
170,https://github.com/johan92/fpga-shared-memory.git,2016-04-09 13:07:57+00:00,Verilog (SystemVerilog) implementation of shared memory for multiport systems,1,johan92/fpga-shared-memory,55844803,SystemVerilog,fpga-shared-memory,5,1,2022-09-30 07:38:14+00:00,[],https://api.github.com/licenses/mit
171,https://github.com/gsw73/async_fifo.git,2015-10-05 01:02:55+00:00,Asynchronous FIFO using flop-based memory with one cycle read latency.,0,gsw73/async_fifo,43659161,SystemVerilog,async_fifo,12,1,2022-01-28 16:15:12+00:00,[],None
172,https://github.com/karlshi419/uvm.git,2015-02-27 17:13:48+00:00,,0,karlshi419/uvm,31430136,SystemVerilog,uvm,152,1,2022-06-05 08:53:29+00:00,[],None
173,https://github.com/mballance/std_protocol_if.git,2016-04-21 19:01:17+00:00,"Provides SystemVerilog interface definitions for standard protocols, such as AXI4, Wishbone, etc",1,mballance/std_protocol_if,56798688,SystemVerilog,std_protocol_if,26,1,2019-05-23 15:51:19+00:00,[],https://api.github.com/licenses/apache-2.0
174,https://github.com/mvivek16/UVM-Examples.git,2015-06-16 20:13:40+00:00,Examples from Verification academy,0,mvivek16/UVM-Examples,37553565,SystemVerilog,UVM-Examples,136,1,2020-11-28 09:59:23+00:00,[],None
175,https://github.com/indianabutts/elevator_control.git,2015-09-02 05:56:29+00:00,,1,indianabutts/elevator_control,41782838,SystemVerilog,elevator_control,344,1,2016-05-01 12:37:26+00:00,[],None
176,https://github.com/pbing/CORDIC.git,2016-05-14 09:15:26+00:00,Synthesizeable CORDIC processor in SystemVerilog.,0,pbing/CORDIC,58799450,SystemVerilog,CORDIC,26,1,2023-08-11 05:26:12+00:00,"['systemverilog', 'cordic-algorithm']",None
177,https://github.com/pulp-platform/apb_fll_if.git,2016-02-23 11:42:48+00:00,Control interface for FLL,11,pulp-platform/apb_fll_if,52354789,SystemVerilog,apb_fll_if,29,1,2022-12-04 20:00:25+00:00,"['apb-fll', 'systemverilog-hdl']",
178,https://github.com/KennethWilke/shift-register.git,2016-03-02 21:27:44+00:00,My systemverilog implementation of a shift register,0,KennethWilke/shift-register,52997705,SystemVerilog,shift-register,3,1,2020-07-31 09:16:18+00:00,[],https://api.github.com/licenses/isc
179,https://github.com/keikurausu/ECE-385-FPGA-Final-Project.git,2015-12-06 02:41:49+00:00,,0,keikurausu/ECE-385-FPGA-Final-Project,47481169,SystemVerilog,ECE-385-FPGA-Final-Project,997,1,2015-12-06 03:11:20+00:00,[],None
180,https://github.com/jkff90/verification.git,2015-11-08 15:44:58+00:00,verification,0,jkff90/verification,45786803,SystemVerilog,verification,4700,1,2022-09-15 07:20:06+00:00,[],https://api.github.com/licenses/gpl-3.0
181,https://github.com/bphunter1972/AppendixA.git,2015-11-18 05:33:42+00:00,All of the code examples from Appendix A,0,bphunter1972/AppendixA,46397571,SystemVerilog,AppendixA,34,1,2018-10-12 21:28:43+00:00,[],https://api.github.com/licenses/gpl-2.0
182,https://github.com/robjustinwagner/WISC-S15.git,2015-02-05 01:16:13+00:00,"A simple, but powerful, 16-bit computer with a load/store architecture engineered in Verilog for ECE552.",0,robjustinwagner/WISC-S15,30330717,SystemVerilog,WISC-S15,37332,1,2019-09-05 06:03:11+00:00,[],None
183,https://github.com/rishinatah/On-Chip-Interconnection-Network-VHDL-.git,2015-02-22 02:44:42+00:00,,0,rishinatah/On-Chip-Interconnection-Network-VHDL-,31150011,SystemVerilog,On-Chip-Interconnection-Network-VHDL-,1176,1,2021-06-09 06:20:01+00:00,[],None
184,https://github.com/mattwhiteside/PseudoLRUCache.git,2015-12-11 21:06:09+00:00,A parametrizable N-way associative cache memory that uses the clock algorithm to approximate a least recently used replacement policy.,0,mattwhiteside/PseudoLRUCache,47851044,SystemVerilog,PseudoLRUCache,252,1,2021-03-09 08:20:09+00:00,[],None
185,https://github.com/hassyy/systemverilog-uvm.git,2015-11-08 23:46:24+00:00,,0,hassyy/systemverilog-uvm,45804591,SystemVerilog,systemverilog-uvm,1764,1,2021-03-01 07:11:44+00:00,[],https://api.github.com/licenses/apache-2.0
186,https://github.com/xixizai/gh01-Graduation.git,2016-05-10 06:36:34+00:00,,0,xixizai/gh01-Graduation,58435983,SystemVerilog,gh01-Graduation,43885,1,2016-06-17 04:57:15+00:00,[],None
187,https://github.com/kevinhly01/ECE385-Final-Project.git,2015-07-01 23:57:34+00:00,Ece 385 Final Project,0,kevinhly01/ECE385-Final-Project,38401215,SystemVerilog,ECE385-Final-Project,20360,1,2018-09-20 19:22:26+00:00,[],None
188,https://github.com/Hylian/bcrypt_sv.git,2016-01-27 22:37:19+00:00,verilog for a bcrypt asic,1,Hylian/bcrypt_sv,50543015,SystemVerilog,bcrypt_sv,16,1,2017-12-18 20:53:01+00:00,[],None
189,https://github.com/wallento/mgpio.git,2016-03-29 15:12:36+00:00,Multi-bank General Purpose I/O,0,wallento/mgpio,54986170,SystemVerilog,mgpio,2,1,2022-05-05 06:27:44+00:00,[],None
190,https://github.com/startupit69/System-Verilog.git,2016-02-11 00:17:36+00:00,,0,startupit69/System-Verilog,51483404,SystemVerilog,System-Verilog,25400,1,2017-10-13 03:01:05+00:00,[],None
191,https://github.com/to92me/AXI_verification_env.git,2015-08-02 11:28:35+00:00,,0,to92me/AXI_verification_env,40077387,SystemVerilog,AXI_verification_env,2322,1,2023-04-03 19:44:24+00:00,[],None
192,https://github.com/johan92/fpga-sort-engine.git,2015-05-16 11:35:00+00:00,Simple sort engine on Verilog. ,0,johan92/fpga-sort-engine,35721306,SystemVerilog,fpga-sort-engine,236,1,2018-05-03 16:23:19+00:00,[],https://api.github.com/licenses/gpl-2.0
193,https://github.com/pulp-platform/apb_event_unit.git,2016-02-18 18:16:10+00:00,,12,pulp-platform/apb_event_unit,52028110,SystemVerilog,apb_event_unit,30,1,2023-07-25 14:00:20+00:00,[],
194,https://github.com/jfzazo/circular_buffer.git,2016-03-02 11:56:36+00:00,A circular buffer implemented as an interface in system verilog,0,jfzazo/circular_buffer,52959228,SystemVerilog,circular_buffer,5,1,2018-11-22 15:52:07+00:00,[],https://api.github.com/licenses/apache-2.0
195,https://github.com/muzafferkal/shortreal.git,2015-09-13 15:49:10+00:00,simple shortreal to bits (and vice versa) conversion functions,0,muzafferkal/shortreal,42401886,SystemVerilog,shortreal,108,1,2022-02-18 19:58:23+00:00,[],None
196,https://github.com/kwagyeman/svnet.git,2015-11-18 02:23:25+00:00,System Verilog Convolutional Neural Network,3,kwagyeman/svnet,46389471,SystemVerilog,svnet,30,1,2016-12-12 01:12:17+00:00,[],https://api.github.com/licenses/gpl-3.0
197,https://github.com/niletronics/Spring2015.git,2015-04-04 20:09:52+00:00,"My very own repo for Spring2015, contains homeworks for SystemVerilog ECE571 and Presilicon",0,niletronics/Spring2015,33418629,SystemVerilog,Spring2015,3300,0,2018-11-24 18:33:59+00:00,[],None
198,https://github.com/steven008/CSE_141L_Lab3_Pipelined_Core.git,2015-05-19 20:46:28+00:00,,0,steven008/CSE_141L_Lab3_Pipelined_Core,35907608,SystemVerilog,CSE_141L_Lab3_Pipelined_Core,1284,0,2015-05-19 20:59:08+00:00,[],None
199,https://github.com/clemon/fuzzy-computing-machine.git,2015-02-04 03:45:13+00:00,,0,clemon/fuzzy-computing-machine,30279986,SystemVerilog,fuzzy-computing-machine,3836,0,2015-03-14 02:54:45+00:00,[],None
200,https://github.com/haymh/5-stages-pipeline.git,2015-03-04 09:08:03+00:00,Five stages pipeline Vanilla processor,0,haymh/5-stages-pipeline,31647860,SystemVerilog,5-stages-pipeline,37488,0,2015-03-08 14:56:58+00:00,[],None
201,https://github.com/ajitpunj/181-lab-3.git,2015-01-25 00:48:40+00:00,,0,ajitpunj/181-lab-3,29797599,SystemVerilog,181-lab-3,38168,0,2015-01-25 00:51:05+00:00,[],None
202,https://github.com/JKcompute/ECE411_lc3b.git,2015-08-27 21:45:07+00:00,"The series of MPs are a walk though of the creation and (some) design of the Little Computer 3b (lc3b) microprocessor, with a level 1, 2-way set associative cache, using a LRU write-back eviction policy.",0,JKcompute/ECE411_lc3b,41512935,SystemVerilog,ECE411_lc3b,16240,0,2015-10-24 04:59:38+00:00,[],None
203,https://github.com/scott7950/systemverilog_practice.git,2015-08-04 14:17:23+00:00,SystemVerilog practice,0,scott7950/systemverilog_practice,40188952,SystemVerilog,systemverilog_practice,9,0,2017-12-20 19:36:21+00:00,[],None
204,https://github.com/thanhmaikmt/brazil-ip-uefs.git,2015-08-11 07:15:58+00:00,Automatically exported from code.google.com/p/brazil-ip-uefs,0,thanhmaikmt/brazil-ip-uefs,40527403,SystemVerilog,brazil-ip-uefs,20872,0,2015-08-11 07:17:04+00:00,[],None
205,https://github.com/tenthousandfailures/dotstar.git,2015-07-19 05:38:12+00:00,examples of different port connections,0,tenthousandfailures/dotstar,39323716,SystemVerilog,dotstar,168,0,2015-07-19 05:52:10+00:00,[],https://api.github.com/licenses/gpl-2.0
206,https://github.com/sa-akhavani/dld-ca2.git,2016-01-12 09:29:12+00:00,,0,sa-akhavani/dld-ca2,49489292,SystemVerilog,dld-ca2,59,0,2016-01-12 09:34:23+00:00,[],None
207,https://github.com/cgxy1995/Dual-core-CPU.git,2016-02-14 07:46:09+00:00,Dual core CPU in verilog,0,cgxy1995/Dual-core-CPU,51685156,SystemVerilog,Dual-core-CPU,1221,0,2016-02-14 07:57:03+00:00,[],None
208,https://github.com/garlapatirahul/APB_Project.git,2016-02-24 22:34:03+00:00,Just another repository,0,garlapatirahul/APB_Project,52479357,SystemVerilog,APB_Project,9,0,2016-06-09 21:11:58+00:00,[],None
209,https://github.com/mballance/sve_templates.git,2016-04-18 16:24:12+00:00,Collection of templates for use within SVEditor,0,mballance/sve_templates,56523620,SystemVerilog,sve_templates,13,0,2016-12-05 18:36:53+00:00,[],https://api.github.com/licenses/epl-1.0
210,https://github.com/rishabv90/Image-Cartoonifier-Verilog-.git,2016-05-02 14:54:57+00:00,"Team project. The program consists of various modules. Overall, the purpose of the project was to cartoonify images and display them via VGA on a monitor.",0,rishabv90/Image-Cartoonifier-Verilog-,57897709,SystemVerilog,Image-Cartoonifier-Verilog-,64,0,2019-11-06 22:40:54+00:00,[],None
211,https://github.com/henriquegrando/CSEE4840_Game_Logic.git,2016-04-07 22:30:34+00:00,Final project for undergrad Embedded Systems course.,1,henriquegrando/CSEE4840_Game_Logic,55732454,SystemVerilog,CSEE4840_Game_Logic,119,0,2017-02-07 20:13:04+00:00,[],None
212,https://github.com/gsw73/ffs_arbiter.git,2015-10-24 02:35:40+00:00,Implements round-robin arbiter using find-first-set logic.,0,gsw73/ffs_arbiter,44849131,SystemVerilog,ffs_arbiter,12,0,2020-06-17 23:42:13+00:00,[],None
213,https://github.com/katmtz/NoC.git,2015-10-11 20:59:38+00:00,network on chip - 18-341,0,katmtz/NoC,44069505,SystemVerilog,NoC,135,0,2015-10-26 01:51:33+00:00,[],None
214,https://github.com/soofatt/SD_Card.git,2015-09-10 09:31:36+00:00,FYP SD Card verilog code,1,soofatt/SD_Card,42235409,SystemVerilog,SD_Card,9800,0,2021-12-18 17:06:39+00:00,[],None
215,https://github.com/dherna2/Cache_NDS.git,2016-05-14 19:47:27+00:00,single level cache simulator,0,dherna2/Cache_NDS,58827014,SystemVerilog,Cache_NDS,144,0,2016-05-23 13:51:59+00:00,[],None
216,https://github.com/kaiserhaz/Verilog.git,2016-01-14 02:53:22+00:00,Verilog projects and exercises,0,kaiserhaz/Verilog,49618229,SystemVerilog,Verilog,2979,0,2016-01-14 02:58:05+00:00,[],None
217,https://github.com/scott7950/sv_lab.git,2015-11-16 00:30:59+00:00,sv lab,0,scott7950/sv_lab,46242706,SystemVerilog,sv_lab,30,0,2015-11-16 00:31:09+00:00,[],None
218,https://github.com/marklin23/Verilog.git,2015-10-02 05:47:07+00:00,,0,marklin23/Verilog,43537699,SystemVerilog,Verilog,71319,0,2019-04-09 05:35:05+00:00,[],None
219,https://github.com/pfj1993/MIPSCPU.git,2015-09-17 00:43:38+00:00,ECE437,0,pfj1993/MIPSCPU,42622812,SystemVerilog,MIPSCPU,520,0,2018-05-28 21:17:33+00:00,[],None
220,https://github.com/crysisfair/asyn_sim.git,2015-09-19 12:38:47+00:00,,0,crysisfair/asyn_sim,42772228,SystemVerilog,asyn_sim,144,0,2015-09-19 13:17:51+00:00,[],https://api.github.com/licenses/mit
221,https://github.com/JEDelanois/411_Timing_Tut.git,2015-12-17 18:49:12+00:00,tutorial for timing anaylysis,0,JEDelanois/411_Timing_Tut,48192242,SystemVerilog,411_Timing_Tut,7,0,2015-12-17 19:39:26+00:00,[],None
222,https://github.com/lewis6991/picoMips.git,2015-02-16 14:53:42+00:00,picoMips implementation,0,lewis6991/picoMips,30872816,SystemVerilog,picoMips,296,0,2024-03-11 18:30:47+00:00,[],None
223,https://github.com/geckay/ecc-generator.git,2015-04-23 01:45:52+00:00,Automatically exported from code.google.com/p/ecc-generator,0,geckay/ecc-generator,34426959,SystemVerilog,ecc-generator,304,0,2015-04-23 01:46:32+00:00,[],None
224,https://github.com/wrifier/logger-a-verification-component.git,2015-05-02 03:28:09+00:00,Automatically exported from code.google.com/p/logger-a-verification-component,1,wrifier/logger-a-verification-component,34934317,SystemVerilog,logger-a-verification-component,1224,0,2015-05-02 03:28:48+00:00,[],None
225,https://github.com/johan92/fpga-multiflow-pkt-gen.git,2015-08-15 19:23:35+00:00,Try to implement multiflow packet generator with various rate settings,0,johan92/fpga-multiflow-pkt-gen,40780151,SystemVerilog,fpga-multiflow-pkt-gen,176,0,2015-08-15 21:54:00+00:00,[],https://api.github.com/licenses/mit
226,https://github.com/ericmeyers12/FPGA_Frogger.git,2016-02-04 02:02:15+00:00,Frogger developed for an Altera DE2-115 FPGA board interfacing with a NIOS-II Processor for USB-Keyboard input.,0,ericmeyers12/FPGA_Frogger,51045387,SystemVerilog,FPGA_Frogger,567712,0,2022-03-21 19:03:21+00:00,[],None
227,https://github.com/drdmello/UVM-SBT-Example.git,2016-01-24 21:09:11+00:00,Example UVM Testbench (SBT Router DUT),0,drdmello/UVM-SBT-Example,50308359,SystemVerilog,UVM-SBT-Example,36,0,2016-01-24 21:09:28+00:00,[],None
228,https://github.com/xiaoqiangzhao/jay_uvm.git,2016-04-25 06:17:07+00:00,,0,xiaoqiangzhao/jay_uvm,57016421,SystemVerilog,jay_uvm,6365,0,2016-04-25 07:57:19+00:00,[],None
229,https://github.com/AlphaLambdaMuPi/dclab-lab1.git,2015-09-19 17:08:57+00:00,Project of DCLab lab1,0,AlphaLambdaMuPi/dclab-lab1,42781925,SystemVerilog,dclab-lab1,5964,0,2015-09-19 17:14:07+00:00,[],None
230,https://github.com/ZHOUJiemin/Async-Fifo-RTL.git,2015-09-08 13:52:06+00:00,Trying to build a simple async fifo model,0,ZHOUJiemin/Async-Fifo-RTL,42115213,SystemVerilog,Async-Fifo-RTL,145,0,2015-09-14 13:10:01+00:00,[],None
231,https://github.com/jfzazo/pcap2hwgen.git,2015-08-31 09:05:41+00:00,This projects has the main aim of providing an HDL wrapper so an online conversion between PCAP format and hwgen can be done inside the reconfigurable platform..,0,jfzazo/pcap2hwgen,41666314,SystemVerilog,pcap2hwgen,196,0,2015-09-23 06:14:07+00:00,[],https://api.github.com/licenses/gpl-2.0
232,https://github.com/ccheng32/ECE385_project.git,2015-12-01 02:12:47+00:00,Edge detection,0,ccheng32/ECE385_project,47159464,SystemVerilog,ECE385_project,18,0,2015-12-01 02:18:15+00:00,[],None
233,https://github.com/Thomas-Kuhn/551_Project.git,2015-11-30 17:01:15+00:00,,0,Thomas-Kuhn/551_Project,47133180,SystemVerilog,551_Project,1556,0,2015-11-30 17:45:49+00:00,[],None
234,https://github.com/afisher92/Slide-Potentiometer-Interface.git,2015-11-18 17:19:36+00:00,ECE 551 Hw 5 problem 2,1,afisher92/Slide-Potentiometer-Interface,46434982,SystemVerilog,Slide-Potentiometer-Interface,12,0,2015-11-18 17:21:28+00:00,[],None
235,https://github.com/manasks/systemverilog.git,2015-06-15 04:56:40+00:00,Introduction to System Verilog,1,manasks/systemverilog,37444377,SystemVerilog,systemverilog,160,0,2015-06-23 03:27:41+00:00,[],https://api.github.com/licenses/gpl-3.0
236,https://github.com/kulkrohit/cashew.git,2015-05-11 05:39:57+00:00,,0,kulkrohit/cashew,35404413,SystemVerilog,cashew,5556,0,2015-05-11 05:48:23+00:00,[],None
237,https://github.com/fzaim/CollegeProjects.git,2015-06-29 23:35:31+00:00,College Code Samples,0,fzaim/CollegeProjects,38276807,SystemVerilog,CollegeProjects,192,0,2015-06-30 09:03:50+00:00,[],None
238,https://github.com/Cirrith/ECE_551.git,2016-03-28 14:48:38+00:00,,0,Cirrith/ECE_551,54899440,SystemVerilog,ECE_551,35844,0,2018-03-20 20:34:02+00:00,[],None
239,https://github.com/minkeys/CS141L.git,2015-02-03 18:58:05+00:00,Project 2 for CS141L,0,minkeys/CS141L,30259115,SystemVerilog,CS141L,20268,0,2015-03-18 21:07:42+00:00,[],None
240,https://github.com/MateusDantas/MipsPipelined.git,2014-12-07 22:37:00+00:00,MIPS 32bit processor pipelined with full Hazard Handling.,0,MateusDantas/MipsPipelined,27687562,SystemVerilog,MipsPipelined,172,0,2017-08-25 07:33:40+00:00,[],None
241,https://github.com/tyly324/bit-serial.git,2015-03-06 15:55:55+00:00,,0,tyly324/bit-serial,31776692,SystemVerilog,bit-serial,8370,0,2016-02-19 16:26:23+00:00,[],None
242,https://github.com/ghraelo/D4.git,2015-03-02 17:48:33+00:00,D4 project,0,ghraelo/D4,31553945,SystemVerilog,D4,7388,0,2015-03-02 18:04:03+00:00,[],None
243,https://github.com/a5teri5m/vivado_dpic_axi4lite_mst.git,2015-03-14 00:16:21+00:00,,1,a5teri5m/vivado_dpic_axi4lite_mst,32188021,SystemVerilog,vivado_dpic_axi4lite_mst,108,0,2019-08-10 13:01:10+00:00,[],None
244,https://github.com/zoner16/USB-Fall-2015.git,2015-10-24 20:56:52+00:00,,0,zoner16/USB-Fall-2015,44884590,SystemVerilog,USB-Fall-2015,1660,0,2015-11-05 03:33:09+00:00,[],None
245,https://github.com/kkudrolli/FPGA-Typewriter.git,2016-01-12 06:36:16+00:00,The source code for an FPGA typewriter. Made during Build18 2016 at Carnegie Mellon University.,1,kkudrolli/FPGA-Typewriter,49480261,SystemVerilog,FPGA-Typewriter,12,0,2016-01-12 06:41:00+00:00,[],None
246,https://github.com/eeshanl/MorseCode.git,2015-04-04 03:34:53+00:00,,0,eeshanl/MorseCode,33393073,SystemVerilog,MorseCode,8672,0,2015-04-04 03:42:10+00:00,[],None
247,https://github.com/morilab/kataru1506.git,2015-06-16 15:48:02+00:00,RTLを語る会(9)用資料,0,morilab/kataru1506,37539924,SystemVerilog,kataru1506,2284,0,2015-06-16 19:41:24+00:00,[],None
248,https://github.com/mantrarush/Altera-DE-2.git,2014-12-11 20:46:55+00:00,Mega Man final ,1,mantrarush/Altera-DE-2,27890954,SystemVerilog,Altera-DE-2,164,0,2015-04-02 07:11:46+00:00,[],None
249,https://github.com/pwlong/apples.git,2015-04-01 03:22:56+00:00,,0,pwlong/apples,33224347,SystemVerilog,apples,216,0,2015-04-16 16:35:13+00:00,[],None
250,https://github.com/jdcronk/ECE5752.git,2015-03-18 23:50:12+00:00,Final project for ECE5752,0,jdcronk/ECE5752,32490580,SystemVerilog,ECE5752,270,0,2015-04-23 02:04:52+00:00,[],None
251,https://github.com/Harleyzheng/Bomberman_on_FPGA.git,2015-07-04 02:21:14+00:00,,0,Harleyzheng/Bomberman_on_FPGA,38518392,SystemVerilog,Bomberman_on_FPGA,67436,0,2015-07-04 19:01:32+00:00,[],None
252,https://github.com/arnabd88/Interconnect.git,2015-12-17 02:43:53+00:00,,0,arnabd88/Interconnect,48148188,SystemVerilog,Interconnect,1493,0,2015-12-17 02:45:22+00:00,[],None
253,https://github.com/Hylian/341USB.git,2015-10-22 17:06:31+00:00,,0,Hylian/341USB,44760450,SystemVerilog,341USB,3540,0,2018-07-29 20:00:43+00:00,[],None
254,https://github.com/JEDelanois/ECE411project.git,2015-10-18 16:48:50+00:00,Electric E Money Gang final project!!,0,JEDelanois/ECE411project,44486842,SystemVerilog,ECE411project,3598,0,2015-10-24 01:13:54+00:00,[],None
255,https://github.com/ejsullivan/ECE551-Digital-Design.git,2016-05-11 22:15:32+00:00,,1,ejsullivan/ECE551-Digital-Design,58586196,SystemVerilog,ECE551-Digital-Design,616,0,2016-09-10 03:13:24+00:00,[],None
256,https://github.com/uarc/core0.git,2016-03-29 22:06:15+00:00,The standard general purpose highly instruction-dense stack machine of UARC,0,uarc/core0,55013690,SystemVerilog,core0,128,0,2016-03-29 22:11:52+00:00,[],https://api.github.com/licenses/mpl-2.0
257,https://github.com/tyler-travis/ECE6930_PUFs.git,2016-04-06 17:37:13+00:00,PUF secret key generation,1,tyler-travis/ECE6930_PUFs,55627262,SystemVerilog,ECE6930_PUFs,7521,0,2016-04-18 15:57:48+00:00,[],None
258,https://github.com/tingzhi/fpga.git,2016-04-23 02:15:32+00:00,,0,tingzhi/fpga,56895734,SystemVerilog,fpga,39,0,2016-04-23 02:30:41+00:00,[],None
259,https://github.com/neilyo94/mario_FPGA.git,2016-04-15 15:58:35+00:00,Basic Mario game functionality running on Altera FPGA board,0,neilyo94/mario_FPGA,56332432,SystemVerilog,mario_FPGA,764,0,2016-10-04 22:41:30+00:00,[],None
260,https://github.com/jiangcx009/asic.git,2016-04-17 09:20:13+00:00,top level directory of asic,0,jiangcx009/asic,56428454,SystemVerilog,asic,36,0,2016-04-17 09:59:16+00:00,[],None
261,https://github.com/We-Can-Apply-FPGA/Lab1.git,2015-09-22 11:46:40+00:00,,0,We-Can-Apply-FPGA/Lab1,42930433,SystemVerilog,Lab1,180,0,2015-09-22 11:48:07+00:00,[],None
262,https://github.com/carnaval/browbeaten.git,2015-09-06 19:08:58+00:00,,0,carnaval/browbeaten,42015340,SystemVerilog,browbeaten,144,0,2015-09-19 12:01:25+00:00,[],None
263,https://github.com/menete/FPGA-Tutorials.git,2015-12-30 06:15:20+00:00,Simple examples for Terasic DE-0 Nano and DE-0 CV Evaluation Board,0,menete/FPGA-Tutorials,48785354,SystemVerilog,FPGA-Tutorials,7,0,2015-12-30 15:48:39+00:00,[],https://api.github.com/licenses/mit
264,https://github.com/Gorchakov1/pkt_stat.git,2015-06-18 11:57:09+00:00,"The module, that stores statistics on flows.",0,Gorchakov1/pkt_stat,37656796,SystemVerilog,pkt_stat,120,0,2015-06-18 12:05:44+00:00,[],None
265,https://github.com/Gorchakov1/packet_statistic.git,2015-06-18 13:15:30+00:00,Packet statistics,0,Gorchakov1/packet_statistic,37660402,SystemVerilog,packet_statistic,152,0,2015-06-18 13:15:39+00:00,[],None
266,https://github.com/scott7950/UVM_TB.git,2015-07-09 12:07:51+00:00,UVM Testbench,0,scott7950/UVM_TB,38817976,SystemVerilog,UVM_TB,116,0,2015-07-09 12:07:58+00:00,[],None
267,https://github.com/morilab/Jenkins_JUnitReport_SV_Server.git,2015-05-14 14:52:45+00:00,"OVM/UVMからJenkinsの""JUnitテスト結果の集計""用XMLを出力するReportServer",2,morilab/Jenkins_JUnitReport_SV_Server,35617120,SystemVerilog,Jenkins_JUnitReport_SV_Server,15,0,2018-12-10 10:18:07+00:00,[],https://api.github.com/licenses/apache-2.0
268,https://github.com/mafzzz/can-controller.git,2015-10-23 16:53:49+00:00,Automatically exported from code.google.com/p/can-controller,0,mafzzz/can-controller,44826159,SystemVerilog,can-controller,1900,0,2015-10-23 16:55:05+00:00,[],None
269,https://github.com/xinmeng/ecc-generator.git,2015-11-04 13:56:01+00:00,Automatically exported from code.google.com/p/ecc-generator,0,xinmeng/ecc-generator,45542213,SystemVerilog,ecc-generator,312,0,2015-11-04 13:56:40+00:00,[],None
270,https://github.com/ulfmagnetics/mspacman.git,2016-01-15 05:44:28+00:00,WIP! Ms Pac Man on an FPGA,0,ulfmagnetics/mspacman,49699066,SystemVerilog,mspacman,80,0,2016-01-15 05:45:57+00:00,[],None
271,https://github.com/gsw73/sync_fifo_0.git,2015-10-04 20:12:19+00:00,"Synchronous FIFO interfacing with flop-based, zero-delay read latency memory.",0,gsw73/sync_fifo_0,43651009,SystemVerilog,sync_fifo_0,9,0,2020-06-14 00:03:09+00:00,[],None
272,https://github.com/bryzaguy/crowd-compass-memory-game.git,2015-09-27 17:43:30+00:00,,0,bryzaguy/crowd-compass-memory-game,43257239,SystemVerilog,crowd-compass-memory-game,25398,0,2016-02-23 08:52:20+00:00,[],None
273,https://github.com/ajaybin/MuxTb.git,2015-09-25 22:18:01+00:00,Simple TB for an over complicated 2:1 Mux ,0,ajaybin/MuxTb,43178057,SystemVerilog,MuxTb,11,0,2016-03-24 19:15:25+00:00,[],None
274,https://github.com/akhachat/AKH001.git,2016-02-17 06:07:30+00:00,Project 1,0,akhachat/AKH001,51899176,SystemVerilog,AKH001,2,0,2020-08-23 07:56:53+00:00,[],None
275,https://github.com/pbing/vscale_system.git,2016-02-25 19:52:41+00:00,Simple vscale system.,0,pbing/vscale_system,52552468,SystemVerilog,vscale_system,53,0,2016-02-25 19:52:47+00:00,[],None
276,https://github.com/sdivcom/SystemVerilog.git,2016-04-10 19:31:00+00:00,Мой учебный репозиторий для проектов на SystemVerilog в среде Quartus,2,sdivcom/SystemVerilog,55918297,SystemVerilog,SystemVerilog,37,0,2020-12-07 09:11:56+00:00,[],None
277,https://github.com/cytan/lc3processor.git,2015-08-25 02:48:56+00:00,,1,cytan/lc3processor,41339151,SystemVerilog,lc3processor,300,0,2015-08-25 02:57:07+00:00,[],None
278,https://github.com/rupesh007/UVM-EX2.git,2016-04-06 13:48:46+00:00,,0,rupesh007/UVM-EX2,55609775,SystemVerilog,UVM-EX2,7,0,2016-04-06 13:51:26+00:00,[],None
279,https://github.com/rupesh007/ALU-Verification.git,2016-04-06 13:56:01+00:00,,0,rupesh007/ALU-Verification,55610315,SystemVerilog,ALU-Verification,586,0,2021-12-15 12:01:56+00:00,[],None
280,https://github.com/chriswu024/diram4-testbench.git,2016-04-16 17:00:32+00:00,,0,chriswu024/diram4-testbench,56395412,SystemVerilog,diram4-testbench,28,0,2016-04-16 17:00:46+00:00,[],None
281,https://github.com/rajkumarraval/i2c_wb_sv_ovm.git,2016-02-05 18:48:50+00:00,,0,rajkumarraval/i2c_wb_sv_ovm,51166882,SystemVerilog,i2c_wb_sv_ovm,10,0,2016-02-08 08:48:23+00:00,[],None
282,https://github.com/C-L-G/FIFO_HDL.git,2016-01-19 09:20:58+00:00,mini FIFO  verilog script ,0,C-L-G/FIFO_HDL,49941076,SystemVerilog,FIFO_HDL,29,0,2020-02-09 05:07:13+00:00,[],https://api.github.com/licenses/gpl-3.0
283,https://github.com/ashleyl16590/Intel-Project.git,2016-03-16 21:27:15+00:00,In which I try to use Verilog,0,ashleyl16590/Intel-Project,54067729,SystemVerilog,Intel-Project,28,0,2016-05-23 19:58:24+00:00,[],None
284,https://github.com/johnnyprc/powerloop.git,2015-02-04 07:27:10+00:00,,0,johnnyprc/powerloop,30286924,SystemVerilog,powerloop,14244,0,2015-03-11 10:15:29+00:00,[],None
285,https://github.com/syduan2/ECE385Lab6.git,2015-02-19 23:04:24+00:00,,0,syduan2/ECE385Lab6,31041645,SystemVerilog,ECE385Lab6,43784,0,2015-10-27 07:03:24+00:00,[],None
286,https://github.com/iteriani/cse141l2.git,2015-02-01 00:11:27+00:00,,0,iteriani/cse141l2,30131044,SystemVerilog,cse141l2,300,0,2015-02-02 21:10:14+00:00,[],None
287,https://github.com/parth2488/uvm_lab2_seq_seq_item.git,2015-07-01 03:48:39+00:00,,0,parth2488/uvm_lab2_seq_seq_item,38348292,SystemVerilog,uvm_lab2_seq_seq_item,124,0,2015-07-01 03:59:30+00:00,[],None
288,https://github.com/davidxlopez/SeqDetectSV.git,2015-05-24 01:43:42+00:00,"FSM Design to Detect Serial Sequence ""00111100""",0,davidxlopez/SeqDetectSV,36150904,SystemVerilog,SeqDetectSV,116,0,2015-05-24 01:43:50+00:00,[],None
289,https://github.com/kevintownsend/common.git,2015-07-31 00:00:07+00:00,,0,kevintownsend/common,39977678,SystemVerilog,common,144,0,2015-07-31 00:01:10+00:00,[],https://api.github.com/licenses/apache-2.0
290,https://github.com/binje/EE371.git,2015-01-16 20:53:11+00:00,,0,binje/EE371,29367297,SystemVerilog,EE371,8664,0,2015-02-06 03:38:20+00:00,[],None
291,https://github.com/a-nooj/lc3b_processor.git,2015-01-08 21:40:04+00:00,,2,a-nooj/lc3b_processor,28987425,SystemVerilog,lc3b_processor,30304,0,2015-01-08 22:04:15+00:00,[],None
292,https://github.com/lokeshjindal15/verilog_line_follower.git,2015-02-23 21:45:21+00:00,,0,lokeshjindal15/verilog_line_follower,31231481,SystemVerilog,verilog_line_follower,1024,0,2015-05-16 23:08:19+00:00,[],None
293,https://github.com/EnricoGiordano1992/resim-simulating-partial-reconfiguration.git,2015-12-13 11:06:36+00:00,Automatically exported from code.google.com/p/resim-simulating-partial-reconfiguration,0,EnricoGiordano1992/resim-simulating-partial-reconfiguration,47915720,SystemVerilog,resim-simulating-partial-reconfiguration,6484,0,2015-12-13 11:07:25+00:00,[],
294,https://github.com/michellefaustina/cse-141l.git,2016-02-26 00:29:04+00:00,"Spring 2015, Eldon. I tried to keep the finished work as unmodified as possible from the original files provided for the assignment so as to remain as compliant as possible with submission guidlines.",2,michellefaustina/cse-141l,52567010,SystemVerilog,cse-141l,1156,0,2023-11-07 12:41:46+00:00,[],None
295,https://github.com/electricentity/VLSIProject.git,2016-03-13 23:14:53+00:00,,0,electricentity/VLSIProject,53812825,SystemVerilog,VLSIProject,204,0,2016-03-16 08:01:18+00:00,[],None
296,https://github.com/bashlord/pipelining.git,2015-04-02 15:30:37+00:00,5 stage pipelining,1,bashlord/pipelining,33316521,SystemVerilog,pipelining,18260,0,2015-04-02 15:30:56+00:00,[],None
297,https://github.com/pwlong/dangerzone.git,2015-04-16 16:30:06+00:00,,0,pwlong/dangerzone,34067222,SystemVerilog,dangerzone,956,0,2015-05-04 19:05:57+00:00,[],None
298,https://github.com/weineran/mp3_cache.git,2015-04-26 16:38:40+00:00,mp3 separate cache repo for testing in isolation,0,weineran/mp3_cache,34620642,SystemVerilog,mp3_cache,8124,0,2015-04-26 16:49:52+00:00,[],None
299,https://github.com/ccma321/ecc-generator.git,2015-05-05 07:27:37+00:00,Automatically exported from code.google.com/p/ecc-generator,0,ccma321/ecc-generator,35084554,SystemVerilog,ecc-generator,300,0,2015-05-05 07:28:16+00:00,[],None
300,https://github.com/coolpay64/svlib.git,2016-02-22 06:11:54+00:00,,0,coolpay64/svlib,52251153,SystemVerilog,svlib,4,0,2016-03-10 03:08:39+00:00,[],None
301,https://github.com/EEC181-Senior-Design-2016/Lab3.git,2016-02-11 19:38:19+00:00,,0,EEC181-Senior-Design-2016/Lab3,51541344,SystemVerilog,Lab3,72767,0,2017-09-19 23:51:52+00:00,[],None
302,https://github.com/BryHung/ecc-generator.git,2016-02-17 02:08:02+00:00,Automatically exported from code.google.com/p/ecc-generator,0,BryHung/ecc-generator,51886468,SystemVerilog,ecc-generator,173,0,2016-02-17 02:08:54+00:00,[],None
303,https://github.com/emmanouil-komninos/vip_edaplaygrnd.git,2015-09-30 07:42:55+00:00,,0,emmanouil-komninos/vip_edaplaygrnd,43419130,SystemVerilog,vip_edaplaygrnd,376,0,2015-09-30 07:45:38+00:00,[],None
304,https://github.com/mcjohnso765/SV_SPIexample.git,2016-04-04 23:49:03+00:00,Demonstration of SystemVerilog interfaces using a small SPI design,0,mcjohnso765/SV_SPIexample,55453597,SystemVerilog,SV_SPIexample,5071,0,2016-04-04 23:59:46+00:00,[],None
305,https://github.com/rupesh007/UVM_EX4.git,2016-04-06 13:53:20+00:00,,0,rupesh007/UVM_EX4,55610108,SystemVerilog,UVM_EX4,14,0,2016-04-06 13:53:54+00:00,[],None
306,https://github.com/xixizai/gh02-my_noc.git,2016-05-20 05:19:38+00:00,,0,xixizai/gh02-my_noc,59266987,SystemVerilog,gh02-my_noc,1256,0,2016-05-28 11:46:12+00:00,[],None
307,https://github.com/ngemily/sample-bmp-tb.git,2016-04-10 20:59:15+00:00,Sample test bench for image processing DUTs.,0,ngemily/sample-bmp-tb,55922222,SystemVerilog,sample-bmp-tb,62,0,2016-04-10 21:33:34+00:00,[],None
308,https://github.com/sransara/aw-processor.git,2014-12-24 14:38:46+00:00,A wild multicore processor appeared,0,sransara/aw-processor,28451547,SystemVerilog,aw-processor,4134,0,2023-08-04 00:54:00+00:00,[],None
309,https://github.com/marxys/address_encoder.git,2015-07-08 13:37:33+00:00,A SystemVerilog variable size address encoder ,0,marxys/address_encoder,38756236,SystemVerilog,address_encoder,136,0,2015-07-09 19:07:54+00:00,[],https://api.github.com/licenses/gpl-2.0
310,https://github.com/parth2488/UVM_Basics.git,2015-06-23 01:31:46+00:00,Uvm basic labs exercise.,0,parth2488/UVM_Basics,37890265,SystemVerilog,UVM_Basics,140,0,2015-07-01 02:28:40+00:00,[],None
311,https://github.com/jbauer7/Line_Following_Robot.git,2015-09-28 18:18:46+00:00,Final class project for a digital circuit design course,0,jbauer7/Line_Following_Robot,43318485,SystemVerilog,Line_Following_Robot,148,0,2015-09-28 18:26:00+00:00,[],None
312,https://github.com/rinderer/tbench.git,2015-09-23 09:17:38+00:00,Simulation Testbenches,0,rinderer/tbench,42990904,SystemVerilog,tbench,312,0,2015-12-30 05:58:30+00:00,[],None
313,https://github.com/saminkamangar/lab1.181A.git,2016-01-18 09:38:48+00:00,,0,saminkamangar/lab1.181A,49866783,SystemVerilog,lab1.181A,30912,0,2016-01-18 09:41:39+00:00,[],None
314,https://github.com/weineran/411.git,2015-02-20 18:29:47+00:00,,0,weineran/411,31078464,SystemVerilog,411,3864,0,2015-02-27 02:38:18+00:00,[],None
315,https://github.com/maggiewhite/secretRepositoryOfSecrets.git,2014-12-08 20:23:50+00:00,,1,maggiewhite/secretRepositoryOfSecrets,27733284,SystemVerilog,secretRepositoryOfSecrets,568,0,2014-12-15 16:29:11+00:00,[],None
316,https://github.com/cjblocker/dvi_controller.git,2015-09-23 16:00:39+00:00,DVI Controller in SystemVerilog,0,cjblocker/dvi_controller,43011556,SystemVerilog,dvi_controller,108,0,2015-09-23 16:02:01+00:00,[],None
317,https://github.com/ZHOUJiemin/systemverilog-tb-framework.git,2015-08-25 14:33:42+00:00,,0,ZHOUJiemin/systemverilog-tb-framework,41368365,SystemVerilog,systemverilog-tb-framework,100,0,2015-08-25 14:33:48+00:00,[],None
318,https://github.com/twarkent/rtl.git,2015-10-10 22:13:59+00:00,RTL code snippets,0,twarkent/rtl,44030363,SystemVerilog,rtl,21,0,2016-08-13 13:54:46+00:00,[],None
319,https://github.com/adeeshag/asic_labs.git,2015-10-28 05:19:18+00:00,ECE 745 ASIC Labs,0,adeeshag/asic_labs,45090629,SystemVerilog,asic_labs,9072,0,2015-10-28 05:21:23+00:00,[],None
320,https://github.com/angregor/CSE320SystemVerilog.git,2015-11-29 17:10:09+00:00,Project SystemVerilogFiles,1,angregor/CSE320SystemVerilog,47072366,SystemVerilog,CSE320SystemVerilog,27,0,2015-11-29 17:12:16+00:00,[],None
321,https://github.com/manavala/utilities.git,2016-03-30 04:22:51+00:00,"linux commands, vim, scripts tips, etc",0,manavala/utilities,55032246,SystemVerilog,utilities,282,0,2022-07-12 14:58:09+00:00,[],None
322,https://github.com/yuan56/ece437.git,2015-02-08 22:28:40+00:00,pipeline,0,yuan56/ece437,30508364,SystemVerilog,ece437,9592,0,2015-03-23 21:44:24+00:00,[],None
323,https://github.com/willch3n/code_samples.git,2015-05-25 05:49:35+00:00,Code samples,0,willch3n/code_samples,36212510,SystemVerilog,code_samples,3438,0,2023-01-29 09:38:58+00:00,[],https://api.github.com/licenses/mit
324,https://github.com/niletronics/PreSi.git,2015-05-12 20:22:31+00:00,,0,niletronics/PreSi,35510712,SystemVerilog,PreSi,3788,0,2020-05-10 03:35:41+00:00,[],None
325,https://github.com/cgottard/my_fe65.git,2016-05-20 09:45:09+00:00,,0,cgottard/my_fe65,59283354,SystemVerilog,my_fe65,76,0,2021-11-06 05:23:50+00:00,[],None
326,https://github.com/fabugo/relaxar.git,2015-10-11 00:12:19+00:00,,0,fabugo/relaxar,44033245,SystemVerilog,relaxar,840,0,2015-10-20 00:35:32+00:00,[],None
327,https://github.com/nikhilmarda/gittutorial.git,2015-11-17 07:04:23+00:00,tutorial,0,nikhilmarda/gittutorial,46329329,SystemVerilog,gittutorial,2,0,2015-11-17 07:25:07+00:00,[],None
328,https://github.com/rupesh007/UVM_EX5.git,2016-04-06 13:54:20+00:00,,0,rupesh007/UVM_EX5,55610193,SystemVerilog,UVM_EX5,16,0,2016-04-06 13:54:43+00:00,[],None
329,https://github.com/reedjosh/digital_logic_lab_volt_meter.git,2016-04-08 06:33:08+00:00,Lattice Machx02 and AD7705 ADC project to create a voltmeter.,0,reedjosh/digital_logic_lab_volt_meter,55756103,SystemVerilog,digital_logic_lab_volt_meter,59,0,2017-01-23 10:35:35+00:00,[],None
330,https://github.com/ghananigans/mips-processor.git,2016-05-22 01:42:45+00:00,Subset of MIPS instruction processor implemented in SystemVerilog,0,ghananigans/mips-processor,59389713,SystemVerilog,mips-processor,428,0,2017-04-26 19:28:14+00:00,[],None
331,https://github.com/hasanqusay/cs460.git,2016-05-09 18:58:30+00:00,,0,hasanqusay/cs460,58400601,SystemVerilog,cs460,20,0,2018-02-04 00:00:55+00:00,[],None
332,https://github.com/Bharath-shashi/sysVerilogTestbench.git,2016-02-11 10:30:51+00:00,,0,Bharath-shashi/sysVerilogTestbench,51507824,SystemVerilog,sysVerilogTestbench,9,0,2016-02-11 11:13:34+00:00,[],None
333,https://github.com/KyOChiang/DCT_Verilog.git,2015-08-22 13:21:33+00:00,,1,KyOChiang/DCT_Verilog,41207963,SystemVerilog,DCT_Verilog,136,0,2015-08-22 15:14:52+00:00,[],None
334,https://github.com/Nihilus7/ECE551-HW5.git,2015-11-18 19:40:41+00:00,,0,Nihilus7/ECE551-HW5,46442770,SystemVerilog,ECE551-HW5,5,0,2015-11-18 19:44:00+00:00,[],None
335,https://github.com/afisher92/551Top_final.git,2015-12-13 22:26:53+00:00,,0,afisher92/551Top_final,47939013,SystemVerilog,551Top_final,115616,0,2016-01-25 17:17:26+00:00,[],None
336,https://github.com/tenthousandfailures/decoratorpattern.git,2015-11-26 07:26:13+00:00,,0,tenthousandfailures/decoratorpattern,46910720,SystemVerilog,decoratorpattern,10,0,2015-11-26 07:37:23+00:00,[],https://api.github.com/licenses/gpl-2.0
337,https://github.com/Chanrich/Asynchronous-Network-on-Chip.git,2016-03-27 23:14:00+00:00,,3,Chanrich/Asynchronous-Network-on-Chip,54852364,SystemVerilog,Asynchronous-Network-on-Chip,3458,0,2019-08-02 07:45:28+00:00,[],None
338,https://github.com/AeroHand/pipelinelc3-with-l2cache.git,2015-03-17 16:05:45+00:00,yolo,1,AeroHand/pipelinelc3-with-l2cache,32404246,SystemVerilog,pipelinelc3-with-l2cache,6584,0,2015-04-23 18:02:33+00:00,[],None
339,https://github.com/pwlong/peaches.git,2015-04-11 23:38:05+00:00,,1,pwlong/peaches,33796479,SystemVerilog,peaches,240,0,2015-04-29 06:36:58+00:00,[],None
340,https://github.com/revzin/ap_cpld.git,2015-07-19 00:16:36+00:00,code for channel-muxing CPLD for the UAV AP,0,revzin/ap_cpld,39316867,SystemVerilog,ap_cpld,176,0,2015-07-19 00:16:44+00:00,[],None
341,https://github.com/scott7950/VMM_TB.git,2015-07-09 12:06:41+00:00,VMM Testbench,0,scott7950/VMM_TB,38817930,SystemVerilog,VMM_TB,108,0,2015-07-09 12:06:49+00:00,[],None
342,https://github.com/Andrew-Klaas/CPU.git,2015-07-12 15:13:05+00:00,,0,Andrew-Klaas/CPU,38966210,SystemVerilog,CPU,284,0,2015-07-12 15:14:35+00:00,[],None
343,https://github.com/rakoskr6/ece337.git,2015-09-01 15:40:43+00:00,ASIC Design,0,rakoskr6/ece337,41747615,SystemVerilog,ece337,6076,0,2018-08-11 21:28:07+00:00,[],None
344,https://github.com/gonzal88/Multicore.git,2016-01-20 23:04:45+00:00,Multicore Processor,0,gonzal88/Multicore,50066732,SystemVerilog,Multicore,4260,0,2016-01-20 23:11:54+00:00,[],None
345,https://github.com/jza00425/ARM_pipeline_with_forwarding.git,2014-12-05 14:56:43+00:00,,0,jza00425/ARM_pipeline_with_forwarding,27595991,SystemVerilog,ARM_pipeline_with_forwarding,576,0,2014-12-10 16:46:56+00:00,[],None
346,https://github.com/tkp-archive/fair_queue.git,2014-12-25 03:33:25+00:00,Strike Technologies Projects,0,tkp-archive/fair_queue,28469630,SystemVerilog,fair_queue,97,0,2023-10-12 15:51:33+00:00,[],https://api.github.com/licenses/bsd-3-clause
347,https://github.com/xgbn/verilog_tools.git,2015-11-19 20:13:00+00:00,,0,xgbn/verilog_tools,46517617,SystemVerilog,verilog_tools,128,0,2016-07-16 16:55:32+00:00,[],None
348,https://github.com/Manish1509/sandbox.git,2015-03-02 04:16:52+00:00,It will contain my UVM practice code.,0,Manish1509/sandbox,31523114,SystemVerilog,sandbox,8,0,2016-12-16 06:51:03+00:00,[],None
349,https://github.com/tenthousandfailures/uvm_report.git,2015-04-14 03:39:12+00:00,using the features of the uvm_report object,1,tenthousandfailures/uvm_report,33909100,SystemVerilog,uvm_report,121,0,2015-04-19 02:19:10+00:00,[],https://api.github.com/licenses/gpl-2.0
350,https://github.com/KennethWilke/capi-mmio.git,2016-03-02 21:29:42+00:00,My CAPI MMIO handler,0,KennethWilke/capi-mmio,52997821,SystemVerilog,capi-mmio,1,0,2016-03-03 14:43:00+00:00,[],https://api.github.com/licenses/isc
351,https://github.com/quanuw/HCDEProject4.git,2016-05-20 00:17:41+00:00,,0,quanuw/HCDEProject4,59252028,SystemVerilog,HCDEProject4,34,0,2016-05-20 00:19:43+00:00,[],None
352,https://github.com/ericolaveson/DES-Cipher.git,2016-02-20 19:40:11+00:00,Data Encryption Standard Hardware Encoding,0,ericolaveson/DES-Cipher,52171817,SystemVerilog,DES-Cipher,17,0,2016-02-20 19:41:21+00:00,[],None
353,https://github.com/eguccierrez/Vending_Machine.git,2016-04-10 00:26:41+00:00,,0,eguccierrez/Vending_Machine,55873412,SystemVerilog,Vending_Machine,3,0,2016-04-10 00:37:42+00:00,[],None
354,https://github.com/nathanlea/ECEN4233.git,2016-04-11 20:15:26+00:00,,0,nathanlea/ECEN4233,56004481,SystemVerilog,ECEN4233,44171,0,2017-04-27 00:29:15+00:00,[],None
355,https://github.com/bokuweb/nes_for_XOx.git,2015-03-03 00:27:45+00:00,SystemVerilogでnesを実装する(lattice XO2+を想定),0,bokuweb/nes_for_XOx,31571093,SystemVerilog,nes_for_XOx,9,0,2015-03-03 00:36:19+00:00,[],None
356,https://github.com/syduan2/ECE385_Lab5.git,2015-02-14 05:42:37+00:00,Swaggin,1,syduan2/ECE385_Lab5,30788363,SystemVerilog,ECE385_Lab5,7008,0,2019-06-18 20:42:36+00:00,[],None
357,https://github.com/abbkrish/HangMaze.git,2015-05-31 00:29:59+00:00,Maze hangman game using verilog and simulated on an FPGA,0,abbkrish/HangMaze,36581351,SystemVerilog,HangMaze,10408,0,2015-05-31 00:40:50+00:00,[],None
358,https://github.com/ahn006/lab3clean.git,2014-12-11 16:46:53+00:00,,0,ahn006/lab3clean,27881294,SystemVerilog,lab3clean,16128,0,2014-12-11 16:50:29+00:00,[],None
359,https://github.com/whatid/SLC3.git,2015-09-30 15:42:01+00:00,,0,whatid/SLC3,43441803,SystemVerilog,SLC3,13996,0,2015-09-30 15:42:45+00:00,[],None
360,https://github.com/6palace/FPGAConradGameOfLife.git,2015-10-30 20:27:19+00:00,,0,6palace/FPGAConradGameOfLife,45274899,SystemVerilog,FPGAConradGameOfLife,128,0,2015-10-30 20:57:18+00:00,[],None
361,https://github.com/subdavis/fictional-chainsaw.git,2016-04-17 17:02:03+00:00,This is not the repository you're looking for,0,subdavis/fictional-chainsaw,56448123,SystemVerilog,fictional-chainsaw,330,0,2016-05-15 23:34:10+00:00,[],None
362,https://github.com/ddelane2/ece411_mp3.git,2016-03-28 22:17:01+00:00,,0,ddelane2/ece411_mp3,54927434,SystemVerilog,ece411_mp3,21321,0,2016-03-28 22:18:25+00:00,[],None
363,https://github.com/ghraelo/led_controller.git,2015-09-20 21:34:34+00:00,,0,ghraelo/led_controller,42830537,SystemVerilog,led_controller,112,0,2015-09-20 21:34:44+00:00,[],None
364,https://github.com/belavin/HASH.git,2015-10-24 16:51:32+00:00,HASH 34.11.2012 and block cipher 34.12-2015,0,belavin/HASH,44875368,SystemVerilog,HASH,136,0,2023-08-28 14:27:46+00:00,[],None
365,https://github.com/ZHOUJiemin/UVM-Practice-DUT-01.git,2015-12-22 06:18:57+00:00,[private-document] UVM Practice Project,1,ZHOUJiemin/UVM-Practice-DUT-01,48414249,SystemVerilog,UVM-Practice-DUT-01,162,0,2015-12-22 06:28:14+00:00,[],None
366,https://github.com/andrewaca/async-noc.git,2016-05-23 12:31:45+00:00,,0,andrewaca/async-noc,59481144,SystemVerilog,async-noc,90,0,2016-05-23 12:42:28+00:00,[],None
367,https://github.com/szaleski/GLIBv2.git,2016-03-23 17:57:33+00:00,,1,szaleski/GLIBv2,54581710,SystemVerilog,GLIBv2,32206,0,2016-03-23 18:05:04+00:00,[],None
368,https://github.com/rocwet/Verilog.git,2016-01-22 08:46:59+00:00,Hardware models using Verilog.,0,rocwet/Verilog,50169248,SystemVerilog,Verilog,2825,0,2016-01-22 08:55:08+00:00,[],None
369,https://github.com/CSIYI/TripleDES.git,2016-04-14 17:52:59+00:00,,0,CSIYI/TripleDES,56258532,SystemVerilog,TripleDES,2225,0,2019-01-31 14:30:57+00:00,[],None
370,https://github.com/hezt/MIPS_CPU.git,2016-04-01 05:07:01+00:00,A 5-stage pipline MIPS CPU,0,hezt/MIPS_CPU,55205201,SystemVerilog,MIPS_CPU,75,0,2021-01-25 18:36:31+00:00,[],None
371,https://github.com/ramverma92/CMU-18-240-Breakout-on-FPGA.git,2015-11-09 20:54:44+00:00,Verilog Code for playing breakout on FPGA,0,ramverma92/CMU-18-240-Breakout-on-FPGA,45866149,SystemVerilog,CMU-18-240-Breakout-on-FPGA,0,0,2015-11-09 20:54:49+00:00,[],None
372,https://github.com/hospital-sleep-tracker/sample_logs.git,2015-02-16 13:28:04+00:00,,0,hospital-sleep-tracker/sample_logs,30869438,SystemVerilog,sample_logs,5044,0,2015-02-16 13:36:25+00:00,[],None
373,https://github.com/suanming1991/Milk_the_Chimp_Robot.git,2015-04-10 03:26:35+00:00,Linear Robot,0,suanming1991/Milk_the_Chimp_Robot,33706322,SystemVerilog,Milk_the_Chimp_Robot,3272,0,2019-09-30 17:09:52+00:00,[],None
374,https://github.com/hassyy/systemverilog-assertion.git,2015-08-01 13:13:32+00:00,,3,hassyy/systemverilog-assertion,40047024,SystemVerilog,systemverilog-assertion,136,0,2015-08-01 13:17:10+00:00,[],https://api.github.com/licenses/mit
375,https://github.com/amlannayak/sva_project.git,2015-10-10 23:55:10+00:00,,0,amlannayak/sva_project,44032722,SystemVerilog,sva_project,440,0,2015-10-26 00:37:55+00:00,[],None
376,https://github.com/five-elephants/omnibus.git,2015-10-12 16:37:01+00:00,A pipelined hardware bus system based on OCP 2.0 written in SystemVerilog,1,five-elephants/omnibus,44120196,SystemVerilog,omnibus,7189,0,2015-10-12 17:06:40+00:00,[],
377,https://github.com/jsmonson/FinalProject620.git,2014-12-05 23:45:50+00:00,,0,jsmonson/FinalProject620,27615167,SystemVerilog,FinalProject620,688,0,2014-12-18 21:31:37+00:00,[],None
378,https://github.com/woodworthkyle/ece337-final.git,2014-11-30 15:13:42+00:00,Final Design Project for ECE337,0,woodworthkyle/ece337-final,27339739,SystemVerilog,ece337-final,388,0,2014-12-16 02:08:27+00:00,[],None
379,https://github.com/havet/My_Block_World_Corpus.git,2015-11-26 09:27:18+00:00,A syntetic corpus to test Machine Translation,0,havet/My_Block_World_Corpus,46916755,SystemVerilog,My_Block_World_Corpus,130,0,2020-01-09 18:51:27+00:00,[],https://api.github.com/licenses/gpl-3.0
380,https://github.com/gsw73/pattern-match.git,2016-05-18 18:39:16+00:00,Digital logic to match four-bit pattern in sequence of bits.,0,gsw73/pattern-match,59141923,SystemVerilog,pattern-match,3,0,2016-05-18 18:40:48+00:00,[],None
381,https://github.com/JCScheunemann/ZueiraI-the-Zueiras-RISC-uProcessor.git,2016-04-25 21:16:52+00:00,Starter Rep,0,JCScheunemann/ZueiraI-the-Zueiras-RISC-uProcessor,57076950,SystemVerilog,ZueiraI-the-Zueiras-RISC-uProcessor,20,0,2016-05-03 13:39:28+00:00,[],None
382,https://github.com/Hylian/bcrypt_asic.git,2016-03-22 23:53:09+00:00,verilog for a bcrypt asic,1,Hylian/bcrypt_asic,54516896,SystemVerilog,bcrypt_asic,53,0,2017-06-06 06:01:20+00:00,[],None
383,https://github.com/jamesshawver1/de0nano.git,2015-06-02 15:51:39+00:00,a central place for people to make cool stuff with the de0 nano,0,jamesshawver1/de0nano,36744086,SystemVerilog,de0nano,12320,0,2015-10-05 04:30:34+00:00,[],None
384,https://github.com/shjung11/axi-bfm.git,2015-07-16 02:36:41+00:00,Automatically exported from code.google.com/p/axi-bfm,0,shjung11/axi-bfm,39172414,SystemVerilog,axi-bfm,148,0,2015-07-16 02:37:20+00:00,[],None
385,https://github.com/zephyrer/resim-simulating-partial-reconfiguration.git,2015-05-20 02:42:32+00:00,Automatically exported from code.google.com/p/resim-simulating-partial-reconfiguration,0,zephyrer/resim-simulating-partial-reconfiguration,35921571,SystemVerilog,resim-simulating-partial-reconfiguration,6624,0,2015-05-20 02:43:14+00:00,[],
386,https://github.com/Ricordel/copro-elec222.git,2015-03-14 12:45:27+00:00,Automatically exported from code.google.com/p/copro-elec222,0,Ricordel/copro-elec222,32211303,SystemVerilog,copro-elec222,144,0,2015-03-14 12:45:36+00:00,[],None
387,https://github.com/tenthousandfailures/observerpattern.git,2015-08-14 02:31:29+00:00,,0,tenthousandfailures/observerpattern,40691858,SystemVerilog,observerpattern,140,0,2015-08-14 02:37:25+00:00,[],https://api.github.com/licenses/gpl-2.0
388,https://github.com/krame505/gia.git,2015-09-23 23:08:44+00:00,Functional language for artificial inteligence,0,krame505/gia,43032215,SystemVerilog,gia,284,0,2015-09-23 23:11:56+00:00,[],https://api.github.com/licenses/gpl-3.0
389,https://github.com/katmtz/341-p4-usb.git,2015-10-17 20:42:45+00:00,A repo for F15 18-341's USB project.,0,katmtz/341-p4-usb,44453777,SystemVerilog,341-p4-usb,330,0,2015-11-06 05:14:27+00:00,[],None
390,https://github.com/nilimsarma/Altera_NIDS.git,2015-11-29 09:55:25+00:00,,0,nilimsarma/Altera_NIDS,47058247,SystemVerilog,Altera_NIDS,1239,0,2015-11-29 09:57:08+00:00,[],None
391,https://github.com/sa-akhavani/dld-ca3.git,2016-01-12 09:41:53+00:00,,0,sa-akhavani/dld-ca3,49490093,SystemVerilog,dld-ca3,14,0,2016-01-12 09:45:42+00:00,[],None
392,https://github.com/diadatp/rrarbiter.git,2016-03-30 14:45:02+00:00,A simple non-preemptive round-robin arbiter.,0,diadatp/rrarbiter,55071192,SystemVerilog,rrarbiter,165,0,2020-10-11 12:33:25+00:00,[],https://api.github.com/licenses/mit
393,https://github.com/vmanja16/Cartoonifier.git,2016-04-14 00:03:13+00:00,ECE337 cartoonifier scripts,0,vmanja16/Cartoonifier,56193984,SystemVerilog,Cartoonifier,709,0,2016-04-22 16:43:34+00:00,[],None
394,https://github.com/chuff2/RASM551.git,2016-04-10 18:59:48+00:00,,0,chuff2/RASM551,55916952,SystemVerilog,RASM551,2368,0,2016-04-10 19:45:34+00:00,[],None
395,https://github.com/kieshpup/ecc-generator.git,2016-03-25 16:34:50+00:00,Automatically exported from code.google.com/p/ecc-generator,0,kieshpup/ecc-generator,54731622,SystemVerilog,ecc-generator,173,0,2016-03-25 16:35:45+00:00,[],None
396,https://github.com/mikitymike/3DGPU.git,2016-05-04 05:31:57+00:00,,1,mikitymike/3DGPU,58025356,SystemVerilog,3DGPU,290,0,2016-05-04 05:40:03+00:00,[],https://api.github.com/licenses/gpl-3.0
397,https://github.com/EasonSun/some-rockware.git,2016-02-28 04:05:40+00:00,,0,EasonSun/some-rockware,52703881,SystemVerilog,some-rockware,9,0,2016-02-28 05:59:45+00:00,[],None
398,https://github.com/tjbonesteel/ECE337-2.git,2016-02-11 04:56:30+00:00,,0,tjbonesteel/ECE337-2,51494881,SystemVerilog,ECE337-2,9741,0,2016-02-11 04:56:32+00:00,[],None
399,https://github.com/etaijoverlap/TwoWire.git,2016-02-02 21:40:51+00:00,"Collection of IPs for the I2C (TWI) bus for use in programmable logic devices, such as FPGAs.",0,etaijoverlap/TwoWire,50953947,SystemVerilog,TwoWire,43,0,2016-02-02 21:44:30+00:00,[],None
400,https://github.com/oceanborn-mx/xidoo.git,2015-05-16 16:01:46+00:00,Tiny uProcessor,0,oceanborn-mx/xidoo,35730153,SystemVerilog,xidoo,232,0,2015-05-16 16:03:21+00:00,[],https://api.github.com/licenses/gpl-2.0
401,https://github.com/eguccierrez/Simple_Processor.git,2016-04-10 00:43:09+00:00,,0,eguccierrez/Simple_Processor,55873882,SystemVerilog,Simple_Processor,2,0,2016-04-10 00:43:42+00:00,[],None
402,https://github.com/anujnr/trace-debug-submodule.git,2016-04-04 08:01:40+00:00,,0,anujnr/trace-debug-submodule,55394468,SystemVerilog,trace-debug-submodule,9,0,2016-04-04 08:07:58+00:00,[],None
403,https://github.com/shashanksi2009/Verilog.git,2016-03-19 16:41:02+00:00,This repo contains my verilog codes .,1,shashanksi2009/Verilog,54276127,SystemVerilog,Verilog,39,0,2016-03-20 04:27:21+00:00,[],None
404,https://github.com/afisher92/Build_12_10_End.git,2015-12-11 17:28:13+00:00,,0,afisher92/Build_12_10_End,47840906,SystemVerilog,Build_12_10_End,41128,0,2016-01-25 17:17:40+00:00,[],None
405,https://github.com/ORYZAPAO/practice_UVM.git,2015-10-18 13:41:34+00:00,,0,ORYZAPAO/practice_UVM,44479497,SystemVerilog,practice_UVM,2536,0,2015-10-18 13:45:48+00:00,[],None
406,https://github.com/rdou/Simple-MIPS.git,2016-04-01 02:38:47+00:00,This is a little project for learning verilog and computer organization. ,0,rdou/Simple-MIPS,55198221,SystemVerilog,Simple-MIPS,11,0,2016-04-05 07:27:39+00:00,[],None
407,https://github.com/krfkeith/silver.git,2015-06-19 22:37:26+00:00,Automatically exported from code.google.com/p/silver,0,krfkeith/silver,37749187,SystemVerilog,silver,6400,0,2015-06-19 22:40:49+00:00,[],https://api.github.com/licenses/lgpl-3.0
408,https://github.com/jeras/axi-bfm.git,2015-03-17 10:43:27+00:00,Automatically exported from code.google.com/p/axi-bfm,0,jeras/axi-bfm,32387553,SystemVerilog,axi-bfm,172,0,2023-01-28 13:45:48+00:00,[],None
409,https://github.com/kkudrolli/Testbench.git,2015-01-12 21:10:40+00:00,A System Verilog testbench used to find faults in a black box calculator design.,0,kkudrolli/Testbench,29157101,SystemVerilog,Testbench,188,0,2015-01-12 23:00:26+00:00,[],None
410,https://github.com/bjonen1/551Project_2ndCummings.git,2015-04-12 21:02:51+00:00,Wisc Spring 2015 551 Project. Implementing the hardware for a small FPGA centered vehicle with bluetooth and IR sensing for linefollowing,1,bjonen1/551Project_2ndCummings,33833834,SystemVerilog,551Project_2ndCummings,6576,0,2015-05-08 16:16:04+00:00,[],None
411,https://github.com/jinz2014/XAUI.git,2015-04-15 01:52:25+00:00,,0,jinz2014/XAUI,33967152,SystemVerilog,XAUI,14520,0,2015-04-15 03:16:17+00:00,[],None
412,https://github.com/apoorvsgaur/computer-design-and-prototyping.git,2016-05-14 05:27:09+00:00,Computer Architecture using System Verilog ,0,apoorvsgaur/computer-design-and-prototyping,58791127,SystemVerilog,computer-design-and-prototyping,1039,0,2017-04-09 22:46:53+00:00,[],None
413,https://github.com/C-L-G/SimpleRandom.git,2016-05-20 08:24:06+00:00,随机数生成模块,0,C-L-G/SimpleRandom,59277492,SystemVerilog,SimpleRandom,2,0,2016-05-20 08:29:56+00:00,[],None
414,https://github.com/sa-akhavani/dld-ca1.git,2016-01-12 09:15:01+00:00,,0,sa-akhavani/dld-ca1,49488475,SystemVerilog,dld-ca1,13,0,2016-01-12 09:16:32+00:00,[],None
415,https://github.com/lamemmett/Lab3.git,2015-11-19 04:03:32+00:00,EE 471 Lab 3,0,lamemmett/Lab3,46466608,SystemVerilog,Lab3,13,0,2015-11-19 04:03:40+00:00,[],None
416,https://github.com/We-Can-Apply-FPGA/Lab3.git,2015-11-06 15:23:19+00:00,,0,We-Can-Apply-FPGA/Lab3,45689640,SystemVerilog,Lab3,6197,0,2015-11-06 15:25:27+00:00,[],None
417,https://github.com/afisher92/Top_level.git,2015-12-09 17:01:25+00:00,Upload all files,0,afisher92/Top_level,47705928,SystemVerilog,Top_level,83,0,2016-01-25 17:18:03+00:00,[],None
418,https://github.com/roly197/H2F_Mem_Brew.git,2016-03-19 20:00:04+00:00,,1,roly197/H2F_Mem_Brew,54284702,SystemVerilog,H2F_Mem_Brew,45423,0,2016-03-19 20:01:43+00:00,[],None
419,https://github.com/0x1A1-1/2cool4School.git,2016-04-05 16:15:26+00:00,:squirrel: Logic Analyzer Verilog Design,0,0x1A1-1/2cool4School,55523074,SystemVerilog,2cool4School,3676,0,2017-03-09 15:42:57+00:00,[],None
420,https://github.com/rawelort/pracaMagisterska.git,2016-04-13 22:09:23+00:00,,0,rawelort/pracaMagisterska,56189407,SystemVerilog,pracaMagisterska,2594,0,2017-08-28 00:29:47+00:00,[],None
421,https://github.com/Iambrett3/Bullet-Hell-Game.git,2015-09-17 15:18:43+00:00,Simple bullet hell game written in assembly for the MIPS processor I made,0,Iambrett3/Bullet-Hell-Game,42663889,SystemVerilog,Bullet-Hell-Game,14596,0,2015-09-17 15:21:56+00:00,[],None
422,https://github.com/jjacobson93/comp300-projects.git,2015-10-06 21:08:02+00:00,Projects from COMP 300 (Digital Hardware),0,jjacobson93/comp300-projects,43778812,SystemVerilog,comp300-projects,432,0,2015-10-06 21:08:10+00:00,[],None
423,https://github.com/eduardohenriquearnold/myCPU.git,2015-01-18 17:34:57+00:00,My own implementation of a reduced MIPS ISA processor on SystemVerilog,2,eduardohenriquearnold/myCPU,29434262,SystemVerilog,myCPU,101,0,2015-03-28 02:14:52+00:00,[],None
424,https://github.com/cjubb39/eecs4340-labs.git,2014-12-24 07:38:54+00:00,HW and projects for EECS4340 Computer Hardware Design,0,cjubb39/eecs4340-labs,28440887,SystemVerilog,eecs4340-labs,428,0,2014-12-24 07:40:12+00:00,[],None
425,https://github.com/Yanqing-He/Synergistic_Processing_Unit.git,2015-02-10 05:29:53+00:00,Dual Issue Synergistic Processing Unit,0,Yanqing-He/Synergistic_Processing_Unit,30576632,SystemVerilog,Synergistic_Processing_Unit,156,0,2015-02-26 01:53:41+00:00,[],None
426,https://github.com/kfathy/UVM_sceanrio_library.git,2015-05-05 10:53:09+00:00,library for UVM sceanrio creation,0,kfathy/UVM_sceanrio_library,35093906,SystemVerilog,UVM_sceanrio_library,96,0,2015-05-05 10:54:00+00:00,[],None
427,https://github.com/thomasGithub15/Digital_System_Programming.git,2015-05-11 20:19:32+00:00,"Digital logic, Boolean algebra, combinational and sequential circuits and logic design, programmable logic devices, and the design and operation of digital computers, including ALU, memory, and I/O.",0,thomasGithub15/Digital_System_Programming,35447763,SystemVerilog,Digital_System_Programming,19888,0,2015-05-14 22:56:55+00:00,[],None
428,https://github.com/Jawanga/ece385lab6.git,2015-03-16 08:07:24+00:00,Automatically exported from code.google.com/p/ece385lab6,0,Jawanga/ece385lab6,32309962,SystemVerilog,ece385lab6,148,0,2015-10-27 07:03:25+00:00,[],None
429,https://github.com/rwarmstr/Vivado_IP.git,2015-07-14 18:00:55+00:00,A suite of small utility IPs for the Xilinx Vivado design suite.,0,rwarmstr/Vivado_IP,39091611,SystemVerilog,Vivado_IP,16,0,2022-10-21 00:09:11+00:00,[],https://api.github.com/licenses/mit
430,https://github.com/zmughal/silver.git,2015-07-24 13:42:22+00:00,Automatically exported from code.google.com/p/silver,0,zmughal/silver,39636027,SystemVerilog,silver,6416,0,2015-07-24 13:46:21+00:00,[],https://api.github.com/licenses/lgpl-3.0
431,https://github.com/tenthousandfailures/strategypattern.git,2015-08-14 01:54:59+00:00,strategypattern,0,tenthousandfailures/strategypattern,40690529,SystemVerilog,strategypattern,140,0,2015-08-14 02:14:31+00:00,[],https://api.github.com/licenses/gpl-2.0
432,https://github.com/dsantamaria1/hw3_Verification.git,2016-05-09 21:21:53+00:00,,0,dsantamaria1/hw3_Verification,58409155,SystemVerilog,hw3_Verification,320,0,2016-05-09 21:22:47+00:00,[],None
433,https://github.com/scott7950/cmake_systemverilog_testbench.git,2015-10-30 02:44:19+00:00,CMake SystemVerilog TestBench,0,scott7950/cmake_systemverilog_testbench,45224913,SystemVerilog,cmake_systemverilog_testbench,136,0,2015-10-30 02:44:29+00:00,[],None
434,https://github.com/dsingh24/Equalizer.git,2015-11-22 22:22:39+00:00,,0,dsingh24/Equalizer,46683304,SystemVerilog,Equalizer,1249,0,2015-11-25 00:54:39+00:00,[],None
435,https://github.com/mafzzz/gameboy-fpga.git,2015-10-23 16:54:43+00:00,Automatically exported from code.google.com/p/gameboy-fpga,0,mafzzz/gameboy-fpga,44826222,SystemVerilog,gameboy-fpga,256,0,2015-10-23 16:58:39+00:00,[],None
436,https://github.com/fijs/lab2_141L.git,2015-10-21 00:57:32+00:00,Lab2 for 141L,0,fijs/lab2_141L,44643876,SystemVerilog,lab2_141L,16140,0,2016-02-11 08:01:02+00:00,[],None
437,https://github.com/mdskrzypczyk/DGM.git,2015-10-17 05:39:39+00:00,Fresh.  New.  Repo.,2,mdskrzypczyk/DGM,44425527,SystemVerilog,DGM,111,0,2016-07-20 20:35:10+00:00,[],None
438,https://github.com/ssingh21/Asic_Veri_SV.git,2016-03-08 01:55:16+00:00,,0,ssingh21/Asic_Veri_SV,53373875,SystemVerilog,Asic_Veri_SV,12,0,2016-03-08 02:25:02+00:00,[],None
439,https://github.com/evaneven/hello-world.git,2016-03-25 03:34:42+00:00,,0,evaneven/hello-world,54692300,SystemVerilog,hello-world,24,0,2016-10-30 11:01:10+00:00,[],None
440,https://github.com/zhan1182/CPU-Design.git,2015-09-23 23:18:54+00:00,,0,zhan1182/CPU-Design,43032570,SystemVerilog,CPU-Design,151,0,2017-05-03 03:23:28+00:00,[],None
441,https://github.com/kureemrossaye/ocr-buildpack.git,2015-10-08 15:25:42+00:00,Build pack for ocr,0,kureemrossaye/ocr-buildpack,43898345,SystemVerilog,ocr-buildpack,47976,0,2015-10-08 16:33:03+00:00,[],None
442,https://github.com/chenpup/HDL.git,2015-07-30 00:52:49+00:00,HDL study record,0,chenpup/HDL,39923502,SystemVerilog,HDL,328,0,2015-08-14 00:40:55+00:00,[],None
443,https://github.com/hossamfadeel/eecs-4340-knock.git,2015-03-19 08:52:09+00:00,Automatically exported from code.google.com/p/eecs-4340-knock,0,hossamfadeel/eecs-4340-knock,32510518,SystemVerilog,eecs-4340-knock,804,0,2015-03-19 08:53:00+00:00,[],None
444,https://github.com/rajneesh1986/ecc-generator.git,2015-03-31 10:02:52+00:00,Automatically exported from code.google.com/p/ecc-generator,0,rajneesh1986/ecc-generator,33178312,SystemVerilog,ecc-generator,304,0,2015-03-31 10:03:33+00:00,[],None
445,https://github.com/avdheshgarodia/chip8-systemverilog.git,2014-12-14 10:08:52+00:00,A chip 8 interpreter written in system verilog.,0,avdheshgarodia/chip8-systemverilog,27990464,SystemVerilog,chip8-systemverilog,896,0,2015-01-05 21:51:40+00:00,[],None
446,https://github.com/jilikuang/CHD-lab1.git,2015-04-11 06:30:50+00:00,Lab 1 of Computer Hardware Design,0,jilikuang/CHD-lab1,33765445,SystemVerilog,CHD-lab1,104,0,2015-04-11 06:59:13+00:00,[],None
447,https://github.com/keyru/hdl-make.git,2015-06-25 20:11:01+00:00,,0,keyru/hdl-make,38071575,SystemVerilog,hdl-make,2704,0,2015-06-25 20:15:50+00:00,[],https://api.github.com/licenses/gpl-3.0
448,https://github.com/fabugo/witnesses-of-jhon.git,2015-04-07 15:30:51+00:00,,2,fabugo/witnesses-of-jhon,33551715,SystemVerilog,witnesses-of-jhon,1227,0,2015-05-07 14:15:05+00:00,[],https://api.github.com/licenses/gpl-2.0
449,https://github.com/KennethWilke/capi-systemverilog.git,2016-03-02 17:15:51+00:00,A boiler-plate library for developing a CAPI accelerator with SystemVerilog,0,KennethWilke/capi-systemverilog,52981570,SystemVerilog,capi-systemverilog,3,0,2016-03-02 17:16:06+00:00,[],https://api.github.com/licenses/isc
450,https://github.com/tubbies/simple_mcu.git,2016-01-10 02:54:46+00:00,,0,tubbies/simple_mcu,49350926,SystemVerilog,simple_mcu,13,0,2019-08-30 04:39:38+00:00,[],None
451,https://github.com/l00291985/Datapath-Subsystem.git,2015-09-16 06:14:23+00:00,,0,l00291985/Datapath-Subsystem,42568361,SystemVerilog,Datapath-Subsystem,128,0,2015-09-17 06:19:11+00:00,[],None
452,https://github.com/rupesh007/UVM_EX3.git,2016-04-06 13:52:08+00:00,,0,rupesh007/UVM_EX3,55610016,SystemVerilog,UVM_EX3,11,0,2016-04-06 13:52:31+00:00,[],None
453,https://github.com/krutarthkikani/Object-Based-Constraint-Randomization.git,2016-04-18 08:02:01+00:00,It contains example of object based constraint randomization with example of AHB.,0,krutarthkikani/Object-Based-Constraint-Randomization,56488608,SystemVerilog,Object-Based-Constraint-Randomization,2,0,2016-04-18 08:04:20+00:00,[],None
454,https://github.com/gsw73/toggle_sync.git,2015-11-08 20:29:40+00:00,Implements simple data handshake between two clock domains,0,gsw73/toggle_sync,45797662,SystemVerilog,toggle_sync,0,0,2015-11-09 23:55:02+00:00,[],None
455,https://github.com/gzachv/thundercatz.git,2015-11-10 14:46:03+00:00,,0,gzachv/thundercatz,45918193,SystemVerilog,thundercatz,14622,0,2017-04-17 00:35:56+00:00,[],None
456,https://github.com/JamesLinus/verilog-util.git,2016-01-20 11:32:16+00:00,My own Verilog utilities lib,0,JamesLinus/verilog-util,50025849,SystemVerilog,verilog-util,128,0,2019-07-14 19:56:46+00:00,[],
457,https://github.com/RNGpls/mp3.git,2015-10-21 22:21:16+00:00,,0,RNGpls/mp3,44707834,SystemVerilog,mp3,12400,0,2015-10-21 22:22:15+00:00,[],None
458,https://github.com/LadingProjects/551Top_final-master.git,2015-12-14 15:48:01+00:00,Final Upload of 551 Project 12/14,1,LadingProjects/551Top_final-master,47984728,SystemVerilog,551Top_final-master,766,0,2015-12-14 15:48:07+00:00,[],None
459,https://github.com/agawande/MIPS32.git,2015-10-05 22:59:56+00:00,Microprocessor Project,0,agawande/MIPS32,43718639,SystemVerilog,MIPS32,3563,0,2015-12-25 15:57:18+00:00,[],None
460,https://github.com/gsw73/sync_fifo_1.git,2015-10-05 01:11:35+00:00,"Synchronous FIFO interfacing with flop-based, one-cycle delay memory.  Includes SystemVerilog test bench.",1,gsw73/sync_fifo_1,43659399,SystemVerilog,sync_fifo_1,8,0,2020-06-16 02:54:56+00:00,[],None
461,https://github.com/AeroHand/yolocpu.git,2015-04-30 00:44:13+00:00,,0,AeroHand/yolocpu,34826075,SystemVerilog,yolocpu,140,0,2015-04-30 00:45:37+00:00,[],None
462,https://github.com/ajblane/VerilogSimulation.git,2015-08-01 05:49:54+00:00,,0,ajblane/VerilogSimulation,40036902,SystemVerilog,VerilogSimulation,216,0,2015-08-01 05:55:06+00:00,[],None
463,https://github.com/Leonid-SPB/FirFilter.Sv.git,2015-05-20 15:28:07+00:00,Trivial SystemVerilog implementation of FIR filters,1,Leonid-SPB/FirFilter.Sv,35956688,SystemVerilog,FirFilter.Sv,101,0,2017-03-23 02:48:44+00:00,[],https://api.github.com/licenses/bsd-2-clause
464,https://github.com/rbutoi/Filesystem-on-FPGA-ECE241-project.git,2015-03-13 00:21:01+00:00,,1,rbutoi/Filesystem-on-FPGA-ECE241-project,32110922,SystemVerilog,Filesystem-on-FPGA-ECE241-project,63876,0,2015-03-13 00:26:56+00:00,[],None
465,https://github.com/tabell/core.git,2015-04-08 01:09:40+00:00,pipelined 32-bit mips cpu in verilog (in progress),0,tabell/core,33576969,SystemVerilog,core,36,0,2017-03-10 20:36:27+00:00,[],None
466,https://github.com/rickymason/ECE437.git,2015-02-15 23:28:59+00:00,,0,rickymason/ECE437,30846348,SystemVerilog,ECE437,256,0,2016-01-28 15:50:54+00:00,[],None
467,https://github.com/sejr/mips_processor.git,2015-04-09 17:53:52+00:00,"A MIPS processor, built for the ECCS 3611 Computer Architecture class at Ohio Northern University.",0,sejr/mips_processor,33683787,SystemVerilog,mips_processor,336,0,2023-01-28 19:32:29+00:00,[],None
468,https://github.com/lsphate/2014_E6998_FinalProject.git,2014-12-17 21:35:45+00:00,,0,lsphate/2014_E6998_FinalProject,28156657,SystemVerilog,2014_E6998_FinalProject,132,0,2014-12-17 21:36:23+00:00,[],None
469,https://github.com/AI6YP/lights.git,2014-12-15 04:47:21+00:00,:bulb: Light show with LEDs,2,AI6YP/lights,28021065,SystemVerilog,lights,132,0,2021-02-21 04:28:52+00:00,[],https://api.github.com/licenses/mit
470,https://github.com/thomasGithub15/Computer_Organization.git,2015-10-14 00:48:31+00:00,computer organization and architecture,0,thomasGithub15/Computer_Organization,44214704,SystemVerilog,Computer_Organization,6,0,2015-10-14 02:00:11+00:00,[],None
471,https://github.com/vaisup/Systemverilog_Examples.git,2015-12-18 15:45:52+00:00,,1,vaisup/Systemverilog_Examples,48243072,SystemVerilog,Systemverilog_Examples,26,0,2020-09-12 11:17:45+00:00,[],None
472,https://github.com/yiyiz-cmu-1129/FPGA-Typewriter-master.git,2016-01-14 02:24:48+00:00,,0,yiyiz-cmu-1129/FPGA-Typewriter-master,49616809,SystemVerilog,FPGA-Typewriter-master,8,0,2016-01-14 02:24:52+00:00,[],None
473,https://github.com/DanJSuciu/ECE337.git,2016-02-18 02:31:08+00:00,Verilog ASIC Design Labs,0,DanJSuciu/ECE337,51972468,SystemVerilog,ECE337,573,0,2016-03-21 23:02:53+00:00,[],None
474,https://github.com/eyar/LightSeperator.git,2016-02-23 08:08:00+00:00,Digital Design and Logical Synthesis Course Project,0,eyar/LightSeperator,52342116,SystemVerilog,LightSeperator,1003,0,2016-02-23 08:39:10+00:00,[],None
475,https://github.com/amarnathmhn/HAS3.0.git,2015-11-03 00:34:54+00:00,,1,amarnathmhn/HAS3.0,45431360,SystemVerilog,HAS3.0,127,0,2015-11-14 03:35:23+00:00,[],None
476,https://github.com/HastingsGreer/Lab10.git,2015-11-13 18:15:21+00:00,,0,HastingsGreer/Lab10,46139130,SystemVerilog,Lab10,4528,0,2015-11-13 18:15:55+00:00,[],None
477,https://github.com/Iambrett3/MIPS-Processor.git,2015-09-17 15:05:10+00:00,Reduced instruction set MIPS processor,0,Iambrett3/MIPS-Processor,42663084,SystemVerilog,MIPS-Processor,1312,0,2018-03-22 13:53:03+00:00,[],None
478,https://github.com/nliu96/openHMC_Altera.git,2015-09-26 17:37:31+00:00,openHMC implemented on Altera board,0,nliu96/openHMC_Altera,43215723,SystemVerilog,openHMC_Altera,3130,0,2018-03-30 22:42:04+00:00,[],https://api.github.com/licenses/lgpl-3.0
479,https://github.com/ajdunker/ECE337.git,2016-01-21 16:37:42+00:00,ECE337 Lab Work,0,ajdunker/ECE337,50121055,SystemVerilog,ECE337,2005,0,2016-01-28 19:42:54+00:00,[],None
480,https://github.com/sa-akhavani/dld-ca4.git,2016-01-12 09:47:22+00:00,,0,sa-akhavani/dld-ca4,49490411,SystemVerilog,dld-ca4,14,0,2016-01-12 09:51:09+00:00,[],None
481,https://github.com/dhanusht6/system_verilog_project.git,2016-05-23 05:08:23+00:00,system verilog final project,0,dhanusht6/system_verilog_project,59453500,SystemVerilog,system_verilog_project,3228,0,2016-08-26 17:13:06+00:00,[],None
482,https://github.com/Opentrino/Citrino.git,2016-05-20 19:33:27+00:00,Citrino: The Microprocessor for the Opentrino Project,0,Opentrino/Citrino,59321259,SystemVerilog,Citrino,3133,0,2016-08-13 23:18:53+00:00,[],None
483,https://github.com/niletronics/CompArch2015.git,2015-01-17 04:18:44+00:00,Computer Architecture Course Website,0,niletronics/CompArch2015,29379532,SystemVerilog,CompArch2015,4336,0,2015-04-28 20:42:56+00:00,[],None
484,https://github.com/javValverde/spi_master.git,2015-04-13 08:11:34+00:00,,0,javValverde/spi_master,33856056,SystemVerilog,spi_master,140,0,2015-04-15 20:36:23+00:00,[],None
485,https://github.com/minoru-uwai/ecc-generator.git,2015-07-22 05:30:20+00:00,Automatically exported from code.google.com/p/ecc-generator,0,minoru-uwai/ecc-generator,39487478,SystemVerilog,ecc-generator,304,0,2015-07-22 05:31:58+00:00,[],None
486,https://github.com/radiohead/system-verification.git,2015-03-19 10:17:08+00:00,,0,radiohead/system-verification,32514570,SystemVerilog,system-verification,428,0,2015-05-07 17:32:08+00:00,[],None
