$date
	Sun Oct 23 05:22:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#739444
b1010 !
1"
#739446
b1010 &
b1010 %
1$
#739447
0"
#739450
b101 &
b101 %
#739454
b10000 &
b10000 %
#739458
b1000 &
b1000 %
#739462
b100 &
b100 %
#739466
b10 &
b10 %
#739470
b1 &
1#
b1 %
#739474
b0 &
b0 %
0#
0$
#1790479
b111 !
1"
#1790482
b111 &
b111 %
1$
#1790483
0"
#1790486
b10110 &
b10110 %
#1790490
b1011 &
b1011 %
#1790494
b100010 &
b100010 %
#1790498
b10001 &
b10001 %
#1790502
b110100 &
b110100 %
#1790506
b11010 &
b11010 %
#1790510
b1101 &
b1101 %
#1790514
b101000 &
b101000 %
#1790518
b10100 &
b10100 %
#1790522
b1010 &
b1010 %
#1790526
b101 &
b101 %
#1790530
b10000 &
b10000 %
#1790534
b1000 &
b1000 %
#1790538
b100 &
b100 %
#1790542
b10 &
b10 %
#1790546
b1 &
b1 %
1#
#1790550
b0 &
0#
b0 %
0$
#2814020
b1100 !
1"
#2814022
b1100 &
b1100 %
1$
#2814023
0"
#2814026
b110 &
b110 %
#2814030
b11 &
b11 %
#2814034
b1010 &
b1010 %
#2814038
b101 &
b101 %
#2814042
b10000 &
b10000 %
#2814046
b1000 &
b1000 %
#2814050
b100 &
b100 %
#2814054
b10 &
b10 %
#2814058
b1 &
b1 %
1#
#2814062
b0 &
0#
b0 %
0$
#4500012
