
exercise_3.3-servo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006074  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ec  08006208  08006208  00016208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080067f4  080067f4  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  080067f4  080067f4  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080067f4  080067f4  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080067f4  080067f4  000167f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080067f8  080067f8  000167f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  080067fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000354  200001fc  080069f8  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  080069f8  00020550  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009893  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001649  00000000  00000000  00029abf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c68  00000000  00000000  0002b108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bb8  00000000  00000000  0002bd70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011059  00000000  00000000  0002c928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008dbd  00000000  00000000  0003d981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005bffa  00000000  00000000  0004673e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a2738  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a08  00000000  00000000  000a2788  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080061ec 	.word	0x080061ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	080061ec 	.word	0x080061ec

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_AUTOINJECMODE(ADC_InitStruct->ADC_AutoInjMode));
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfRegChannel));

  /*---------------------------- ADCx CFGR Configuration -----------------*/
  /* Get the ADCx CFGR value */
  tmpreg1 = ADCx->CFGR;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	68db      	ldr	r3, [r3, #12]
 8000c5a:	60fb      	str	r3, [r7, #12]
  /* Clear SCAN bit */
  tmpreg1 &= CFGR_CLEAR_Mask; 
 8000c5c:	68fa      	ldr	r2, [r7, #12]
 8000c5e:	4b1a      	ldr	r3, [pc, #104]	; (8000cc8 <ADC_Init+0x80>)
 8000c60:	4013      	ands	r3, r2
 8000c62:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	681a      	ldr	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution|                 
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000c6c:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	689b      	ldr	r3, [r3, #8]
  ADC_InitStruct->ADC_Resolution|                 
 8000c72:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	68db      	ldr	r3, [r3, #12]
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 8000c78:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_DataAlign|                 
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	691b      	ldr	r3, [r3, #16]
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 8000c7e:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_OverrunMode|        
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	695b      	ldr	r3, [r3, #20]
  ADC_InitStruct->ADC_DataAlign|                 
 8000c84:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_AutoInjMode;
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	699b      	ldr	r3, [r3, #24]
  ADC_InitStruct->ADC_OverrunMode|        
 8000c8a:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000c8c:	68fa      	ldr	r2, [r7, #12]
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx CFGR */
  ADCx->CFGR = tmpreg1;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	68fa      	ldr	r2, [r7, #12]
 8000c96:	60da      	str	r2, [r3, #12]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9c:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= ~(uint32_t)(ADC_SQR1_L);
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	f023 030f 	bic.w	r3, r3, #15
 8000ca4:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfRegChannel value */
  tmpreg1 |= (uint32_t) (ADC_InitStruct->ADC_NbrOfRegChannel - 1);
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	7f1b      	ldrb	r3, [r3, #28]
 8000caa:	3b01      	subs	r3, #1
 8000cac:	461a      	mov	r2, r3
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1; 
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	68fa      	ldr	r2, [r7, #12]
 8000cb8:	631a      	str	r2, [r3, #48]	; 0x30
   
}  
 8000cba:	bf00      	nop
 8000cbc:	3714      	adds	r7, #20
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	fdffc007 	.word	0xfdffc007

08000ccc <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;                 
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2200      	movs	r2, #0
 8000cde:	605a      	str	r2, [r3, #4]
  ADC_InitStruct->ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;         
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
  ADC_InitStruct->ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2200      	movs	r2, #0
 8000cea:	60da      	str	r2, [r3, #12]
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;                 
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2200      	movs	r2, #0
 8000cf0:	611a      	str	r2, [r3, #16]
  ADC_InitStruct->ADC_OverrunMode = DISABLE;   
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	615a      	str	r2, [r3, #20]
  ADC_InitStruct->ADC_AutoInjMode = DISABLE;  
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	619a      	str	r2, [r3, #24]
  ADC_InitStruct->ADC_NbrOfRegChannel = 1; 
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2201      	movs	r2, #1
 8000d02:	771a      	strb	r2, [r3, #28]
}
 8000d04:	bf00      	nop
 8000d06:	370c      	adds	r7, #12
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	460b      	mov	r3, r1
 8000d1a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d1c:	78fb      	ldrb	r3, [r7, #3]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d006      	beq.n	8000d30 <ADC_Cmd+0x20>
  {
    /* Set the ADEN bit */
    ADCx->CR |= ADC_CR_ADEN;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	f043 0201 	orr.w	r2, r3, #1
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral: Set the ADDIS bit */
    ADCx->CR |= ADC_CR_ADDIS;
  }
}
 8000d2e:	e005      	b.n	8000d3c <ADC_Cmd+0x2c>
    ADCx->CR |= ADC_CR_ADDIS;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	f043 0202 	orr.w	r2, r3, #2
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADCAL bit */
  ADCx->CR |= ADC_CR_ADCAL;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
}
 8000d5c:	bf00      	nop
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <ADC_SelectCalibrationMode>:
  *          @arg ADC_CalibrationMode_Single: to select the calibration for single channel
  *          @arg ADC_CalibrationMode_Differential: to select the calibration for differential channel         
  * @retval None
  */
void ADC_SelectCalibrationMode(ADC_TypeDef* ADCx, uint32_t ADC_CalibrationMode)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CALIBRATION_MODE(ADC_CalibrationMode));
  /* Set or Reset the ADCALDIF bit */
  ADCx->CR &= (~ADC_CR_ADCALDIF);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	689b      	ldr	r3, [r3, #8]
 8000d76:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
  ADCx->CR |= ADC_CalibrationMode;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	689a      	ldr	r2, [r3, #8]
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	431a      	orrs	r2, r3
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	609a      	str	r2, [r3, #8]

}
 8000d8a:	bf00      	nop
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8000d96:	b480      	push	{r7}
 8000d98:	b085      	sub	sp, #20
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR & ADC_CR_ADCAL) != (uint32_t)RESET)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	689b      	ldr	r3, [r3, #8]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	da02      	bge.n	8000db0 <ADC_GetCalibrationStatus+0x1a>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 8000daa:	2301      	movs	r3, #1
 8000dac:	73fb      	strb	r3, [r7, #15]
 8000dae:	e001      	b.n	8000db4 <ADC_GetCalibrationStatus+0x1e>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 8000db0:	2300      	movs	r3, #0
 8000db2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 8000db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3714      	adds	r7, #20
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr

08000dc2 <ADC_GetDisableCmdStatus>:
  * @brief  Gets the selected ADC disable command Status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC ADC disable command (SET or RESET).
  */
FlagStatus ADC_GetDisableCmdStatus(ADC_TypeDef* ADCx)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	b085      	sub	sp, #20
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of ADDIS bit */
  if ((ADCx->CR & ADC_CR_ADDIS) != (uint32_t)RESET)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d002      	beq.n	8000de0 <ADC_GetDisableCmdStatus+0x1e>
  {
    /* ADDIS bit is set */
    bitstatus = SET;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	73fb      	strb	r3, [r7, #15]
 8000dde:	e001      	b.n	8000de4 <ADC_GetDisableCmdStatus+0x22>
  }
  else
  {
    /* ADDIS bit is reset */
    bitstatus = RESET;
 8000de0:	2300      	movs	r3, #0
 8000de2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADDIS bit status */
  return  bitstatus;
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr

08000df2 <ADC_VoltageRegulatorCmd>:
  * @param  NewState: new state of the ADCx Voltage Regulator.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VoltageRegulatorCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000df2:	b480      	push	{r7}
 8000df4:	b083      	sub	sp, #12
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* set the intermediate state before moving the ADC voltage regulator 
  from enable state to disable state or from disable state to enable state */
  ADCx->CR &= ~(ADC_CR_ADVREGEN);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	609a      	str	r2, [r3, #8]
  
  if (NewState != DISABLE)
 8000e0a:	78fb      	ldrb	r3, [r7, #3]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d006      	beq.n	8000e1e <ADC_VoltageRegulatorCmd+0x2c>
  {
    /* Set the ADVREGEN bit 0 */
    ADCx->CR |= ADC_CR_ADVREGEN_0;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	689b      	ldr	r3, [r3, #8]
 8000e14:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
  else
  {
    /* Set the ADVREGEN bit 1 */
    ADCx->CR |=ADC_CR_ADVREGEN_1;
  }
}
 8000e1c:	e005      	b.n	8000e2a <ADC_VoltageRegulatorCmd+0x38>
    ADCx->CR |=ADC_CR_ADVREGEN_1;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	689b      	ldr	r3, [r3, #8]
 8000e22:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	609a      	str	r2, [r3, #8]
}
 8000e2a:	bf00      	nop
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
	...

08000e38 <ADC_VrefintCmd>:
  * @param  NewState: new state of the Vrefint.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VrefintCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	460b      	mov	r3, r1
 8000e42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e4a:	d003      	beq.n	8000e54 <ADC_VrefintCmd+0x1c>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4a15      	ldr	r2, [pc, #84]	; (8000ea4 <ADC_VrefintCmd+0x6c>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d110      	bne.n	8000e76 <ADC_VrefintCmd+0x3e>
  {
    if (NewState != DISABLE)
 8000e54:	78fb      	ldrb	r3, [r7, #3]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d006      	beq.n	8000e68 <ADC_VrefintCmd+0x30>
    {
      /* Enable the Vrefint channel*/
      ADC1_2->CCR |= ADC12_CCR_VREFEN;
 8000e5a:	4b13      	ldr	r3, [pc, #76]	; (8000ea8 <ADC_VrefintCmd+0x70>)
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	4a12      	ldr	r2, [pc, #72]	; (8000ea8 <ADC_VrefintCmd+0x70>)
 8000e60:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e64:	6093      	str	r3, [r2, #8]
    if (NewState != DISABLE)
 8000e66:	e017      	b.n	8000e98 <ADC_VrefintCmd+0x60>
    }
    else
    {
      /* Disable the Vrefint channel*/
      ADC1_2->CCR &= ~(uint32_t)ADC12_CCR_VREFEN;
 8000e68:	4b0f      	ldr	r3, [pc, #60]	; (8000ea8 <ADC_VrefintCmd+0x70>)
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	4a0e      	ldr	r2, [pc, #56]	; (8000ea8 <ADC_VrefintCmd+0x70>)
 8000e6e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000e72:	6093      	str	r3, [r2, #8]
    if (NewState != DISABLE)
 8000e74:	e010      	b.n	8000e98 <ADC_VrefintCmd+0x60>
    }
  }
  else
  {
    if (NewState != DISABLE)
 8000e76:	78fb      	ldrb	r3, [r7, #3]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d006      	beq.n	8000e8a <ADC_VrefintCmd+0x52>
    {
      /* Enable the Vrefint channel*/
      ADC3_4->CCR |= ADC34_CCR_VREFEN;
 8000e7c:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <ADC_VrefintCmd+0x74>)
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	4a0a      	ldr	r2, [pc, #40]	; (8000eac <ADC_VrefintCmd+0x74>)
 8000e82:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e86:	6093      	str	r3, [r2, #8]
    {
      /* Disable the Vrefint channel*/
      ADC3_4->CCR &= ~(uint32_t)ADC34_CCR_VREFEN;
    }
  }
}
 8000e88:	e006      	b.n	8000e98 <ADC_VrefintCmd+0x60>
      ADC3_4->CCR &= ~(uint32_t)ADC34_CCR_VREFEN;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	; (8000eac <ADC_VrefintCmd+0x74>)
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	4a07      	ldr	r2, [pc, #28]	; (8000eac <ADC_VrefintCmd+0x74>)
 8000e90:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000e94:	6093      	str	r3, [r2, #8]
}
 8000e96:	e7ff      	b.n	8000e98 <ADC_VrefintCmd+0x60>
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	50000100 	.word	0x50000100
 8000ea8:	50000300 	.word	0x50000300
 8000eac:	50000700 	.word	0x50000700

08000eb0 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_181Cycles5: Sample time equal to 181.5 cycles	
  *     @arg ADC_SampleTime_601Cycles5: Sample time equal to 601.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	4608      	mov	r0, r1
 8000eba:	4611      	mov	r1, r2
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	70fb      	strb	r3, [r7, #3]
 8000ec2:	460b      	mov	r3, r1
 8000ec4:	70bb      	strb	r3, [r7, #2]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* Regular sequence configuration */
  /* For Rank 1 to 4 */
  if (Rank < 5)
 8000ed2:	78bb      	ldrb	r3, [r7, #2]
 8000ed4:	2b04      	cmp	r3, #4
 8000ed6:	d821      	bhi.n	8000f1c <ADC_RegularChannelConfig+0x6c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000edc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = 0x1F << (6 * (Rank ));
 8000ede:	78ba      	ldrb	r2, [r7, #2]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	4413      	add	r3, r2
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	461a      	mov	r2, r3
 8000eea:	231f      	movs	r3, #31
 8000eec:	4093      	lsls	r3, r2
 8000eee:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	68fa      	ldr	r2, [r7, #12]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank));
 8000efa:	78f9      	ldrb	r1, [r7, #3]
 8000efc:	78ba      	ldrb	r2, [r7, #2]
 8000efe:	4613      	mov	r3, r2
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	4413      	add	r3, r2
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0a:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000f0c:	68fa      	ldr	r2, [r7, #12]
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	68fa      	ldr	r2, [r7, #12]
 8000f18:	631a      	str	r2, [r3, #48]	; 0x30
 8000f1a:	e074      	b.n	8001006 <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 5 to 9 */
  else if (Rank < 10)
 8000f1c:	78bb      	ldrb	r3, [r7, #2]
 8000f1e:	2b09      	cmp	r3, #9
 8000f20:	d823      	bhi.n	8000f6a <ADC_RegularChannelConfig+0xba>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f26:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR2_SQ5 << (6 * (Rank - 5));
 8000f28:	78bb      	ldrb	r3, [r7, #2]
 8000f2a:	1f5a      	subs	r2, r3, #5
 8000f2c:	4613      	mov	r3, r2
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	4413      	add	r3, r2
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	461a      	mov	r2, r3
 8000f36:	231f      	movs	r3, #31
 8000f38:	4093      	lsls	r3, r2
 8000f3a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	4013      	ands	r3, r2
 8000f44:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 5));
 8000f46:	78f9      	ldrb	r1, [r7, #3]
 8000f48:	78bb      	ldrb	r3, [r7, #2]
 8000f4a:	1f5a      	subs	r2, r3, #5
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	4413      	add	r3, r2
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	fa01 f303 	lsl.w	r3, r1, r3
 8000f58:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	68fa      	ldr	r2, [r7, #12]
 8000f66:	635a      	str	r2, [r3, #52]	; 0x34
 8000f68:	e04d      	b.n	8001006 <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 10 to 14 */
  else if (Rank < 15)
 8000f6a:	78bb      	ldrb	r3, [r7, #2]
 8000f6c:	2b0e      	cmp	r3, #14
 8000f6e:	d825      	bhi.n	8000fbc <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f74:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ10 << (6 * (Rank - 10));
 8000f76:	78bb      	ldrb	r3, [r7, #2]
 8000f78:	f1a3 020a 	sub.w	r2, r3, #10
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	4413      	add	r3, r2
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	461a      	mov	r2, r3
 8000f86:	231f      	movs	r3, #31
 8000f88:	4093      	lsls	r3, r2
 8000f8a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	68fa      	ldr	r2, [r7, #12]
 8000f92:	4013      	ands	r3, r2
 8000f94:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 10));
 8000f96:	78f9      	ldrb	r1, [r7, #3]
 8000f98:	78bb      	ldrb	r3, [r7, #2]
 8000f9a:	f1a3 020a 	sub.w	r2, r3, #10
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	4413      	add	r3, r2
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8000faa:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000fac:	68fa      	ldr	r2, [r7, #12]
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	639a      	str	r2, [r3, #56]	; 0x38
 8000fba:	e024      	b.n	8001006 <ADC_RegularChannelConfig+0x156>
  }
  else 
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fc0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ15 << (6 * (Rank - 15));
 8000fc2:	78bb      	ldrb	r3, [r7, #2]
 8000fc4:	f1a3 020f 	sub.w	r2, r3, #15
 8000fc8:	4613      	mov	r3, r2
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	4413      	add	r3, r2
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	231f      	movs	r3, #31
 8000fd4:	4093      	lsls	r3, r2
 8000fd6:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	43db      	mvns	r3, r3
 8000fdc:	68fa      	ldr	r2, [r7, #12]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 15));
 8000fe2:	78f9      	ldrb	r1, [r7, #3]
 8000fe4:	78bb      	ldrb	r3, [r7, #2]
 8000fe6:	f1a3 020f 	sub.w	r2, r3, #15
 8000fea:	4613      	mov	r3, r2
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	4413      	add	r3, r2
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff6:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000ff8:	68fa      	ldr	r2, [r7, #12]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Channel sampling configuration */
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8001006:	78fb      	ldrb	r3, [r7, #3]
 8001008:	2b09      	cmp	r3, #9
 800100a:	d923      	bls.n	8001054 <ADC_RegularChannelConfig+0x1a4>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SMPR2_SMP10 << (3 * (ADC_Channel - 10));
 8001012:	78fb      	ldrb	r3, [r7, #3]
 8001014:	f1a3 020a 	sub.w	r2, r3, #10
 8001018:	4613      	mov	r3, r2
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	4413      	add	r3, r2
 800101e:	2207      	movs	r2, #7
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
	ADCx->SMPR2 &= ~tmpreg2;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	699a      	ldr	r2, [r3, #24]
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	43db      	mvns	r3, r3
 800102e:	401a      	ands	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	619a      	str	r2, [r3, #24]
    /* Calculate the mask to set */
	ADCx->SMPR2 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6999      	ldr	r1, [r3, #24]
 8001038:	7878      	ldrb	r0, [r7, #1]
 800103a:	78fb      	ldrb	r3, [r7, #3]
 800103c:	f1a3 020a 	sub.w	r2, r3, #10
 8001040:	4613      	mov	r3, r2
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	4413      	add	r3, r2
 8001046:	fa00 f303 	lsl.w	r3, r0, r3
 800104a:	ea41 0203 	orr.w	r2, r1, r3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	619a      	str	r2, [r3, #24]
    /* Clear the old channel sample time */
	ADCx->SMPR1 &= ~tmpreg2;
    /* Calculate the mask to set */
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
  }
}
 8001052:	e01f      	b.n	8001094 <ADC_RegularChannelConfig+0x1e4>
    tmpreg1 = ADCx->SMPR1;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	695b      	ldr	r3, [r3, #20]
 8001058:	60fb      	str	r3, [r7, #12]
    tmpreg2 = ADC_SMPR1_SMP1 << (3 * (ADC_Channel - 1));
 800105a:	78fb      	ldrb	r3, [r7, #3]
 800105c:	1e5a      	subs	r2, r3, #1
 800105e:	4613      	mov	r3, r2
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	4413      	add	r3, r2
 8001064:	2238      	movs	r2, #56	; 0x38
 8001066:	fa02 f303 	lsl.w	r3, r2, r3
 800106a:	60bb      	str	r3, [r7, #8]
	ADCx->SMPR1 &= ~tmpreg2;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	695a      	ldr	r2, [r3, #20]
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	43db      	mvns	r3, r3
 8001074:	401a      	ands	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	615a      	str	r2, [r3, #20]
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6959      	ldr	r1, [r3, #20]
 800107e:	7878      	ldrb	r0, [r7, #1]
 8001080:	78fa      	ldrb	r2, [r7, #3]
 8001082:	4613      	mov	r3, r2
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	4413      	add	r3, r2
 8001088:	fa00 f303 	lsl.w	r3, r0, r3
 800108c:	ea41 0203 	orr.w	r2, r1, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	615a      	str	r2, [r3, #20]
}
 8001094:	bf00      	nop
 8001096:	3714      	adds	r7, #20
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <ADC_StartConversion>:
  * @brief  Enables or disables the selected ADC start conversion .
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartConversion(ADC_TypeDef* ADCx)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADSTART bit */
  ADCx->CR |= ADC_CR_ADSTART;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	f043 0204 	orr.w	r2, r3, #4
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	609a      	str	r2, [r3, #8]
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010cc:	b29b      	uxth	r3, r3
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr

080010da <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_AWD3: ADC Analog watchdog 3 flag 
  *     @arg ADC_FLAG_JQOVF: ADC Injected Context Queue Overflow flag 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)
{
 80010da:	b480      	push	{r7}
 80010dc:	b085      	sub	sp, #20
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
 80010e2:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80010e4:	2300      	movs	r3, #0
 80010e6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->ISR & ADC_FLAG) != (uint32_t)RESET)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	4013      	ands	r3, r2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d002      	beq.n	80010fa <ADC_GetFlagStatus+0x20>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80010f4:	2301      	movs	r3, #1
 80010f6:	73fb      	strb	r3, [r7, #15]
 80010f8:	e001      	b.n	80010fe <ADC_GetFlagStatus+0x24>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80010fa:	2300      	movs	r3, #0
 80010fc:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 800110c:	b480      	push	{r7}
 800110e:	b087      	sub	sp, #28
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
 800111a:	2300      	movs	r3, #0
 800111c:	613b      	str	r3, [r7, #16]
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	e07c      	b.n	8001222 <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001128:	2201      	movs	r2, #1
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	4013      	ands	r3, r2
 800113a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800113c:	68fa      	ldr	r2, [r7, #12]
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	429a      	cmp	r2, r3
 8001142:	d16b      	bne.n	800121c <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	791b      	ldrb	r3, [r3, #4]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d003      	beq.n	8001154 <GPIO_Init+0x48>
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	791b      	ldrb	r3, [r3, #4]
 8001150:	2b02      	cmp	r3, #2
 8001152:	d134      	bne.n	80011be <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	689a      	ldr	r2, [r3, #8]
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	2103      	movs	r1, #3
 800115e:	fa01 f303 	lsl.w	r3, r1, r3
 8001162:	43db      	mvns	r3, r3
 8001164:	401a      	ands	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	689a      	ldr	r2, [r3, #8]
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	795b      	ldrb	r3, [r3, #5]
 8001172:	4619      	mov	r1, r3
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	fa01 f303 	lsl.w	r3, r1, r3
 800117c:	431a      	orrs	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	889b      	ldrh	r3, [r3, #4]
 8001186:	b29a      	uxth	r2, r3
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	b29b      	uxth	r3, r3
 800118c:	4619      	mov	r1, r3
 800118e:	2301      	movs	r3, #1
 8001190:	408b      	lsls	r3, r1
 8001192:	b29b      	uxth	r3, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	b29b      	uxth	r3, r3
 8001198:	4013      	ands	r3, r2
 800119a:	b29a      	uxth	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	889b      	ldrh	r3, [r3, #4]
 80011a4:	b29a      	uxth	r2, r3
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	799b      	ldrb	r3, [r3, #6]
 80011aa:	4619      	mov	r1, r3
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	fa01 f303 	lsl.w	r3, r1, r3
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	4313      	orrs	r3, r2
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	2103      	movs	r1, #3
 80011c8:	fa01 f303 	lsl.w	r3, r1, r3
 80011cc:	43db      	mvns	r3, r3
 80011ce:	401a      	ands	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	791b      	ldrb	r3, [r3, #4]
 80011dc:	4619      	mov	r1, r3
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	fa01 f303 	lsl.w	r3, r1, r3
 80011e6:	431a      	orrs	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	68da      	ldr	r2, [r3, #12]
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	2103      	movs	r1, #3
 80011f8:	fa01 f303 	lsl.w	r3, r1, r3
 80011fc:	43db      	mvns	r3, r3
 80011fe:	401a      	ands	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	68da      	ldr	r2, [r3, #12]
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	79db      	ldrb	r3, [r3, #7]
 800120c:	4619      	mov	r1, r3
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	fa01 f303 	lsl.w	r3, r1, r3
 8001216:	431a      	orrs	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	3301      	adds	r3, #1
 8001220:	617b      	str	r3, [r7, #20]
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	2b0f      	cmp	r3, #15
 8001226:	f67f af7f 	bls.w	8001128 <GPIO_Init+0x1c>
    }
  }
}
 800122a:	bf00      	nop
 800122c:	bf00      	nop
 800122e:	371c      	adds	r7, #28
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001246:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2200      	movs	r2, #0
 800124c:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2202      	movs	r2, #2
 8001252:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2200      	movs	r2, #0
 8001258:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2200      	movs	r2, #0
 800125e:	71da      	strb	r2, [r3, #7]
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <GPIO_PinAFConfig>:
  *        for the detailed mapping of the system and peripherals alternate 
  *        function I/O pins.
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	460b      	mov	r3, r1
 8001276:	807b      	strh	r3, [r7, #2]
 8001278:	4613      	mov	r3, r2
 800127a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800127c:	2300      	movs	r3, #0
 800127e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001280:	2300      	movs	r3, #0
 8001282:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8001284:	787a      	ldrb	r2, [r7, #1]
 8001286:	887b      	ldrh	r3, [r7, #2]
 8001288:	f003 0307 	and.w	r3, r3, #7
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	fa02 f303 	lsl.w	r3, r2, r3
 8001292:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8001294:	887b      	ldrh	r3, [r7, #2]
 8001296:	08db      	lsrs	r3, r3, #3
 8001298:	b29b      	uxth	r3, r3
 800129a:	461a      	mov	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	3208      	adds	r2, #8
 80012a0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80012a4:	887b      	ldrh	r3, [r7, #2]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	210f      	movs	r1, #15
 80012ae:	fa01 f303 	lsl.w	r3, r1, r3
 80012b2:	43db      	mvns	r3, r3
 80012b4:	8879      	ldrh	r1, [r7, #2]
 80012b6:	08c9      	lsrs	r1, r1, #3
 80012b8:	b289      	uxth	r1, r1
 80012ba:	4608      	mov	r0, r1
 80012bc:	ea02 0103 	and.w	r1, r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f100 0208 	add.w	r2, r0, #8
 80012c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80012ca:	887b      	ldrh	r3, [r7, #2]
 80012cc:	08db      	lsrs	r3, r3, #3
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	461a      	mov	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3208      	adds	r2, #8
 80012d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012da:	68fa      	ldr	r2, [r7, #12]
 80012dc:	4313      	orrs	r3, r2
 80012de:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80012e0:	887b      	ldrh	r3, [r7, #2]
 80012e2:	08db      	lsrs	r3, r3, #3
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	461a      	mov	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3208      	adds	r2, #8
 80012ec:	68b9      	ldr	r1, [r7, #8]
 80012ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80012f2:	bf00      	nop
 80012f4:	3714      	adds	r7, #20
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
	...

08001300 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001300:	b480      	push	{r7}
 8001302:	b08b      	sub	sp, #44	; 0x2c
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	623b      	str	r3, [r7, #32]
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]
 8001310:	2300      	movs	r3, #0
 8001312:	61bb      	str	r3, [r7, #24]
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]
 8001318:	2300      	movs	r3, #0
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	2300      	movs	r3, #0
 800131e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	2300      	movs	r3, #0
 8001326:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001328:	4b8b      	ldr	r3, [pc, #556]	; (8001558 <RCC_GetClocksFreq+0x258>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f003 030c 	and.w	r3, r3, #12
 8001330:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 8001332:	6a3b      	ldr	r3, [r7, #32]
 8001334:	2b08      	cmp	r3, #8
 8001336:	d011      	beq.n	800135c <RCC_GetClocksFreq+0x5c>
 8001338:	6a3b      	ldr	r3, [r7, #32]
 800133a:	2b08      	cmp	r3, #8
 800133c:	d837      	bhi.n	80013ae <RCC_GetClocksFreq+0xae>
 800133e:	6a3b      	ldr	r3, [r7, #32]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d003      	beq.n	800134c <RCC_GetClocksFreq+0x4c>
 8001344:	6a3b      	ldr	r3, [r7, #32]
 8001346:	2b04      	cmp	r3, #4
 8001348:	d004      	beq.n	8001354 <RCC_GetClocksFreq+0x54>
 800134a:	e030      	b.n	80013ae <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	4a83      	ldr	r2, [pc, #524]	; (800155c <RCC_GetClocksFreq+0x25c>)
 8001350:	601a      	str	r2, [r3, #0]
      break;
 8001352:	e030      	b.n	80013b6 <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	4a81      	ldr	r2, [pc, #516]	; (800155c <RCC_GetClocksFreq+0x25c>)
 8001358:	601a      	str	r2, [r3, #0]
      break;
 800135a:	e02c      	b.n	80013b6 <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800135c:	4b7e      	ldr	r3, [pc, #504]	; (8001558 <RCC_GetClocksFreq+0x258>)
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001364:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001366:	4b7c      	ldr	r3, [pc, #496]	; (8001558 <RCC_GetClocksFreq+0x258>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800136e:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	0c9b      	lsrs	r3, r3, #18
 8001374:	3302      	adds	r3, #2
 8001376:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d105      	bne.n	800138a <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	4a77      	ldr	r2, [pc, #476]	; (8001560 <RCC_GetClocksFreq+0x260>)
 8001382:	fb02 f303 	mul.w	r3, r2, r3
 8001386:	627b      	str	r3, [r7, #36]	; 0x24
 8001388:	e00d      	b.n	80013a6 <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 800138a:	4b73      	ldr	r3, [pc, #460]	; (8001558 <RCC_GetClocksFreq+0x258>)
 800138c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800138e:	f003 030f 	and.w	r3, r3, #15
 8001392:	3301      	adds	r3, #1
 8001394:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8001396:	4a71      	ldr	r2, [pc, #452]	; (800155c <RCC_GetClocksFreq+0x25c>)
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	fbb2 f2f3 	udiv	r2, r2, r3
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	fb02 f303 	mul.w	r3, r2, r3
 80013a4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013aa:	601a      	str	r2, [r3, #0]
      break;
 80013ac:	e003      	b.n	80013b6 <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a6a      	ldr	r2, [pc, #424]	; (800155c <RCC_GetClocksFreq+0x25c>)
 80013b2:	601a      	str	r2, [r3, #0]
      break;
 80013b4:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80013b6:	4b68      	ldr	r3, [pc, #416]	; (8001558 <RCC_GetClocksFreq+0x258>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013be:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 80013c0:	6a3b      	ldr	r3, [r7, #32]
 80013c2:	091b      	lsrs	r3, r3, #4
 80013c4:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 80013c6:	4a67      	ldr	r2, [pc, #412]	; (8001564 <RCC_GetClocksFreq+0x264>)
 80013c8:	6a3b      	ldr	r3, [r7, #32]
 80013ca:	4413      	add	r3, r2
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	40da      	lsrs	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80013de:	4b5e      	ldr	r3, [pc, #376]	; (8001558 <RCC_GetClocksFreq+0x258>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80013e6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 80013e8:	6a3b      	ldr	r3, [r7, #32]
 80013ea:	0a1b      	lsrs	r3, r3, #8
 80013ec:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 80013ee:	4a5d      	ldr	r2, [pc, #372]	; (8001564 <RCC_GetClocksFreq+0x264>)
 80013f0:	6a3b      	ldr	r3, [r7, #32]
 80013f2:	4413      	add	r3, r2
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685a      	ldr	r2, [r3, #4]
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	40da      	lsrs	r2, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001406:	4b54      	ldr	r3, [pc, #336]	; (8001558 <RCC_GetClocksFreq+0x258>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800140e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8001410:	6a3b      	ldr	r3, [r7, #32]
 8001412:	0adb      	lsrs	r3, r3, #11
 8001414:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 8001416:	4a53      	ldr	r2, [pc, #332]	; (8001564 <RCC_GetClocksFreq+0x264>)
 8001418:	6a3b      	ldr	r3, [r7, #32]
 800141a:	4413      	add	r3, r2
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	b2db      	uxtb	r3, r3
 8001420:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	685a      	ldr	r2, [r3, #4]
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	40da      	lsrs	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 800142e:	4b4a      	ldr	r3, [pc, #296]	; (8001558 <RCC_GetClocksFreq+0x258>)
 8001430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001432:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001436:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8001438:	6a3b      	ldr	r3, [r7, #32]
 800143a:	091b      	lsrs	r3, r3, #4
 800143c:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 800143e:	4a4a      	ldr	r2, [pc, #296]	; (8001568 <RCC_GetClocksFreq+0x268>)
 8001440:	6a3b      	ldr	r3, [r7, #32]
 8001442:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001446:	b29b      	uxth	r3, r3
 8001448:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	f003 0310 	and.w	r3, r3, #16
 8001450:	2b00      	cmp	r3, #0
 8001452:	d006      	beq.n	8001462 <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 8001454:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	fbb2 f2f3 	udiv	r2, r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	611a      	str	r2, [r3, #16]
 8001460:	e003      	b.n	800146a <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 800146a:	4b3b      	ldr	r3, [pc, #236]	; (8001558 <RCC_GetClocksFreq+0x258>)
 800146c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800146e:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8001472:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 8001474:	6a3b      	ldr	r3, [r7, #32]
 8001476:	0a5b      	lsrs	r3, r3, #9
 8001478:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 800147a:	4a3b      	ldr	r2, [pc, #236]	; (8001568 <RCC_GetClocksFreq+0x268>)
 800147c:	6a3b      	ldr	r3, [r7, #32]
 800147e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001482:	b29b      	uxth	r3, r3
 8001484:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	f003 0310 	and.w	r3, r3, #16
 800148c:	2b00      	cmp	r3, #0
 800148e:	d006      	beq.n	800149e <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8001490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	fbb2 f2f3 	udiv	r2, r2, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	615a      	str	r2, [r3, #20]
 800149c:	e003      	b.n	80014a6 <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 80014a6:	4b2c      	ldr	r3, [pc, #176]	; (8001558 <RCC_GetClocksFreq+0x258>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f003 0310 	and.w	r3, r3, #16
 80014ae:	2b10      	cmp	r3, #16
 80014b0:	d003      	beq.n	80014ba <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a29      	ldr	r2, [pc, #164]	; (800155c <RCC_GetClocksFreq+0x25c>)
 80014b6:	619a      	str	r2, [r3, #24]
 80014b8:	e003      	b.n	80014c2 <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 80014c2:	4b25      	ldr	r3, [pc, #148]	; (8001558 <RCC_GetClocksFreq+0x258>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	f003 0320 	and.w	r3, r3, #32
 80014ca:	2b20      	cmp	r3, #32
 80014cc:	d003      	beq.n	80014d6 <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a22      	ldr	r2, [pc, #136]	; (800155c <RCC_GetClocksFreq+0x25c>)
 80014d2:	61da      	str	r2, [r3, #28]
 80014d4:	e003      	b.n	80014de <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80014de:	4b1e      	ldr	r3, [pc, #120]	; (8001558 <RCC_GetClocksFreq+0x258>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014ea:	d10d      	bne.n	8001508 <RCC_GetClocksFreq+0x208>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d108      	bne.n	8001508 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d104      	bne.n	8001508 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 80014fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001500:	005a      	lsls	r2, r3, #1
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	621a      	str	r2, [r3, #32]
 8001506:	e003      	b.n	8001510 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	68da      	ldr	r2, [r3, #12]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8001510:	4b11      	ldr	r3, [pc, #68]	; (8001558 <RCC_GetClocksFreq+0x258>)
 8001512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001514:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001518:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800151c:	d10d      	bne.n	800153a <RCC_GetClocksFreq+0x23a>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001524:	429a      	cmp	r2, r3
 8001526:	d108      	bne.n	800153a <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8001528:	68fa      	ldr	r2, [r7, #12]
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	429a      	cmp	r2, r3
 800152e:	d104      	bne.n	800153a <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 8001530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001532:	005a      	lsls	r2, r3, #1
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	625a      	str	r2, [r3, #36]	; 0x24
 8001538:	e003      	b.n	8001542 <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	68da      	ldr	r2, [r3, #12]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8001542:	4b05      	ldr	r3, [pc, #20]	; (8001558 <RCC_GetClocksFreq+0x258>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	f003 0303 	and.w	r3, r3, #3
 800154a:	2b00      	cmp	r3, #0
 800154c:	d10e      	bne.n	800156c <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	68da      	ldr	r2, [r3, #12]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	629a      	str	r2, [r3, #40]	; 0x28
 8001556:	e028      	b.n	80015aa <RCC_GetClocksFreq+0x2aa>
 8001558:	40021000 	.word	0x40021000
 800155c:	007a1200 	.word	0x007a1200
 8001560:	003d0900 	.word	0x003d0900
 8001564:	20000000 	.word	0x20000000
 8001568:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 800156c:	4b6c      	ldr	r3, [pc, #432]	; (8001720 <RCC_GetClocksFreq+0x420>)
 800156e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001570:	f003 0303 	and.w	r3, r3, #3
 8001574:	2b01      	cmp	r3, #1
 8001576:	d104      	bne.n	8001582 <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	629a      	str	r2, [r3, #40]	; 0x28
 8001580:	e013      	b.n	80015aa <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8001582:	4b67      	ldr	r3, [pc, #412]	; (8001720 <RCC_GetClocksFreq+0x420>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0303 	and.w	r3, r3, #3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d104      	bne.n	8001598 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001594:	629a      	str	r2, [r3, #40]	; 0x28
 8001596:	e008      	b.n	80015aa <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8001598:	4b61      	ldr	r3, [pc, #388]	; (8001720 <RCC_GetClocksFreq+0x420>)
 800159a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159c:	f003 0303 	and.w	r3, r3, #3
 80015a0:	2b03      	cmp	r3, #3
 80015a2:	d102      	bne.n	80015aa <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	4a5f      	ldr	r2, [pc, #380]	; (8001724 <RCC_GetClocksFreq+0x424>)
 80015a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 80015aa:	4b5d      	ldr	r3, [pc, #372]	; (8001720 <RCC_GetClocksFreq+0x420>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d104      	bne.n	80015c0 <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689a      	ldr	r2, [r3, #8]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80015be:	e021      	b.n	8001604 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 80015c0:	4b57      	ldr	r3, [pc, #348]	; (8001720 <RCC_GetClocksFreq+0x420>)
 80015c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015cc:	d104      	bne.n	80015d8 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80015d6:	e015      	b.n	8001604 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80015d8:	4b51      	ldr	r3, [pc, #324]	; (8001720 <RCC_GetClocksFreq+0x420>)
 80015da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80015e4:	d104      	bne.n	80015f0 <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80015ee:	e009      	b.n	8001604 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 80015f0:	4b4b      	ldr	r3, [pc, #300]	; (8001720 <RCC_GetClocksFreq+0x420>)
 80015f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80015fc:	d102      	bne.n	8001604 <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a48      	ldr	r2, [pc, #288]	; (8001724 <RCC_GetClocksFreq+0x424>)
 8001602:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 8001604:	4b46      	ldr	r3, [pc, #280]	; (8001720 <RCC_GetClocksFreq+0x420>)
 8001606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001608:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d104      	bne.n	800161a <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	689a      	ldr	r2, [r3, #8]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	631a      	str	r2, [r3, #48]	; 0x30
 8001618:	e021      	b.n	800165e <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 800161a:	4b41      	ldr	r3, [pc, #260]	; (8001720 <RCC_GetClocksFreq+0x420>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001622:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001626:	d104      	bne.n	8001632 <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	631a      	str	r2, [r3, #48]	; 0x30
 8001630:	e015      	b.n	800165e <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 8001632:	4b3b      	ldr	r3, [pc, #236]	; (8001720 <RCC_GetClocksFreq+0x420>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800163a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800163e:	d104      	bne.n	800164a <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001646:	631a      	str	r2, [r3, #48]	; 0x30
 8001648:	e009      	b.n	800165e <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 800164a:	4b35      	ldr	r3, [pc, #212]	; (8001720 <RCC_GetClocksFreq+0x420>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001652:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001656:	d102      	bne.n	800165e <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	4a32      	ldr	r2, [pc, #200]	; (8001724 <RCC_GetClocksFreq+0x424>)
 800165c:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 800165e:	4b30      	ldr	r3, [pc, #192]	; (8001720 <RCC_GetClocksFreq+0x420>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d104      	bne.n	8001674 <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	689a      	ldr	r2, [r3, #8]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	635a      	str	r2, [r3, #52]	; 0x34
 8001672:	e021      	b.n	80016b8 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 8001674:	4b2a      	ldr	r3, [pc, #168]	; (8001720 <RCC_GetClocksFreq+0x420>)
 8001676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001678:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800167c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001680:	d104      	bne.n	800168c <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	635a      	str	r2, [r3, #52]	; 0x34
 800168a:	e015      	b.n	80016b8 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 800168c:	4b24      	ldr	r3, [pc, #144]	; (8001720 <RCC_GetClocksFreq+0x420>)
 800168e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001690:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001694:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001698:	d104      	bne.n	80016a4 <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80016a0:	635a      	str	r2, [r3, #52]	; 0x34
 80016a2:	e009      	b.n	80016b8 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 80016a4:	4b1e      	ldr	r3, [pc, #120]	; (8001720 <RCC_GetClocksFreq+0x420>)
 80016a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80016ac:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80016b0:	d102      	bne.n	80016b8 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4a1b      	ldr	r2, [pc, #108]	; (8001724 <RCC_GetClocksFreq+0x424>)
 80016b6:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 80016b8:	4b19      	ldr	r3, [pc, #100]	; (8001720 <RCC_GetClocksFreq+0x420>)
 80016ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016bc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d104      	bne.n	80016ce <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	689a      	ldr	r2, [r3, #8]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 80016cc:	e021      	b.n	8001712 <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 80016ce:	4b14      	ldr	r3, [pc, #80]	; (8001720 <RCC_GetClocksFreq+0x420>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80016d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016da:	d104      	bne.n	80016e6 <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80016e4:	e015      	b.n	8001712 <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 80016e6:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <RCC_GetClocksFreq+0x420>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80016ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80016f2:	d104      	bne.n	80016fe <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80016fa:	639a      	str	r2, [r3, #56]	; 0x38
}
 80016fc:	e009      	b.n	8001712 <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 80016fe:	4b08      	ldr	r3, [pc, #32]	; (8001720 <RCC_GetClocksFreq+0x420>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001706:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800170a:	d102      	bne.n	8001712 <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	4a05      	ldr	r2, [pc, #20]	; (8001724 <RCC_GetClocksFreq+0x424>)
 8001710:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001712:	bf00      	nop
 8001714:	372c      	adds	r7, #44	; 0x2c
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	40021000 	.word	0x40021000
 8001724:	007a1200 	.word	0x007a1200

08001728 <RCC_ADCCLKConfig>:
  *     @arg RCC_ADC34PLLCLK_Div128: ADC34 clock = PLLCLK/128                                  
  *     @arg RCC_ADC34PLLCLK_Div256: ADC34 clock = PLLCLK/256
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PLLCLK)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PLLCLK));

  tmp = (RCC_PLLCLK >> 28);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	0f1b      	lsrs	r3, r3, #28
 8001738:	60fb      	str	r3, [r7, #12]
  
  /* Clears ADCPRE34 bits */
  if (tmp != 0)
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d006      	beq.n	800174e <RCC_ADCCLKConfig+0x26>
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE34;
 8001740:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <RCC_ADCCLKConfig+0x4c>)
 8001742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001744:	4a0b      	ldr	r2, [pc, #44]	; (8001774 <RCC_ADCCLKConfig+0x4c>)
 8001746:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 800174a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800174c:	e005      	b.n	800175a <RCC_ADCCLKConfig+0x32>
  }
   /* Clears ADCPRE12 bits */
  else
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE12;
 800174e:	4b09      	ldr	r3, [pc, #36]	; (8001774 <RCC_ADCCLKConfig+0x4c>)
 8001750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001752:	4a08      	ldr	r2, [pc, #32]	; (8001774 <RCC_ADCCLKConfig+0x4c>)
 8001754:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001758:	62d3      	str	r3, [r2, #44]	; 0x2c
  }
  /* Set ADCPRE bits according to RCC_PLLCLK value */
  RCC->CFGR2 |= RCC_PLLCLK;
 800175a:	4b06      	ldr	r3, [pc, #24]	; (8001774 <RCC_ADCCLKConfig+0x4c>)
 800175c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800175e:	4905      	ldr	r1, [pc, #20]	; (8001774 <RCC_ADCCLKConfig+0x4c>)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	4313      	orrs	r3, r2
 8001764:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001766:	bf00      	nop
 8001768:	3714      	adds	r7, #20
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	40021000 	.word	0x40021000

08001778 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	460b      	mov	r3, r1
 8001782:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001784:	78fb      	ldrb	r3, [r7, #3]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d006      	beq.n	8001798 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800178a:	4b0a      	ldr	r3, [pc, #40]	; (80017b4 <RCC_AHBPeriphClockCmd+0x3c>)
 800178c:	695a      	ldr	r2, [r3, #20]
 800178e:	4909      	ldr	r1, [pc, #36]	; (80017b4 <RCC_AHBPeriphClockCmd+0x3c>)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4313      	orrs	r3, r2
 8001794:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8001796:	e006      	b.n	80017a6 <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <RCC_AHBPeriphClockCmd+0x3c>)
 800179a:	695a      	ldr	r2, [r3, #20]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	43db      	mvns	r3, r3
 80017a0:	4904      	ldr	r1, [pc, #16]	; (80017b4 <RCC_AHBPeriphClockCmd+0x3c>)
 80017a2:	4013      	ands	r3, r2
 80017a4:	614b      	str	r3, [r1, #20]
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40021000 	.word	0x40021000

080017b8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	460b      	mov	r3, r1
 80017c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80017c4:	78fb      	ldrb	r3, [r7, #3]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d006      	beq.n	80017d8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80017ca:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <RCC_APB2PeriphClockCmd+0x3c>)
 80017cc:	699a      	ldr	r2, [r3, #24]
 80017ce:	4909      	ldr	r1, [pc, #36]	; (80017f4 <RCC_APB2PeriphClockCmd+0x3c>)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80017d6:	e006      	b.n	80017e6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80017d8:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <RCC_APB2PeriphClockCmd+0x3c>)
 80017da:	699a      	ldr	r2, [r3, #24]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	43db      	mvns	r3, r3
 80017e0:	4904      	ldr	r1, [pc, #16]	; (80017f4 <RCC_APB2PeriphClockCmd+0x3c>)
 80017e2:	4013      	ands	r3, r2
 80017e4:	618b      	str	r3, [r1, #24]
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	40021000 	.word	0x40021000

080017f8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	460b      	mov	r3, r1
 8001802:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001804:	78fb      	ldrb	r3, [r7, #3]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d006      	beq.n	8001818 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800180a:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <RCC_APB1PeriphClockCmd+0x3c>)
 800180c:	69da      	ldr	r2, [r3, #28]
 800180e:	4909      	ldr	r1, [pc, #36]	; (8001834 <RCC_APB1PeriphClockCmd+0x3c>)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4313      	orrs	r3, r2
 8001814:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001816:	e006      	b.n	8001826 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <RCC_APB1PeriphClockCmd+0x3c>)
 800181a:	69da      	ldr	r2, [r3, #28]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	43db      	mvns	r3, r3
 8001820:	4904      	ldr	r1, [pc, #16]	; (8001834 <RCC_APB1PeriphClockCmd+0x3c>)
 8001822:	4013      	ands	r3, r2
 8001824:	61cb      	str	r3, [r1, #28]
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	40021000 	.word	0x40021000

08001838 <SPI_SendData8>:
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	460b      	mov	r3, r1
 8001842:	70fb      	strb	r3, [r7, #3]
  uint32_t spixbase = 0x00;
 8001844:	2300      	movs	r3, #0
 8001846:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	60fb      	str	r3, [r7, #12]
  spixbase += 0x0C;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	330c      	adds	r3, #12
 8001850:	60fb      	str	r3, [r7, #12]
  
  *(__IO uint8_t *) spixbase = Data;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	78fa      	ldrb	r2, [r7, #3]
 8001856:	701a      	strb	r2, [r3, #0]
}
 8001858:	bf00      	nop
 800185a:	3714      	adds	r7, #20
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.   
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	460b      	mov	r3, r1
 800186e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001870:	2300      	movs	r3, #0
 8001872:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	891b      	ldrh	r3, [r3, #8]
 8001878:	b29a      	uxth	r2, r3
 800187a:	887b      	ldrh	r3, [r7, #2]
 800187c:	4013      	ands	r3, r2
 800187e:	b29b      	uxth	r3, r3
 8001880:	2b00      	cmp	r3, #0
 8001882:	d002      	beq.n	800188a <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001884:	2301      	movs	r3, #1
 8001886:	73fb      	strb	r3, [r7, #15]
 8001888:	e001      	b.n	800188e <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800188a:	2300      	movs	r3, #0
 800188c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800188e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800189c:	b480      	push	{r7}
 800189e:	b085      	sub	sp, #20
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || 
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a2d      	ldr	r2, [pc, #180]	; (8001968 <TIM_TimeBaseInit+0xcc>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d00f      	beq.n	80018d8 <TIM_TimeBaseInit+0x3c>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a2c      	ldr	r2, [pc, #176]	; (800196c <TIM_TimeBaseInit+0xd0>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d00b      	beq.n	80018d8 <TIM_TimeBaseInit+0x3c>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018c6:	d007      	beq.n	80018d8 <TIM_TimeBaseInit+0x3c>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4a29      	ldr	r2, [pc, #164]	; (8001970 <TIM_TimeBaseInit+0xd4>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d003      	beq.n	80018d8 <TIM_TimeBaseInit+0x3c>
     (TIMx == TIM3)|| (TIMx == TIM4)) 
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4a28      	ldr	r2, [pc, #160]	; (8001974 <TIM_TimeBaseInit+0xd8>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d108      	bne.n	80018ea <TIM_TimeBaseInit+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80018d8:	89fb      	ldrh	r3, [r7, #14]
 80018da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018de:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	885a      	ldrh	r2, [r3, #2]
 80018e4:	89fb      	ldrh	r3, [r7, #14]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a22      	ldr	r2, [pc, #136]	; (8001978 <TIM_TimeBaseInit+0xdc>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d00c      	beq.n	800190c <TIM_TimeBaseInit+0x70>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a21      	ldr	r2, [pc, #132]	; (800197c <TIM_TimeBaseInit+0xe0>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d008      	beq.n	800190c <TIM_TimeBaseInit+0x70>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80018fa:	89fb      	ldrh	r3, [r7, #14]
 80018fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001900:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	891a      	ldrh	r2, [r3, #8]
 8001906:	89fb      	ldrh	r3, [r7, #14]
 8001908:	4313      	orrs	r3, r2
 800190a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	89fa      	ldrh	r2, [r7, #14]
 8001910:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685a      	ldr	r2, [r3, #4]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	881a      	ldrh	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15) || 
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a10      	ldr	r2, [pc, #64]	; (8001968 <TIM_TimeBaseInit+0xcc>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d00f      	beq.n	800194a <TIM_TimeBaseInit+0xae>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a0f      	ldr	r2, [pc, #60]	; (800196c <TIM_TimeBaseInit+0xd0>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d00b      	beq.n	800194a <TIM_TimeBaseInit+0xae>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a12      	ldr	r2, [pc, #72]	; (8001980 <TIM_TimeBaseInit+0xe4>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d007      	beq.n	800194a <TIM_TimeBaseInit+0xae>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a11      	ldr	r2, [pc, #68]	; (8001984 <TIM_TimeBaseInit+0xe8>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d003      	beq.n	800194a <TIM_TimeBaseInit+0xae>
      (TIMx == TIM16) || (TIMx == TIM17))  
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a10      	ldr	r2, [pc, #64]	; (8001988 <TIM_TimeBaseInit+0xec>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d104      	bne.n	8001954 <TIM_TimeBaseInit+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	7a9b      	ldrb	r3, [r3, #10]
 800194e:	b29a      	uxth	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2201      	movs	r2, #1
 8001958:	615a      	str	r2, [r3, #20]
}
 800195a:	bf00      	nop
 800195c:	3714      	adds	r7, #20
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	40012c00 	.word	0x40012c00
 800196c:	40013400 	.word	0x40013400
 8001970:	40000400 	.word	0x40000400
 8001974:	40000800 	.word	0x40000800
 8001978:	40001000 	.word	0x40001000
 800197c:	40001400 	.word	0x40001400
 8001980:	40014000 	.word	0x40014000
 8001984:	40014400 	.word	0x40014400
 8001988:	40014800 	.word	0x40014800

0800198c <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800199a:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2200      	movs	r2, #0
 80019a0:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	729a      	strb	r2, [r3, #10]
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	460b      	mov	r3, r1
 80019ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80019cc:	78fb      	ldrb	r3, [r7, #3]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d008      	beq.n	80019e4 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	881b      	ldrh	r3, [r3, #0]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	b29a      	uxth	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80019e2:	e007      	b.n	80019f4 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	881b      	ldrh	r3, [r3, #0]
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	f023 0301 	bic.w	r3, r3, #1
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	801a      	strh	r2, [r3, #0]
}
 80019f4:	bf00      	nop
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b087      	sub	sp, #28
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	2300      	movs	r3, #0
 8001a10:	617b      	str	r3, [r7, #20]
 8001a12:	2300      	movs	r3, #0
 8001a14:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6a1b      	ldr	r3, [r3, #32]
 8001a1a:	f023 0201 	bic.w	r2, r3, #1
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6a1b      	ldr	r3, [r3, #32]
 8001a26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	699b      	ldr	r3, [r3, #24]
 8001a32:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR1_OC1M;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR1_CC1S;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	f023 0303 	bic.w	r3, r3, #3
 8001a46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	68fa      	ldr	r2, [r7, #12]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC1P;
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	f023 0302 	bic.w	r3, r3, #2
 8001a58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	899b      	ldrh	r3, [r3, #12]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	889b      	ldrh	r3, [r3, #4]
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a26      	ldr	r2, [pc, #152]	; (8001b10 <TIM_OC1Init+0x110>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d00f      	beq.n	8001a9a <TIM_OC1Init+0x9a>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a25      	ldr	r2, [pc, #148]	; (8001b14 <TIM_OC1Init+0x114>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d00b      	beq.n	8001a9a <TIM_OC1Init+0x9a>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a24      	ldr	r2, [pc, #144]	; (8001b18 <TIM_OC1Init+0x118>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d007      	beq.n	8001a9a <TIM_OC1Init+0x9a>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4a23      	ldr	r2, [pc, #140]	; (8001b1c <TIM_OC1Init+0x11c>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d003      	beq.n	8001a9a <TIM_OC1Init+0x9a>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a22      	ldr	r2, [pc, #136]	; (8001b20 <TIM_OC1Init+0x120>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d127      	bne.n	8001aea <TIM_OC1Init+0xea>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	f023 0308 	bic.w	r3, r3, #8
 8001aa0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	89db      	ldrh	r3, [r3, #14]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NE;
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	f023 0304 	bic.w	r3, r3, #4
 8001ab4:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	88db      	ldrh	r3, [r3, #6]
 8001aba:	461a      	mov	r2, r3
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1;
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ac8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1N;
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	8a1b      	ldrh	r3, [r3, #16]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	8a5b      	ldrh	r3, [r3, #18]
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	693a      	ldr	r2, [r7, #16]
 8001aee:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	689a      	ldr	r2, [r3, #8]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	697a      	ldr	r2, [r7, #20]
 8001b02:	621a      	str	r2, [r3, #32]
}
 8001b04:	bf00      	nop
 8001b06:	371c      	adds	r7, #28
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	40012c00 	.word	0x40012c00
 8001b14:	40013400 	.word	0x40013400
 8001b18:	40014000 	.word	0x40014000
 8001b1c:	40014400 	.word	0x40014400
 8001b20:	40014800 	.word	0x40014800

08001b24 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b087      	sub	sp, #28
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	2300      	movs	r3, #0
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	2300      	movs	r3, #0
 8001b38:	617b      	str	r3, [r7, #20]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC4E;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a1b      	ldr	r3, [r3, #32]
 8001b3e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6a1b      	ldr	r3, [r3, #32]
 8001b4a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	69db      	ldr	r3, [r3, #28]
 8001b56:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR2_OC4M;
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b5e:	613b      	str	r3, [r7, #16]
  tmpccmrx &= (uint32_t)~TIM_CCMR2_CC4S;
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b66:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint32_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	021b      	lsls	r3, r3, #8
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC4P;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001b7a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 12);
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	899b      	ldrh	r3, [r3, #12]
 8001b80:	031b      	lsls	r3, r3, #12
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	60fb      	str	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 12);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	889b      	ldrh	r3, [r3, #4]
 8001b8c:	031b      	lsls	r3, r3, #12
 8001b8e:	68fa      	ldr	r2, [r7, #12]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	60fb      	str	r3, [r7, #12]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a12      	ldr	r2, [pc, #72]	; (8001be0 <TIM_OC4Init+0xbc>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d003      	beq.n	8001ba4 <TIM_OC4Init+0x80>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	4a11      	ldr	r2, [pc, #68]	; (8001be4 <TIM_OC4Init+0xc0>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d109      	bne.n	8001bb8 <TIM_OC4Init+0x94>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint32_t) ~TIM_CR2_OIS4;
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001baa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	8a1b      	ldrh	r3, [r3, #16]
 8001bb0:	019b      	lsls	r3, r3, #6
 8001bb2:	697a      	ldr	r2, [r7, #20]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	697a      	ldr	r2, [r7, #20]
 8001bbc:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	689a      	ldr	r2, [r3, #8]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	68fa      	ldr	r2, [r7, #12]
 8001bd0:	621a      	str	r2, [r3, #32]
}
 8001bd2:	bf00      	nop
 8001bd4:	371c      	adds	r7, #28
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	40012c00 	.word	0x40012c00
 8001be4:	40013400 	.word	0x40013400

08001be8 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	825a      	strh	r2, [r3, #18]
}
 8001c20:	bf00      	nop
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	460b      	mov	r3, r1
 8001c36:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC1PE);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f023 0308 	bic.w	r3, r3, #8
 8001c48:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001c4a:	887b      	ldrh	r3, [r7, #2]
 8001c4c:	68fa      	ldr	r2, [r7, #12]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	619a      	str	r2, [r3, #24]
}
 8001c58:	bf00      	nop
 8001c5a:	3714      	adds	r7, #20
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr2 = 0;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	69db      	ldr	r3, [r3, #28]
 8001c78:	60fb      	str	r3, [r7, #12]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint32_t)(~TIM_CCMR2_OC4PE);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001c80:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= ((uint32_t)TIM_OCPreload << 8);
 8001c82:	887b      	ldrh	r3, [r7, #2]
 8001c84:	021b      	lsls	r3, r3, #8
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	61da      	str	r2, [r3, #28]
}
 8001c92:	bf00      	nop
 8001c94:	3714      	adds	r7, #20
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr

08001c9e <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	b083      	sub	sp, #12
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001caa:	78fb      	ldrb	r3, [r7, #3]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d006      	beq.n	8001cbe <TIM_CtrlPWMOutputs+0x20>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb4:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	645a      	str	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }  
}
 8001cbc:	e005      	b.n	8001cca <TIM_CtrlPWMOutputs+0x2c>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	645a      	str	r2, [r3, #68]	; 0x44
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	460b      	mov	r3, r1
 8001ce0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8001ce2:	887b      	ldrh	r3, [r7, #2]
 8001ce4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8001cee:	bf00      	nop
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b089      	sub	sp, #36	; 0x24
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	60f8      	str	r0, [r7, #12]
 8001d02:	60b9      	str	r1, [r7, #8]
 8001d04:	4613      	mov	r3, r2
 8001d06:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61bb      	str	r3, [r7, #24]
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]
 8001d10:	2300      	movs	r3, #0
 8001d12:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 8001d14:	2300      	movs	r3, #0
 8001d16:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	b29b      	uxth	r3, r3
 8001d20:	0a1b      	lsrs	r3, r3, #8
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d103      	bne.n	8001d44 <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	3304      	adds	r3, #4
 8001d40:	61fb      	str	r3, [r7, #28]
 8001d42:	e005      	b.n	8001d50 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	2b03      	cmp	r3, #3
 8001d48:	d102      	bne.n	8001d50 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	3308      	adds	r3, #8
 8001d4e:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d006      	beq.n	8001d64 <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	6819      	ldr	r1, [r3, #0]
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	693a      	ldr	r2, [r7, #16]
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001d62:	e006      	b.n	8001d72 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	6819      	ldr	r1, [r3, #0]
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	43da      	mvns	r2, r3
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	400a      	ands	r2, r1
 8001d70:	601a      	str	r2, [r3, #0]
}
 8001d72:	bf00      	nop
 8001d74:	3724      	adds	r7, #36	; 0x24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b085      	sub	sp, #20
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
 8001d86:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	69da      	ldr	r2, [r3, #28]
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	4013      	ands	r3, r2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d002      	beq.n	8001d9e <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	73fb      	strb	r3, [r7, #15]
 8001d9c:	e001      	b.n	8001da2 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b087      	sub	sp, #28
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	617b      	str	r3, [r7, #20]
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	0a1b      	lsrs	r3, r3, #8
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001dda:	2201      	movs	r2, #1
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	fa02 f303 	lsl.w	r3, r2, r3
 8001de2:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d105      	bne.n	8001df6 <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	697a      	ldr	r2, [r7, #20]
 8001df0:	4013      	ands	r3, r2
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	e00d      	b.n	8001e12 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d105      	bne.n	8001e08 <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	697a      	ldr	r2, [r7, #20]
 8001e02:	4013      	ands	r3, r2
 8001e04:	617b      	str	r3, [r7, #20]
 8001e06:	e004      	b.n	8001e12 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	697a      	ldr	r2, [r7, #20]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	0c1b      	lsrs	r3, r3, #16
 8001e16:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001e18:	2201      	movs	r2, #1
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d005      	beq.n	8001e3e <USART_GetITStatus+0x8e>
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d002      	beq.n	8001e3e <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	74fb      	strb	r3, [r7, #19]
 8001e3c:	e001      	b.n	8001e42 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001e42:	7cfb      	ldrb	r3, [r7, #19]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	371c      	adds	r7, #28
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001e5a:	79fb      	ldrb	r3, [r7, #7]
 8001e5c:	f003 031f 	and.w	r3, r3, #31
 8001e60:	2201      	movs	r2, #1
 8001e62:	fa02 f103 	lsl.w	r1, r2, r3
 8001e66:	4a06      	ldr	r2, [pc, #24]	; (8001e80 <NVIC_EnableIRQ+0x30>)
 8001e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6c:	095b      	lsrs	r3, r3, #5
 8001e6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	e000e100 	.word	0xe000e100

08001e84 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 8001e8e:	79fb      	ldrb	r3, [r7, #7]
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	4619      	mov	r1, r3
 8001e94:	4807      	ldr	r0, [pc, #28]	; (8001eb4 <uart_put_char+0x30>)
 8001e96:	f7ff ff1e 	bl	8001cd6 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 8001e9a:	bf00      	nop
 8001e9c:	2180      	movs	r1, #128	; 0x80
 8001e9e:	4805      	ldr	r0, [pc, #20]	; (8001eb4 <uart_put_char+0x30>)
 8001ea0:	f7ff ff6d 	bl	8001d7e <USART_GetFlagStatus>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d0f8      	beq.n	8001e9c <uart_put_char+0x18>
}
 8001eaa:	bf00      	nop
 8001eac:	bf00      	nop
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	40004400 	.word	0x40004400

08001eb8 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b086      	sub	sp, #24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]
 8001ec4:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	e012      	b.n	8001ef2 <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b0a      	cmp	r3, #10
 8001ed6:	d102      	bne.n	8001ede <_write_r+0x26>
            uart_put_char('\r');
 8001ed8:	200d      	movs	r0, #13
 8001eda:	f7ff ffd3 	bl	8001e84 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7ff ffcc 	bl	8001e84 <uart_put_char>
    for (n = 0; n < len; n++) {
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	617b      	str	r3, [r7, #20]
 8001ef2:	697a      	ldr	r2, [r7, #20]
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	dbe8      	blt.n	8001ecc <_write_r+0x14>
    }

    return len;
 8001efa:	683b      	ldr	r3, [r7, #0]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3718      	adds	r7, #24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8001f08:	4915      	ldr	r1, [pc, #84]	; (8001f60 <USART2_IRQHandler+0x5c>)
 8001f0a:	4816      	ldr	r0, [pc, #88]	; (8001f64 <USART2_IRQHandler+0x60>)
 8001f0c:	f7ff ff50 	bl	8001db0 <USART_GetITStatus>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d021      	beq.n	8001f5a <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 8001f16:	4b13      	ldr	r3, [pc, #76]	; (8001f64 <USART2_IRQHandler+0x60>)
 8001f18:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001f1a:	b299      	uxth	r1, r3
 8001f1c:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <USART2_IRQHandler+0x64>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	1c5a      	adds	r2, r3, #1
 8001f24:	b2d0      	uxtb	r0, r2
 8001f26:	4a10      	ldr	r2, [pc, #64]	; (8001f68 <USART2_IRQHandler+0x64>)
 8001f28:	7010      	strb	r0, [r2, #0]
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	b2c9      	uxtb	r1, r1
 8001f2e:	4b0f      	ldr	r3, [pc, #60]	; (8001f6c <USART2_IRQHandler+0x68>)
 8001f30:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 8001f32:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <USART2_IRQHandler+0x6c>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	2bff      	cmp	r3, #255	; 0xff
 8001f3a:	d107      	bne.n	8001f4c <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8001f3c:	4b0d      	ldr	r3, [pc, #52]	; (8001f74 <USART2_IRQHandler+0x70>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	3301      	adds	r3, #1
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	4b0b      	ldr	r3, [pc, #44]	; (8001f74 <USART2_IRQHandler+0x70>)
 8001f48:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 8001f4a:	e006      	b.n	8001f5a <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8001f4c:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <USART2_IRQHandler+0x6c>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	3301      	adds	r3, #1
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <USART2_IRQHandler+0x6c>)
 8001f58:	701a      	strb	r2, [r3, #0]
}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	00050105 	.word	0x00050105
 8001f64:	40004400 	.word	0x40004400
 8001f68:	20000318 	.word	0x20000318
 8001f6c:	20000218 	.word	0x20000218
 8001f70:	2000031a 	.word	0x2000031a
 8001f74:	20000319 	.word	0x20000319

08001f78 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b094      	sub	sp, #80	; 0x50
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 8001f80:	4b86      	ldr	r3, [pc, #536]	; (800219c <uart_init+0x224>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	2100      	movs	r1, #0
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f001 fe0b 	bl	8003ba4 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 8001f8e:	4b83      	ldr	r3, [pc, #524]	; (800219c <uart_init+0x224>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	2100      	movs	r1, #0
 8001f96:	4618      	mov	r0, r3
 8001f98:	f001 fe04 	bl	8003ba4 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 8001f9c:	4b80      	ldr	r3, [pc, #512]	; (80021a0 <uart_init+0x228>)
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	4a7f      	ldr	r2, [pc, #508]	; (80021a0 <uart_init+0x228>)
 8001fa2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fa6:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 8001fa8:	4b7d      	ldr	r3, [pc, #500]	; (80021a0 <uart_init+0x228>)
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	4a7c      	ldr	r2, [pc, #496]	; (80021a0 <uart_init+0x228>)
 8001fae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fb2:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8001fb4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001fb8:	6a1b      	ldr	r3, [r3, #32]
 8001fba:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001fbe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001fc2:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8001fc4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001fc8:	6a1b      	ldr	r3, [r3, #32]
 8001fca:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001fce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001fd2:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8001fd4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001fd8:	6a1b      	ldr	r3, [r3, #32]
 8001fda:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001fde:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001fe2:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8001fe4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001fe8:	6a1b      	ldr	r3, [r3, #32]
 8001fea:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001fee:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8001ff2:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 8001ff4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001ffe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002002:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8002004:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800200e:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8002012:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 8002014:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002018:	889b      	ldrh	r3, [r3, #4]
 800201a:	b29b      	uxth	r3, r3
 800201c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002020:	f023 030c 	bic.w	r3, r3, #12
 8002024:	b29b      	uxth	r3, r3
 8002026:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8002028:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800202c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002030:	8892      	ldrh	r2, [r2, #4]
 8002032:	b292      	uxth	r2, r2
 8002034:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 8002036:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002040:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002044:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8002046:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002050:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8002054:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 8002056:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002060:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002064:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8002066:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002070:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8002074:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8002076:	4b4b      	ldr	r3, [pc, #300]	; (80021a4 <uart_init+0x22c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a4a      	ldr	r2, [pc, #296]	; (80021a4 <uart_init+0x22c>)
 800207c:	f023 0301 	bic.w	r3, r3, #1
 8002080:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 8002082:	4b48      	ldr	r3, [pc, #288]	; (80021a4 <uart_init+0x22c>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	4a47      	ldr	r2, [pc, #284]	; (80021a4 <uart_init+0x22c>)
 8002088:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800208c:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 800208e:	4b45      	ldr	r3, [pc, #276]	; (80021a4 <uart_init+0x22c>)
 8002090:	4a44      	ldr	r2, [pc, #272]	; (80021a4 <uart_init+0x22c>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8002096:	4b43      	ldr	r3, [pc, #268]	; (80021a4 <uart_init+0x22c>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a42      	ldr	r2, [pc, #264]	; (80021a4 <uart_init+0x22c>)
 800209c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80020a0:	f023 030c 	bic.w	r3, r3, #12
 80020a4:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 80020a6:	4b3f      	ldr	r3, [pc, #252]	; (80021a4 <uart_init+0x22c>)
 80020a8:	4a3e      	ldr	r2, [pc, #248]	; (80021a4 <uart_init+0x22c>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 80020ae:	4b3d      	ldr	r3, [pc, #244]	; (80021a4 <uart_init+0x22c>)
 80020b0:	4a3c      	ldr	r2, [pc, #240]	; (80021a4 <uart_init+0x22c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 80020b6:	4b3b      	ldr	r3, [pc, #236]	; (80021a4 <uart_init+0x22c>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a3a      	ldr	r2, [pc, #232]	; (80021a4 <uart_init+0x22c>)
 80020bc:	f043 030c 	orr.w	r3, r3, #12
 80020c0:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 80020c2:	4b38      	ldr	r3, [pc, #224]	; (80021a4 <uart_init+0x22c>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	4a37      	ldr	r2, [pc, #220]	; (80021a4 <uart_init+0x22c>)
 80020c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020cc:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 80020ce:	4b35      	ldr	r3, [pc, #212]	; (80021a4 <uart_init+0x22c>)
 80020d0:	4a34      	ldr	r2, [pc, #208]	; (80021a4 <uart_init+0x22c>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 80020d6:	2300      	movs	r3, #0
 80020d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80020da:	2300      	movs	r3, #0
 80020dc:	647b      	str	r3, [r7, #68]	; 0x44
 80020de:	2300      	movs	r3, #0
 80020e0:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 80020e2:	f107 0308 	add.w	r3, r7, #8
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff f90a 	bl	8001300 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 80020ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ee:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 80020f0:	4b2c      	ldr	r3, [pc, #176]	; (80021a4 <uart_init+0x22c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d010      	beq.n	800211e <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 80020fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020fe:	005a      	lsls	r2, r3, #1
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	fbb2 f3f3 	udiv	r3, r2, r3
 8002106:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8002108:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	fbb3 f2f2 	udiv	r2, r3, r2
 8002112:	6879      	ldr	r1, [r7, #4]
 8002114:	fb01 f202 	mul.w	r2, r1, r2
 8002118:	1a9b      	subs	r3, r3, r2
 800211a:	64bb      	str	r3, [r7, #72]	; 0x48
 800211c:	e00d      	b.n	800213a <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 800211e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	fbb2 f3f3 	udiv	r3, r2, r3
 8002126:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 8002128:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	fbb3 f2f2 	udiv	r2, r3, r2
 8002130:	6879      	ldr	r1, [r7, #4]
 8002132:	fb01 f202 	mul.w	r2, r1, r2
 8002136:	1a9b      	subs	r3, r3, r2
 8002138:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	085b      	lsrs	r3, r3, #1
 800213e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002140:	429a      	cmp	r2, r3
 8002142:	d302      	bcc.n	800214a <uart_init+0x1d2>
        divider++;
 8002144:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002146:	3301      	adds	r3, #1
 8002148:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 800214a:	4b16      	ldr	r3, [pc, #88]	; (80021a4 <uart_init+0x22c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d00b      	beq.n	800216e <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8002156:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002158:	085b      	lsrs	r3, r3, #1
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8002160:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002162:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8002166:	4013      	ands	r3, r2
 8002168:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800216a:	4313      	orrs	r3, r2
 800216c:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 800216e:	4b0d      	ldr	r3, [pc, #52]	; (80021a4 <uart_init+0x22c>)
 8002170:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002172:	b292      	uxth	r2, r2
 8002174:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8002176:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <uart_init+0x22c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a0a      	ldr	r2, [pc, #40]	; (80021a4 <uart_init+0x22c>)
 800217c:	f043 0301 	orr.w	r3, r3, #1
 8002180:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8002182:	2201      	movs	r2, #1
 8002184:	4908      	ldr	r1, [pc, #32]	; (80021a8 <uart_init+0x230>)
 8002186:	4807      	ldr	r0, [pc, #28]	; (80021a4 <uart_init+0x22c>)
 8002188:	f7ff fdb7 	bl	8001cfa <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 800218c:	2026      	movs	r0, #38	; 0x26
 800218e:	f7ff fe5f 	bl	8001e50 <NVIC_EnableIRQ>
}
 8002192:	bf00      	nop
 8002194:	3750      	adds	r7, #80	; 0x50
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	2000002c 	.word	0x2000002c
 80021a0:	40021000 	.word	0x40021000
 80021a4:	40004400 	.word	0x40004400
 80021a8:	00050105 	.word	0x00050105

080021ac <lcd_transmit_byte>:
#include "charset.h"

/*****************************/
/*** LCD Control Functions ***/
/*****************************/
void lcd_transmit_byte(uint8_t data) {
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4603      	mov	r3, r0
 80021b4:	71fb      	strb	r3, [r7, #7]
    GPIOB->ODR &= ~(0x0001 << 6); // CS = 0 - Start Transmission
 80021b6:	4b14      	ldr	r3, [pc, #80]	; (8002208 <lcd_transmit_byte+0x5c>)
 80021b8:	8a9b      	ldrh	r3, [r3, #20]
 80021ba:	b29b      	uxth	r3, r3
 80021bc:	4a12      	ldr	r2, [pc, #72]	; (8002208 <lcd_transmit_byte+0x5c>)
 80021be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	8293      	strh	r3, [r2, #20]
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 80021c6:	bf00      	nop
 80021c8:	2102      	movs	r1, #2
 80021ca:	4810      	ldr	r0, [pc, #64]	; (800220c <lcd_transmit_byte+0x60>)
 80021cc:	f7ff fb4a 	bl	8001864 <SPI_I2S_GetFlagStatus>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d1f8      	bne.n	80021c8 <lcd_transmit_byte+0x1c>
    SPI_SendData8(SPI2, data);
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	4619      	mov	r1, r3
 80021da:	480c      	ldr	r0, [pc, #48]	; (800220c <lcd_transmit_byte+0x60>)
 80021dc:	f7ff fb2c 	bl	8001838 <SPI_SendData8>
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 80021e0:	bf00      	nop
 80021e2:	2102      	movs	r1, #2
 80021e4:	4809      	ldr	r0, [pc, #36]	; (800220c <lcd_transmit_byte+0x60>)
 80021e6:	f7ff fb3d 	bl	8001864 <SPI_I2S_GetFlagStatus>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d1f8      	bne.n	80021e2 <lcd_transmit_byte+0x36>
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - End Transmission
 80021f0:	4b05      	ldr	r3, [pc, #20]	; (8002208 <lcd_transmit_byte+0x5c>)
 80021f2:	8a9b      	ldrh	r3, [r3, #20]
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	4a04      	ldr	r2, [pc, #16]	; (8002208 <lcd_transmit_byte+0x5c>)
 80021f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	8293      	strh	r3, [r2, #20]
}
 8002200:	bf00      	nop
 8002202:	3708      	adds	r7, #8
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	48000400 	.word	0x48000400
 800220c:	40003800 	.word	0x40003800

08002210 <lcd_push_buffer>:

void lcd_push_buffer(uint8_t* buffer)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
    int i = 0;
 8002218:	2300      	movs	r3, #0
 800221a:	60fb      	str	r3, [r7, #12]

    //page 0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 800221c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002220:	8a9b      	ldrh	r3, [r3, #20]
 8002222:	b29b      	uxth	r3, r3
 8002224:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002228:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800222c:	b29b      	uxth	r3, r3
 800222e:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8002230:	2000      	movs	r0, #0
 8002232:	f7ff ffbb 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8002236:	2010      	movs	r0, #16
 8002238:	f7ff ffb8 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0xB0);      // set page address  0
 800223c:	20b0      	movs	r0, #176	; 0xb0
 800223e:	f7ff ffb5 	bl	80021ac <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8002242:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002246:	8a9b      	ldrh	r3, [r3, #20]
 8002248:	b29b      	uxth	r3, r3
 800224a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800224e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002252:	b29b      	uxth	r3, r3
 8002254:	8293      	strh	r3, [r2, #20]
    for(i=0; i<128; i++) {
 8002256:	2300      	movs	r3, #0
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	e009      	b.n	8002270 <lcd_push_buffer+0x60>
       lcd_transmit_byte(buffer[i]);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	4413      	add	r3, r2
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	4618      	mov	r0, r3
 8002266:	f7ff ffa1 	bl	80021ac <lcd_transmit_byte>
    for(i=0; i<128; i++) {
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	3301      	adds	r3, #1
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2b7f      	cmp	r3, #127	; 0x7f
 8002274:	ddf2      	ble.n	800225c <lcd_push_buffer+0x4c>
    }

    // page 1
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8002276:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800227a:	8a9b      	ldrh	r3, [r3, #20]
 800227c:	b29b      	uxth	r3, r3
 800227e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002282:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002286:	b29b      	uxth	r3, r3
 8002288:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 800228a:	2000      	movs	r0, #0
 800228c:	f7ff ff8e 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8002290:	2010      	movs	r0, #16
 8002292:	f7ff ff8b 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0xB1);      // set page address  1
 8002296:	20b1      	movs	r0, #177	; 0xb1
 8002298:	f7ff ff88 	bl	80021ac <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 800229c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80022a0:	8a9b      	ldrh	r3, [r3, #20]
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80022a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	8293      	strh	r3, [r2, #20]
    for( i = 128 ; i < 256 ; i++ ) {
 80022b0:	2380      	movs	r3, #128	; 0x80
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	e009      	b.n	80022ca <lcd_push_buffer+0xba>
       lcd_transmit_byte(buffer[i]);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	4413      	add	r3, r2
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff ff74 	bl	80021ac <lcd_transmit_byte>
    for( i = 128 ; i < 256 ; i++ ) {
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	3301      	adds	r3, #1
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2bff      	cmp	r3, #255	; 0xff
 80022ce:	ddf2      	ble.n	80022b6 <lcd_push_buffer+0xa6>
    }

    //page 2
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 80022d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80022d4:	8a9b      	ldrh	r3, [r3, #20]
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80022dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 80022e4:	2000      	movs	r0, #0
 80022e6:	f7ff ff61 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 80022ea:	2010      	movs	r0, #16
 80022ec:	f7ff ff5e 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0xB2);      // set page address  2
 80022f0:	20b2      	movs	r0, #178	; 0xb2
 80022f2:	f7ff ff5b 	bl	80021ac <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 80022f6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80022fa:	8a9b      	ldrh	r3, [r3, #20]
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002302:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002306:	b29b      	uxth	r3, r3
 8002308:	8293      	strh	r3, [r2, #20]
    for(i=256; i<384; i++) {
 800230a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	e009      	b.n	8002326 <lcd_push_buffer+0x116>
       lcd_transmit_byte(buffer[i]);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	4413      	add	r3, r2
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff ff46 	bl	80021ac <lcd_transmit_byte>
    for(i=256; i<384; i++) {
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	3301      	adds	r3, #1
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 800232c:	dbf1      	blt.n	8002312 <lcd_push_buffer+0x102>
    }

    //page 3
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 800232e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002332:	8a9b      	ldrh	r3, [r3, #20]
 8002334:	b29b      	uxth	r3, r3
 8002336:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800233a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800233e:	b29b      	uxth	r3, r3
 8002340:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8002342:	2000      	movs	r0, #0
 8002344:	f7ff ff32 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8002348:	2010      	movs	r0, #16
 800234a:	f7ff ff2f 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0xB3);      // set page address  3
 800234e:	20b3      	movs	r0, #179	; 0xb3
 8002350:	f7ff ff2c 	bl	80021ac <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8002354:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002358:	8a9b      	ldrh	r3, [r3, #20]
 800235a:	b29b      	uxth	r3, r3
 800235c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002360:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002364:	b29b      	uxth	r3, r3
 8002366:	8293      	strh	r3, [r2, #20]
    for(i=384; i<512; i++) {
 8002368:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800236c:	60fb      	str	r3, [r7, #12]
 800236e:	e009      	b.n	8002384 <lcd_push_buffer+0x174>
       lcd_transmit_byte(buffer[i]);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	4413      	add	r3, r2
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff ff17 	bl	80021ac <lcd_transmit_byte>
    for(i=384; i<512; i++) {
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	3301      	adds	r3, #1
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800238a:	dbf1      	blt.n	8002370 <lcd_push_buffer+0x160>
    }
}
 800238c:	bf00      	nop
 800238e:	bf00      	nop
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
	...

08002398 <lcd_reset>:

void lcd_reset()
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Reset Command/Data
 800239e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80023a2:	8a9b      	ldrh	r3, [r3, #20]
 80023a4:	b29b      	uxth	r3, r3
 80023a6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80023aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	8293      	strh	r3, [r2, #20]
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - Reset C/S
 80023b2:	4b2f      	ldr	r3, [pc, #188]	; (8002470 <lcd_reset+0xd8>)
 80023b4:	8a9b      	ldrh	r3, [r3, #20]
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	4a2d      	ldr	r2, [pc, #180]	; (8002470 <lcd_reset+0xd8>)
 80023ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023be:	b29b      	uxth	r3, r3
 80023c0:	8293      	strh	r3, [r2, #20]

    GPIOB->ODR &= ~(0x0001 << 14); // RESET = 0 - Reset Display
 80023c2:	4b2b      	ldr	r3, [pc, #172]	; (8002470 <lcd_reset+0xd8>)
 80023c4:	8a9b      	ldrh	r3, [r3, #20]
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	4a29      	ldr	r2, [pc, #164]	; (8002470 <lcd_reset+0xd8>)
 80023ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 4680 ; i++) { asm("nop"); }; // Wait
 80023d2:	2300      	movs	r3, #0
 80023d4:	607b      	str	r3, [r7, #4]
 80023d6:	e003      	b.n	80023e0 <lcd_reset+0x48>
 80023d8:	bf00      	nop
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	3301      	adds	r3, #1
 80023de:	607b      	str	r3, [r7, #4]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f241 2247 	movw	r2, #4679	; 0x1247
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d9f6      	bls.n	80023d8 <lcd_reset+0x40>
    GPIOB->ODR |=  (0x0001 << 14); // RESET = 1 - Stop Reset
 80023ea:	4b21      	ldr	r3, [pc, #132]	; (8002470 <lcd_reset+0xd8>)
 80023ec:	8a9b      	ldrh	r3, [r3, #20]
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	4a1f      	ldr	r2, [pc, #124]	; (8002470 <lcd_reset+0xd8>)
 80023f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 390000 ; i++) { asm("nop"); }; // Wait
 80023fa:	2300      	movs	r3, #0
 80023fc:	603b      	str	r3, [r7, #0]
 80023fe:	e003      	b.n	8002408 <lcd_reset+0x70>
 8002400:	bf00      	nop
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	3301      	adds	r3, #1
 8002406:	603b      	str	r3, [r7, #0]
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	4a1a      	ldr	r2, [pc, #104]	; (8002474 <lcd_reset+0xdc>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d9f7      	bls.n	8002400 <lcd_reset+0x68>

    // Configure Display
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8002410:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002414:	8a9b      	ldrh	r3, [r3, #20]
 8002416:	b29b      	uxth	r3, r3
 8002418:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800241c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002420:	b29b      	uxth	r3, r3
 8002422:	8293      	strh	r3, [r2, #20]

    lcd_transmit_byte(0xAE);  // Turn off display
 8002424:	20ae      	movs	r0, #174	; 0xae
 8002426:	f7ff fec1 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0xA2);  // Set bias voltage to 1/9
 800242a:	20a2      	movs	r0, #162	; 0xa2
 800242c:	f7ff febe 	bl	80021ac <lcd_transmit_byte>

    lcd_transmit_byte(0xA0);  // Set display RAM address normal
 8002430:	20a0      	movs	r0, #160	; 0xa0
 8002432:	f7ff febb 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0xC8);  // Set update direction
 8002436:	20c8      	movs	r0, #200	; 0xc8
 8002438:	f7ff feb8 	bl	80021ac <lcd_transmit_byte>

    lcd_transmit_byte(0x22);  // Set internal resistor ratio
 800243c:	2022      	movs	r0, #34	; 0x22
 800243e:	f7ff feb5 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0x2F);  // Set operating mode
 8002442:	202f      	movs	r0, #47	; 0x2f
 8002444:	f7ff feb2 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0x40);  // Set start line address
 8002448:	2040      	movs	r0, #64	; 0x40
 800244a:	f7ff feaf 	bl	80021ac <lcd_transmit_byte>

    lcd_transmit_byte(0xAF);  // Turn on display
 800244e:	20af      	movs	r0, #175	; 0xaf
 8002450:	f7ff feac 	bl	80021ac <lcd_transmit_byte>

    lcd_transmit_byte(0x81);  // Set output voltage
 8002454:	2081      	movs	r0, #129	; 0x81
 8002456:	f7ff fea9 	bl	80021ac <lcd_transmit_byte>
    lcd_transmit_byte(0x17);  // Set contrast
 800245a:	2017      	movs	r0, #23
 800245c:	f7ff fea6 	bl	80021ac <lcd_transmit_byte>

    lcd_transmit_byte(0xA6);  // Set normal mode
 8002460:	20a6      	movs	r0, #166	; 0xa6
 8002462:	f7ff fea3 	bl	80021ac <lcd_transmit_byte>
}
 8002466:	bf00      	nop
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	48000400 	.word	0x48000400
 8002474:	0005f36f 	.word	0x0005f36f

08002478 <init_spi_lcd>:

void init_spi_lcd() {
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
    // Enable Clocks
    RCC->AHBENR  |= 0x00020000 | 0x00040000;    // Enable Clock for GPIO Banks A and B
 800247c:	4b9d      	ldr	r3, [pc, #628]	; (80026f4 <init_spi_lcd+0x27c>)
 800247e:	695b      	ldr	r3, [r3, #20]
 8002480:	4a9c      	ldr	r2, [pc, #624]	; (80026f4 <init_spi_lcd+0x27c>)
 8002482:	f443 23c0 	orr.w	r3, r3, #393216	; 0x60000
 8002486:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= 0x00004000;                 // Enable Clock for SPI2
 8002488:	4b9a      	ldr	r3, [pc, #616]	; (80026f4 <init_spi_lcd+0x27c>)
 800248a:	69db      	ldr	r3, [r3, #28]
 800248c:	4a99      	ldr	r2, [pc, #612]	; (80026f4 <init_spi_lcd+0x27c>)
 800248e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002492:	61d3      	str	r3, [r2, #28]

    // Connect pins to SPI2
    GPIOB->AFR[13 >> 0x03] &= ~(0x0000000F << ((13 & 0x00000007) * 4)); // Clear alternate function for PB13
 8002494:	4b98      	ldr	r3, [pc, #608]	; (80026f8 <init_spi_lcd+0x280>)
 8002496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002498:	4a97      	ldr	r2, [pc, #604]	; (80026f8 <init_spi_lcd+0x280>)
 800249a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800249e:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[13 >> 0x03] |=  (0x00000005 << ((13 & 0x00000007) * 4)); // Set alternate 5 function for PB13 - SCLK
 80024a0:	4b95      	ldr	r3, [pc, #596]	; (80026f8 <init_spi_lcd+0x280>)
 80024a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a4:	4a94      	ldr	r2, [pc, #592]	; (80026f8 <init_spi_lcd+0x280>)
 80024a6:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 80024aa:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] &= ~(0x0000000F << ((15 & 0x00000007) * 4)); // Clear alternate function for PB15
 80024ac:	4b92      	ldr	r3, [pc, #584]	; (80026f8 <init_spi_lcd+0x280>)
 80024ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b0:	4a91      	ldr	r2, [pc, #580]	; (80026f8 <init_spi_lcd+0x280>)
 80024b2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80024b6:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] |=  (0x00000005 << ((15 & 0x00000007) * 4)); // Set alternate 5 function for PB15 - MOSI
 80024b8:	4b8f      	ldr	r3, [pc, #572]	; (80026f8 <init_spi_lcd+0x280>)
 80024ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024bc:	4a8e      	ldr	r2, [pc, #568]	; (80026f8 <init_spi_lcd+0x280>)
 80024be:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 80024c2:	6253      	str	r3, [r2, #36]	; 0x24

    // Configure pins PB13 and PB15 for 10 MHz alternate function
    GPIOB->OSPEEDR &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear speed register
 80024c4:	4b8c      	ldr	r3, [pc, #560]	; (80026f8 <init_spi_lcd+0x280>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	4a8b      	ldr	r2, [pc, #556]	; (80026f8 <init_spi_lcd+0x280>)
 80024ca:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 80024ce:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (13 * 2) | 0x00000001 << (15 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 80024d0:	4b89      	ldr	r3, [pc, #548]	; (80026f8 <init_spi_lcd+0x280>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	4a88      	ldr	r2, [pc, #544]	; (80026f8 <init_spi_lcd+0x280>)
 80024d6:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 80024da:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (13)     | 0x0001     << (15));        // Clear output type register
 80024dc:	4b86      	ldr	r3, [pc, #536]	; (80026f8 <init_spi_lcd+0x280>)
 80024de:	889b      	ldrh	r3, [r3, #4]
 80024e0:	b29a      	uxth	r2, r3
 80024e2:	4985      	ldr	r1, [pc, #532]	; (80026f8 <init_spi_lcd+0x280>)
 80024e4:	f645 73ff 	movw	r3, #24575	; 0x5fff
 80024e8:	4013      	ands	r3, r2
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	808b      	strh	r3, [r1, #4]
    GPIOB->OTYPER  |=  (0x0000     << (13)     | 0x0000     << (15));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80024ee:	4a82      	ldr	r2, [pc, #520]	; (80026f8 <init_spi_lcd+0x280>)
 80024f0:	4b81      	ldr	r3, [pc, #516]	; (80026f8 <init_spi_lcd+0x280>)
 80024f2:	8892      	ldrh	r2, [r2, #4]
 80024f4:	b292      	uxth	r2, r2
 80024f6:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear mode register
 80024f8:	4b7f      	ldr	r3, [pc, #508]	; (80026f8 <init_spi_lcd+0x280>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a7e      	ldr	r2, [pc, #504]	; (80026f8 <init_spi_lcd+0x280>)
 80024fe:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8002502:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000002 << (13 * 2) | 0x00000002 << (15 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8002504:	4b7c      	ldr	r3, [pc, #496]	; (80026f8 <init_spi_lcd+0x280>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a7b      	ldr	r2, [pc, #492]	; (80026f8 <init_spi_lcd+0x280>)
 800250a:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 800250e:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear push/pull register
 8002510:	4b79      	ldr	r3, [pc, #484]	; (80026f8 <init_spi_lcd+0x280>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	4a78      	ldr	r2, [pc, #480]	; (80026f8 <init_spi_lcd+0x280>)
 8002516:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 800251a:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (13 * 2) | 0x00000000 << (15 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 800251c:	4b76      	ldr	r3, [pc, #472]	; (80026f8 <init_spi_lcd+0x280>)
 800251e:	4a76      	ldr	r2, [pc, #472]	; (80026f8 <init_spi_lcd+0x280>)
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	60d3      	str	r3, [r2, #12]

    // Initialize REEST, nCS, and A0
    // Configure pins PB6 and PB14 for 10 MHz output
    GPIOB->OSPEEDR &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear speed register
 8002524:	4b74      	ldr	r3, [pc, #464]	; (80026f8 <init_spi_lcd+0x280>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	4a73      	ldr	r2, [pc, #460]	; (80026f8 <init_spi_lcd+0x280>)
 800252a:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 800252e:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8002530:	4b71      	ldr	r3, [pc, #452]	; (80026f8 <init_spi_lcd+0x280>)
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	4a70      	ldr	r2, [pc, #448]	; (80026f8 <init_spi_lcd+0x280>)
 8002536:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 800253a:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (6)     | 0x0001     << (14));        // Clear output type register
 800253c:	4b6e      	ldr	r3, [pc, #440]	; (80026f8 <init_spi_lcd+0x280>)
 800253e:	889b      	ldrh	r3, [r3, #4]
 8002540:	b29b      	uxth	r3, r3
 8002542:	4a6d      	ldr	r2, [pc, #436]	; (80026f8 <init_spi_lcd+0x280>)
 8002544:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002548:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800254c:	b29b      	uxth	r3, r3
 800254e:	8093      	strh	r3, [r2, #4]
    GPIOB->OTYPER  |=  (0x0000     << (6)     | 0x0000     << (14));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8002550:	4a69      	ldr	r2, [pc, #420]	; (80026f8 <init_spi_lcd+0x280>)
 8002552:	4b69      	ldr	r3, [pc, #420]	; (80026f8 <init_spi_lcd+0x280>)
 8002554:	8892      	ldrh	r2, [r2, #4]
 8002556:	b292      	uxth	r2, r2
 8002558:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear mode register
 800255a:	4b67      	ldr	r3, [pc, #412]	; (80026f8 <init_spi_lcd+0x280>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a66      	ldr	r2, [pc, #408]	; (80026f8 <init_spi_lcd+0x280>)
 8002560:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8002564:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8002566:	4b64      	ldr	r3, [pc, #400]	; (80026f8 <init_spi_lcd+0x280>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a63      	ldr	r2, [pc, #396]	; (80026f8 <init_spi_lcd+0x280>)
 800256c:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 8002570:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear push/pull register
 8002572:	4b61      	ldr	r3, [pc, #388]	; (80026f8 <init_spi_lcd+0x280>)
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	4a60      	ldr	r2, [pc, #384]	; (80026f8 <init_spi_lcd+0x280>)
 8002578:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 800257c:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (6 * 2) | 0x00000000 << (14 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 800257e:	4b5e      	ldr	r3, [pc, #376]	; (80026f8 <init_spi_lcd+0x280>)
 8002580:	4a5d      	ldr	r2, [pc, #372]	; (80026f8 <init_spi_lcd+0x280>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	60d3      	str	r3, [r2, #12]
    // Configure pin PA8 for 10 MHz output
    GPIOA->OSPEEDR &= ~0x00000003 << (8 * 2);    // Clear speed register
 8002586:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002590:	0c9b      	lsrs	r3, r3, #18
 8002592:	049b      	lsls	r3, r3, #18
 8002594:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  0x00000001 << (8 * 2);    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8002596:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80025a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a4:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~0x0001     << (8);        // Clear output type register
 80025a6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80025aa:	889b      	ldrh	r3, [r3, #4]
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80025b2:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80025b6:	f023 0301 	bic.w	r3, r3, #1
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  0x0000     << (8);        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80025be:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80025c2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80025c6:	8892      	ldrh	r2, [r2, #4]
 80025c8:	b292      	uxth	r2, r2
 80025ca:	809a      	strh	r2, [r3, #4]


    GPIOA->MODER   &= ~0x00000003 << (8 * 2);    // Clear mode register
 80025cc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80025d6:	0c9b      	lsrs	r3, r3, #18
 80025d8:	049b      	lsls	r3, r3, #18
 80025da:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  0x00000001 << (8 * 2);    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 80025dc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80025e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025ea:	6013      	str	r3, [r2, #0]

    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // This is needed for UART to work. It makes no sense.
 80025ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80025f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025fa:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));
 80025fc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002606:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800260a:	6013      	str	r3, [r2, #0]

    GPIOA->PUPDR   &= ~0x00000003 << (8 * 2);    // Clear push/pull register
 800260c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002616:	0c9b      	lsrs	r3, r3, #18
 8002618:	049b      	lsls	r3, r3, #18
 800261a:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  0x00000000 << (8 * 2);    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 800261c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002620:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	60d3      	str	r3, [r2, #12]

    GPIOB->ODR |=  (0x0001 << 6); // CS = 1
 8002628:	4b33      	ldr	r3, [pc, #204]	; (80026f8 <init_spi_lcd+0x280>)
 800262a:	8a9b      	ldrh	r3, [r3, #20]
 800262c:	b29b      	uxth	r3, r3
 800262e:	4a32      	ldr	r2, [pc, #200]	; (80026f8 <init_spi_lcd+0x280>)
 8002630:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002634:	b29b      	uxth	r3, r3
 8002636:	8293      	strh	r3, [r2, #20]

    // Configure SPI2
    SPI2->CR1 &= 0x3040; // Clear CR1 Register
 8002638:	4b30      	ldr	r3, [pc, #192]	; (80026fc <init_spi_lcd+0x284>)
 800263a:	881b      	ldrh	r3, [r3, #0]
 800263c:	b29b      	uxth	r3, r3
 800263e:	4a2f      	ldr	r2, [pc, #188]	; (80026fc <init_spi_lcd+0x284>)
 8002640:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8002644:	b29b      	uxth	r3, r3
 8002646:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Configure direction (0x0000 - 2 Lines Full Duplex, 0x0400 - 2 Lines RX Only, 0x8000 - 1 Line RX, 0xC000 - 1 Line TX)
 8002648:	4a2c      	ldr	r2, [pc, #176]	; (80026fc <init_spi_lcd+0x284>)
 800264a:	4b2c      	ldr	r3, [pc, #176]	; (80026fc <init_spi_lcd+0x284>)
 800264c:	8812      	ldrh	r2, [r2, #0]
 800264e:	b292      	uxth	r2, r2
 8002650:	801a      	strh	r2, [r3, #0]
    SPI2->CR1 |= 0x0104; // Configure mode (0x0000 - Slave, 0x0104 - Master)
 8002652:	4b2a      	ldr	r3, [pc, #168]	; (80026fc <init_spi_lcd+0x284>)
 8002654:	881b      	ldrh	r3, [r3, #0]
 8002656:	b29b      	uxth	r3, r3
 8002658:	4a28      	ldr	r2, [pc, #160]	; (80026fc <init_spi_lcd+0x284>)
 800265a:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 800265e:	b29b      	uxth	r3, r3
 8002660:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0002; // Configure clock polarity (0x0000 - Low, 0x0002 - High)
 8002662:	4b26      	ldr	r3, [pc, #152]	; (80026fc <init_spi_lcd+0x284>)
 8002664:	881b      	ldrh	r3, [r3, #0]
 8002666:	b29b      	uxth	r3, r3
 8002668:	4a24      	ldr	r2, [pc, #144]	; (80026fc <init_spi_lcd+0x284>)
 800266a:	f043 0302 	orr.w	r3, r3, #2
 800266e:	b29b      	uxth	r3, r3
 8002670:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0001; // Configure clock phase (0x0000 - 1 Edge, 0x0001 - 2 Edge)
 8002672:	4b22      	ldr	r3, [pc, #136]	; (80026fc <init_spi_lcd+0x284>)
 8002674:	881b      	ldrh	r3, [r3, #0]
 8002676:	b29b      	uxth	r3, r3
 8002678:	4a20      	ldr	r2, [pc, #128]	; (80026fc <init_spi_lcd+0x284>)
 800267a:	f043 0301 	orr.w	r3, r3, #1
 800267e:	b29b      	uxth	r3, r3
 8002680:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0200; // Configure chip select (0x0000 - Hardware based, 0x0200 - Software based)
 8002682:	4b1e      	ldr	r3, [pc, #120]	; (80026fc <init_spi_lcd+0x284>)
 8002684:	881b      	ldrh	r3, [r3, #0]
 8002686:	b29b      	uxth	r3, r3
 8002688:	4a1c      	ldr	r2, [pc, #112]	; (80026fc <init_spi_lcd+0x284>)
 800268a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800268e:	b29b      	uxth	r3, r3
 8002690:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0008; // Set Baud Rate Prescaler (0x0000 - 2, 0x0008 - 4, 0x0018 - 8, 0x0020 - 16, 0x0028 - 32, 0x0028 - 64, 0x0030 - 128, 0x0038 - 128)
 8002692:	4b1a      	ldr	r3, [pc, #104]	; (80026fc <init_spi_lcd+0x284>)
 8002694:	881b      	ldrh	r3, [r3, #0]
 8002696:	b29b      	uxth	r3, r3
 8002698:	4a18      	ldr	r2, [pc, #96]	; (80026fc <init_spi_lcd+0x284>)
 800269a:	f043 0308 	orr.w	r3, r3, #8
 800269e:	b29b      	uxth	r3, r3
 80026a0:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Set Bit Order (0x0000 - MSB First, 0x0080 - LSB First)
 80026a2:	4a16      	ldr	r2, [pc, #88]	; (80026fc <init_spi_lcd+0x284>)
 80026a4:	4b15      	ldr	r3, [pc, #84]	; (80026fc <init_spi_lcd+0x284>)
 80026a6:	8812      	ldrh	r2, [r2, #0]
 80026a8:	b292      	uxth	r2, r2
 80026aa:	801a      	strh	r2, [r3, #0]
    SPI2->CR2 &= ~0x0F00; // Clear CR2 Register
 80026ac:	4b13      	ldr	r3, [pc, #76]	; (80026fc <init_spi_lcd+0x284>)
 80026ae:	889b      	ldrh	r3, [r3, #4]
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	4a12      	ldr	r2, [pc, #72]	; (80026fc <init_spi_lcd+0x284>)
 80026b4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x0700; // Set Number of Bits (0x0300 - 4, 0x0400 - 5, 0x0500 - 6, ...);
 80026bc:	4b0f      	ldr	r3, [pc, #60]	; (80026fc <init_spi_lcd+0x284>)
 80026be:	889b      	ldrh	r3, [r3, #4]
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	4a0e      	ldr	r2, [pc, #56]	; (80026fc <init_spi_lcd+0x284>)
 80026c4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	8093      	strh	r3, [r2, #4]
    SPI2->I2SCFGR &= ~0x0800; // Disable I2S
 80026cc:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <init_spi_lcd+0x284>)
 80026ce:	8b9b      	ldrh	r3, [r3, #28]
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	4a0a      	ldr	r2, [pc, #40]	; (80026fc <init_spi_lcd+0x284>)
 80026d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80026d8:	b29b      	uxth	r3, r3
 80026da:	8393      	strh	r3, [r2, #28]
    SPI2->CRCPR = 7; // Set CRC polynomial order
 80026dc:	4b07      	ldr	r3, [pc, #28]	; (80026fc <init_spi_lcd+0x284>)
 80026de:	2207      	movs	r2, #7
 80026e0:	821a      	strh	r2, [r3, #16]
    SPI2->CR2 &= ~0x1000;
 80026e2:	4b06      	ldr	r3, [pc, #24]	; (80026fc <init_spi_lcd+0x284>)
 80026e4:	889b      	ldrh	r3, [r3, #4]
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	4a04      	ldr	r2, [pc, #16]	; (80026fc <init_spi_lcd+0x284>)
 80026ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	e006      	b.n	8002700 <init_spi_lcd+0x288>
 80026f2:	bf00      	nop
 80026f4:	40021000 	.word	0x40021000
 80026f8:	48000400 	.word	0x48000400
 80026fc:	40003800 	.word	0x40003800
 8002700:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x1000; // Configure RXFIFO return at (0x0000 - Half-full (16 bits), 0x1000 - Quarter-full (8 bits))
 8002702:	4b0a      	ldr	r3, [pc, #40]	; (800272c <init_spi_lcd+0x2b4>)
 8002704:	889b      	ldrh	r3, [r3, #4]
 8002706:	b29b      	uxth	r3, r3
 8002708:	4a08      	ldr	r2, [pc, #32]	; (800272c <init_spi_lcd+0x2b4>)
 800270a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800270e:	b29b      	uxth	r3, r3
 8002710:	8093      	strh	r3, [r2, #4]
    SPI2->CR1 |= 0x0040; // Enable SPI2
 8002712:	4b06      	ldr	r3, [pc, #24]	; (800272c <init_spi_lcd+0x2b4>)
 8002714:	881b      	ldrh	r3, [r3, #0]
 8002716:	b29b      	uxth	r3, r3
 8002718:	4a04      	ldr	r2, [pc, #16]	; (800272c <init_spi_lcd+0x2b4>)
 800271a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800271e:	b29b      	uxth	r3, r3
 8002720:	8013      	strh	r3, [r2, #0]

    lcd_reset();
 8002722:	f7ff fe39 	bl	8002398 <lcd_reset>
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	40003800 	.word	0x40003800

08002730 <generate_line_buff>:

void generate_line_buff(uint8_t * str, uint8_t * linebuff, uint16_t bufflen){
 8002730:	b480      	push	{r7}
 8002732:	b087      	sub	sp, #28
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	4613      	mov	r3, r2
 800273c:	80fb      	strh	r3, [r7, #6]
    uint8_t idx;
    //convert each character to a 5+1 (CHAR_WIDTH) slices and add it to the line buffer
    for(int i = 0; i<bufflen; i++){
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
 8002742:	e06d      	b.n	8002820 <generate_line_buff+0xf0>
        if (str[i] == '\0'){
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	4413      	add	r3, r2
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d06c      	beq.n	800282a <generate_line_buff+0xfa>
            break;
        }
        idx = CHAR_WIDTH*i;
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	b2db      	uxtb	r3, r3
 8002754:	461a      	mov	r2, r3
 8002756:	0052      	lsls	r2, r2, #1
 8002758:	4413      	add	r3, r2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	74fb      	strb	r3, [r7, #19]
        linebuff[idx] = character_data[str[i]-0x20][0];
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	4413      	add	r3, r2
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	f1a3 0220 	sub.w	r2, r3, #32
 800276a:	7cfb      	ldrb	r3, [r7, #19]
 800276c:	68b9      	ldr	r1, [r7, #8]
 800276e:	4419      	add	r1, r3
 8002770:	4831      	ldr	r0, [pc, #196]	; (8002838 <generate_line_buff+0x108>)
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	4403      	add	r3, r0
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	700b      	strb	r3, [r1, #0]
        linebuff[idx+1] = character_data[str[i]-0x20][1];
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	4413      	add	r3, r2
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	f1a3 0220 	sub.w	r2, r3, #32
 800278a:	7cfb      	ldrb	r3, [r7, #19]
 800278c:	3301      	adds	r3, #1
 800278e:	68b9      	ldr	r1, [r7, #8]
 8002790:	4419      	add	r1, r3
 8002792:	4829      	ldr	r0, [pc, #164]	; (8002838 <generate_line_buff+0x108>)
 8002794:	4613      	mov	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	4403      	add	r3, r0
 800279c:	3301      	adds	r3, #1
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	700b      	strb	r3, [r1, #0]
        linebuff[idx+2] = character_data[str[i]-0x20][2];
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	68fa      	ldr	r2, [r7, #12]
 80027a6:	4413      	add	r3, r2
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	f1a3 0220 	sub.w	r2, r3, #32
 80027ae:	7cfb      	ldrb	r3, [r7, #19]
 80027b0:	3302      	adds	r3, #2
 80027b2:	68b9      	ldr	r1, [r7, #8]
 80027b4:	4419      	add	r1, r3
 80027b6:	4820      	ldr	r0, [pc, #128]	; (8002838 <generate_line_buff+0x108>)
 80027b8:	4613      	mov	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	4403      	add	r3, r0
 80027c0:	3302      	adds	r3, #2
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	700b      	strb	r3, [r1, #0]
        linebuff[idx+3] = character_data[str[i]-0x20][3];
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	68fa      	ldr	r2, [r7, #12]
 80027ca:	4413      	add	r3, r2
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	f1a3 0220 	sub.w	r2, r3, #32
 80027d2:	7cfb      	ldrb	r3, [r7, #19]
 80027d4:	3303      	adds	r3, #3
 80027d6:	68b9      	ldr	r1, [r7, #8]
 80027d8:	4419      	add	r1, r3
 80027da:	4817      	ldr	r0, [pc, #92]	; (8002838 <generate_line_buff+0x108>)
 80027dc:	4613      	mov	r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	4413      	add	r3, r2
 80027e2:	4403      	add	r3, r0
 80027e4:	3303      	adds	r3, #3
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	700b      	strb	r3, [r1, #0]
        linebuff[idx+4] = character_data[str[i]-0x20][4];
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	4413      	add	r3, r2
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	f1a3 0220 	sub.w	r2, r3, #32
 80027f6:	7cfb      	ldrb	r3, [r7, #19]
 80027f8:	3304      	adds	r3, #4
 80027fa:	68b9      	ldr	r1, [r7, #8]
 80027fc:	4419      	add	r1, r3
 80027fe:	480e      	ldr	r0, [pc, #56]	; (8002838 <generate_line_buff+0x108>)
 8002800:	4613      	mov	r3, r2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	4413      	add	r3, r2
 8002806:	4403      	add	r3, r0
 8002808:	3304      	adds	r3, #4
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	700b      	strb	r3, [r1, #0]
        linebuff[idx+5] = 0x00;
 800280e:	7cfb      	ldrb	r3, [r7, #19]
 8002810:	3305      	adds	r3, #5
 8002812:	68ba      	ldr	r2, [r7, #8]
 8002814:	4413      	add	r3, r2
 8002816:	2200      	movs	r2, #0
 8002818:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i<bufflen; i++){
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	3301      	adds	r3, #1
 800281e:	617b      	str	r3, [r7, #20]
 8002820:	88fb      	ldrh	r3, [r7, #6]
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	429a      	cmp	r2, r3
 8002826:	db8d      	blt.n	8002744 <generate_line_buff+0x14>
    }
}
 8002828:	e000      	b.n	800282c <generate_line_buff+0xfc>
            break;
 800282a:	bf00      	nop
}
 800282c:	bf00      	nop
 800282e:	371c      	adds	r7, #28
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr
 8002838:	0800623c 	.word	0x0800623c

0800283c <write_line_buff>:

void write_line_buff(uint8_t * linebuff, uint8_t * lcdbuff, uint8_t xoffset, uint8_t yoffset, uint8_t scrollena){
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	4611      	mov	r1, r2
 8002848:	461a      	mov	r2, r3
 800284a:	460b      	mov	r3, r1
 800284c:	71fb      	strb	r3, [r7, #7]
 800284e:	4613      	mov	r3, r2
 8002850:	71bb      	strb	r3, [r7, #6]
    //  y offset refers to the line offset
    //note:     String will be capped, if it is longer than LCD_LINE_SIZE slices (i.e. 1 line)
    //note2:    String will be capped, if it exceeds size of lcdBuffer.
    //note3:    If scrolling is enabled, the LCD line will wrap around when xoffset is large enough.
    //          Otherwise, it will be capped.
    if (scrollena > 0){
 8002852:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d019      	beq.n	800288e <write_line_buff+0x52>
        for(uint8_t idx = 0; idx<LCD_LINE_SIZE; idx++){
 800285a:	2300      	movs	r3, #0
 800285c:	75fb      	strb	r3, [r7, #23]
 800285e:	e011      	b.n	8002884 <write_line_buff+0x48>
            lcdbuff[idx+yoffset*LCD_LINE_SIZE] = linebuff[(idx + xoffset) & LCD_LINE_BUFF_SIZE-1];
 8002860:	7dfa      	ldrb	r2, [r7, #23]
 8002862:	79fb      	ldrb	r3, [r7, #7]
 8002864:	4413      	add	r3, r2
 8002866:	b2db      	uxtb	r3, r3
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	441a      	add	r2, r3
 800286c:	7df9      	ldrb	r1, [r7, #23]
 800286e:	79bb      	ldrb	r3, [r7, #6]
 8002870:	01db      	lsls	r3, r3, #7
 8002872:	440b      	add	r3, r1
 8002874:	4619      	mov	r1, r3
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	440b      	add	r3, r1
 800287a:	7812      	ldrb	r2, [r2, #0]
 800287c:	701a      	strb	r2, [r3, #0]
        for(uint8_t idx = 0; idx<LCD_LINE_SIZE; idx++){
 800287e:	7dfb      	ldrb	r3, [r7, #23]
 8002880:	3301      	adds	r3, #1
 8002882:	75fb      	strb	r3, [r7, #23]
 8002884:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002888:	2b00      	cmp	r3, #0
 800288a:	dae9      	bge.n	8002860 <write_line_buff+0x24>
        }
    }else{
        memcpy(lcdbuff + xoffset+yoffset*LCD_LINE_SIZE, linebuff, sizeof(uint8_t) * LCD_LINE_SIZE-xoffset);
    }

}
 800288c:	e00c      	b.n	80028a8 <write_line_buff+0x6c>
        memcpy(lcdbuff + xoffset+yoffset*LCD_LINE_SIZE, linebuff, sizeof(uint8_t) * LCD_LINE_SIZE-xoffset);
 800288e:	79fb      	ldrb	r3, [r7, #7]
 8002890:	79ba      	ldrb	r2, [r7, #6]
 8002892:	01d2      	lsls	r2, r2, #7
 8002894:	4413      	add	r3, r2
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	18d0      	adds	r0, r2, r3
 800289a:	79fb      	ldrb	r3, [r7, #7]
 800289c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80028a0:	461a      	mov	r2, r3
 80028a2:	68f9      	ldr	r1, [r7, #12]
 80028a4:	f000 fc88 	bl	80031b8 <memcpy>
}
 80028a8:	bf00      	nop
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <lcd_write_string>:

void lcd_write_string(uint8_t * str, uint8_t * lcdBuff, uint8_t xoffset, uint8_t yoffset){
 80028b0:	b590      	push	{r4, r7, lr}
 80028b2:	b0c7      	sub	sp, #284	; 0x11c
 80028b4:	af02      	add	r7, sp, #8
 80028b6:	f507 7488 	add.w	r4, r7, #272	; 0x110
 80028ba:	f5a4 7482 	sub.w	r4, r4, #260	; 0x104
 80028be:	6020      	str	r0, [r4, #0]
 80028c0:	f507 7088 	add.w	r0, r7, #272	; 0x110
 80028c4:	f5a0 7084 	sub.w	r0, r0, #264	; 0x108
 80028c8:	6001      	str	r1, [r0, #0]
 80028ca:	4619      	mov	r1, r3
 80028cc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80028d0:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80028d4:	701a      	strb	r2, [r3, #0]
 80028d6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80028da:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 80028de:	460a      	mov	r2, r1
 80028e0:	701a      	strb	r2, [r3, #0]
    uint8_t lineBuff[256];
    memset(lineBuff,0x00,256);
 80028e2:	f107 0310 	add.w	r3, r7, #16
 80028e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028ea:	2100      	movs	r1, #0
 80028ec:	4618      	mov	r0, r3
 80028ee:	f000 fc71 	bl	80031d4 <memset>
    //render a string and add to the line buffer (256 slices long)
    generate_line_buff(str, lineBuff, 255);
 80028f2:	f107 0110 	add.w	r1, r7, #16
 80028f6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80028fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80028fe:	22ff      	movs	r2, #255	; 0xff
 8002900:	6818      	ldr	r0, [r3, #0]
 8002902:	f7ff ff15 	bl	8002730 <generate_line_buff>
    //add line buffer to LCD buffer at a specific x,y position
    //  (horizontal scrolling is always disabled!)
    write_line_buff(lineBuff, lcdBuff, xoffset, yoffset, 0);
 8002906:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800290a:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 800290e:	781c      	ldrb	r4, [r3, #0]
 8002910:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002914:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002918:	781a      	ldrb	r2, [r3, #0]
 800291a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800291e:	f5a3 7184 	sub.w	r1, r3, #264	; 0x108
 8002922:	f107 0010 	add.w	r0, r7, #16
 8002926:	2300      	movs	r3, #0
 8002928:	9300      	str	r3, [sp, #0]
 800292a:	4623      	mov	r3, r4
 800292c:	6809      	ldr	r1, [r1, #0]
 800292e:	f7ff ff85 	bl	800283c <write_line_buff>
}
 8002932:	bf00      	nop
 8002934:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002938:	46bd      	mov	sp, r7
 800293a:	bd90      	pop	{r4, r7, pc}

0800293c <ADC_setup_pA>:
uint16_t volatile adc2;
uint8_t volatile ADCupdate=0;
uint32_t map1=0;
uint32_t map2=0;

void ADC_setup_pA(void){
 800293c:	b580      	push	{r7, lr}
 800293e:	b08a      	sub	sp, #40	; 0x28
 8002940:	af00      	add	r7, sp, #0
	RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div8); //adc clk
 8002942:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8002946:	f7fe feef 	bl	8001728 <RCC_ADCCLKConfig>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE); //enable adc
 800294a:	2101      	movs	r1, #1
 800294c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002950:	f7fe ff12 	bl	8001778 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE); //gpio clock
 8002954:	2101      	movs	r1, #1
 8002956:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800295a:	f7fe ff0d 	bl	8001778 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructAll; // Define typedef struct for setting pins
	GPIO_StructInit(&GPIO_InitStructAll); // Initialize GPIO struct
 800295e:	f107 0320 	add.w	r3, r7, #32
 8002962:	4618      	mov	r0, r3
 8002964:	f7fe fc68 	bl	8001238 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_AN; // Set as input
 8002968:	2303      	movs	r3, #3
 800296a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN; // Set as pull down
 800296e:	2302      	movs	r3, #2
 8002970:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_0; // Set so the configuration is on pin 4
 8002974:	2301      	movs	r3, #1
 8002976:	623b      	str	r3, [r7, #32]
	GPIO_Init(GPIOA, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 8002978:	f107 0320 	add.w	r3, r7, #32
 800297c:	4619      	mov	r1, r3
 800297e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002982:	f7fe fbc3 	bl	800110c <GPIO_Init>
	GPIO_StructInit(&GPIO_InitStructAll); // Initialize GPIO struct
 8002986:	f107 0320 	add.w	r3, r7, #32
 800298a:	4618      	mov	r0, r3
 800298c:	f7fe fc54 	bl	8001238 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_AN; // Set as input
 8002990:	2303      	movs	r3, #3
 8002992:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN; // Set as pull down
 8002996:	2302      	movs	r3, #2
 8002998:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_1; // Set so the configuration is on pin 4
 800299c:	2302      	movs	r3, #2
 800299e:	623b      	str	r3, [r7, #32]
	GPIO_Init(GPIOA, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 80029a0:	f107 0320 	add.w	r3, r7, #32
 80029a4:	4619      	mov	r1, r3
 80029a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029aa:	f7fe fbaf 	bl	800110c <GPIO_Init>
	ADC_InitTypeDef ADC_InitStructAll; //struct for adc config
	ADC_StructInit(&ADC_InitStructAll); //settings for the adc
 80029ae:	463b      	mov	r3, r7
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7fe f98b 	bl	8000ccc <ADC_StructInit>
	ADC_InitStructAll.ADC_ContinuousConvMode = DISABLE;
 80029b6:	2300      	movs	r3, #0
 80029b8:	603b      	str	r3, [r7, #0]
	ADC_InitStructAll.ADC_Resolution = ADC_Resolution_12b;
 80029ba:	2300      	movs	r3, #0
 80029bc:	607b      	str	r3, [r7, #4]
	ADC_InitStructAll.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 80029be:	2300      	movs	r3, #0
 80029c0:	60fb      	str	r3, [r7, #12]
	ADC_InitStructAll.ADC_DataAlign = ADC_DataAlign_Right;
 80029c2:	2300      	movs	r3, #0
 80029c4:	613b      	str	r3, [r7, #16]
	ADC_InitStructAll.ADC_NbrOfRegChannel = 1;
 80029c6:	2301      	movs	r3, #1
 80029c8:	773b      	strb	r3, [r7, #28]
	ADC_Init(ADC1,&ADC_InitStructAll); // init the adc settings
 80029ca:	463b      	mov	r3, r7
 80029cc:	4619      	mov	r1, r3
 80029ce:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80029d2:	f7fe f939 	bl	8000c48 <ADC_Init>
	ADC_Cmd(ADC1,ENABLE); //enable adc
 80029d6:	2101      	movs	r1, #1
 80029d8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80029dc:	f7fe f998 	bl	8000d10 <ADC_Cmd>
	// set internal reference voltage source and wait
}
 80029e0:	bf00      	nop
 80029e2:	3728      	adds	r7, #40	; 0x28
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <ADC_Calibrate>:

void ADC_Calibrate(){
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
	ADC_VoltageRegulatorCmd(ADC1,ENABLE);
 80029ee:	2101      	movs	r1, #1
 80029f0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80029f4:	f7fe f9fd 	bl	8000df2 <ADC_VoltageRegulatorCmd>
	//Wait for at least 10uS before continuing...
	for(uint32_t i = 0; i<10000;i++);
 80029f8:	2300      	movs	r3, #0
 80029fa:	60fb      	str	r3, [r7, #12]
 80029fc:	e002      	b.n	8002a04 <ADC_Calibrate+0x1c>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	3301      	adds	r3, #1
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f242 720f 	movw	r2, #9999	; 0x270f
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d9f7      	bls.n	80029fe <ADC_Calibrate+0x16>
	ADC_Cmd(ADC1,DISABLE);
 8002a0e:	2100      	movs	r1, #0
 8002a10:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a14:	f7fe f97c 	bl	8000d10 <ADC_Cmd>
	while(ADC_GetDisableCmdStatus(ADC1)){} // wait for disable of ADC
 8002a18:	bf00      	nop
 8002a1a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a1e:	f7fe f9d0 	bl	8000dc2 <ADC_GetDisableCmdStatus>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d1f8      	bne.n	8002a1a <ADC_Calibrate+0x32>
	ADC_SelectCalibrationMode(ADC1,ADC_CalibrationMode_Single); //select calibration mode
 8002a28:	2100      	movs	r1, #0
 8002a2a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a2e:	f7fe f99b 	bl	8000d68 <ADC_SelectCalibrationMode>
	ADC_StartCalibration(ADC1); //calibrate adc
 8002a32:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a36:	f7fe f987 	bl	8000d48 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1)){} //wait for calibration
 8002a3a:	bf00      	nop
 8002a3c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a40:	f7fe f9a9 	bl	8000d96 <ADC_GetCalibrationStatus>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1f8      	bne.n	8002a3c <ADC_Calibrate+0x54>
	for(uint32_t i = 0; i<100;i++);//wait more
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	60bb      	str	r3, [r7, #8]
 8002a4e:	e002      	b.n	8002a56 <ADC_Calibrate+0x6e>
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	3301      	adds	r3, #1
 8002a54:	60bb      	str	r3, [r7, #8]
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	2b63      	cmp	r3, #99	; 0x63
 8002a5a:	d9f9      	bls.n	8002a50 <ADC_Calibrate+0x68>
	ADC_VrefintCmd(ADC1,ENABLE); // setup ref voltage to channel 18
 8002a5c:	2101      	movs	r1, #1
 8002a5e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a62:	f7fe f9e9 	bl	8000e38 <ADC_VrefintCmd>
	for(uint32_t i = 0; i<10000;i++); // wait for some time
 8002a66:	2300      	movs	r3, #0
 8002a68:	607b      	str	r3, [r7, #4]
 8002a6a:	e002      	b.n	8002a72 <ADC_Calibrate+0x8a>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	3301      	adds	r3, #1
 8002a70:	607b      	str	r3, [r7, #4]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f242 720f 	movw	r2, #9999	; 0x270f
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d9f7      	bls.n	8002a6c <ADC_Calibrate+0x84>
	ADC_Cmd(ADC1,ENABLE);// turn on ADC
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a82:	f7fe f945 	bl	8000d10 <ADC_Cmd>
	while((!ADC_GetFlagStatus(ADC1,ADC_FLAG_RDY))){	} //wait for adc to turn on
 8002a86:	bf00      	nop
 8002a88:	2101      	movs	r1, #1
 8002a8a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a8e:	f7fe fb24 	bl	80010da <ADC_GetFlagStatus>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0f7      	beq.n	8002a88 <ADC_Calibrate+0xa0>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_18, 1, ADC_SampleTime_19Cycles5); //wait for 2.2us
 8002a98:	2304      	movs	r3, #4
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	2112      	movs	r1, #18
 8002a9e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002aa2:	f7fe fa05 	bl	8000eb0 <ADC_RegularChannelConfig>
	ADC_StartConversion(ADC1); // Start ADC read
 8002aa6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002aaa:	f7fe faf9 	bl	80010a0 <ADC_StartConversion>
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0); // Wait for ADC read
 8002aae:	bf00      	nop
 8002ab0:	2104      	movs	r1, #4
 8002ab2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002ab6:	f7fe fb10 	bl	80010da <ADC_GetFlagStatus>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d0f7      	beq.n	8002ab0 <ADC_Calibrate+0xc8>
	uint16_t VREFINT_DATA = ADC_GetConversionValue(ADC1); // save measured data
 8002ac0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002ac4:	f7fe fafc 	bl	80010c0 <ADC_GetConversionValue>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	807b      	strh	r3, [r7, #2]
	V_ABS = ((3.3 * (VREFINT_CAL / VREFINT_DATA)) / 4095); // calculate the voltage/adc step
 8002acc:	4b16      	ldr	r3, [pc, #88]	; (8002b28 <ADC_Calibrate+0x140>)
 8002ace:	881a      	ldrh	r2, [r3, #0]
 8002ad0:	887b      	ldrh	r3, [r7, #2]
 8002ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7fd fd23 	bl	8000524 <__aeabi_i2d>
 8002ade:	a30e      	add	r3, pc, #56	; (adr r3, 8002b18 <ADC_Calibrate+0x130>)
 8002ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae4:	f7fd fd88 	bl	80005f8 <__aeabi_dmul>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	460b      	mov	r3, r1
 8002aec:	4610      	mov	r0, r2
 8002aee:	4619      	mov	r1, r3
 8002af0:	a30b      	add	r3, pc, #44	; (adr r3, 8002b20 <ADC_Calibrate+0x138>)
 8002af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af6:	f7fd fea9 	bl	800084c <__aeabi_ddiv>
 8002afa:	4602      	mov	r2, r0
 8002afc:	460b      	mov	r3, r1
 8002afe:	4610      	mov	r0, r2
 8002b00:	4619      	mov	r1, r3
 8002b02:	f7fe f851 	bl	8000ba8 <__aeabi_d2f>
 8002b06:	4603      	mov	r3, r0
 8002b08:	4a08      	ldr	r2, [pc, #32]	; (8002b2c <ADC_Calibrate+0x144>)
 8002b0a:	6013      	str	r3, [r2, #0]
}
 8002b0c:	bf00      	nop
 8002b0e:	3710      	adds	r7, #16
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	f3af 8000 	nop.w
 8002b18:	66666666 	.word	0x66666666
 8002b1c:	400a6666 	.word	0x400a6666
 8002b20:	00000000 	.word	0x00000000
 8002b24:	40affe00 	.word	0x40affe00
 8002b28:	1ffff7ba 	.word	0x1ffff7ba
 8002b2c:	2000031c 	.word	0x2000031c

08002b30 <ADC_measure_PA>:

uint16_t ADC_measure_PA(uint8_t channel){
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	4603      	mov	r3, r0
 8002b38:	71fb      	strb	r3, [r7, #7]
	uint16_t x;
	ADC_RegularChannelConfig(ADC1, channel, 1, ADC_SampleTime_1Cycles5);
 8002b3a:	79f9      	ldrb	r1, [r7, #7]
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002b44:	f7fe f9b4 	bl	8000eb0 <ADC_RegularChannelConfig>
	ADC_StartConversion(ADC1); // Start ADC read
 8002b48:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002b4c:	f7fe faa8 	bl	80010a0 <ADC_StartConversion>
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0); // Wait for ADC read
 8002b50:	bf00      	nop
 8002b52:	2104      	movs	r1, #4
 8002b54:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002b58:	f7fe fabf 	bl	80010da <ADC_GetFlagStatus>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d0f7      	beq.n	8002b52 <ADC_measure_PA+0x22>
	x = ADC_GetConversionValue(ADC1) ; // savemeasured data
 8002b62:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002b66:	f7fe faab 	bl	80010c0 <ADC_GetConversionValue>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	81fb      	strh	r3, [r7, #14]
	return x;
 8002b6e:	89fb      	ldrh	r3, [r7, #14]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3710      	adds	r7, #16
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <LCD_data_print>:

void LCD_data_print(void){
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
	lcd_write_string((uint8_t*)"ADC data", fbuffer, 20, 0);
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	2214      	movs	r2, #20
 8002b80:	491a      	ldr	r1, [pc, #104]	; (8002bec <LCD_data_print+0x74>)
 8002b82:	481b      	ldr	r0, [pc, #108]	; (8002bf0 <LCD_data_print+0x78>)
 8002b84:	f7ff fe94 	bl	80028b0 <lcd_write_string>
	sprintf(str,"Pot1: %0.3f ms",(double)map1/1000);
 8002b88:	4b1a      	ldr	r3, [pc, #104]	; (8002bf4 <LCD_data_print+0x7c>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7fd fcb9 	bl	8000504 <__aeabi_ui2d>
 8002b92:	f04f 0200 	mov.w	r2, #0
 8002b96:	4b18      	ldr	r3, [pc, #96]	; (8002bf8 <LCD_data_print+0x80>)
 8002b98:	f7fd fe58 	bl	800084c <__aeabi_ddiv>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	4916      	ldr	r1, [pc, #88]	; (8002bfc <LCD_data_print+0x84>)
 8002ba2:	4817      	ldr	r0, [pc, #92]	; (8002c00 <LCD_data_print+0x88>)
 8002ba4:	f001 f8cc 	bl	8003d40 <siprintf>
	lcd_write_string(str, fbuffer, 20, 2);
 8002ba8:	2302      	movs	r3, #2
 8002baa:	2214      	movs	r2, #20
 8002bac:	490f      	ldr	r1, [pc, #60]	; (8002bec <LCD_data_print+0x74>)
 8002bae:	4814      	ldr	r0, [pc, #80]	; (8002c00 <LCD_data_print+0x88>)
 8002bb0:	f7ff fe7e 	bl	80028b0 <lcd_write_string>
	sprintf(str,"Pot2: %0.3f ms",(double)map2/1000);
 8002bb4:	4b13      	ldr	r3, [pc, #76]	; (8002c04 <LCD_data_print+0x8c>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7fd fca3 	bl	8000504 <__aeabi_ui2d>
 8002bbe:	f04f 0200 	mov.w	r2, #0
 8002bc2:	4b0d      	ldr	r3, [pc, #52]	; (8002bf8 <LCD_data_print+0x80>)
 8002bc4:	f7fd fe42 	bl	800084c <__aeabi_ddiv>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	460b      	mov	r3, r1
 8002bcc:	490e      	ldr	r1, [pc, #56]	; (8002c08 <LCD_data_print+0x90>)
 8002bce:	480c      	ldr	r0, [pc, #48]	; (8002c00 <LCD_data_print+0x88>)
 8002bd0:	f001 f8b6 	bl	8003d40 <siprintf>
	lcd_write_string(str, fbuffer, 20, 3);
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	2214      	movs	r2, #20
 8002bd8:	4904      	ldr	r1, [pc, #16]	; (8002bec <LCD_data_print+0x74>)
 8002bda:	4809      	ldr	r0, [pc, #36]	; (8002c00 <LCD_data_print+0x88>)
 8002bdc:	f7ff fe68 	bl	80028b0 <lcd_write_string>
	lcd_push_buffer(fbuffer);
 8002be0:	4802      	ldr	r0, [pc, #8]	; (8002bec <LCD_data_print+0x74>)
 8002be2:	f7ff fb15 	bl	8002210 <lcd_push_buffer>
}
 8002be6:	bf00      	nop
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	20000330 	.word	0x20000330
 8002bf0:	08006208 	.word	0x08006208
 8002bf4:	20000534 	.word	0x20000534
 8002bf8:	408f4000 	.word	0x408f4000
 8002bfc:	08006214 	.word	0x08006214
 8002c00:	20000320 	.word	0x20000320
 8002c04:	20000538 	.word	0x20000538
 8002c08:	08006224 	.word	0x08006224

08002c0c <timer16_pwm_init>:

void timer16_pwm_init(void){
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b088      	sub	sp, #32
 8002c10:	af00      	add	r7, sp, #0
	//step1
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16, ENABLE);
 8002c12:	2101      	movs	r1, #1
 8002c14:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002c18:	f7fe fdce 	bl	80017b8 <RCC_APB2PeriphClockCmd>
	//step3
	TIM_TimeBaseInitTypeDef TIM_InitStructure;
	TIM_TimeBaseStructInit(&TIM_InitStructure);
 8002c1c:	f107 0314 	add.w	r3, r7, #20
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7fe feb3 	bl	800198c <TIM_TimeBaseStructInit>
	TIM_InitStructure.TIM_ClockDivision = 0;
 8002c26:	2300      	movs	r3, #0
 8002c28:	83bb      	strh	r3, [r7, #28]
	TIM_InitStructure.TIM_Period = 20000; //set the maximum period
 8002c2a:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002c2e:	61bb      	str	r3, [r7, #24]
	TIM_InitStructure.TIM_Prescaler = 64; //for 1MHz counting frequency
 8002c30:	2340      	movs	r3, #64	; 0x40
 8002c32:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM16,&TIM_InitStructure);
 8002c34:	f107 0314 	add.w	r3, r7, #20
 8002c38:	4619      	mov	r1, r3
 8002c3a:	4812      	ldr	r0, [pc, #72]	; (8002c84 <timer16_pwm_init+0x78>)
 8002c3c:	f7fe fe2e 	bl	800189c <TIM_TimeBaseInit>
	//step4
	TIM_OCInitTypeDef TIM_OCInitStruct;
	TIM_OCStructInit(&TIM_OCInitStruct);
 8002c40:	463b      	mov	r3, r7
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fe ffd0 	bl	8001be8 <TIM_OCStructInit>
	TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 8002c48:	2360      	movs	r3, #96	; 0x60
 8002c4a:	603b      	str	r3, [r7, #0]
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	80bb      	strh	r3, [r7, #4]
	//TIM_OCInitStruct.TIM_Pulse = 0x01f4; // 0x0000 <-> 0xFFFF
	TIM_OCInitStruct.TIM_Pulse = 1500; // 0 - 20000, 1000-2000
 8002c50:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002c54:	60bb      	str	r3, [r7, #8]
	TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 8002c56:	2300      	movs	r3, #0
 8002c58:	81bb      	strh	r3, [r7, #12]
	//step5
	TIM_OC1Init(TIM16,&TIM_OCInitStruct);
 8002c5a:	463b      	mov	r3, r7
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	4809      	ldr	r0, [pc, #36]	; (8002c84 <timer16_pwm_init+0x78>)
 8002c60:	f7fe fece 	bl	8001a00 <TIM_OC1Init>
	//step6
	TIM_OC1PreloadConfig(TIM16,TIM_OCPreload_Enable);
 8002c64:	2108      	movs	r1, #8
 8002c66:	4807      	ldr	r0, [pc, #28]	; (8002c84 <timer16_pwm_init+0x78>)
 8002c68:	f7fe ffe0 	bl	8001c2c <TIM_OC1PreloadConfig>
	//step7
	TIM_CtrlPWMOutputs(TIM16, ENABLE);
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	4805      	ldr	r0, [pc, #20]	; (8002c84 <timer16_pwm_init+0x78>)
 8002c70:	f7ff f815 	bl	8001c9e <TIM_CtrlPWMOutputs>
	TIM_Cmd(TIM16,ENABLE);
 8002c74:	2101      	movs	r1, #1
 8002c76:	4803      	ldr	r0, [pc, #12]	; (8002c84 <timer16_pwm_init+0x78>)
 8002c78:	f7fe fea2 	bl	80019c0 <TIM_Cmd>
}
 8002c7c:	bf00      	nop
 8002c7e:	3720      	adds	r7, #32
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40014400 	.word	0x40014400

08002c88 <GPIO_set_AF1_PA6>:

void GPIO_set_AF1_PA6(void){
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
	//step2
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE); // Enable clock for GPIO Port B
 8002c8e:	2101      	movs	r1, #1
 8002c90:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002c94:	f7fe fd70 	bl	8001778 <RCC_AHBPeriphClockCmd>
	//RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB,ENABLE); // Enable clock for GPIO Port B
	GPIO_InitTypeDef GPIO_InitStructAll; // Define typedef struct for setting pins
	GPIO_StructInit(&GPIO_InitStructAll);
 8002c98:	463b      	mov	r3, r7
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7fe facc 	bl	8001238 <GPIO_StructInit>
	// Then set things that are not default.
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_AF;
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	713b      	strb	r3, [r7, #4]
	//GPIO_InitStructAll.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_6;
 8002ca4:	2340      	movs	r3, #64	; 0x40
 8002ca6:	603b      	str	r3, [r7, #0]
	//GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_4;
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_50MHz;
 8002cac:	2303      	movs	r3, #3
 8002cae:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOA, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 8002cb0:	463b      	mov	r3, r7
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cb8:	f7fe fa28 	bl	800110c <GPIO_Init>
	//GPIO_Init(GPIOB, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_1);
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	2106      	movs	r1, #6
 8002cc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cc4:	f7fe fad2 	bl	800126c <GPIO_PinAFConfig>
	//GPIO_PinAFConfig(GPIOB, GPIO_PinSource4, GPIO_AF_1);
}
 8002cc8:	bf00      	nop
 8002cca:	3708      	adds	r7, #8
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <timer2_pwm_init>:

void timer2_pwm_init(void){
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b088      	sub	sp, #32
 8002cd4:	af00      	add	r7, sp, #0
	//step1
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	2001      	movs	r0, #1
 8002cda:	f7fe fd8d 	bl	80017f8 <RCC_APB1PeriphClockCmd>
	//step3
	TIM_TimeBaseInitTypeDef TIM_InitStructure;
	TIM_TimeBaseStructInit(&TIM_InitStructure);
 8002cde:	f107 0314 	add.w	r3, r7, #20
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7fe fe52 	bl	800198c <TIM_TimeBaseStructInit>
	TIM_InitStructure.TIM_ClockDivision = 0;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	83bb      	strh	r3, [r7, #28]
	TIM_InitStructure.TIM_Period = 20000; //set the maximum period
 8002cec:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002cf0:	61bb      	str	r3, [r7, #24]
	TIM_InitStructure.TIM_Prescaler = 64; //for 1MHz counting frequency
 8002cf2:	2340      	movs	r3, #64	; 0x40
 8002cf4:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM2,&TIM_InitStructure);
 8002cf6:	f107 0314 	add.w	r3, r7, #20
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d00:	f7fe fdcc 	bl	800189c <TIM_TimeBaseInit>
	//step4
	TIM_OCInitTypeDef TIM_OCInitStruct;
	TIM_OCStructInit(&TIM_OCInitStruct);
 8002d04:	463b      	mov	r3, r7
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7fe ff6e 	bl	8001be8 <TIM_OCStructInit>
	TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 8002d0c:	2360      	movs	r3, #96	; 0x60
 8002d0e:	603b      	str	r3, [r7, #0]
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8002d10:	2301      	movs	r3, #1
 8002d12:	80bb      	strh	r3, [r7, #4]
	TIM_OCInitStruct.TIM_Pulse = 1500; // 0 - 20000, 1000-2000
 8002d14:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002d18:	60bb      	str	r3, [r7, #8]
	TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	81bb      	strh	r3, [r7, #12]
	//step5
	TIM_OC4Init(TIM2,&TIM_OCInitStruct);
 8002d1e:	463b      	mov	r3, r7
 8002d20:	4619      	mov	r1, r3
 8002d22:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d26:	f7fe fefd 	bl	8001b24 <TIM_OC4Init>
	//step6
	TIM_OC4PreloadConfig(TIM2,TIM_OCPreload_Enable);
 8002d2a:	2108      	movs	r1, #8
 8002d2c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d30:	f7fe ff98 	bl	8001c64 <TIM_OC4PreloadConfig>
	//step7
	TIM_CtrlPWMOutputs(TIM2, ENABLE);
 8002d34:	2101      	movs	r1, #1
 8002d36:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d3a:	f7fe ffb0 	bl	8001c9e <TIM_CtrlPWMOutputs>
	TIM_Cmd(TIM2,ENABLE);
 8002d3e:	2101      	movs	r1, #1
 8002d40:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d44:	f7fe fe3c 	bl	80019c0 <TIM_Cmd>
}
 8002d48:	bf00      	nop
 8002d4a:	3720      	adds	r7, #32
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <GPIO_set_AF1_PB11>:

void GPIO_set_AF1_PB11(void){
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
	//step2
	//RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE); // Enable clock for GPIO Port B
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB,ENABLE); // Enable clock for GPIO Port B
 8002d56:	2101      	movs	r1, #1
 8002d58:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002d5c:	f7fe fd0c 	bl	8001778 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructAll; // Define typedef struct for setting pins
	GPIO_StructInit(&GPIO_InitStructAll);
 8002d60:	463b      	mov	r3, r7
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7fe fa68 	bl	8001238 <GPIO_StructInit>
	// Then set things that are not default.
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_AF;
 8002d68:	2302      	movs	r3, #2
 8002d6a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_11;
 8002d6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d70:	603b      	str	r3, [r7, #0]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002d72:	2300      	movs	r3, #0
 8002d74:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_50MHz;
 8002d76:	2303      	movs	r3, #3
 8002d78:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOB, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 8002d7a:	463b      	mov	r3, r7
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	4806      	ldr	r0, [pc, #24]	; (8002d98 <GPIO_set_AF1_PB11+0x48>)
 8002d80:	f7fe f9c4 	bl	800110c <GPIO_Init>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_1);
 8002d84:	2201      	movs	r2, #1
 8002d86:	210b      	movs	r1, #11
 8002d88:	4803      	ldr	r0, [pc, #12]	; (8002d98 <GPIO_set_AF1_PB11+0x48>)
 8002d8a:	f7fe fa6f 	bl	800126c <GPIO_PinAFConfig>
}
 8002d8e:	bf00      	nop
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	48000400 	.word	0x48000400

08002d9c <main>:

int main(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
	uart_init(9600);
 8002da2:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8002da6:	f7ff f8e7 	bl	8001f78 <uart_init>
	init_spi_lcd();
 8002daa:	f7ff fb65 	bl	8002478 <init_spi_lcd>
	memset(fbuffer,0x00,512); // Sets each element of the buffer to 0xAA
 8002dae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002db2:	2100      	movs	r1, #0
 8002db4:	4835      	ldr	r0, [pc, #212]	; (8002e8c <main+0xf0>)
 8002db6:	f000 fa0d 	bl	80031d4 <memset>
	lcd_push_buffer(fbuffer);
 8002dba:	4834      	ldr	r0, [pc, #208]	; (8002e8c <main+0xf0>)
 8002dbc:	f7ff fa28 	bl	8002210 <lcd_push_buffer>
	ADC_setup_pA();
 8002dc0:	f7ff fdbc 	bl	800293c <ADC_setup_pA>
	ADC_Calibrate();
 8002dc4:	f7ff fe10 	bl	80029e8 <ADC_Calibrate>
	GPIO_set_AF1_PA6();
 8002dc8:	f7ff ff5e 	bl	8002c88 <GPIO_set_AF1_PA6>
	timer16_pwm_init();
 8002dcc:	f7ff ff1e 	bl	8002c0c <timer16_pwm_init>
	GPIO_set_AF1_PB11();
 8002dd0:	f7ff ffbe 	bl	8002d50 <GPIO_set_AF1_PB11>
	timer2_pwm_init();
 8002dd4:	f7ff ff7c 	bl	8002cd0 <timer2_pwm_init>
	TIM_OCInitTypeDef TIM_OCInitStruct;
	TIM_OCStructInit(&TIM_OCInitStruct);
 8002dd8:	1d3b      	adds	r3, r7, #4
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7fe ff04 	bl	8001be8 <TIM_OCStructInit>

	while(1){
		printf("alma\n");
 8002de0:	482b      	ldr	r0, [pc, #172]	; (8002e90 <main+0xf4>)
 8002de2:	f000 fed7 	bl	8003b94 <puts>
		adc1 = ADC_measure_PA(1);
 8002de6:	2001      	movs	r0, #1
 8002de8:	f7ff fea2 	bl	8002b30 <ADC_measure_PA>
 8002dec:	4603      	mov	r3, r0
 8002dee:	461a      	mov	r2, r3
 8002df0:	4b28      	ldr	r3, [pc, #160]	; (8002e94 <main+0xf8>)
 8002df2:	801a      	strh	r2, [r3, #0]
		adc2 = ADC_measure_PA(2);
 8002df4:	2002      	movs	r0, #2
 8002df6:	f7ff fe9b 	bl	8002b30 <ADC_measure_PA>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4b26      	ldr	r3, [pc, #152]	; (8002e98 <main+0xfc>)
 8002e00:	801a      	strh	r2, [r3, #0]
		map1 = 1000+(adc1*1000)/4096;
 8002e02:	4b24      	ldr	r3, [pc, #144]	; (8002e94 <main+0xf8>)
 8002e04:	881b      	ldrh	r3, [r3, #0]
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	461a      	mov	r2, r3
 8002e0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e0e:	fb02 f303 	mul.w	r3, r2, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	da01      	bge.n	8002e1a <main+0x7e>
 8002e16:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8002e1a:	131b      	asrs	r3, r3, #12
 8002e1c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002e20:	461a      	mov	r2, r3
 8002e22:	4b1e      	ldr	r3, [pc, #120]	; (8002e9c <main+0x100>)
 8002e24:	601a      	str	r2, [r3, #0]
		map2 = 1000+(adc2*1000)/4096;
 8002e26:	4b1c      	ldr	r3, [pc, #112]	; (8002e98 <main+0xfc>)
 8002e28:	881b      	ldrh	r3, [r3, #0]
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e32:	fb02 f303 	mul.w	r3, r2, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	da01      	bge.n	8002e3e <main+0xa2>
 8002e3a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8002e3e:	131b      	asrs	r3, r3, #12
 8002e40:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002e44:	461a      	mov	r2, r3
 8002e46:	4b16      	ldr	r3, [pc, #88]	; (8002ea0 <main+0x104>)
 8002e48:	601a      	str	r2, [r3, #0]
		//printf("%d\n",map1);
		TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 8002e4a:	2360      	movs	r3, #96	; 0x60
 8002e4c:	607b      	str	r3, [r7, #4]
		TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	813b      	strh	r3, [r7, #8]
		TIM_OCInitStruct.TIM_Pulse = map1;
 8002e52:	4b12      	ldr	r3, [pc, #72]	; (8002e9c <main+0x100>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	60fb      	str	r3, [r7, #12]
		TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	823b      	strh	r3, [r7, #16]
		TIM_OC1Init(TIM16,&TIM_OCInitStruct);
 8002e5c:	1d3b      	adds	r3, r7, #4
 8002e5e:	4619      	mov	r1, r3
 8002e60:	4810      	ldr	r0, [pc, #64]	; (8002ea4 <main+0x108>)
 8002e62:	f7fe fdcd 	bl	8001a00 <TIM_OC1Init>

		TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 8002e66:	2360      	movs	r3, #96	; 0x60
 8002e68:	607b      	str	r3, [r7, #4]
		TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	813b      	strh	r3, [r7, #8]
		TIM_OCInitStruct.TIM_Pulse = map2;
 8002e6e:	4b0c      	ldr	r3, [pc, #48]	; (8002ea0 <main+0x104>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	60fb      	str	r3, [r7, #12]
		TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 8002e74:	2300      	movs	r3, #0
 8002e76:	823b      	strh	r3, [r7, #16]
		TIM_OC4Init(TIM2,&TIM_OCInitStruct);
 8002e78:	1d3b      	adds	r3, r7, #4
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002e80:	f7fe fe50 	bl	8001b24 <TIM_OC4Init>

		LCD_data_print();
 8002e84:	f7ff fe78 	bl	8002b78 <LCD_data_print>
		printf("alma\n");
 8002e88:	e7aa      	b.n	8002de0 <main+0x44>
 8002e8a:	bf00      	nop
 8002e8c:	20000330 	.word	0x20000330
 8002e90:	08006234 	.word	0x08006234
 8002e94:	20000530 	.word	0x20000530
 8002e98:	20000532 	.word	0x20000532
 8002e9c:	20000534 	.word	0x20000534
 8002ea0:	20000538 	.word	0x20000538
 8002ea4:	40014400 	.word	0x40014400

08002ea8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
	return 1;
 8002eac:	2301      	movs	r3, #1
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <_kill>:

int _kill(int pid, int sig)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ec2:	f000 f94f 	bl	8003164 <__errno>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2216      	movs	r2, #22
 8002eca:	601a      	str	r2, [r3, #0]
	return -1;
 8002ecc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <_exit>:

void _exit (int status)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002ee0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f7ff ffe7 	bl	8002eb8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002eea:	e7fe      	b.n	8002eea <_exit+0x12>

08002eec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ef8:	2300      	movs	r3, #0
 8002efa:	617b      	str	r3, [r7, #20]
 8002efc:	e00a      	b.n	8002f14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002efe:	f3af 8000 	nop.w
 8002f02:	4601      	mov	r1, r0
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	1c5a      	adds	r2, r3, #1
 8002f08:	60ba      	str	r2, [r7, #8]
 8002f0a:	b2ca      	uxtb	r2, r1
 8002f0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	3301      	adds	r3, #1
 8002f12:	617b      	str	r3, [r7, #20]
 8002f14:	697a      	ldr	r2, [r7, #20]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	dbf0      	blt.n	8002efe <_read+0x12>
	}

return len;
 8002f1c:	687b      	ldr	r3, [r7, #4]
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3718      	adds	r7, #24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002f26:	b480      	push	{r7}
 8002f28:	b083      	sub	sp, #12
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
	return -1;
 8002f2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	370c      	adds	r7, #12
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr

08002f3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f3e:	b480      	push	{r7}
 8002f40:	b083      	sub	sp, #12
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
 8002f46:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f4e:	605a      	str	r2, [r3, #4]
	return 0;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr

08002f5e <_isatty>:

int _isatty(int file)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
	return 1;
 8002f66:	2301      	movs	r3, #1
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
	return 0;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3714      	adds	r7, #20
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
	...

08002f90 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002f98:	4b11      	ldr	r3, [pc, #68]	; (8002fe0 <_sbrk+0x50>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d102      	bne.n	8002fa6 <_sbrk+0x16>
		heap_end = &end;
 8002fa0:	4b0f      	ldr	r3, [pc, #60]	; (8002fe0 <_sbrk+0x50>)
 8002fa2:	4a10      	ldr	r2, [pc, #64]	; (8002fe4 <_sbrk+0x54>)
 8002fa4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002fa6:	4b0e      	ldr	r3, [pc, #56]	; (8002fe0 <_sbrk+0x50>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002fac:	4b0c      	ldr	r3, [pc, #48]	; (8002fe0 <_sbrk+0x50>)
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	466a      	mov	r2, sp
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d907      	bls.n	8002fca <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002fba:	f000 f8d3 	bl	8003164 <__errno>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	220c      	movs	r2, #12
 8002fc2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002fc4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002fc8:	e006      	b.n	8002fd8 <_sbrk+0x48>
	}

	heap_end += incr;
 8002fca:	4b05      	ldr	r3, [pc, #20]	; (8002fe0 <_sbrk+0x50>)
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	4a03      	ldr	r2, [pc, #12]	; (8002fe0 <_sbrk+0x50>)
 8002fd4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
}
 8002fd8:	4618      	mov	r0, r3
 8002fda:	3710      	adds	r7, #16
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	2000053c 	.word	0x2000053c
 8002fe4:	20000550 	.word	0x20000550

08002fe8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fec:	4b1f      	ldr	r3, [pc, #124]	; (800306c <SystemInit+0x84>)
 8002fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ff2:	4a1e      	ldr	r2, [pc, #120]	; (800306c <SystemInit+0x84>)
 8002ff4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ff8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002ffc:	4b1c      	ldr	r3, [pc, #112]	; (8003070 <SystemInit+0x88>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a1b      	ldr	r2, [pc, #108]	; (8003070 <SystemInit+0x88>)
 8003002:	f043 0301 	orr.w	r3, r3, #1
 8003006:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8003008:	4b19      	ldr	r3, [pc, #100]	; (8003070 <SystemInit+0x88>)
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	4918      	ldr	r1, [pc, #96]	; (8003070 <SystemInit+0x88>)
 800300e:	4b19      	ldr	r3, [pc, #100]	; (8003074 <SystemInit+0x8c>)
 8003010:	4013      	ands	r3, r2
 8003012:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003014:	4b16      	ldr	r3, [pc, #88]	; (8003070 <SystemInit+0x88>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a15      	ldr	r2, [pc, #84]	; (8003070 <SystemInit+0x88>)
 800301a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800301e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003022:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003024:	4b12      	ldr	r3, [pc, #72]	; (8003070 <SystemInit+0x88>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a11      	ldr	r2, [pc, #68]	; (8003070 <SystemInit+0x88>)
 800302a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800302e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003030:	4b0f      	ldr	r3, [pc, #60]	; (8003070 <SystemInit+0x88>)
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	4a0e      	ldr	r2, [pc, #56]	; (8003070 <SystemInit+0x88>)
 8003036:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800303a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 800303c:	4b0c      	ldr	r3, [pc, #48]	; (8003070 <SystemInit+0x88>)
 800303e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003040:	4a0b      	ldr	r2, [pc, #44]	; (8003070 <SystemInit+0x88>)
 8003042:	f023 030f 	bic.w	r3, r3, #15
 8003046:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8003048:	4b09      	ldr	r3, [pc, #36]	; (8003070 <SystemInit+0x88>)
 800304a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800304c:	4908      	ldr	r1, [pc, #32]	; (8003070 <SystemInit+0x88>)
 800304e:	4b0a      	ldr	r3, [pc, #40]	; (8003078 <SystemInit+0x90>)
 8003050:	4013      	ands	r3, r2
 8003052:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003054:	4b06      	ldr	r3, [pc, #24]	; (8003070 <SystemInit+0x88>)
 8003056:	2200      	movs	r2, #0
 8003058:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800305a:	f000 f80f 	bl	800307c <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800305e:	4b03      	ldr	r3, [pc, #12]	; (800306c <SystemInit+0x84>)
 8003060:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003064:	609a      	str	r2, [r3, #8]
#endif  
}
 8003066:	bf00      	nop
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	e000ed00 	.word	0xe000ed00
 8003070:	40021000 	.word	0x40021000
 8003074:	f87fc00c 	.word	0xf87fc00c
 8003078:	ff00fccc 	.word	0xff00fccc

0800307c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8003080:	4b21      	ldr	r3, [pc, #132]	; (8003108 <SetSysClock+0x8c>)
 8003082:	2212      	movs	r2, #18
 8003084:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8003086:	4b21      	ldr	r3, [pc, #132]	; (800310c <SetSysClock+0x90>)
 8003088:	4a20      	ldr	r2, [pc, #128]	; (800310c <SetSysClock+0x90>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800308e:	4b1f      	ldr	r3, [pc, #124]	; (800310c <SetSysClock+0x90>)
 8003090:	4a1e      	ldr	r2, [pc, #120]	; (800310c <SetSysClock+0x90>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8003096:	4b1d      	ldr	r3, [pc, #116]	; (800310c <SetSysClock+0x90>)
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	4a1c      	ldr	r2, [pc, #112]	; (800310c <SetSysClock+0x90>)
 800309c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030a0:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80030a2:	4b1a      	ldr	r3, [pc, #104]	; (800310c <SetSysClock+0x90>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	4a19      	ldr	r2, [pc, #100]	; (800310c <SetSysClock+0x90>)
 80030a8:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80030ac:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 80030ae:	4b17      	ldr	r3, [pc, #92]	; (800310c <SetSysClock+0x90>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	4a16      	ldr	r2, [pc, #88]	; (800310c <SetSysClock+0x90>)
 80030b4:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 80030b8:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 80030ba:	4b14      	ldr	r3, [pc, #80]	; (800310c <SetSysClock+0x90>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a13      	ldr	r2, [pc, #76]	; (800310c <SetSysClock+0x90>)
 80030c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030c4:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80030c6:	bf00      	nop
 80030c8:	4b10      	ldr	r3, [pc, #64]	; (800310c <SetSysClock+0x90>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d0f9      	beq.n	80030c8 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80030d4:	4b0d      	ldr	r3, [pc, #52]	; (800310c <SetSysClock+0x90>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	4a0c      	ldr	r2, [pc, #48]	; (800310c <SetSysClock+0x90>)
 80030da:	f023 0303 	bic.w	r3, r3, #3
 80030de:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80030e0:	4b0a      	ldr	r3, [pc, #40]	; (800310c <SetSysClock+0x90>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	4a09      	ldr	r2, [pc, #36]	; (800310c <SetSysClock+0x90>)
 80030e6:	f043 0302 	orr.w	r3, r3, #2
 80030ea:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80030ec:	bf00      	nop
 80030ee:	4b07      	ldr	r3, [pc, #28]	; (800310c <SetSysClock+0x90>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f003 030c 	and.w	r3, r3, #12
 80030f6:	2b08      	cmp	r3, #8
 80030f8:	d1f9      	bne.n	80030ee <SetSysClock+0x72>
  {
  }
}
 80030fa:	bf00      	nop
 80030fc:	bf00      	nop
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	40022000 	.word	0x40022000
 800310c:	40021000 	.word	0x40021000

08003110 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003110:	480d      	ldr	r0, [pc, #52]	; (8003148 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003112:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003114:	480d      	ldr	r0, [pc, #52]	; (800314c <LoopForever+0x6>)
  ldr r1, =_edata
 8003116:	490e      	ldr	r1, [pc, #56]	; (8003150 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003118:	4a0e      	ldr	r2, [pc, #56]	; (8003154 <LoopForever+0xe>)
  movs r3, #0
 800311a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800311c:	e002      	b.n	8003124 <LoopCopyDataInit>

0800311e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800311e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003120:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003122:	3304      	adds	r3, #4

08003124 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003124:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003126:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003128:	d3f9      	bcc.n	800311e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800312a:	4a0b      	ldr	r2, [pc, #44]	; (8003158 <LoopForever+0x12>)
  ldr r4, =_ebss
 800312c:	4c0b      	ldr	r4, [pc, #44]	; (800315c <LoopForever+0x16>)
  movs r3, #0
 800312e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003130:	e001      	b.n	8003136 <LoopFillZerobss>

08003132 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003132:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003134:	3204      	adds	r2, #4

08003136 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003136:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003138:	d3fb      	bcc.n	8003132 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800313a:	f7ff ff55 	bl	8002fe8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800313e:	f000 f817 	bl	8003170 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003142:	f7ff fe2b 	bl	8002d9c <main>

08003146 <LoopForever>:

LoopForever:
    b LoopForever
 8003146:	e7fe      	b.n	8003146 <LoopForever>
  ldr   r0, =_estack
 8003148:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800314c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003150:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8003154:	080067fc 	.word	0x080067fc
  ldr r2, =_sbss
 8003158:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 800315c:	20000550 	.word	0x20000550

08003160 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003160:	e7fe      	b.n	8003160 <ADC1_2_IRQHandler>
	...

08003164 <__errno>:
 8003164:	4b01      	ldr	r3, [pc, #4]	; (800316c <__errno+0x8>)
 8003166:	6818      	ldr	r0, [r3, #0]
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	2000002c 	.word	0x2000002c

08003170 <__libc_init_array>:
 8003170:	b570      	push	{r4, r5, r6, lr}
 8003172:	4d0d      	ldr	r5, [pc, #52]	; (80031a8 <__libc_init_array+0x38>)
 8003174:	4c0d      	ldr	r4, [pc, #52]	; (80031ac <__libc_init_array+0x3c>)
 8003176:	1b64      	subs	r4, r4, r5
 8003178:	10a4      	asrs	r4, r4, #2
 800317a:	2600      	movs	r6, #0
 800317c:	42a6      	cmp	r6, r4
 800317e:	d109      	bne.n	8003194 <__libc_init_array+0x24>
 8003180:	4d0b      	ldr	r5, [pc, #44]	; (80031b0 <__libc_init_array+0x40>)
 8003182:	4c0c      	ldr	r4, [pc, #48]	; (80031b4 <__libc_init_array+0x44>)
 8003184:	f003 f832 	bl	80061ec <_init>
 8003188:	1b64      	subs	r4, r4, r5
 800318a:	10a4      	asrs	r4, r4, #2
 800318c:	2600      	movs	r6, #0
 800318e:	42a6      	cmp	r6, r4
 8003190:	d105      	bne.n	800319e <__libc_init_array+0x2e>
 8003192:	bd70      	pop	{r4, r5, r6, pc}
 8003194:	f855 3b04 	ldr.w	r3, [r5], #4
 8003198:	4798      	blx	r3
 800319a:	3601      	adds	r6, #1
 800319c:	e7ee      	b.n	800317c <__libc_init_array+0xc>
 800319e:	f855 3b04 	ldr.w	r3, [r5], #4
 80031a2:	4798      	blx	r3
 80031a4:	3601      	adds	r6, #1
 80031a6:	e7f2      	b.n	800318e <__libc_init_array+0x1e>
 80031a8:	080067f4 	.word	0x080067f4
 80031ac:	080067f4 	.word	0x080067f4
 80031b0:	080067f4 	.word	0x080067f4
 80031b4:	080067f8 	.word	0x080067f8

080031b8 <memcpy>:
 80031b8:	440a      	add	r2, r1
 80031ba:	4291      	cmp	r1, r2
 80031bc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80031c0:	d100      	bne.n	80031c4 <memcpy+0xc>
 80031c2:	4770      	bx	lr
 80031c4:	b510      	push	{r4, lr}
 80031c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031ce:	4291      	cmp	r1, r2
 80031d0:	d1f9      	bne.n	80031c6 <memcpy+0xe>
 80031d2:	bd10      	pop	{r4, pc}

080031d4 <memset>:
 80031d4:	4402      	add	r2, r0
 80031d6:	4603      	mov	r3, r0
 80031d8:	4293      	cmp	r3, r2
 80031da:	d100      	bne.n	80031de <memset+0xa>
 80031dc:	4770      	bx	lr
 80031de:	f803 1b01 	strb.w	r1, [r3], #1
 80031e2:	e7f9      	b.n	80031d8 <memset+0x4>

080031e4 <__cvt>:
 80031e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031e8:	ec55 4b10 	vmov	r4, r5, d0
 80031ec:	2d00      	cmp	r5, #0
 80031ee:	460e      	mov	r6, r1
 80031f0:	4619      	mov	r1, r3
 80031f2:	462b      	mov	r3, r5
 80031f4:	bfbb      	ittet	lt
 80031f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80031fa:	461d      	movlt	r5, r3
 80031fc:	2300      	movge	r3, #0
 80031fe:	232d      	movlt	r3, #45	; 0x2d
 8003200:	700b      	strb	r3, [r1, #0]
 8003202:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003204:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003208:	4691      	mov	r9, r2
 800320a:	f023 0820 	bic.w	r8, r3, #32
 800320e:	bfbc      	itt	lt
 8003210:	4622      	movlt	r2, r4
 8003212:	4614      	movlt	r4, r2
 8003214:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003218:	d005      	beq.n	8003226 <__cvt+0x42>
 800321a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800321e:	d100      	bne.n	8003222 <__cvt+0x3e>
 8003220:	3601      	adds	r6, #1
 8003222:	2102      	movs	r1, #2
 8003224:	e000      	b.n	8003228 <__cvt+0x44>
 8003226:	2103      	movs	r1, #3
 8003228:	ab03      	add	r3, sp, #12
 800322a:	9301      	str	r3, [sp, #4]
 800322c:	ab02      	add	r3, sp, #8
 800322e:	9300      	str	r3, [sp, #0]
 8003230:	ec45 4b10 	vmov	d0, r4, r5
 8003234:	4653      	mov	r3, sl
 8003236:	4632      	mov	r2, r6
 8003238:	f000 feee 	bl	8004018 <_dtoa_r>
 800323c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003240:	4607      	mov	r7, r0
 8003242:	d102      	bne.n	800324a <__cvt+0x66>
 8003244:	f019 0f01 	tst.w	r9, #1
 8003248:	d022      	beq.n	8003290 <__cvt+0xac>
 800324a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800324e:	eb07 0906 	add.w	r9, r7, r6
 8003252:	d110      	bne.n	8003276 <__cvt+0x92>
 8003254:	783b      	ldrb	r3, [r7, #0]
 8003256:	2b30      	cmp	r3, #48	; 0x30
 8003258:	d10a      	bne.n	8003270 <__cvt+0x8c>
 800325a:	2200      	movs	r2, #0
 800325c:	2300      	movs	r3, #0
 800325e:	4620      	mov	r0, r4
 8003260:	4629      	mov	r1, r5
 8003262:	f7fd fc31 	bl	8000ac8 <__aeabi_dcmpeq>
 8003266:	b918      	cbnz	r0, 8003270 <__cvt+0x8c>
 8003268:	f1c6 0601 	rsb	r6, r6, #1
 800326c:	f8ca 6000 	str.w	r6, [sl]
 8003270:	f8da 3000 	ldr.w	r3, [sl]
 8003274:	4499      	add	r9, r3
 8003276:	2200      	movs	r2, #0
 8003278:	2300      	movs	r3, #0
 800327a:	4620      	mov	r0, r4
 800327c:	4629      	mov	r1, r5
 800327e:	f7fd fc23 	bl	8000ac8 <__aeabi_dcmpeq>
 8003282:	b108      	cbz	r0, 8003288 <__cvt+0xa4>
 8003284:	f8cd 900c 	str.w	r9, [sp, #12]
 8003288:	2230      	movs	r2, #48	; 0x30
 800328a:	9b03      	ldr	r3, [sp, #12]
 800328c:	454b      	cmp	r3, r9
 800328e:	d307      	bcc.n	80032a0 <__cvt+0xbc>
 8003290:	9b03      	ldr	r3, [sp, #12]
 8003292:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003294:	1bdb      	subs	r3, r3, r7
 8003296:	4638      	mov	r0, r7
 8003298:	6013      	str	r3, [r2, #0]
 800329a:	b004      	add	sp, #16
 800329c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032a0:	1c59      	adds	r1, r3, #1
 80032a2:	9103      	str	r1, [sp, #12]
 80032a4:	701a      	strb	r2, [r3, #0]
 80032a6:	e7f0      	b.n	800328a <__cvt+0xa6>

080032a8 <__exponent>:
 80032a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032aa:	4603      	mov	r3, r0
 80032ac:	2900      	cmp	r1, #0
 80032ae:	bfb8      	it	lt
 80032b0:	4249      	neglt	r1, r1
 80032b2:	f803 2b02 	strb.w	r2, [r3], #2
 80032b6:	bfb4      	ite	lt
 80032b8:	222d      	movlt	r2, #45	; 0x2d
 80032ba:	222b      	movge	r2, #43	; 0x2b
 80032bc:	2909      	cmp	r1, #9
 80032be:	7042      	strb	r2, [r0, #1]
 80032c0:	dd2a      	ble.n	8003318 <__exponent+0x70>
 80032c2:	f10d 0407 	add.w	r4, sp, #7
 80032c6:	46a4      	mov	ip, r4
 80032c8:	270a      	movs	r7, #10
 80032ca:	46a6      	mov	lr, r4
 80032cc:	460a      	mov	r2, r1
 80032ce:	fb91 f6f7 	sdiv	r6, r1, r7
 80032d2:	fb07 1516 	mls	r5, r7, r6, r1
 80032d6:	3530      	adds	r5, #48	; 0x30
 80032d8:	2a63      	cmp	r2, #99	; 0x63
 80032da:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80032de:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80032e2:	4631      	mov	r1, r6
 80032e4:	dcf1      	bgt.n	80032ca <__exponent+0x22>
 80032e6:	3130      	adds	r1, #48	; 0x30
 80032e8:	f1ae 0502 	sub.w	r5, lr, #2
 80032ec:	f804 1c01 	strb.w	r1, [r4, #-1]
 80032f0:	1c44      	adds	r4, r0, #1
 80032f2:	4629      	mov	r1, r5
 80032f4:	4561      	cmp	r1, ip
 80032f6:	d30a      	bcc.n	800330e <__exponent+0x66>
 80032f8:	f10d 0209 	add.w	r2, sp, #9
 80032fc:	eba2 020e 	sub.w	r2, r2, lr
 8003300:	4565      	cmp	r5, ip
 8003302:	bf88      	it	hi
 8003304:	2200      	movhi	r2, #0
 8003306:	4413      	add	r3, r2
 8003308:	1a18      	subs	r0, r3, r0
 800330a:	b003      	add	sp, #12
 800330c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800330e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003312:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003316:	e7ed      	b.n	80032f4 <__exponent+0x4c>
 8003318:	2330      	movs	r3, #48	; 0x30
 800331a:	3130      	adds	r1, #48	; 0x30
 800331c:	7083      	strb	r3, [r0, #2]
 800331e:	70c1      	strb	r1, [r0, #3]
 8003320:	1d03      	adds	r3, r0, #4
 8003322:	e7f1      	b.n	8003308 <__exponent+0x60>

08003324 <_printf_float>:
 8003324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003328:	ed2d 8b02 	vpush	{d8}
 800332c:	b08d      	sub	sp, #52	; 0x34
 800332e:	460c      	mov	r4, r1
 8003330:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003334:	4616      	mov	r6, r2
 8003336:	461f      	mov	r7, r3
 8003338:	4605      	mov	r5, r0
 800333a:	f001 fe13 	bl	8004f64 <_localeconv_r>
 800333e:	f8d0 a000 	ldr.w	sl, [r0]
 8003342:	4650      	mov	r0, sl
 8003344:	f7fc ff44 	bl	80001d0 <strlen>
 8003348:	2300      	movs	r3, #0
 800334a:	930a      	str	r3, [sp, #40]	; 0x28
 800334c:	6823      	ldr	r3, [r4, #0]
 800334e:	9305      	str	r3, [sp, #20]
 8003350:	f8d8 3000 	ldr.w	r3, [r8]
 8003354:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003358:	3307      	adds	r3, #7
 800335a:	f023 0307 	bic.w	r3, r3, #7
 800335e:	f103 0208 	add.w	r2, r3, #8
 8003362:	f8c8 2000 	str.w	r2, [r8]
 8003366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800336a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800336e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003372:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003376:	9307      	str	r3, [sp, #28]
 8003378:	f8cd 8018 	str.w	r8, [sp, #24]
 800337c:	ee08 0a10 	vmov	s16, r0
 8003380:	4b9f      	ldr	r3, [pc, #636]	; (8003600 <_printf_float+0x2dc>)
 8003382:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003386:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800338a:	f7fd fbcf 	bl	8000b2c <__aeabi_dcmpun>
 800338e:	bb88      	cbnz	r0, 80033f4 <_printf_float+0xd0>
 8003390:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003394:	4b9a      	ldr	r3, [pc, #616]	; (8003600 <_printf_float+0x2dc>)
 8003396:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800339a:	f7fd fba9 	bl	8000af0 <__aeabi_dcmple>
 800339e:	bb48      	cbnz	r0, 80033f4 <_printf_float+0xd0>
 80033a0:	2200      	movs	r2, #0
 80033a2:	2300      	movs	r3, #0
 80033a4:	4640      	mov	r0, r8
 80033a6:	4649      	mov	r1, r9
 80033a8:	f7fd fb98 	bl	8000adc <__aeabi_dcmplt>
 80033ac:	b110      	cbz	r0, 80033b4 <_printf_float+0x90>
 80033ae:	232d      	movs	r3, #45	; 0x2d
 80033b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033b4:	4b93      	ldr	r3, [pc, #588]	; (8003604 <_printf_float+0x2e0>)
 80033b6:	4894      	ldr	r0, [pc, #592]	; (8003608 <_printf_float+0x2e4>)
 80033b8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80033bc:	bf94      	ite	ls
 80033be:	4698      	movls	r8, r3
 80033c0:	4680      	movhi	r8, r0
 80033c2:	2303      	movs	r3, #3
 80033c4:	6123      	str	r3, [r4, #16]
 80033c6:	9b05      	ldr	r3, [sp, #20]
 80033c8:	f023 0204 	bic.w	r2, r3, #4
 80033cc:	6022      	str	r2, [r4, #0]
 80033ce:	f04f 0900 	mov.w	r9, #0
 80033d2:	9700      	str	r7, [sp, #0]
 80033d4:	4633      	mov	r3, r6
 80033d6:	aa0b      	add	r2, sp, #44	; 0x2c
 80033d8:	4621      	mov	r1, r4
 80033da:	4628      	mov	r0, r5
 80033dc:	f000 f9d8 	bl	8003790 <_printf_common>
 80033e0:	3001      	adds	r0, #1
 80033e2:	f040 8090 	bne.w	8003506 <_printf_float+0x1e2>
 80033e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80033ea:	b00d      	add	sp, #52	; 0x34
 80033ec:	ecbd 8b02 	vpop	{d8}
 80033f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033f4:	4642      	mov	r2, r8
 80033f6:	464b      	mov	r3, r9
 80033f8:	4640      	mov	r0, r8
 80033fa:	4649      	mov	r1, r9
 80033fc:	f7fd fb96 	bl	8000b2c <__aeabi_dcmpun>
 8003400:	b140      	cbz	r0, 8003414 <_printf_float+0xf0>
 8003402:	464b      	mov	r3, r9
 8003404:	2b00      	cmp	r3, #0
 8003406:	bfbc      	itt	lt
 8003408:	232d      	movlt	r3, #45	; 0x2d
 800340a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800340e:	487f      	ldr	r0, [pc, #508]	; (800360c <_printf_float+0x2e8>)
 8003410:	4b7f      	ldr	r3, [pc, #508]	; (8003610 <_printf_float+0x2ec>)
 8003412:	e7d1      	b.n	80033b8 <_printf_float+0x94>
 8003414:	6863      	ldr	r3, [r4, #4]
 8003416:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800341a:	9206      	str	r2, [sp, #24]
 800341c:	1c5a      	adds	r2, r3, #1
 800341e:	d13f      	bne.n	80034a0 <_printf_float+0x17c>
 8003420:	2306      	movs	r3, #6
 8003422:	6063      	str	r3, [r4, #4]
 8003424:	9b05      	ldr	r3, [sp, #20]
 8003426:	6861      	ldr	r1, [r4, #4]
 8003428:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800342c:	2300      	movs	r3, #0
 800342e:	9303      	str	r3, [sp, #12]
 8003430:	ab0a      	add	r3, sp, #40	; 0x28
 8003432:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003436:	ab09      	add	r3, sp, #36	; 0x24
 8003438:	ec49 8b10 	vmov	d0, r8, r9
 800343c:	9300      	str	r3, [sp, #0]
 800343e:	6022      	str	r2, [r4, #0]
 8003440:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003444:	4628      	mov	r0, r5
 8003446:	f7ff fecd 	bl	80031e4 <__cvt>
 800344a:	9b06      	ldr	r3, [sp, #24]
 800344c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800344e:	2b47      	cmp	r3, #71	; 0x47
 8003450:	4680      	mov	r8, r0
 8003452:	d108      	bne.n	8003466 <_printf_float+0x142>
 8003454:	1cc8      	adds	r0, r1, #3
 8003456:	db02      	blt.n	800345e <_printf_float+0x13a>
 8003458:	6863      	ldr	r3, [r4, #4]
 800345a:	4299      	cmp	r1, r3
 800345c:	dd41      	ble.n	80034e2 <_printf_float+0x1be>
 800345e:	f1ab 0b02 	sub.w	fp, fp, #2
 8003462:	fa5f fb8b 	uxtb.w	fp, fp
 8003466:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800346a:	d820      	bhi.n	80034ae <_printf_float+0x18a>
 800346c:	3901      	subs	r1, #1
 800346e:	465a      	mov	r2, fp
 8003470:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003474:	9109      	str	r1, [sp, #36]	; 0x24
 8003476:	f7ff ff17 	bl	80032a8 <__exponent>
 800347a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800347c:	1813      	adds	r3, r2, r0
 800347e:	2a01      	cmp	r2, #1
 8003480:	4681      	mov	r9, r0
 8003482:	6123      	str	r3, [r4, #16]
 8003484:	dc02      	bgt.n	800348c <_printf_float+0x168>
 8003486:	6822      	ldr	r2, [r4, #0]
 8003488:	07d2      	lsls	r2, r2, #31
 800348a:	d501      	bpl.n	8003490 <_printf_float+0x16c>
 800348c:	3301      	adds	r3, #1
 800348e:	6123      	str	r3, [r4, #16]
 8003490:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003494:	2b00      	cmp	r3, #0
 8003496:	d09c      	beq.n	80033d2 <_printf_float+0xae>
 8003498:	232d      	movs	r3, #45	; 0x2d
 800349a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800349e:	e798      	b.n	80033d2 <_printf_float+0xae>
 80034a0:	9a06      	ldr	r2, [sp, #24]
 80034a2:	2a47      	cmp	r2, #71	; 0x47
 80034a4:	d1be      	bne.n	8003424 <_printf_float+0x100>
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1bc      	bne.n	8003424 <_printf_float+0x100>
 80034aa:	2301      	movs	r3, #1
 80034ac:	e7b9      	b.n	8003422 <_printf_float+0xfe>
 80034ae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80034b2:	d118      	bne.n	80034e6 <_printf_float+0x1c2>
 80034b4:	2900      	cmp	r1, #0
 80034b6:	6863      	ldr	r3, [r4, #4]
 80034b8:	dd0b      	ble.n	80034d2 <_printf_float+0x1ae>
 80034ba:	6121      	str	r1, [r4, #16]
 80034bc:	b913      	cbnz	r3, 80034c4 <_printf_float+0x1a0>
 80034be:	6822      	ldr	r2, [r4, #0]
 80034c0:	07d0      	lsls	r0, r2, #31
 80034c2:	d502      	bpl.n	80034ca <_printf_float+0x1a6>
 80034c4:	3301      	adds	r3, #1
 80034c6:	440b      	add	r3, r1
 80034c8:	6123      	str	r3, [r4, #16]
 80034ca:	65a1      	str	r1, [r4, #88]	; 0x58
 80034cc:	f04f 0900 	mov.w	r9, #0
 80034d0:	e7de      	b.n	8003490 <_printf_float+0x16c>
 80034d2:	b913      	cbnz	r3, 80034da <_printf_float+0x1b6>
 80034d4:	6822      	ldr	r2, [r4, #0]
 80034d6:	07d2      	lsls	r2, r2, #31
 80034d8:	d501      	bpl.n	80034de <_printf_float+0x1ba>
 80034da:	3302      	adds	r3, #2
 80034dc:	e7f4      	b.n	80034c8 <_printf_float+0x1a4>
 80034de:	2301      	movs	r3, #1
 80034e0:	e7f2      	b.n	80034c8 <_printf_float+0x1a4>
 80034e2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80034e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80034e8:	4299      	cmp	r1, r3
 80034ea:	db05      	blt.n	80034f8 <_printf_float+0x1d4>
 80034ec:	6823      	ldr	r3, [r4, #0]
 80034ee:	6121      	str	r1, [r4, #16]
 80034f0:	07d8      	lsls	r0, r3, #31
 80034f2:	d5ea      	bpl.n	80034ca <_printf_float+0x1a6>
 80034f4:	1c4b      	adds	r3, r1, #1
 80034f6:	e7e7      	b.n	80034c8 <_printf_float+0x1a4>
 80034f8:	2900      	cmp	r1, #0
 80034fa:	bfd4      	ite	le
 80034fc:	f1c1 0202 	rsble	r2, r1, #2
 8003500:	2201      	movgt	r2, #1
 8003502:	4413      	add	r3, r2
 8003504:	e7e0      	b.n	80034c8 <_printf_float+0x1a4>
 8003506:	6823      	ldr	r3, [r4, #0]
 8003508:	055a      	lsls	r2, r3, #21
 800350a:	d407      	bmi.n	800351c <_printf_float+0x1f8>
 800350c:	6923      	ldr	r3, [r4, #16]
 800350e:	4642      	mov	r2, r8
 8003510:	4631      	mov	r1, r6
 8003512:	4628      	mov	r0, r5
 8003514:	47b8      	blx	r7
 8003516:	3001      	adds	r0, #1
 8003518:	d12c      	bne.n	8003574 <_printf_float+0x250>
 800351a:	e764      	b.n	80033e6 <_printf_float+0xc2>
 800351c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003520:	f240 80e0 	bls.w	80036e4 <_printf_float+0x3c0>
 8003524:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003528:	2200      	movs	r2, #0
 800352a:	2300      	movs	r3, #0
 800352c:	f7fd facc 	bl	8000ac8 <__aeabi_dcmpeq>
 8003530:	2800      	cmp	r0, #0
 8003532:	d034      	beq.n	800359e <_printf_float+0x27a>
 8003534:	4a37      	ldr	r2, [pc, #220]	; (8003614 <_printf_float+0x2f0>)
 8003536:	2301      	movs	r3, #1
 8003538:	4631      	mov	r1, r6
 800353a:	4628      	mov	r0, r5
 800353c:	47b8      	blx	r7
 800353e:	3001      	adds	r0, #1
 8003540:	f43f af51 	beq.w	80033e6 <_printf_float+0xc2>
 8003544:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003548:	429a      	cmp	r2, r3
 800354a:	db02      	blt.n	8003552 <_printf_float+0x22e>
 800354c:	6823      	ldr	r3, [r4, #0]
 800354e:	07d8      	lsls	r0, r3, #31
 8003550:	d510      	bpl.n	8003574 <_printf_float+0x250>
 8003552:	ee18 3a10 	vmov	r3, s16
 8003556:	4652      	mov	r2, sl
 8003558:	4631      	mov	r1, r6
 800355a:	4628      	mov	r0, r5
 800355c:	47b8      	blx	r7
 800355e:	3001      	adds	r0, #1
 8003560:	f43f af41 	beq.w	80033e6 <_printf_float+0xc2>
 8003564:	f04f 0800 	mov.w	r8, #0
 8003568:	f104 091a 	add.w	r9, r4, #26
 800356c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800356e:	3b01      	subs	r3, #1
 8003570:	4543      	cmp	r3, r8
 8003572:	dc09      	bgt.n	8003588 <_printf_float+0x264>
 8003574:	6823      	ldr	r3, [r4, #0]
 8003576:	079b      	lsls	r3, r3, #30
 8003578:	f100 8105 	bmi.w	8003786 <_printf_float+0x462>
 800357c:	68e0      	ldr	r0, [r4, #12]
 800357e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003580:	4298      	cmp	r0, r3
 8003582:	bfb8      	it	lt
 8003584:	4618      	movlt	r0, r3
 8003586:	e730      	b.n	80033ea <_printf_float+0xc6>
 8003588:	2301      	movs	r3, #1
 800358a:	464a      	mov	r2, r9
 800358c:	4631      	mov	r1, r6
 800358e:	4628      	mov	r0, r5
 8003590:	47b8      	blx	r7
 8003592:	3001      	adds	r0, #1
 8003594:	f43f af27 	beq.w	80033e6 <_printf_float+0xc2>
 8003598:	f108 0801 	add.w	r8, r8, #1
 800359c:	e7e6      	b.n	800356c <_printf_float+0x248>
 800359e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	dc39      	bgt.n	8003618 <_printf_float+0x2f4>
 80035a4:	4a1b      	ldr	r2, [pc, #108]	; (8003614 <_printf_float+0x2f0>)
 80035a6:	2301      	movs	r3, #1
 80035a8:	4631      	mov	r1, r6
 80035aa:	4628      	mov	r0, r5
 80035ac:	47b8      	blx	r7
 80035ae:	3001      	adds	r0, #1
 80035b0:	f43f af19 	beq.w	80033e6 <_printf_float+0xc2>
 80035b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80035b8:	4313      	orrs	r3, r2
 80035ba:	d102      	bne.n	80035c2 <_printf_float+0x29e>
 80035bc:	6823      	ldr	r3, [r4, #0]
 80035be:	07d9      	lsls	r1, r3, #31
 80035c0:	d5d8      	bpl.n	8003574 <_printf_float+0x250>
 80035c2:	ee18 3a10 	vmov	r3, s16
 80035c6:	4652      	mov	r2, sl
 80035c8:	4631      	mov	r1, r6
 80035ca:	4628      	mov	r0, r5
 80035cc:	47b8      	blx	r7
 80035ce:	3001      	adds	r0, #1
 80035d0:	f43f af09 	beq.w	80033e6 <_printf_float+0xc2>
 80035d4:	f04f 0900 	mov.w	r9, #0
 80035d8:	f104 0a1a 	add.w	sl, r4, #26
 80035dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035de:	425b      	negs	r3, r3
 80035e0:	454b      	cmp	r3, r9
 80035e2:	dc01      	bgt.n	80035e8 <_printf_float+0x2c4>
 80035e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035e6:	e792      	b.n	800350e <_printf_float+0x1ea>
 80035e8:	2301      	movs	r3, #1
 80035ea:	4652      	mov	r2, sl
 80035ec:	4631      	mov	r1, r6
 80035ee:	4628      	mov	r0, r5
 80035f0:	47b8      	blx	r7
 80035f2:	3001      	adds	r0, #1
 80035f4:	f43f aef7 	beq.w	80033e6 <_printf_float+0xc2>
 80035f8:	f109 0901 	add.w	r9, r9, #1
 80035fc:	e7ee      	b.n	80035dc <_printf_float+0x2b8>
 80035fe:	bf00      	nop
 8003600:	7fefffff 	.word	0x7fefffff
 8003604:	0800641c 	.word	0x0800641c
 8003608:	08006420 	.word	0x08006420
 800360c:	08006428 	.word	0x08006428
 8003610:	08006424 	.word	0x08006424
 8003614:	0800642c 	.word	0x0800642c
 8003618:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800361a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800361c:	429a      	cmp	r2, r3
 800361e:	bfa8      	it	ge
 8003620:	461a      	movge	r2, r3
 8003622:	2a00      	cmp	r2, #0
 8003624:	4691      	mov	r9, r2
 8003626:	dc37      	bgt.n	8003698 <_printf_float+0x374>
 8003628:	f04f 0b00 	mov.w	fp, #0
 800362c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003630:	f104 021a 	add.w	r2, r4, #26
 8003634:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003636:	9305      	str	r3, [sp, #20]
 8003638:	eba3 0309 	sub.w	r3, r3, r9
 800363c:	455b      	cmp	r3, fp
 800363e:	dc33      	bgt.n	80036a8 <_printf_float+0x384>
 8003640:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003644:	429a      	cmp	r2, r3
 8003646:	db3b      	blt.n	80036c0 <_printf_float+0x39c>
 8003648:	6823      	ldr	r3, [r4, #0]
 800364a:	07da      	lsls	r2, r3, #31
 800364c:	d438      	bmi.n	80036c0 <_printf_float+0x39c>
 800364e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003650:	9a05      	ldr	r2, [sp, #20]
 8003652:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003654:	1a9a      	subs	r2, r3, r2
 8003656:	eba3 0901 	sub.w	r9, r3, r1
 800365a:	4591      	cmp	r9, r2
 800365c:	bfa8      	it	ge
 800365e:	4691      	movge	r9, r2
 8003660:	f1b9 0f00 	cmp.w	r9, #0
 8003664:	dc35      	bgt.n	80036d2 <_printf_float+0x3ae>
 8003666:	f04f 0800 	mov.w	r8, #0
 800366a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800366e:	f104 0a1a 	add.w	sl, r4, #26
 8003672:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003676:	1a9b      	subs	r3, r3, r2
 8003678:	eba3 0309 	sub.w	r3, r3, r9
 800367c:	4543      	cmp	r3, r8
 800367e:	f77f af79 	ble.w	8003574 <_printf_float+0x250>
 8003682:	2301      	movs	r3, #1
 8003684:	4652      	mov	r2, sl
 8003686:	4631      	mov	r1, r6
 8003688:	4628      	mov	r0, r5
 800368a:	47b8      	blx	r7
 800368c:	3001      	adds	r0, #1
 800368e:	f43f aeaa 	beq.w	80033e6 <_printf_float+0xc2>
 8003692:	f108 0801 	add.w	r8, r8, #1
 8003696:	e7ec      	b.n	8003672 <_printf_float+0x34e>
 8003698:	4613      	mov	r3, r2
 800369a:	4631      	mov	r1, r6
 800369c:	4642      	mov	r2, r8
 800369e:	4628      	mov	r0, r5
 80036a0:	47b8      	blx	r7
 80036a2:	3001      	adds	r0, #1
 80036a4:	d1c0      	bne.n	8003628 <_printf_float+0x304>
 80036a6:	e69e      	b.n	80033e6 <_printf_float+0xc2>
 80036a8:	2301      	movs	r3, #1
 80036aa:	4631      	mov	r1, r6
 80036ac:	4628      	mov	r0, r5
 80036ae:	9205      	str	r2, [sp, #20]
 80036b0:	47b8      	blx	r7
 80036b2:	3001      	adds	r0, #1
 80036b4:	f43f ae97 	beq.w	80033e6 <_printf_float+0xc2>
 80036b8:	9a05      	ldr	r2, [sp, #20]
 80036ba:	f10b 0b01 	add.w	fp, fp, #1
 80036be:	e7b9      	b.n	8003634 <_printf_float+0x310>
 80036c0:	ee18 3a10 	vmov	r3, s16
 80036c4:	4652      	mov	r2, sl
 80036c6:	4631      	mov	r1, r6
 80036c8:	4628      	mov	r0, r5
 80036ca:	47b8      	blx	r7
 80036cc:	3001      	adds	r0, #1
 80036ce:	d1be      	bne.n	800364e <_printf_float+0x32a>
 80036d0:	e689      	b.n	80033e6 <_printf_float+0xc2>
 80036d2:	9a05      	ldr	r2, [sp, #20]
 80036d4:	464b      	mov	r3, r9
 80036d6:	4442      	add	r2, r8
 80036d8:	4631      	mov	r1, r6
 80036da:	4628      	mov	r0, r5
 80036dc:	47b8      	blx	r7
 80036de:	3001      	adds	r0, #1
 80036e0:	d1c1      	bne.n	8003666 <_printf_float+0x342>
 80036e2:	e680      	b.n	80033e6 <_printf_float+0xc2>
 80036e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80036e6:	2a01      	cmp	r2, #1
 80036e8:	dc01      	bgt.n	80036ee <_printf_float+0x3ca>
 80036ea:	07db      	lsls	r3, r3, #31
 80036ec:	d538      	bpl.n	8003760 <_printf_float+0x43c>
 80036ee:	2301      	movs	r3, #1
 80036f0:	4642      	mov	r2, r8
 80036f2:	4631      	mov	r1, r6
 80036f4:	4628      	mov	r0, r5
 80036f6:	47b8      	blx	r7
 80036f8:	3001      	adds	r0, #1
 80036fa:	f43f ae74 	beq.w	80033e6 <_printf_float+0xc2>
 80036fe:	ee18 3a10 	vmov	r3, s16
 8003702:	4652      	mov	r2, sl
 8003704:	4631      	mov	r1, r6
 8003706:	4628      	mov	r0, r5
 8003708:	47b8      	blx	r7
 800370a:	3001      	adds	r0, #1
 800370c:	f43f ae6b 	beq.w	80033e6 <_printf_float+0xc2>
 8003710:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003714:	2200      	movs	r2, #0
 8003716:	2300      	movs	r3, #0
 8003718:	f7fd f9d6 	bl	8000ac8 <__aeabi_dcmpeq>
 800371c:	b9d8      	cbnz	r0, 8003756 <_printf_float+0x432>
 800371e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003720:	f108 0201 	add.w	r2, r8, #1
 8003724:	3b01      	subs	r3, #1
 8003726:	4631      	mov	r1, r6
 8003728:	4628      	mov	r0, r5
 800372a:	47b8      	blx	r7
 800372c:	3001      	adds	r0, #1
 800372e:	d10e      	bne.n	800374e <_printf_float+0x42a>
 8003730:	e659      	b.n	80033e6 <_printf_float+0xc2>
 8003732:	2301      	movs	r3, #1
 8003734:	4652      	mov	r2, sl
 8003736:	4631      	mov	r1, r6
 8003738:	4628      	mov	r0, r5
 800373a:	47b8      	blx	r7
 800373c:	3001      	adds	r0, #1
 800373e:	f43f ae52 	beq.w	80033e6 <_printf_float+0xc2>
 8003742:	f108 0801 	add.w	r8, r8, #1
 8003746:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003748:	3b01      	subs	r3, #1
 800374a:	4543      	cmp	r3, r8
 800374c:	dcf1      	bgt.n	8003732 <_printf_float+0x40e>
 800374e:	464b      	mov	r3, r9
 8003750:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003754:	e6dc      	b.n	8003510 <_printf_float+0x1ec>
 8003756:	f04f 0800 	mov.w	r8, #0
 800375a:	f104 0a1a 	add.w	sl, r4, #26
 800375e:	e7f2      	b.n	8003746 <_printf_float+0x422>
 8003760:	2301      	movs	r3, #1
 8003762:	4642      	mov	r2, r8
 8003764:	e7df      	b.n	8003726 <_printf_float+0x402>
 8003766:	2301      	movs	r3, #1
 8003768:	464a      	mov	r2, r9
 800376a:	4631      	mov	r1, r6
 800376c:	4628      	mov	r0, r5
 800376e:	47b8      	blx	r7
 8003770:	3001      	adds	r0, #1
 8003772:	f43f ae38 	beq.w	80033e6 <_printf_float+0xc2>
 8003776:	f108 0801 	add.w	r8, r8, #1
 800377a:	68e3      	ldr	r3, [r4, #12]
 800377c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800377e:	1a5b      	subs	r3, r3, r1
 8003780:	4543      	cmp	r3, r8
 8003782:	dcf0      	bgt.n	8003766 <_printf_float+0x442>
 8003784:	e6fa      	b.n	800357c <_printf_float+0x258>
 8003786:	f04f 0800 	mov.w	r8, #0
 800378a:	f104 0919 	add.w	r9, r4, #25
 800378e:	e7f4      	b.n	800377a <_printf_float+0x456>

08003790 <_printf_common>:
 8003790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003794:	4616      	mov	r6, r2
 8003796:	4699      	mov	r9, r3
 8003798:	688a      	ldr	r2, [r1, #8]
 800379a:	690b      	ldr	r3, [r1, #16]
 800379c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80037a0:	4293      	cmp	r3, r2
 80037a2:	bfb8      	it	lt
 80037a4:	4613      	movlt	r3, r2
 80037a6:	6033      	str	r3, [r6, #0]
 80037a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80037ac:	4607      	mov	r7, r0
 80037ae:	460c      	mov	r4, r1
 80037b0:	b10a      	cbz	r2, 80037b6 <_printf_common+0x26>
 80037b2:	3301      	adds	r3, #1
 80037b4:	6033      	str	r3, [r6, #0]
 80037b6:	6823      	ldr	r3, [r4, #0]
 80037b8:	0699      	lsls	r1, r3, #26
 80037ba:	bf42      	ittt	mi
 80037bc:	6833      	ldrmi	r3, [r6, #0]
 80037be:	3302      	addmi	r3, #2
 80037c0:	6033      	strmi	r3, [r6, #0]
 80037c2:	6825      	ldr	r5, [r4, #0]
 80037c4:	f015 0506 	ands.w	r5, r5, #6
 80037c8:	d106      	bne.n	80037d8 <_printf_common+0x48>
 80037ca:	f104 0a19 	add.w	sl, r4, #25
 80037ce:	68e3      	ldr	r3, [r4, #12]
 80037d0:	6832      	ldr	r2, [r6, #0]
 80037d2:	1a9b      	subs	r3, r3, r2
 80037d4:	42ab      	cmp	r3, r5
 80037d6:	dc26      	bgt.n	8003826 <_printf_common+0x96>
 80037d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80037dc:	1e13      	subs	r3, r2, #0
 80037de:	6822      	ldr	r2, [r4, #0]
 80037e0:	bf18      	it	ne
 80037e2:	2301      	movne	r3, #1
 80037e4:	0692      	lsls	r2, r2, #26
 80037e6:	d42b      	bmi.n	8003840 <_printf_common+0xb0>
 80037e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80037ec:	4649      	mov	r1, r9
 80037ee:	4638      	mov	r0, r7
 80037f0:	47c0      	blx	r8
 80037f2:	3001      	adds	r0, #1
 80037f4:	d01e      	beq.n	8003834 <_printf_common+0xa4>
 80037f6:	6823      	ldr	r3, [r4, #0]
 80037f8:	68e5      	ldr	r5, [r4, #12]
 80037fa:	6832      	ldr	r2, [r6, #0]
 80037fc:	f003 0306 	and.w	r3, r3, #6
 8003800:	2b04      	cmp	r3, #4
 8003802:	bf08      	it	eq
 8003804:	1aad      	subeq	r5, r5, r2
 8003806:	68a3      	ldr	r3, [r4, #8]
 8003808:	6922      	ldr	r2, [r4, #16]
 800380a:	bf0c      	ite	eq
 800380c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003810:	2500      	movne	r5, #0
 8003812:	4293      	cmp	r3, r2
 8003814:	bfc4      	itt	gt
 8003816:	1a9b      	subgt	r3, r3, r2
 8003818:	18ed      	addgt	r5, r5, r3
 800381a:	2600      	movs	r6, #0
 800381c:	341a      	adds	r4, #26
 800381e:	42b5      	cmp	r5, r6
 8003820:	d11a      	bne.n	8003858 <_printf_common+0xc8>
 8003822:	2000      	movs	r0, #0
 8003824:	e008      	b.n	8003838 <_printf_common+0xa8>
 8003826:	2301      	movs	r3, #1
 8003828:	4652      	mov	r2, sl
 800382a:	4649      	mov	r1, r9
 800382c:	4638      	mov	r0, r7
 800382e:	47c0      	blx	r8
 8003830:	3001      	adds	r0, #1
 8003832:	d103      	bne.n	800383c <_printf_common+0xac>
 8003834:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800383c:	3501      	adds	r5, #1
 800383e:	e7c6      	b.n	80037ce <_printf_common+0x3e>
 8003840:	18e1      	adds	r1, r4, r3
 8003842:	1c5a      	adds	r2, r3, #1
 8003844:	2030      	movs	r0, #48	; 0x30
 8003846:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800384a:	4422      	add	r2, r4
 800384c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003850:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003854:	3302      	adds	r3, #2
 8003856:	e7c7      	b.n	80037e8 <_printf_common+0x58>
 8003858:	2301      	movs	r3, #1
 800385a:	4622      	mov	r2, r4
 800385c:	4649      	mov	r1, r9
 800385e:	4638      	mov	r0, r7
 8003860:	47c0      	blx	r8
 8003862:	3001      	adds	r0, #1
 8003864:	d0e6      	beq.n	8003834 <_printf_common+0xa4>
 8003866:	3601      	adds	r6, #1
 8003868:	e7d9      	b.n	800381e <_printf_common+0x8e>
	...

0800386c <_printf_i>:
 800386c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003870:	7e0f      	ldrb	r7, [r1, #24]
 8003872:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003874:	2f78      	cmp	r7, #120	; 0x78
 8003876:	4691      	mov	r9, r2
 8003878:	4680      	mov	r8, r0
 800387a:	460c      	mov	r4, r1
 800387c:	469a      	mov	sl, r3
 800387e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003882:	d807      	bhi.n	8003894 <_printf_i+0x28>
 8003884:	2f62      	cmp	r7, #98	; 0x62
 8003886:	d80a      	bhi.n	800389e <_printf_i+0x32>
 8003888:	2f00      	cmp	r7, #0
 800388a:	f000 80d8 	beq.w	8003a3e <_printf_i+0x1d2>
 800388e:	2f58      	cmp	r7, #88	; 0x58
 8003890:	f000 80a3 	beq.w	80039da <_printf_i+0x16e>
 8003894:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003898:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800389c:	e03a      	b.n	8003914 <_printf_i+0xa8>
 800389e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80038a2:	2b15      	cmp	r3, #21
 80038a4:	d8f6      	bhi.n	8003894 <_printf_i+0x28>
 80038a6:	a101      	add	r1, pc, #4	; (adr r1, 80038ac <_printf_i+0x40>)
 80038a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038ac:	08003905 	.word	0x08003905
 80038b0:	08003919 	.word	0x08003919
 80038b4:	08003895 	.word	0x08003895
 80038b8:	08003895 	.word	0x08003895
 80038bc:	08003895 	.word	0x08003895
 80038c0:	08003895 	.word	0x08003895
 80038c4:	08003919 	.word	0x08003919
 80038c8:	08003895 	.word	0x08003895
 80038cc:	08003895 	.word	0x08003895
 80038d0:	08003895 	.word	0x08003895
 80038d4:	08003895 	.word	0x08003895
 80038d8:	08003a25 	.word	0x08003a25
 80038dc:	08003949 	.word	0x08003949
 80038e0:	08003a07 	.word	0x08003a07
 80038e4:	08003895 	.word	0x08003895
 80038e8:	08003895 	.word	0x08003895
 80038ec:	08003a47 	.word	0x08003a47
 80038f0:	08003895 	.word	0x08003895
 80038f4:	08003949 	.word	0x08003949
 80038f8:	08003895 	.word	0x08003895
 80038fc:	08003895 	.word	0x08003895
 8003900:	08003a0f 	.word	0x08003a0f
 8003904:	682b      	ldr	r3, [r5, #0]
 8003906:	1d1a      	adds	r2, r3, #4
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	602a      	str	r2, [r5, #0]
 800390c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003910:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003914:	2301      	movs	r3, #1
 8003916:	e0a3      	b.n	8003a60 <_printf_i+0x1f4>
 8003918:	6820      	ldr	r0, [r4, #0]
 800391a:	6829      	ldr	r1, [r5, #0]
 800391c:	0606      	lsls	r6, r0, #24
 800391e:	f101 0304 	add.w	r3, r1, #4
 8003922:	d50a      	bpl.n	800393a <_printf_i+0xce>
 8003924:	680e      	ldr	r6, [r1, #0]
 8003926:	602b      	str	r3, [r5, #0]
 8003928:	2e00      	cmp	r6, #0
 800392a:	da03      	bge.n	8003934 <_printf_i+0xc8>
 800392c:	232d      	movs	r3, #45	; 0x2d
 800392e:	4276      	negs	r6, r6
 8003930:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003934:	485e      	ldr	r0, [pc, #376]	; (8003ab0 <_printf_i+0x244>)
 8003936:	230a      	movs	r3, #10
 8003938:	e019      	b.n	800396e <_printf_i+0x102>
 800393a:	680e      	ldr	r6, [r1, #0]
 800393c:	602b      	str	r3, [r5, #0]
 800393e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003942:	bf18      	it	ne
 8003944:	b236      	sxthne	r6, r6
 8003946:	e7ef      	b.n	8003928 <_printf_i+0xbc>
 8003948:	682b      	ldr	r3, [r5, #0]
 800394a:	6820      	ldr	r0, [r4, #0]
 800394c:	1d19      	adds	r1, r3, #4
 800394e:	6029      	str	r1, [r5, #0]
 8003950:	0601      	lsls	r1, r0, #24
 8003952:	d501      	bpl.n	8003958 <_printf_i+0xec>
 8003954:	681e      	ldr	r6, [r3, #0]
 8003956:	e002      	b.n	800395e <_printf_i+0xf2>
 8003958:	0646      	lsls	r6, r0, #25
 800395a:	d5fb      	bpl.n	8003954 <_printf_i+0xe8>
 800395c:	881e      	ldrh	r6, [r3, #0]
 800395e:	4854      	ldr	r0, [pc, #336]	; (8003ab0 <_printf_i+0x244>)
 8003960:	2f6f      	cmp	r7, #111	; 0x6f
 8003962:	bf0c      	ite	eq
 8003964:	2308      	moveq	r3, #8
 8003966:	230a      	movne	r3, #10
 8003968:	2100      	movs	r1, #0
 800396a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800396e:	6865      	ldr	r5, [r4, #4]
 8003970:	60a5      	str	r5, [r4, #8]
 8003972:	2d00      	cmp	r5, #0
 8003974:	bfa2      	ittt	ge
 8003976:	6821      	ldrge	r1, [r4, #0]
 8003978:	f021 0104 	bicge.w	r1, r1, #4
 800397c:	6021      	strge	r1, [r4, #0]
 800397e:	b90e      	cbnz	r6, 8003984 <_printf_i+0x118>
 8003980:	2d00      	cmp	r5, #0
 8003982:	d04d      	beq.n	8003a20 <_printf_i+0x1b4>
 8003984:	4615      	mov	r5, r2
 8003986:	fbb6 f1f3 	udiv	r1, r6, r3
 800398a:	fb03 6711 	mls	r7, r3, r1, r6
 800398e:	5dc7      	ldrb	r7, [r0, r7]
 8003990:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003994:	4637      	mov	r7, r6
 8003996:	42bb      	cmp	r3, r7
 8003998:	460e      	mov	r6, r1
 800399a:	d9f4      	bls.n	8003986 <_printf_i+0x11a>
 800399c:	2b08      	cmp	r3, #8
 800399e:	d10b      	bne.n	80039b8 <_printf_i+0x14c>
 80039a0:	6823      	ldr	r3, [r4, #0]
 80039a2:	07de      	lsls	r6, r3, #31
 80039a4:	d508      	bpl.n	80039b8 <_printf_i+0x14c>
 80039a6:	6923      	ldr	r3, [r4, #16]
 80039a8:	6861      	ldr	r1, [r4, #4]
 80039aa:	4299      	cmp	r1, r3
 80039ac:	bfde      	ittt	le
 80039ae:	2330      	movle	r3, #48	; 0x30
 80039b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80039b4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80039b8:	1b52      	subs	r2, r2, r5
 80039ba:	6122      	str	r2, [r4, #16]
 80039bc:	f8cd a000 	str.w	sl, [sp]
 80039c0:	464b      	mov	r3, r9
 80039c2:	aa03      	add	r2, sp, #12
 80039c4:	4621      	mov	r1, r4
 80039c6:	4640      	mov	r0, r8
 80039c8:	f7ff fee2 	bl	8003790 <_printf_common>
 80039cc:	3001      	adds	r0, #1
 80039ce:	d14c      	bne.n	8003a6a <_printf_i+0x1fe>
 80039d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80039d4:	b004      	add	sp, #16
 80039d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039da:	4835      	ldr	r0, [pc, #212]	; (8003ab0 <_printf_i+0x244>)
 80039dc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80039e0:	6829      	ldr	r1, [r5, #0]
 80039e2:	6823      	ldr	r3, [r4, #0]
 80039e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80039e8:	6029      	str	r1, [r5, #0]
 80039ea:	061d      	lsls	r5, r3, #24
 80039ec:	d514      	bpl.n	8003a18 <_printf_i+0x1ac>
 80039ee:	07df      	lsls	r7, r3, #31
 80039f0:	bf44      	itt	mi
 80039f2:	f043 0320 	orrmi.w	r3, r3, #32
 80039f6:	6023      	strmi	r3, [r4, #0]
 80039f8:	b91e      	cbnz	r6, 8003a02 <_printf_i+0x196>
 80039fa:	6823      	ldr	r3, [r4, #0]
 80039fc:	f023 0320 	bic.w	r3, r3, #32
 8003a00:	6023      	str	r3, [r4, #0]
 8003a02:	2310      	movs	r3, #16
 8003a04:	e7b0      	b.n	8003968 <_printf_i+0xfc>
 8003a06:	6823      	ldr	r3, [r4, #0]
 8003a08:	f043 0320 	orr.w	r3, r3, #32
 8003a0c:	6023      	str	r3, [r4, #0]
 8003a0e:	2378      	movs	r3, #120	; 0x78
 8003a10:	4828      	ldr	r0, [pc, #160]	; (8003ab4 <_printf_i+0x248>)
 8003a12:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003a16:	e7e3      	b.n	80039e0 <_printf_i+0x174>
 8003a18:	0659      	lsls	r1, r3, #25
 8003a1a:	bf48      	it	mi
 8003a1c:	b2b6      	uxthmi	r6, r6
 8003a1e:	e7e6      	b.n	80039ee <_printf_i+0x182>
 8003a20:	4615      	mov	r5, r2
 8003a22:	e7bb      	b.n	800399c <_printf_i+0x130>
 8003a24:	682b      	ldr	r3, [r5, #0]
 8003a26:	6826      	ldr	r6, [r4, #0]
 8003a28:	6961      	ldr	r1, [r4, #20]
 8003a2a:	1d18      	adds	r0, r3, #4
 8003a2c:	6028      	str	r0, [r5, #0]
 8003a2e:	0635      	lsls	r5, r6, #24
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	d501      	bpl.n	8003a38 <_printf_i+0x1cc>
 8003a34:	6019      	str	r1, [r3, #0]
 8003a36:	e002      	b.n	8003a3e <_printf_i+0x1d2>
 8003a38:	0670      	lsls	r0, r6, #25
 8003a3a:	d5fb      	bpl.n	8003a34 <_printf_i+0x1c8>
 8003a3c:	8019      	strh	r1, [r3, #0]
 8003a3e:	2300      	movs	r3, #0
 8003a40:	6123      	str	r3, [r4, #16]
 8003a42:	4615      	mov	r5, r2
 8003a44:	e7ba      	b.n	80039bc <_printf_i+0x150>
 8003a46:	682b      	ldr	r3, [r5, #0]
 8003a48:	1d1a      	adds	r2, r3, #4
 8003a4a:	602a      	str	r2, [r5, #0]
 8003a4c:	681d      	ldr	r5, [r3, #0]
 8003a4e:	6862      	ldr	r2, [r4, #4]
 8003a50:	2100      	movs	r1, #0
 8003a52:	4628      	mov	r0, r5
 8003a54:	f7fc fbc4 	bl	80001e0 <memchr>
 8003a58:	b108      	cbz	r0, 8003a5e <_printf_i+0x1f2>
 8003a5a:	1b40      	subs	r0, r0, r5
 8003a5c:	6060      	str	r0, [r4, #4]
 8003a5e:	6863      	ldr	r3, [r4, #4]
 8003a60:	6123      	str	r3, [r4, #16]
 8003a62:	2300      	movs	r3, #0
 8003a64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a68:	e7a8      	b.n	80039bc <_printf_i+0x150>
 8003a6a:	6923      	ldr	r3, [r4, #16]
 8003a6c:	462a      	mov	r2, r5
 8003a6e:	4649      	mov	r1, r9
 8003a70:	4640      	mov	r0, r8
 8003a72:	47d0      	blx	sl
 8003a74:	3001      	adds	r0, #1
 8003a76:	d0ab      	beq.n	80039d0 <_printf_i+0x164>
 8003a78:	6823      	ldr	r3, [r4, #0]
 8003a7a:	079b      	lsls	r3, r3, #30
 8003a7c:	d413      	bmi.n	8003aa6 <_printf_i+0x23a>
 8003a7e:	68e0      	ldr	r0, [r4, #12]
 8003a80:	9b03      	ldr	r3, [sp, #12]
 8003a82:	4298      	cmp	r0, r3
 8003a84:	bfb8      	it	lt
 8003a86:	4618      	movlt	r0, r3
 8003a88:	e7a4      	b.n	80039d4 <_printf_i+0x168>
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	4632      	mov	r2, r6
 8003a8e:	4649      	mov	r1, r9
 8003a90:	4640      	mov	r0, r8
 8003a92:	47d0      	blx	sl
 8003a94:	3001      	adds	r0, #1
 8003a96:	d09b      	beq.n	80039d0 <_printf_i+0x164>
 8003a98:	3501      	adds	r5, #1
 8003a9a:	68e3      	ldr	r3, [r4, #12]
 8003a9c:	9903      	ldr	r1, [sp, #12]
 8003a9e:	1a5b      	subs	r3, r3, r1
 8003aa0:	42ab      	cmp	r3, r5
 8003aa2:	dcf2      	bgt.n	8003a8a <_printf_i+0x21e>
 8003aa4:	e7eb      	b.n	8003a7e <_printf_i+0x212>
 8003aa6:	2500      	movs	r5, #0
 8003aa8:	f104 0619 	add.w	r6, r4, #25
 8003aac:	e7f5      	b.n	8003a9a <_printf_i+0x22e>
 8003aae:	bf00      	nop
 8003ab0:	0800642e 	.word	0x0800642e
 8003ab4:	0800643f 	.word	0x0800643f

08003ab8 <_puts_r>:
 8003ab8:	b570      	push	{r4, r5, r6, lr}
 8003aba:	460e      	mov	r6, r1
 8003abc:	4605      	mov	r5, r0
 8003abe:	b118      	cbz	r0, 8003ac8 <_puts_r+0x10>
 8003ac0:	6983      	ldr	r3, [r0, #24]
 8003ac2:	b90b      	cbnz	r3, 8003ac8 <_puts_r+0x10>
 8003ac4:	f001 f9b0 	bl	8004e28 <__sinit>
 8003ac8:	69ab      	ldr	r3, [r5, #24]
 8003aca:	68ac      	ldr	r4, [r5, #8]
 8003acc:	b913      	cbnz	r3, 8003ad4 <_puts_r+0x1c>
 8003ace:	4628      	mov	r0, r5
 8003ad0:	f001 f9aa 	bl	8004e28 <__sinit>
 8003ad4:	4b2c      	ldr	r3, [pc, #176]	; (8003b88 <_puts_r+0xd0>)
 8003ad6:	429c      	cmp	r4, r3
 8003ad8:	d120      	bne.n	8003b1c <_puts_r+0x64>
 8003ada:	686c      	ldr	r4, [r5, #4]
 8003adc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ade:	07db      	lsls	r3, r3, #31
 8003ae0:	d405      	bmi.n	8003aee <_puts_r+0x36>
 8003ae2:	89a3      	ldrh	r3, [r4, #12]
 8003ae4:	0598      	lsls	r0, r3, #22
 8003ae6:	d402      	bmi.n	8003aee <_puts_r+0x36>
 8003ae8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003aea:	f001 fa40 	bl	8004f6e <__retarget_lock_acquire_recursive>
 8003aee:	89a3      	ldrh	r3, [r4, #12]
 8003af0:	0719      	lsls	r1, r3, #28
 8003af2:	d51d      	bpl.n	8003b30 <_puts_r+0x78>
 8003af4:	6923      	ldr	r3, [r4, #16]
 8003af6:	b1db      	cbz	r3, 8003b30 <_puts_r+0x78>
 8003af8:	3e01      	subs	r6, #1
 8003afa:	68a3      	ldr	r3, [r4, #8]
 8003afc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003b00:	3b01      	subs	r3, #1
 8003b02:	60a3      	str	r3, [r4, #8]
 8003b04:	bb39      	cbnz	r1, 8003b56 <_puts_r+0x9e>
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	da38      	bge.n	8003b7c <_puts_r+0xc4>
 8003b0a:	4622      	mov	r2, r4
 8003b0c:	210a      	movs	r1, #10
 8003b0e:	4628      	mov	r0, r5
 8003b10:	f000 f936 	bl	8003d80 <__swbuf_r>
 8003b14:	3001      	adds	r0, #1
 8003b16:	d011      	beq.n	8003b3c <_puts_r+0x84>
 8003b18:	250a      	movs	r5, #10
 8003b1a:	e011      	b.n	8003b40 <_puts_r+0x88>
 8003b1c:	4b1b      	ldr	r3, [pc, #108]	; (8003b8c <_puts_r+0xd4>)
 8003b1e:	429c      	cmp	r4, r3
 8003b20:	d101      	bne.n	8003b26 <_puts_r+0x6e>
 8003b22:	68ac      	ldr	r4, [r5, #8]
 8003b24:	e7da      	b.n	8003adc <_puts_r+0x24>
 8003b26:	4b1a      	ldr	r3, [pc, #104]	; (8003b90 <_puts_r+0xd8>)
 8003b28:	429c      	cmp	r4, r3
 8003b2a:	bf08      	it	eq
 8003b2c:	68ec      	ldreq	r4, [r5, #12]
 8003b2e:	e7d5      	b.n	8003adc <_puts_r+0x24>
 8003b30:	4621      	mov	r1, r4
 8003b32:	4628      	mov	r0, r5
 8003b34:	f000 f976 	bl	8003e24 <__swsetup_r>
 8003b38:	2800      	cmp	r0, #0
 8003b3a:	d0dd      	beq.n	8003af8 <_puts_r+0x40>
 8003b3c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003b40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b42:	07da      	lsls	r2, r3, #31
 8003b44:	d405      	bmi.n	8003b52 <_puts_r+0x9a>
 8003b46:	89a3      	ldrh	r3, [r4, #12]
 8003b48:	059b      	lsls	r3, r3, #22
 8003b4a:	d402      	bmi.n	8003b52 <_puts_r+0x9a>
 8003b4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b4e:	f001 fa0f 	bl	8004f70 <__retarget_lock_release_recursive>
 8003b52:	4628      	mov	r0, r5
 8003b54:	bd70      	pop	{r4, r5, r6, pc}
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	da04      	bge.n	8003b64 <_puts_r+0xac>
 8003b5a:	69a2      	ldr	r2, [r4, #24]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	dc06      	bgt.n	8003b6e <_puts_r+0xb6>
 8003b60:	290a      	cmp	r1, #10
 8003b62:	d004      	beq.n	8003b6e <_puts_r+0xb6>
 8003b64:	6823      	ldr	r3, [r4, #0]
 8003b66:	1c5a      	adds	r2, r3, #1
 8003b68:	6022      	str	r2, [r4, #0]
 8003b6a:	7019      	strb	r1, [r3, #0]
 8003b6c:	e7c5      	b.n	8003afa <_puts_r+0x42>
 8003b6e:	4622      	mov	r2, r4
 8003b70:	4628      	mov	r0, r5
 8003b72:	f000 f905 	bl	8003d80 <__swbuf_r>
 8003b76:	3001      	adds	r0, #1
 8003b78:	d1bf      	bne.n	8003afa <_puts_r+0x42>
 8003b7a:	e7df      	b.n	8003b3c <_puts_r+0x84>
 8003b7c:	6823      	ldr	r3, [r4, #0]
 8003b7e:	250a      	movs	r5, #10
 8003b80:	1c5a      	adds	r2, r3, #1
 8003b82:	6022      	str	r2, [r4, #0]
 8003b84:	701d      	strb	r5, [r3, #0]
 8003b86:	e7db      	b.n	8003b40 <_puts_r+0x88>
 8003b88:	08006500 	.word	0x08006500
 8003b8c:	08006520 	.word	0x08006520
 8003b90:	080064e0 	.word	0x080064e0

08003b94 <puts>:
 8003b94:	4b02      	ldr	r3, [pc, #8]	; (8003ba0 <puts+0xc>)
 8003b96:	4601      	mov	r1, r0
 8003b98:	6818      	ldr	r0, [r3, #0]
 8003b9a:	f7ff bf8d 	b.w	8003ab8 <_puts_r>
 8003b9e:	bf00      	nop
 8003ba0:	2000002c 	.word	0x2000002c

08003ba4 <setbuf>:
 8003ba4:	2900      	cmp	r1, #0
 8003ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003baa:	bf0c      	ite	eq
 8003bac:	2202      	moveq	r2, #2
 8003bae:	2200      	movne	r2, #0
 8003bb0:	f000 b800 	b.w	8003bb4 <setvbuf>

08003bb4 <setvbuf>:
 8003bb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003bb8:	461d      	mov	r5, r3
 8003bba:	4b5d      	ldr	r3, [pc, #372]	; (8003d30 <setvbuf+0x17c>)
 8003bbc:	681f      	ldr	r7, [r3, #0]
 8003bbe:	4604      	mov	r4, r0
 8003bc0:	460e      	mov	r6, r1
 8003bc2:	4690      	mov	r8, r2
 8003bc4:	b127      	cbz	r7, 8003bd0 <setvbuf+0x1c>
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	b913      	cbnz	r3, 8003bd0 <setvbuf+0x1c>
 8003bca:	4638      	mov	r0, r7
 8003bcc:	f001 f92c 	bl	8004e28 <__sinit>
 8003bd0:	4b58      	ldr	r3, [pc, #352]	; (8003d34 <setvbuf+0x180>)
 8003bd2:	429c      	cmp	r4, r3
 8003bd4:	d167      	bne.n	8003ca6 <setvbuf+0xf2>
 8003bd6:	687c      	ldr	r4, [r7, #4]
 8003bd8:	f1b8 0f02 	cmp.w	r8, #2
 8003bdc:	d006      	beq.n	8003bec <setvbuf+0x38>
 8003bde:	f1b8 0f01 	cmp.w	r8, #1
 8003be2:	f200 809f 	bhi.w	8003d24 <setvbuf+0x170>
 8003be6:	2d00      	cmp	r5, #0
 8003be8:	f2c0 809c 	blt.w	8003d24 <setvbuf+0x170>
 8003bec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003bee:	07db      	lsls	r3, r3, #31
 8003bf0:	d405      	bmi.n	8003bfe <setvbuf+0x4a>
 8003bf2:	89a3      	ldrh	r3, [r4, #12]
 8003bf4:	0598      	lsls	r0, r3, #22
 8003bf6:	d402      	bmi.n	8003bfe <setvbuf+0x4a>
 8003bf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003bfa:	f001 f9b8 	bl	8004f6e <__retarget_lock_acquire_recursive>
 8003bfe:	4621      	mov	r1, r4
 8003c00:	4638      	mov	r0, r7
 8003c02:	f001 f87d 	bl	8004d00 <_fflush_r>
 8003c06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c08:	b141      	cbz	r1, 8003c1c <setvbuf+0x68>
 8003c0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c0e:	4299      	cmp	r1, r3
 8003c10:	d002      	beq.n	8003c18 <setvbuf+0x64>
 8003c12:	4638      	mov	r0, r7
 8003c14:	f001 fdb4 	bl	8005780 <_free_r>
 8003c18:	2300      	movs	r3, #0
 8003c1a:	6363      	str	r3, [r4, #52]	; 0x34
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	61a3      	str	r3, [r4, #24]
 8003c20:	6063      	str	r3, [r4, #4]
 8003c22:	89a3      	ldrh	r3, [r4, #12]
 8003c24:	0619      	lsls	r1, r3, #24
 8003c26:	d503      	bpl.n	8003c30 <setvbuf+0x7c>
 8003c28:	6921      	ldr	r1, [r4, #16]
 8003c2a:	4638      	mov	r0, r7
 8003c2c:	f001 fda8 	bl	8005780 <_free_r>
 8003c30:	89a3      	ldrh	r3, [r4, #12]
 8003c32:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003c36:	f023 0303 	bic.w	r3, r3, #3
 8003c3a:	f1b8 0f02 	cmp.w	r8, #2
 8003c3e:	81a3      	strh	r3, [r4, #12]
 8003c40:	d06c      	beq.n	8003d1c <setvbuf+0x168>
 8003c42:	ab01      	add	r3, sp, #4
 8003c44:	466a      	mov	r2, sp
 8003c46:	4621      	mov	r1, r4
 8003c48:	4638      	mov	r0, r7
 8003c4a:	f001 f992 	bl	8004f72 <__swhatbuf_r>
 8003c4e:	89a3      	ldrh	r3, [r4, #12]
 8003c50:	4318      	orrs	r0, r3
 8003c52:	81a0      	strh	r0, [r4, #12]
 8003c54:	2d00      	cmp	r5, #0
 8003c56:	d130      	bne.n	8003cba <setvbuf+0x106>
 8003c58:	9d00      	ldr	r5, [sp, #0]
 8003c5a:	4628      	mov	r0, r5
 8003c5c:	f001 f9ee 	bl	800503c <malloc>
 8003c60:	4606      	mov	r6, r0
 8003c62:	2800      	cmp	r0, #0
 8003c64:	d155      	bne.n	8003d12 <setvbuf+0x15e>
 8003c66:	f8dd 9000 	ldr.w	r9, [sp]
 8003c6a:	45a9      	cmp	r9, r5
 8003c6c:	d14a      	bne.n	8003d04 <setvbuf+0x150>
 8003c6e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003c72:	2200      	movs	r2, #0
 8003c74:	60a2      	str	r2, [r4, #8]
 8003c76:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8003c7a:	6022      	str	r2, [r4, #0]
 8003c7c:	6122      	str	r2, [r4, #16]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c84:	6162      	str	r2, [r4, #20]
 8003c86:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003c88:	f043 0302 	orr.w	r3, r3, #2
 8003c8c:	07d2      	lsls	r2, r2, #31
 8003c8e:	81a3      	strh	r3, [r4, #12]
 8003c90:	d405      	bmi.n	8003c9e <setvbuf+0xea>
 8003c92:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003c96:	d102      	bne.n	8003c9e <setvbuf+0xea>
 8003c98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c9a:	f001 f969 	bl	8004f70 <__retarget_lock_release_recursive>
 8003c9e:	4628      	mov	r0, r5
 8003ca0:	b003      	add	sp, #12
 8003ca2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ca6:	4b24      	ldr	r3, [pc, #144]	; (8003d38 <setvbuf+0x184>)
 8003ca8:	429c      	cmp	r4, r3
 8003caa:	d101      	bne.n	8003cb0 <setvbuf+0xfc>
 8003cac:	68bc      	ldr	r4, [r7, #8]
 8003cae:	e793      	b.n	8003bd8 <setvbuf+0x24>
 8003cb0:	4b22      	ldr	r3, [pc, #136]	; (8003d3c <setvbuf+0x188>)
 8003cb2:	429c      	cmp	r4, r3
 8003cb4:	bf08      	it	eq
 8003cb6:	68fc      	ldreq	r4, [r7, #12]
 8003cb8:	e78e      	b.n	8003bd8 <setvbuf+0x24>
 8003cba:	2e00      	cmp	r6, #0
 8003cbc:	d0cd      	beq.n	8003c5a <setvbuf+0xa6>
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	b913      	cbnz	r3, 8003cc8 <setvbuf+0x114>
 8003cc2:	4638      	mov	r0, r7
 8003cc4:	f001 f8b0 	bl	8004e28 <__sinit>
 8003cc8:	f1b8 0f01 	cmp.w	r8, #1
 8003ccc:	bf08      	it	eq
 8003cce:	89a3      	ldrheq	r3, [r4, #12]
 8003cd0:	6026      	str	r6, [r4, #0]
 8003cd2:	bf04      	itt	eq
 8003cd4:	f043 0301 	orreq.w	r3, r3, #1
 8003cd8:	81a3      	strheq	r3, [r4, #12]
 8003cda:	89a2      	ldrh	r2, [r4, #12]
 8003cdc:	f012 0308 	ands.w	r3, r2, #8
 8003ce0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003ce4:	d01c      	beq.n	8003d20 <setvbuf+0x16c>
 8003ce6:	07d3      	lsls	r3, r2, #31
 8003ce8:	bf41      	itttt	mi
 8003cea:	2300      	movmi	r3, #0
 8003cec:	426d      	negmi	r5, r5
 8003cee:	60a3      	strmi	r3, [r4, #8]
 8003cf0:	61a5      	strmi	r5, [r4, #24]
 8003cf2:	bf58      	it	pl
 8003cf4:	60a5      	strpl	r5, [r4, #8]
 8003cf6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003cf8:	f015 0501 	ands.w	r5, r5, #1
 8003cfc:	d115      	bne.n	8003d2a <setvbuf+0x176>
 8003cfe:	f412 7f00 	tst.w	r2, #512	; 0x200
 8003d02:	e7c8      	b.n	8003c96 <setvbuf+0xe2>
 8003d04:	4648      	mov	r0, r9
 8003d06:	f001 f999 	bl	800503c <malloc>
 8003d0a:	4606      	mov	r6, r0
 8003d0c:	2800      	cmp	r0, #0
 8003d0e:	d0ae      	beq.n	8003c6e <setvbuf+0xba>
 8003d10:	464d      	mov	r5, r9
 8003d12:	89a3      	ldrh	r3, [r4, #12]
 8003d14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d18:	81a3      	strh	r3, [r4, #12]
 8003d1a:	e7d0      	b.n	8003cbe <setvbuf+0x10a>
 8003d1c:	2500      	movs	r5, #0
 8003d1e:	e7a8      	b.n	8003c72 <setvbuf+0xbe>
 8003d20:	60a3      	str	r3, [r4, #8]
 8003d22:	e7e8      	b.n	8003cf6 <setvbuf+0x142>
 8003d24:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003d28:	e7b9      	b.n	8003c9e <setvbuf+0xea>
 8003d2a:	2500      	movs	r5, #0
 8003d2c:	e7b7      	b.n	8003c9e <setvbuf+0xea>
 8003d2e:	bf00      	nop
 8003d30:	2000002c 	.word	0x2000002c
 8003d34:	08006500 	.word	0x08006500
 8003d38:	08006520 	.word	0x08006520
 8003d3c:	080064e0 	.word	0x080064e0

08003d40 <siprintf>:
 8003d40:	b40e      	push	{r1, r2, r3}
 8003d42:	b500      	push	{lr}
 8003d44:	b09c      	sub	sp, #112	; 0x70
 8003d46:	ab1d      	add	r3, sp, #116	; 0x74
 8003d48:	9002      	str	r0, [sp, #8]
 8003d4a:	9006      	str	r0, [sp, #24]
 8003d4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d50:	4809      	ldr	r0, [pc, #36]	; (8003d78 <siprintf+0x38>)
 8003d52:	9107      	str	r1, [sp, #28]
 8003d54:	9104      	str	r1, [sp, #16]
 8003d56:	4909      	ldr	r1, [pc, #36]	; (8003d7c <siprintf+0x3c>)
 8003d58:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d5c:	9105      	str	r1, [sp, #20]
 8003d5e:	6800      	ldr	r0, [r0, #0]
 8003d60:	9301      	str	r3, [sp, #4]
 8003d62:	a902      	add	r1, sp, #8
 8003d64:	f001 fe48 	bl	80059f8 <_svfiprintf_r>
 8003d68:	9b02      	ldr	r3, [sp, #8]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	701a      	strb	r2, [r3, #0]
 8003d6e:	b01c      	add	sp, #112	; 0x70
 8003d70:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d74:	b003      	add	sp, #12
 8003d76:	4770      	bx	lr
 8003d78:	2000002c 	.word	0x2000002c
 8003d7c:	ffff0208 	.word	0xffff0208

08003d80 <__swbuf_r>:
 8003d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d82:	460e      	mov	r6, r1
 8003d84:	4614      	mov	r4, r2
 8003d86:	4605      	mov	r5, r0
 8003d88:	b118      	cbz	r0, 8003d92 <__swbuf_r+0x12>
 8003d8a:	6983      	ldr	r3, [r0, #24]
 8003d8c:	b90b      	cbnz	r3, 8003d92 <__swbuf_r+0x12>
 8003d8e:	f001 f84b 	bl	8004e28 <__sinit>
 8003d92:	4b21      	ldr	r3, [pc, #132]	; (8003e18 <__swbuf_r+0x98>)
 8003d94:	429c      	cmp	r4, r3
 8003d96:	d12b      	bne.n	8003df0 <__swbuf_r+0x70>
 8003d98:	686c      	ldr	r4, [r5, #4]
 8003d9a:	69a3      	ldr	r3, [r4, #24]
 8003d9c:	60a3      	str	r3, [r4, #8]
 8003d9e:	89a3      	ldrh	r3, [r4, #12]
 8003da0:	071a      	lsls	r2, r3, #28
 8003da2:	d52f      	bpl.n	8003e04 <__swbuf_r+0x84>
 8003da4:	6923      	ldr	r3, [r4, #16]
 8003da6:	b36b      	cbz	r3, 8003e04 <__swbuf_r+0x84>
 8003da8:	6923      	ldr	r3, [r4, #16]
 8003daa:	6820      	ldr	r0, [r4, #0]
 8003dac:	1ac0      	subs	r0, r0, r3
 8003dae:	6963      	ldr	r3, [r4, #20]
 8003db0:	b2f6      	uxtb	r6, r6
 8003db2:	4283      	cmp	r3, r0
 8003db4:	4637      	mov	r7, r6
 8003db6:	dc04      	bgt.n	8003dc2 <__swbuf_r+0x42>
 8003db8:	4621      	mov	r1, r4
 8003dba:	4628      	mov	r0, r5
 8003dbc:	f000 ffa0 	bl	8004d00 <_fflush_r>
 8003dc0:	bb30      	cbnz	r0, 8003e10 <__swbuf_r+0x90>
 8003dc2:	68a3      	ldr	r3, [r4, #8]
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	60a3      	str	r3, [r4, #8]
 8003dc8:	6823      	ldr	r3, [r4, #0]
 8003dca:	1c5a      	adds	r2, r3, #1
 8003dcc:	6022      	str	r2, [r4, #0]
 8003dce:	701e      	strb	r6, [r3, #0]
 8003dd0:	6963      	ldr	r3, [r4, #20]
 8003dd2:	3001      	adds	r0, #1
 8003dd4:	4283      	cmp	r3, r0
 8003dd6:	d004      	beq.n	8003de2 <__swbuf_r+0x62>
 8003dd8:	89a3      	ldrh	r3, [r4, #12]
 8003dda:	07db      	lsls	r3, r3, #31
 8003ddc:	d506      	bpl.n	8003dec <__swbuf_r+0x6c>
 8003dde:	2e0a      	cmp	r6, #10
 8003de0:	d104      	bne.n	8003dec <__swbuf_r+0x6c>
 8003de2:	4621      	mov	r1, r4
 8003de4:	4628      	mov	r0, r5
 8003de6:	f000 ff8b 	bl	8004d00 <_fflush_r>
 8003dea:	b988      	cbnz	r0, 8003e10 <__swbuf_r+0x90>
 8003dec:	4638      	mov	r0, r7
 8003dee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003df0:	4b0a      	ldr	r3, [pc, #40]	; (8003e1c <__swbuf_r+0x9c>)
 8003df2:	429c      	cmp	r4, r3
 8003df4:	d101      	bne.n	8003dfa <__swbuf_r+0x7a>
 8003df6:	68ac      	ldr	r4, [r5, #8]
 8003df8:	e7cf      	b.n	8003d9a <__swbuf_r+0x1a>
 8003dfa:	4b09      	ldr	r3, [pc, #36]	; (8003e20 <__swbuf_r+0xa0>)
 8003dfc:	429c      	cmp	r4, r3
 8003dfe:	bf08      	it	eq
 8003e00:	68ec      	ldreq	r4, [r5, #12]
 8003e02:	e7ca      	b.n	8003d9a <__swbuf_r+0x1a>
 8003e04:	4621      	mov	r1, r4
 8003e06:	4628      	mov	r0, r5
 8003e08:	f000 f80c 	bl	8003e24 <__swsetup_r>
 8003e0c:	2800      	cmp	r0, #0
 8003e0e:	d0cb      	beq.n	8003da8 <__swbuf_r+0x28>
 8003e10:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003e14:	e7ea      	b.n	8003dec <__swbuf_r+0x6c>
 8003e16:	bf00      	nop
 8003e18:	08006500 	.word	0x08006500
 8003e1c:	08006520 	.word	0x08006520
 8003e20:	080064e0 	.word	0x080064e0

08003e24 <__swsetup_r>:
 8003e24:	4b32      	ldr	r3, [pc, #200]	; (8003ef0 <__swsetup_r+0xcc>)
 8003e26:	b570      	push	{r4, r5, r6, lr}
 8003e28:	681d      	ldr	r5, [r3, #0]
 8003e2a:	4606      	mov	r6, r0
 8003e2c:	460c      	mov	r4, r1
 8003e2e:	b125      	cbz	r5, 8003e3a <__swsetup_r+0x16>
 8003e30:	69ab      	ldr	r3, [r5, #24]
 8003e32:	b913      	cbnz	r3, 8003e3a <__swsetup_r+0x16>
 8003e34:	4628      	mov	r0, r5
 8003e36:	f000 fff7 	bl	8004e28 <__sinit>
 8003e3a:	4b2e      	ldr	r3, [pc, #184]	; (8003ef4 <__swsetup_r+0xd0>)
 8003e3c:	429c      	cmp	r4, r3
 8003e3e:	d10f      	bne.n	8003e60 <__swsetup_r+0x3c>
 8003e40:	686c      	ldr	r4, [r5, #4]
 8003e42:	89a3      	ldrh	r3, [r4, #12]
 8003e44:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003e48:	0719      	lsls	r1, r3, #28
 8003e4a:	d42c      	bmi.n	8003ea6 <__swsetup_r+0x82>
 8003e4c:	06dd      	lsls	r5, r3, #27
 8003e4e:	d411      	bmi.n	8003e74 <__swsetup_r+0x50>
 8003e50:	2309      	movs	r3, #9
 8003e52:	6033      	str	r3, [r6, #0]
 8003e54:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003e58:	81a3      	strh	r3, [r4, #12]
 8003e5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e5e:	e03e      	b.n	8003ede <__swsetup_r+0xba>
 8003e60:	4b25      	ldr	r3, [pc, #148]	; (8003ef8 <__swsetup_r+0xd4>)
 8003e62:	429c      	cmp	r4, r3
 8003e64:	d101      	bne.n	8003e6a <__swsetup_r+0x46>
 8003e66:	68ac      	ldr	r4, [r5, #8]
 8003e68:	e7eb      	b.n	8003e42 <__swsetup_r+0x1e>
 8003e6a:	4b24      	ldr	r3, [pc, #144]	; (8003efc <__swsetup_r+0xd8>)
 8003e6c:	429c      	cmp	r4, r3
 8003e6e:	bf08      	it	eq
 8003e70:	68ec      	ldreq	r4, [r5, #12]
 8003e72:	e7e6      	b.n	8003e42 <__swsetup_r+0x1e>
 8003e74:	0758      	lsls	r0, r3, #29
 8003e76:	d512      	bpl.n	8003e9e <__swsetup_r+0x7a>
 8003e78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e7a:	b141      	cbz	r1, 8003e8e <__swsetup_r+0x6a>
 8003e7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e80:	4299      	cmp	r1, r3
 8003e82:	d002      	beq.n	8003e8a <__swsetup_r+0x66>
 8003e84:	4630      	mov	r0, r6
 8003e86:	f001 fc7b 	bl	8005780 <_free_r>
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	6363      	str	r3, [r4, #52]	; 0x34
 8003e8e:	89a3      	ldrh	r3, [r4, #12]
 8003e90:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003e94:	81a3      	strh	r3, [r4, #12]
 8003e96:	2300      	movs	r3, #0
 8003e98:	6063      	str	r3, [r4, #4]
 8003e9a:	6923      	ldr	r3, [r4, #16]
 8003e9c:	6023      	str	r3, [r4, #0]
 8003e9e:	89a3      	ldrh	r3, [r4, #12]
 8003ea0:	f043 0308 	orr.w	r3, r3, #8
 8003ea4:	81a3      	strh	r3, [r4, #12]
 8003ea6:	6923      	ldr	r3, [r4, #16]
 8003ea8:	b94b      	cbnz	r3, 8003ebe <__swsetup_r+0x9a>
 8003eaa:	89a3      	ldrh	r3, [r4, #12]
 8003eac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003eb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003eb4:	d003      	beq.n	8003ebe <__swsetup_r+0x9a>
 8003eb6:	4621      	mov	r1, r4
 8003eb8:	4630      	mov	r0, r6
 8003eba:	f001 f87f 	bl	8004fbc <__smakebuf_r>
 8003ebe:	89a0      	ldrh	r0, [r4, #12]
 8003ec0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003ec4:	f010 0301 	ands.w	r3, r0, #1
 8003ec8:	d00a      	beq.n	8003ee0 <__swsetup_r+0xbc>
 8003eca:	2300      	movs	r3, #0
 8003ecc:	60a3      	str	r3, [r4, #8]
 8003ece:	6963      	ldr	r3, [r4, #20]
 8003ed0:	425b      	negs	r3, r3
 8003ed2:	61a3      	str	r3, [r4, #24]
 8003ed4:	6923      	ldr	r3, [r4, #16]
 8003ed6:	b943      	cbnz	r3, 8003eea <__swsetup_r+0xc6>
 8003ed8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003edc:	d1ba      	bne.n	8003e54 <__swsetup_r+0x30>
 8003ede:	bd70      	pop	{r4, r5, r6, pc}
 8003ee0:	0781      	lsls	r1, r0, #30
 8003ee2:	bf58      	it	pl
 8003ee4:	6963      	ldrpl	r3, [r4, #20]
 8003ee6:	60a3      	str	r3, [r4, #8]
 8003ee8:	e7f4      	b.n	8003ed4 <__swsetup_r+0xb0>
 8003eea:	2000      	movs	r0, #0
 8003eec:	e7f7      	b.n	8003ede <__swsetup_r+0xba>
 8003eee:	bf00      	nop
 8003ef0:	2000002c 	.word	0x2000002c
 8003ef4:	08006500 	.word	0x08006500
 8003ef8:	08006520 	.word	0x08006520
 8003efc:	080064e0 	.word	0x080064e0

08003f00 <quorem>:
 8003f00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f04:	6903      	ldr	r3, [r0, #16]
 8003f06:	690c      	ldr	r4, [r1, #16]
 8003f08:	42a3      	cmp	r3, r4
 8003f0a:	4607      	mov	r7, r0
 8003f0c:	f2c0 8081 	blt.w	8004012 <quorem+0x112>
 8003f10:	3c01      	subs	r4, #1
 8003f12:	f101 0814 	add.w	r8, r1, #20
 8003f16:	f100 0514 	add.w	r5, r0, #20
 8003f1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003f1e:	9301      	str	r3, [sp, #4]
 8003f20:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003f24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003f28:	3301      	adds	r3, #1
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003f30:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003f34:	fbb2 f6f3 	udiv	r6, r2, r3
 8003f38:	d331      	bcc.n	8003f9e <quorem+0x9e>
 8003f3a:	f04f 0e00 	mov.w	lr, #0
 8003f3e:	4640      	mov	r0, r8
 8003f40:	46ac      	mov	ip, r5
 8003f42:	46f2      	mov	sl, lr
 8003f44:	f850 2b04 	ldr.w	r2, [r0], #4
 8003f48:	b293      	uxth	r3, r2
 8003f4a:	fb06 e303 	mla	r3, r6, r3, lr
 8003f4e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	ebaa 0303 	sub.w	r3, sl, r3
 8003f58:	f8dc a000 	ldr.w	sl, [ip]
 8003f5c:	0c12      	lsrs	r2, r2, #16
 8003f5e:	fa13 f38a 	uxtah	r3, r3, sl
 8003f62:	fb06 e202 	mla	r2, r6, r2, lr
 8003f66:	9300      	str	r3, [sp, #0]
 8003f68:	9b00      	ldr	r3, [sp, #0]
 8003f6a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003f6e:	b292      	uxth	r2, r2
 8003f70:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003f74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003f78:	f8bd 3000 	ldrh.w	r3, [sp]
 8003f7c:	4581      	cmp	r9, r0
 8003f7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003f82:	f84c 3b04 	str.w	r3, [ip], #4
 8003f86:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003f8a:	d2db      	bcs.n	8003f44 <quorem+0x44>
 8003f8c:	f855 300b 	ldr.w	r3, [r5, fp]
 8003f90:	b92b      	cbnz	r3, 8003f9e <quorem+0x9e>
 8003f92:	9b01      	ldr	r3, [sp, #4]
 8003f94:	3b04      	subs	r3, #4
 8003f96:	429d      	cmp	r5, r3
 8003f98:	461a      	mov	r2, r3
 8003f9a:	d32e      	bcc.n	8003ffa <quorem+0xfa>
 8003f9c:	613c      	str	r4, [r7, #16]
 8003f9e:	4638      	mov	r0, r7
 8003fa0:	f001 fad6 	bl	8005550 <__mcmp>
 8003fa4:	2800      	cmp	r0, #0
 8003fa6:	db24      	blt.n	8003ff2 <quorem+0xf2>
 8003fa8:	3601      	adds	r6, #1
 8003faa:	4628      	mov	r0, r5
 8003fac:	f04f 0c00 	mov.w	ip, #0
 8003fb0:	f858 2b04 	ldr.w	r2, [r8], #4
 8003fb4:	f8d0 e000 	ldr.w	lr, [r0]
 8003fb8:	b293      	uxth	r3, r2
 8003fba:	ebac 0303 	sub.w	r3, ip, r3
 8003fbe:	0c12      	lsrs	r2, r2, #16
 8003fc0:	fa13 f38e 	uxtah	r3, r3, lr
 8003fc4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003fc8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003fd2:	45c1      	cmp	r9, r8
 8003fd4:	f840 3b04 	str.w	r3, [r0], #4
 8003fd8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003fdc:	d2e8      	bcs.n	8003fb0 <quorem+0xb0>
 8003fde:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003fe2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003fe6:	b922      	cbnz	r2, 8003ff2 <quorem+0xf2>
 8003fe8:	3b04      	subs	r3, #4
 8003fea:	429d      	cmp	r5, r3
 8003fec:	461a      	mov	r2, r3
 8003fee:	d30a      	bcc.n	8004006 <quorem+0x106>
 8003ff0:	613c      	str	r4, [r7, #16]
 8003ff2:	4630      	mov	r0, r6
 8003ff4:	b003      	add	sp, #12
 8003ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ffa:	6812      	ldr	r2, [r2, #0]
 8003ffc:	3b04      	subs	r3, #4
 8003ffe:	2a00      	cmp	r2, #0
 8004000:	d1cc      	bne.n	8003f9c <quorem+0x9c>
 8004002:	3c01      	subs	r4, #1
 8004004:	e7c7      	b.n	8003f96 <quorem+0x96>
 8004006:	6812      	ldr	r2, [r2, #0]
 8004008:	3b04      	subs	r3, #4
 800400a:	2a00      	cmp	r2, #0
 800400c:	d1f0      	bne.n	8003ff0 <quorem+0xf0>
 800400e:	3c01      	subs	r4, #1
 8004010:	e7eb      	b.n	8003fea <quorem+0xea>
 8004012:	2000      	movs	r0, #0
 8004014:	e7ee      	b.n	8003ff4 <quorem+0xf4>
	...

08004018 <_dtoa_r>:
 8004018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800401c:	ed2d 8b04 	vpush	{d8-d9}
 8004020:	ec57 6b10 	vmov	r6, r7, d0
 8004024:	b093      	sub	sp, #76	; 0x4c
 8004026:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004028:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800402c:	9106      	str	r1, [sp, #24]
 800402e:	ee10 aa10 	vmov	sl, s0
 8004032:	4604      	mov	r4, r0
 8004034:	9209      	str	r2, [sp, #36]	; 0x24
 8004036:	930c      	str	r3, [sp, #48]	; 0x30
 8004038:	46bb      	mov	fp, r7
 800403a:	b975      	cbnz	r5, 800405a <_dtoa_r+0x42>
 800403c:	2010      	movs	r0, #16
 800403e:	f000 fffd 	bl	800503c <malloc>
 8004042:	4602      	mov	r2, r0
 8004044:	6260      	str	r0, [r4, #36]	; 0x24
 8004046:	b920      	cbnz	r0, 8004052 <_dtoa_r+0x3a>
 8004048:	4ba7      	ldr	r3, [pc, #668]	; (80042e8 <_dtoa_r+0x2d0>)
 800404a:	21ea      	movs	r1, #234	; 0xea
 800404c:	48a7      	ldr	r0, [pc, #668]	; (80042ec <_dtoa_r+0x2d4>)
 800404e:	f001 fe27 	bl	8005ca0 <__assert_func>
 8004052:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004056:	6005      	str	r5, [r0, #0]
 8004058:	60c5      	str	r5, [r0, #12]
 800405a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800405c:	6819      	ldr	r1, [r3, #0]
 800405e:	b151      	cbz	r1, 8004076 <_dtoa_r+0x5e>
 8004060:	685a      	ldr	r2, [r3, #4]
 8004062:	604a      	str	r2, [r1, #4]
 8004064:	2301      	movs	r3, #1
 8004066:	4093      	lsls	r3, r2
 8004068:	608b      	str	r3, [r1, #8]
 800406a:	4620      	mov	r0, r4
 800406c:	f001 f82e 	bl	80050cc <_Bfree>
 8004070:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004072:	2200      	movs	r2, #0
 8004074:	601a      	str	r2, [r3, #0]
 8004076:	1e3b      	subs	r3, r7, #0
 8004078:	bfaa      	itet	ge
 800407a:	2300      	movge	r3, #0
 800407c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004080:	f8c8 3000 	strge.w	r3, [r8]
 8004084:	4b9a      	ldr	r3, [pc, #616]	; (80042f0 <_dtoa_r+0x2d8>)
 8004086:	bfbc      	itt	lt
 8004088:	2201      	movlt	r2, #1
 800408a:	f8c8 2000 	strlt.w	r2, [r8]
 800408e:	ea33 030b 	bics.w	r3, r3, fp
 8004092:	d11b      	bne.n	80040cc <_dtoa_r+0xb4>
 8004094:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004096:	f242 730f 	movw	r3, #9999	; 0x270f
 800409a:	6013      	str	r3, [r2, #0]
 800409c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80040a0:	4333      	orrs	r3, r6
 80040a2:	f000 8592 	beq.w	8004bca <_dtoa_r+0xbb2>
 80040a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040a8:	b963      	cbnz	r3, 80040c4 <_dtoa_r+0xac>
 80040aa:	4b92      	ldr	r3, [pc, #584]	; (80042f4 <_dtoa_r+0x2dc>)
 80040ac:	e022      	b.n	80040f4 <_dtoa_r+0xdc>
 80040ae:	4b92      	ldr	r3, [pc, #584]	; (80042f8 <_dtoa_r+0x2e0>)
 80040b0:	9301      	str	r3, [sp, #4]
 80040b2:	3308      	adds	r3, #8
 80040b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80040b6:	6013      	str	r3, [r2, #0]
 80040b8:	9801      	ldr	r0, [sp, #4]
 80040ba:	b013      	add	sp, #76	; 0x4c
 80040bc:	ecbd 8b04 	vpop	{d8-d9}
 80040c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040c4:	4b8b      	ldr	r3, [pc, #556]	; (80042f4 <_dtoa_r+0x2dc>)
 80040c6:	9301      	str	r3, [sp, #4]
 80040c8:	3303      	adds	r3, #3
 80040ca:	e7f3      	b.n	80040b4 <_dtoa_r+0x9c>
 80040cc:	2200      	movs	r2, #0
 80040ce:	2300      	movs	r3, #0
 80040d0:	4650      	mov	r0, sl
 80040d2:	4659      	mov	r1, fp
 80040d4:	f7fc fcf8 	bl	8000ac8 <__aeabi_dcmpeq>
 80040d8:	ec4b ab19 	vmov	d9, sl, fp
 80040dc:	4680      	mov	r8, r0
 80040de:	b158      	cbz	r0, 80040f8 <_dtoa_r+0xe0>
 80040e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80040e2:	2301      	movs	r3, #1
 80040e4:	6013      	str	r3, [r2, #0]
 80040e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f000 856b 	beq.w	8004bc4 <_dtoa_r+0xbac>
 80040ee:	4883      	ldr	r0, [pc, #524]	; (80042fc <_dtoa_r+0x2e4>)
 80040f0:	6018      	str	r0, [r3, #0]
 80040f2:	1e43      	subs	r3, r0, #1
 80040f4:	9301      	str	r3, [sp, #4]
 80040f6:	e7df      	b.n	80040b8 <_dtoa_r+0xa0>
 80040f8:	ec4b ab10 	vmov	d0, sl, fp
 80040fc:	aa10      	add	r2, sp, #64	; 0x40
 80040fe:	a911      	add	r1, sp, #68	; 0x44
 8004100:	4620      	mov	r0, r4
 8004102:	f001 facb 	bl	800569c <__d2b>
 8004106:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800410a:	ee08 0a10 	vmov	s16, r0
 800410e:	2d00      	cmp	r5, #0
 8004110:	f000 8084 	beq.w	800421c <_dtoa_r+0x204>
 8004114:	ee19 3a90 	vmov	r3, s19
 8004118:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800411c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004120:	4656      	mov	r6, sl
 8004122:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004126:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800412a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800412e:	4b74      	ldr	r3, [pc, #464]	; (8004300 <_dtoa_r+0x2e8>)
 8004130:	2200      	movs	r2, #0
 8004132:	4630      	mov	r0, r6
 8004134:	4639      	mov	r1, r7
 8004136:	f7fc f8a7 	bl	8000288 <__aeabi_dsub>
 800413a:	a365      	add	r3, pc, #404	; (adr r3, 80042d0 <_dtoa_r+0x2b8>)
 800413c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004140:	f7fc fa5a 	bl	80005f8 <__aeabi_dmul>
 8004144:	a364      	add	r3, pc, #400	; (adr r3, 80042d8 <_dtoa_r+0x2c0>)
 8004146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414a:	f7fc f89f 	bl	800028c <__adddf3>
 800414e:	4606      	mov	r6, r0
 8004150:	4628      	mov	r0, r5
 8004152:	460f      	mov	r7, r1
 8004154:	f7fc f9e6 	bl	8000524 <__aeabi_i2d>
 8004158:	a361      	add	r3, pc, #388	; (adr r3, 80042e0 <_dtoa_r+0x2c8>)
 800415a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800415e:	f7fc fa4b 	bl	80005f8 <__aeabi_dmul>
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	4630      	mov	r0, r6
 8004168:	4639      	mov	r1, r7
 800416a:	f7fc f88f 	bl	800028c <__adddf3>
 800416e:	4606      	mov	r6, r0
 8004170:	460f      	mov	r7, r1
 8004172:	f7fc fcf1 	bl	8000b58 <__aeabi_d2iz>
 8004176:	2200      	movs	r2, #0
 8004178:	9000      	str	r0, [sp, #0]
 800417a:	2300      	movs	r3, #0
 800417c:	4630      	mov	r0, r6
 800417e:	4639      	mov	r1, r7
 8004180:	f7fc fcac 	bl	8000adc <__aeabi_dcmplt>
 8004184:	b150      	cbz	r0, 800419c <_dtoa_r+0x184>
 8004186:	9800      	ldr	r0, [sp, #0]
 8004188:	f7fc f9cc 	bl	8000524 <__aeabi_i2d>
 800418c:	4632      	mov	r2, r6
 800418e:	463b      	mov	r3, r7
 8004190:	f7fc fc9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004194:	b910      	cbnz	r0, 800419c <_dtoa_r+0x184>
 8004196:	9b00      	ldr	r3, [sp, #0]
 8004198:	3b01      	subs	r3, #1
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	9b00      	ldr	r3, [sp, #0]
 800419e:	2b16      	cmp	r3, #22
 80041a0:	d85a      	bhi.n	8004258 <_dtoa_r+0x240>
 80041a2:	9a00      	ldr	r2, [sp, #0]
 80041a4:	4b57      	ldr	r3, [pc, #348]	; (8004304 <_dtoa_r+0x2ec>)
 80041a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80041aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ae:	ec51 0b19 	vmov	r0, r1, d9
 80041b2:	f7fc fc93 	bl	8000adc <__aeabi_dcmplt>
 80041b6:	2800      	cmp	r0, #0
 80041b8:	d050      	beq.n	800425c <_dtoa_r+0x244>
 80041ba:	9b00      	ldr	r3, [sp, #0]
 80041bc:	3b01      	subs	r3, #1
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	2300      	movs	r3, #0
 80041c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80041c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80041c6:	1b5d      	subs	r5, r3, r5
 80041c8:	1e6b      	subs	r3, r5, #1
 80041ca:	9305      	str	r3, [sp, #20]
 80041cc:	bf45      	ittet	mi
 80041ce:	f1c5 0301 	rsbmi	r3, r5, #1
 80041d2:	9304      	strmi	r3, [sp, #16]
 80041d4:	2300      	movpl	r3, #0
 80041d6:	2300      	movmi	r3, #0
 80041d8:	bf4c      	ite	mi
 80041da:	9305      	strmi	r3, [sp, #20]
 80041dc:	9304      	strpl	r3, [sp, #16]
 80041de:	9b00      	ldr	r3, [sp, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	db3d      	blt.n	8004260 <_dtoa_r+0x248>
 80041e4:	9b05      	ldr	r3, [sp, #20]
 80041e6:	9a00      	ldr	r2, [sp, #0]
 80041e8:	920a      	str	r2, [sp, #40]	; 0x28
 80041ea:	4413      	add	r3, r2
 80041ec:	9305      	str	r3, [sp, #20]
 80041ee:	2300      	movs	r3, #0
 80041f0:	9307      	str	r3, [sp, #28]
 80041f2:	9b06      	ldr	r3, [sp, #24]
 80041f4:	2b09      	cmp	r3, #9
 80041f6:	f200 8089 	bhi.w	800430c <_dtoa_r+0x2f4>
 80041fa:	2b05      	cmp	r3, #5
 80041fc:	bfc4      	itt	gt
 80041fe:	3b04      	subgt	r3, #4
 8004200:	9306      	strgt	r3, [sp, #24]
 8004202:	9b06      	ldr	r3, [sp, #24]
 8004204:	f1a3 0302 	sub.w	r3, r3, #2
 8004208:	bfcc      	ite	gt
 800420a:	2500      	movgt	r5, #0
 800420c:	2501      	movle	r5, #1
 800420e:	2b03      	cmp	r3, #3
 8004210:	f200 8087 	bhi.w	8004322 <_dtoa_r+0x30a>
 8004214:	e8df f003 	tbb	[pc, r3]
 8004218:	59383a2d 	.word	0x59383a2d
 800421c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004220:	441d      	add	r5, r3
 8004222:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004226:	2b20      	cmp	r3, #32
 8004228:	bfc1      	itttt	gt
 800422a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800422e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004232:	fa0b f303 	lslgt.w	r3, fp, r3
 8004236:	fa26 f000 	lsrgt.w	r0, r6, r0
 800423a:	bfda      	itte	le
 800423c:	f1c3 0320 	rsble	r3, r3, #32
 8004240:	fa06 f003 	lslle.w	r0, r6, r3
 8004244:	4318      	orrgt	r0, r3
 8004246:	f7fc f95d 	bl	8000504 <__aeabi_ui2d>
 800424a:	2301      	movs	r3, #1
 800424c:	4606      	mov	r6, r0
 800424e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004252:	3d01      	subs	r5, #1
 8004254:	930e      	str	r3, [sp, #56]	; 0x38
 8004256:	e76a      	b.n	800412e <_dtoa_r+0x116>
 8004258:	2301      	movs	r3, #1
 800425a:	e7b2      	b.n	80041c2 <_dtoa_r+0x1aa>
 800425c:	900b      	str	r0, [sp, #44]	; 0x2c
 800425e:	e7b1      	b.n	80041c4 <_dtoa_r+0x1ac>
 8004260:	9b04      	ldr	r3, [sp, #16]
 8004262:	9a00      	ldr	r2, [sp, #0]
 8004264:	1a9b      	subs	r3, r3, r2
 8004266:	9304      	str	r3, [sp, #16]
 8004268:	4253      	negs	r3, r2
 800426a:	9307      	str	r3, [sp, #28]
 800426c:	2300      	movs	r3, #0
 800426e:	930a      	str	r3, [sp, #40]	; 0x28
 8004270:	e7bf      	b.n	80041f2 <_dtoa_r+0x1da>
 8004272:	2300      	movs	r3, #0
 8004274:	9308      	str	r3, [sp, #32]
 8004276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004278:	2b00      	cmp	r3, #0
 800427a:	dc55      	bgt.n	8004328 <_dtoa_r+0x310>
 800427c:	2301      	movs	r3, #1
 800427e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004282:	461a      	mov	r2, r3
 8004284:	9209      	str	r2, [sp, #36]	; 0x24
 8004286:	e00c      	b.n	80042a2 <_dtoa_r+0x28a>
 8004288:	2301      	movs	r3, #1
 800428a:	e7f3      	b.n	8004274 <_dtoa_r+0x25c>
 800428c:	2300      	movs	r3, #0
 800428e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004290:	9308      	str	r3, [sp, #32]
 8004292:	9b00      	ldr	r3, [sp, #0]
 8004294:	4413      	add	r3, r2
 8004296:	9302      	str	r3, [sp, #8]
 8004298:	3301      	adds	r3, #1
 800429a:	2b01      	cmp	r3, #1
 800429c:	9303      	str	r3, [sp, #12]
 800429e:	bfb8      	it	lt
 80042a0:	2301      	movlt	r3, #1
 80042a2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80042a4:	2200      	movs	r2, #0
 80042a6:	6042      	str	r2, [r0, #4]
 80042a8:	2204      	movs	r2, #4
 80042aa:	f102 0614 	add.w	r6, r2, #20
 80042ae:	429e      	cmp	r6, r3
 80042b0:	6841      	ldr	r1, [r0, #4]
 80042b2:	d93d      	bls.n	8004330 <_dtoa_r+0x318>
 80042b4:	4620      	mov	r0, r4
 80042b6:	f000 fec9 	bl	800504c <_Balloc>
 80042ba:	9001      	str	r0, [sp, #4]
 80042bc:	2800      	cmp	r0, #0
 80042be:	d13b      	bne.n	8004338 <_dtoa_r+0x320>
 80042c0:	4b11      	ldr	r3, [pc, #68]	; (8004308 <_dtoa_r+0x2f0>)
 80042c2:	4602      	mov	r2, r0
 80042c4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80042c8:	e6c0      	b.n	800404c <_dtoa_r+0x34>
 80042ca:	2301      	movs	r3, #1
 80042cc:	e7df      	b.n	800428e <_dtoa_r+0x276>
 80042ce:	bf00      	nop
 80042d0:	636f4361 	.word	0x636f4361
 80042d4:	3fd287a7 	.word	0x3fd287a7
 80042d8:	8b60c8b3 	.word	0x8b60c8b3
 80042dc:	3fc68a28 	.word	0x3fc68a28
 80042e0:	509f79fb 	.word	0x509f79fb
 80042e4:	3fd34413 	.word	0x3fd34413
 80042e8:	0800645d 	.word	0x0800645d
 80042ec:	08006474 	.word	0x08006474
 80042f0:	7ff00000 	.word	0x7ff00000
 80042f4:	08006459 	.word	0x08006459
 80042f8:	08006450 	.word	0x08006450
 80042fc:	0800642d 	.word	0x0800642d
 8004300:	3ff80000 	.word	0x3ff80000
 8004304:	080065c8 	.word	0x080065c8
 8004308:	080064cf 	.word	0x080064cf
 800430c:	2501      	movs	r5, #1
 800430e:	2300      	movs	r3, #0
 8004310:	9306      	str	r3, [sp, #24]
 8004312:	9508      	str	r5, [sp, #32]
 8004314:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004318:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800431c:	2200      	movs	r2, #0
 800431e:	2312      	movs	r3, #18
 8004320:	e7b0      	b.n	8004284 <_dtoa_r+0x26c>
 8004322:	2301      	movs	r3, #1
 8004324:	9308      	str	r3, [sp, #32]
 8004326:	e7f5      	b.n	8004314 <_dtoa_r+0x2fc>
 8004328:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800432a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800432e:	e7b8      	b.n	80042a2 <_dtoa_r+0x28a>
 8004330:	3101      	adds	r1, #1
 8004332:	6041      	str	r1, [r0, #4]
 8004334:	0052      	lsls	r2, r2, #1
 8004336:	e7b8      	b.n	80042aa <_dtoa_r+0x292>
 8004338:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800433a:	9a01      	ldr	r2, [sp, #4]
 800433c:	601a      	str	r2, [r3, #0]
 800433e:	9b03      	ldr	r3, [sp, #12]
 8004340:	2b0e      	cmp	r3, #14
 8004342:	f200 809d 	bhi.w	8004480 <_dtoa_r+0x468>
 8004346:	2d00      	cmp	r5, #0
 8004348:	f000 809a 	beq.w	8004480 <_dtoa_r+0x468>
 800434c:	9b00      	ldr	r3, [sp, #0]
 800434e:	2b00      	cmp	r3, #0
 8004350:	dd32      	ble.n	80043b8 <_dtoa_r+0x3a0>
 8004352:	4ab7      	ldr	r2, [pc, #732]	; (8004630 <_dtoa_r+0x618>)
 8004354:	f003 030f 	and.w	r3, r3, #15
 8004358:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800435c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004360:	9b00      	ldr	r3, [sp, #0]
 8004362:	05d8      	lsls	r0, r3, #23
 8004364:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004368:	d516      	bpl.n	8004398 <_dtoa_r+0x380>
 800436a:	4bb2      	ldr	r3, [pc, #712]	; (8004634 <_dtoa_r+0x61c>)
 800436c:	ec51 0b19 	vmov	r0, r1, d9
 8004370:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004374:	f7fc fa6a 	bl	800084c <__aeabi_ddiv>
 8004378:	f007 070f 	and.w	r7, r7, #15
 800437c:	4682      	mov	sl, r0
 800437e:	468b      	mov	fp, r1
 8004380:	2503      	movs	r5, #3
 8004382:	4eac      	ldr	r6, [pc, #688]	; (8004634 <_dtoa_r+0x61c>)
 8004384:	b957      	cbnz	r7, 800439c <_dtoa_r+0x384>
 8004386:	4642      	mov	r2, r8
 8004388:	464b      	mov	r3, r9
 800438a:	4650      	mov	r0, sl
 800438c:	4659      	mov	r1, fp
 800438e:	f7fc fa5d 	bl	800084c <__aeabi_ddiv>
 8004392:	4682      	mov	sl, r0
 8004394:	468b      	mov	fp, r1
 8004396:	e028      	b.n	80043ea <_dtoa_r+0x3d2>
 8004398:	2502      	movs	r5, #2
 800439a:	e7f2      	b.n	8004382 <_dtoa_r+0x36a>
 800439c:	07f9      	lsls	r1, r7, #31
 800439e:	d508      	bpl.n	80043b2 <_dtoa_r+0x39a>
 80043a0:	4640      	mov	r0, r8
 80043a2:	4649      	mov	r1, r9
 80043a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80043a8:	f7fc f926 	bl	80005f8 <__aeabi_dmul>
 80043ac:	3501      	adds	r5, #1
 80043ae:	4680      	mov	r8, r0
 80043b0:	4689      	mov	r9, r1
 80043b2:	107f      	asrs	r7, r7, #1
 80043b4:	3608      	adds	r6, #8
 80043b6:	e7e5      	b.n	8004384 <_dtoa_r+0x36c>
 80043b8:	f000 809b 	beq.w	80044f2 <_dtoa_r+0x4da>
 80043bc:	9b00      	ldr	r3, [sp, #0]
 80043be:	4f9d      	ldr	r7, [pc, #628]	; (8004634 <_dtoa_r+0x61c>)
 80043c0:	425e      	negs	r6, r3
 80043c2:	4b9b      	ldr	r3, [pc, #620]	; (8004630 <_dtoa_r+0x618>)
 80043c4:	f006 020f 	and.w	r2, r6, #15
 80043c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80043cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d0:	ec51 0b19 	vmov	r0, r1, d9
 80043d4:	f7fc f910 	bl	80005f8 <__aeabi_dmul>
 80043d8:	1136      	asrs	r6, r6, #4
 80043da:	4682      	mov	sl, r0
 80043dc:	468b      	mov	fp, r1
 80043de:	2300      	movs	r3, #0
 80043e0:	2502      	movs	r5, #2
 80043e2:	2e00      	cmp	r6, #0
 80043e4:	d17a      	bne.n	80044dc <_dtoa_r+0x4c4>
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1d3      	bne.n	8004392 <_dtoa_r+0x37a>
 80043ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f000 8082 	beq.w	80044f6 <_dtoa_r+0x4de>
 80043f2:	4b91      	ldr	r3, [pc, #580]	; (8004638 <_dtoa_r+0x620>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	4650      	mov	r0, sl
 80043f8:	4659      	mov	r1, fp
 80043fa:	f7fc fb6f 	bl	8000adc <__aeabi_dcmplt>
 80043fe:	2800      	cmp	r0, #0
 8004400:	d079      	beq.n	80044f6 <_dtoa_r+0x4de>
 8004402:	9b03      	ldr	r3, [sp, #12]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d076      	beq.n	80044f6 <_dtoa_r+0x4de>
 8004408:	9b02      	ldr	r3, [sp, #8]
 800440a:	2b00      	cmp	r3, #0
 800440c:	dd36      	ble.n	800447c <_dtoa_r+0x464>
 800440e:	9b00      	ldr	r3, [sp, #0]
 8004410:	4650      	mov	r0, sl
 8004412:	4659      	mov	r1, fp
 8004414:	1e5f      	subs	r7, r3, #1
 8004416:	2200      	movs	r2, #0
 8004418:	4b88      	ldr	r3, [pc, #544]	; (800463c <_dtoa_r+0x624>)
 800441a:	f7fc f8ed 	bl	80005f8 <__aeabi_dmul>
 800441e:	9e02      	ldr	r6, [sp, #8]
 8004420:	4682      	mov	sl, r0
 8004422:	468b      	mov	fp, r1
 8004424:	3501      	adds	r5, #1
 8004426:	4628      	mov	r0, r5
 8004428:	f7fc f87c 	bl	8000524 <__aeabi_i2d>
 800442c:	4652      	mov	r2, sl
 800442e:	465b      	mov	r3, fp
 8004430:	f7fc f8e2 	bl	80005f8 <__aeabi_dmul>
 8004434:	4b82      	ldr	r3, [pc, #520]	; (8004640 <_dtoa_r+0x628>)
 8004436:	2200      	movs	r2, #0
 8004438:	f7fb ff28 	bl	800028c <__adddf3>
 800443c:	46d0      	mov	r8, sl
 800443e:	46d9      	mov	r9, fp
 8004440:	4682      	mov	sl, r0
 8004442:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004446:	2e00      	cmp	r6, #0
 8004448:	d158      	bne.n	80044fc <_dtoa_r+0x4e4>
 800444a:	4b7e      	ldr	r3, [pc, #504]	; (8004644 <_dtoa_r+0x62c>)
 800444c:	2200      	movs	r2, #0
 800444e:	4640      	mov	r0, r8
 8004450:	4649      	mov	r1, r9
 8004452:	f7fb ff19 	bl	8000288 <__aeabi_dsub>
 8004456:	4652      	mov	r2, sl
 8004458:	465b      	mov	r3, fp
 800445a:	4680      	mov	r8, r0
 800445c:	4689      	mov	r9, r1
 800445e:	f7fc fb5b 	bl	8000b18 <__aeabi_dcmpgt>
 8004462:	2800      	cmp	r0, #0
 8004464:	f040 8295 	bne.w	8004992 <_dtoa_r+0x97a>
 8004468:	4652      	mov	r2, sl
 800446a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800446e:	4640      	mov	r0, r8
 8004470:	4649      	mov	r1, r9
 8004472:	f7fc fb33 	bl	8000adc <__aeabi_dcmplt>
 8004476:	2800      	cmp	r0, #0
 8004478:	f040 8289 	bne.w	800498e <_dtoa_r+0x976>
 800447c:	ec5b ab19 	vmov	sl, fp, d9
 8004480:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004482:	2b00      	cmp	r3, #0
 8004484:	f2c0 8148 	blt.w	8004718 <_dtoa_r+0x700>
 8004488:	9a00      	ldr	r2, [sp, #0]
 800448a:	2a0e      	cmp	r2, #14
 800448c:	f300 8144 	bgt.w	8004718 <_dtoa_r+0x700>
 8004490:	4b67      	ldr	r3, [pc, #412]	; (8004630 <_dtoa_r+0x618>)
 8004492:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004496:	e9d3 8900 	ldrd	r8, r9, [r3]
 800449a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800449c:	2b00      	cmp	r3, #0
 800449e:	f280 80d5 	bge.w	800464c <_dtoa_r+0x634>
 80044a2:	9b03      	ldr	r3, [sp, #12]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	f300 80d1 	bgt.w	800464c <_dtoa_r+0x634>
 80044aa:	f040 826f 	bne.w	800498c <_dtoa_r+0x974>
 80044ae:	4b65      	ldr	r3, [pc, #404]	; (8004644 <_dtoa_r+0x62c>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	4640      	mov	r0, r8
 80044b4:	4649      	mov	r1, r9
 80044b6:	f7fc f89f 	bl	80005f8 <__aeabi_dmul>
 80044ba:	4652      	mov	r2, sl
 80044bc:	465b      	mov	r3, fp
 80044be:	f7fc fb21 	bl	8000b04 <__aeabi_dcmpge>
 80044c2:	9e03      	ldr	r6, [sp, #12]
 80044c4:	4637      	mov	r7, r6
 80044c6:	2800      	cmp	r0, #0
 80044c8:	f040 8245 	bne.w	8004956 <_dtoa_r+0x93e>
 80044cc:	9d01      	ldr	r5, [sp, #4]
 80044ce:	2331      	movs	r3, #49	; 0x31
 80044d0:	f805 3b01 	strb.w	r3, [r5], #1
 80044d4:	9b00      	ldr	r3, [sp, #0]
 80044d6:	3301      	adds	r3, #1
 80044d8:	9300      	str	r3, [sp, #0]
 80044da:	e240      	b.n	800495e <_dtoa_r+0x946>
 80044dc:	07f2      	lsls	r2, r6, #31
 80044de:	d505      	bpl.n	80044ec <_dtoa_r+0x4d4>
 80044e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044e4:	f7fc f888 	bl	80005f8 <__aeabi_dmul>
 80044e8:	3501      	adds	r5, #1
 80044ea:	2301      	movs	r3, #1
 80044ec:	1076      	asrs	r6, r6, #1
 80044ee:	3708      	adds	r7, #8
 80044f0:	e777      	b.n	80043e2 <_dtoa_r+0x3ca>
 80044f2:	2502      	movs	r5, #2
 80044f4:	e779      	b.n	80043ea <_dtoa_r+0x3d2>
 80044f6:	9f00      	ldr	r7, [sp, #0]
 80044f8:	9e03      	ldr	r6, [sp, #12]
 80044fa:	e794      	b.n	8004426 <_dtoa_r+0x40e>
 80044fc:	9901      	ldr	r1, [sp, #4]
 80044fe:	4b4c      	ldr	r3, [pc, #304]	; (8004630 <_dtoa_r+0x618>)
 8004500:	4431      	add	r1, r6
 8004502:	910d      	str	r1, [sp, #52]	; 0x34
 8004504:	9908      	ldr	r1, [sp, #32]
 8004506:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800450a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800450e:	2900      	cmp	r1, #0
 8004510:	d043      	beq.n	800459a <_dtoa_r+0x582>
 8004512:	494d      	ldr	r1, [pc, #308]	; (8004648 <_dtoa_r+0x630>)
 8004514:	2000      	movs	r0, #0
 8004516:	f7fc f999 	bl	800084c <__aeabi_ddiv>
 800451a:	4652      	mov	r2, sl
 800451c:	465b      	mov	r3, fp
 800451e:	f7fb feb3 	bl	8000288 <__aeabi_dsub>
 8004522:	9d01      	ldr	r5, [sp, #4]
 8004524:	4682      	mov	sl, r0
 8004526:	468b      	mov	fp, r1
 8004528:	4649      	mov	r1, r9
 800452a:	4640      	mov	r0, r8
 800452c:	f7fc fb14 	bl	8000b58 <__aeabi_d2iz>
 8004530:	4606      	mov	r6, r0
 8004532:	f7fb fff7 	bl	8000524 <__aeabi_i2d>
 8004536:	4602      	mov	r2, r0
 8004538:	460b      	mov	r3, r1
 800453a:	4640      	mov	r0, r8
 800453c:	4649      	mov	r1, r9
 800453e:	f7fb fea3 	bl	8000288 <__aeabi_dsub>
 8004542:	3630      	adds	r6, #48	; 0x30
 8004544:	f805 6b01 	strb.w	r6, [r5], #1
 8004548:	4652      	mov	r2, sl
 800454a:	465b      	mov	r3, fp
 800454c:	4680      	mov	r8, r0
 800454e:	4689      	mov	r9, r1
 8004550:	f7fc fac4 	bl	8000adc <__aeabi_dcmplt>
 8004554:	2800      	cmp	r0, #0
 8004556:	d163      	bne.n	8004620 <_dtoa_r+0x608>
 8004558:	4642      	mov	r2, r8
 800455a:	464b      	mov	r3, r9
 800455c:	4936      	ldr	r1, [pc, #216]	; (8004638 <_dtoa_r+0x620>)
 800455e:	2000      	movs	r0, #0
 8004560:	f7fb fe92 	bl	8000288 <__aeabi_dsub>
 8004564:	4652      	mov	r2, sl
 8004566:	465b      	mov	r3, fp
 8004568:	f7fc fab8 	bl	8000adc <__aeabi_dcmplt>
 800456c:	2800      	cmp	r0, #0
 800456e:	f040 80b5 	bne.w	80046dc <_dtoa_r+0x6c4>
 8004572:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004574:	429d      	cmp	r5, r3
 8004576:	d081      	beq.n	800447c <_dtoa_r+0x464>
 8004578:	4b30      	ldr	r3, [pc, #192]	; (800463c <_dtoa_r+0x624>)
 800457a:	2200      	movs	r2, #0
 800457c:	4650      	mov	r0, sl
 800457e:	4659      	mov	r1, fp
 8004580:	f7fc f83a 	bl	80005f8 <__aeabi_dmul>
 8004584:	4b2d      	ldr	r3, [pc, #180]	; (800463c <_dtoa_r+0x624>)
 8004586:	4682      	mov	sl, r0
 8004588:	468b      	mov	fp, r1
 800458a:	4640      	mov	r0, r8
 800458c:	4649      	mov	r1, r9
 800458e:	2200      	movs	r2, #0
 8004590:	f7fc f832 	bl	80005f8 <__aeabi_dmul>
 8004594:	4680      	mov	r8, r0
 8004596:	4689      	mov	r9, r1
 8004598:	e7c6      	b.n	8004528 <_dtoa_r+0x510>
 800459a:	4650      	mov	r0, sl
 800459c:	4659      	mov	r1, fp
 800459e:	f7fc f82b 	bl	80005f8 <__aeabi_dmul>
 80045a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045a4:	9d01      	ldr	r5, [sp, #4]
 80045a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80045a8:	4682      	mov	sl, r0
 80045aa:	468b      	mov	fp, r1
 80045ac:	4649      	mov	r1, r9
 80045ae:	4640      	mov	r0, r8
 80045b0:	f7fc fad2 	bl	8000b58 <__aeabi_d2iz>
 80045b4:	4606      	mov	r6, r0
 80045b6:	f7fb ffb5 	bl	8000524 <__aeabi_i2d>
 80045ba:	3630      	adds	r6, #48	; 0x30
 80045bc:	4602      	mov	r2, r0
 80045be:	460b      	mov	r3, r1
 80045c0:	4640      	mov	r0, r8
 80045c2:	4649      	mov	r1, r9
 80045c4:	f7fb fe60 	bl	8000288 <__aeabi_dsub>
 80045c8:	f805 6b01 	strb.w	r6, [r5], #1
 80045cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045ce:	429d      	cmp	r5, r3
 80045d0:	4680      	mov	r8, r0
 80045d2:	4689      	mov	r9, r1
 80045d4:	f04f 0200 	mov.w	r2, #0
 80045d8:	d124      	bne.n	8004624 <_dtoa_r+0x60c>
 80045da:	4b1b      	ldr	r3, [pc, #108]	; (8004648 <_dtoa_r+0x630>)
 80045dc:	4650      	mov	r0, sl
 80045de:	4659      	mov	r1, fp
 80045e0:	f7fb fe54 	bl	800028c <__adddf3>
 80045e4:	4602      	mov	r2, r0
 80045e6:	460b      	mov	r3, r1
 80045e8:	4640      	mov	r0, r8
 80045ea:	4649      	mov	r1, r9
 80045ec:	f7fc fa94 	bl	8000b18 <__aeabi_dcmpgt>
 80045f0:	2800      	cmp	r0, #0
 80045f2:	d173      	bne.n	80046dc <_dtoa_r+0x6c4>
 80045f4:	4652      	mov	r2, sl
 80045f6:	465b      	mov	r3, fp
 80045f8:	4913      	ldr	r1, [pc, #76]	; (8004648 <_dtoa_r+0x630>)
 80045fa:	2000      	movs	r0, #0
 80045fc:	f7fb fe44 	bl	8000288 <__aeabi_dsub>
 8004600:	4602      	mov	r2, r0
 8004602:	460b      	mov	r3, r1
 8004604:	4640      	mov	r0, r8
 8004606:	4649      	mov	r1, r9
 8004608:	f7fc fa68 	bl	8000adc <__aeabi_dcmplt>
 800460c:	2800      	cmp	r0, #0
 800460e:	f43f af35 	beq.w	800447c <_dtoa_r+0x464>
 8004612:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004614:	1e6b      	subs	r3, r5, #1
 8004616:	930f      	str	r3, [sp, #60]	; 0x3c
 8004618:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800461c:	2b30      	cmp	r3, #48	; 0x30
 800461e:	d0f8      	beq.n	8004612 <_dtoa_r+0x5fa>
 8004620:	9700      	str	r7, [sp, #0]
 8004622:	e049      	b.n	80046b8 <_dtoa_r+0x6a0>
 8004624:	4b05      	ldr	r3, [pc, #20]	; (800463c <_dtoa_r+0x624>)
 8004626:	f7fb ffe7 	bl	80005f8 <__aeabi_dmul>
 800462a:	4680      	mov	r8, r0
 800462c:	4689      	mov	r9, r1
 800462e:	e7bd      	b.n	80045ac <_dtoa_r+0x594>
 8004630:	080065c8 	.word	0x080065c8
 8004634:	080065a0 	.word	0x080065a0
 8004638:	3ff00000 	.word	0x3ff00000
 800463c:	40240000 	.word	0x40240000
 8004640:	401c0000 	.word	0x401c0000
 8004644:	40140000 	.word	0x40140000
 8004648:	3fe00000 	.word	0x3fe00000
 800464c:	9d01      	ldr	r5, [sp, #4]
 800464e:	4656      	mov	r6, sl
 8004650:	465f      	mov	r7, fp
 8004652:	4642      	mov	r2, r8
 8004654:	464b      	mov	r3, r9
 8004656:	4630      	mov	r0, r6
 8004658:	4639      	mov	r1, r7
 800465a:	f7fc f8f7 	bl	800084c <__aeabi_ddiv>
 800465e:	f7fc fa7b 	bl	8000b58 <__aeabi_d2iz>
 8004662:	4682      	mov	sl, r0
 8004664:	f7fb ff5e 	bl	8000524 <__aeabi_i2d>
 8004668:	4642      	mov	r2, r8
 800466a:	464b      	mov	r3, r9
 800466c:	f7fb ffc4 	bl	80005f8 <__aeabi_dmul>
 8004670:	4602      	mov	r2, r0
 8004672:	460b      	mov	r3, r1
 8004674:	4630      	mov	r0, r6
 8004676:	4639      	mov	r1, r7
 8004678:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800467c:	f7fb fe04 	bl	8000288 <__aeabi_dsub>
 8004680:	f805 6b01 	strb.w	r6, [r5], #1
 8004684:	9e01      	ldr	r6, [sp, #4]
 8004686:	9f03      	ldr	r7, [sp, #12]
 8004688:	1bae      	subs	r6, r5, r6
 800468a:	42b7      	cmp	r7, r6
 800468c:	4602      	mov	r2, r0
 800468e:	460b      	mov	r3, r1
 8004690:	d135      	bne.n	80046fe <_dtoa_r+0x6e6>
 8004692:	f7fb fdfb 	bl	800028c <__adddf3>
 8004696:	4642      	mov	r2, r8
 8004698:	464b      	mov	r3, r9
 800469a:	4606      	mov	r6, r0
 800469c:	460f      	mov	r7, r1
 800469e:	f7fc fa3b 	bl	8000b18 <__aeabi_dcmpgt>
 80046a2:	b9d0      	cbnz	r0, 80046da <_dtoa_r+0x6c2>
 80046a4:	4642      	mov	r2, r8
 80046a6:	464b      	mov	r3, r9
 80046a8:	4630      	mov	r0, r6
 80046aa:	4639      	mov	r1, r7
 80046ac:	f7fc fa0c 	bl	8000ac8 <__aeabi_dcmpeq>
 80046b0:	b110      	cbz	r0, 80046b8 <_dtoa_r+0x6a0>
 80046b2:	f01a 0f01 	tst.w	sl, #1
 80046b6:	d110      	bne.n	80046da <_dtoa_r+0x6c2>
 80046b8:	4620      	mov	r0, r4
 80046ba:	ee18 1a10 	vmov	r1, s16
 80046be:	f000 fd05 	bl	80050cc <_Bfree>
 80046c2:	2300      	movs	r3, #0
 80046c4:	9800      	ldr	r0, [sp, #0]
 80046c6:	702b      	strb	r3, [r5, #0]
 80046c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80046ca:	3001      	adds	r0, #1
 80046cc:	6018      	str	r0, [r3, #0]
 80046ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f43f acf1 	beq.w	80040b8 <_dtoa_r+0xa0>
 80046d6:	601d      	str	r5, [r3, #0]
 80046d8:	e4ee      	b.n	80040b8 <_dtoa_r+0xa0>
 80046da:	9f00      	ldr	r7, [sp, #0]
 80046dc:	462b      	mov	r3, r5
 80046de:	461d      	mov	r5, r3
 80046e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80046e4:	2a39      	cmp	r2, #57	; 0x39
 80046e6:	d106      	bne.n	80046f6 <_dtoa_r+0x6de>
 80046e8:	9a01      	ldr	r2, [sp, #4]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d1f7      	bne.n	80046de <_dtoa_r+0x6c6>
 80046ee:	9901      	ldr	r1, [sp, #4]
 80046f0:	2230      	movs	r2, #48	; 0x30
 80046f2:	3701      	adds	r7, #1
 80046f4:	700a      	strb	r2, [r1, #0]
 80046f6:	781a      	ldrb	r2, [r3, #0]
 80046f8:	3201      	adds	r2, #1
 80046fa:	701a      	strb	r2, [r3, #0]
 80046fc:	e790      	b.n	8004620 <_dtoa_r+0x608>
 80046fe:	4ba6      	ldr	r3, [pc, #664]	; (8004998 <_dtoa_r+0x980>)
 8004700:	2200      	movs	r2, #0
 8004702:	f7fb ff79 	bl	80005f8 <__aeabi_dmul>
 8004706:	2200      	movs	r2, #0
 8004708:	2300      	movs	r3, #0
 800470a:	4606      	mov	r6, r0
 800470c:	460f      	mov	r7, r1
 800470e:	f7fc f9db 	bl	8000ac8 <__aeabi_dcmpeq>
 8004712:	2800      	cmp	r0, #0
 8004714:	d09d      	beq.n	8004652 <_dtoa_r+0x63a>
 8004716:	e7cf      	b.n	80046b8 <_dtoa_r+0x6a0>
 8004718:	9a08      	ldr	r2, [sp, #32]
 800471a:	2a00      	cmp	r2, #0
 800471c:	f000 80d7 	beq.w	80048ce <_dtoa_r+0x8b6>
 8004720:	9a06      	ldr	r2, [sp, #24]
 8004722:	2a01      	cmp	r2, #1
 8004724:	f300 80ba 	bgt.w	800489c <_dtoa_r+0x884>
 8004728:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800472a:	2a00      	cmp	r2, #0
 800472c:	f000 80b2 	beq.w	8004894 <_dtoa_r+0x87c>
 8004730:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004734:	9e07      	ldr	r6, [sp, #28]
 8004736:	9d04      	ldr	r5, [sp, #16]
 8004738:	9a04      	ldr	r2, [sp, #16]
 800473a:	441a      	add	r2, r3
 800473c:	9204      	str	r2, [sp, #16]
 800473e:	9a05      	ldr	r2, [sp, #20]
 8004740:	2101      	movs	r1, #1
 8004742:	441a      	add	r2, r3
 8004744:	4620      	mov	r0, r4
 8004746:	9205      	str	r2, [sp, #20]
 8004748:	f000 fd78 	bl	800523c <__i2b>
 800474c:	4607      	mov	r7, r0
 800474e:	2d00      	cmp	r5, #0
 8004750:	dd0c      	ble.n	800476c <_dtoa_r+0x754>
 8004752:	9b05      	ldr	r3, [sp, #20]
 8004754:	2b00      	cmp	r3, #0
 8004756:	dd09      	ble.n	800476c <_dtoa_r+0x754>
 8004758:	42ab      	cmp	r3, r5
 800475a:	9a04      	ldr	r2, [sp, #16]
 800475c:	bfa8      	it	ge
 800475e:	462b      	movge	r3, r5
 8004760:	1ad2      	subs	r2, r2, r3
 8004762:	9204      	str	r2, [sp, #16]
 8004764:	9a05      	ldr	r2, [sp, #20]
 8004766:	1aed      	subs	r5, r5, r3
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	9305      	str	r3, [sp, #20]
 800476c:	9b07      	ldr	r3, [sp, #28]
 800476e:	b31b      	cbz	r3, 80047b8 <_dtoa_r+0x7a0>
 8004770:	9b08      	ldr	r3, [sp, #32]
 8004772:	2b00      	cmp	r3, #0
 8004774:	f000 80af 	beq.w	80048d6 <_dtoa_r+0x8be>
 8004778:	2e00      	cmp	r6, #0
 800477a:	dd13      	ble.n	80047a4 <_dtoa_r+0x78c>
 800477c:	4639      	mov	r1, r7
 800477e:	4632      	mov	r2, r6
 8004780:	4620      	mov	r0, r4
 8004782:	f000 fe1b 	bl	80053bc <__pow5mult>
 8004786:	ee18 2a10 	vmov	r2, s16
 800478a:	4601      	mov	r1, r0
 800478c:	4607      	mov	r7, r0
 800478e:	4620      	mov	r0, r4
 8004790:	f000 fd6a 	bl	8005268 <__multiply>
 8004794:	ee18 1a10 	vmov	r1, s16
 8004798:	4680      	mov	r8, r0
 800479a:	4620      	mov	r0, r4
 800479c:	f000 fc96 	bl	80050cc <_Bfree>
 80047a0:	ee08 8a10 	vmov	s16, r8
 80047a4:	9b07      	ldr	r3, [sp, #28]
 80047a6:	1b9a      	subs	r2, r3, r6
 80047a8:	d006      	beq.n	80047b8 <_dtoa_r+0x7a0>
 80047aa:	ee18 1a10 	vmov	r1, s16
 80047ae:	4620      	mov	r0, r4
 80047b0:	f000 fe04 	bl	80053bc <__pow5mult>
 80047b4:	ee08 0a10 	vmov	s16, r0
 80047b8:	2101      	movs	r1, #1
 80047ba:	4620      	mov	r0, r4
 80047bc:	f000 fd3e 	bl	800523c <__i2b>
 80047c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	4606      	mov	r6, r0
 80047c6:	f340 8088 	ble.w	80048da <_dtoa_r+0x8c2>
 80047ca:	461a      	mov	r2, r3
 80047cc:	4601      	mov	r1, r0
 80047ce:	4620      	mov	r0, r4
 80047d0:	f000 fdf4 	bl	80053bc <__pow5mult>
 80047d4:	9b06      	ldr	r3, [sp, #24]
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	4606      	mov	r6, r0
 80047da:	f340 8081 	ble.w	80048e0 <_dtoa_r+0x8c8>
 80047de:	f04f 0800 	mov.w	r8, #0
 80047e2:	6933      	ldr	r3, [r6, #16]
 80047e4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80047e8:	6918      	ldr	r0, [r3, #16]
 80047ea:	f000 fcd7 	bl	800519c <__hi0bits>
 80047ee:	f1c0 0020 	rsb	r0, r0, #32
 80047f2:	9b05      	ldr	r3, [sp, #20]
 80047f4:	4418      	add	r0, r3
 80047f6:	f010 001f 	ands.w	r0, r0, #31
 80047fa:	f000 8092 	beq.w	8004922 <_dtoa_r+0x90a>
 80047fe:	f1c0 0320 	rsb	r3, r0, #32
 8004802:	2b04      	cmp	r3, #4
 8004804:	f340 808a 	ble.w	800491c <_dtoa_r+0x904>
 8004808:	f1c0 001c 	rsb	r0, r0, #28
 800480c:	9b04      	ldr	r3, [sp, #16]
 800480e:	4403      	add	r3, r0
 8004810:	9304      	str	r3, [sp, #16]
 8004812:	9b05      	ldr	r3, [sp, #20]
 8004814:	4403      	add	r3, r0
 8004816:	4405      	add	r5, r0
 8004818:	9305      	str	r3, [sp, #20]
 800481a:	9b04      	ldr	r3, [sp, #16]
 800481c:	2b00      	cmp	r3, #0
 800481e:	dd07      	ble.n	8004830 <_dtoa_r+0x818>
 8004820:	ee18 1a10 	vmov	r1, s16
 8004824:	461a      	mov	r2, r3
 8004826:	4620      	mov	r0, r4
 8004828:	f000 fe22 	bl	8005470 <__lshift>
 800482c:	ee08 0a10 	vmov	s16, r0
 8004830:	9b05      	ldr	r3, [sp, #20]
 8004832:	2b00      	cmp	r3, #0
 8004834:	dd05      	ble.n	8004842 <_dtoa_r+0x82a>
 8004836:	4631      	mov	r1, r6
 8004838:	461a      	mov	r2, r3
 800483a:	4620      	mov	r0, r4
 800483c:	f000 fe18 	bl	8005470 <__lshift>
 8004840:	4606      	mov	r6, r0
 8004842:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004844:	2b00      	cmp	r3, #0
 8004846:	d06e      	beq.n	8004926 <_dtoa_r+0x90e>
 8004848:	ee18 0a10 	vmov	r0, s16
 800484c:	4631      	mov	r1, r6
 800484e:	f000 fe7f 	bl	8005550 <__mcmp>
 8004852:	2800      	cmp	r0, #0
 8004854:	da67      	bge.n	8004926 <_dtoa_r+0x90e>
 8004856:	9b00      	ldr	r3, [sp, #0]
 8004858:	3b01      	subs	r3, #1
 800485a:	ee18 1a10 	vmov	r1, s16
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	220a      	movs	r2, #10
 8004862:	2300      	movs	r3, #0
 8004864:	4620      	mov	r0, r4
 8004866:	f000 fc53 	bl	8005110 <__multadd>
 800486a:	9b08      	ldr	r3, [sp, #32]
 800486c:	ee08 0a10 	vmov	s16, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	f000 81b1 	beq.w	8004bd8 <_dtoa_r+0xbc0>
 8004876:	2300      	movs	r3, #0
 8004878:	4639      	mov	r1, r7
 800487a:	220a      	movs	r2, #10
 800487c:	4620      	mov	r0, r4
 800487e:	f000 fc47 	bl	8005110 <__multadd>
 8004882:	9b02      	ldr	r3, [sp, #8]
 8004884:	2b00      	cmp	r3, #0
 8004886:	4607      	mov	r7, r0
 8004888:	f300 808e 	bgt.w	80049a8 <_dtoa_r+0x990>
 800488c:	9b06      	ldr	r3, [sp, #24]
 800488e:	2b02      	cmp	r3, #2
 8004890:	dc51      	bgt.n	8004936 <_dtoa_r+0x91e>
 8004892:	e089      	b.n	80049a8 <_dtoa_r+0x990>
 8004894:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004896:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800489a:	e74b      	b.n	8004734 <_dtoa_r+0x71c>
 800489c:	9b03      	ldr	r3, [sp, #12]
 800489e:	1e5e      	subs	r6, r3, #1
 80048a0:	9b07      	ldr	r3, [sp, #28]
 80048a2:	42b3      	cmp	r3, r6
 80048a4:	bfbf      	itttt	lt
 80048a6:	9b07      	ldrlt	r3, [sp, #28]
 80048a8:	9607      	strlt	r6, [sp, #28]
 80048aa:	1af2      	sublt	r2, r6, r3
 80048ac:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80048ae:	bfb6      	itet	lt
 80048b0:	189b      	addlt	r3, r3, r2
 80048b2:	1b9e      	subge	r6, r3, r6
 80048b4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80048b6:	9b03      	ldr	r3, [sp, #12]
 80048b8:	bfb8      	it	lt
 80048ba:	2600      	movlt	r6, #0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	bfb7      	itett	lt
 80048c0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80048c4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80048c8:	1a9d      	sublt	r5, r3, r2
 80048ca:	2300      	movlt	r3, #0
 80048cc:	e734      	b.n	8004738 <_dtoa_r+0x720>
 80048ce:	9e07      	ldr	r6, [sp, #28]
 80048d0:	9d04      	ldr	r5, [sp, #16]
 80048d2:	9f08      	ldr	r7, [sp, #32]
 80048d4:	e73b      	b.n	800474e <_dtoa_r+0x736>
 80048d6:	9a07      	ldr	r2, [sp, #28]
 80048d8:	e767      	b.n	80047aa <_dtoa_r+0x792>
 80048da:	9b06      	ldr	r3, [sp, #24]
 80048dc:	2b01      	cmp	r3, #1
 80048de:	dc18      	bgt.n	8004912 <_dtoa_r+0x8fa>
 80048e0:	f1ba 0f00 	cmp.w	sl, #0
 80048e4:	d115      	bne.n	8004912 <_dtoa_r+0x8fa>
 80048e6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80048ea:	b993      	cbnz	r3, 8004912 <_dtoa_r+0x8fa>
 80048ec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80048f0:	0d1b      	lsrs	r3, r3, #20
 80048f2:	051b      	lsls	r3, r3, #20
 80048f4:	b183      	cbz	r3, 8004918 <_dtoa_r+0x900>
 80048f6:	9b04      	ldr	r3, [sp, #16]
 80048f8:	3301      	adds	r3, #1
 80048fa:	9304      	str	r3, [sp, #16]
 80048fc:	9b05      	ldr	r3, [sp, #20]
 80048fe:	3301      	adds	r3, #1
 8004900:	9305      	str	r3, [sp, #20]
 8004902:	f04f 0801 	mov.w	r8, #1
 8004906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004908:	2b00      	cmp	r3, #0
 800490a:	f47f af6a 	bne.w	80047e2 <_dtoa_r+0x7ca>
 800490e:	2001      	movs	r0, #1
 8004910:	e76f      	b.n	80047f2 <_dtoa_r+0x7da>
 8004912:	f04f 0800 	mov.w	r8, #0
 8004916:	e7f6      	b.n	8004906 <_dtoa_r+0x8ee>
 8004918:	4698      	mov	r8, r3
 800491a:	e7f4      	b.n	8004906 <_dtoa_r+0x8ee>
 800491c:	f43f af7d 	beq.w	800481a <_dtoa_r+0x802>
 8004920:	4618      	mov	r0, r3
 8004922:	301c      	adds	r0, #28
 8004924:	e772      	b.n	800480c <_dtoa_r+0x7f4>
 8004926:	9b03      	ldr	r3, [sp, #12]
 8004928:	2b00      	cmp	r3, #0
 800492a:	dc37      	bgt.n	800499c <_dtoa_r+0x984>
 800492c:	9b06      	ldr	r3, [sp, #24]
 800492e:	2b02      	cmp	r3, #2
 8004930:	dd34      	ble.n	800499c <_dtoa_r+0x984>
 8004932:	9b03      	ldr	r3, [sp, #12]
 8004934:	9302      	str	r3, [sp, #8]
 8004936:	9b02      	ldr	r3, [sp, #8]
 8004938:	b96b      	cbnz	r3, 8004956 <_dtoa_r+0x93e>
 800493a:	4631      	mov	r1, r6
 800493c:	2205      	movs	r2, #5
 800493e:	4620      	mov	r0, r4
 8004940:	f000 fbe6 	bl	8005110 <__multadd>
 8004944:	4601      	mov	r1, r0
 8004946:	4606      	mov	r6, r0
 8004948:	ee18 0a10 	vmov	r0, s16
 800494c:	f000 fe00 	bl	8005550 <__mcmp>
 8004950:	2800      	cmp	r0, #0
 8004952:	f73f adbb 	bgt.w	80044cc <_dtoa_r+0x4b4>
 8004956:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004958:	9d01      	ldr	r5, [sp, #4]
 800495a:	43db      	mvns	r3, r3
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	f04f 0800 	mov.w	r8, #0
 8004962:	4631      	mov	r1, r6
 8004964:	4620      	mov	r0, r4
 8004966:	f000 fbb1 	bl	80050cc <_Bfree>
 800496a:	2f00      	cmp	r7, #0
 800496c:	f43f aea4 	beq.w	80046b8 <_dtoa_r+0x6a0>
 8004970:	f1b8 0f00 	cmp.w	r8, #0
 8004974:	d005      	beq.n	8004982 <_dtoa_r+0x96a>
 8004976:	45b8      	cmp	r8, r7
 8004978:	d003      	beq.n	8004982 <_dtoa_r+0x96a>
 800497a:	4641      	mov	r1, r8
 800497c:	4620      	mov	r0, r4
 800497e:	f000 fba5 	bl	80050cc <_Bfree>
 8004982:	4639      	mov	r1, r7
 8004984:	4620      	mov	r0, r4
 8004986:	f000 fba1 	bl	80050cc <_Bfree>
 800498a:	e695      	b.n	80046b8 <_dtoa_r+0x6a0>
 800498c:	2600      	movs	r6, #0
 800498e:	4637      	mov	r7, r6
 8004990:	e7e1      	b.n	8004956 <_dtoa_r+0x93e>
 8004992:	9700      	str	r7, [sp, #0]
 8004994:	4637      	mov	r7, r6
 8004996:	e599      	b.n	80044cc <_dtoa_r+0x4b4>
 8004998:	40240000 	.word	0x40240000
 800499c:	9b08      	ldr	r3, [sp, #32]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	f000 80ca 	beq.w	8004b38 <_dtoa_r+0xb20>
 80049a4:	9b03      	ldr	r3, [sp, #12]
 80049a6:	9302      	str	r3, [sp, #8]
 80049a8:	2d00      	cmp	r5, #0
 80049aa:	dd05      	ble.n	80049b8 <_dtoa_r+0x9a0>
 80049ac:	4639      	mov	r1, r7
 80049ae:	462a      	mov	r2, r5
 80049b0:	4620      	mov	r0, r4
 80049b2:	f000 fd5d 	bl	8005470 <__lshift>
 80049b6:	4607      	mov	r7, r0
 80049b8:	f1b8 0f00 	cmp.w	r8, #0
 80049bc:	d05b      	beq.n	8004a76 <_dtoa_r+0xa5e>
 80049be:	6879      	ldr	r1, [r7, #4]
 80049c0:	4620      	mov	r0, r4
 80049c2:	f000 fb43 	bl	800504c <_Balloc>
 80049c6:	4605      	mov	r5, r0
 80049c8:	b928      	cbnz	r0, 80049d6 <_dtoa_r+0x9be>
 80049ca:	4b87      	ldr	r3, [pc, #540]	; (8004be8 <_dtoa_r+0xbd0>)
 80049cc:	4602      	mov	r2, r0
 80049ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 80049d2:	f7ff bb3b 	b.w	800404c <_dtoa_r+0x34>
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	3202      	adds	r2, #2
 80049da:	0092      	lsls	r2, r2, #2
 80049dc:	f107 010c 	add.w	r1, r7, #12
 80049e0:	300c      	adds	r0, #12
 80049e2:	f7fe fbe9 	bl	80031b8 <memcpy>
 80049e6:	2201      	movs	r2, #1
 80049e8:	4629      	mov	r1, r5
 80049ea:	4620      	mov	r0, r4
 80049ec:	f000 fd40 	bl	8005470 <__lshift>
 80049f0:	9b01      	ldr	r3, [sp, #4]
 80049f2:	f103 0901 	add.w	r9, r3, #1
 80049f6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80049fa:	4413      	add	r3, r2
 80049fc:	9305      	str	r3, [sp, #20]
 80049fe:	f00a 0301 	and.w	r3, sl, #1
 8004a02:	46b8      	mov	r8, r7
 8004a04:	9304      	str	r3, [sp, #16]
 8004a06:	4607      	mov	r7, r0
 8004a08:	4631      	mov	r1, r6
 8004a0a:	ee18 0a10 	vmov	r0, s16
 8004a0e:	f7ff fa77 	bl	8003f00 <quorem>
 8004a12:	4641      	mov	r1, r8
 8004a14:	9002      	str	r0, [sp, #8]
 8004a16:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004a1a:	ee18 0a10 	vmov	r0, s16
 8004a1e:	f000 fd97 	bl	8005550 <__mcmp>
 8004a22:	463a      	mov	r2, r7
 8004a24:	9003      	str	r0, [sp, #12]
 8004a26:	4631      	mov	r1, r6
 8004a28:	4620      	mov	r0, r4
 8004a2a:	f000 fdad 	bl	8005588 <__mdiff>
 8004a2e:	68c2      	ldr	r2, [r0, #12]
 8004a30:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8004a34:	4605      	mov	r5, r0
 8004a36:	bb02      	cbnz	r2, 8004a7a <_dtoa_r+0xa62>
 8004a38:	4601      	mov	r1, r0
 8004a3a:	ee18 0a10 	vmov	r0, s16
 8004a3e:	f000 fd87 	bl	8005550 <__mcmp>
 8004a42:	4602      	mov	r2, r0
 8004a44:	4629      	mov	r1, r5
 8004a46:	4620      	mov	r0, r4
 8004a48:	9207      	str	r2, [sp, #28]
 8004a4a:	f000 fb3f 	bl	80050cc <_Bfree>
 8004a4e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8004a52:	ea43 0102 	orr.w	r1, r3, r2
 8004a56:	9b04      	ldr	r3, [sp, #16]
 8004a58:	430b      	orrs	r3, r1
 8004a5a:	464d      	mov	r5, r9
 8004a5c:	d10f      	bne.n	8004a7e <_dtoa_r+0xa66>
 8004a5e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004a62:	d02a      	beq.n	8004aba <_dtoa_r+0xaa2>
 8004a64:	9b03      	ldr	r3, [sp, #12]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	dd02      	ble.n	8004a70 <_dtoa_r+0xa58>
 8004a6a:	9b02      	ldr	r3, [sp, #8]
 8004a6c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8004a70:	f88b a000 	strb.w	sl, [fp]
 8004a74:	e775      	b.n	8004962 <_dtoa_r+0x94a>
 8004a76:	4638      	mov	r0, r7
 8004a78:	e7ba      	b.n	80049f0 <_dtoa_r+0x9d8>
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	e7e2      	b.n	8004a44 <_dtoa_r+0xa2c>
 8004a7e:	9b03      	ldr	r3, [sp, #12]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	db04      	blt.n	8004a8e <_dtoa_r+0xa76>
 8004a84:	9906      	ldr	r1, [sp, #24]
 8004a86:	430b      	orrs	r3, r1
 8004a88:	9904      	ldr	r1, [sp, #16]
 8004a8a:	430b      	orrs	r3, r1
 8004a8c:	d122      	bne.n	8004ad4 <_dtoa_r+0xabc>
 8004a8e:	2a00      	cmp	r2, #0
 8004a90:	ddee      	ble.n	8004a70 <_dtoa_r+0xa58>
 8004a92:	ee18 1a10 	vmov	r1, s16
 8004a96:	2201      	movs	r2, #1
 8004a98:	4620      	mov	r0, r4
 8004a9a:	f000 fce9 	bl	8005470 <__lshift>
 8004a9e:	4631      	mov	r1, r6
 8004aa0:	ee08 0a10 	vmov	s16, r0
 8004aa4:	f000 fd54 	bl	8005550 <__mcmp>
 8004aa8:	2800      	cmp	r0, #0
 8004aaa:	dc03      	bgt.n	8004ab4 <_dtoa_r+0xa9c>
 8004aac:	d1e0      	bne.n	8004a70 <_dtoa_r+0xa58>
 8004aae:	f01a 0f01 	tst.w	sl, #1
 8004ab2:	d0dd      	beq.n	8004a70 <_dtoa_r+0xa58>
 8004ab4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004ab8:	d1d7      	bne.n	8004a6a <_dtoa_r+0xa52>
 8004aba:	2339      	movs	r3, #57	; 0x39
 8004abc:	f88b 3000 	strb.w	r3, [fp]
 8004ac0:	462b      	mov	r3, r5
 8004ac2:	461d      	mov	r5, r3
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004aca:	2a39      	cmp	r2, #57	; 0x39
 8004acc:	d071      	beq.n	8004bb2 <_dtoa_r+0xb9a>
 8004ace:	3201      	adds	r2, #1
 8004ad0:	701a      	strb	r2, [r3, #0]
 8004ad2:	e746      	b.n	8004962 <_dtoa_r+0x94a>
 8004ad4:	2a00      	cmp	r2, #0
 8004ad6:	dd07      	ble.n	8004ae8 <_dtoa_r+0xad0>
 8004ad8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004adc:	d0ed      	beq.n	8004aba <_dtoa_r+0xaa2>
 8004ade:	f10a 0301 	add.w	r3, sl, #1
 8004ae2:	f88b 3000 	strb.w	r3, [fp]
 8004ae6:	e73c      	b.n	8004962 <_dtoa_r+0x94a>
 8004ae8:	9b05      	ldr	r3, [sp, #20]
 8004aea:	f809 ac01 	strb.w	sl, [r9, #-1]
 8004aee:	4599      	cmp	r9, r3
 8004af0:	d047      	beq.n	8004b82 <_dtoa_r+0xb6a>
 8004af2:	ee18 1a10 	vmov	r1, s16
 8004af6:	2300      	movs	r3, #0
 8004af8:	220a      	movs	r2, #10
 8004afa:	4620      	mov	r0, r4
 8004afc:	f000 fb08 	bl	8005110 <__multadd>
 8004b00:	45b8      	cmp	r8, r7
 8004b02:	ee08 0a10 	vmov	s16, r0
 8004b06:	f04f 0300 	mov.w	r3, #0
 8004b0a:	f04f 020a 	mov.w	r2, #10
 8004b0e:	4641      	mov	r1, r8
 8004b10:	4620      	mov	r0, r4
 8004b12:	d106      	bne.n	8004b22 <_dtoa_r+0xb0a>
 8004b14:	f000 fafc 	bl	8005110 <__multadd>
 8004b18:	4680      	mov	r8, r0
 8004b1a:	4607      	mov	r7, r0
 8004b1c:	f109 0901 	add.w	r9, r9, #1
 8004b20:	e772      	b.n	8004a08 <_dtoa_r+0x9f0>
 8004b22:	f000 faf5 	bl	8005110 <__multadd>
 8004b26:	4639      	mov	r1, r7
 8004b28:	4680      	mov	r8, r0
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	220a      	movs	r2, #10
 8004b2e:	4620      	mov	r0, r4
 8004b30:	f000 faee 	bl	8005110 <__multadd>
 8004b34:	4607      	mov	r7, r0
 8004b36:	e7f1      	b.n	8004b1c <_dtoa_r+0xb04>
 8004b38:	9b03      	ldr	r3, [sp, #12]
 8004b3a:	9302      	str	r3, [sp, #8]
 8004b3c:	9d01      	ldr	r5, [sp, #4]
 8004b3e:	ee18 0a10 	vmov	r0, s16
 8004b42:	4631      	mov	r1, r6
 8004b44:	f7ff f9dc 	bl	8003f00 <quorem>
 8004b48:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004b4c:	9b01      	ldr	r3, [sp, #4]
 8004b4e:	f805 ab01 	strb.w	sl, [r5], #1
 8004b52:	1aea      	subs	r2, r5, r3
 8004b54:	9b02      	ldr	r3, [sp, #8]
 8004b56:	4293      	cmp	r3, r2
 8004b58:	dd09      	ble.n	8004b6e <_dtoa_r+0xb56>
 8004b5a:	ee18 1a10 	vmov	r1, s16
 8004b5e:	2300      	movs	r3, #0
 8004b60:	220a      	movs	r2, #10
 8004b62:	4620      	mov	r0, r4
 8004b64:	f000 fad4 	bl	8005110 <__multadd>
 8004b68:	ee08 0a10 	vmov	s16, r0
 8004b6c:	e7e7      	b.n	8004b3e <_dtoa_r+0xb26>
 8004b6e:	9b02      	ldr	r3, [sp, #8]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	bfc8      	it	gt
 8004b74:	461d      	movgt	r5, r3
 8004b76:	9b01      	ldr	r3, [sp, #4]
 8004b78:	bfd8      	it	le
 8004b7a:	2501      	movle	r5, #1
 8004b7c:	441d      	add	r5, r3
 8004b7e:	f04f 0800 	mov.w	r8, #0
 8004b82:	ee18 1a10 	vmov	r1, s16
 8004b86:	2201      	movs	r2, #1
 8004b88:	4620      	mov	r0, r4
 8004b8a:	f000 fc71 	bl	8005470 <__lshift>
 8004b8e:	4631      	mov	r1, r6
 8004b90:	ee08 0a10 	vmov	s16, r0
 8004b94:	f000 fcdc 	bl	8005550 <__mcmp>
 8004b98:	2800      	cmp	r0, #0
 8004b9a:	dc91      	bgt.n	8004ac0 <_dtoa_r+0xaa8>
 8004b9c:	d102      	bne.n	8004ba4 <_dtoa_r+0xb8c>
 8004b9e:	f01a 0f01 	tst.w	sl, #1
 8004ba2:	d18d      	bne.n	8004ac0 <_dtoa_r+0xaa8>
 8004ba4:	462b      	mov	r3, r5
 8004ba6:	461d      	mov	r5, r3
 8004ba8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004bac:	2a30      	cmp	r2, #48	; 0x30
 8004bae:	d0fa      	beq.n	8004ba6 <_dtoa_r+0xb8e>
 8004bb0:	e6d7      	b.n	8004962 <_dtoa_r+0x94a>
 8004bb2:	9a01      	ldr	r2, [sp, #4]
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d184      	bne.n	8004ac2 <_dtoa_r+0xaaa>
 8004bb8:	9b00      	ldr	r3, [sp, #0]
 8004bba:	3301      	adds	r3, #1
 8004bbc:	9300      	str	r3, [sp, #0]
 8004bbe:	2331      	movs	r3, #49	; 0x31
 8004bc0:	7013      	strb	r3, [r2, #0]
 8004bc2:	e6ce      	b.n	8004962 <_dtoa_r+0x94a>
 8004bc4:	4b09      	ldr	r3, [pc, #36]	; (8004bec <_dtoa_r+0xbd4>)
 8004bc6:	f7ff ba95 	b.w	80040f4 <_dtoa_r+0xdc>
 8004bca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f47f aa6e 	bne.w	80040ae <_dtoa_r+0x96>
 8004bd2:	4b07      	ldr	r3, [pc, #28]	; (8004bf0 <_dtoa_r+0xbd8>)
 8004bd4:	f7ff ba8e 	b.w	80040f4 <_dtoa_r+0xdc>
 8004bd8:	9b02      	ldr	r3, [sp, #8]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	dcae      	bgt.n	8004b3c <_dtoa_r+0xb24>
 8004bde:	9b06      	ldr	r3, [sp, #24]
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	f73f aea8 	bgt.w	8004936 <_dtoa_r+0x91e>
 8004be6:	e7a9      	b.n	8004b3c <_dtoa_r+0xb24>
 8004be8:	080064cf 	.word	0x080064cf
 8004bec:	0800642c 	.word	0x0800642c
 8004bf0:	08006450 	.word	0x08006450

08004bf4 <__sflush_r>:
 8004bf4:	898a      	ldrh	r2, [r1, #12]
 8004bf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bfa:	4605      	mov	r5, r0
 8004bfc:	0710      	lsls	r0, r2, #28
 8004bfe:	460c      	mov	r4, r1
 8004c00:	d458      	bmi.n	8004cb4 <__sflush_r+0xc0>
 8004c02:	684b      	ldr	r3, [r1, #4]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	dc05      	bgt.n	8004c14 <__sflush_r+0x20>
 8004c08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	dc02      	bgt.n	8004c14 <__sflush_r+0x20>
 8004c0e:	2000      	movs	r0, #0
 8004c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004c16:	2e00      	cmp	r6, #0
 8004c18:	d0f9      	beq.n	8004c0e <__sflush_r+0x1a>
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004c20:	682f      	ldr	r7, [r5, #0]
 8004c22:	602b      	str	r3, [r5, #0]
 8004c24:	d032      	beq.n	8004c8c <__sflush_r+0x98>
 8004c26:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004c28:	89a3      	ldrh	r3, [r4, #12]
 8004c2a:	075a      	lsls	r2, r3, #29
 8004c2c:	d505      	bpl.n	8004c3a <__sflush_r+0x46>
 8004c2e:	6863      	ldr	r3, [r4, #4]
 8004c30:	1ac0      	subs	r0, r0, r3
 8004c32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004c34:	b10b      	cbz	r3, 8004c3a <__sflush_r+0x46>
 8004c36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004c38:	1ac0      	subs	r0, r0, r3
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004c40:	6a21      	ldr	r1, [r4, #32]
 8004c42:	4628      	mov	r0, r5
 8004c44:	47b0      	blx	r6
 8004c46:	1c43      	adds	r3, r0, #1
 8004c48:	89a3      	ldrh	r3, [r4, #12]
 8004c4a:	d106      	bne.n	8004c5a <__sflush_r+0x66>
 8004c4c:	6829      	ldr	r1, [r5, #0]
 8004c4e:	291d      	cmp	r1, #29
 8004c50:	d82c      	bhi.n	8004cac <__sflush_r+0xb8>
 8004c52:	4a2a      	ldr	r2, [pc, #168]	; (8004cfc <__sflush_r+0x108>)
 8004c54:	40ca      	lsrs	r2, r1
 8004c56:	07d6      	lsls	r6, r2, #31
 8004c58:	d528      	bpl.n	8004cac <__sflush_r+0xb8>
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	6062      	str	r2, [r4, #4]
 8004c5e:	04d9      	lsls	r1, r3, #19
 8004c60:	6922      	ldr	r2, [r4, #16]
 8004c62:	6022      	str	r2, [r4, #0]
 8004c64:	d504      	bpl.n	8004c70 <__sflush_r+0x7c>
 8004c66:	1c42      	adds	r2, r0, #1
 8004c68:	d101      	bne.n	8004c6e <__sflush_r+0x7a>
 8004c6a:	682b      	ldr	r3, [r5, #0]
 8004c6c:	b903      	cbnz	r3, 8004c70 <__sflush_r+0x7c>
 8004c6e:	6560      	str	r0, [r4, #84]	; 0x54
 8004c70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c72:	602f      	str	r7, [r5, #0]
 8004c74:	2900      	cmp	r1, #0
 8004c76:	d0ca      	beq.n	8004c0e <__sflush_r+0x1a>
 8004c78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c7c:	4299      	cmp	r1, r3
 8004c7e:	d002      	beq.n	8004c86 <__sflush_r+0x92>
 8004c80:	4628      	mov	r0, r5
 8004c82:	f000 fd7d 	bl	8005780 <_free_r>
 8004c86:	2000      	movs	r0, #0
 8004c88:	6360      	str	r0, [r4, #52]	; 0x34
 8004c8a:	e7c1      	b.n	8004c10 <__sflush_r+0x1c>
 8004c8c:	6a21      	ldr	r1, [r4, #32]
 8004c8e:	2301      	movs	r3, #1
 8004c90:	4628      	mov	r0, r5
 8004c92:	47b0      	blx	r6
 8004c94:	1c41      	adds	r1, r0, #1
 8004c96:	d1c7      	bne.n	8004c28 <__sflush_r+0x34>
 8004c98:	682b      	ldr	r3, [r5, #0]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d0c4      	beq.n	8004c28 <__sflush_r+0x34>
 8004c9e:	2b1d      	cmp	r3, #29
 8004ca0:	d001      	beq.n	8004ca6 <__sflush_r+0xb2>
 8004ca2:	2b16      	cmp	r3, #22
 8004ca4:	d101      	bne.n	8004caa <__sflush_r+0xb6>
 8004ca6:	602f      	str	r7, [r5, #0]
 8004ca8:	e7b1      	b.n	8004c0e <__sflush_r+0x1a>
 8004caa:	89a3      	ldrh	r3, [r4, #12]
 8004cac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cb0:	81a3      	strh	r3, [r4, #12]
 8004cb2:	e7ad      	b.n	8004c10 <__sflush_r+0x1c>
 8004cb4:	690f      	ldr	r7, [r1, #16]
 8004cb6:	2f00      	cmp	r7, #0
 8004cb8:	d0a9      	beq.n	8004c0e <__sflush_r+0x1a>
 8004cba:	0793      	lsls	r3, r2, #30
 8004cbc:	680e      	ldr	r6, [r1, #0]
 8004cbe:	bf08      	it	eq
 8004cc0:	694b      	ldreq	r3, [r1, #20]
 8004cc2:	600f      	str	r7, [r1, #0]
 8004cc4:	bf18      	it	ne
 8004cc6:	2300      	movne	r3, #0
 8004cc8:	eba6 0807 	sub.w	r8, r6, r7
 8004ccc:	608b      	str	r3, [r1, #8]
 8004cce:	f1b8 0f00 	cmp.w	r8, #0
 8004cd2:	dd9c      	ble.n	8004c0e <__sflush_r+0x1a>
 8004cd4:	6a21      	ldr	r1, [r4, #32]
 8004cd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004cd8:	4643      	mov	r3, r8
 8004cda:	463a      	mov	r2, r7
 8004cdc:	4628      	mov	r0, r5
 8004cde:	47b0      	blx	r6
 8004ce0:	2800      	cmp	r0, #0
 8004ce2:	dc06      	bgt.n	8004cf2 <__sflush_r+0xfe>
 8004ce4:	89a3      	ldrh	r3, [r4, #12]
 8004ce6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cea:	81a3      	strh	r3, [r4, #12]
 8004cec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004cf0:	e78e      	b.n	8004c10 <__sflush_r+0x1c>
 8004cf2:	4407      	add	r7, r0
 8004cf4:	eba8 0800 	sub.w	r8, r8, r0
 8004cf8:	e7e9      	b.n	8004cce <__sflush_r+0xda>
 8004cfa:	bf00      	nop
 8004cfc:	20400001 	.word	0x20400001

08004d00 <_fflush_r>:
 8004d00:	b538      	push	{r3, r4, r5, lr}
 8004d02:	690b      	ldr	r3, [r1, #16]
 8004d04:	4605      	mov	r5, r0
 8004d06:	460c      	mov	r4, r1
 8004d08:	b913      	cbnz	r3, 8004d10 <_fflush_r+0x10>
 8004d0a:	2500      	movs	r5, #0
 8004d0c:	4628      	mov	r0, r5
 8004d0e:	bd38      	pop	{r3, r4, r5, pc}
 8004d10:	b118      	cbz	r0, 8004d1a <_fflush_r+0x1a>
 8004d12:	6983      	ldr	r3, [r0, #24]
 8004d14:	b90b      	cbnz	r3, 8004d1a <_fflush_r+0x1a>
 8004d16:	f000 f887 	bl	8004e28 <__sinit>
 8004d1a:	4b14      	ldr	r3, [pc, #80]	; (8004d6c <_fflush_r+0x6c>)
 8004d1c:	429c      	cmp	r4, r3
 8004d1e:	d11b      	bne.n	8004d58 <_fflush_r+0x58>
 8004d20:	686c      	ldr	r4, [r5, #4]
 8004d22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d0ef      	beq.n	8004d0a <_fflush_r+0xa>
 8004d2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004d2c:	07d0      	lsls	r0, r2, #31
 8004d2e:	d404      	bmi.n	8004d3a <_fflush_r+0x3a>
 8004d30:	0599      	lsls	r1, r3, #22
 8004d32:	d402      	bmi.n	8004d3a <_fflush_r+0x3a>
 8004d34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d36:	f000 f91a 	bl	8004f6e <__retarget_lock_acquire_recursive>
 8004d3a:	4628      	mov	r0, r5
 8004d3c:	4621      	mov	r1, r4
 8004d3e:	f7ff ff59 	bl	8004bf4 <__sflush_r>
 8004d42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d44:	07da      	lsls	r2, r3, #31
 8004d46:	4605      	mov	r5, r0
 8004d48:	d4e0      	bmi.n	8004d0c <_fflush_r+0xc>
 8004d4a:	89a3      	ldrh	r3, [r4, #12]
 8004d4c:	059b      	lsls	r3, r3, #22
 8004d4e:	d4dd      	bmi.n	8004d0c <_fflush_r+0xc>
 8004d50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d52:	f000 f90d 	bl	8004f70 <__retarget_lock_release_recursive>
 8004d56:	e7d9      	b.n	8004d0c <_fflush_r+0xc>
 8004d58:	4b05      	ldr	r3, [pc, #20]	; (8004d70 <_fflush_r+0x70>)
 8004d5a:	429c      	cmp	r4, r3
 8004d5c:	d101      	bne.n	8004d62 <_fflush_r+0x62>
 8004d5e:	68ac      	ldr	r4, [r5, #8]
 8004d60:	e7df      	b.n	8004d22 <_fflush_r+0x22>
 8004d62:	4b04      	ldr	r3, [pc, #16]	; (8004d74 <_fflush_r+0x74>)
 8004d64:	429c      	cmp	r4, r3
 8004d66:	bf08      	it	eq
 8004d68:	68ec      	ldreq	r4, [r5, #12]
 8004d6a:	e7da      	b.n	8004d22 <_fflush_r+0x22>
 8004d6c:	08006500 	.word	0x08006500
 8004d70:	08006520 	.word	0x08006520
 8004d74:	080064e0 	.word	0x080064e0

08004d78 <std>:
 8004d78:	2300      	movs	r3, #0
 8004d7a:	b510      	push	{r4, lr}
 8004d7c:	4604      	mov	r4, r0
 8004d7e:	e9c0 3300 	strd	r3, r3, [r0]
 8004d82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d86:	6083      	str	r3, [r0, #8]
 8004d88:	8181      	strh	r1, [r0, #12]
 8004d8a:	6643      	str	r3, [r0, #100]	; 0x64
 8004d8c:	81c2      	strh	r2, [r0, #14]
 8004d8e:	6183      	str	r3, [r0, #24]
 8004d90:	4619      	mov	r1, r3
 8004d92:	2208      	movs	r2, #8
 8004d94:	305c      	adds	r0, #92	; 0x5c
 8004d96:	f7fe fa1d 	bl	80031d4 <memset>
 8004d9a:	4b05      	ldr	r3, [pc, #20]	; (8004db0 <std+0x38>)
 8004d9c:	6263      	str	r3, [r4, #36]	; 0x24
 8004d9e:	4b05      	ldr	r3, [pc, #20]	; (8004db4 <std+0x3c>)
 8004da0:	62a3      	str	r3, [r4, #40]	; 0x28
 8004da2:	4b05      	ldr	r3, [pc, #20]	; (8004db8 <std+0x40>)
 8004da4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004da6:	4b05      	ldr	r3, [pc, #20]	; (8004dbc <std+0x44>)
 8004da8:	6224      	str	r4, [r4, #32]
 8004daa:	6323      	str	r3, [r4, #48]	; 0x30
 8004dac:	bd10      	pop	{r4, pc}
 8004dae:	bf00      	nop
 8004db0:	08005c19 	.word	0x08005c19
 8004db4:	08005c3b 	.word	0x08005c3b
 8004db8:	08005c73 	.word	0x08005c73
 8004dbc:	08005c97 	.word	0x08005c97

08004dc0 <_cleanup_r>:
 8004dc0:	4901      	ldr	r1, [pc, #4]	; (8004dc8 <_cleanup_r+0x8>)
 8004dc2:	f000 b8af 	b.w	8004f24 <_fwalk_reent>
 8004dc6:	bf00      	nop
 8004dc8:	08004d01 	.word	0x08004d01

08004dcc <__sfmoreglue>:
 8004dcc:	b570      	push	{r4, r5, r6, lr}
 8004dce:	2268      	movs	r2, #104	; 0x68
 8004dd0:	1e4d      	subs	r5, r1, #1
 8004dd2:	4355      	muls	r5, r2
 8004dd4:	460e      	mov	r6, r1
 8004dd6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004dda:	f000 fd3d 	bl	8005858 <_malloc_r>
 8004dde:	4604      	mov	r4, r0
 8004de0:	b140      	cbz	r0, 8004df4 <__sfmoreglue+0x28>
 8004de2:	2100      	movs	r1, #0
 8004de4:	e9c0 1600 	strd	r1, r6, [r0]
 8004de8:	300c      	adds	r0, #12
 8004dea:	60a0      	str	r0, [r4, #8]
 8004dec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004df0:	f7fe f9f0 	bl	80031d4 <memset>
 8004df4:	4620      	mov	r0, r4
 8004df6:	bd70      	pop	{r4, r5, r6, pc}

08004df8 <__sfp_lock_acquire>:
 8004df8:	4801      	ldr	r0, [pc, #4]	; (8004e00 <__sfp_lock_acquire+0x8>)
 8004dfa:	f000 b8b8 	b.w	8004f6e <__retarget_lock_acquire_recursive>
 8004dfe:	bf00      	nop
 8004e00:	20000541 	.word	0x20000541

08004e04 <__sfp_lock_release>:
 8004e04:	4801      	ldr	r0, [pc, #4]	; (8004e0c <__sfp_lock_release+0x8>)
 8004e06:	f000 b8b3 	b.w	8004f70 <__retarget_lock_release_recursive>
 8004e0a:	bf00      	nop
 8004e0c:	20000541 	.word	0x20000541

08004e10 <__sinit_lock_acquire>:
 8004e10:	4801      	ldr	r0, [pc, #4]	; (8004e18 <__sinit_lock_acquire+0x8>)
 8004e12:	f000 b8ac 	b.w	8004f6e <__retarget_lock_acquire_recursive>
 8004e16:	bf00      	nop
 8004e18:	20000542 	.word	0x20000542

08004e1c <__sinit_lock_release>:
 8004e1c:	4801      	ldr	r0, [pc, #4]	; (8004e24 <__sinit_lock_release+0x8>)
 8004e1e:	f000 b8a7 	b.w	8004f70 <__retarget_lock_release_recursive>
 8004e22:	bf00      	nop
 8004e24:	20000542 	.word	0x20000542

08004e28 <__sinit>:
 8004e28:	b510      	push	{r4, lr}
 8004e2a:	4604      	mov	r4, r0
 8004e2c:	f7ff fff0 	bl	8004e10 <__sinit_lock_acquire>
 8004e30:	69a3      	ldr	r3, [r4, #24]
 8004e32:	b11b      	cbz	r3, 8004e3c <__sinit+0x14>
 8004e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e38:	f7ff bff0 	b.w	8004e1c <__sinit_lock_release>
 8004e3c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004e40:	6523      	str	r3, [r4, #80]	; 0x50
 8004e42:	4b13      	ldr	r3, [pc, #76]	; (8004e90 <__sinit+0x68>)
 8004e44:	4a13      	ldr	r2, [pc, #76]	; (8004e94 <__sinit+0x6c>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	62a2      	str	r2, [r4, #40]	; 0x28
 8004e4a:	42a3      	cmp	r3, r4
 8004e4c:	bf04      	itt	eq
 8004e4e:	2301      	moveq	r3, #1
 8004e50:	61a3      	streq	r3, [r4, #24]
 8004e52:	4620      	mov	r0, r4
 8004e54:	f000 f820 	bl	8004e98 <__sfp>
 8004e58:	6060      	str	r0, [r4, #4]
 8004e5a:	4620      	mov	r0, r4
 8004e5c:	f000 f81c 	bl	8004e98 <__sfp>
 8004e60:	60a0      	str	r0, [r4, #8]
 8004e62:	4620      	mov	r0, r4
 8004e64:	f000 f818 	bl	8004e98 <__sfp>
 8004e68:	2200      	movs	r2, #0
 8004e6a:	60e0      	str	r0, [r4, #12]
 8004e6c:	2104      	movs	r1, #4
 8004e6e:	6860      	ldr	r0, [r4, #4]
 8004e70:	f7ff ff82 	bl	8004d78 <std>
 8004e74:	68a0      	ldr	r0, [r4, #8]
 8004e76:	2201      	movs	r2, #1
 8004e78:	2109      	movs	r1, #9
 8004e7a:	f7ff ff7d 	bl	8004d78 <std>
 8004e7e:	68e0      	ldr	r0, [r4, #12]
 8004e80:	2202      	movs	r2, #2
 8004e82:	2112      	movs	r1, #18
 8004e84:	f7ff ff78 	bl	8004d78 <std>
 8004e88:	2301      	movs	r3, #1
 8004e8a:	61a3      	str	r3, [r4, #24]
 8004e8c:	e7d2      	b.n	8004e34 <__sinit+0xc>
 8004e8e:	bf00      	nop
 8004e90:	08006418 	.word	0x08006418
 8004e94:	08004dc1 	.word	0x08004dc1

08004e98 <__sfp>:
 8004e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e9a:	4607      	mov	r7, r0
 8004e9c:	f7ff ffac 	bl	8004df8 <__sfp_lock_acquire>
 8004ea0:	4b1e      	ldr	r3, [pc, #120]	; (8004f1c <__sfp+0x84>)
 8004ea2:	681e      	ldr	r6, [r3, #0]
 8004ea4:	69b3      	ldr	r3, [r6, #24]
 8004ea6:	b913      	cbnz	r3, 8004eae <__sfp+0x16>
 8004ea8:	4630      	mov	r0, r6
 8004eaa:	f7ff ffbd 	bl	8004e28 <__sinit>
 8004eae:	3648      	adds	r6, #72	; 0x48
 8004eb0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	d503      	bpl.n	8004ec0 <__sfp+0x28>
 8004eb8:	6833      	ldr	r3, [r6, #0]
 8004eba:	b30b      	cbz	r3, 8004f00 <__sfp+0x68>
 8004ebc:	6836      	ldr	r6, [r6, #0]
 8004ebe:	e7f7      	b.n	8004eb0 <__sfp+0x18>
 8004ec0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004ec4:	b9d5      	cbnz	r5, 8004efc <__sfp+0x64>
 8004ec6:	4b16      	ldr	r3, [pc, #88]	; (8004f20 <__sfp+0x88>)
 8004ec8:	60e3      	str	r3, [r4, #12]
 8004eca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004ece:	6665      	str	r5, [r4, #100]	; 0x64
 8004ed0:	f000 f84c 	bl	8004f6c <__retarget_lock_init_recursive>
 8004ed4:	f7ff ff96 	bl	8004e04 <__sfp_lock_release>
 8004ed8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004edc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004ee0:	6025      	str	r5, [r4, #0]
 8004ee2:	61a5      	str	r5, [r4, #24]
 8004ee4:	2208      	movs	r2, #8
 8004ee6:	4629      	mov	r1, r5
 8004ee8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004eec:	f7fe f972 	bl	80031d4 <memset>
 8004ef0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004ef4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004ef8:	4620      	mov	r0, r4
 8004efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004efc:	3468      	adds	r4, #104	; 0x68
 8004efe:	e7d9      	b.n	8004eb4 <__sfp+0x1c>
 8004f00:	2104      	movs	r1, #4
 8004f02:	4638      	mov	r0, r7
 8004f04:	f7ff ff62 	bl	8004dcc <__sfmoreglue>
 8004f08:	4604      	mov	r4, r0
 8004f0a:	6030      	str	r0, [r6, #0]
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	d1d5      	bne.n	8004ebc <__sfp+0x24>
 8004f10:	f7ff ff78 	bl	8004e04 <__sfp_lock_release>
 8004f14:	230c      	movs	r3, #12
 8004f16:	603b      	str	r3, [r7, #0]
 8004f18:	e7ee      	b.n	8004ef8 <__sfp+0x60>
 8004f1a:	bf00      	nop
 8004f1c:	08006418 	.word	0x08006418
 8004f20:	ffff0001 	.word	0xffff0001

08004f24 <_fwalk_reent>:
 8004f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f28:	4606      	mov	r6, r0
 8004f2a:	4688      	mov	r8, r1
 8004f2c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004f30:	2700      	movs	r7, #0
 8004f32:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f36:	f1b9 0901 	subs.w	r9, r9, #1
 8004f3a:	d505      	bpl.n	8004f48 <_fwalk_reent+0x24>
 8004f3c:	6824      	ldr	r4, [r4, #0]
 8004f3e:	2c00      	cmp	r4, #0
 8004f40:	d1f7      	bne.n	8004f32 <_fwalk_reent+0xe>
 8004f42:	4638      	mov	r0, r7
 8004f44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f48:	89ab      	ldrh	r3, [r5, #12]
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d907      	bls.n	8004f5e <_fwalk_reent+0x3a>
 8004f4e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f52:	3301      	adds	r3, #1
 8004f54:	d003      	beq.n	8004f5e <_fwalk_reent+0x3a>
 8004f56:	4629      	mov	r1, r5
 8004f58:	4630      	mov	r0, r6
 8004f5a:	47c0      	blx	r8
 8004f5c:	4307      	orrs	r7, r0
 8004f5e:	3568      	adds	r5, #104	; 0x68
 8004f60:	e7e9      	b.n	8004f36 <_fwalk_reent+0x12>
	...

08004f64 <_localeconv_r>:
 8004f64:	4800      	ldr	r0, [pc, #0]	; (8004f68 <_localeconv_r+0x4>)
 8004f66:	4770      	bx	lr
 8004f68:	20000180 	.word	0x20000180

08004f6c <__retarget_lock_init_recursive>:
 8004f6c:	4770      	bx	lr

08004f6e <__retarget_lock_acquire_recursive>:
 8004f6e:	4770      	bx	lr

08004f70 <__retarget_lock_release_recursive>:
 8004f70:	4770      	bx	lr

08004f72 <__swhatbuf_r>:
 8004f72:	b570      	push	{r4, r5, r6, lr}
 8004f74:	460e      	mov	r6, r1
 8004f76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f7a:	2900      	cmp	r1, #0
 8004f7c:	b096      	sub	sp, #88	; 0x58
 8004f7e:	4614      	mov	r4, r2
 8004f80:	461d      	mov	r5, r3
 8004f82:	da08      	bge.n	8004f96 <__swhatbuf_r+0x24>
 8004f84:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	602a      	str	r2, [r5, #0]
 8004f8c:	061a      	lsls	r2, r3, #24
 8004f8e:	d410      	bmi.n	8004fb2 <__swhatbuf_r+0x40>
 8004f90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f94:	e00e      	b.n	8004fb4 <__swhatbuf_r+0x42>
 8004f96:	466a      	mov	r2, sp
 8004f98:	f000 fec2 	bl	8005d20 <_fstat_r>
 8004f9c:	2800      	cmp	r0, #0
 8004f9e:	dbf1      	blt.n	8004f84 <__swhatbuf_r+0x12>
 8004fa0:	9a01      	ldr	r2, [sp, #4]
 8004fa2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004fa6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004faa:	425a      	negs	r2, r3
 8004fac:	415a      	adcs	r2, r3
 8004fae:	602a      	str	r2, [r5, #0]
 8004fb0:	e7ee      	b.n	8004f90 <__swhatbuf_r+0x1e>
 8004fb2:	2340      	movs	r3, #64	; 0x40
 8004fb4:	2000      	movs	r0, #0
 8004fb6:	6023      	str	r3, [r4, #0]
 8004fb8:	b016      	add	sp, #88	; 0x58
 8004fba:	bd70      	pop	{r4, r5, r6, pc}

08004fbc <__smakebuf_r>:
 8004fbc:	898b      	ldrh	r3, [r1, #12]
 8004fbe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004fc0:	079d      	lsls	r5, r3, #30
 8004fc2:	4606      	mov	r6, r0
 8004fc4:	460c      	mov	r4, r1
 8004fc6:	d507      	bpl.n	8004fd8 <__smakebuf_r+0x1c>
 8004fc8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004fcc:	6023      	str	r3, [r4, #0]
 8004fce:	6123      	str	r3, [r4, #16]
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	6163      	str	r3, [r4, #20]
 8004fd4:	b002      	add	sp, #8
 8004fd6:	bd70      	pop	{r4, r5, r6, pc}
 8004fd8:	ab01      	add	r3, sp, #4
 8004fda:	466a      	mov	r2, sp
 8004fdc:	f7ff ffc9 	bl	8004f72 <__swhatbuf_r>
 8004fe0:	9900      	ldr	r1, [sp, #0]
 8004fe2:	4605      	mov	r5, r0
 8004fe4:	4630      	mov	r0, r6
 8004fe6:	f000 fc37 	bl	8005858 <_malloc_r>
 8004fea:	b948      	cbnz	r0, 8005000 <__smakebuf_r+0x44>
 8004fec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ff0:	059a      	lsls	r2, r3, #22
 8004ff2:	d4ef      	bmi.n	8004fd4 <__smakebuf_r+0x18>
 8004ff4:	f023 0303 	bic.w	r3, r3, #3
 8004ff8:	f043 0302 	orr.w	r3, r3, #2
 8004ffc:	81a3      	strh	r3, [r4, #12]
 8004ffe:	e7e3      	b.n	8004fc8 <__smakebuf_r+0xc>
 8005000:	4b0d      	ldr	r3, [pc, #52]	; (8005038 <__smakebuf_r+0x7c>)
 8005002:	62b3      	str	r3, [r6, #40]	; 0x28
 8005004:	89a3      	ldrh	r3, [r4, #12]
 8005006:	6020      	str	r0, [r4, #0]
 8005008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800500c:	81a3      	strh	r3, [r4, #12]
 800500e:	9b00      	ldr	r3, [sp, #0]
 8005010:	6163      	str	r3, [r4, #20]
 8005012:	9b01      	ldr	r3, [sp, #4]
 8005014:	6120      	str	r0, [r4, #16]
 8005016:	b15b      	cbz	r3, 8005030 <__smakebuf_r+0x74>
 8005018:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800501c:	4630      	mov	r0, r6
 800501e:	f000 fe91 	bl	8005d44 <_isatty_r>
 8005022:	b128      	cbz	r0, 8005030 <__smakebuf_r+0x74>
 8005024:	89a3      	ldrh	r3, [r4, #12]
 8005026:	f023 0303 	bic.w	r3, r3, #3
 800502a:	f043 0301 	orr.w	r3, r3, #1
 800502e:	81a3      	strh	r3, [r4, #12]
 8005030:	89a0      	ldrh	r0, [r4, #12]
 8005032:	4305      	orrs	r5, r0
 8005034:	81a5      	strh	r5, [r4, #12]
 8005036:	e7cd      	b.n	8004fd4 <__smakebuf_r+0x18>
 8005038:	08004dc1 	.word	0x08004dc1

0800503c <malloc>:
 800503c:	4b02      	ldr	r3, [pc, #8]	; (8005048 <malloc+0xc>)
 800503e:	4601      	mov	r1, r0
 8005040:	6818      	ldr	r0, [r3, #0]
 8005042:	f000 bc09 	b.w	8005858 <_malloc_r>
 8005046:	bf00      	nop
 8005048:	2000002c 	.word	0x2000002c

0800504c <_Balloc>:
 800504c:	b570      	push	{r4, r5, r6, lr}
 800504e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005050:	4604      	mov	r4, r0
 8005052:	460d      	mov	r5, r1
 8005054:	b976      	cbnz	r6, 8005074 <_Balloc+0x28>
 8005056:	2010      	movs	r0, #16
 8005058:	f7ff fff0 	bl	800503c <malloc>
 800505c:	4602      	mov	r2, r0
 800505e:	6260      	str	r0, [r4, #36]	; 0x24
 8005060:	b920      	cbnz	r0, 800506c <_Balloc+0x20>
 8005062:	4b18      	ldr	r3, [pc, #96]	; (80050c4 <_Balloc+0x78>)
 8005064:	4818      	ldr	r0, [pc, #96]	; (80050c8 <_Balloc+0x7c>)
 8005066:	2166      	movs	r1, #102	; 0x66
 8005068:	f000 fe1a 	bl	8005ca0 <__assert_func>
 800506c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005070:	6006      	str	r6, [r0, #0]
 8005072:	60c6      	str	r6, [r0, #12]
 8005074:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005076:	68f3      	ldr	r3, [r6, #12]
 8005078:	b183      	cbz	r3, 800509c <_Balloc+0x50>
 800507a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005082:	b9b8      	cbnz	r0, 80050b4 <_Balloc+0x68>
 8005084:	2101      	movs	r1, #1
 8005086:	fa01 f605 	lsl.w	r6, r1, r5
 800508a:	1d72      	adds	r2, r6, #5
 800508c:	0092      	lsls	r2, r2, #2
 800508e:	4620      	mov	r0, r4
 8005090:	f000 fb60 	bl	8005754 <_calloc_r>
 8005094:	b160      	cbz	r0, 80050b0 <_Balloc+0x64>
 8005096:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800509a:	e00e      	b.n	80050ba <_Balloc+0x6e>
 800509c:	2221      	movs	r2, #33	; 0x21
 800509e:	2104      	movs	r1, #4
 80050a0:	4620      	mov	r0, r4
 80050a2:	f000 fb57 	bl	8005754 <_calloc_r>
 80050a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050a8:	60f0      	str	r0, [r6, #12]
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d1e4      	bne.n	800507a <_Balloc+0x2e>
 80050b0:	2000      	movs	r0, #0
 80050b2:	bd70      	pop	{r4, r5, r6, pc}
 80050b4:	6802      	ldr	r2, [r0, #0]
 80050b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80050ba:	2300      	movs	r3, #0
 80050bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80050c0:	e7f7      	b.n	80050b2 <_Balloc+0x66>
 80050c2:	bf00      	nop
 80050c4:	0800645d 	.word	0x0800645d
 80050c8:	08006540 	.word	0x08006540

080050cc <_Bfree>:
 80050cc:	b570      	push	{r4, r5, r6, lr}
 80050ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80050d0:	4605      	mov	r5, r0
 80050d2:	460c      	mov	r4, r1
 80050d4:	b976      	cbnz	r6, 80050f4 <_Bfree+0x28>
 80050d6:	2010      	movs	r0, #16
 80050d8:	f7ff ffb0 	bl	800503c <malloc>
 80050dc:	4602      	mov	r2, r0
 80050de:	6268      	str	r0, [r5, #36]	; 0x24
 80050e0:	b920      	cbnz	r0, 80050ec <_Bfree+0x20>
 80050e2:	4b09      	ldr	r3, [pc, #36]	; (8005108 <_Bfree+0x3c>)
 80050e4:	4809      	ldr	r0, [pc, #36]	; (800510c <_Bfree+0x40>)
 80050e6:	218a      	movs	r1, #138	; 0x8a
 80050e8:	f000 fdda 	bl	8005ca0 <__assert_func>
 80050ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80050f0:	6006      	str	r6, [r0, #0]
 80050f2:	60c6      	str	r6, [r0, #12]
 80050f4:	b13c      	cbz	r4, 8005106 <_Bfree+0x3a>
 80050f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80050f8:	6862      	ldr	r2, [r4, #4]
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005100:	6021      	str	r1, [r4, #0]
 8005102:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005106:	bd70      	pop	{r4, r5, r6, pc}
 8005108:	0800645d 	.word	0x0800645d
 800510c:	08006540 	.word	0x08006540

08005110 <__multadd>:
 8005110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005114:	690d      	ldr	r5, [r1, #16]
 8005116:	4607      	mov	r7, r0
 8005118:	460c      	mov	r4, r1
 800511a:	461e      	mov	r6, r3
 800511c:	f101 0c14 	add.w	ip, r1, #20
 8005120:	2000      	movs	r0, #0
 8005122:	f8dc 3000 	ldr.w	r3, [ip]
 8005126:	b299      	uxth	r1, r3
 8005128:	fb02 6101 	mla	r1, r2, r1, r6
 800512c:	0c1e      	lsrs	r6, r3, #16
 800512e:	0c0b      	lsrs	r3, r1, #16
 8005130:	fb02 3306 	mla	r3, r2, r6, r3
 8005134:	b289      	uxth	r1, r1
 8005136:	3001      	adds	r0, #1
 8005138:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800513c:	4285      	cmp	r5, r0
 800513e:	f84c 1b04 	str.w	r1, [ip], #4
 8005142:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005146:	dcec      	bgt.n	8005122 <__multadd+0x12>
 8005148:	b30e      	cbz	r6, 800518e <__multadd+0x7e>
 800514a:	68a3      	ldr	r3, [r4, #8]
 800514c:	42ab      	cmp	r3, r5
 800514e:	dc19      	bgt.n	8005184 <__multadd+0x74>
 8005150:	6861      	ldr	r1, [r4, #4]
 8005152:	4638      	mov	r0, r7
 8005154:	3101      	adds	r1, #1
 8005156:	f7ff ff79 	bl	800504c <_Balloc>
 800515a:	4680      	mov	r8, r0
 800515c:	b928      	cbnz	r0, 800516a <__multadd+0x5a>
 800515e:	4602      	mov	r2, r0
 8005160:	4b0c      	ldr	r3, [pc, #48]	; (8005194 <__multadd+0x84>)
 8005162:	480d      	ldr	r0, [pc, #52]	; (8005198 <__multadd+0x88>)
 8005164:	21b5      	movs	r1, #181	; 0xb5
 8005166:	f000 fd9b 	bl	8005ca0 <__assert_func>
 800516a:	6922      	ldr	r2, [r4, #16]
 800516c:	3202      	adds	r2, #2
 800516e:	f104 010c 	add.w	r1, r4, #12
 8005172:	0092      	lsls	r2, r2, #2
 8005174:	300c      	adds	r0, #12
 8005176:	f7fe f81f 	bl	80031b8 <memcpy>
 800517a:	4621      	mov	r1, r4
 800517c:	4638      	mov	r0, r7
 800517e:	f7ff ffa5 	bl	80050cc <_Bfree>
 8005182:	4644      	mov	r4, r8
 8005184:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005188:	3501      	adds	r5, #1
 800518a:	615e      	str	r6, [r3, #20]
 800518c:	6125      	str	r5, [r4, #16]
 800518e:	4620      	mov	r0, r4
 8005190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005194:	080064cf 	.word	0x080064cf
 8005198:	08006540 	.word	0x08006540

0800519c <__hi0bits>:
 800519c:	0c03      	lsrs	r3, r0, #16
 800519e:	041b      	lsls	r3, r3, #16
 80051a0:	b9d3      	cbnz	r3, 80051d8 <__hi0bits+0x3c>
 80051a2:	0400      	lsls	r0, r0, #16
 80051a4:	2310      	movs	r3, #16
 80051a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80051aa:	bf04      	itt	eq
 80051ac:	0200      	lsleq	r0, r0, #8
 80051ae:	3308      	addeq	r3, #8
 80051b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80051b4:	bf04      	itt	eq
 80051b6:	0100      	lsleq	r0, r0, #4
 80051b8:	3304      	addeq	r3, #4
 80051ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80051be:	bf04      	itt	eq
 80051c0:	0080      	lsleq	r0, r0, #2
 80051c2:	3302      	addeq	r3, #2
 80051c4:	2800      	cmp	r0, #0
 80051c6:	db05      	blt.n	80051d4 <__hi0bits+0x38>
 80051c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80051cc:	f103 0301 	add.w	r3, r3, #1
 80051d0:	bf08      	it	eq
 80051d2:	2320      	moveq	r3, #32
 80051d4:	4618      	mov	r0, r3
 80051d6:	4770      	bx	lr
 80051d8:	2300      	movs	r3, #0
 80051da:	e7e4      	b.n	80051a6 <__hi0bits+0xa>

080051dc <__lo0bits>:
 80051dc:	6803      	ldr	r3, [r0, #0]
 80051de:	f013 0207 	ands.w	r2, r3, #7
 80051e2:	4601      	mov	r1, r0
 80051e4:	d00b      	beq.n	80051fe <__lo0bits+0x22>
 80051e6:	07da      	lsls	r2, r3, #31
 80051e8:	d423      	bmi.n	8005232 <__lo0bits+0x56>
 80051ea:	0798      	lsls	r0, r3, #30
 80051ec:	bf49      	itett	mi
 80051ee:	085b      	lsrmi	r3, r3, #1
 80051f0:	089b      	lsrpl	r3, r3, #2
 80051f2:	2001      	movmi	r0, #1
 80051f4:	600b      	strmi	r3, [r1, #0]
 80051f6:	bf5c      	itt	pl
 80051f8:	600b      	strpl	r3, [r1, #0]
 80051fa:	2002      	movpl	r0, #2
 80051fc:	4770      	bx	lr
 80051fe:	b298      	uxth	r0, r3
 8005200:	b9a8      	cbnz	r0, 800522e <__lo0bits+0x52>
 8005202:	0c1b      	lsrs	r3, r3, #16
 8005204:	2010      	movs	r0, #16
 8005206:	b2da      	uxtb	r2, r3
 8005208:	b90a      	cbnz	r2, 800520e <__lo0bits+0x32>
 800520a:	3008      	adds	r0, #8
 800520c:	0a1b      	lsrs	r3, r3, #8
 800520e:	071a      	lsls	r2, r3, #28
 8005210:	bf04      	itt	eq
 8005212:	091b      	lsreq	r3, r3, #4
 8005214:	3004      	addeq	r0, #4
 8005216:	079a      	lsls	r2, r3, #30
 8005218:	bf04      	itt	eq
 800521a:	089b      	lsreq	r3, r3, #2
 800521c:	3002      	addeq	r0, #2
 800521e:	07da      	lsls	r2, r3, #31
 8005220:	d403      	bmi.n	800522a <__lo0bits+0x4e>
 8005222:	085b      	lsrs	r3, r3, #1
 8005224:	f100 0001 	add.w	r0, r0, #1
 8005228:	d005      	beq.n	8005236 <__lo0bits+0x5a>
 800522a:	600b      	str	r3, [r1, #0]
 800522c:	4770      	bx	lr
 800522e:	4610      	mov	r0, r2
 8005230:	e7e9      	b.n	8005206 <__lo0bits+0x2a>
 8005232:	2000      	movs	r0, #0
 8005234:	4770      	bx	lr
 8005236:	2020      	movs	r0, #32
 8005238:	4770      	bx	lr
	...

0800523c <__i2b>:
 800523c:	b510      	push	{r4, lr}
 800523e:	460c      	mov	r4, r1
 8005240:	2101      	movs	r1, #1
 8005242:	f7ff ff03 	bl	800504c <_Balloc>
 8005246:	4602      	mov	r2, r0
 8005248:	b928      	cbnz	r0, 8005256 <__i2b+0x1a>
 800524a:	4b05      	ldr	r3, [pc, #20]	; (8005260 <__i2b+0x24>)
 800524c:	4805      	ldr	r0, [pc, #20]	; (8005264 <__i2b+0x28>)
 800524e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005252:	f000 fd25 	bl	8005ca0 <__assert_func>
 8005256:	2301      	movs	r3, #1
 8005258:	6144      	str	r4, [r0, #20]
 800525a:	6103      	str	r3, [r0, #16]
 800525c:	bd10      	pop	{r4, pc}
 800525e:	bf00      	nop
 8005260:	080064cf 	.word	0x080064cf
 8005264:	08006540 	.word	0x08006540

08005268 <__multiply>:
 8005268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800526c:	4691      	mov	r9, r2
 800526e:	690a      	ldr	r2, [r1, #16]
 8005270:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005274:	429a      	cmp	r2, r3
 8005276:	bfb8      	it	lt
 8005278:	460b      	movlt	r3, r1
 800527a:	460c      	mov	r4, r1
 800527c:	bfbc      	itt	lt
 800527e:	464c      	movlt	r4, r9
 8005280:	4699      	movlt	r9, r3
 8005282:	6927      	ldr	r7, [r4, #16]
 8005284:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005288:	68a3      	ldr	r3, [r4, #8]
 800528a:	6861      	ldr	r1, [r4, #4]
 800528c:	eb07 060a 	add.w	r6, r7, sl
 8005290:	42b3      	cmp	r3, r6
 8005292:	b085      	sub	sp, #20
 8005294:	bfb8      	it	lt
 8005296:	3101      	addlt	r1, #1
 8005298:	f7ff fed8 	bl	800504c <_Balloc>
 800529c:	b930      	cbnz	r0, 80052ac <__multiply+0x44>
 800529e:	4602      	mov	r2, r0
 80052a0:	4b44      	ldr	r3, [pc, #272]	; (80053b4 <__multiply+0x14c>)
 80052a2:	4845      	ldr	r0, [pc, #276]	; (80053b8 <__multiply+0x150>)
 80052a4:	f240 115d 	movw	r1, #349	; 0x15d
 80052a8:	f000 fcfa 	bl	8005ca0 <__assert_func>
 80052ac:	f100 0514 	add.w	r5, r0, #20
 80052b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80052b4:	462b      	mov	r3, r5
 80052b6:	2200      	movs	r2, #0
 80052b8:	4543      	cmp	r3, r8
 80052ba:	d321      	bcc.n	8005300 <__multiply+0x98>
 80052bc:	f104 0314 	add.w	r3, r4, #20
 80052c0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80052c4:	f109 0314 	add.w	r3, r9, #20
 80052c8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80052cc:	9202      	str	r2, [sp, #8]
 80052ce:	1b3a      	subs	r2, r7, r4
 80052d0:	3a15      	subs	r2, #21
 80052d2:	f022 0203 	bic.w	r2, r2, #3
 80052d6:	3204      	adds	r2, #4
 80052d8:	f104 0115 	add.w	r1, r4, #21
 80052dc:	428f      	cmp	r7, r1
 80052de:	bf38      	it	cc
 80052e0:	2204      	movcc	r2, #4
 80052e2:	9201      	str	r2, [sp, #4]
 80052e4:	9a02      	ldr	r2, [sp, #8]
 80052e6:	9303      	str	r3, [sp, #12]
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d80c      	bhi.n	8005306 <__multiply+0x9e>
 80052ec:	2e00      	cmp	r6, #0
 80052ee:	dd03      	ble.n	80052f8 <__multiply+0x90>
 80052f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d05a      	beq.n	80053ae <__multiply+0x146>
 80052f8:	6106      	str	r6, [r0, #16]
 80052fa:	b005      	add	sp, #20
 80052fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005300:	f843 2b04 	str.w	r2, [r3], #4
 8005304:	e7d8      	b.n	80052b8 <__multiply+0x50>
 8005306:	f8b3 a000 	ldrh.w	sl, [r3]
 800530a:	f1ba 0f00 	cmp.w	sl, #0
 800530e:	d024      	beq.n	800535a <__multiply+0xf2>
 8005310:	f104 0e14 	add.w	lr, r4, #20
 8005314:	46a9      	mov	r9, r5
 8005316:	f04f 0c00 	mov.w	ip, #0
 800531a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800531e:	f8d9 1000 	ldr.w	r1, [r9]
 8005322:	fa1f fb82 	uxth.w	fp, r2
 8005326:	b289      	uxth	r1, r1
 8005328:	fb0a 110b 	mla	r1, sl, fp, r1
 800532c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005330:	f8d9 2000 	ldr.w	r2, [r9]
 8005334:	4461      	add	r1, ip
 8005336:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800533a:	fb0a c20b 	mla	r2, sl, fp, ip
 800533e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005342:	b289      	uxth	r1, r1
 8005344:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005348:	4577      	cmp	r7, lr
 800534a:	f849 1b04 	str.w	r1, [r9], #4
 800534e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005352:	d8e2      	bhi.n	800531a <__multiply+0xb2>
 8005354:	9a01      	ldr	r2, [sp, #4]
 8005356:	f845 c002 	str.w	ip, [r5, r2]
 800535a:	9a03      	ldr	r2, [sp, #12]
 800535c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005360:	3304      	adds	r3, #4
 8005362:	f1b9 0f00 	cmp.w	r9, #0
 8005366:	d020      	beq.n	80053aa <__multiply+0x142>
 8005368:	6829      	ldr	r1, [r5, #0]
 800536a:	f104 0c14 	add.w	ip, r4, #20
 800536e:	46ae      	mov	lr, r5
 8005370:	f04f 0a00 	mov.w	sl, #0
 8005374:	f8bc b000 	ldrh.w	fp, [ip]
 8005378:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800537c:	fb09 220b 	mla	r2, r9, fp, r2
 8005380:	4492      	add	sl, r2
 8005382:	b289      	uxth	r1, r1
 8005384:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005388:	f84e 1b04 	str.w	r1, [lr], #4
 800538c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005390:	f8be 1000 	ldrh.w	r1, [lr]
 8005394:	0c12      	lsrs	r2, r2, #16
 8005396:	fb09 1102 	mla	r1, r9, r2, r1
 800539a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800539e:	4567      	cmp	r7, ip
 80053a0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80053a4:	d8e6      	bhi.n	8005374 <__multiply+0x10c>
 80053a6:	9a01      	ldr	r2, [sp, #4]
 80053a8:	50a9      	str	r1, [r5, r2]
 80053aa:	3504      	adds	r5, #4
 80053ac:	e79a      	b.n	80052e4 <__multiply+0x7c>
 80053ae:	3e01      	subs	r6, #1
 80053b0:	e79c      	b.n	80052ec <__multiply+0x84>
 80053b2:	bf00      	nop
 80053b4:	080064cf 	.word	0x080064cf
 80053b8:	08006540 	.word	0x08006540

080053bc <__pow5mult>:
 80053bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053c0:	4615      	mov	r5, r2
 80053c2:	f012 0203 	ands.w	r2, r2, #3
 80053c6:	4606      	mov	r6, r0
 80053c8:	460f      	mov	r7, r1
 80053ca:	d007      	beq.n	80053dc <__pow5mult+0x20>
 80053cc:	4c25      	ldr	r4, [pc, #148]	; (8005464 <__pow5mult+0xa8>)
 80053ce:	3a01      	subs	r2, #1
 80053d0:	2300      	movs	r3, #0
 80053d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80053d6:	f7ff fe9b 	bl	8005110 <__multadd>
 80053da:	4607      	mov	r7, r0
 80053dc:	10ad      	asrs	r5, r5, #2
 80053de:	d03d      	beq.n	800545c <__pow5mult+0xa0>
 80053e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80053e2:	b97c      	cbnz	r4, 8005404 <__pow5mult+0x48>
 80053e4:	2010      	movs	r0, #16
 80053e6:	f7ff fe29 	bl	800503c <malloc>
 80053ea:	4602      	mov	r2, r0
 80053ec:	6270      	str	r0, [r6, #36]	; 0x24
 80053ee:	b928      	cbnz	r0, 80053fc <__pow5mult+0x40>
 80053f0:	4b1d      	ldr	r3, [pc, #116]	; (8005468 <__pow5mult+0xac>)
 80053f2:	481e      	ldr	r0, [pc, #120]	; (800546c <__pow5mult+0xb0>)
 80053f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80053f8:	f000 fc52 	bl	8005ca0 <__assert_func>
 80053fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005400:	6004      	str	r4, [r0, #0]
 8005402:	60c4      	str	r4, [r0, #12]
 8005404:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005408:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800540c:	b94c      	cbnz	r4, 8005422 <__pow5mult+0x66>
 800540e:	f240 2171 	movw	r1, #625	; 0x271
 8005412:	4630      	mov	r0, r6
 8005414:	f7ff ff12 	bl	800523c <__i2b>
 8005418:	2300      	movs	r3, #0
 800541a:	f8c8 0008 	str.w	r0, [r8, #8]
 800541e:	4604      	mov	r4, r0
 8005420:	6003      	str	r3, [r0, #0]
 8005422:	f04f 0900 	mov.w	r9, #0
 8005426:	07eb      	lsls	r3, r5, #31
 8005428:	d50a      	bpl.n	8005440 <__pow5mult+0x84>
 800542a:	4639      	mov	r1, r7
 800542c:	4622      	mov	r2, r4
 800542e:	4630      	mov	r0, r6
 8005430:	f7ff ff1a 	bl	8005268 <__multiply>
 8005434:	4639      	mov	r1, r7
 8005436:	4680      	mov	r8, r0
 8005438:	4630      	mov	r0, r6
 800543a:	f7ff fe47 	bl	80050cc <_Bfree>
 800543e:	4647      	mov	r7, r8
 8005440:	106d      	asrs	r5, r5, #1
 8005442:	d00b      	beq.n	800545c <__pow5mult+0xa0>
 8005444:	6820      	ldr	r0, [r4, #0]
 8005446:	b938      	cbnz	r0, 8005458 <__pow5mult+0x9c>
 8005448:	4622      	mov	r2, r4
 800544a:	4621      	mov	r1, r4
 800544c:	4630      	mov	r0, r6
 800544e:	f7ff ff0b 	bl	8005268 <__multiply>
 8005452:	6020      	str	r0, [r4, #0]
 8005454:	f8c0 9000 	str.w	r9, [r0]
 8005458:	4604      	mov	r4, r0
 800545a:	e7e4      	b.n	8005426 <__pow5mult+0x6a>
 800545c:	4638      	mov	r0, r7
 800545e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005462:	bf00      	nop
 8005464:	08006690 	.word	0x08006690
 8005468:	0800645d 	.word	0x0800645d
 800546c:	08006540 	.word	0x08006540

08005470 <__lshift>:
 8005470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005474:	460c      	mov	r4, r1
 8005476:	6849      	ldr	r1, [r1, #4]
 8005478:	6923      	ldr	r3, [r4, #16]
 800547a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800547e:	68a3      	ldr	r3, [r4, #8]
 8005480:	4607      	mov	r7, r0
 8005482:	4691      	mov	r9, r2
 8005484:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005488:	f108 0601 	add.w	r6, r8, #1
 800548c:	42b3      	cmp	r3, r6
 800548e:	db0b      	blt.n	80054a8 <__lshift+0x38>
 8005490:	4638      	mov	r0, r7
 8005492:	f7ff fddb 	bl	800504c <_Balloc>
 8005496:	4605      	mov	r5, r0
 8005498:	b948      	cbnz	r0, 80054ae <__lshift+0x3e>
 800549a:	4602      	mov	r2, r0
 800549c:	4b2a      	ldr	r3, [pc, #168]	; (8005548 <__lshift+0xd8>)
 800549e:	482b      	ldr	r0, [pc, #172]	; (800554c <__lshift+0xdc>)
 80054a0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80054a4:	f000 fbfc 	bl	8005ca0 <__assert_func>
 80054a8:	3101      	adds	r1, #1
 80054aa:	005b      	lsls	r3, r3, #1
 80054ac:	e7ee      	b.n	800548c <__lshift+0x1c>
 80054ae:	2300      	movs	r3, #0
 80054b0:	f100 0114 	add.w	r1, r0, #20
 80054b4:	f100 0210 	add.w	r2, r0, #16
 80054b8:	4618      	mov	r0, r3
 80054ba:	4553      	cmp	r3, sl
 80054bc:	db37      	blt.n	800552e <__lshift+0xbe>
 80054be:	6920      	ldr	r0, [r4, #16]
 80054c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80054c4:	f104 0314 	add.w	r3, r4, #20
 80054c8:	f019 091f 	ands.w	r9, r9, #31
 80054cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80054d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80054d4:	d02f      	beq.n	8005536 <__lshift+0xc6>
 80054d6:	f1c9 0e20 	rsb	lr, r9, #32
 80054da:	468a      	mov	sl, r1
 80054dc:	f04f 0c00 	mov.w	ip, #0
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	fa02 f209 	lsl.w	r2, r2, r9
 80054e6:	ea42 020c 	orr.w	r2, r2, ip
 80054ea:	f84a 2b04 	str.w	r2, [sl], #4
 80054ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80054f2:	4298      	cmp	r0, r3
 80054f4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80054f8:	d8f2      	bhi.n	80054e0 <__lshift+0x70>
 80054fa:	1b03      	subs	r3, r0, r4
 80054fc:	3b15      	subs	r3, #21
 80054fe:	f023 0303 	bic.w	r3, r3, #3
 8005502:	3304      	adds	r3, #4
 8005504:	f104 0215 	add.w	r2, r4, #21
 8005508:	4290      	cmp	r0, r2
 800550a:	bf38      	it	cc
 800550c:	2304      	movcc	r3, #4
 800550e:	f841 c003 	str.w	ip, [r1, r3]
 8005512:	f1bc 0f00 	cmp.w	ip, #0
 8005516:	d001      	beq.n	800551c <__lshift+0xac>
 8005518:	f108 0602 	add.w	r6, r8, #2
 800551c:	3e01      	subs	r6, #1
 800551e:	4638      	mov	r0, r7
 8005520:	612e      	str	r6, [r5, #16]
 8005522:	4621      	mov	r1, r4
 8005524:	f7ff fdd2 	bl	80050cc <_Bfree>
 8005528:	4628      	mov	r0, r5
 800552a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800552e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005532:	3301      	adds	r3, #1
 8005534:	e7c1      	b.n	80054ba <__lshift+0x4a>
 8005536:	3904      	subs	r1, #4
 8005538:	f853 2b04 	ldr.w	r2, [r3], #4
 800553c:	f841 2f04 	str.w	r2, [r1, #4]!
 8005540:	4298      	cmp	r0, r3
 8005542:	d8f9      	bhi.n	8005538 <__lshift+0xc8>
 8005544:	e7ea      	b.n	800551c <__lshift+0xac>
 8005546:	bf00      	nop
 8005548:	080064cf 	.word	0x080064cf
 800554c:	08006540 	.word	0x08006540

08005550 <__mcmp>:
 8005550:	b530      	push	{r4, r5, lr}
 8005552:	6902      	ldr	r2, [r0, #16]
 8005554:	690c      	ldr	r4, [r1, #16]
 8005556:	1b12      	subs	r2, r2, r4
 8005558:	d10e      	bne.n	8005578 <__mcmp+0x28>
 800555a:	f100 0314 	add.w	r3, r0, #20
 800555e:	3114      	adds	r1, #20
 8005560:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005564:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005568:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800556c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005570:	42a5      	cmp	r5, r4
 8005572:	d003      	beq.n	800557c <__mcmp+0x2c>
 8005574:	d305      	bcc.n	8005582 <__mcmp+0x32>
 8005576:	2201      	movs	r2, #1
 8005578:	4610      	mov	r0, r2
 800557a:	bd30      	pop	{r4, r5, pc}
 800557c:	4283      	cmp	r3, r0
 800557e:	d3f3      	bcc.n	8005568 <__mcmp+0x18>
 8005580:	e7fa      	b.n	8005578 <__mcmp+0x28>
 8005582:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005586:	e7f7      	b.n	8005578 <__mcmp+0x28>

08005588 <__mdiff>:
 8005588:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800558c:	460c      	mov	r4, r1
 800558e:	4606      	mov	r6, r0
 8005590:	4611      	mov	r1, r2
 8005592:	4620      	mov	r0, r4
 8005594:	4690      	mov	r8, r2
 8005596:	f7ff ffdb 	bl	8005550 <__mcmp>
 800559a:	1e05      	subs	r5, r0, #0
 800559c:	d110      	bne.n	80055c0 <__mdiff+0x38>
 800559e:	4629      	mov	r1, r5
 80055a0:	4630      	mov	r0, r6
 80055a2:	f7ff fd53 	bl	800504c <_Balloc>
 80055a6:	b930      	cbnz	r0, 80055b6 <__mdiff+0x2e>
 80055a8:	4b3a      	ldr	r3, [pc, #232]	; (8005694 <__mdiff+0x10c>)
 80055aa:	4602      	mov	r2, r0
 80055ac:	f240 2132 	movw	r1, #562	; 0x232
 80055b0:	4839      	ldr	r0, [pc, #228]	; (8005698 <__mdiff+0x110>)
 80055b2:	f000 fb75 	bl	8005ca0 <__assert_func>
 80055b6:	2301      	movs	r3, #1
 80055b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80055bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055c0:	bfa4      	itt	ge
 80055c2:	4643      	movge	r3, r8
 80055c4:	46a0      	movge	r8, r4
 80055c6:	4630      	mov	r0, r6
 80055c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80055cc:	bfa6      	itte	ge
 80055ce:	461c      	movge	r4, r3
 80055d0:	2500      	movge	r5, #0
 80055d2:	2501      	movlt	r5, #1
 80055d4:	f7ff fd3a 	bl	800504c <_Balloc>
 80055d8:	b920      	cbnz	r0, 80055e4 <__mdiff+0x5c>
 80055da:	4b2e      	ldr	r3, [pc, #184]	; (8005694 <__mdiff+0x10c>)
 80055dc:	4602      	mov	r2, r0
 80055de:	f44f 7110 	mov.w	r1, #576	; 0x240
 80055e2:	e7e5      	b.n	80055b0 <__mdiff+0x28>
 80055e4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80055e8:	6926      	ldr	r6, [r4, #16]
 80055ea:	60c5      	str	r5, [r0, #12]
 80055ec:	f104 0914 	add.w	r9, r4, #20
 80055f0:	f108 0514 	add.w	r5, r8, #20
 80055f4:	f100 0e14 	add.w	lr, r0, #20
 80055f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80055fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005600:	f108 0210 	add.w	r2, r8, #16
 8005604:	46f2      	mov	sl, lr
 8005606:	2100      	movs	r1, #0
 8005608:	f859 3b04 	ldr.w	r3, [r9], #4
 800560c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005610:	fa1f f883 	uxth.w	r8, r3
 8005614:	fa11 f18b 	uxtah	r1, r1, fp
 8005618:	0c1b      	lsrs	r3, r3, #16
 800561a:	eba1 0808 	sub.w	r8, r1, r8
 800561e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005622:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005626:	fa1f f888 	uxth.w	r8, r8
 800562a:	1419      	asrs	r1, r3, #16
 800562c:	454e      	cmp	r6, r9
 800562e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005632:	f84a 3b04 	str.w	r3, [sl], #4
 8005636:	d8e7      	bhi.n	8005608 <__mdiff+0x80>
 8005638:	1b33      	subs	r3, r6, r4
 800563a:	3b15      	subs	r3, #21
 800563c:	f023 0303 	bic.w	r3, r3, #3
 8005640:	3304      	adds	r3, #4
 8005642:	3415      	adds	r4, #21
 8005644:	42a6      	cmp	r6, r4
 8005646:	bf38      	it	cc
 8005648:	2304      	movcc	r3, #4
 800564a:	441d      	add	r5, r3
 800564c:	4473      	add	r3, lr
 800564e:	469e      	mov	lr, r3
 8005650:	462e      	mov	r6, r5
 8005652:	4566      	cmp	r6, ip
 8005654:	d30e      	bcc.n	8005674 <__mdiff+0xec>
 8005656:	f10c 0203 	add.w	r2, ip, #3
 800565a:	1b52      	subs	r2, r2, r5
 800565c:	f022 0203 	bic.w	r2, r2, #3
 8005660:	3d03      	subs	r5, #3
 8005662:	45ac      	cmp	ip, r5
 8005664:	bf38      	it	cc
 8005666:	2200      	movcc	r2, #0
 8005668:	441a      	add	r2, r3
 800566a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800566e:	b17b      	cbz	r3, 8005690 <__mdiff+0x108>
 8005670:	6107      	str	r7, [r0, #16]
 8005672:	e7a3      	b.n	80055bc <__mdiff+0x34>
 8005674:	f856 8b04 	ldr.w	r8, [r6], #4
 8005678:	fa11 f288 	uxtah	r2, r1, r8
 800567c:	1414      	asrs	r4, r2, #16
 800567e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005682:	b292      	uxth	r2, r2
 8005684:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005688:	f84e 2b04 	str.w	r2, [lr], #4
 800568c:	1421      	asrs	r1, r4, #16
 800568e:	e7e0      	b.n	8005652 <__mdiff+0xca>
 8005690:	3f01      	subs	r7, #1
 8005692:	e7ea      	b.n	800566a <__mdiff+0xe2>
 8005694:	080064cf 	.word	0x080064cf
 8005698:	08006540 	.word	0x08006540

0800569c <__d2b>:
 800569c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80056a0:	4689      	mov	r9, r1
 80056a2:	2101      	movs	r1, #1
 80056a4:	ec57 6b10 	vmov	r6, r7, d0
 80056a8:	4690      	mov	r8, r2
 80056aa:	f7ff fccf 	bl	800504c <_Balloc>
 80056ae:	4604      	mov	r4, r0
 80056b0:	b930      	cbnz	r0, 80056c0 <__d2b+0x24>
 80056b2:	4602      	mov	r2, r0
 80056b4:	4b25      	ldr	r3, [pc, #148]	; (800574c <__d2b+0xb0>)
 80056b6:	4826      	ldr	r0, [pc, #152]	; (8005750 <__d2b+0xb4>)
 80056b8:	f240 310a 	movw	r1, #778	; 0x30a
 80056bc:	f000 faf0 	bl	8005ca0 <__assert_func>
 80056c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80056c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80056c8:	bb35      	cbnz	r5, 8005718 <__d2b+0x7c>
 80056ca:	2e00      	cmp	r6, #0
 80056cc:	9301      	str	r3, [sp, #4]
 80056ce:	d028      	beq.n	8005722 <__d2b+0x86>
 80056d0:	4668      	mov	r0, sp
 80056d2:	9600      	str	r6, [sp, #0]
 80056d4:	f7ff fd82 	bl	80051dc <__lo0bits>
 80056d8:	9900      	ldr	r1, [sp, #0]
 80056da:	b300      	cbz	r0, 800571e <__d2b+0x82>
 80056dc:	9a01      	ldr	r2, [sp, #4]
 80056de:	f1c0 0320 	rsb	r3, r0, #32
 80056e2:	fa02 f303 	lsl.w	r3, r2, r3
 80056e6:	430b      	orrs	r3, r1
 80056e8:	40c2      	lsrs	r2, r0
 80056ea:	6163      	str	r3, [r4, #20]
 80056ec:	9201      	str	r2, [sp, #4]
 80056ee:	9b01      	ldr	r3, [sp, #4]
 80056f0:	61a3      	str	r3, [r4, #24]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	bf14      	ite	ne
 80056f6:	2202      	movne	r2, #2
 80056f8:	2201      	moveq	r2, #1
 80056fa:	6122      	str	r2, [r4, #16]
 80056fc:	b1d5      	cbz	r5, 8005734 <__d2b+0x98>
 80056fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005702:	4405      	add	r5, r0
 8005704:	f8c9 5000 	str.w	r5, [r9]
 8005708:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800570c:	f8c8 0000 	str.w	r0, [r8]
 8005710:	4620      	mov	r0, r4
 8005712:	b003      	add	sp, #12
 8005714:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005718:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800571c:	e7d5      	b.n	80056ca <__d2b+0x2e>
 800571e:	6161      	str	r1, [r4, #20]
 8005720:	e7e5      	b.n	80056ee <__d2b+0x52>
 8005722:	a801      	add	r0, sp, #4
 8005724:	f7ff fd5a 	bl	80051dc <__lo0bits>
 8005728:	9b01      	ldr	r3, [sp, #4]
 800572a:	6163      	str	r3, [r4, #20]
 800572c:	2201      	movs	r2, #1
 800572e:	6122      	str	r2, [r4, #16]
 8005730:	3020      	adds	r0, #32
 8005732:	e7e3      	b.n	80056fc <__d2b+0x60>
 8005734:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005738:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800573c:	f8c9 0000 	str.w	r0, [r9]
 8005740:	6918      	ldr	r0, [r3, #16]
 8005742:	f7ff fd2b 	bl	800519c <__hi0bits>
 8005746:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800574a:	e7df      	b.n	800570c <__d2b+0x70>
 800574c:	080064cf 	.word	0x080064cf
 8005750:	08006540 	.word	0x08006540

08005754 <_calloc_r>:
 8005754:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005756:	fba1 2402 	umull	r2, r4, r1, r2
 800575a:	b94c      	cbnz	r4, 8005770 <_calloc_r+0x1c>
 800575c:	4611      	mov	r1, r2
 800575e:	9201      	str	r2, [sp, #4]
 8005760:	f000 f87a 	bl	8005858 <_malloc_r>
 8005764:	9a01      	ldr	r2, [sp, #4]
 8005766:	4605      	mov	r5, r0
 8005768:	b930      	cbnz	r0, 8005778 <_calloc_r+0x24>
 800576a:	4628      	mov	r0, r5
 800576c:	b003      	add	sp, #12
 800576e:	bd30      	pop	{r4, r5, pc}
 8005770:	220c      	movs	r2, #12
 8005772:	6002      	str	r2, [r0, #0]
 8005774:	2500      	movs	r5, #0
 8005776:	e7f8      	b.n	800576a <_calloc_r+0x16>
 8005778:	4621      	mov	r1, r4
 800577a:	f7fd fd2b 	bl	80031d4 <memset>
 800577e:	e7f4      	b.n	800576a <_calloc_r+0x16>

08005780 <_free_r>:
 8005780:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005782:	2900      	cmp	r1, #0
 8005784:	d044      	beq.n	8005810 <_free_r+0x90>
 8005786:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800578a:	9001      	str	r0, [sp, #4]
 800578c:	2b00      	cmp	r3, #0
 800578e:	f1a1 0404 	sub.w	r4, r1, #4
 8005792:	bfb8      	it	lt
 8005794:	18e4      	addlt	r4, r4, r3
 8005796:	f000 fb23 	bl	8005de0 <__malloc_lock>
 800579a:	4a1e      	ldr	r2, [pc, #120]	; (8005814 <_free_r+0x94>)
 800579c:	9801      	ldr	r0, [sp, #4]
 800579e:	6813      	ldr	r3, [r2, #0]
 80057a0:	b933      	cbnz	r3, 80057b0 <_free_r+0x30>
 80057a2:	6063      	str	r3, [r4, #4]
 80057a4:	6014      	str	r4, [r2, #0]
 80057a6:	b003      	add	sp, #12
 80057a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80057ac:	f000 bb1e 	b.w	8005dec <__malloc_unlock>
 80057b0:	42a3      	cmp	r3, r4
 80057b2:	d908      	bls.n	80057c6 <_free_r+0x46>
 80057b4:	6825      	ldr	r5, [r4, #0]
 80057b6:	1961      	adds	r1, r4, r5
 80057b8:	428b      	cmp	r3, r1
 80057ba:	bf01      	itttt	eq
 80057bc:	6819      	ldreq	r1, [r3, #0]
 80057be:	685b      	ldreq	r3, [r3, #4]
 80057c0:	1949      	addeq	r1, r1, r5
 80057c2:	6021      	streq	r1, [r4, #0]
 80057c4:	e7ed      	b.n	80057a2 <_free_r+0x22>
 80057c6:	461a      	mov	r2, r3
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	b10b      	cbz	r3, 80057d0 <_free_r+0x50>
 80057cc:	42a3      	cmp	r3, r4
 80057ce:	d9fa      	bls.n	80057c6 <_free_r+0x46>
 80057d0:	6811      	ldr	r1, [r2, #0]
 80057d2:	1855      	adds	r5, r2, r1
 80057d4:	42a5      	cmp	r5, r4
 80057d6:	d10b      	bne.n	80057f0 <_free_r+0x70>
 80057d8:	6824      	ldr	r4, [r4, #0]
 80057da:	4421      	add	r1, r4
 80057dc:	1854      	adds	r4, r2, r1
 80057de:	42a3      	cmp	r3, r4
 80057e0:	6011      	str	r1, [r2, #0]
 80057e2:	d1e0      	bne.n	80057a6 <_free_r+0x26>
 80057e4:	681c      	ldr	r4, [r3, #0]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	6053      	str	r3, [r2, #4]
 80057ea:	4421      	add	r1, r4
 80057ec:	6011      	str	r1, [r2, #0]
 80057ee:	e7da      	b.n	80057a6 <_free_r+0x26>
 80057f0:	d902      	bls.n	80057f8 <_free_r+0x78>
 80057f2:	230c      	movs	r3, #12
 80057f4:	6003      	str	r3, [r0, #0]
 80057f6:	e7d6      	b.n	80057a6 <_free_r+0x26>
 80057f8:	6825      	ldr	r5, [r4, #0]
 80057fa:	1961      	adds	r1, r4, r5
 80057fc:	428b      	cmp	r3, r1
 80057fe:	bf04      	itt	eq
 8005800:	6819      	ldreq	r1, [r3, #0]
 8005802:	685b      	ldreq	r3, [r3, #4]
 8005804:	6063      	str	r3, [r4, #4]
 8005806:	bf04      	itt	eq
 8005808:	1949      	addeq	r1, r1, r5
 800580a:	6021      	streq	r1, [r4, #0]
 800580c:	6054      	str	r4, [r2, #4]
 800580e:	e7ca      	b.n	80057a6 <_free_r+0x26>
 8005810:	b003      	add	sp, #12
 8005812:	bd30      	pop	{r4, r5, pc}
 8005814:	20000544 	.word	0x20000544

08005818 <sbrk_aligned>:
 8005818:	b570      	push	{r4, r5, r6, lr}
 800581a:	4e0e      	ldr	r6, [pc, #56]	; (8005854 <sbrk_aligned+0x3c>)
 800581c:	460c      	mov	r4, r1
 800581e:	6831      	ldr	r1, [r6, #0]
 8005820:	4605      	mov	r5, r0
 8005822:	b911      	cbnz	r1, 800582a <sbrk_aligned+0x12>
 8005824:	f000 f9e8 	bl	8005bf8 <_sbrk_r>
 8005828:	6030      	str	r0, [r6, #0]
 800582a:	4621      	mov	r1, r4
 800582c:	4628      	mov	r0, r5
 800582e:	f000 f9e3 	bl	8005bf8 <_sbrk_r>
 8005832:	1c43      	adds	r3, r0, #1
 8005834:	d00a      	beq.n	800584c <sbrk_aligned+0x34>
 8005836:	1cc4      	adds	r4, r0, #3
 8005838:	f024 0403 	bic.w	r4, r4, #3
 800583c:	42a0      	cmp	r0, r4
 800583e:	d007      	beq.n	8005850 <sbrk_aligned+0x38>
 8005840:	1a21      	subs	r1, r4, r0
 8005842:	4628      	mov	r0, r5
 8005844:	f000 f9d8 	bl	8005bf8 <_sbrk_r>
 8005848:	3001      	adds	r0, #1
 800584a:	d101      	bne.n	8005850 <sbrk_aligned+0x38>
 800584c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005850:	4620      	mov	r0, r4
 8005852:	bd70      	pop	{r4, r5, r6, pc}
 8005854:	20000548 	.word	0x20000548

08005858 <_malloc_r>:
 8005858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800585c:	1ccd      	adds	r5, r1, #3
 800585e:	f025 0503 	bic.w	r5, r5, #3
 8005862:	3508      	adds	r5, #8
 8005864:	2d0c      	cmp	r5, #12
 8005866:	bf38      	it	cc
 8005868:	250c      	movcc	r5, #12
 800586a:	2d00      	cmp	r5, #0
 800586c:	4607      	mov	r7, r0
 800586e:	db01      	blt.n	8005874 <_malloc_r+0x1c>
 8005870:	42a9      	cmp	r1, r5
 8005872:	d905      	bls.n	8005880 <_malloc_r+0x28>
 8005874:	230c      	movs	r3, #12
 8005876:	603b      	str	r3, [r7, #0]
 8005878:	2600      	movs	r6, #0
 800587a:	4630      	mov	r0, r6
 800587c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005880:	4e2e      	ldr	r6, [pc, #184]	; (800593c <_malloc_r+0xe4>)
 8005882:	f000 faad 	bl	8005de0 <__malloc_lock>
 8005886:	6833      	ldr	r3, [r6, #0]
 8005888:	461c      	mov	r4, r3
 800588a:	bb34      	cbnz	r4, 80058da <_malloc_r+0x82>
 800588c:	4629      	mov	r1, r5
 800588e:	4638      	mov	r0, r7
 8005890:	f7ff ffc2 	bl	8005818 <sbrk_aligned>
 8005894:	1c43      	adds	r3, r0, #1
 8005896:	4604      	mov	r4, r0
 8005898:	d14d      	bne.n	8005936 <_malloc_r+0xde>
 800589a:	6834      	ldr	r4, [r6, #0]
 800589c:	4626      	mov	r6, r4
 800589e:	2e00      	cmp	r6, #0
 80058a0:	d140      	bne.n	8005924 <_malloc_r+0xcc>
 80058a2:	6823      	ldr	r3, [r4, #0]
 80058a4:	4631      	mov	r1, r6
 80058a6:	4638      	mov	r0, r7
 80058a8:	eb04 0803 	add.w	r8, r4, r3
 80058ac:	f000 f9a4 	bl	8005bf8 <_sbrk_r>
 80058b0:	4580      	cmp	r8, r0
 80058b2:	d13a      	bne.n	800592a <_malloc_r+0xd2>
 80058b4:	6821      	ldr	r1, [r4, #0]
 80058b6:	3503      	adds	r5, #3
 80058b8:	1a6d      	subs	r5, r5, r1
 80058ba:	f025 0503 	bic.w	r5, r5, #3
 80058be:	3508      	adds	r5, #8
 80058c0:	2d0c      	cmp	r5, #12
 80058c2:	bf38      	it	cc
 80058c4:	250c      	movcc	r5, #12
 80058c6:	4629      	mov	r1, r5
 80058c8:	4638      	mov	r0, r7
 80058ca:	f7ff ffa5 	bl	8005818 <sbrk_aligned>
 80058ce:	3001      	adds	r0, #1
 80058d0:	d02b      	beq.n	800592a <_malloc_r+0xd2>
 80058d2:	6823      	ldr	r3, [r4, #0]
 80058d4:	442b      	add	r3, r5
 80058d6:	6023      	str	r3, [r4, #0]
 80058d8:	e00e      	b.n	80058f8 <_malloc_r+0xa0>
 80058da:	6822      	ldr	r2, [r4, #0]
 80058dc:	1b52      	subs	r2, r2, r5
 80058de:	d41e      	bmi.n	800591e <_malloc_r+0xc6>
 80058e0:	2a0b      	cmp	r2, #11
 80058e2:	d916      	bls.n	8005912 <_malloc_r+0xba>
 80058e4:	1961      	adds	r1, r4, r5
 80058e6:	42a3      	cmp	r3, r4
 80058e8:	6025      	str	r5, [r4, #0]
 80058ea:	bf18      	it	ne
 80058ec:	6059      	strne	r1, [r3, #4]
 80058ee:	6863      	ldr	r3, [r4, #4]
 80058f0:	bf08      	it	eq
 80058f2:	6031      	streq	r1, [r6, #0]
 80058f4:	5162      	str	r2, [r4, r5]
 80058f6:	604b      	str	r3, [r1, #4]
 80058f8:	4638      	mov	r0, r7
 80058fa:	f104 060b 	add.w	r6, r4, #11
 80058fe:	f000 fa75 	bl	8005dec <__malloc_unlock>
 8005902:	f026 0607 	bic.w	r6, r6, #7
 8005906:	1d23      	adds	r3, r4, #4
 8005908:	1af2      	subs	r2, r6, r3
 800590a:	d0b6      	beq.n	800587a <_malloc_r+0x22>
 800590c:	1b9b      	subs	r3, r3, r6
 800590e:	50a3      	str	r3, [r4, r2]
 8005910:	e7b3      	b.n	800587a <_malloc_r+0x22>
 8005912:	6862      	ldr	r2, [r4, #4]
 8005914:	42a3      	cmp	r3, r4
 8005916:	bf0c      	ite	eq
 8005918:	6032      	streq	r2, [r6, #0]
 800591a:	605a      	strne	r2, [r3, #4]
 800591c:	e7ec      	b.n	80058f8 <_malloc_r+0xa0>
 800591e:	4623      	mov	r3, r4
 8005920:	6864      	ldr	r4, [r4, #4]
 8005922:	e7b2      	b.n	800588a <_malloc_r+0x32>
 8005924:	4634      	mov	r4, r6
 8005926:	6876      	ldr	r6, [r6, #4]
 8005928:	e7b9      	b.n	800589e <_malloc_r+0x46>
 800592a:	230c      	movs	r3, #12
 800592c:	603b      	str	r3, [r7, #0]
 800592e:	4638      	mov	r0, r7
 8005930:	f000 fa5c 	bl	8005dec <__malloc_unlock>
 8005934:	e7a1      	b.n	800587a <_malloc_r+0x22>
 8005936:	6025      	str	r5, [r4, #0]
 8005938:	e7de      	b.n	80058f8 <_malloc_r+0xa0>
 800593a:	bf00      	nop
 800593c:	20000544 	.word	0x20000544

08005940 <__ssputs_r>:
 8005940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005944:	688e      	ldr	r6, [r1, #8]
 8005946:	429e      	cmp	r6, r3
 8005948:	4682      	mov	sl, r0
 800594a:	460c      	mov	r4, r1
 800594c:	4690      	mov	r8, r2
 800594e:	461f      	mov	r7, r3
 8005950:	d838      	bhi.n	80059c4 <__ssputs_r+0x84>
 8005952:	898a      	ldrh	r2, [r1, #12]
 8005954:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005958:	d032      	beq.n	80059c0 <__ssputs_r+0x80>
 800595a:	6825      	ldr	r5, [r4, #0]
 800595c:	6909      	ldr	r1, [r1, #16]
 800595e:	eba5 0901 	sub.w	r9, r5, r1
 8005962:	6965      	ldr	r5, [r4, #20]
 8005964:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005968:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800596c:	3301      	adds	r3, #1
 800596e:	444b      	add	r3, r9
 8005970:	106d      	asrs	r5, r5, #1
 8005972:	429d      	cmp	r5, r3
 8005974:	bf38      	it	cc
 8005976:	461d      	movcc	r5, r3
 8005978:	0553      	lsls	r3, r2, #21
 800597a:	d531      	bpl.n	80059e0 <__ssputs_r+0xa0>
 800597c:	4629      	mov	r1, r5
 800597e:	f7ff ff6b 	bl	8005858 <_malloc_r>
 8005982:	4606      	mov	r6, r0
 8005984:	b950      	cbnz	r0, 800599c <__ssputs_r+0x5c>
 8005986:	230c      	movs	r3, #12
 8005988:	f8ca 3000 	str.w	r3, [sl]
 800598c:	89a3      	ldrh	r3, [r4, #12]
 800598e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005992:	81a3      	strh	r3, [r4, #12]
 8005994:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800599c:	6921      	ldr	r1, [r4, #16]
 800599e:	464a      	mov	r2, r9
 80059a0:	f7fd fc0a 	bl	80031b8 <memcpy>
 80059a4:	89a3      	ldrh	r3, [r4, #12]
 80059a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80059aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059ae:	81a3      	strh	r3, [r4, #12]
 80059b0:	6126      	str	r6, [r4, #16]
 80059b2:	6165      	str	r5, [r4, #20]
 80059b4:	444e      	add	r6, r9
 80059b6:	eba5 0509 	sub.w	r5, r5, r9
 80059ba:	6026      	str	r6, [r4, #0]
 80059bc:	60a5      	str	r5, [r4, #8]
 80059be:	463e      	mov	r6, r7
 80059c0:	42be      	cmp	r6, r7
 80059c2:	d900      	bls.n	80059c6 <__ssputs_r+0x86>
 80059c4:	463e      	mov	r6, r7
 80059c6:	6820      	ldr	r0, [r4, #0]
 80059c8:	4632      	mov	r2, r6
 80059ca:	4641      	mov	r1, r8
 80059cc:	f000 f9ee 	bl	8005dac <memmove>
 80059d0:	68a3      	ldr	r3, [r4, #8]
 80059d2:	1b9b      	subs	r3, r3, r6
 80059d4:	60a3      	str	r3, [r4, #8]
 80059d6:	6823      	ldr	r3, [r4, #0]
 80059d8:	4433      	add	r3, r6
 80059da:	6023      	str	r3, [r4, #0]
 80059dc:	2000      	movs	r0, #0
 80059de:	e7db      	b.n	8005998 <__ssputs_r+0x58>
 80059e0:	462a      	mov	r2, r5
 80059e2:	f000 fa09 	bl	8005df8 <_realloc_r>
 80059e6:	4606      	mov	r6, r0
 80059e8:	2800      	cmp	r0, #0
 80059ea:	d1e1      	bne.n	80059b0 <__ssputs_r+0x70>
 80059ec:	6921      	ldr	r1, [r4, #16]
 80059ee:	4650      	mov	r0, sl
 80059f0:	f7ff fec6 	bl	8005780 <_free_r>
 80059f4:	e7c7      	b.n	8005986 <__ssputs_r+0x46>
	...

080059f8 <_svfiprintf_r>:
 80059f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059fc:	4698      	mov	r8, r3
 80059fe:	898b      	ldrh	r3, [r1, #12]
 8005a00:	061b      	lsls	r3, r3, #24
 8005a02:	b09d      	sub	sp, #116	; 0x74
 8005a04:	4607      	mov	r7, r0
 8005a06:	460d      	mov	r5, r1
 8005a08:	4614      	mov	r4, r2
 8005a0a:	d50e      	bpl.n	8005a2a <_svfiprintf_r+0x32>
 8005a0c:	690b      	ldr	r3, [r1, #16]
 8005a0e:	b963      	cbnz	r3, 8005a2a <_svfiprintf_r+0x32>
 8005a10:	2140      	movs	r1, #64	; 0x40
 8005a12:	f7ff ff21 	bl	8005858 <_malloc_r>
 8005a16:	6028      	str	r0, [r5, #0]
 8005a18:	6128      	str	r0, [r5, #16]
 8005a1a:	b920      	cbnz	r0, 8005a26 <_svfiprintf_r+0x2e>
 8005a1c:	230c      	movs	r3, #12
 8005a1e:	603b      	str	r3, [r7, #0]
 8005a20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a24:	e0d1      	b.n	8005bca <_svfiprintf_r+0x1d2>
 8005a26:	2340      	movs	r3, #64	; 0x40
 8005a28:	616b      	str	r3, [r5, #20]
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	9309      	str	r3, [sp, #36]	; 0x24
 8005a2e:	2320      	movs	r3, #32
 8005a30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a34:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a38:	2330      	movs	r3, #48	; 0x30
 8005a3a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005be4 <_svfiprintf_r+0x1ec>
 8005a3e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a42:	f04f 0901 	mov.w	r9, #1
 8005a46:	4623      	mov	r3, r4
 8005a48:	469a      	mov	sl, r3
 8005a4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a4e:	b10a      	cbz	r2, 8005a54 <_svfiprintf_r+0x5c>
 8005a50:	2a25      	cmp	r2, #37	; 0x25
 8005a52:	d1f9      	bne.n	8005a48 <_svfiprintf_r+0x50>
 8005a54:	ebba 0b04 	subs.w	fp, sl, r4
 8005a58:	d00b      	beq.n	8005a72 <_svfiprintf_r+0x7a>
 8005a5a:	465b      	mov	r3, fp
 8005a5c:	4622      	mov	r2, r4
 8005a5e:	4629      	mov	r1, r5
 8005a60:	4638      	mov	r0, r7
 8005a62:	f7ff ff6d 	bl	8005940 <__ssputs_r>
 8005a66:	3001      	adds	r0, #1
 8005a68:	f000 80aa 	beq.w	8005bc0 <_svfiprintf_r+0x1c8>
 8005a6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a6e:	445a      	add	r2, fp
 8005a70:	9209      	str	r2, [sp, #36]	; 0x24
 8005a72:	f89a 3000 	ldrb.w	r3, [sl]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	f000 80a2 	beq.w	8005bc0 <_svfiprintf_r+0x1c8>
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005a82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a86:	f10a 0a01 	add.w	sl, sl, #1
 8005a8a:	9304      	str	r3, [sp, #16]
 8005a8c:	9307      	str	r3, [sp, #28]
 8005a8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a92:	931a      	str	r3, [sp, #104]	; 0x68
 8005a94:	4654      	mov	r4, sl
 8005a96:	2205      	movs	r2, #5
 8005a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a9c:	4851      	ldr	r0, [pc, #324]	; (8005be4 <_svfiprintf_r+0x1ec>)
 8005a9e:	f7fa fb9f 	bl	80001e0 <memchr>
 8005aa2:	9a04      	ldr	r2, [sp, #16]
 8005aa4:	b9d8      	cbnz	r0, 8005ade <_svfiprintf_r+0xe6>
 8005aa6:	06d0      	lsls	r0, r2, #27
 8005aa8:	bf44      	itt	mi
 8005aaa:	2320      	movmi	r3, #32
 8005aac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ab0:	0711      	lsls	r1, r2, #28
 8005ab2:	bf44      	itt	mi
 8005ab4:	232b      	movmi	r3, #43	; 0x2b
 8005ab6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005aba:	f89a 3000 	ldrb.w	r3, [sl]
 8005abe:	2b2a      	cmp	r3, #42	; 0x2a
 8005ac0:	d015      	beq.n	8005aee <_svfiprintf_r+0xf6>
 8005ac2:	9a07      	ldr	r2, [sp, #28]
 8005ac4:	4654      	mov	r4, sl
 8005ac6:	2000      	movs	r0, #0
 8005ac8:	f04f 0c0a 	mov.w	ip, #10
 8005acc:	4621      	mov	r1, r4
 8005ace:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ad2:	3b30      	subs	r3, #48	; 0x30
 8005ad4:	2b09      	cmp	r3, #9
 8005ad6:	d94e      	bls.n	8005b76 <_svfiprintf_r+0x17e>
 8005ad8:	b1b0      	cbz	r0, 8005b08 <_svfiprintf_r+0x110>
 8005ada:	9207      	str	r2, [sp, #28]
 8005adc:	e014      	b.n	8005b08 <_svfiprintf_r+0x110>
 8005ade:	eba0 0308 	sub.w	r3, r0, r8
 8005ae2:	fa09 f303 	lsl.w	r3, r9, r3
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	9304      	str	r3, [sp, #16]
 8005aea:	46a2      	mov	sl, r4
 8005aec:	e7d2      	b.n	8005a94 <_svfiprintf_r+0x9c>
 8005aee:	9b03      	ldr	r3, [sp, #12]
 8005af0:	1d19      	adds	r1, r3, #4
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	9103      	str	r1, [sp, #12]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	bfbb      	ittet	lt
 8005afa:	425b      	neglt	r3, r3
 8005afc:	f042 0202 	orrlt.w	r2, r2, #2
 8005b00:	9307      	strge	r3, [sp, #28]
 8005b02:	9307      	strlt	r3, [sp, #28]
 8005b04:	bfb8      	it	lt
 8005b06:	9204      	strlt	r2, [sp, #16]
 8005b08:	7823      	ldrb	r3, [r4, #0]
 8005b0a:	2b2e      	cmp	r3, #46	; 0x2e
 8005b0c:	d10c      	bne.n	8005b28 <_svfiprintf_r+0x130>
 8005b0e:	7863      	ldrb	r3, [r4, #1]
 8005b10:	2b2a      	cmp	r3, #42	; 0x2a
 8005b12:	d135      	bne.n	8005b80 <_svfiprintf_r+0x188>
 8005b14:	9b03      	ldr	r3, [sp, #12]
 8005b16:	1d1a      	adds	r2, r3, #4
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	9203      	str	r2, [sp, #12]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	bfb8      	it	lt
 8005b20:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005b24:	3402      	adds	r4, #2
 8005b26:	9305      	str	r3, [sp, #20]
 8005b28:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005bf4 <_svfiprintf_r+0x1fc>
 8005b2c:	7821      	ldrb	r1, [r4, #0]
 8005b2e:	2203      	movs	r2, #3
 8005b30:	4650      	mov	r0, sl
 8005b32:	f7fa fb55 	bl	80001e0 <memchr>
 8005b36:	b140      	cbz	r0, 8005b4a <_svfiprintf_r+0x152>
 8005b38:	2340      	movs	r3, #64	; 0x40
 8005b3a:	eba0 000a 	sub.w	r0, r0, sl
 8005b3e:	fa03 f000 	lsl.w	r0, r3, r0
 8005b42:	9b04      	ldr	r3, [sp, #16]
 8005b44:	4303      	orrs	r3, r0
 8005b46:	3401      	adds	r4, #1
 8005b48:	9304      	str	r3, [sp, #16]
 8005b4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b4e:	4826      	ldr	r0, [pc, #152]	; (8005be8 <_svfiprintf_r+0x1f0>)
 8005b50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b54:	2206      	movs	r2, #6
 8005b56:	f7fa fb43 	bl	80001e0 <memchr>
 8005b5a:	2800      	cmp	r0, #0
 8005b5c:	d038      	beq.n	8005bd0 <_svfiprintf_r+0x1d8>
 8005b5e:	4b23      	ldr	r3, [pc, #140]	; (8005bec <_svfiprintf_r+0x1f4>)
 8005b60:	bb1b      	cbnz	r3, 8005baa <_svfiprintf_r+0x1b2>
 8005b62:	9b03      	ldr	r3, [sp, #12]
 8005b64:	3307      	adds	r3, #7
 8005b66:	f023 0307 	bic.w	r3, r3, #7
 8005b6a:	3308      	adds	r3, #8
 8005b6c:	9303      	str	r3, [sp, #12]
 8005b6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b70:	4433      	add	r3, r6
 8005b72:	9309      	str	r3, [sp, #36]	; 0x24
 8005b74:	e767      	b.n	8005a46 <_svfiprintf_r+0x4e>
 8005b76:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b7a:	460c      	mov	r4, r1
 8005b7c:	2001      	movs	r0, #1
 8005b7e:	e7a5      	b.n	8005acc <_svfiprintf_r+0xd4>
 8005b80:	2300      	movs	r3, #0
 8005b82:	3401      	adds	r4, #1
 8005b84:	9305      	str	r3, [sp, #20]
 8005b86:	4619      	mov	r1, r3
 8005b88:	f04f 0c0a 	mov.w	ip, #10
 8005b8c:	4620      	mov	r0, r4
 8005b8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b92:	3a30      	subs	r2, #48	; 0x30
 8005b94:	2a09      	cmp	r2, #9
 8005b96:	d903      	bls.n	8005ba0 <_svfiprintf_r+0x1a8>
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d0c5      	beq.n	8005b28 <_svfiprintf_r+0x130>
 8005b9c:	9105      	str	r1, [sp, #20]
 8005b9e:	e7c3      	b.n	8005b28 <_svfiprintf_r+0x130>
 8005ba0:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ba4:	4604      	mov	r4, r0
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e7f0      	b.n	8005b8c <_svfiprintf_r+0x194>
 8005baa:	ab03      	add	r3, sp, #12
 8005bac:	9300      	str	r3, [sp, #0]
 8005bae:	462a      	mov	r2, r5
 8005bb0:	4b0f      	ldr	r3, [pc, #60]	; (8005bf0 <_svfiprintf_r+0x1f8>)
 8005bb2:	a904      	add	r1, sp, #16
 8005bb4:	4638      	mov	r0, r7
 8005bb6:	f7fd fbb5 	bl	8003324 <_printf_float>
 8005bba:	1c42      	adds	r2, r0, #1
 8005bbc:	4606      	mov	r6, r0
 8005bbe:	d1d6      	bne.n	8005b6e <_svfiprintf_r+0x176>
 8005bc0:	89ab      	ldrh	r3, [r5, #12]
 8005bc2:	065b      	lsls	r3, r3, #25
 8005bc4:	f53f af2c 	bmi.w	8005a20 <_svfiprintf_r+0x28>
 8005bc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bca:	b01d      	add	sp, #116	; 0x74
 8005bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bd0:	ab03      	add	r3, sp, #12
 8005bd2:	9300      	str	r3, [sp, #0]
 8005bd4:	462a      	mov	r2, r5
 8005bd6:	4b06      	ldr	r3, [pc, #24]	; (8005bf0 <_svfiprintf_r+0x1f8>)
 8005bd8:	a904      	add	r1, sp, #16
 8005bda:	4638      	mov	r0, r7
 8005bdc:	f7fd fe46 	bl	800386c <_printf_i>
 8005be0:	e7eb      	b.n	8005bba <_svfiprintf_r+0x1c2>
 8005be2:	bf00      	nop
 8005be4:	0800669c 	.word	0x0800669c
 8005be8:	080066a6 	.word	0x080066a6
 8005bec:	08003325 	.word	0x08003325
 8005bf0:	08005941 	.word	0x08005941
 8005bf4:	080066a2 	.word	0x080066a2

08005bf8 <_sbrk_r>:
 8005bf8:	b538      	push	{r3, r4, r5, lr}
 8005bfa:	4d06      	ldr	r5, [pc, #24]	; (8005c14 <_sbrk_r+0x1c>)
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	4604      	mov	r4, r0
 8005c00:	4608      	mov	r0, r1
 8005c02:	602b      	str	r3, [r5, #0]
 8005c04:	f7fd f9c4 	bl	8002f90 <_sbrk>
 8005c08:	1c43      	adds	r3, r0, #1
 8005c0a:	d102      	bne.n	8005c12 <_sbrk_r+0x1a>
 8005c0c:	682b      	ldr	r3, [r5, #0]
 8005c0e:	b103      	cbz	r3, 8005c12 <_sbrk_r+0x1a>
 8005c10:	6023      	str	r3, [r4, #0]
 8005c12:	bd38      	pop	{r3, r4, r5, pc}
 8005c14:	2000054c 	.word	0x2000054c

08005c18 <__sread>:
 8005c18:	b510      	push	{r4, lr}
 8005c1a:	460c      	mov	r4, r1
 8005c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c20:	f000 fa72 	bl	8006108 <_read_r>
 8005c24:	2800      	cmp	r0, #0
 8005c26:	bfab      	itete	ge
 8005c28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005c2a:	89a3      	ldrhlt	r3, [r4, #12]
 8005c2c:	181b      	addge	r3, r3, r0
 8005c2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005c32:	bfac      	ite	ge
 8005c34:	6563      	strge	r3, [r4, #84]	; 0x54
 8005c36:	81a3      	strhlt	r3, [r4, #12]
 8005c38:	bd10      	pop	{r4, pc}

08005c3a <__swrite>:
 8005c3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c3e:	461f      	mov	r7, r3
 8005c40:	898b      	ldrh	r3, [r1, #12]
 8005c42:	05db      	lsls	r3, r3, #23
 8005c44:	4605      	mov	r5, r0
 8005c46:	460c      	mov	r4, r1
 8005c48:	4616      	mov	r6, r2
 8005c4a:	d505      	bpl.n	8005c58 <__swrite+0x1e>
 8005c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c50:	2302      	movs	r3, #2
 8005c52:	2200      	movs	r2, #0
 8005c54:	f000 f886 	bl	8005d64 <_lseek_r>
 8005c58:	89a3      	ldrh	r3, [r4, #12]
 8005c5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c62:	81a3      	strh	r3, [r4, #12]
 8005c64:	4632      	mov	r2, r6
 8005c66:	463b      	mov	r3, r7
 8005c68:	4628      	mov	r0, r5
 8005c6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c6e:	f7fc b923 	b.w	8001eb8 <_write_r>

08005c72 <__sseek>:
 8005c72:	b510      	push	{r4, lr}
 8005c74:	460c      	mov	r4, r1
 8005c76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c7a:	f000 f873 	bl	8005d64 <_lseek_r>
 8005c7e:	1c43      	adds	r3, r0, #1
 8005c80:	89a3      	ldrh	r3, [r4, #12]
 8005c82:	bf15      	itete	ne
 8005c84:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c8e:	81a3      	strheq	r3, [r4, #12]
 8005c90:	bf18      	it	ne
 8005c92:	81a3      	strhne	r3, [r4, #12]
 8005c94:	bd10      	pop	{r4, pc}

08005c96 <__sclose>:
 8005c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c9a:	f000 b81f 	b.w	8005cdc <_close_r>
	...

08005ca0 <__assert_func>:
 8005ca0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005ca2:	4614      	mov	r4, r2
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	4b09      	ldr	r3, [pc, #36]	; (8005ccc <__assert_func+0x2c>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4605      	mov	r5, r0
 8005cac:	68d8      	ldr	r0, [r3, #12]
 8005cae:	b14c      	cbz	r4, 8005cc4 <__assert_func+0x24>
 8005cb0:	4b07      	ldr	r3, [pc, #28]	; (8005cd0 <__assert_func+0x30>)
 8005cb2:	9100      	str	r1, [sp, #0]
 8005cb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005cb8:	4906      	ldr	r1, [pc, #24]	; (8005cd4 <__assert_func+0x34>)
 8005cba:	462b      	mov	r3, r5
 8005cbc:	f000 f81e 	bl	8005cfc <fiprintf>
 8005cc0:	f000 fa41 	bl	8006146 <abort>
 8005cc4:	4b04      	ldr	r3, [pc, #16]	; (8005cd8 <__assert_func+0x38>)
 8005cc6:	461c      	mov	r4, r3
 8005cc8:	e7f3      	b.n	8005cb2 <__assert_func+0x12>
 8005cca:	bf00      	nop
 8005ccc:	2000002c 	.word	0x2000002c
 8005cd0:	080066ad 	.word	0x080066ad
 8005cd4:	080066ba 	.word	0x080066ba
 8005cd8:	080066e8 	.word	0x080066e8

08005cdc <_close_r>:
 8005cdc:	b538      	push	{r3, r4, r5, lr}
 8005cde:	4d06      	ldr	r5, [pc, #24]	; (8005cf8 <_close_r+0x1c>)
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	4604      	mov	r4, r0
 8005ce4:	4608      	mov	r0, r1
 8005ce6:	602b      	str	r3, [r5, #0]
 8005ce8:	f7fd f91d 	bl	8002f26 <_close>
 8005cec:	1c43      	adds	r3, r0, #1
 8005cee:	d102      	bne.n	8005cf6 <_close_r+0x1a>
 8005cf0:	682b      	ldr	r3, [r5, #0]
 8005cf2:	b103      	cbz	r3, 8005cf6 <_close_r+0x1a>
 8005cf4:	6023      	str	r3, [r4, #0]
 8005cf6:	bd38      	pop	{r3, r4, r5, pc}
 8005cf8:	2000054c 	.word	0x2000054c

08005cfc <fiprintf>:
 8005cfc:	b40e      	push	{r1, r2, r3}
 8005cfe:	b503      	push	{r0, r1, lr}
 8005d00:	4601      	mov	r1, r0
 8005d02:	ab03      	add	r3, sp, #12
 8005d04:	4805      	ldr	r0, [pc, #20]	; (8005d1c <fiprintf+0x20>)
 8005d06:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d0a:	6800      	ldr	r0, [r0, #0]
 8005d0c:	9301      	str	r3, [sp, #4]
 8005d0e:	f000 f8cb 	bl	8005ea8 <_vfiprintf_r>
 8005d12:	b002      	add	sp, #8
 8005d14:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d18:	b003      	add	sp, #12
 8005d1a:	4770      	bx	lr
 8005d1c:	2000002c 	.word	0x2000002c

08005d20 <_fstat_r>:
 8005d20:	b538      	push	{r3, r4, r5, lr}
 8005d22:	4d07      	ldr	r5, [pc, #28]	; (8005d40 <_fstat_r+0x20>)
 8005d24:	2300      	movs	r3, #0
 8005d26:	4604      	mov	r4, r0
 8005d28:	4608      	mov	r0, r1
 8005d2a:	4611      	mov	r1, r2
 8005d2c:	602b      	str	r3, [r5, #0]
 8005d2e:	f7fd f906 	bl	8002f3e <_fstat>
 8005d32:	1c43      	adds	r3, r0, #1
 8005d34:	d102      	bne.n	8005d3c <_fstat_r+0x1c>
 8005d36:	682b      	ldr	r3, [r5, #0]
 8005d38:	b103      	cbz	r3, 8005d3c <_fstat_r+0x1c>
 8005d3a:	6023      	str	r3, [r4, #0]
 8005d3c:	bd38      	pop	{r3, r4, r5, pc}
 8005d3e:	bf00      	nop
 8005d40:	2000054c 	.word	0x2000054c

08005d44 <_isatty_r>:
 8005d44:	b538      	push	{r3, r4, r5, lr}
 8005d46:	4d06      	ldr	r5, [pc, #24]	; (8005d60 <_isatty_r+0x1c>)
 8005d48:	2300      	movs	r3, #0
 8005d4a:	4604      	mov	r4, r0
 8005d4c:	4608      	mov	r0, r1
 8005d4e:	602b      	str	r3, [r5, #0]
 8005d50:	f7fd f905 	bl	8002f5e <_isatty>
 8005d54:	1c43      	adds	r3, r0, #1
 8005d56:	d102      	bne.n	8005d5e <_isatty_r+0x1a>
 8005d58:	682b      	ldr	r3, [r5, #0]
 8005d5a:	b103      	cbz	r3, 8005d5e <_isatty_r+0x1a>
 8005d5c:	6023      	str	r3, [r4, #0]
 8005d5e:	bd38      	pop	{r3, r4, r5, pc}
 8005d60:	2000054c 	.word	0x2000054c

08005d64 <_lseek_r>:
 8005d64:	b538      	push	{r3, r4, r5, lr}
 8005d66:	4d07      	ldr	r5, [pc, #28]	; (8005d84 <_lseek_r+0x20>)
 8005d68:	4604      	mov	r4, r0
 8005d6a:	4608      	mov	r0, r1
 8005d6c:	4611      	mov	r1, r2
 8005d6e:	2200      	movs	r2, #0
 8005d70:	602a      	str	r2, [r5, #0]
 8005d72:	461a      	mov	r2, r3
 8005d74:	f7fd f8fe 	bl	8002f74 <_lseek>
 8005d78:	1c43      	adds	r3, r0, #1
 8005d7a:	d102      	bne.n	8005d82 <_lseek_r+0x1e>
 8005d7c:	682b      	ldr	r3, [r5, #0]
 8005d7e:	b103      	cbz	r3, 8005d82 <_lseek_r+0x1e>
 8005d80:	6023      	str	r3, [r4, #0]
 8005d82:	bd38      	pop	{r3, r4, r5, pc}
 8005d84:	2000054c 	.word	0x2000054c

08005d88 <__ascii_mbtowc>:
 8005d88:	b082      	sub	sp, #8
 8005d8a:	b901      	cbnz	r1, 8005d8e <__ascii_mbtowc+0x6>
 8005d8c:	a901      	add	r1, sp, #4
 8005d8e:	b142      	cbz	r2, 8005da2 <__ascii_mbtowc+0x1a>
 8005d90:	b14b      	cbz	r3, 8005da6 <__ascii_mbtowc+0x1e>
 8005d92:	7813      	ldrb	r3, [r2, #0]
 8005d94:	600b      	str	r3, [r1, #0]
 8005d96:	7812      	ldrb	r2, [r2, #0]
 8005d98:	1e10      	subs	r0, r2, #0
 8005d9a:	bf18      	it	ne
 8005d9c:	2001      	movne	r0, #1
 8005d9e:	b002      	add	sp, #8
 8005da0:	4770      	bx	lr
 8005da2:	4610      	mov	r0, r2
 8005da4:	e7fb      	b.n	8005d9e <__ascii_mbtowc+0x16>
 8005da6:	f06f 0001 	mvn.w	r0, #1
 8005daa:	e7f8      	b.n	8005d9e <__ascii_mbtowc+0x16>

08005dac <memmove>:
 8005dac:	4288      	cmp	r0, r1
 8005dae:	b510      	push	{r4, lr}
 8005db0:	eb01 0402 	add.w	r4, r1, r2
 8005db4:	d902      	bls.n	8005dbc <memmove+0x10>
 8005db6:	4284      	cmp	r4, r0
 8005db8:	4623      	mov	r3, r4
 8005dba:	d807      	bhi.n	8005dcc <memmove+0x20>
 8005dbc:	1e43      	subs	r3, r0, #1
 8005dbe:	42a1      	cmp	r1, r4
 8005dc0:	d008      	beq.n	8005dd4 <memmove+0x28>
 8005dc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dca:	e7f8      	b.n	8005dbe <memmove+0x12>
 8005dcc:	4402      	add	r2, r0
 8005dce:	4601      	mov	r1, r0
 8005dd0:	428a      	cmp	r2, r1
 8005dd2:	d100      	bne.n	8005dd6 <memmove+0x2a>
 8005dd4:	bd10      	pop	{r4, pc}
 8005dd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005dde:	e7f7      	b.n	8005dd0 <memmove+0x24>

08005de0 <__malloc_lock>:
 8005de0:	4801      	ldr	r0, [pc, #4]	; (8005de8 <__malloc_lock+0x8>)
 8005de2:	f7ff b8c4 	b.w	8004f6e <__retarget_lock_acquire_recursive>
 8005de6:	bf00      	nop
 8005de8:	20000540 	.word	0x20000540

08005dec <__malloc_unlock>:
 8005dec:	4801      	ldr	r0, [pc, #4]	; (8005df4 <__malloc_unlock+0x8>)
 8005dee:	f7ff b8bf 	b.w	8004f70 <__retarget_lock_release_recursive>
 8005df2:	bf00      	nop
 8005df4:	20000540 	.word	0x20000540

08005df8 <_realloc_r>:
 8005df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dfc:	4680      	mov	r8, r0
 8005dfe:	4614      	mov	r4, r2
 8005e00:	460e      	mov	r6, r1
 8005e02:	b921      	cbnz	r1, 8005e0e <_realloc_r+0x16>
 8005e04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e08:	4611      	mov	r1, r2
 8005e0a:	f7ff bd25 	b.w	8005858 <_malloc_r>
 8005e0e:	b92a      	cbnz	r2, 8005e1c <_realloc_r+0x24>
 8005e10:	f7ff fcb6 	bl	8005780 <_free_r>
 8005e14:	4625      	mov	r5, r4
 8005e16:	4628      	mov	r0, r5
 8005e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e1c:	f000 f99a 	bl	8006154 <_malloc_usable_size_r>
 8005e20:	4284      	cmp	r4, r0
 8005e22:	4607      	mov	r7, r0
 8005e24:	d802      	bhi.n	8005e2c <_realloc_r+0x34>
 8005e26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005e2a:	d812      	bhi.n	8005e52 <_realloc_r+0x5a>
 8005e2c:	4621      	mov	r1, r4
 8005e2e:	4640      	mov	r0, r8
 8005e30:	f7ff fd12 	bl	8005858 <_malloc_r>
 8005e34:	4605      	mov	r5, r0
 8005e36:	2800      	cmp	r0, #0
 8005e38:	d0ed      	beq.n	8005e16 <_realloc_r+0x1e>
 8005e3a:	42bc      	cmp	r4, r7
 8005e3c:	4622      	mov	r2, r4
 8005e3e:	4631      	mov	r1, r6
 8005e40:	bf28      	it	cs
 8005e42:	463a      	movcs	r2, r7
 8005e44:	f7fd f9b8 	bl	80031b8 <memcpy>
 8005e48:	4631      	mov	r1, r6
 8005e4a:	4640      	mov	r0, r8
 8005e4c:	f7ff fc98 	bl	8005780 <_free_r>
 8005e50:	e7e1      	b.n	8005e16 <_realloc_r+0x1e>
 8005e52:	4635      	mov	r5, r6
 8005e54:	e7df      	b.n	8005e16 <_realloc_r+0x1e>

08005e56 <__sfputc_r>:
 8005e56:	6893      	ldr	r3, [r2, #8]
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	b410      	push	{r4}
 8005e5e:	6093      	str	r3, [r2, #8]
 8005e60:	da08      	bge.n	8005e74 <__sfputc_r+0x1e>
 8005e62:	6994      	ldr	r4, [r2, #24]
 8005e64:	42a3      	cmp	r3, r4
 8005e66:	db01      	blt.n	8005e6c <__sfputc_r+0x16>
 8005e68:	290a      	cmp	r1, #10
 8005e6a:	d103      	bne.n	8005e74 <__sfputc_r+0x1e>
 8005e6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e70:	f7fd bf86 	b.w	8003d80 <__swbuf_r>
 8005e74:	6813      	ldr	r3, [r2, #0]
 8005e76:	1c58      	adds	r0, r3, #1
 8005e78:	6010      	str	r0, [r2, #0]
 8005e7a:	7019      	strb	r1, [r3, #0]
 8005e7c:	4608      	mov	r0, r1
 8005e7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <__sfputs_r>:
 8005e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e86:	4606      	mov	r6, r0
 8005e88:	460f      	mov	r7, r1
 8005e8a:	4614      	mov	r4, r2
 8005e8c:	18d5      	adds	r5, r2, r3
 8005e8e:	42ac      	cmp	r4, r5
 8005e90:	d101      	bne.n	8005e96 <__sfputs_r+0x12>
 8005e92:	2000      	movs	r0, #0
 8005e94:	e007      	b.n	8005ea6 <__sfputs_r+0x22>
 8005e96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e9a:	463a      	mov	r2, r7
 8005e9c:	4630      	mov	r0, r6
 8005e9e:	f7ff ffda 	bl	8005e56 <__sfputc_r>
 8005ea2:	1c43      	adds	r3, r0, #1
 8005ea4:	d1f3      	bne.n	8005e8e <__sfputs_r+0xa>
 8005ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005ea8 <_vfiprintf_r>:
 8005ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eac:	460d      	mov	r5, r1
 8005eae:	b09d      	sub	sp, #116	; 0x74
 8005eb0:	4614      	mov	r4, r2
 8005eb2:	4698      	mov	r8, r3
 8005eb4:	4606      	mov	r6, r0
 8005eb6:	b118      	cbz	r0, 8005ec0 <_vfiprintf_r+0x18>
 8005eb8:	6983      	ldr	r3, [r0, #24]
 8005eba:	b90b      	cbnz	r3, 8005ec0 <_vfiprintf_r+0x18>
 8005ebc:	f7fe ffb4 	bl	8004e28 <__sinit>
 8005ec0:	4b89      	ldr	r3, [pc, #548]	; (80060e8 <_vfiprintf_r+0x240>)
 8005ec2:	429d      	cmp	r5, r3
 8005ec4:	d11b      	bne.n	8005efe <_vfiprintf_r+0x56>
 8005ec6:	6875      	ldr	r5, [r6, #4]
 8005ec8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005eca:	07d9      	lsls	r1, r3, #31
 8005ecc:	d405      	bmi.n	8005eda <_vfiprintf_r+0x32>
 8005ece:	89ab      	ldrh	r3, [r5, #12]
 8005ed0:	059a      	lsls	r2, r3, #22
 8005ed2:	d402      	bmi.n	8005eda <_vfiprintf_r+0x32>
 8005ed4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ed6:	f7ff f84a 	bl	8004f6e <__retarget_lock_acquire_recursive>
 8005eda:	89ab      	ldrh	r3, [r5, #12]
 8005edc:	071b      	lsls	r3, r3, #28
 8005ede:	d501      	bpl.n	8005ee4 <_vfiprintf_r+0x3c>
 8005ee0:	692b      	ldr	r3, [r5, #16]
 8005ee2:	b9eb      	cbnz	r3, 8005f20 <_vfiprintf_r+0x78>
 8005ee4:	4629      	mov	r1, r5
 8005ee6:	4630      	mov	r0, r6
 8005ee8:	f7fd ff9c 	bl	8003e24 <__swsetup_r>
 8005eec:	b1c0      	cbz	r0, 8005f20 <_vfiprintf_r+0x78>
 8005eee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ef0:	07dc      	lsls	r4, r3, #31
 8005ef2:	d50e      	bpl.n	8005f12 <_vfiprintf_r+0x6a>
 8005ef4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ef8:	b01d      	add	sp, #116	; 0x74
 8005efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005efe:	4b7b      	ldr	r3, [pc, #492]	; (80060ec <_vfiprintf_r+0x244>)
 8005f00:	429d      	cmp	r5, r3
 8005f02:	d101      	bne.n	8005f08 <_vfiprintf_r+0x60>
 8005f04:	68b5      	ldr	r5, [r6, #8]
 8005f06:	e7df      	b.n	8005ec8 <_vfiprintf_r+0x20>
 8005f08:	4b79      	ldr	r3, [pc, #484]	; (80060f0 <_vfiprintf_r+0x248>)
 8005f0a:	429d      	cmp	r5, r3
 8005f0c:	bf08      	it	eq
 8005f0e:	68f5      	ldreq	r5, [r6, #12]
 8005f10:	e7da      	b.n	8005ec8 <_vfiprintf_r+0x20>
 8005f12:	89ab      	ldrh	r3, [r5, #12]
 8005f14:	0598      	lsls	r0, r3, #22
 8005f16:	d4ed      	bmi.n	8005ef4 <_vfiprintf_r+0x4c>
 8005f18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f1a:	f7ff f829 	bl	8004f70 <__retarget_lock_release_recursive>
 8005f1e:	e7e9      	b.n	8005ef4 <_vfiprintf_r+0x4c>
 8005f20:	2300      	movs	r3, #0
 8005f22:	9309      	str	r3, [sp, #36]	; 0x24
 8005f24:	2320      	movs	r3, #32
 8005f26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005f2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f2e:	2330      	movs	r3, #48	; 0x30
 8005f30:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80060f4 <_vfiprintf_r+0x24c>
 8005f34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005f38:	f04f 0901 	mov.w	r9, #1
 8005f3c:	4623      	mov	r3, r4
 8005f3e:	469a      	mov	sl, r3
 8005f40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f44:	b10a      	cbz	r2, 8005f4a <_vfiprintf_r+0xa2>
 8005f46:	2a25      	cmp	r2, #37	; 0x25
 8005f48:	d1f9      	bne.n	8005f3e <_vfiprintf_r+0x96>
 8005f4a:	ebba 0b04 	subs.w	fp, sl, r4
 8005f4e:	d00b      	beq.n	8005f68 <_vfiprintf_r+0xc0>
 8005f50:	465b      	mov	r3, fp
 8005f52:	4622      	mov	r2, r4
 8005f54:	4629      	mov	r1, r5
 8005f56:	4630      	mov	r0, r6
 8005f58:	f7ff ff94 	bl	8005e84 <__sfputs_r>
 8005f5c:	3001      	adds	r0, #1
 8005f5e:	f000 80aa 	beq.w	80060b6 <_vfiprintf_r+0x20e>
 8005f62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f64:	445a      	add	r2, fp
 8005f66:	9209      	str	r2, [sp, #36]	; 0x24
 8005f68:	f89a 3000 	ldrb.w	r3, [sl]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	f000 80a2 	beq.w	80060b6 <_vfiprintf_r+0x20e>
 8005f72:	2300      	movs	r3, #0
 8005f74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f7c:	f10a 0a01 	add.w	sl, sl, #1
 8005f80:	9304      	str	r3, [sp, #16]
 8005f82:	9307      	str	r3, [sp, #28]
 8005f84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f88:	931a      	str	r3, [sp, #104]	; 0x68
 8005f8a:	4654      	mov	r4, sl
 8005f8c:	2205      	movs	r2, #5
 8005f8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f92:	4858      	ldr	r0, [pc, #352]	; (80060f4 <_vfiprintf_r+0x24c>)
 8005f94:	f7fa f924 	bl	80001e0 <memchr>
 8005f98:	9a04      	ldr	r2, [sp, #16]
 8005f9a:	b9d8      	cbnz	r0, 8005fd4 <_vfiprintf_r+0x12c>
 8005f9c:	06d1      	lsls	r1, r2, #27
 8005f9e:	bf44      	itt	mi
 8005fa0:	2320      	movmi	r3, #32
 8005fa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fa6:	0713      	lsls	r3, r2, #28
 8005fa8:	bf44      	itt	mi
 8005faa:	232b      	movmi	r3, #43	; 0x2b
 8005fac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fb0:	f89a 3000 	ldrb.w	r3, [sl]
 8005fb4:	2b2a      	cmp	r3, #42	; 0x2a
 8005fb6:	d015      	beq.n	8005fe4 <_vfiprintf_r+0x13c>
 8005fb8:	9a07      	ldr	r2, [sp, #28]
 8005fba:	4654      	mov	r4, sl
 8005fbc:	2000      	movs	r0, #0
 8005fbe:	f04f 0c0a 	mov.w	ip, #10
 8005fc2:	4621      	mov	r1, r4
 8005fc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005fc8:	3b30      	subs	r3, #48	; 0x30
 8005fca:	2b09      	cmp	r3, #9
 8005fcc:	d94e      	bls.n	800606c <_vfiprintf_r+0x1c4>
 8005fce:	b1b0      	cbz	r0, 8005ffe <_vfiprintf_r+0x156>
 8005fd0:	9207      	str	r2, [sp, #28]
 8005fd2:	e014      	b.n	8005ffe <_vfiprintf_r+0x156>
 8005fd4:	eba0 0308 	sub.w	r3, r0, r8
 8005fd8:	fa09 f303 	lsl.w	r3, r9, r3
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	9304      	str	r3, [sp, #16]
 8005fe0:	46a2      	mov	sl, r4
 8005fe2:	e7d2      	b.n	8005f8a <_vfiprintf_r+0xe2>
 8005fe4:	9b03      	ldr	r3, [sp, #12]
 8005fe6:	1d19      	adds	r1, r3, #4
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	9103      	str	r1, [sp, #12]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	bfbb      	ittet	lt
 8005ff0:	425b      	neglt	r3, r3
 8005ff2:	f042 0202 	orrlt.w	r2, r2, #2
 8005ff6:	9307      	strge	r3, [sp, #28]
 8005ff8:	9307      	strlt	r3, [sp, #28]
 8005ffa:	bfb8      	it	lt
 8005ffc:	9204      	strlt	r2, [sp, #16]
 8005ffe:	7823      	ldrb	r3, [r4, #0]
 8006000:	2b2e      	cmp	r3, #46	; 0x2e
 8006002:	d10c      	bne.n	800601e <_vfiprintf_r+0x176>
 8006004:	7863      	ldrb	r3, [r4, #1]
 8006006:	2b2a      	cmp	r3, #42	; 0x2a
 8006008:	d135      	bne.n	8006076 <_vfiprintf_r+0x1ce>
 800600a:	9b03      	ldr	r3, [sp, #12]
 800600c:	1d1a      	adds	r2, r3, #4
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	9203      	str	r2, [sp, #12]
 8006012:	2b00      	cmp	r3, #0
 8006014:	bfb8      	it	lt
 8006016:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800601a:	3402      	adds	r4, #2
 800601c:	9305      	str	r3, [sp, #20]
 800601e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006104 <_vfiprintf_r+0x25c>
 8006022:	7821      	ldrb	r1, [r4, #0]
 8006024:	2203      	movs	r2, #3
 8006026:	4650      	mov	r0, sl
 8006028:	f7fa f8da 	bl	80001e0 <memchr>
 800602c:	b140      	cbz	r0, 8006040 <_vfiprintf_r+0x198>
 800602e:	2340      	movs	r3, #64	; 0x40
 8006030:	eba0 000a 	sub.w	r0, r0, sl
 8006034:	fa03 f000 	lsl.w	r0, r3, r0
 8006038:	9b04      	ldr	r3, [sp, #16]
 800603a:	4303      	orrs	r3, r0
 800603c:	3401      	adds	r4, #1
 800603e:	9304      	str	r3, [sp, #16]
 8006040:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006044:	482c      	ldr	r0, [pc, #176]	; (80060f8 <_vfiprintf_r+0x250>)
 8006046:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800604a:	2206      	movs	r2, #6
 800604c:	f7fa f8c8 	bl	80001e0 <memchr>
 8006050:	2800      	cmp	r0, #0
 8006052:	d03f      	beq.n	80060d4 <_vfiprintf_r+0x22c>
 8006054:	4b29      	ldr	r3, [pc, #164]	; (80060fc <_vfiprintf_r+0x254>)
 8006056:	bb1b      	cbnz	r3, 80060a0 <_vfiprintf_r+0x1f8>
 8006058:	9b03      	ldr	r3, [sp, #12]
 800605a:	3307      	adds	r3, #7
 800605c:	f023 0307 	bic.w	r3, r3, #7
 8006060:	3308      	adds	r3, #8
 8006062:	9303      	str	r3, [sp, #12]
 8006064:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006066:	443b      	add	r3, r7
 8006068:	9309      	str	r3, [sp, #36]	; 0x24
 800606a:	e767      	b.n	8005f3c <_vfiprintf_r+0x94>
 800606c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006070:	460c      	mov	r4, r1
 8006072:	2001      	movs	r0, #1
 8006074:	e7a5      	b.n	8005fc2 <_vfiprintf_r+0x11a>
 8006076:	2300      	movs	r3, #0
 8006078:	3401      	adds	r4, #1
 800607a:	9305      	str	r3, [sp, #20]
 800607c:	4619      	mov	r1, r3
 800607e:	f04f 0c0a 	mov.w	ip, #10
 8006082:	4620      	mov	r0, r4
 8006084:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006088:	3a30      	subs	r2, #48	; 0x30
 800608a:	2a09      	cmp	r2, #9
 800608c:	d903      	bls.n	8006096 <_vfiprintf_r+0x1ee>
 800608e:	2b00      	cmp	r3, #0
 8006090:	d0c5      	beq.n	800601e <_vfiprintf_r+0x176>
 8006092:	9105      	str	r1, [sp, #20]
 8006094:	e7c3      	b.n	800601e <_vfiprintf_r+0x176>
 8006096:	fb0c 2101 	mla	r1, ip, r1, r2
 800609a:	4604      	mov	r4, r0
 800609c:	2301      	movs	r3, #1
 800609e:	e7f0      	b.n	8006082 <_vfiprintf_r+0x1da>
 80060a0:	ab03      	add	r3, sp, #12
 80060a2:	9300      	str	r3, [sp, #0]
 80060a4:	462a      	mov	r2, r5
 80060a6:	4b16      	ldr	r3, [pc, #88]	; (8006100 <_vfiprintf_r+0x258>)
 80060a8:	a904      	add	r1, sp, #16
 80060aa:	4630      	mov	r0, r6
 80060ac:	f7fd f93a 	bl	8003324 <_printf_float>
 80060b0:	4607      	mov	r7, r0
 80060b2:	1c78      	adds	r0, r7, #1
 80060b4:	d1d6      	bne.n	8006064 <_vfiprintf_r+0x1bc>
 80060b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060b8:	07d9      	lsls	r1, r3, #31
 80060ba:	d405      	bmi.n	80060c8 <_vfiprintf_r+0x220>
 80060bc:	89ab      	ldrh	r3, [r5, #12]
 80060be:	059a      	lsls	r2, r3, #22
 80060c0:	d402      	bmi.n	80060c8 <_vfiprintf_r+0x220>
 80060c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060c4:	f7fe ff54 	bl	8004f70 <__retarget_lock_release_recursive>
 80060c8:	89ab      	ldrh	r3, [r5, #12]
 80060ca:	065b      	lsls	r3, r3, #25
 80060cc:	f53f af12 	bmi.w	8005ef4 <_vfiprintf_r+0x4c>
 80060d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80060d2:	e711      	b.n	8005ef8 <_vfiprintf_r+0x50>
 80060d4:	ab03      	add	r3, sp, #12
 80060d6:	9300      	str	r3, [sp, #0]
 80060d8:	462a      	mov	r2, r5
 80060da:	4b09      	ldr	r3, [pc, #36]	; (8006100 <_vfiprintf_r+0x258>)
 80060dc:	a904      	add	r1, sp, #16
 80060de:	4630      	mov	r0, r6
 80060e0:	f7fd fbc4 	bl	800386c <_printf_i>
 80060e4:	e7e4      	b.n	80060b0 <_vfiprintf_r+0x208>
 80060e6:	bf00      	nop
 80060e8:	08006500 	.word	0x08006500
 80060ec:	08006520 	.word	0x08006520
 80060f0:	080064e0 	.word	0x080064e0
 80060f4:	0800669c 	.word	0x0800669c
 80060f8:	080066a6 	.word	0x080066a6
 80060fc:	08003325 	.word	0x08003325
 8006100:	08005e85 	.word	0x08005e85
 8006104:	080066a2 	.word	0x080066a2

08006108 <_read_r>:
 8006108:	b538      	push	{r3, r4, r5, lr}
 800610a:	4d07      	ldr	r5, [pc, #28]	; (8006128 <_read_r+0x20>)
 800610c:	4604      	mov	r4, r0
 800610e:	4608      	mov	r0, r1
 8006110:	4611      	mov	r1, r2
 8006112:	2200      	movs	r2, #0
 8006114:	602a      	str	r2, [r5, #0]
 8006116:	461a      	mov	r2, r3
 8006118:	f7fc fee8 	bl	8002eec <_read>
 800611c:	1c43      	adds	r3, r0, #1
 800611e:	d102      	bne.n	8006126 <_read_r+0x1e>
 8006120:	682b      	ldr	r3, [r5, #0]
 8006122:	b103      	cbz	r3, 8006126 <_read_r+0x1e>
 8006124:	6023      	str	r3, [r4, #0]
 8006126:	bd38      	pop	{r3, r4, r5, pc}
 8006128:	2000054c 	.word	0x2000054c

0800612c <__ascii_wctomb>:
 800612c:	b149      	cbz	r1, 8006142 <__ascii_wctomb+0x16>
 800612e:	2aff      	cmp	r2, #255	; 0xff
 8006130:	bf85      	ittet	hi
 8006132:	238a      	movhi	r3, #138	; 0x8a
 8006134:	6003      	strhi	r3, [r0, #0]
 8006136:	700a      	strbls	r2, [r1, #0]
 8006138:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800613c:	bf98      	it	ls
 800613e:	2001      	movls	r0, #1
 8006140:	4770      	bx	lr
 8006142:	4608      	mov	r0, r1
 8006144:	4770      	bx	lr

08006146 <abort>:
 8006146:	b508      	push	{r3, lr}
 8006148:	2006      	movs	r0, #6
 800614a:	f000 f833 	bl	80061b4 <raise>
 800614e:	2001      	movs	r0, #1
 8006150:	f7fc fec2 	bl	8002ed8 <_exit>

08006154 <_malloc_usable_size_r>:
 8006154:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006158:	1f18      	subs	r0, r3, #4
 800615a:	2b00      	cmp	r3, #0
 800615c:	bfbc      	itt	lt
 800615e:	580b      	ldrlt	r3, [r1, r0]
 8006160:	18c0      	addlt	r0, r0, r3
 8006162:	4770      	bx	lr

08006164 <_raise_r>:
 8006164:	291f      	cmp	r1, #31
 8006166:	b538      	push	{r3, r4, r5, lr}
 8006168:	4604      	mov	r4, r0
 800616a:	460d      	mov	r5, r1
 800616c:	d904      	bls.n	8006178 <_raise_r+0x14>
 800616e:	2316      	movs	r3, #22
 8006170:	6003      	str	r3, [r0, #0]
 8006172:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006176:	bd38      	pop	{r3, r4, r5, pc}
 8006178:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800617a:	b112      	cbz	r2, 8006182 <_raise_r+0x1e>
 800617c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006180:	b94b      	cbnz	r3, 8006196 <_raise_r+0x32>
 8006182:	4620      	mov	r0, r4
 8006184:	f000 f830 	bl	80061e8 <_getpid_r>
 8006188:	462a      	mov	r2, r5
 800618a:	4601      	mov	r1, r0
 800618c:	4620      	mov	r0, r4
 800618e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006192:	f000 b817 	b.w	80061c4 <_kill_r>
 8006196:	2b01      	cmp	r3, #1
 8006198:	d00a      	beq.n	80061b0 <_raise_r+0x4c>
 800619a:	1c59      	adds	r1, r3, #1
 800619c:	d103      	bne.n	80061a6 <_raise_r+0x42>
 800619e:	2316      	movs	r3, #22
 80061a0:	6003      	str	r3, [r0, #0]
 80061a2:	2001      	movs	r0, #1
 80061a4:	e7e7      	b.n	8006176 <_raise_r+0x12>
 80061a6:	2400      	movs	r4, #0
 80061a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80061ac:	4628      	mov	r0, r5
 80061ae:	4798      	blx	r3
 80061b0:	2000      	movs	r0, #0
 80061b2:	e7e0      	b.n	8006176 <_raise_r+0x12>

080061b4 <raise>:
 80061b4:	4b02      	ldr	r3, [pc, #8]	; (80061c0 <raise+0xc>)
 80061b6:	4601      	mov	r1, r0
 80061b8:	6818      	ldr	r0, [r3, #0]
 80061ba:	f7ff bfd3 	b.w	8006164 <_raise_r>
 80061be:	bf00      	nop
 80061c0:	2000002c 	.word	0x2000002c

080061c4 <_kill_r>:
 80061c4:	b538      	push	{r3, r4, r5, lr}
 80061c6:	4d07      	ldr	r5, [pc, #28]	; (80061e4 <_kill_r+0x20>)
 80061c8:	2300      	movs	r3, #0
 80061ca:	4604      	mov	r4, r0
 80061cc:	4608      	mov	r0, r1
 80061ce:	4611      	mov	r1, r2
 80061d0:	602b      	str	r3, [r5, #0]
 80061d2:	f7fc fe71 	bl	8002eb8 <_kill>
 80061d6:	1c43      	adds	r3, r0, #1
 80061d8:	d102      	bne.n	80061e0 <_kill_r+0x1c>
 80061da:	682b      	ldr	r3, [r5, #0]
 80061dc:	b103      	cbz	r3, 80061e0 <_kill_r+0x1c>
 80061de:	6023      	str	r3, [r4, #0]
 80061e0:	bd38      	pop	{r3, r4, r5, pc}
 80061e2:	bf00      	nop
 80061e4:	2000054c 	.word	0x2000054c

080061e8 <_getpid_r>:
 80061e8:	f7fc be5e 	b.w	8002ea8 <_getpid>

080061ec <_init>:
 80061ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ee:	bf00      	nop
 80061f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061f2:	bc08      	pop	{r3}
 80061f4:	469e      	mov	lr, r3
 80061f6:	4770      	bx	lr

080061f8 <_fini>:
 80061f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061fa:	bf00      	nop
 80061fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061fe:	bc08      	pop	{r3}
 8006200:	469e      	mov	lr, r3
 8006202:	4770      	bx	lr
