<h2 id="Ncore3.6FSYS_SCB:2024w23-BlockingProgress:"><strong>Blocking Progress:</strong></h2><ol start="1"><li><p>N/A</p></li></ol><h2 id="Ncore3.6FSYS_SCB:2024w23-Highlights:"><strong>Highlights:</strong></h2><ul><li><p>DV enhancements.</p></li><li><p>Regression Jira resolution. </p></li><li><p>FSYS_SCB, Mem checker maintenance. </p></li></ul><h2 id="Ncore3.6FSYS_SCB:2024w23-Activities:"><strong>Activities:</strong></h2><ol start="1"><li><p><strong>FSYS_SCB:</strong> </p><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13846" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13846?src=confmacro" class="jira-issue-key">CONC-13846</a>
                            </span>
  - This is a can’t be fixed issue that had re-appeared in fsys regression. Debugged to confirm it's the same issue and can't be fixed. Reran the test without fsys_scb to rule out any other issues in this seed, the test passed.</p></li><li><p>Improvement requests: Looked at modular way of implementing performance latency checker using fsys_scb vs the current way of surgically inserting the code whenever needed. 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14330" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14330?src=confmacro" class="jira-issue-key">CONC-14330</a>
                            </span>
</p></li></ol></li><li><p><strong>Memory Checker</strong></p><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14680" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14680?src=confmacro" class="jira-issue-key">CONC-14680</a>
                            </span>
  - There was a fail in nightly regression. Root caused to a corner case that was identified and handled before, but is re-appearing. Working on a different implementation.</p></li></ol></li><li><p><strong>Addr Manager</strong></p><ol start="1"><li><p><a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca831" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca831?ref=confluence" target="_blank" data-linked-resource-id="786785" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kavish Shah</a> :</p><ol start="1"><li><p>Kavish wasn’t assigned any new work this week. He will start work on re-arranging code in coherent addr generation functions starting next week.</p></li></ol></li></ol></li><li><p><strong>DV Improvements</strong></p><ol start="1"><li><p>Looked at DV code check-in flow improvement possibilities. </p><ol start="1"><li><p>We need to move to code review process. Talked to Maestro team and enabled code collaborator tool on hw-ncr repo. The tool triggers a code review on each push event. However NCore team prefers to do code review on selected check-ins and not all. </p></li><li><p>We are now exploring the solution where we use CODEOWNERS file in git repository to start code review flow. First step is to get the gitlab upgraded to premium tier, because the gitlab Community Edition doesn’t support this feature. </p></li></ol></li></ol></li><li><p><strong>Sequence reusability</strong></p><ol start="1"><li><p>No updates.</p></li></ol></li></ol>