
line_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b6d8  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800b9a8  0800b9a8  0001b9a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba30  0800ba30  000200d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba30  0800ba30  0001ba30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba38  0800ba38  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba38  0800ba38  0001ba38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba3c  0800ba3c  0001ba3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  24000000  0800ba40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000014  0800ba54  00020014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000074  0800bab4  00020074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00009108  240000d4  0800bb14  000200d4  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  240091dc  0800bb14  000291dc  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 14 .debug_info   00031349  00000000  00000000  00020102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004a7e  00000000  00000000  0005144b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b30  00000000  00000000  00055ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000019c8  00000000  00000000  00057a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000052c4  00000000  00000000  000593c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001fd8d  00000000  00000000  0005e68c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0015ff72  00000000  00000000  0007e419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  001de38b  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000740c  00000000  00000000  001de3e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240000d4 	.word	0x240000d4
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b990 	.word	0x0800b990

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240000d8 	.word	0x240000d8
 800030c:	0800b990 	.word	0x0800b990

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f001 f8ce 	bl	80017ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f828 	bl	8000664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 fb06 	bl	8000c24 <MX_GPIO_Init>
  MX_DMA_Init();
 8000618:	f000 fae4 	bl	8000be4 <MX_DMA_Init>
  MX_ETH_Init();
 800061c:	f000 f8fc 	bl	8000818 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000620:	f000 fa8c 	bl	8000b3c <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 8000624:	f000 fad6 	bl	8000bd4 <MX_USB_OTG_HS_USB_Init>
  MX_COMP1_Init();
 8000628:	f000 f89a 	bl	8000760 <MX_COMP1_Init>
  MX_COMP2_Init();
 800062c:	f000 f8c6 	bl	80007bc <MX_COMP2_Init>
  MX_TIM17_Init();
 8000630:	f000 f9b8 	bl	80009a4 <MX_TIM17_Init>
  MX_TIM2_Init();
 8000634:	f000 f942 	bl	80008bc <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000638:	f000 fa34 	bl	8000aa4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800063c:	f008 fc1a 	bl	8008e74 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000640:	4a05      	ldr	r2, [pc, #20]	; (8000658 <main+0x50>)
 8000642:	2100      	movs	r1, #0
 8000644:	4805      	ldr	r0, [pc, #20]	; (800065c <main+0x54>)
 8000646:	f008 fc5f 	bl	8008f08 <osThreadNew>
 800064a:	4603      	mov	r3, r0
 800064c:	4a04      	ldr	r2, [pc, #16]	; (8000660 <main+0x58>)
 800064e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000650:	f008 fc34 	bl	8008ebc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000654:	e7fe      	b.n	8000654 <main+0x4c>
 8000656:	bf00      	nop
 8000658:	0800b9cc 	.word	0x0800b9cc
 800065c:	08000eb1 	.word	0x08000eb1
 8000660:	24008e04 	.word	0x24008e04

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b09c      	sub	sp, #112	; 0x70
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800066e:	224c      	movs	r2, #76	; 0x4c
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f00b f984 	bl	800b980 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000678:	1d3b      	adds	r3, r7, #4
 800067a:	2220      	movs	r2, #32
 800067c:	2100      	movs	r1, #0
 800067e:	4618      	mov	r0, r3
 8000680:	f00b f97e 	bl	800b980 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000684:	2002      	movs	r0, #2
 8000686:	f003 fda3 	bl	80041d0 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800068a:	2300      	movs	r3, #0
 800068c:	603b      	str	r3, [r7, #0]
 800068e:	4b33      	ldr	r3, [pc, #204]	; (800075c <SystemClock_Config+0xf8>)
 8000690:	699b      	ldr	r3, [r3, #24]
 8000692:	4a32      	ldr	r2, [pc, #200]	; (800075c <SystemClock_Config+0xf8>)
 8000694:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000698:	6193      	str	r3, [r2, #24]
 800069a:	4b30      	ldr	r3, [pc, #192]	; (800075c <SystemClock_Config+0xf8>)
 800069c:	699b      	ldr	r3, [r3, #24]
 800069e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006a2:	603b      	str	r3, [r7, #0]
 80006a4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006a6:	bf00      	nop
 80006a8:	4b2c      	ldr	r3, [pc, #176]	; (800075c <SystemClock_Config+0xf8>)
 80006aa:	699b      	ldr	r3, [r3, #24]
 80006ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80006b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80006b4:	d1f8      	bne.n	80006a8 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 80006b6:	2322      	movs	r3, #34	; 0x22
 80006b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006ba:	2301      	movs	r3, #1
 80006bc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006be:	2340      	movs	r3, #64	; 0x40
 80006c0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80006c2:	2301      	movs	r3, #1
 80006c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c6:	2302      	movs	r3, #2
 80006c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ca:	2300      	movs	r3, #0
 80006cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006ce:	2304      	movs	r3, #4
 80006d0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 80006d2:	2322      	movs	r3, #34	; 0x22
 80006d4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80006d6:	2301      	movs	r3, #1
 80006d8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006da:	2304      	movs	r3, #4
 80006dc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006de:	2302      	movs	r3, #2
 80006e0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80006e2:	230c      	movs	r3, #12
 80006e4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80006e6:	2300      	movs	r3, #0
 80006e8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 80006ea:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80006ee:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006f4:	4618      	mov	r0, r3
 80006f6:	f003 fda5 	bl	8004244 <HAL_RCC_OscConfig>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000700:	f000 fbf0 	bl	8000ee4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000704:	233f      	movs	r3, #63	; 0x3f
 8000706:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000708:	2303      	movs	r3, #3
 800070a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800070c:	2300      	movs	r3, #0
 800070e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000710:	2308      	movs	r3, #8
 8000712:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000714:	2340      	movs	r3, #64	; 0x40
 8000716:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000718:	2340      	movs	r3, #64	; 0x40
 800071a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800071c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000720:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000722:	2340      	movs	r3, #64	; 0x40
 8000724:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	2103      	movs	r1, #3
 800072a:	4618      	mov	r0, r3
 800072c:	f004 f918 	bl	8004960 <HAL_RCC_ClockConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000736:	f000 fbd5 	bl	8000ee4 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800073a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800073e:	2100      	movs	r1, #0
 8000740:	2000      	movs	r0, #0
 8000742:	f004 fac3 	bl	8004ccc <HAL_RCC_MCOConfig>
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_SYSCLK, RCC_MCODIV_1);
 8000746:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800074a:	2100      	movs	r1, #0
 800074c:	2001      	movs	r0, #1
 800074e:	f004 fabd 	bl	8004ccc <HAL_RCC_MCOConfig>
}
 8000752:	bf00      	nop
 8000754:	3770      	adds	r7, #112	; 0x70
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	58024800 	.word	0x58024800

08000760 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000764:	4b13      	ldr	r3, [pc, #76]	; (80007b4 <MX_COMP1_Init+0x54>)
 8000766:	4a14      	ldr	r2, [pc, #80]	; (80007b8 <MX_COMP1_Init+0x58>)
 8000768:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 800076a:	4b12      	ldr	r3, [pc, #72]	; (80007b4 <MX_COMP1_Init+0x54>)
 800076c:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000770:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8000772:	4b10      	ldr	r3, [pc, #64]	; (80007b4 <MX_COMP1_Init+0x54>)
 8000774:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000778:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800077a:	4b0e      	ldr	r3, [pc, #56]	; (80007b4 <MX_COMP1_Init+0x54>)
 800077c:	2200      	movs	r2, #0
 800077e:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_LOW;
 8000780:	4b0c      	ldr	r3, [pc, #48]	; (80007b4 <MX_COMP1_Init+0x54>)
 8000782:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000786:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000788:	4b0a      	ldr	r3, [pc, #40]	; (80007b4 <MX_COMP1_Init+0x54>)
 800078a:	2200      	movs	r2, #0
 800078c:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 800078e:	4b09      	ldr	r3, [pc, #36]	; (80007b4 <MX_COMP1_Init+0x54>)
 8000790:	2200      	movs	r2, #0
 8000792:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000794:	4b07      	ldr	r3, [pc, #28]	; (80007b4 <MX_COMP1_Init+0x54>)
 8000796:	2200      	movs	r2, #0
 8000798:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800079a:	4b06      	ldr	r3, [pc, #24]	; (80007b4 <MX_COMP1_Init+0x54>)
 800079c:	2200      	movs	r2, #0
 800079e:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80007a0:	4804      	ldr	r0, [pc, #16]	; (80007b4 <MX_COMP1_Init+0x54>)
 80007a2:	f001 f873 	bl	800188c <HAL_COMP_Init>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_COMP1_Init+0x50>
  {
    Error_Handler();
 80007ac:	f000 fb9a 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80007b0:	bf00      	nop
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	24008ee4 	.word	0x24008ee4
 80007b8:	5800380c 	.word	0x5800380c

080007bc <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 80007c0:	4b13      	ldr	r3, [pc, #76]	; (8000810 <MX_COMP2_Init+0x54>)
 80007c2:	4a14      	ldr	r2, [pc, #80]	; (8000814 <MX_COMP2_Init+0x58>)
 80007c4:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 80007c6:	4b12      	ldr	r3, [pc, #72]	; (8000810 <MX_COMP2_Init+0x54>)
 80007c8:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80007cc:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 80007ce:	4b10      	ldr	r3, [pc, #64]	; (8000810 <MX_COMP2_Init+0x54>)
 80007d0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80007d4:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80007d6:	4b0e      	ldr	r3, [pc, #56]	; (8000810 <MX_COMP2_Init+0x54>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_LOW;
 80007dc:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <MX_COMP2_Init+0x54>)
 80007de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007e2:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80007e4:	4b0a      	ldr	r3, [pc, #40]	; (8000810 <MX_COMP2_Init+0x54>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80007ea:	4b09      	ldr	r3, [pc, #36]	; (8000810 <MX_COMP2_Init+0x54>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80007f0:	4b07      	ldr	r3, [pc, #28]	; (8000810 <MX_COMP2_Init+0x54>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80007f6:	4b06      	ldr	r3, [pc, #24]	; (8000810 <MX_COMP2_Init+0x54>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80007fc:	4804      	ldr	r0, [pc, #16]	; (8000810 <MX_COMP2_Init+0x54>)
 80007fe:	f001 f845 	bl	800188c <HAL_COMP_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_COMP2_Init+0x50>
  {
    Error_Handler();
 8000808:	f000 fb6c 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 800080c:	bf00      	nop
 800080e:	bd80      	pop	{r7, pc}
 8000810:	24008fa0 	.word	0x24008fa0
 8000814:	58003810 	.word	0x58003810

08000818 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END ETH_Init 0 */

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800081c:	4b22      	ldr	r3, [pc, #136]	; (80008a8 <MX_ETH_Init+0x90>)
 800081e:	4a23      	ldr	r2, [pc, #140]	; (80008ac <MX_ETH_Init+0x94>)
 8000820:	601a      	str	r2, [r3, #0]
  heth.Init.MACAddr[0] =   0x00;
 8000822:	4b21      	ldr	r3, [pc, #132]	; (80008a8 <MX_ETH_Init+0x90>)
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	2200      	movs	r2, #0
 8000828:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 800082a:	4b1f      	ldr	r3, [pc, #124]	; (80008a8 <MX_ETH_Init+0x90>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	3301      	adds	r3, #1
 8000830:	2280      	movs	r2, #128	; 0x80
 8000832:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 8000834:	4b1c      	ldr	r3, [pc, #112]	; (80008a8 <MX_ETH_Init+0x90>)
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	3302      	adds	r3, #2
 800083a:	22e1      	movs	r2, #225	; 0xe1
 800083c:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 800083e:	4b1a      	ldr	r3, [pc, #104]	; (80008a8 <MX_ETH_Init+0x90>)
 8000840:	685b      	ldr	r3, [r3, #4]
 8000842:	3303      	adds	r3, #3
 8000844:	2200      	movs	r2, #0
 8000846:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 8000848:	4b17      	ldr	r3, [pc, #92]	; (80008a8 <MX_ETH_Init+0x90>)
 800084a:	685b      	ldr	r3, [r3, #4]
 800084c:	3304      	adds	r3, #4
 800084e:	2200      	movs	r2, #0
 8000850:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 8000852:	4b15      	ldr	r3, [pc, #84]	; (80008a8 <MX_ETH_Init+0x90>)
 8000854:	685b      	ldr	r3, [r3, #4]
 8000856:	3305      	adds	r3, #5
 8000858:	2200      	movs	r2, #0
 800085a:	701a      	strb	r2, [r3, #0]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800085c:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <MX_ETH_Init+0x90>)
 800085e:	2201      	movs	r2, #1
 8000860:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000862:	4b11      	ldr	r3, [pc, #68]	; (80008a8 <MX_ETH_Init+0x90>)
 8000864:	4a12      	ldr	r2, [pc, #72]	; (80008b0 <MX_ETH_Init+0x98>)
 8000866:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000868:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <MX_ETH_Init+0x90>)
 800086a:	4a12      	ldr	r2, [pc, #72]	; (80008b4 <MX_ETH_Init+0x9c>)
 800086c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800086e:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <MX_ETH_Init+0x90>)
 8000870:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000874:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000876:	480c      	ldr	r0, [pc, #48]	; (80008a8 <MX_ETH_Init+0x90>)
 8000878:	f002 fed2 	bl	8003620 <HAL_ETH_Init>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_ETH_Init+0x6e>
  {
    Error_Handler();
 8000882:	f000 fb2f 	bl	8000ee4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000886:	2234      	movs	r2, #52	; 0x34
 8000888:	2100      	movs	r1, #0
 800088a:	480b      	ldr	r0, [pc, #44]	; (80008b8 <MX_ETH_Init+0xa0>)
 800088c:	f00b f878 	bl	800b980 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000890:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <MX_ETH_Init+0xa0>)
 8000892:	2221      	movs	r2, #33	; 0x21
 8000894:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000896:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <MX_ETH_Init+0xa0>)
 8000898:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800089c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800089e:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <MX_ETH_Init+0xa0>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80008a4:	bf00      	nop
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	24009090 	.word	0x24009090
 80008ac:	40028000 	.word	0x40028000
 80008b0:	24000074 	.word	0x24000074
 80008b4:	24000014 	.word	0x24000014
 80008b8:	24009118 	.word	0x24009118

080008bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b08e      	sub	sp, #56	; 0x38
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
 80008ca:	605a      	str	r2, [r3, #4]
 80008cc:	609a      	str	r2, [r3, #8]
 80008ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d0:	f107 031c 	add.w	r3, r7, #28
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]
 80008d8:	605a      	str	r2, [r3, #4]
 80008da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008dc:	463b      	mov	r3, r7
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
 80008e8:	611a      	str	r2, [r3, #16]
 80008ea:	615a      	str	r2, [r3, #20]
 80008ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008ee:	4b2c      	ldr	r3, [pc, #176]	; (80009a0 <MX_TIM2_Init+0xe4>)
 80008f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 275;
 80008f6:	4b2a      	ldr	r3, [pc, #168]	; (80009a0 <MX_TIM2_Init+0xe4>)
 80008f8:	f240 1213 	movw	r2, #275	; 0x113
 80008fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008fe:	4b28      	ldr	r3, [pc, #160]	; (80009a0 <MX_TIM2_Init+0xe4>)
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 400;
 8000904:	4b26      	ldr	r3, [pc, #152]	; (80009a0 <MX_TIM2_Init+0xe4>)
 8000906:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800090a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800090c:	4b24      	ldr	r3, [pc, #144]	; (80009a0 <MX_TIM2_Init+0xe4>)
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000912:	4b23      	ldr	r3, [pc, #140]	; (80009a0 <MX_TIM2_Init+0xe4>)
 8000914:	2200      	movs	r2, #0
 8000916:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000918:	4821      	ldr	r0, [pc, #132]	; (80009a0 <MX_TIM2_Init+0xe4>)
 800091a:	f005 ff75 	bl	8006808 <HAL_TIM_Base_Init>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8000924:	f000 fade 	bl	8000ee4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000928:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800092c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800092e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000932:	4619      	mov	r1, r3
 8000934:	481a      	ldr	r0, [pc, #104]	; (80009a0 <MX_TIM2_Init+0xe4>)
 8000936:	f006 fad5 	bl	8006ee4 <HAL_TIM_ConfigClockSource>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000940:	f000 fad0 	bl	8000ee4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000944:	4816      	ldr	r0, [pc, #88]	; (80009a0 <MX_TIM2_Init+0xe4>)
 8000946:	f006 f83d 	bl	80069c4 <HAL_TIM_PWM_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000950:	f000 fac8 	bl	8000ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000954:	2300      	movs	r3, #0
 8000956:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000958:	2300      	movs	r3, #0
 800095a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800095c:	f107 031c 	add.w	r3, r7, #28
 8000960:	4619      	mov	r1, r3
 8000962:	480f      	ldr	r0, [pc, #60]	; (80009a0 <MX_TIM2_Init+0xe4>)
 8000964:	f006 ffec 	bl	8007940 <HAL_TIMEx_MasterConfigSynchronization>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800096e:	f000 fab9 	bl	8000ee4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000972:	2360      	movs	r3, #96	; 0x60
 8000974:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8000976:	230a      	movs	r3, #10
 8000978:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800097a:	2300      	movs	r3, #0
 800097c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800097e:	2300      	movs	r3, #0
 8000980:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000982:	463b      	mov	r3, r7
 8000984:	2200      	movs	r2, #0
 8000986:	4619      	mov	r1, r3
 8000988:	4805      	ldr	r0, [pc, #20]	; (80009a0 <MX_TIM2_Init+0xe4>)
 800098a:	f006 f99b 	bl	8006cc4 <HAL_TIM_PWM_ConfigChannel>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8000994:	f000 faa6 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000998:	bf00      	nop
 800099a:	3738      	adds	r7, #56	; 0x38
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	24009044 	.word	0x24009044

080009a4 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b092      	sub	sp, #72	; 0x48
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80009aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
 80009b2:	605a      	str	r2, [r3, #4]
 80009b4:	609a      	str	r2, [r3, #8]
 80009b6:	60da      	str	r2, [r3, #12]
 80009b8:	611a      	str	r2, [r3, #16]
 80009ba:	615a      	str	r2, [r3, #20]
 80009bc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009be:	463b      	mov	r3, r7
 80009c0:	222c      	movs	r2, #44	; 0x2c
 80009c2:	2100      	movs	r1, #0
 80009c4:	4618      	mov	r0, r3
 80009c6:	f00a ffdb 	bl	800b980 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80009ca:	4b34      	ldr	r3, [pc, #208]	; (8000a9c <MX_TIM17_Init+0xf8>)
 80009cc:	4a34      	ldr	r2, [pc, #208]	; (8000aa0 <MX_TIM17_Init+0xfc>)
 80009ce:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 80009d0:	4b32      	ldr	r3, [pc, #200]	; (8000a9c <MX_TIM17_Init+0xf8>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d6:	4b31      	ldr	r3, [pc, #196]	; (8000a9c <MX_TIM17_Init+0xf8>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 20;
 80009dc:	4b2f      	ldr	r3, [pc, #188]	; (8000a9c <MX_TIM17_Init+0xf8>)
 80009de:	2214      	movs	r2, #20
 80009e0:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009e2:	4b2e      	ldr	r3, [pc, #184]	; (8000a9c <MX_TIM17_Init+0xf8>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80009e8:	4b2c      	ldr	r3, [pc, #176]	; (8000a9c <MX_TIM17_Init+0xf8>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ee:	4b2b      	ldr	r3, [pc, #172]	; (8000a9c <MX_TIM17_Init+0xf8>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80009f4:	4829      	ldr	r0, [pc, #164]	; (8000a9c <MX_TIM17_Init+0xf8>)
 80009f6:	f005 ff07 	bl	8006808 <HAL_TIM_Base_Init>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8000a00:	f000 fa70 	bl	8000ee4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8000a04:	4825      	ldr	r0, [pc, #148]	; (8000a9c <MX_TIM17_Init+0xf8>)
 8000a06:	f005 ffdd 	bl	80069c4 <HAL_TIM_PWM_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8000a10:	f000 fa68 	bl	8000ee4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a14:	2360      	movs	r3, #96	; 0x60
 8000a16:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 10;
 8000a18:	230a      	movs	r3, #10
 8000a1a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a20:	2300      	movs	r3, #0
 8000a22:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a24:	2300      	movs	r3, #0
 8000a26:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a34:	2200      	movs	r2, #0
 8000a36:	4619      	mov	r1, r3
 8000a38:	4818      	ldr	r0, [pc, #96]	; (8000a9c <MX_TIM17_Init+0xf8>)
 8000a3a:	f006 f943 	bl	8006cc4 <HAL_TIM_PWM_ConfigChannel>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_TIM17_Init+0xa4>
  {
    Error_Handler();
 8000a44:	f000 fa4e 	bl	8000ee4 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim17, TIM_CHANNEL_1);
 8000a48:	4b14      	ldr	r3, [pc, #80]	; (8000a9c <MX_TIM17_Init+0xf8>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	699a      	ldr	r2, [r3, #24]
 8000a4e:	4b13      	ldr	r3, [pc, #76]	; (8000a9c <MX_TIM17_Init+0xf8>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f022 0208 	bic.w	r2, r2, #8
 8000a56:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a60:	2300      	movs	r3, #0
 8000a62:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a64:	2300      	movs	r3, #0
 8000a66:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a70:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a76:	2300      	movs	r3, #0
 8000a78:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000a7a:	463b      	mov	r3, r7
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4807      	ldr	r0, [pc, #28]	; (8000a9c <MX_TIM17_Init+0xf8>)
 8000a80:	f006 fffa 	bl	8007a78 <HAL_TIMEx_ConfigBreakDeadTime>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_TIM17_Init+0xea>
  {
    Error_Handler();
 8000a8a:	f000 fa2b 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000a8e:	4803      	ldr	r0, [pc, #12]	; (8000a9c <MX_TIM17_Init+0xf8>)
 8000a90:	f000 fc4c 	bl	800132c <HAL_TIM_MspPostInit>

}
 8000a94:	bf00      	nop
 8000a96:	3748      	adds	r7, #72	; 0x48
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	24008e98 	.word	0x24008e98
 8000aa0:	40014800 	.word	0x40014800

08000aa4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000aa8:	4b22      	ldr	r3, [pc, #136]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000aaa:	4a23      	ldr	r2, [pc, #140]	; (8000b38 <MX_USART1_UART_Init+0x94>)
 8000aac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000aae:	4b21      	ldr	r3, [pc, #132]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000ab0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ab4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ab6:	4b1f      	ldr	r3, [pc, #124]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000abc:	4b1d      	ldr	r3, [pc, #116]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ac2:	4b1c      	ldr	r3, [pc, #112]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ac8:	4b1a      	ldr	r3, [pc, #104]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000aca:	220c      	movs	r2, #12
 8000acc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ace:	4b19      	ldr	r3, [pc, #100]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad4:	4b17      	ldr	r3, [pc, #92]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ada:	4b16      	ldr	r3, [pc, #88]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ae0:	4b14      	ldr	r3, [pc, #80]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ae6:	4b13      	ldr	r3, [pc, #76]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000aec:	4811      	ldr	r0, [pc, #68]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000aee:	f007 f85f 	bl	8007bb0 <HAL_UART_Init>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000af8:	f000 f9f4 	bl	8000ee4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000afc:	2100      	movs	r1, #0
 8000afe:	480d      	ldr	r0, [pc, #52]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000b00:	f008 f8aa 	bl	8008c58 <HAL_UARTEx_SetTxFifoThreshold>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b0a:	f000 f9eb 	bl	8000ee4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b0e:	2100      	movs	r1, #0
 8000b10:	4808      	ldr	r0, [pc, #32]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000b12:	f008 f8df 	bl	8008cd4 <HAL_UARTEx_SetRxFifoThreshold>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b1c:	f000 f9e2 	bl	8000ee4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b20:	4804      	ldr	r0, [pc, #16]	; (8000b34 <MX_USART1_UART_Init+0x90>)
 8000b22:	f008 f860 	bl	8008be6 <HAL_UARTEx_DisableFifoMode>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b2c:	f000 f9da 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b30:	bf00      	nop
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	24008f10 	.word	0x24008f10
 8000b38:	40011000 	.word	0x40011000

08000b3c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b40:	4b22      	ldr	r3, [pc, #136]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b42:	4a23      	ldr	r2, [pc, #140]	; (8000bd0 <MX_USART3_UART_Init+0x94>)
 8000b44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b46:	4b21      	ldr	r3, [pc, #132]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4e:	4b1f      	ldr	r3, [pc, #124]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b54:	4b1d      	ldr	r3, [pc, #116]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b5a:	4b1c      	ldr	r3, [pc, #112]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b60:	4b1a      	ldr	r3, [pc, #104]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b62:	220c      	movs	r2, #12
 8000b64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b66:	4b19      	ldr	r3, [pc, #100]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b6c:	4b17      	ldr	r3, [pc, #92]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b72:	4b16      	ldr	r3, [pc, #88]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b78:	4b14      	ldr	r3, [pc, #80]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b7e:	4b13      	ldr	r3, [pc, #76]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b84:	4811      	ldr	r0, [pc, #68]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b86:	f007 f813 	bl	8007bb0 <HAL_UART_Init>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000b90:	f000 f9a8 	bl	8000ee4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b94:	2100      	movs	r1, #0
 8000b96:	480d      	ldr	r0, [pc, #52]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000b98:	f008 f85e 	bl	8008c58 <HAL_UARTEx_SetTxFifoThreshold>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000ba2:	f000 f99f 	bl	8000ee4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4808      	ldr	r0, [pc, #32]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000baa:	f008 f893 	bl	8008cd4 <HAL_UARTEx_SetRxFifoThreshold>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000bb4:	f000 f996 	bl	8000ee4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000bb8:	4804      	ldr	r0, [pc, #16]	; (8000bcc <MX_USART3_UART_Init+0x90>)
 8000bba:	f008 f814 	bl	8008be6 <HAL_UARTEx_DisableFifoMode>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000bc4:	f000 f98e 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bc8:	bf00      	nop
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	24008e08 	.word	0x24008e08
 8000bd0:	40004800 	.word	0x40004800

08000bd4 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000bd8:	bf00      	nop
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
	...

08000be4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bea:	4b0d      	ldr	r3, [pc, #52]	; (8000c20 <MX_DMA_Init+0x3c>)
 8000bec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000bf0:	4a0b      	ldr	r2, [pc, #44]	; (8000c20 <MX_DMA_Init+0x3c>)
 8000bf2:	f043 0301 	orr.w	r3, r3, #1
 8000bf6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000bfa:	4b09      	ldr	r3, [pc, #36]	; (8000c20 <MX_DMA_Init+0x3c>)
 8000bfc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c00:	f003 0301 	and.w	r3, r3, #1
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000c08:	2200      	movs	r2, #0
 8000c0a:	2105      	movs	r1, #5
 8000c0c:	200c      	movs	r0, #12
 8000c0e:	f001 f81f 	bl	8001c50 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000c12:	200c      	movs	r0, #12
 8000c14:	f001 f836 	bl	8001c84 <HAL_NVIC_EnableIRQ>

}
 8000c18:	bf00      	nop
 8000c1a:	3708      	adds	r7, #8
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	58024400 	.word	0x58024400

08000c24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08c      	sub	sp, #48	; 0x30
 8000c28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2a:	f107 031c 	add.w	r3, r7, #28
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
 8000c36:	60da      	str	r2, [r3, #12]
 8000c38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c3a:	4b95      	ldr	r3, [pc, #596]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000c3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c40:	4a93      	ldr	r2, [pc, #588]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000c42:	f043 0310 	orr.w	r3, r3, #16
 8000c46:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c4a:	4b91      	ldr	r3, [pc, #580]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000c4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c50:	f003 0310 	and.w	r3, r3, #16
 8000c54:	61bb      	str	r3, [r7, #24]
 8000c56:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c58:	4b8d      	ldr	r3, [pc, #564]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000c5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c5e:	4a8c      	ldr	r2, [pc, #560]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000c60:	f043 0304 	orr.w	r3, r3, #4
 8000c64:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c68:	4b89      	ldr	r3, [pc, #548]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000c6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c6e:	f003 0304 	and.w	r3, r3, #4
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c76:	4b86      	ldr	r3, [pc, #536]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000c78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c7c:	4a84      	ldr	r2, [pc, #528]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000c7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c82:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c86:	4b82      	ldr	r3, [pc, #520]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000c88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c90:	613b      	str	r3, [r7, #16]
 8000c92:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c94:	4b7e      	ldr	r3, [pc, #504]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000c96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c9a:	4a7d      	ldr	r2, [pc, #500]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000c9c:	f043 0301 	orr.w	r3, r3, #1
 8000ca0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ca4:	4b7a      	ldr	r3, [pc, #488]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000ca6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000caa:	f003 0301 	and.w	r3, r3, #1
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb2:	4b77      	ldr	r3, [pc, #476]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000cb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cb8:	4a75      	ldr	r2, [pc, #468]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000cba:	f043 0302 	orr.w	r3, r3, #2
 8000cbe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cc2:	4b73      	ldr	r3, [pc, #460]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000cc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cc8:	f003 0302 	and.w	r3, r3, #2
 8000ccc:	60bb      	str	r3, [r7, #8]
 8000cce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cd0:	4b6f      	ldr	r3, [pc, #444]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000cd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cd6:	4a6e      	ldr	r2, [pc, #440]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000cd8:	f043 0308 	orr.w	r3, r3, #8
 8000cdc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ce0:	4b6b      	ldr	r3, [pc, #428]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000ce2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ce6:	f003 0308 	and.w	r3, r3, #8
 8000cea:	607b      	str	r3, [r7, #4]
 8000cec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cee:	4b68      	ldr	r3, [pc, #416]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000cf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cf4:	4a66      	ldr	r2, [pc, #408]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000cf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cfa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cfe:	4b64      	ldr	r3, [pc, #400]	; (8000e90 <MX_GPIO_Init+0x26c>)
 8000d00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d08:	603b      	str	r3, [r7, #0]
 8000d0a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000d12:	4860      	ldr	r0, [pc, #384]	; (8000e94 <MX_GPIO_Init+0x270>)
 8000d14:	f003 fa42 	bl	800419c <HAL_GPIO_WritePin>
                          |D3_LCD_Pin|RS_LCD_Pin|LINE_ST_Pin|E_LCD_Pin
                          |LED_YELLOW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f244 0101 	movw	r1, #16385	; 0x4001
 8000d1e:	485e      	ldr	r0, [pc, #376]	; (8000e98 <MX_GPIO_Init+0x274>)
 8000d20:	f003 fa3c 	bl	800419c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000d24:	2200      	movs	r2, #0
 8000d26:	f240 410f 	movw	r1, #1039	; 0x40f
 8000d2a:	485c      	ldr	r0, [pc, #368]	; (8000e9c <MX_GPIO_Init+0x278>)
 8000d2c:	f003 fa36 	bl	800419c <HAL_GPIO_WritePin>
                          |ROW3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RW_LCD_Pin D0_LCD_Pin D1_LCD_Pin D2_LCD_Pin
                           D3_LCD_Pin RS_LCD_Pin LINE_ST_Pin E_LCD_Pin
                           LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000d30:	f240 13ff 	movw	r3, #511	; 0x1ff
 8000d34:	61fb      	str	r3, [r7, #28]
                          |D3_LCD_Pin|RS_LCD_Pin|LINE_ST_Pin|E_LCD_Pin
                          |LED_YELLOW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d36:	2301      	movs	r3, #1
 8000d38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d42:	f107 031c 	add.w	r3, r7, #28
 8000d46:	4619      	mov	r1, r3
 8000d48:	4852      	ldr	r0, [pc, #328]	; (8000e94 <MX_GPIO_Init+0x270>)
 8000d4a:	f003 f87f 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d54:	2300      	movs	r3, #0
 8000d56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d5c:	f107 031c 	add.w	r3, r7, #28
 8000d60:	4619      	mov	r1, r3
 8000d62:	484f      	ldr	r0, [pc, #316]	; (8000ea0 <MX_GPIO_Init+0x27c>)
 8000d64:	f003 f872 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 8000d68:	f244 0301 	movw	r3, #16385	; 0x4001
 8000d6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	2300      	movs	r3, #0
 8000d78:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d7a:	f107 031c 	add.w	r3, r7, #28
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4845      	ldr	r0, [pc, #276]	; (8000e98 <MX_GPIO_Init+0x274>)
 8000d82:	f003 f863 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : CONTAINER_DETECT_Pin */
  GPIO_InitStruct.Pin = CONTAINER_DETECT_Pin;
 8000d86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d90:	2301      	movs	r3, #1
 8000d92:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CONTAINER_DETECT_GPIO_Port, &GPIO_InitStruct);
 8000d94:	f107 031c 	add.w	r3, r7, #28
 8000d98:	4619      	mov	r1, r3
 8000d9a:	483e      	ldr	r0, [pc, #248]	; (8000e94 <MX_GPIO_Init+0x270>)
 8000d9c:	f003 f856 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LINE1_EOS_Pin LINE2_EOS_Pin */
  GPIO_InitStruct.Pin = LINE1_EOS_Pin|LINE2_EOS_Pin;
 8000da0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000da4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000da6:	2300      	movs	r3, #0
 8000da8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dae:	f107 031c 	add.w	r3, r7, #28
 8000db2:	4619      	mov	r1, r3
 8000db4:	4837      	ldr	r0, [pc, #220]	; (8000e94 <MX_GPIO_Init+0x270>)
 8000db6:	f003 f849 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_PWR_EN_Pin ROW0_Pin ROW1_Pin ROW2_Pin
                           ROW3_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000dba:	f240 430f 	movw	r3, #1039	; 0x40f
 8000dbe:	61fb      	str	r3, [r7, #28]
                          |ROW3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dcc:	f107 031c 	add.w	r3, r7, #28
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4832      	ldr	r0, [pc, #200]	; (8000e9c <MX_GPIO_Init+0x278>)
 8000dd4:	f003 f83a 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000dd8:	2380      	movs	r3, #128	; 0x80
 8000dda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ddc:	4b31      	ldr	r3, [pc, #196]	; (8000ea4 <MX_GPIO_Init+0x280>)
 8000dde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000de4:	f107 031c 	add.w	r3, r7, #28
 8000de8:	4619      	mov	r1, r3
 8000dea:	482f      	ldr	r0, [pc, #188]	; (8000ea8 <MX_GPIO_Init+0x284>)
 8000dec:	f003 f82e 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000df0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000df4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df6:	2302      	movs	r3, #2
 8000df8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000e02:	2300      	movs	r3, #0
 8000e04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e06:	f107 031c 	add.w	r3, r7, #28
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4824      	ldr	r0, [pc, #144]	; (8000ea0 <MX_GPIO_Init+0x27c>)
 8000e0e:	f003 f81d 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000e12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e20:	2300      	movs	r3, #0
 8000e22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000e24:	2300      	movs	r3, #0
 8000e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e28:	f107 031c 	add.w	r3, r7, #28
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	481f      	ldr	r0, [pc, #124]	; (8000eac <MX_GPIO_Init+0x288>)
 8000e30:	f003 f80c 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000e34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000e42:	f107 031c 	add.w	r3, r7, #28
 8000e46:	4619      	mov	r1, r3
 8000e48:	4818      	ldr	r0, [pc, #96]	; (8000eac <MX_GPIO_Init+0x288>)
 8000e4a:	f002 ffff 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000e4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e54:	2302      	movs	r3, #2
 8000e56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000e60:	230a      	movs	r3, #10
 8000e62:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000e64:	f107 031c 	add.w	r3, r7, #28
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4810      	ldr	r0, [pc, #64]	; (8000eac <MX_GPIO_Init+0x288>)
 8000e6c:	f002 ffee 	bl	8003e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : COL0_Pin COL1_Pin COL3_Pin COL3D7_Pin */
  GPIO_InitStruct.Pin = COL0_Pin|COL1_Pin|COL3_Pin|COL3D7_Pin;
 8000e70:	23f0      	movs	r3, #240	; 0xf0
 8000e72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e74:	2300      	movs	r3, #0
 8000e76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e7c:	f107 031c 	add.w	r3, r7, #28
 8000e80:	4619      	mov	r1, r3
 8000e82:	4806      	ldr	r0, [pc, #24]	; (8000e9c <MX_GPIO_Init+0x278>)
 8000e84:	f002 ffe2 	bl	8003e4c <HAL_GPIO_Init>

}
 8000e88:	bf00      	nop
 8000e8a:	3730      	adds	r7, #48	; 0x30
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	58024400 	.word	0x58024400
 8000e94:	58021000 	.word	0x58021000
 8000e98:	58020400 	.word	0x58020400
 8000e9c:	58020c00 	.word	0x58020c00
 8000ea0:	58020800 	.word	0x58020800
 8000ea4:	11110000 	.word	0x11110000
 8000ea8:	58021800 	.word	0x58021800
 8000eac:	58020000 	.word	0x58020000

08000eb0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000eb8:	2001      	movs	r0, #1
 8000eba:	f008 f8b7 	bl	800902c <osDelay>
 8000ebe:	e7fb      	b.n	8000eb8 <StartDefaultTask+0x8>

08000ec0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d101      	bne.n	8000ed6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ed2:	f000 fca7 	bl	8001824 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ed6:	bf00      	nop
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	40010000 	.word	0x40010000

08000ee4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee8:	b672      	cpsid	i
}
 8000eea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eec:	e7fe      	b.n	8000eec <Error_Handler+0x8>
	...

08000ef0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef6:	4b0c      	ldr	r3, [pc, #48]	; (8000f28 <HAL_MspInit+0x38>)
 8000ef8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000efc:	4a0a      	ldr	r2, [pc, #40]	; (8000f28 <HAL_MspInit+0x38>)
 8000efe:	f043 0302 	orr.w	r3, r3, #2
 8000f02:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000f06:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <HAL_MspInit+0x38>)
 8000f08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f0c:	f003 0302 	and.w	r3, r3, #2
 8000f10:	607b      	str	r3, [r7, #4]
 8000f12:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f14:	2200      	movs	r2, #0
 8000f16:	210f      	movs	r1, #15
 8000f18:	f06f 0001 	mvn.w	r0, #1
 8000f1c:	f000 fe98 	bl	8001c50 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	58024400 	.word	0x58024400

08000f2c <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08c      	sub	sp, #48	; 0x30
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f34:	f107 031c 	add.w	r3, r7, #28
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
 8000f40:	60da      	str	r2, [r3, #12]
 8000f42:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a52      	ldr	r2, [pc, #328]	; (8001094 <HAL_COMP_MspInit+0x168>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d153      	bne.n	8000ff6 <HAL_COMP_MspInit+0xca>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_COMP12_CLK_ENABLED++;
 8000f4e:	4b52      	ldr	r3, [pc, #328]	; (8001098 <HAL_COMP_MspInit+0x16c>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	3301      	adds	r3, #1
 8000f54:	4a50      	ldr	r2, [pc, #320]	; (8001098 <HAL_COMP_MspInit+0x16c>)
 8000f56:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 8000f58:	4b4f      	ldr	r3, [pc, #316]	; (8001098 <HAL_COMP_MspInit+0x16c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d10e      	bne.n	8000f7e <HAL_COMP_MspInit+0x52>
      __HAL_RCC_COMP12_CLK_ENABLE();
 8000f60:	4b4e      	ldr	r3, [pc, #312]	; (800109c <HAL_COMP_MspInit+0x170>)
 8000f62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f66:	4a4d      	ldr	r2, [pc, #308]	; (800109c <HAL_COMP_MspInit+0x170>)
 8000f68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f6c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000f70:	4b4a      	ldr	r3, [pc, #296]	; (800109c <HAL_COMP_MspInit+0x170>)
 8000f72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f7a:	61bb      	str	r3, [r7, #24]
 8000f7c:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7e:	4b47      	ldr	r3, [pc, #284]	; (800109c <HAL_COMP_MspInit+0x170>)
 8000f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f84:	4a45      	ldr	r2, [pc, #276]	; (800109c <HAL_COMP_MspInit+0x170>)
 8000f86:	f043 0302 	orr.w	r3, r3, #2
 8000f8a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f8e:	4b43      	ldr	r3, [pc, #268]	; (800109c <HAL_COMP_MspInit+0x170>)
 8000f90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f94:	f003 0302 	and.w	r3, r3, #2
 8000f98:	617b      	str	r3, [r7, #20]
 8000f9a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f9c:	4b3f      	ldr	r3, [pc, #252]	; (800109c <HAL_COMP_MspInit+0x170>)
 8000f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fa2:	4a3e      	ldr	r2, [pc, #248]	; (800109c <HAL_COMP_MspInit+0x170>)
 8000fa4:	f043 0310 	orr.w	r3, r3, #16
 8000fa8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fac:	4b3b      	ldr	r3, [pc, #236]	; (800109c <HAL_COMP_MspInit+0x170>)
 8000fae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fb2:	f003 0310 	and.w	r3, r3, #16
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB1     ------> COMP1_INM
    PB2     ------> COMP1_INP
    PE12     ------> COMP1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|COMP1_INP_LINE1_VIDEO_Pin;
 8000fba:	2306      	movs	r3, #6
 8000fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc6:	f107 031c 	add.w	r3, r7, #28
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4834      	ldr	r0, [pc, #208]	; (80010a0 <HAL_COMP_MspInit+0x174>)
 8000fce:	f002 ff3d 	bl	8003e4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000fd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP1;
 8000fe4:	230d      	movs	r3, #13
 8000fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fe8:	f107 031c 	add.w	r3, r7, #28
 8000fec:	4619      	mov	r1, r3
 8000fee:	482d      	ldr	r0, [pc, #180]	; (80010a4 <HAL_COMP_MspInit+0x178>)
 8000ff0:	f002 ff2c 	bl	8003e4c <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 8000ff4:	e049      	b.n	800108a <HAL_COMP_MspInit+0x15e>
  else if(hcomp->Instance==COMP2)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a2b      	ldr	r2, [pc, #172]	; (80010a8 <HAL_COMP_MspInit+0x17c>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d144      	bne.n	800108a <HAL_COMP_MspInit+0x15e>
    HAL_RCC_COMP12_CLK_ENABLED++;
 8001000:	4b25      	ldr	r3, [pc, #148]	; (8001098 <HAL_COMP_MspInit+0x16c>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	3301      	adds	r3, #1
 8001006:	4a24      	ldr	r2, [pc, #144]	; (8001098 <HAL_COMP_MspInit+0x16c>)
 8001008:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 800100a:	4b23      	ldr	r3, [pc, #140]	; (8001098 <HAL_COMP_MspInit+0x16c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	2b01      	cmp	r3, #1
 8001010:	d10e      	bne.n	8001030 <HAL_COMP_MspInit+0x104>
      __HAL_RCC_COMP12_CLK_ENABLE();
 8001012:	4b22      	ldr	r3, [pc, #136]	; (800109c <HAL_COMP_MspInit+0x170>)
 8001014:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001018:	4a20      	ldr	r2, [pc, #128]	; (800109c <HAL_COMP_MspInit+0x170>)
 800101a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800101e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001022:	4b1e      	ldr	r3, [pc, #120]	; (800109c <HAL_COMP_MspInit+0x170>)
 8001024:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001028:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001030:	4b1a      	ldr	r3, [pc, #104]	; (800109c <HAL_COMP_MspInit+0x170>)
 8001032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001036:	4a19      	ldr	r2, [pc, #100]	; (800109c <HAL_COMP_MspInit+0x170>)
 8001038:	f043 0310 	orr.w	r3, r3, #16
 800103c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001040:	4b16      	ldr	r3, [pc, #88]	; (800109c <HAL_COMP_MspInit+0x170>)
 8001042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001046:	f003 0310 	and.w	r3, r3, #16
 800104a:	60bb      	str	r3, [r7, #8]
 800104c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|COMP2_INP_LINE2_VIDEO_Pin;
 800104e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001052:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001054:	2303      	movs	r3, #3
 8001056:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800105c:	f107 031c 	add.w	r3, r7, #28
 8001060:	4619      	mov	r1, r3
 8001062:	4810      	ldr	r0, [pc, #64]	; (80010a4 <HAL_COMP_MspInit+0x178>)
 8001064:	f002 fef2 	bl	8003e4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001068:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800106c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106e:	2302      	movs	r3, #2
 8001070:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001076:	2300      	movs	r3, #0
 8001078:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP2;
 800107a:	230d      	movs	r3, #13
 800107c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800107e:	f107 031c 	add.w	r3, r7, #28
 8001082:	4619      	mov	r1, r3
 8001084:	4807      	ldr	r0, [pc, #28]	; (80010a4 <HAL_COMP_MspInit+0x178>)
 8001086:	f002 fee1 	bl	8003e4c <HAL_GPIO_Init>
}
 800108a:	bf00      	nop
 800108c:	3730      	adds	r7, #48	; 0x30
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	5800380c 	.word	0x5800380c
 8001098:	240000f0 	.word	0x240000f0
 800109c:	58024400 	.word	0x58024400
 80010a0:	58020400 	.word	0x58020400
 80010a4:	58021000 	.word	0x58021000
 80010a8:	58003810 	.word	0x58003810

080010ac <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08e      	sub	sp, #56	; 0x38
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a59      	ldr	r2, [pc, #356]	; (8001230 <HAL_ETH_MspInit+0x184>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	f040 80ab 	bne.w	8001226 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80010d0:	4b58      	ldr	r3, [pc, #352]	; (8001234 <HAL_ETH_MspInit+0x188>)
 80010d2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80010d6:	4a57      	ldr	r2, [pc, #348]	; (8001234 <HAL_ETH_MspInit+0x188>)
 80010d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010dc:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80010e0:	4b54      	ldr	r3, [pc, #336]	; (8001234 <HAL_ETH_MspInit+0x188>)
 80010e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80010e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80010ea:	623b      	str	r3, [r7, #32]
 80010ec:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80010ee:	4b51      	ldr	r3, [pc, #324]	; (8001234 <HAL_ETH_MspInit+0x188>)
 80010f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80010f4:	4a4f      	ldr	r2, [pc, #316]	; (8001234 <HAL_ETH_MspInit+0x188>)
 80010f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010fa:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80010fe:	4b4d      	ldr	r3, [pc, #308]	; (8001234 <HAL_ETH_MspInit+0x188>)
 8001100:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001104:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001108:	61fb      	str	r3, [r7, #28]
 800110a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800110c:	4b49      	ldr	r3, [pc, #292]	; (8001234 <HAL_ETH_MspInit+0x188>)
 800110e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001112:	4a48      	ldr	r2, [pc, #288]	; (8001234 <HAL_ETH_MspInit+0x188>)
 8001114:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001118:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800111c:	4b45      	ldr	r3, [pc, #276]	; (8001234 <HAL_ETH_MspInit+0x188>)
 800111e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001126:	61bb      	str	r3, [r7, #24]
 8001128:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800112a:	4b42      	ldr	r3, [pc, #264]	; (8001234 <HAL_ETH_MspInit+0x188>)
 800112c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001130:	4a40      	ldr	r2, [pc, #256]	; (8001234 <HAL_ETH_MspInit+0x188>)
 8001132:	f043 0304 	orr.w	r3, r3, #4
 8001136:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800113a:	4b3e      	ldr	r3, [pc, #248]	; (8001234 <HAL_ETH_MspInit+0x188>)
 800113c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001140:	f003 0304 	and.w	r3, r3, #4
 8001144:	617b      	str	r3, [r7, #20]
 8001146:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001148:	4b3a      	ldr	r3, [pc, #232]	; (8001234 <HAL_ETH_MspInit+0x188>)
 800114a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800114e:	4a39      	ldr	r2, [pc, #228]	; (8001234 <HAL_ETH_MspInit+0x188>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001158:	4b36      	ldr	r3, [pc, #216]	; (8001234 <HAL_ETH_MspInit+0x188>)
 800115a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001166:	4b33      	ldr	r3, [pc, #204]	; (8001234 <HAL_ETH_MspInit+0x188>)
 8001168:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800116c:	4a31      	ldr	r2, [pc, #196]	; (8001234 <HAL_ETH_MspInit+0x188>)
 800116e:	f043 0302 	orr.w	r3, r3, #2
 8001172:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001176:	4b2f      	ldr	r3, [pc, #188]	; (8001234 <HAL_ETH_MspInit+0x188>)
 8001178:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800117c:	f003 0302 	and.w	r3, r3, #2
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001184:	4b2b      	ldr	r3, [pc, #172]	; (8001234 <HAL_ETH_MspInit+0x188>)
 8001186:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800118a:	4a2a      	ldr	r2, [pc, #168]	; (8001234 <HAL_ETH_MspInit+0x188>)
 800118c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001190:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001194:	4b27      	ldr	r3, [pc, #156]	; (8001234 <HAL_ETH_MspInit+0x188>)
 8001196:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800119a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80011a2:	2332      	movs	r3, #50	; 0x32
 80011a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a6:	2302      	movs	r3, #2
 80011a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	2300      	movs	r3, #0
 80011b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011b2:	230b      	movs	r3, #11
 80011b4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011ba:	4619      	mov	r1, r3
 80011bc:	481e      	ldr	r0, [pc, #120]	; (8001238 <HAL_ETH_MspInit+0x18c>)
 80011be:	f002 fe45 	bl	8003e4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80011c2:	2386      	movs	r3, #134	; 0x86
 80011c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c6:	2302      	movs	r3, #2
 80011c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ce:	2300      	movs	r3, #0
 80011d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011d2:	230b      	movs	r3, #11
 80011d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011da:	4619      	mov	r1, r3
 80011dc:	4817      	ldr	r0, [pc, #92]	; (800123c <HAL_ETH_MspInit+0x190>)
 80011de:	f002 fe35 	bl	8003e4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80011e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e8:	2302      	movs	r3, #2
 80011ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2300      	movs	r3, #0
 80011f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011f4:	230b      	movs	r3, #11
 80011f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80011f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011fc:	4619      	mov	r1, r3
 80011fe:	4810      	ldr	r0, [pc, #64]	; (8001240 <HAL_ETH_MspInit+0x194>)
 8001200:	f002 fe24 	bl	8003e4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001204:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001208:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120a:	2302      	movs	r3, #2
 800120c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001212:	2300      	movs	r3, #0
 8001214:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001216:	230b      	movs	r3, #11
 8001218:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800121a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800121e:	4619      	mov	r1, r3
 8001220:	4808      	ldr	r0, [pc, #32]	; (8001244 <HAL_ETH_MspInit+0x198>)
 8001222:	f002 fe13 	bl	8003e4c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001226:	bf00      	nop
 8001228:	3738      	adds	r7, #56	; 0x38
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40028000 	.word	0x40028000
 8001234:	58024400 	.word	0x58024400
 8001238:	58020800 	.word	0x58020800
 800123c:	58020000 	.word	0x58020000
 8001240:	58020400 	.word	0x58020400
 8001244:	58021800 	.word	0x58021800

08001248 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001258:	d117      	bne.n	800128a <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800125a:	4b30      	ldr	r3, [pc, #192]	; (800131c <HAL_TIM_Base_MspInit+0xd4>)
 800125c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001260:	4a2e      	ldr	r2, [pc, #184]	; (800131c <HAL_TIM_Base_MspInit+0xd4>)
 8001262:	f043 0301 	orr.w	r3, r3, #1
 8001266:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800126a:	4b2c      	ldr	r3, [pc, #176]	; (800131c <HAL_TIM_Base_MspInit+0xd4>)
 800126c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001270:	f003 0301 	and.w	r3, r3, #1
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001278:	2200      	movs	r2, #0
 800127a:	2105      	movs	r1, #5
 800127c:	201c      	movs	r0, #28
 800127e:	f000 fce7 	bl	8001c50 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001282:	201c      	movs	r0, #28
 8001284:	f000 fcfe 	bl	8001c84 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001288:	e043      	b.n	8001312 <HAL_TIM_Base_MspInit+0xca>
  else if(htim_base->Instance==TIM17)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a24      	ldr	r2, [pc, #144]	; (8001320 <HAL_TIM_Base_MspInit+0xd8>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d13e      	bne.n	8001312 <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001294:	4b21      	ldr	r3, [pc, #132]	; (800131c <HAL_TIM_Base_MspInit+0xd4>)
 8001296:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800129a:	4a20      	ldr	r2, [pc, #128]	; (800131c <HAL_TIM_Base_MspInit+0xd4>)
 800129c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012a0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80012a4:	4b1d      	ldr	r3, [pc, #116]	; (800131c <HAL_TIM_Base_MspInit+0xd4>)
 80012a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80012aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012ae:	60bb      	str	r3, [r7, #8]
 80012b0:	68bb      	ldr	r3, [r7, #8]
    hdma_tim17_up.Instance = DMA1_Stream1;
 80012b2:	4b1c      	ldr	r3, [pc, #112]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 80012b4:	4a1c      	ldr	r2, [pc, #112]	; (8001328 <HAL_TIM_Base_MspInit+0xe0>)
 80012b6:	601a      	str	r2, [r3, #0]
    hdma_tim17_up.Init.Request = DMA_REQUEST_TIM17_UP;
 80012b8:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 80012ba:	2270      	movs	r2, #112	; 0x70
 80012bc:	605a      	str	r2, [r3, #4]
    hdma_tim17_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012be:	4b19      	ldr	r3, [pc, #100]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	609a      	str	r2, [r3, #8]
    hdma_tim17_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80012c4:	4b17      	ldr	r3, [pc, #92]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	60da      	str	r2, [r3, #12]
    hdma_tim17_up.Init.MemInc = DMA_MINC_ENABLE;
 80012ca:	4b16      	ldr	r3, [pc, #88]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 80012cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012d0:	611a      	str	r2, [r3, #16]
    hdma_tim17_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80012d2:	4b14      	ldr	r3, [pc, #80]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 80012d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012d8:	615a      	str	r2, [r3, #20]
    hdma_tim17_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80012da:	4b12      	ldr	r3, [pc, #72]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 80012dc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012e0:	619a      	str	r2, [r3, #24]
    hdma_tim17_up.Init.Mode = DMA_CIRCULAR;
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 80012e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012e8:	61da      	str	r2, [r3, #28]
    hdma_tim17_up.Init.Priority = DMA_PRIORITY_LOW;
 80012ea:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	621a      	str	r2, [r3, #32]
    hdma_tim17_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012f0:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim17_up) != HAL_OK)
 80012f6:	480b      	ldr	r0, [pc, #44]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 80012f8:	f000 fcd2 	bl	8001ca0 <HAL_DMA_Init>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <HAL_TIM_Base_MspInit+0xbe>
      Error_Handler();
 8001302:	f7ff fdef 	bl	8000ee4 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim17_up);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a06      	ldr	r2, [pc, #24]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 800130a:	621a      	str	r2, [r3, #32]
 800130c:	4a05      	ldr	r2, [pc, #20]	; (8001324 <HAL_TIM_Base_MspInit+0xdc>)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001312:	bf00      	nop
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	58024400 	.word	0x58024400
 8001320:	40014800 	.word	0x40014800
 8001324:	24008fcc 	.word	0x24008fcc
 8001328:	40020028 	.word	0x40020028

0800132c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b088      	sub	sp, #32
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 030c 	add.w	r3, r7, #12
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM17)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a13      	ldr	r2, [pc, #76]	; (8001398 <HAL_TIM_MspPostInit+0x6c>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d11f      	bne.n	800138e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800134e:	4b13      	ldr	r3, [pc, #76]	; (800139c <HAL_TIM_MspPostInit+0x70>)
 8001350:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001354:	4a11      	ldr	r2, [pc, #68]	; (800139c <HAL_TIM_MspPostInit+0x70>)
 8001356:	f043 0302 	orr.w	r3, r3, #2
 800135a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800135e:	4b0f      	ldr	r3, [pc, #60]	; (800139c <HAL_TIM_MspPostInit+0x70>)
 8001360:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001364:	f003 0302 	and.w	r3, r3, #2
 8001368:	60bb      	str	r3, [r7, #8]
 800136a:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PB9     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = TIM17_CH1_LINE_CLK_Pin;
 800136c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001370:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001372:	2302      	movs	r3, #2
 8001374:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	2300      	movs	r3, #0
 8001378:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137a:	2300      	movs	r3, #0
 800137c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 800137e:	2301      	movs	r3, #1
 8001380:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TIM17_CH1_LINE_CLK_GPIO_Port, &GPIO_InitStruct);
 8001382:	f107 030c 	add.w	r3, r7, #12
 8001386:	4619      	mov	r1, r3
 8001388:	4805      	ldr	r0, [pc, #20]	; (80013a0 <HAL_TIM_MspPostInit+0x74>)
 800138a:	f002 fd5f 	bl	8003e4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800138e:	bf00      	nop
 8001390:	3720      	adds	r7, #32
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40014800 	.word	0x40014800
 800139c:	58024400 	.word	0x58024400
 80013a0:	58020400 	.word	0x58020400

080013a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b0b8      	sub	sp, #224	; 0xe0
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013bc:	f107 0318 	add.w	r3, r7, #24
 80013c0:	22b4      	movs	r2, #180	; 0xb4
 80013c2:	2100      	movs	r1, #0
 80013c4:	4618      	mov	r0, r3
 80013c6:	f00a fadb 	bl	800b980 <memset>
  if(huart->Instance==USART1)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a54      	ldr	r2, [pc, #336]	; (8001520 <HAL_UART_MspInit+0x17c>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d158      	bne.n	8001486 <HAL_UART_MspInit+0xe2>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80013d4:	2301      	movs	r3, #1
 80013d6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80013d8:	2300      	movs	r3, #0
 80013da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013de:	f107 0318 	add.w	r3, r7, #24
 80013e2:	4618      	mov	r0, r3
 80013e4:	f003 fef4 	bl	80051d0 <HAL_RCCEx_PeriphCLKConfig>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80013ee:	f7ff fd79 	bl	8000ee4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013f2:	4b4c      	ldr	r3, [pc, #304]	; (8001524 <HAL_UART_MspInit+0x180>)
 80013f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80013f8:	4a4a      	ldr	r2, [pc, #296]	; (8001524 <HAL_UART_MspInit+0x180>)
 80013fa:	f043 0310 	orr.w	r3, r3, #16
 80013fe:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001402:	4b48      	ldr	r3, [pc, #288]	; (8001524 <HAL_UART_MspInit+0x180>)
 8001404:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001408:	f003 0310 	and.w	r3, r3, #16
 800140c:	617b      	str	r3, [r7, #20]
 800140e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001410:	4b44      	ldr	r3, [pc, #272]	; (8001524 <HAL_UART_MspInit+0x180>)
 8001412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001416:	4a43      	ldr	r2, [pc, #268]	; (8001524 <HAL_UART_MspInit+0x180>)
 8001418:	f043 0302 	orr.w	r3, r3, #2
 800141c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001420:	4b40      	ldr	r3, [pc, #256]	; (8001524 <HAL_UART_MspInit+0x180>)
 8001422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	613b      	str	r3, [r7, #16]
 800142c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800142e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001432:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001436:	2302      	movs	r3, #2
 8001438:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001442:	2300      	movs	r3, #0
 8001444:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001448:	2304      	movs	r3, #4
 800144a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800144e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001452:	4619      	mov	r1, r3
 8001454:	4834      	ldr	r0, [pc, #208]	; (8001528 <HAL_UART_MspInit+0x184>)
 8001456:	f002 fcf9 	bl	8003e4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800145a:	2340      	movs	r3, #64	; 0x40
 800145c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001460:	2302      	movs	r3, #2
 8001462:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146c:	2300      	movs	r3, #0
 800146e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001472:	2307      	movs	r3, #7
 8001474:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001478:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800147c:	4619      	mov	r1, r3
 800147e:	482a      	ldr	r0, [pc, #168]	; (8001528 <HAL_UART_MspInit+0x184>)
 8001480:	f002 fce4 	bl	8003e4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001484:	e047      	b.n	8001516 <HAL_UART_MspInit+0x172>
  else if(huart->Instance==USART3)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a28      	ldr	r2, [pc, #160]	; (800152c <HAL_UART_MspInit+0x188>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d142      	bne.n	8001516 <HAL_UART_MspInit+0x172>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001490:	2302      	movs	r3, #2
 8001492:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001494:	2300      	movs	r3, #0
 8001496:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800149a:	f107 0318 	add.w	r3, r7, #24
 800149e:	4618      	mov	r0, r3
 80014a0:	f003 fe96 	bl	80051d0 <HAL_RCCEx_PeriphCLKConfig>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <HAL_UART_MspInit+0x10a>
      Error_Handler();
 80014aa:	f7ff fd1b 	bl	8000ee4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80014ae:	4b1d      	ldr	r3, [pc, #116]	; (8001524 <HAL_UART_MspInit+0x180>)
 80014b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80014b4:	4a1b      	ldr	r2, [pc, #108]	; (8001524 <HAL_UART_MspInit+0x180>)
 80014b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014ba:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80014be:	4b19      	ldr	r3, [pc, #100]	; (8001524 <HAL_UART_MspInit+0x180>)
 80014c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80014c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014cc:	4b15      	ldr	r3, [pc, #84]	; (8001524 <HAL_UART_MspInit+0x180>)
 80014ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014d2:	4a14      	ldr	r2, [pc, #80]	; (8001524 <HAL_UART_MspInit+0x180>)
 80014d4:	f043 0308 	orr.w	r3, r3, #8
 80014d8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <HAL_UART_MspInit+0x180>)
 80014de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014e2:	f003 0308 	and.w	r3, r3, #8
 80014e6:	60bb      	str	r3, [r7, #8]
 80014e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 80014ea:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014ee:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f2:	2302      	movs	r3, #2
 80014f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f8:	2300      	movs	r3, #0
 80014fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fe:	2300      	movs	r3, #0
 8001500:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001504:	2307      	movs	r3, #7
 8001506:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800150a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800150e:	4619      	mov	r1, r3
 8001510:	4807      	ldr	r0, [pc, #28]	; (8001530 <HAL_UART_MspInit+0x18c>)
 8001512:	f002 fc9b 	bl	8003e4c <HAL_GPIO_Init>
}
 8001516:	bf00      	nop
 8001518:	37e0      	adds	r7, #224	; 0xe0
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40011000 	.word	0x40011000
 8001524:	58024400 	.word	0x58024400
 8001528:	58020400 	.word	0x58020400
 800152c:	40004800 	.word	0x40004800
 8001530:	58020c00 	.word	0x58020c00

08001534 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08e      	sub	sp, #56	; 0x38
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2b0f      	cmp	r3, #15
 8001540:	d844      	bhi.n	80015cc <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 8001542:	2200      	movs	r2, #0
 8001544:	6879      	ldr	r1, [r7, #4]
 8001546:	2019      	movs	r0, #25
 8001548:	f000 fb82 	bl	8001c50 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800154c:	2019      	movs	r0, #25
 800154e:	f000 fb99 	bl	8001c84 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8001552:	4a24      	ldr	r2, [pc, #144]	; (80015e4 <HAL_InitTick+0xb0>)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001558:	4b23      	ldr	r3, [pc, #140]	; (80015e8 <HAL_InitTick+0xb4>)
 800155a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800155e:	4a22      	ldr	r2, [pc, #136]	; (80015e8 <HAL_InitTick+0xb4>)
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001568:	4b1f      	ldr	r3, [pc, #124]	; (80015e8 <HAL_InitTick+0xb4>)
 800156a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001576:	f107 020c 	add.w	r2, r7, #12
 800157a:	f107 0310 	add.w	r3, r7, #16
 800157e:	4611      	mov	r1, r2
 8001580:	4618      	mov	r0, r3
 8001582:	f003 fde3 	bl	800514c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */

  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001586:	f003 fdcb 	bl	8005120 <HAL_RCC_GetPCLK2Freq>
 800158a:	4603      	mov	r3, r0
 800158c:	005b      	lsls	r3, r3, #1
 800158e:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001592:	4a16      	ldr	r2, [pc, #88]	; (80015ec <HAL_InitTick+0xb8>)
 8001594:	fba2 2303 	umull	r2, r3, r2, r3
 8001598:	0c9b      	lsrs	r3, r3, #18
 800159a:	3b01      	subs	r3, #1
 800159c:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800159e:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <HAL_InitTick+0xbc>)
 80015a0:	4a14      	ldr	r2, [pc, #80]	; (80015f4 <HAL_InitTick+0xc0>)
 80015a2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <HAL_InitTick+0xbc>)
 80015a6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015aa:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80015ac:	4a10      	ldr	r2, [pc, #64]	; (80015f0 <HAL_InitTick+0xbc>)
 80015ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015b0:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80015b2:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <HAL_InitTick+0xbc>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b8:	4b0d      	ldr	r3, [pc, #52]	; (80015f0 <HAL_InitTick+0xbc>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80015be:	480c      	ldr	r0, [pc, #48]	; (80015f0 <HAL_InitTick+0xbc>)
 80015c0:	f005 f922 	bl	8006808 <HAL_TIM_Base_Init>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d107      	bne.n	80015da <HAL_InitTick+0xa6>
 80015ca:	e001      	b.n	80015d0 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e005      	b.n	80015dc <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80015d0:	4807      	ldr	r0, [pc, #28]	; (80015f0 <HAL_InitTick+0xbc>)
 80015d2:	f005 f971 	bl	80068b8 <HAL_TIM_Base_Start_IT>
 80015d6:	4603      	mov	r3, r0
 80015d8:	e000      	b.n	80015dc <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3738      	adds	r7, #56	; 0x38
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	24000008 	.word	0x24000008
 80015e8:	58024400 	.word	0x58024400
 80015ec:	431bde83 	.word	0x431bde83
 80015f0:	2400914c 	.word	0x2400914c
 80015f4:	40010000 	.word	0x40010000

080015f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015fc:	e7fe      	b.n	80015fc <NMI_Handler+0x4>

080015fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015fe:	b480      	push	{r7}
 8001600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001602:	e7fe      	b.n	8001602 <HardFault_Handler+0x4>

08001604 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001608:	e7fe      	b.n	8001608 <MemManage_Handler+0x4>

0800160a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800160e:	e7fe      	b.n	800160e <BusFault_Handler+0x4>

08001610 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001614:	e7fe      	b.n	8001614 <UsageFault_Handler+0x4>

08001616 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr

08001624 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_up);
 8001628:	4802      	ldr	r0, [pc, #8]	; (8001634 <DMA1_Stream1_IRQHandler+0x10>)
 800162a:	f000 fe93 	bl	8002354 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	24008fcc 	.word	0x24008fcc

08001638 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800163c:	4802      	ldr	r0, [pc, #8]	; (8001648 <TIM1_UP_IRQHandler+0x10>)
 800163e:	f005 fa22 	bl	8006a86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	2400914c 	.word	0x2400914c

0800164c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001650:	4802      	ldr	r0, [pc, #8]	; (800165c <TIM2_IRQHandler+0x10>)
 8001652:	f005 fa18 	bl	8006a86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	24009044 	.word	0x24009044

08001660 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001664:	4b34      	ldr	r3, [pc, #208]	; (8001738 <SystemInit+0xd8>)
 8001666:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800166a:	4a33      	ldr	r2, [pc, #204]	; (8001738 <SystemInit+0xd8>)
 800166c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001670:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001674:	4b31      	ldr	r3, [pc, #196]	; (800173c <SystemInit+0xdc>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f003 030f 	and.w	r3, r3, #15
 800167c:	2b06      	cmp	r3, #6
 800167e:	d807      	bhi.n	8001690 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001680:	4b2e      	ldr	r3, [pc, #184]	; (800173c <SystemInit+0xdc>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f023 030f 	bic.w	r3, r3, #15
 8001688:	4a2c      	ldr	r2, [pc, #176]	; (800173c <SystemInit+0xdc>)
 800168a:	f043 0307 	orr.w	r3, r3, #7
 800168e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001690:	4b2b      	ldr	r3, [pc, #172]	; (8001740 <SystemInit+0xe0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a2a      	ldr	r2, [pc, #168]	; (8001740 <SystemInit+0xe0>)
 8001696:	f043 0301 	orr.w	r3, r3, #1
 800169a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800169c:	4b28      	ldr	r3, [pc, #160]	; (8001740 <SystemInit+0xe0>)
 800169e:	2200      	movs	r2, #0
 80016a0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80016a2:	4b27      	ldr	r3, [pc, #156]	; (8001740 <SystemInit+0xe0>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	4926      	ldr	r1, [pc, #152]	; (8001740 <SystemInit+0xe0>)
 80016a8:	4b26      	ldr	r3, [pc, #152]	; (8001744 <SystemInit+0xe4>)
 80016aa:	4013      	ands	r3, r2
 80016ac:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80016ae:	4b23      	ldr	r3, [pc, #140]	; (800173c <SystemInit+0xdc>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 0308 	and.w	r3, r3, #8
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d007      	beq.n	80016ca <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80016ba:	4b20      	ldr	r3, [pc, #128]	; (800173c <SystemInit+0xdc>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f023 030f 	bic.w	r3, r3, #15
 80016c2:	4a1e      	ldr	r2, [pc, #120]	; (800173c <SystemInit+0xdc>)
 80016c4:	f043 0307 	orr.w	r3, r3, #7
 80016c8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80016ca:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <SystemInit+0xe0>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80016d0:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <SystemInit+0xe0>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80016d6:	4b1a      	ldr	r3, [pc, #104]	; (8001740 <SystemInit+0xe0>)
 80016d8:	2200      	movs	r2, #0
 80016da:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80016dc:	4b18      	ldr	r3, [pc, #96]	; (8001740 <SystemInit+0xe0>)
 80016de:	4a1a      	ldr	r2, [pc, #104]	; (8001748 <SystemInit+0xe8>)
 80016e0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80016e2:	4b17      	ldr	r3, [pc, #92]	; (8001740 <SystemInit+0xe0>)
 80016e4:	4a19      	ldr	r2, [pc, #100]	; (800174c <SystemInit+0xec>)
 80016e6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80016e8:	4b15      	ldr	r3, [pc, #84]	; (8001740 <SystemInit+0xe0>)
 80016ea:	4a19      	ldr	r2, [pc, #100]	; (8001750 <SystemInit+0xf0>)
 80016ec:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80016ee:	4b14      	ldr	r3, [pc, #80]	; (8001740 <SystemInit+0xe0>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80016f4:	4b12      	ldr	r3, [pc, #72]	; (8001740 <SystemInit+0xe0>)
 80016f6:	4a16      	ldr	r2, [pc, #88]	; (8001750 <SystemInit+0xf0>)
 80016f8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80016fa:	4b11      	ldr	r3, [pc, #68]	; (8001740 <SystemInit+0xe0>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001700:	4b0f      	ldr	r3, [pc, #60]	; (8001740 <SystemInit+0xe0>)
 8001702:	4a13      	ldr	r2, [pc, #76]	; (8001750 <SystemInit+0xf0>)
 8001704:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001706:	4b0e      	ldr	r3, [pc, #56]	; (8001740 <SystemInit+0xe0>)
 8001708:	2200      	movs	r2, #0
 800170a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800170c:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <SystemInit+0xe0>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a0b      	ldr	r2, [pc, #44]	; (8001740 <SystemInit+0xe0>)
 8001712:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001716:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001718:	4b09      	ldr	r3, [pc, #36]	; (8001740 <SystemInit+0xe0>)
 800171a:	2200      	movs	r2, #0
 800171c:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800171e:	4b0d      	ldr	r3, [pc, #52]	; (8001754 <SystemInit+0xf4>)
 8001720:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001724:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001726:	4b04      	ldr	r3, [pc, #16]	; (8001738 <SystemInit+0xd8>)
 8001728:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800172c:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800172e:	bf00      	nop
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	e000ed00 	.word	0xe000ed00
 800173c:	52002000 	.word	0x52002000
 8001740:	58024400 	.word	0x58024400
 8001744:	eaf6ed7f 	.word	0xeaf6ed7f
 8001748:	02020200 	.word	0x02020200
 800174c:	01ff0000 	.word	0x01ff0000
 8001750:	01010280 	.word	0x01010280
 8001754:	52004000 	.word	0x52004000

08001758 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001758:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001790 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800175c:	f7ff ff80 	bl	8001660 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001760:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001762:	e003      	b.n	800176c <LoopCopyDataInit>

08001764 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001764:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8001766:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001768:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800176a:	3104      	adds	r1, #4

0800176c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800176c:	480a      	ldr	r0, [pc, #40]	; (8001798 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800176e:	4b0b      	ldr	r3, [pc, #44]	; (800179c <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8001770:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001772:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001774:	d3f6      	bcc.n	8001764 <CopyDataInit>
  ldr  r2, =_sbss
 8001776:	4a0a      	ldr	r2, [pc, #40]	; (80017a0 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8001778:	e002      	b.n	8001780 <LoopFillZerobss>

0800177a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800177a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800177c:	f842 3b04 	str.w	r3, [r2], #4

08001780 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001780:	4b08      	ldr	r3, [pc, #32]	; (80017a4 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8001782:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001784:	d3f9      	bcc.n	800177a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001786:	f00a f8c9 	bl	800b91c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800178a:	f7fe ff3d 	bl	8000608 <main>
  bx  lr    
 800178e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001790:	24050000 	.word	0x24050000
  ldr  r3, =_sidata
 8001794:	0800ba40 	.word	0x0800ba40
  ldr  r0, =_sdata
 8001798:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 800179c:	24000014 	.word	0x24000014
  ldr  r2, =_sbss
 80017a0:	240000d4 	.word	0x240000d4
  ldr  r3, = _ebss
 80017a4:	240091dc 	.word	0x240091dc

080017a8 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017a8:	e7fe      	b.n	80017a8 <ADC3_IRQHandler>
	...

080017ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017b2:	2003      	movs	r0, #3
 80017b4:	f000 fa41 	bl	8001c3a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80017b8:	f003 faf2 	bl	8004da0 <HAL_RCC_GetSysClockFreq>
 80017bc:	4602      	mov	r2, r0
 80017be:	4b15      	ldr	r3, [pc, #84]	; (8001814 <HAL_Init+0x68>)
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	0a1b      	lsrs	r3, r3, #8
 80017c4:	f003 030f 	and.w	r3, r3, #15
 80017c8:	4913      	ldr	r1, [pc, #76]	; (8001818 <HAL_Init+0x6c>)
 80017ca:	5ccb      	ldrb	r3, [r1, r3]
 80017cc:	f003 031f 	and.w	r3, r3, #31
 80017d0:	fa22 f303 	lsr.w	r3, r2, r3
 80017d4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80017d6:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <HAL_Init+0x68>)
 80017d8:	699b      	ldr	r3, [r3, #24]
 80017da:	f003 030f 	and.w	r3, r3, #15
 80017de:	4a0e      	ldr	r2, [pc, #56]	; (8001818 <HAL_Init+0x6c>)
 80017e0:	5cd3      	ldrb	r3, [r2, r3]
 80017e2:	f003 031f 	and.w	r3, r3, #31
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	fa22 f303 	lsr.w	r3, r2, r3
 80017ec:	4a0b      	ldr	r2, [pc, #44]	; (800181c <HAL_Init+0x70>)
 80017ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80017f0:	4a0b      	ldr	r2, [pc, #44]	; (8001820 <HAL_Init+0x74>)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017f6:	2000      	movs	r0, #0
 80017f8:	f7ff fe9c 	bl	8001534 <HAL_InitTick>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e002      	b.n	800180c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001806:	f7ff fb73 	bl	8000ef0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800180a:	2300      	movs	r3, #0
}
 800180c:	4618      	mov	r0, r3
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	58024400 	.word	0x58024400
 8001818:	0800b9f0 	.word	0x0800b9f0
 800181c:	24000004 	.word	0x24000004
 8001820:	24000000 	.word	0x24000000

08001824 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001828:	4b06      	ldr	r3, [pc, #24]	; (8001844 <HAL_IncTick+0x20>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	461a      	mov	r2, r3
 800182e:	4b06      	ldr	r3, [pc, #24]	; (8001848 <HAL_IncTick+0x24>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4413      	add	r3, r2
 8001834:	4a04      	ldr	r2, [pc, #16]	; (8001848 <HAL_IncTick+0x24>)
 8001836:	6013      	str	r3, [r2, #0]
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	2400000c 	.word	0x2400000c
 8001848:	24009198 	.word	0x24009198

0800184c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  return uwTick;
 8001850:	4b03      	ldr	r3, [pc, #12]	; (8001860 <HAL_GetTick+0x14>)
 8001852:	681b      	ldr	r3, [r3, #0]
}
 8001854:	4618      	mov	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	24009198 	.word	0x24009198

08001864 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800186c:	4b06      	ldr	r3, [pc, #24]	; (8001888 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8001874:	4904      	ldr	r1, [pc, #16]	; (8001888 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4313      	orrs	r3, r2
 800187a:	604b      	str	r3, [r1, #4]
}
 800187c:	bf00      	nop
 800187e:	370c      	adds	r7, #12
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	58000400 	.word	0x58000400

0800188c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b088      	sub	sp, #32
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr ;
  uint32_t exti_line ;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8001894:	2300      	movs	r3, #0
 8001896:	60fb      	str	r3, [r7, #12]

  HAL_StatusTypeDef status = HAL_OK;
 8001898:	2300      	movs	r3, #0
 800189a:	77fb      	strb	r3, [r7, #31]
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d102      	bne.n	80018a8 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	77fb      	strb	r3, [r7, #31]
 80018a6:	e10e      	b.n	8001ac6 <HAL_COMP_Init+0x23a>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80018b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80018b6:	d102      	bne.n	80018be <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	77fb      	strb	r3, [r7, #31]
 80018bc:	e103      	b.n	8001ac6 <HAL_COMP_Init+0x23a>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d109      	bne.n	80018de <HAL_COMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2200      	movs	r2, #0
 80018ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	  
	  /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
	 /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f7ff fb27 	bl	8000f2c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0304 	and.w	r3, r3, #4
 80018e8:	61bb      	str	r3, [r7, #24]
    /*     Set BLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set HYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set POLARITY bit according to hcomp->Init.OutputPol value           */
    /*     Set POWERMODE bits according to hcomp->Init.Mode value              */
   
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691a      	ldr	r2, [r3, #16]
              hcomp->Init.NonInvertingInput  |  \
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80018f2:	431a      	orrs	r2, r3
              hcomp->Init.BlankingSrce       |  \
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	69db      	ldr	r3, [r3, #28]
              hcomp->Init.NonInvertingInput  |  \
 80018f8:	431a      	orrs	r2, r3
              hcomp->Init.Hysteresis         |  \
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	695b      	ldr	r3, [r3, #20]
              hcomp->Init.BlankingSrce       |  \
 80018fe:	431a      	orrs	r2, r3
              hcomp->Init.OutputPol          |  \
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	699b      	ldr	r3, [r3, #24]
              hcomp->Init.Hysteresis         |  \
 8001904:	431a      	orrs	r2, r3
              hcomp->Init.Mode                );
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 800190a:	4313      	orrs	r3, r2
 800190c:	617b      	str	r3, [r7, #20]
               COMP_CFGRx_INP2SEL  | COMP_CFGRx_WINMODE  | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST    |
               COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN    | COMP_CFGRx_SCALEN,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CFGR,
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	4b6e      	ldr	r3, [pc, #440]	; (8001ad0 <HAL_COMP_Init+0x244>)
 8001916:	4013      	ands	r3, r2
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	6812      	ldr	r2, [r2, #0]
 800191c:	6979      	ldr	r1, [r7, #20]
 800191e:	430b      	orrs	r3, r1
 8001920:	6013      	str	r3, [r2, #0]
#endif
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	2b10      	cmp	r3, #16
 8001928:	d108      	bne.n	800193c <HAL_COMP_Init+0xb0>
    {
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f042 0210 	orr.w	r2, r2, #16
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	e007      	b.n	800194c <HAL_COMP_Init+0xc0>
    }
    else
    {
      CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f022 0210 	bic.w	r2, r2, #16
 800194a:	601a      	str	r2, [r3, #0]
    }
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0304 	and.w	r3, r3, #4
 8001956:	2b00      	cmp	r3, #0
 8001958:	d016      	beq.n	8001988 <HAL_COMP_Init+0xfc>
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d013      	beq.n	8001988 <HAL_COMP_Init+0xfc>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.*/

     wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001960:	4b5c      	ldr	r3, [pc, #368]	; (8001ad4 <HAL_COMP_Init+0x248>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	099b      	lsrs	r3, r3, #6
 8001966:	4a5c      	ldr	r2, [pc, #368]	; (8001ad8 <HAL_COMP_Init+0x24c>)
 8001968:	fba2 2303 	umull	r2, r3, r2, r3
 800196c:	099b      	lsrs	r3, r3, #6
 800196e:	1c5a      	adds	r2, r3, #1
 8001970:	4613      	mov	r3, r2
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	4413      	add	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	60fb      	str	r3, [r7, #12]

     while(wait_loop_index != 0UL)
 800197a:	e002      	b.n	8001982 <HAL_COMP_Init+0xf6>
     {
       wait_loop_index --;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	3b01      	subs	r3, #1
 8001980:	60fb      	str	r3, [r7, #12]
     while(wait_loop_index != 0UL)
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d1f9      	bne.n	800197c <HAL_COMP_Init+0xf0>
     }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a53      	ldr	r2, [pc, #332]	; (8001adc <HAL_COMP_Init+0x250>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d102      	bne.n	8001998 <HAL_COMP_Init+0x10c>
 8001992:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001996:	e001      	b.n	800199c <HAL_COMP_Init+0x110>
 8001998:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800199c:	613b      	str	r3, [r7, #16]
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a1b      	ldr	r3, [r3, #32]
 80019a2:	f003 0303 	and.w	r3, r3, #3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d06d      	beq.n	8001a86 <HAL_COMP_Init+0x1fa>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a1b      	ldr	r3, [r3, #32]
 80019ae:	f003 0310 	and.w	r3, r3, #16
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d008      	beq.n	80019c8 <HAL_COMP_Init+0x13c>
      {
        SET_BIT(EXTI->RTSR1, exti_line);
 80019b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	600b      	str	r3, [r1, #0]
 80019c6:	e008      	b.n	80019da <HAL_COMP_Init+0x14e>
      }
      else
      {
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 80019c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	43db      	mvns	r3, r3
 80019d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019d6:	4013      	ands	r3, r2
 80019d8:	600b      	str	r3, [r1, #0]
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a1b      	ldr	r3, [r3, #32]
 80019de:	f003 0320 	and.w	r3, r3, #32
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d008      	beq.n	80019f8 <HAL_COMP_Init+0x16c>
      {
        SET_BIT(EXTI->FTSR1, exti_line);
 80019e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019ea:	685a      	ldr	r2, [r3, #4]
 80019ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	604b      	str	r3, [r1, #4]
 80019f6:	e008      	b.n	8001a0a <HAL_COMP_Init+0x17e>
      }
      else
      {
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 80019f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	43db      	mvns	r3, r3
 8001a02:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a06:	4013      	ands	r3, r2
 8001a08:	604b      	str	r3, [r1, #4]
      }
     
#if !defined (CORE_CM4)
      /* Clear COMP EXTI pending bit (if any) */
      WRITE_REG(EXTI->PR1, exti_line);
 8001a0a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6a1b      	ldr	r3, [r3, #32]
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d00a      	beq.n	8001a36 <HAL_COMP_Init+0x1aa>
      {
        SET_BIT(EXTI->EMR1, exti_line);
 8001a20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a24:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001a28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
 8001a34:	e00a      	b.n	8001a4c <HAL_COMP_Init+0x1c0>
      }
      else
      {
        CLEAR_BIT(EXTI->EMR1, exti_line);
 8001a36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a3a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	43db      	mvns	r3, r3
 8001a42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a46:	4013      	ands	r3, r2
 8001a48:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      }
      
       /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a1b      	ldr	r3, [r3, #32]
 8001a50:	f003 0301 	and.w	r3, r3, #1
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d00a      	beq.n	8001a6e <HAL_COMP_Init+0x1e2>
      {
        SET_BIT(EXTI->IMR1, exti_line);
 8001a58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a5c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001a60:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 8001a6c:	e021      	b.n	8001ab2 <HAL_COMP_Init+0x226>
      }
      else
      {
        CLEAR_BIT(EXTI->IMR1, exti_line);
 8001a6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a72:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a7e:	4013      	ands	r3, r2
 8001a80:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 8001a84:	e015      	b.n	8001ab2 <HAL_COMP_Init+0x226>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      CLEAR_BIT(EXTI->EMR1, exti_line);
 8001a86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a8a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	43db      	mvns	r3, r3
 8001a92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a96:	4013      	ands	r3, r2
 8001a98:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      
      /* Disable EXTI interrupt mode */
      CLEAR_BIT(EXTI->IMR1, exti_line);
 8001a9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aa0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	43db      	mvns	r3, r3
 8001aa8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001aac:	4013      	ands	r3, r2
 8001aae:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
    }
#endif
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d103      	bne.n	8001ac6 <HAL_COMP_Init+0x23a>
    {
     
      hcomp->State = HAL_COMP_STATE_READY;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
   
  }
  
  return status;
 8001ac6:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3720      	adds	r7, #32
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	f0e8cce1 	.word	0xf0e8cce1
 8001ad4:	24000000 	.word	0x24000000
 8001ad8:	053e2d63 	.word	0x053e2d63
 8001adc:	5800380c 	.word	0x5800380c

08001ae0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001af0:	4b0b      	ldr	r3, [pc, #44]	; (8001b20 <__NVIC_SetPriorityGrouping+0x40>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001af6:	68ba      	ldr	r2, [r7, #8]
 8001af8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001afc:	4013      	ands	r3, r2
 8001afe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b08:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <__NVIC_SetPriorityGrouping+0x44>)
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b0e:	4a04      	ldr	r2, [pc, #16]	; (8001b20 <__NVIC_SetPriorityGrouping+0x40>)
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	60d3      	str	r3, [r2, #12]
}
 8001b14:	bf00      	nop
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	e000ed00 	.word	0xe000ed00
 8001b24:	05fa0000 	.word	0x05fa0000

08001b28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b2c:	4b04      	ldr	r3, [pc, #16]	; (8001b40 <__NVIC_GetPriorityGrouping+0x18>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	0a1b      	lsrs	r3, r3, #8
 8001b32:	f003 0307 	and.w	r3, r3, #7
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	e000ed00 	.word	0xe000ed00

08001b44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	db0b      	blt.n	8001b6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	f003 021f 	and.w	r2, r3, #31
 8001b5c:	4907      	ldr	r1, [pc, #28]	; (8001b7c <__NVIC_EnableIRQ+0x38>)
 8001b5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b62:	095b      	lsrs	r3, r3, #5
 8001b64:	2001      	movs	r0, #1
 8001b66:	fa00 f202 	lsl.w	r2, r0, r2
 8001b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	e000e100 	.word	0xe000e100

08001b80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	4603      	mov	r3, r0
 8001b88:	6039      	str	r1, [r7, #0]
 8001b8a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001b8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	db0a      	blt.n	8001baa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	b2da      	uxtb	r2, r3
 8001b98:	490c      	ldr	r1, [pc, #48]	; (8001bcc <__NVIC_SetPriority+0x4c>)
 8001b9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b9e:	0112      	lsls	r2, r2, #4
 8001ba0:	b2d2      	uxtb	r2, r2
 8001ba2:	440b      	add	r3, r1
 8001ba4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ba8:	e00a      	b.n	8001bc0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	b2da      	uxtb	r2, r3
 8001bae:	4908      	ldr	r1, [pc, #32]	; (8001bd0 <__NVIC_SetPriority+0x50>)
 8001bb0:	88fb      	ldrh	r3, [r7, #6]
 8001bb2:	f003 030f 	and.w	r3, r3, #15
 8001bb6:	3b04      	subs	r3, #4
 8001bb8:	0112      	lsls	r2, r2, #4
 8001bba:	b2d2      	uxtb	r2, r2
 8001bbc:	440b      	add	r3, r1
 8001bbe:	761a      	strb	r2, [r3, #24]
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr
 8001bcc:	e000e100 	.word	0xe000e100
 8001bd0:	e000ed00 	.word	0xe000ed00

08001bd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b089      	sub	sp, #36	; 0x24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f003 0307 	and.w	r3, r3, #7
 8001be6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	f1c3 0307 	rsb	r3, r3, #7
 8001bee:	2b04      	cmp	r3, #4
 8001bf0:	bf28      	it	cs
 8001bf2:	2304      	movcs	r3, #4
 8001bf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	3304      	adds	r3, #4
 8001bfa:	2b06      	cmp	r3, #6
 8001bfc:	d902      	bls.n	8001c04 <NVIC_EncodePriority+0x30>
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	3b03      	subs	r3, #3
 8001c02:	e000      	b.n	8001c06 <NVIC_EncodePriority+0x32>
 8001c04:	2300      	movs	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c08:	f04f 32ff 	mov.w	r2, #4294967295
 8001c0c:	69bb      	ldr	r3, [r7, #24]
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	43da      	mvns	r2, r3
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	401a      	ands	r2, r3
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	fa01 f303 	lsl.w	r3, r1, r3
 8001c26:	43d9      	mvns	r1, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c2c:	4313      	orrs	r3, r2
         );
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3724      	adds	r7, #36	; 0x24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr

08001c3a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b082      	sub	sp, #8
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f7ff ff4c 	bl	8001ae0 <__NVIC_SetPriorityGrouping>
}
 8001c48:	bf00      	nop
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	60b9      	str	r1, [r7, #8]
 8001c5a:	607a      	str	r2, [r7, #4]
 8001c5c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c5e:	f7ff ff63 	bl	8001b28 <__NVIC_GetPriorityGrouping>
 8001c62:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	68b9      	ldr	r1, [r7, #8]
 8001c68:	6978      	ldr	r0, [r7, #20]
 8001c6a:	f7ff ffb3 	bl	8001bd4 <NVIC_EncodePriority>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c74:	4611      	mov	r1, r2
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff ff82 	bl	8001b80 <__NVIC_SetPriority>
}
 8001c7c:	bf00      	nop
 8001c7e:	3718      	adds	r7, #24
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff ff56 	bl	8001b44 <__NVIC_EnableIRQ>
}
 8001c98:	bf00      	nop
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001ca8:	f7ff fdd0 	bl	800184c <HAL_GetTick>
 8001cac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d101      	bne.n	8001cb8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e314      	b.n	80022e2 <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a66      	ldr	r2, [pc, #408]	; (8001e58 <HAL_DMA_Init+0x1b8>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d04a      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a65      	ldr	r2, [pc, #404]	; (8001e5c <HAL_DMA_Init+0x1bc>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d045      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a63      	ldr	r2, [pc, #396]	; (8001e60 <HAL_DMA_Init+0x1c0>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d040      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a62      	ldr	r2, [pc, #392]	; (8001e64 <HAL_DMA_Init+0x1c4>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d03b      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a60      	ldr	r2, [pc, #384]	; (8001e68 <HAL_DMA_Init+0x1c8>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d036      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a5f      	ldr	r2, [pc, #380]	; (8001e6c <HAL_DMA_Init+0x1cc>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d031      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a5d      	ldr	r2, [pc, #372]	; (8001e70 <HAL_DMA_Init+0x1d0>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d02c      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a5c      	ldr	r2, [pc, #368]	; (8001e74 <HAL_DMA_Init+0x1d4>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d027      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a5a      	ldr	r2, [pc, #360]	; (8001e78 <HAL_DMA_Init+0x1d8>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d022      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a59      	ldr	r2, [pc, #356]	; (8001e7c <HAL_DMA_Init+0x1dc>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d01d      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a57      	ldr	r2, [pc, #348]	; (8001e80 <HAL_DMA_Init+0x1e0>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d018      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a56      	ldr	r2, [pc, #344]	; (8001e84 <HAL_DMA_Init+0x1e4>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d013      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a54      	ldr	r2, [pc, #336]	; (8001e88 <HAL_DMA_Init+0x1e8>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d00e      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a53      	ldr	r2, [pc, #332]	; (8001e8c <HAL_DMA_Init+0x1ec>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d009      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a51      	ldr	r2, [pc, #324]	; (8001e90 <HAL_DMA_Init+0x1f0>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d004      	beq.n	8001d58 <HAL_DMA_Init+0xb8>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a50      	ldr	r2, [pc, #320]	; (8001e94 <HAL_DMA_Init+0x1f4>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d101      	bne.n	8001d5c <HAL_DMA_Init+0xbc>
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e000      	b.n	8001d5e <HAL_DMA_Init+0xbe>
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f000 813c 	beq.w	8001fdc <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2202      	movs	r2, #2
 8001d70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a37      	ldr	r2, [pc, #220]	; (8001e58 <HAL_DMA_Init+0x1b8>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d04a      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a36      	ldr	r2, [pc, #216]	; (8001e5c <HAL_DMA_Init+0x1bc>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d045      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a34      	ldr	r2, [pc, #208]	; (8001e60 <HAL_DMA_Init+0x1c0>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d040      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a33      	ldr	r2, [pc, #204]	; (8001e64 <HAL_DMA_Init+0x1c4>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d03b      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a31      	ldr	r2, [pc, #196]	; (8001e68 <HAL_DMA_Init+0x1c8>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d036      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a30      	ldr	r2, [pc, #192]	; (8001e6c <HAL_DMA_Init+0x1cc>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d031      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a2e      	ldr	r2, [pc, #184]	; (8001e70 <HAL_DMA_Init+0x1d0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d02c      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a2d      	ldr	r2, [pc, #180]	; (8001e74 <HAL_DMA_Init+0x1d4>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d027      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a2b      	ldr	r2, [pc, #172]	; (8001e78 <HAL_DMA_Init+0x1d8>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d022      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a2a      	ldr	r2, [pc, #168]	; (8001e7c <HAL_DMA_Init+0x1dc>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d01d      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a28      	ldr	r2, [pc, #160]	; (8001e80 <HAL_DMA_Init+0x1e0>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d018      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a27      	ldr	r2, [pc, #156]	; (8001e84 <HAL_DMA_Init+0x1e4>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d013      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a25      	ldr	r2, [pc, #148]	; (8001e88 <HAL_DMA_Init+0x1e8>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d00e      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a24      	ldr	r2, [pc, #144]	; (8001e8c <HAL_DMA_Init+0x1ec>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d009      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a22      	ldr	r2, [pc, #136]	; (8001e90 <HAL_DMA_Init+0x1f0>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d004      	beq.n	8001e14 <HAL_DMA_Init+0x174>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a21      	ldr	r2, [pc, #132]	; (8001e94 <HAL_DMA_Init+0x1f4>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d108      	bne.n	8001e26 <HAL_DMA_Init+0x186>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 0201 	bic.w	r2, r2, #1
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	e007      	b.n	8001e36 <HAL_DMA_Init+0x196>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f022 0201 	bic.w	r2, r2, #1
 8001e34:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001e36:	e02f      	b.n	8001e98 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e38:	f7ff fd08 	bl	800184c <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b05      	cmp	r3, #5
 8001e44:	d928      	bls.n	8001e98 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2220      	movs	r2, #32
 8001e4a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2203      	movs	r2, #3
 8001e50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e244      	b.n	80022e2 <HAL_DMA_Init+0x642>
 8001e58:	40020010 	.word	0x40020010
 8001e5c:	40020028 	.word	0x40020028
 8001e60:	40020040 	.word	0x40020040
 8001e64:	40020058 	.word	0x40020058
 8001e68:	40020070 	.word	0x40020070
 8001e6c:	40020088 	.word	0x40020088
 8001e70:	400200a0 	.word	0x400200a0
 8001e74:	400200b8 	.word	0x400200b8
 8001e78:	40020410 	.word	0x40020410
 8001e7c:	40020428 	.word	0x40020428
 8001e80:	40020440 	.word	0x40020440
 8001e84:	40020458 	.word	0x40020458
 8001e88:	40020470 	.word	0x40020470
 8001e8c:	40020488 	.word	0x40020488
 8001e90:	400204a0 	.word	0x400204a0
 8001e94:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0301 	and.w	r3, r3, #1
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1c8      	bne.n	8001e38 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001eae:	697a      	ldr	r2, [r7, #20]
 8001eb0:	4b84      	ldr	r3, [pc, #528]	; (80020c4 <HAL_DMA_Init+0x424>)
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001ebe:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	691b      	ldr	r3, [r3, #16]
 8001ec4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001eca:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ed6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6a1b      	ldr	r3, [r3, #32]
 8001edc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001ede:	697a      	ldr	r2, [r7, #20]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee8:	2b04      	cmp	r3, #4
 8001eea:	d107      	bne.n	8001efc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	2b28      	cmp	r3, #40	; 0x28
 8001f02:	d903      	bls.n	8001f0c <HAL_DMA_Init+0x26c>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	2b2e      	cmp	r3, #46	; 0x2e
 8001f0a:	d91f      	bls.n	8001f4c <HAL_DMA_Init+0x2ac>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	2b3e      	cmp	r3, #62	; 0x3e
 8001f12:	d903      	bls.n	8001f1c <HAL_DMA_Init+0x27c>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	2b42      	cmp	r3, #66	; 0x42
 8001f1a:	d917      	bls.n	8001f4c <HAL_DMA_Init+0x2ac>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	2b46      	cmp	r3, #70	; 0x46
 8001f22:	d903      	bls.n	8001f2c <HAL_DMA_Init+0x28c>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	2b48      	cmp	r3, #72	; 0x48
 8001f2a:	d90f      	bls.n	8001f4c <HAL_DMA_Init+0x2ac>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	2b4e      	cmp	r3, #78	; 0x4e
 8001f32:	d903      	bls.n	8001f3c <HAL_DMA_Init+0x29c>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	2b52      	cmp	r3, #82	; 0x52
 8001f3a:	d907      	bls.n	8001f4c <HAL_DMA_Init+0x2ac>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	2b73      	cmp	r3, #115	; 0x73
 8001f42:	d905      	bls.n	8001f50 <HAL_DMA_Init+0x2b0>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	2b77      	cmp	r3, #119	; 0x77
 8001f4a:	d801      	bhi.n	8001f50 <HAL_DMA_Init+0x2b0>
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e000      	b.n	8001f52 <HAL_DMA_Init+0x2b2>
 8001f50:	2300      	movs	r3, #0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f5c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	697a      	ldr	r2, [r7, #20]
 8001f64:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	695b      	ldr	r3, [r3, #20]
 8001f6c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	f023 0307 	bic.w	r3, r3, #7
 8001f74:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f84:	2b04      	cmp	r3, #4
 8001f86:	d117      	bne.n	8001fb8 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8c:	697a      	ldr	r2, [r7, #20]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d00e      	beq.n	8001fb8 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f001 f9b6 	bl	800330c <DMA_CheckFifoParam>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d008      	beq.n	8001fb8 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2240      	movs	r2, #64	; 0x40
 8001faa:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e194      	b.n	80022e2 <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	697a      	ldr	r2, [r7, #20]
 8001fbe:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f001 f8f1 	bl	80031a8 <DMA_CalcBaseAndBitshift>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fce:	f003 031f 	and.w	r3, r3, #31
 8001fd2:	223f      	movs	r2, #63	; 0x3f
 8001fd4:	409a      	lsls	r2, r3
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	e0ca      	b.n	8002172 <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a39      	ldr	r2, [pc, #228]	; (80020c8 <HAL_DMA_Init+0x428>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d022      	beq.n	800202c <HAL_DMA_Init+0x38c>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a38      	ldr	r2, [pc, #224]	; (80020cc <HAL_DMA_Init+0x42c>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d01d      	beq.n	800202c <HAL_DMA_Init+0x38c>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a36      	ldr	r2, [pc, #216]	; (80020d0 <HAL_DMA_Init+0x430>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d018      	beq.n	800202c <HAL_DMA_Init+0x38c>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a35      	ldr	r2, [pc, #212]	; (80020d4 <HAL_DMA_Init+0x434>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d013      	beq.n	800202c <HAL_DMA_Init+0x38c>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a33      	ldr	r2, [pc, #204]	; (80020d8 <HAL_DMA_Init+0x438>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d00e      	beq.n	800202c <HAL_DMA_Init+0x38c>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a32      	ldr	r2, [pc, #200]	; (80020dc <HAL_DMA_Init+0x43c>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d009      	beq.n	800202c <HAL_DMA_Init+0x38c>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a30      	ldr	r2, [pc, #192]	; (80020e0 <HAL_DMA_Init+0x440>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d004      	beq.n	800202c <HAL_DMA_Init+0x38c>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a2f      	ldr	r2, [pc, #188]	; (80020e4 <HAL_DMA_Init+0x444>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d101      	bne.n	8002030 <HAL_DMA_Init+0x390>
 800202c:	2301      	movs	r3, #1
 800202e:	e000      	b.n	8002032 <HAL_DMA_Init+0x392>
 8002030:	2300      	movs	r3, #0
 8002032:	2b00      	cmp	r3, #0
 8002034:	f000 8094 	beq.w	8002160 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a22      	ldr	r2, [pc, #136]	; (80020c8 <HAL_DMA_Init+0x428>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d021      	beq.n	8002086 <HAL_DMA_Init+0x3e6>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a21      	ldr	r2, [pc, #132]	; (80020cc <HAL_DMA_Init+0x42c>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d01c      	beq.n	8002086 <HAL_DMA_Init+0x3e6>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a1f      	ldr	r2, [pc, #124]	; (80020d0 <HAL_DMA_Init+0x430>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d017      	beq.n	8002086 <HAL_DMA_Init+0x3e6>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a1e      	ldr	r2, [pc, #120]	; (80020d4 <HAL_DMA_Init+0x434>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d012      	beq.n	8002086 <HAL_DMA_Init+0x3e6>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a1c      	ldr	r2, [pc, #112]	; (80020d8 <HAL_DMA_Init+0x438>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d00d      	beq.n	8002086 <HAL_DMA_Init+0x3e6>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a1b      	ldr	r2, [pc, #108]	; (80020dc <HAL_DMA_Init+0x43c>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d008      	beq.n	8002086 <HAL_DMA_Init+0x3e6>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a19      	ldr	r2, [pc, #100]	; (80020e0 <HAL_DMA_Init+0x440>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d003      	beq.n	8002086 <HAL_DMA_Init+0x3e6>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a18      	ldr	r2, [pc, #96]	; (80020e4 <HAL_DMA_Init+0x444>)
 8002084:	4293      	cmp	r3, r2
 8002086:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2202      	movs	r2, #2
 8002094:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80020a0:	697a      	ldr	r2, [r7, #20]
 80020a2:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <HAL_DMA_Init+0x448>)
 80020a4:	4013      	ands	r3, r2
 80020a6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	2b40      	cmp	r3, #64	; 0x40
 80020ae:	d01d      	beq.n	80020ec <HAL_DMA_Init+0x44c>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	2b80      	cmp	r3, #128	; 0x80
 80020b6:	d102      	bne.n	80020be <HAL_DMA_Init+0x41e>
 80020b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80020bc:	e017      	b.n	80020ee <HAL_DMA_Init+0x44e>
 80020be:	2300      	movs	r3, #0
 80020c0:	e015      	b.n	80020ee <HAL_DMA_Init+0x44e>
 80020c2:	bf00      	nop
 80020c4:	fe10803f 	.word	0xfe10803f
 80020c8:	58025408 	.word	0x58025408
 80020cc:	5802541c 	.word	0x5802541c
 80020d0:	58025430 	.word	0x58025430
 80020d4:	58025444 	.word	0x58025444
 80020d8:	58025458 	.word	0x58025458
 80020dc:	5802546c 	.word	0x5802546c
 80020e0:	58025480 	.word	0x58025480
 80020e4:	58025494 	.word	0x58025494
 80020e8:	fffe000f 	.word	0xfffe000f
 80020ec:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	68d2      	ldr	r2, [r2, #12]
 80020f2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80020f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80020fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	695b      	ldr	r3, [r3, #20]
 8002102:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002104:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	699b      	ldr	r3, [r3, #24]
 800210a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800210c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	69db      	ldr	r3, [r3, #28]
 8002112:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002114:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a1b      	ldr	r3, [r3, #32]
 800211a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800211c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800211e:	697a      	ldr	r2, [r7, #20]
 8002120:	4313      	orrs	r3, r2
 8002122:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	697a      	ldr	r2, [r7, #20]
 800212a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	461a      	mov	r2, r3
 8002132:	4b6e      	ldr	r3, [pc, #440]	; (80022ec <HAL_DMA_Init+0x64c>)
 8002134:	4413      	add	r3, r2
 8002136:	4a6e      	ldr	r2, [pc, #440]	; (80022f0 <HAL_DMA_Init+0x650>)
 8002138:	fba2 2303 	umull	r2, r3, r2, r3
 800213c:	091b      	lsrs	r3, r3, #4
 800213e:	009a      	lsls	r2, r3, #2
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	f001 f82f 	bl	80031a8 <DMA_CalcBaseAndBitshift>
 800214a:	4603      	mov	r3, r0
 800214c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002152:	f003 031f 	and.w	r3, r3, #31
 8002156:	2201      	movs	r2, #1
 8002158:	409a      	lsls	r2, r3
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	e008      	b.n	8002172 <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2240      	movs	r2, #64	; 0x40
 8002164:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2203      	movs	r2, #3
 800216a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e0b7      	b.n	80022e2 <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a5f      	ldr	r2, [pc, #380]	; (80022f4 <HAL_DMA_Init+0x654>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d072      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a5d      	ldr	r2, [pc, #372]	; (80022f8 <HAL_DMA_Init+0x658>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d06d      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a5c      	ldr	r2, [pc, #368]	; (80022fc <HAL_DMA_Init+0x65c>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d068      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a5a      	ldr	r2, [pc, #360]	; (8002300 <HAL_DMA_Init+0x660>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d063      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a59      	ldr	r2, [pc, #356]	; (8002304 <HAL_DMA_Init+0x664>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d05e      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a57      	ldr	r2, [pc, #348]	; (8002308 <HAL_DMA_Init+0x668>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d059      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a56      	ldr	r2, [pc, #344]	; (800230c <HAL_DMA_Init+0x66c>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d054      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a54      	ldr	r2, [pc, #336]	; (8002310 <HAL_DMA_Init+0x670>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d04f      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a53      	ldr	r2, [pc, #332]	; (8002314 <HAL_DMA_Init+0x674>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d04a      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a51      	ldr	r2, [pc, #324]	; (8002318 <HAL_DMA_Init+0x678>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d045      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a50      	ldr	r2, [pc, #320]	; (800231c <HAL_DMA_Init+0x67c>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d040      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a4e      	ldr	r2, [pc, #312]	; (8002320 <HAL_DMA_Init+0x680>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d03b      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a4d      	ldr	r2, [pc, #308]	; (8002324 <HAL_DMA_Init+0x684>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d036      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a4b      	ldr	r2, [pc, #300]	; (8002328 <HAL_DMA_Init+0x688>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d031      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a4a      	ldr	r2, [pc, #296]	; (800232c <HAL_DMA_Init+0x68c>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d02c      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a48      	ldr	r2, [pc, #288]	; (8002330 <HAL_DMA_Init+0x690>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d027      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a47      	ldr	r2, [pc, #284]	; (8002334 <HAL_DMA_Init+0x694>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d022      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a45      	ldr	r2, [pc, #276]	; (8002338 <HAL_DMA_Init+0x698>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d01d      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a44      	ldr	r2, [pc, #272]	; (800233c <HAL_DMA_Init+0x69c>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d018      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a42      	ldr	r2, [pc, #264]	; (8002340 <HAL_DMA_Init+0x6a0>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d013      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a41      	ldr	r2, [pc, #260]	; (8002344 <HAL_DMA_Init+0x6a4>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d00e      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a3f      	ldr	r2, [pc, #252]	; (8002348 <HAL_DMA_Init+0x6a8>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d009      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a3e      	ldr	r2, [pc, #248]	; (800234c <HAL_DMA_Init+0x6ac>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d004      	beq.n	8002262 <HAL_DMA_Init+0x5c2>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a3c      	ldr	r2, [pc, #240]	; (8002350 <HAL_DMA_Init+0x6b0>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d101      	bne.n	8002266 <HAL_DMA_Init+0x5c6>
 8002262:	2301      	movs	r3, #1
 8002264:	e000      	b.n	8002268 <HAL_DMA_Init+0x5c8>
 8002266:	2300      	movs	r3, #0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d032      	beq.n	80022d2 <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f001 f8c9 	bl	8003404 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	2b80      	cmp	r3, #128	; 0x80
 8002278:	d102      	bne.n	8002280 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002288:	b2d2      	uxtb	r2, r2
 800228a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002294:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d010      	beq.n	80022c0 <HAL_DMA_Init+0x620>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	2b08      	cmp	r3, #8
 80022a4:	d80c      	bhi.n	80022c0 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f001 f946 	bl	8003538 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	e008      	b.n	80022d2 <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3718      	adds	r7, #24
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	a7fdabf8 	.word	0xa7fdabf8
 80022f0:	cccccccd 	.word	0xcccccccd
 80022f4:	40020010 	.word	0x40020010
 80022f8:	40020028 	.word	0x40020028
 80022fc:	40020040 	.word	0x40020040
 8002300:	40020058 	.word	0x40020058
 8002304:	40020070 	.word	0x40020070
 8002308:	40020088 	.word	0x40020088
 800230c:	400200a0 	.word	0x400200a0
 8002310:	400200b8 	.word	0x400200b8
 8002314:	40020410 	.word	0x40020410
 8002318:	40020428 	.word	0x40020428
 800231c:	40020440 	.word	0x40020440
 8002320:	40020458 	.word	0x40020458
 8002324:	40020470 	.word	0x40020470
 8002328:	40020488 	.word	0x40020488
 800232c:	400204a0 	.word	0x400204a0
 8002330:	400204b8 	.word	0x400204b8
 8002334:	58025408 	.word	0x58025408
 8002338:	5802541c 	.word	0x5802541c
 800233c:	58025430 	.word	0x58025430
 8002340:	58025444 	.word	0x58025444
 8002344:	58025458 	.word	0x58025458
 8002348:	5802546c 	.word	0x5802546c
 800234c:	58025480 	.word	0x58025480
 8002350:	58025494 	.word	0x58025494

08002354 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08a      	sub	sp, #40	; 0x28
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800235c:	2300      	movs	r3, #0
 800235e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002360:	4b67      	ldr	r3, [pc, #412]	; (8002500 <HAL_DMA_IRQHandler+0x1ac>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a67      	ldr	r2, [pc, #412]	; (8002504 <HAL_DMA_IRQHandler+0x1b0>)
 8002366:	fba2 2303 	umull	r2, r3, r2, r3
 800236a:	0a9b      	lsrs	r3, r3, #10
 800236c:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002372:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002378:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800237a:	6a3b      	ldr	r3, [r7, #32]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a5f      	ldr	r2, [pc, #380]	; (8002508 <HAL_DMA_IRQHandler+0x1b4>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d04a      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a5d      	ldr	r2, [pc, #372]	; (800250c <HAL_DMA_IRQHandler+0x1b8>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d045      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a5c      	ldr	r2, [pc, #368]	; (8002510 <HAL_DMA_IRQHandler+0x1bc>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d040      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a5a      	ldr	r2, [pc, #360]	; (8002514 <HAL_DMA_IRQHandler+0x1c0>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d03b      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a59      	ldr	r2, [pc, #356]	; (8002518 <HAL_DMA_IRQHandler+0x1c4>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d036      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a57      	ldr	r2, [pc, #348]	; (800251c <HAL_DMA_IRQHandler+0x1c8>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d031      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a56      	ldr	r2, [pc, #344]	; (8002520 <HAL_DMA_IRQHandler+0x1cc>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d02c      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a54      	ldr	r2, [pc, #336]	; (8002524 <HAL_DMA_IRQHandler+0x1d0>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d027      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a53      	ldr	r2, [pc, #332]	; (8002528 <HAL_DMA_IRQHandler+0x1d4>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d022      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a51      	ldr	r2, [pc, #324]	; (800252c <HAL_DMA_IRQHandler+0x1d8>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d01d      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a50      	ldr	r2, [pc, #320]	; (8002530 <HAL_DMA_IRQHandler+0x1dc>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d018      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a4e      	ldr	r2, [pc, #312]	; (8002534 <HAL_DMA_IRQHandler+0x1e0>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d013      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a4d      	ldr	r2, [pc, #308]	; (8002538 <HAL_DMA_IRQHandler+0x1e4>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d00e      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a4b      	ldr	r2, [pc, #300]	; (800253c <HAL_DMA_IRQHandler+0x1e8>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d009      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a4a      	ldr	r2, [pc, #296]	; (8002540 <HAL_DMA_IRQHandler+0x1ec>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d004      	beq.n	8002426 <HAL_DMA_IRQHandler+0xd2>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a48      	ldr	r2, [pc, #288]	; (8002544 <HAL_DMA_IRQHandler+0x1f0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d101      	bne.n	800242a <HAL_DMA_IRQHandler+0xd6>
 8002426:	2301      	movs	r3, #1
 8002428:	e000      	b.n	800242c <HAL_DMA_IRQHandler+0xd8>
 800242a:	2300      	movs	r3, #0
 800242c:	2b00      	cmp	r3, #0
 800242e:	f000 842b 	beq.w	8002c88 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002436:	f003 031f 	and.w	r3, r3, #31
 800243a:	2208      	movs	r2, #8
 800243c:	409a      	lsls	r2, r3
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	4013      	ands	r3, r2
 8002442:	2b00      	cmp	r3, #0
 8002444:	f000 80a2 	beq.w	800258c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a2e      	ldr	r2, [pc, #184]	; (8002508 <HAL_DMA_IRQHandler+0x1b4>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d04a      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a2d      	ldr	r2, [pc, #180]	; (800250c <HAL_DMA_IRQHandler+0x1b8>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d045      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a2b      	ldr	r2, [pc, #172]	; (8002510 <HAL_DMA_IRQHandler+0x1bc>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d040      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a2a      	ldr	r2, [pc, #168]	; (8002514 <HAL_DMA_IRQHandler+0x1c0>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d03b      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a28      	ldr	r2, [pc, #160]	; (8002518 <HAL_DMA_IRQHandler+0x1c4>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d036      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a27      	ldr	r2, [pc, #156]	; (800251c <HAL_DMA_IRQHandler+0x1c8>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d031      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a25      	ldr	r2, [pc, #148]	; (8002520 <HAL_DMA_IRQHandler+0x1cc>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d02c      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a24      	ldr	r2, [pc, #144]	; (8002524 <HAL_DMA_IRQHandler+0x1d0>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d027      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a22      	ldr	r2, [pc, #136]	; (8002528 <HAL_DMA_IRQHandler+0x1d4>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d022      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a21      	ldr	r2, [pc, #132]	; (800252c <HAL_DMA_IRQHandler+0x1d8>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d01d      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a1f      	ldr	r2, [pc, #124]	; (8002530 <HAL_DMA_IRQHandler+0x1dc>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d018      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a1e      	ldr	r2, [pc, #120]	; (8002534 <HAL_DMA_IRQHandler+0x1e0>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d013      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a1c      	ldr	r2, [pc, #112]	; (8002538 <HAL_DMA_IRQHandler+0x1e4>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d00e      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a1b      	ldr	r2, [pc, #108]	; (800253c <HAL_DMA_IRQHandler+0x1e8>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d009      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a19      	ldr	r2, [pc, #100]	; (8002540 <HAL_DMA_IRQHandler+0x1ec>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d004      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x194>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a18      	ldr	r2, [pc, #96]	; (8002544 <HAL_DMA_IRQHandler+0x1f0>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d12f      	bne.n	8002548 <HAL_DMA_IRQHandler+0x1f4>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	bf14      	ite	ne
 80024f6:	2301      	movne	r3, #1
 80024f8:	2300      	moveq	r3, #0
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	e02e      	b.n	800255c <HAL_DMA_IRQHandler+0x208>
 80024fe:	bf00      	nop
 8002500:	24000000 	.word	0x24000000
 8002504:	1b4e81b5 	.word	0x1b4e81b5
 8002508:	40020010 	.word	0x40020010
 800250c:	40020028 	.word	0x40020028
 8002510:	40020040 	.word	0x40020040
 8002514:	40020058 	.word	0x40020058
 8002518:	40020070 	.word	0x40020070
 800251c:	40020088 	.word	0x40020088
 8002520:	400200a0 	.word	0x400200a0
 8002524:	400200b8 	.word	0x400200b8
 8002528:	40020410 	.word	0x40020410
 800252c:	40020428 	.word	0x40020428
 8002530:	40020440 	.word	0x40020440
 8002534:	40020458 	.word	0x40020458
 8002538:	40020470 	.word	0x40020470
 800253c:	40020488 	.word	0x40020488
 8002540:	400204a0 	.word	0x400204a0
 8002544:	400204b8 	.word	0x400204b8
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0308 	and.w	r3, r3, #8
 8002552:	2b00      	cmp	r3, #0
 8002554:	bf14      	ite	ne
 8002556:	2301      	movne	r3, #1
 8002558:	2300      	moveq	r3, #0
 800255a:	b2db      	uxtb	r3, r3
 800255c:	2b00      	cmp	r3, #0
 800255e:	d015      	beq.n	800258c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f022 0204 	bic.w	r2, r2, #4
 800256e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002574:	f003 031f 	and.w	r3, r3, #31
 8002578:	2208      	movs	r2, #8
 800257a:	409a      	lsls	r2, r3
 800257c:	6a3b      	ldr	r3, [r7, #32]
 800257e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002584:	f043 0201 	orr.w	r2, r3, #1
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002590:	f003 031f 	and.w	r3, r3, #31
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	fa22 f303 	lsr.w	r3, r2, r3
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d06e      	beq.n	8002680 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a69      	ldr	r2, [pc, #420]	; (800274c <HAL_DMA_IRQHandler+0x3f8>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d04a      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a67      	ldr	r2, [pc, #412]	; (8002750 <HAL_DMA_IRQHandler+0x3fc>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d045      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a66      	ldr	r2, [pc, #408]	; (8002754 <HAL_DMA_IRQHandler+0x400>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d040      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a64      	ldr	r2, [pc, #400]	; (8002758 <HAL_DMA_IRQHandler+0x404>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d03b      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a63      	ldr	r2, [pc, #396]	; (800275c <HAL_DMA_IRQHandler+0x408>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d036      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a61      	ldr	r2, [pc, #388]	; (8002760 <HAL_DMA_IRQHandler+0x40c>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d031      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a60      	ldr	r2, [pc, #384]	; (8002764 <HAL_DMA_IRQHandler+0x410>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d02c      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a5e      	ldr	r2, [pc, #376]	; (8002768 <HAL_DMA_IRQHandler+0x414>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d027      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a5d      	ldr	r2, [pc, #372]	; (800276c <HAL_DMA_IRQHandler+0x418>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d022      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a5b      	ldr	r2, [pc, #364]	; (8002770 <HAL_DMA_IRQHandler+0x41c>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d01d      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a5a      	ldr	r2, [pc, #360]	; (8002774 <HAL_DMA_IRQHandler+0x420>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d018      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a58      	ldr	r2, [pc, #352]	; (8002778 <HAL_DMA_IRQHandler+0x424>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d013      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a57      	ldr	r2, [pc, #348]	; (800277c <HAL_DMA_IRQHandler+0x428>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d00e      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a55      	ldr	r2, [pc, #340]	; (8002780 <HAL_DMA_IRQHandler+0x42c>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d009      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a54      	ldr	r2, [pc, #336]	; (8002784 <HAL_DMA_IRQHandler+0x430>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d004      	beq.n	8002642 <HAL_DMA_IRQHandler+0x2ee>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a52      	ldr	r2, [pc, #328]	; (8002788 <HAL_DMA_IRQHandler+0x434>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d10a      	bne.n	8002658 <HAL_DMA_IRQHandler+0x304>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	695b      	ldr	r3, [r3, #20]
 8002648:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800264c:	2b00      	cmp	r3, #0
 800264e:	bf14      	ite	ne
 8002650:	2301      	movne	r3, #1
 8002652:	2300      	moveq	r3, #0
 8002654:	b2db      	uxtb	r3, r3
 8002656:	e003      	b.n	8002660 <HAL_DMA_IRQHandler+0x30c>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2300      	movs	r3, #0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d00d      	beq.n	8002680 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002668:	f003 031f 	and.w	r3, r3, #31
 800266c:	2201      	movs	r2, #1
 800266e:	409a      	lsls	r2, r3
 8002670:	6a3b      	ldr	r3, [r7, #32]
 8002672:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002678:	f043 0202 	orr.w	r2, r3, #2
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002684:	f003 031f 	and.w	r3, r3, #31
 8002688:	2204      	movs	r2, #4
 800268a:	409a      	lsls	r2, r3
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	4013      	ands	r3, r2
 8002690:	2b00      	cmp	r3, #0
 8002692:	f000 808f 	beq.w	80027b4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a2c      	ldr	r2, [pc, #176]	; (800274c <HAL_DMA_IRQHandler+0x3f8>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d04a      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a2a      	ldr	r2, [pc, #168]	; (8002750 <HAL_DMA_IRQHandler+0x3fc>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d045      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a29      	ldr	r2, [pc, #164]	; (8002754 <HAL_DMA_IRQHandler+0x400>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d040      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a27      	ldr	r2, [pc, #156]	; (8002758 <HAL_DMA_IRQHandler+0x404>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d03b      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a26      	ldr	r2, [pc, #152]	; (800275c <HAL_DMA_IRQHandler+0x408>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d036      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a24      	ldr	r2, [pc, #144]	; (8002760 <HAL_DMA_IRQHandler+0x40c>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d031      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a23      	ldr	r2, [pc, #140]	; (8002764 <HAL_DMA_IRQHandler+0x410>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d02c      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a21      	ldr	r2, [pc, #132]	; (8002768 <HAL_DMA_IRQHandler+0x414>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d027      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a20      	ldr	r2, [pc, #128]	; (800276c <HAL_DMA_IRQHandler+0x418>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d022      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a1e      	ldr	r2, [pc, #120]	; (8002770 <HAL_DMA_IRQHandler+0x41c>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d01d      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a1d      	ldr	r2, [pc, #116]	; (8002774 <HAL_DMA_IRQHandler+0x420>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d018      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a1b      	ldr	r2, [pc, #108]	; (8002778 <HAL_DMA_IRQHandler+0x424>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d013      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a1a      	ldr	r2, [pc, #104]	; (800277c <HAL_DMA_IRQHandler+0x428>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d00e      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a18      	ldr	r2, [pc, #96]	; (8002780 <HAL_DMA_IRQHandler+0x42c>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d009      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a17      	ldr	r2, [pc, #92]	; (8002784 <HAL_DMA_IRQHandler+0x430>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d004      	beq.n	8002736 <HAL_DMA_IRQHandler+0x3e2>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a15      	ldr	r2, [pc, #84]	; (8002788 <HAL_DMA_IRQHandler+0x434>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d12a      	bne.n	800278c <HAL_DMA_IRQHandler+0x438>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0302 	and.w	r3, r3, #2
 8002740:	2b00      	cmp	r3, #0
 8002742:	bf14      	ite	ne
 8002744:	2301      	movne	r3, #1
 8002746:	2300      	moveq	r3, #0
 8002748:	b2db      	uxtb	r3, r3
 800274a:	e023      	b.n	8002794 <HAL_DMA_IRQHandler+0x440>
 800274c:	40020010 	.word	0x40020010
 8002750:	40020028 	.word	0x40020028
 8002754:	40020040 	.word	0x40020040
 8002758:	40020058 	.word	0x40020058
 800275c:	40020070 	.word	0x40020070
 8002760:	40020088 	.word	0x40020088
 8002764:	400200a0 	.word	0x400200a0
 8002768:	400200b8 	.word	0x400200b8
 800276c:	40020410 	.word	0x40020410
 8002770:	40020428 	.word	0x40020428
 8002774:	40020440 	.word	0x40020440
 8002778:	40020458 	.word	0x40020458
 800277c:	40020470 	.word	0x40020470
 8002780:	40020488 	.word	0x40020488
 8002784:	400204a0 	.word	0x400204a0
 8002788:	400204b8 	.word	0x400204b8
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2300      	movs	r3, #0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d00d      	beq.n	80027b4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800279c:	f003 031f 	and.w	r3, r3, #31
 80027a0:	2204      	movs	r2, #4
 80027a2:	409a      	lsls	r2, r3
 80027a4:	6a3b      	ldr	r3, [r7, #32]
 80027a6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ac:	f043 0204 	orr.w	r2, r3, #4
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027b8:	f003 031f 	and.w	r3, r3, #31
 80027bc:	2210      	movs	r2, #16
 80027be:	409a      	lsls	r2, r3
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	4013      	ands	r3, r2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f000 80a6 	beq.w	8002916 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a85      	ldr	r2, [pc, #532]	; (80029e4 <HAL_DMA_IRQHandler+0x690>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d04a      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a83      	ldr	r2, [pc, #524]	; (80029e8 <HAL_DMA_IRQHandler+0x694>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d045      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a82      	ldr	r2, [pc, #520]	; (80029ec <HAL_DMA_IRQHandler+0x698>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d040      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a80      	ldr	r2, [pc, #512]	; (80029f0 <HAL_DMA_IRQHandler+0x69c>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d03b      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a7f      	ldr	r2, [pc, #508]	; (80029f4 <HAL_DMA_IRQHandler+0x6a0>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d036      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a7d      	ldr	r2, [pc, #500]	; (80029f8 <HAL_DMA_IRQHandler+0x6a4>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d031      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a7c      	ldr	r2, [pc, #496]	; (80029fc <HAL_DMA_IRQHandler+0x6a8>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d02c      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a7a      	ldr	r2, [pc, #488]	; (8002a00 <HAL_DMA_IRQHandler+0x6ac>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d027      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a79      	ldr	r2, [pc, #484]	; (8002a04 <HAL_DMA_IRQHandler+0x6b0>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d022      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a77      	ldr	r2, [pc, #476]	; (8002a08 <HAL_DMA_IRQHandler+0x6b4>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d01d      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a76      	ldr	r2, [pc, #472]	; (8002a0c <HAL_DMA_IRQHandler+0x6b8>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d018      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a74      	ldr	r2, [pc, #464]	; (8002a10 <HAL_DMA_IRQHandler+0x6bc>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d013      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a73      	ldr	r2, [pc, #460]	; (8002a14 <HAL_DMA_IRQHandler+0x6c0>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d00e      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a71      	ldr	r2, [pc, #452]	; (8002a18 <HAL_DMA_IRQHandler+0x6c4>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d009      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a70      	ldr	r2, [pc, #448]	; (8002a1c <HAL_DMA_IRQHandler+0x6c8>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d004      	beq.n	800286a <HAL_DMA_IRQHandler+0x516>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a6e      	ldr	r2, [pc, #440]	; (8002a20 <HAL_DMA_IRQHandler+0x6cc>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d10a      	bne.n	8002880 <HAL_DMA_IRQHandler+0x52c>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0308 	and.w	r3, r3, #8
 8002874:	2b00      	cmp	r3, #0
 8002876:	bf14      	ite	ne
 8002878:	2301      	movne	r3, #1
 800287a:	2300      	moveq	r3, #0
 800287c:	b2db      	uxtb	r3, r3
 800287e:	e009      	b.n	8002894 <HAL_DMA_IRQHandler+0x540>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0304 	and.w	r3, r3, #4
 800288a:	2b00      	cmp	r3, #0
 800288c:	bf14      	ite	ne
 800288e:	2301      	movne	r3, #1
 8002890:	2300      	moveq	r3, #0
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b00      	cmp	r3, #0
 8002896:	d03e      	beq.n	8002916 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800289c:	f003 031f 	and.w	r3, r3, #31
 80028a0:	2210      	movs	r2, #16
 80028a2:	409a      	lsls	r2, r3
 80028a4:	6a3b      	ldr	r3, [r7, #32]
 80028a6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d018      	beq.n	80028e8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d108      	bne.n	80028d6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d024      	beq.n	8002916 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	4798      	blx	r3
 80028d4:	e01f      	b.n	8002916 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d01b      	beq.n	8002916 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	4798      	blx	r3
 80028e6:	e016      	b.n	8002916 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d107      	bne.n	8002906 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0208 	bic.w	r2, r2, #8
 8002904:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290a:	2b00      	cmp	r3, #0
 800290c:	d003      	beq.n	8002916 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800291a:	f003 031f 	and.w	r3, r3, #31
 800291e:	2220      	movs	r2, #32
 8002920:	409a      	lsls	r2, r3
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	4013      	ands	r3, r2
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 8110 	beq.w	8002b4c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a2c      	ldr	r2, [pc, #176]	; (80029e4 <HAL_DMA_IRQHandler+0x690>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d04a      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a2b      	ldr	r2, [pc, #172]	; (80029e8 <HAL_DMA_IRQHandler+0x694>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d045      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a29      	ldr	r2, [pc, #164]	; (80029ec <HAL_DMA_IRQHandler+0x698>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d040      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a28      	ldr	r2, [pc, #160]	; (80029f0 <HAL_DMA_IRQHandler+0x69c>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d03b      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a26      	ldr	r2, [pc, #152]	; (80029f4 <HAL_DMA_IRQHandler+0x6a0>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d036      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a25      	ldr	r2, [pc, #148]	; (80029f8 <HAL_DMA_IRQHandler+0x6a4>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d031      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a23      	ldr	r2, [pc, #140]	; (80029fc <HAL_DMA_IRQHandler+0x6a8>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d02c      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a22      	ldr	r2, [pc, #136]	; (8002a00 <HAL_DMA_IRQHandler+0x6ac>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d027      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a20      	ldr	r2, [pc, #128]	; (8002a04 <HAL_DMA_IRQHandler+0x6b0>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d022      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a1f      	ldr	r2, [pc, #124]	; (8002a08 <HAL_DMA_IRQHandler+0x6b4>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d01d      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a1d      	ldr	r2, [pc, #116]	; (8002a0c <HAL_DMA_IRQHandler+0x6b8>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d018      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a1c      	ldr	r2, [pc, #112]	; (8002a10 <HAL_DMA_IRQHandler+0x6bc>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d013      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a1a      	ldr	r2, [pc, #104]	; (8002a14 <HAL_DMA_IRQHandler+0x6c0>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d00e      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a19      	ldr	r2, [pc, #100]	; (8002a18 <HAL_DMA_IRQHandler+0x6c4>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d009      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a17      	ldr	r2, [pc, #92]	; (8002a1c <HAL_DMA_IRQHandler+0x6c8>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d004      	beq.n	80029cc <HAL_DMA_IRQHandler+0x678>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a16      	ldr	r2, [pc, #88]	; (8002a20 <HAL_DMA_IRQHandler+0x6cc>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d12b      	bne.n	8002a24 <HAL_DMA_IRQHandler+0x6d0>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0310 	and.w	r3, r3, #16
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	bf14      	ite	ne
 80029da:	2301      	movne	r3, #1
 80029dc:	2300      	moveq	r3, #0
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	e02a      	b.n	8002a38 <HAL_DMA_IRQHandler+0x6e4>
 80029e2:	bf00      	nop
 80029e4:	40020010 	.word	0x40020010
 80029e8:	40020028 	.word	0x40020028
 80029ec:	40020040 	.word	0x40020040
 80029f0:	40020058 	.word	0x40020058
 80029f4:	40020070 	.word	0x40020070
 80029f8:	40020088 	.word	0x40020088
 80029fc:	400200a0 	.word	0x400200a0
 8002a00:	400200b8 	.word	0x400200b8
 8002a04:	40020410 	.word	0x40020410
 8002a08:	40020428 	.word	0x40020428
 8002a0c:	40020440 	.word	0x40020440
 8002a10:	40020458 	.word	0x40020458
 8002a14:	40020470 	.word	0x40020470
 8002a18:	40020488 	.word	0x40020488
 8002a1c:	400204a0 	.word	0x400204a0
 8002a20:	400204b8 	.word	0x400204b8
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	bf14      	ite	ne
 8002a32:	2301      	movne	r3, #1
 8002a34:	2300      	moveq	r3, #0
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 8087 	beq.w	8002b4c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a42:	f003 031f 	and.w	r3, r3, #31
 8002a46:	2220      	movs	r2, #32
 8002a48:	409a      	lsls	r2, r3
 8002a4a:	6a3b      	ldr	r3, [r7, #32]
 8002a4c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b04      	cmp	r3, #4
 8002a58:	d139      	bne.n	8002ace <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0216 	bic.w	r2, r2, #22
 8002a68:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	695a      	ldr	r2, [r3, #20]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a78:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d103      	bne.n	8002a8a <HAL_DMA_IRQHandler+0x736>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d007      	beq.n	8002a9a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 0208 	bic.w	r2, r2, #8
 8002a98:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a9e:	f003 031f 	and.w	r3, r3, #31
 8002aa2:	223f      	movs	r2, #63	; 0x3f
 8002aa4:	409a      	lsls	r2, r3
 8002aa6:	6a3b      	ldr	r3, [r7, #32]
 8002aa8:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	f000 834a 	beq.w	8003158 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	4798      	blx	r3
          }
          return;
 8002acc:	e344      	b.n	8003158 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d018      	beq.n	8002b0e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d108      	bne.n	8002afc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d02c      	beq.n	8002b4c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	4798      	blx	r3
 8002afa:	e027      	b.n	8002b4c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d023      	beq.n	8002b4c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	4798      	blx	r3
 8002b0c:	e01e      	b.n	8002b4c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d10f      	bne.n	8002b3c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f022 0210 	bic.w	r2, r2, #16
 8002b2a:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f000 8306 	beq.w	8003162 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f000 8088 	beq.w	8002c74 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2204      	movs	r2, #4
 8002b68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a7a      	ldr	r2, [pc, #488]	; (8002d5c <HAL_DMA_IRQHandler+0xa08>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d04a      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a79      	ldr	r2, [pc, #484]	; (8002d60 <HAL_DMA_IRQHandler+0xa0c>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d045      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a77      	ldr	r2, [pc, #476]	; (8002d64 <HAL_DMA_IRQHandler+0xa10>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d040      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a76      	ldr	r2, [pc, #472]	; (8002d68 <HAL_DMA_IRQHandler+0xa14>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d03b      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a74      	ldr	r2, [pc, #464]	; (8002d6c <HAL_DMA_IRQHandler+0xa18>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d036      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a73      	ldr	r2, [pc, #460]	; (8002d70 <HAL_DMA_IRQHandler+0xa1c>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d031      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a71      	ldr	r2, [pc, #452]	; (8002d74 <HAL_DMA_IRQHandler+0xa20>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d02c      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a70      	ldr	r2, [pc, #448]	; (8002d78 <HAL_DMA_IRQHandler+0xa24>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d027      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a6e      	ldr	r2, [pc, #440]	; (8002d7c <HAL_DMA_IRQHandler+0xa28>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d022      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a6d      	ldr	r2, [pc, #436]	; (8002d80 <HAL_DMA_IRQHandler+0xa2c>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d01d      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a6b      	ldr	r2, [pc, #428]	; (8002d84 <HAL_DMA_IRQHandler+0xa30>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d018      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a6a      	ldr	r2, [pc, #424]	; (8002d88 <HAL_DMA_IRQHandler+0xa34>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d013      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a68      	ldr	r2, [pc, #416]	; (8002d8c <HAL_DMA_IRQHandler+0xa38>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d00e      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a67      	ldr	r2, [pc, #412]	; (8002d90 <HAL_DMA_IRQHandler+0xa3c>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d009      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a65      	ldr	r2, [pc, #404]	; (8002d94 <HAL_DMA_IRQHandler+0xa40>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d004      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x8b8>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a64      	ldr	r2, [pc, #400]	; (8002d98 <HAL_DMA_IRQHandler+0xa44>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d108      	bne.n	8002c1e <HAL_DMA_IRQHandler+0x8ca>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f022 0201 	bic.w	r2, r2, #1
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	e007      	b.n	8002c2e <HAL_DMA_IRQHandler+0x8da>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f022 0201 	bic.w	r2, r2, #1
 8002c2c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	3301      	adds	r3, #1
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d307      	bcc.n	8002c4a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0301 	and.w	r3, r3, #1
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1f2      	bne.n	8002c2e <HAL_DMA_IRQHandler+0x8da>
 8002c48:	e000      	b.n	8002c4c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002c4a:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d004      	beq.n	8002c6c <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2203      	movs	r2, #3
 8002c66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8002c6a:	e003      	b.n	8002c74 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 8272 	beq.w	8003162 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	4798      	blx	r3
 8002c86:	e26c      	b.n	8003162 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a43      	ldr	r2, [pc, #268]	; (8002d9c <HAL_DMA_IRQHandler+0xa48>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d022      	beq.n	8002cd8 <HAL_DMA_IRQHandler+0x984>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a42      	ldr	r2, [pc, #264]	; (8002da0 <HAL_DMA_IRQHandler+0xa4c>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d01d      	beq.n	8002cd8 <HAL_DMA_IRQHandler+0x984>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a40      	ldr	r2, [pc, #256]	; (8002da4 <HAL_DMA_IRQHandler+0xa50>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d018      	beq.n	8002cd8 <HAL_DMA_IRQHandler+0x984>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a3f      	ldr	r2, [pc, #252]	; (8002da8 <HAL_DMA_IRQHandler+0xa54>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d013      	beq.n	8002cd8 <HAL_DMA_IRQHandler+0x984>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a3d      	ldr	r2, [pc, #244]	; (8002dac <HAL_DMA_IRQHandler+0xa58>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d00e      	beq.n	8002cd8 <HAL_DMA_IRQHandler+0x984>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a3c      	ldr	r2, [pc, #240]	; (8002db0 <HAL_DMA_IRQHandler+0xa5c>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d009      	beq.n	8002cd8 <HAL_DMA_IRQHandler+0x984>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a3a      	ldr	r2, [pc, #232]	; (8002db4 <HAL_DMA_IRQHandler+0xa60>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d004      	beq.n	8002cd8 <HAL_DMA_IRQHandler+0x984>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a39      	ldr	r2, [pc, #228]	; (8002db8 <HAL_DMA_IRQHandler+0xa64>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d101      	bne.n	8002cdc <HAL_DMA_IRQHandler+0x988>
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e000      	b.n	8002cde <HAL_DMA_IRQHandler+0x98a>
 8002cdc:	2300      	movs	r3, #0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	f000 823f 	beq.w	8003162 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf0:	f003 031f 	and.w	r3, r3, #31
 8002cf4:	2204      	movs	r2, #4
 8002cf6:	409a      	lsls	r2, r3
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 80cd 	beq.w	8002e9c <HAL_DMA_IRQHandler+0xb48>
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	f003 0304 	and.w	r3, r3, #4
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f000 80c7 	beq.w	8002e9c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d12:	f003 031f 	and.w	r3, r3, #31
 8002d16:	2204      	movs	r2, #4
 8002d18:	409a      	lsls	r2, r3
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d049      	beq.n	8002dbc <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d109      	bne.n	8002d46 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f000 8210 	beq.w	800315c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d44:	e20a      	b.n	800315c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	f000 8206 	beq.w	800315c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d58:	e200      	b.n	800315c <HAL_DMA_IRQHandler+0xe08>
 8002d5a:	bf00      	nop
 8002d5c:	40020010 	.word	0x40020010
 8002d60:	40020028 	.word	0x40020028
 8002d64:	40020040 	.word	0x40020040
 8002d68:	40020058 	.word	0x40020058
 8002d6c:	40020070 	.word	0x40020070
 8002d70:	40020088 	.word	0x40020088
 8002d74:	400200a0 	.word	0x400200a0
 8002d78:	400200b8 	.word	0x400200b8
 8002d7c:	40020410 	.word	0x40020410
 8002d80:	40020428 	.word	0x40020428
 8002d84:	40020440 	.word	0x40020440
 8002d88:	40020458 	.word	0x40020458
 8002d8c:	40020470 	.word	0x40020470
 8002d90:	40020488 	.word	0x40020488
 8002d94:	400204a0 	.word	0x400204a0
 8002d98:	400204b8 	.word	0x400204b8
 8002d9c:	58025408 	.word	0x58025408
 8002da0:	5802541c 	.word	0x5802541c
 8002da4:	58025430 	.word	0x58025430
 8002da8:	58025444 	.word	0x58025444
 8002dac:	58025458 	.word	0x58025458
 8002db0:	5802546c 	.word	0x5802546c
 8002db4:	58025480 	.word	0x58025480
 8002db8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	f003 0320 	and.w	r3, r3, #32
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d160      	bne.n	8002e88 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a8c      	ldr	r2, [pc, #560]	; (8002ffc <HAL_DMA_IRQHandler+0xca8>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d04a      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a8a      	ldr	r2, [pc, #552]	; (8003000 <HAL_DMA_IRQHandler+0xcac>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d045      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a89      	ldr	r2, [pc, #548]	; (8003004 <HAL_DMA_IRQHandler+0xcb0>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d040      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a87      	ldr	r2, [pc, #540]	; (8003008 <HAL_DMA_IRQHandler+0xcb4>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d03b      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a86      	ldr	r2, [pc, #536]	; (800300c <HAL_DMA_IRQHandler+0xcb8>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d036      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a84      	ldr	r2, [pc, #528]	; (8003010 <HAL_DMA_IRQHandler+0xcbc>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d031      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a83      	ldr	r2, [pc, #524]	; (8003014 <HAL_DMA_IRQHandler+0xcc0>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d02c      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a81      	ldr	r2, [pc, #516]	; (8003018 <HAL_DMA_IRQHandler+0xcc4>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d027      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a80      	ldr	r2, [pc, #512]	; (800301c <HAL_DMA_IRQHandler+0xcc8>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d022      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a7e      	ldr	r2, [pc, #504]	; (8003020 <HAL_DMA_IRQHandler+0xccc>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d01d      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a7d      	ldr	r2, [pc, #500]	; (8003024 <HAL_DMA_IRQHandler+0xcd0>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d018      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a7b      	ldr	r2, [pc, #492]	; (8003028 <HAL_DMA_IRQHandler+0xcd4>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d013      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a7a      	ldr	r2, [pc, #488]	; (800302c <HAL_DMA_IRQHandler+0xcd8>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d00e      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a78      	ldr	r2, [pc, #480]	; (8003030 <HAL_DMA_IRQHandler+0xcdc>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d009      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a77      	ldr	r2, [pc, #476]	; (8003034 <HAL_DMA_IRQHandler+0xce0>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d004      	beq.n	8002e66 <HAL_DMA_IRQHandler+0xb12>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a75      	ldr	r2, [pc, #468]	; (8003038 <HAL_DMA_IRQHandler+0xce4>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d108      	bne.n	8002e78 <HAL_DMA_IRQHandler+0xb24>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 0208 	bic.w	r2, r2, #8
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	e007      	b.n	8002e88 <HAL_DMA_IRQHandler+0xb34>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f022 0204 	bic.w	r2, r2, #4
 8002e86:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f000 8165 	beq.w	800315c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002e9a:	e15f      	b.n	800315c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea0:	f003 031f 	and.w	r3, r3, #31
 8002ea4:	2202      	movs	r2, #2
 8002ea6:	409a      	lsls	r2, r3
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 80c5 	beq.w	800303c <HAL_DMA_IRQHandler+0xce8>
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f000 80bf 	beq.w	800303c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec2:	f003 031f 	and.w	r3, r3, #31
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	409a      	lsls	r2, r3
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d018      	beq.n	8002f0a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d109      	bne.n	8002ef6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	f000 813a 	beq.w	8003160 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ef4:	e134      	b.n	8003160 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f000 8130 	beq.w	8003160 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002f08:	e12a      	b.n	8003160 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	f003 0320 	and.w	r3, r3, #32
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d168      	bne.n	8002fe6 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a38      	ldr	r2, [pc, #224]	; (8002ffc <HAL_DMA_IRQHandler+0xca8>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d04a      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a37      	ldr	r2, [pc, #220]	; (8003000 <HAL_DMA_IRQHandler+0xcac>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d045      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a35      	ldr	r2, [pc, #212]	; (8003004 <HAL_DMA_IRQHandler+0xcb0>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d040      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a34      	ldr	r2, [pc, #208]	; (8003008 <HAL_DMA_IRQHandler+0xcb4>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d03b      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a32      	ldr	r2, [pc, #200]	; (800300c <HAL_DMA_IRQHandler+0xcb8>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d036      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a31      	ldr	r2, [pc, #196]	; (8003010 <HAL_DMA_IRQHandler+0xcbc>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d031      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a2f      	ldr	r2, [pc, #188]	; (8003014 <HAL_DMA_IRQHandler+0xcc0>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d02c      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a2e      	ldr	r2, [pc, #184]	; (8003018 <HAL_DMA_IRQHandler+0xcc4>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d027      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a2c      	ldr	r2, [pc, #176]	; (800301c <HAL_DMA_IRQHandler+0xcc8>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d022      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a2b      	ldr	r2, [pc, #172]	; (8003020 <HAL_DMA_IRQHandler+0xccc>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d01d      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a29      	ldr	r2, [pc, #164]	; (8003024 <HAL_DMA_IRQHandler+0xcd0>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d018      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a28      	ldr	r2, [pc, #160]	; (8003028 <HAL_DMA_IRQHandler+0xcd4>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d013      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a26      	ldr	r2, [pc, #152]	; (800302c <HAL_DMA_IRQHandler+0xcd8>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d00e      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a25      	ldr	r2, [pc, #148]	; (8003030 <HAL_DMA_IRQHandler+0xcdc>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d009      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a23      	ldr	r2, [pc, #140]	; (8003034 <HAL_DMA_IRQHandler+0xce0>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d004      	beq.n	8002fb4 <HAL_DMA_IRQHandler+0xc60>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a22      	ldr	r2, [pc, #136]	; (8003038 <HAL_DMA_IRQHandler+0xce4>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d108      	bne.n	8002fc6 <HAL_DMA_IRQHandler+0xc72>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f022 0214 	bic.w	r2, r2, #20
 8002fc2:	601a      	str	r2, [r3, #0]
 8002fc4:	e007      	b.n	8002fd6 <HAL_DMA_IRQHandler+0xc82>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f022 020a 	bic.w	r2, r2, #10
 8002fd4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	f000 80b8 	beq.w	8003160 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ff8:	e0b2      	b.n	8003160 <HAL_DMA_IRQHandler+0xe0c>
 8002ffa:	bf00      	nop
 8002ffc:	40020010 	.word	0x40020010
 8003000:	40020028 	.word	0x40020028
 8003004:	40020040 	.word	0x40020040
 8003008:	40020058 	.word	0x40020058
 800300c:	40020070 	.word	0x40020070
 8003010:	40020088 	.word	0x40020088
 8003014:	400200a0 	.word	0x400200a0
 8003018:	400200b8 	.word	0x400200b8
 800301c:	40020410 	.word	0x40020410
 8003020:	40020428 	.word	0x40020428
 8003024:	40020440 	.word	0x40020440
 8003028:	40020458 	.word	0x40020458
 800302c:	40020470 	.word	0x40020470
 8003030:	40020488 	.word	0x40020488
 8003034:	400204a0 	.word	0x400204a0
 8003038:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003040:	f003 031f 	and.w	r3, r3, #31
 8003044:	2208      	movs	r2, #8
 8003046:	409a      	lsls	r2, r3
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	4013      	ands	r3, r2
 800304c:	2b00      	cmp	r3, #0
 800304e:	f000 8088 	beq.w	8003162 <HAL_DMA_IRQHandler+0xe0e>
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	f003 0308 	and.w	r3, r3, #8
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 8082 	beq.w	8003162 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a41      	ldr	r2, [pc, #260]	; (8003168 <HAL_DMA_IRQHandler+0xe14>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d04a      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a3f      	ldr	r2, [pc, #252]	; (800316c <HAL_DMA_IRQHandler+0xe18>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d045      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a3e      	ldr	r2, [pc, #248]	; (8003170 <HAL_DMA_IRQHandler+0xe1c>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d040      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a3c      	ldr	r2, [pc, #240]	; (8003174 <HAL_DMA_IRQHandler+0xe20>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d03b      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a3b      	ldr	r2, [pc, #236]	; (8003178 <HAL_DMA_IRQHandler+0xe24>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d036      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a39      	ldr	r2, [pc, #228]	; (800317c <HAL_DMA_IRQHandler+0xe28>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d031      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a38      	ldr	r2, [pc, #224]	; (8003180 <HAL_DMA_IRQHandler+0xe2c>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d02c      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a36      	ldr	r2, [pc, #216]	; (8003184 <HAL_DMA_IRQHandler+0xe30>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d027      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a35      	ldr	r2, [pc, #212]	; (8003188 <HAL_DMA_IRQHandler+0xe34>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d022      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a33      	ldr	r2, [pc, #204]	; (800318c <HAL_DMA_IRQHandler+0xe38>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d01d      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a32      	ldr	r2, [pc, #200]	; (8003190 <HAL_DMA_IRQHandler+0xe3c>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d018      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a30      	ldr	r2, [pc, #192]	; (8003194 <HAL_DMA_IRQHandler+0xe40>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d013      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a2f      	ldr	r2, [pc, #188]	; (8003198 <HAL_DMA_IRQHandler+0xe44>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d00e      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a2d      	ldr	r2, [pc, #180]	; (800319c <HAL_DMA_IRQHandler+0xe48>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d009      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a2c      	ldr	r2, [pc, #176]	; (80031a0 <HAL_DMA_IRQHandler+0xe4c>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d004      	beq.n	80030fe <HAL_DMA_IRQHandler+0xdaa>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a2a      	ldr	r2, [pc, #168]	; (80031a4 <HAL_DMA_IRQHandler+0xe50>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d108      	bne.n	8003110 <HAL_DMA_IRQHandler+0xdbc>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f022 021c 	bic.w	r2, r2, #28
 800310c:	601a      	str	r2, [r3, #0]
 800310e:	e007      	b.n	8003120 <HAL_DMA_IRQHandler+0xdcc>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 020e 	bic.w	r2, r2, #14
 800311e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003124:	f003 031f 	and.w	r3, r3, #31
 8003128:	2201      	movs	r2, #1
 800312a:	409a      	lsls	r2, r3
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2201      	movs	r2, #1
 8003142:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800314a:	2b00      	cmp	r3, #0
 800314c:	d009      	beq.n	8003162 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	4798      	blx	r3
 8003156:	e004      	b.n	8003162 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003158:	bf00      	nop
 800315a:	e002      	b.n	8003162 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800315c:	bf00      	nop
 800315e:	e000      	b.n	8003162 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003160:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003162:	3728      	adds	r7, #40	; 0x28
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	40020010 	.word	0x40020010
 800316c:	40020028 	.word	0x40020028
 8003170:	40020040 	.word	0x40020040
 8003174:	40020058 	.word	0x40020058
 8003178:	40020070 	.word	0x40020070
 800317c:	40020088 	.word	0x40020088
 8003180:	400200a0 	.word	0x400200a0
 8003184:	400200b8 	.word	0x400200b8
 8003188:	40020410 	.word	0x40020410
 800318c:	40020428 	.word	0x40020428
 8003190:	40020440 	.word	0x40020440
 8003194:	40020458 	.word	0x40020458
 8003198:	40020470 	.word	0x40020470
 800319c:	40020488 	.word	0x40020488
 80031a0:	400204a0 	.word	0x400204a0
 80031a4:	400204b8 	.word	0x400204b8

080031a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b085      	sub	sp, #20
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a42      	ldr	r2, [pc, #264]	; (80032c0 <DMA_CalcBaseAndBitshift+0x118>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d04a      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a41      	ldr	r2, [pc, #260]	; (80032c4 <DMA_CalcBaseAndBitshift+0x11c>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d045      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a3f      	ldr	r2, [pc, #252]	; (80032c8 <DMA_CalcBaseAndBitshift+0x120>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d040      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a3e      	ldr	r2, [pc, #248]	; (80032cc <DMA_CalcBaseAndBitshift+0x124>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d03b      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a3c      	ldr	r2, [pc, #240]	; (80032d0 <DMA_CalcBaseAndBitshift+0x128>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d036      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a3b      	ldr	r2, [pc, #236]	; (80032d4 <DMA_CalcBaseAndBitshift+0x12c>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d031      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a39      	ldr	r2, [pc, #228]	; (80032d8 <DMA_CalcBaseAndBitshift+0x130>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d02c      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a38      	ldr	r2, [pc, #224]	; (80032dc <DMA_CalcBaseAndBitshift+0x134>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d027      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a36      	ldr	r2, [pc, #216]	; (80032e0 <DMA_CalcBaseAndBitshift+0x138>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d022      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a35      	ldr	r2, [pc, #212]	; (80032e4 <DMA_CalcBaseAndBitshift+0x13c>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d01d      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a33      	ldr	r2, [pc, #204]	; (80032e8 <DMA_CalcBaseAndBitshift+0x140>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d018      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a32      	ldr	r2, [pc, #200]	; (80032ec <DMA_CalcBaseAndBitshift+0x144>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d013      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a30      	ldr	r2, [pc, #192]	; (80032f0 <DMA_CalcBaseAndBitshift+0x148>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d00e      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a2f      	ldr	r2, [pc, #188]	; (80032f4 <DMA_CalcBaseAndBitshift+0x14c>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d009      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a2d      	ldr	r2, [pc, #180]	; (80032f8 <DMA_CalcBaseAndBitshift+0x150>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d004      	beq.n	8003250 <DMA_CalcBaseAndBitshift+0xa8>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a2c      	ldr	r2, [pc, #176]	; (80032fc <DMA_CalcBaseAndBitshift+0x154>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d101      	bne.n	8003254 <DMA_CalcBaseAndBitshift+0xac>
 8003250:	2301      	movs	r3, #1
 8003252:	e000      	b.n	8003256 <DMA_CalcBaseAndBitshift+0xae>
 8003254:	2300      	movs	r3, #0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d024      	beq.n	80032a4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	b2db      	uxtb	r3, r3
 8003260:	3b10      	subs	r3, #16
 8003262:	4a27      	ldr	r2, [pc, #156]	; (8003300 <DMA_CalcBaseAndBitshift+0x158>)
 8003264:	fba2 2303 	umull	r2, r3, r2, r3
 8003268:	091b      	lsrs	r3, r3, #4
 800326a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	4a24      	ldr	r2, [pc, #144]	; (8003304 <DMA_CalcBaseAndBitshift+0x15c>)
 8003274:	5cd3      	ldrb	r3, [r2, r3]
 8003276:	461a      	mov	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2b03      	cmp	r3, #3
 8003280:	d908      	bls.n	8003294 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	461a      	mov	r2, r3
 8003288:	4b1f      	ldr	r3, [pc, #124]	; (8003308 <DMA_CalcBaseAndBitshift+0x160>)
 800328a:	4013      	ands	r3, r2
 800328c:	1d1a      	adds	r2, r3, #4
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	659a      	str	r2, [r3, #88]	; 0x58
 8003292:	e00d      	b.n	80032b0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	461a      	mov	r2, r3
 800329a:	4b1b      	ldr	r3, [pc, #108]	; (8003308 <DMA_CalcBaseAndBitshift+0x160>)
 800329c:	4013      	ands	r3, r2
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	6593      	str	r3, [r2, #88]	; 0x58
 80032a2:	e005      	b.n	80032b0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3714      	adds	r7, #20
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr
 80032c0:	40020010 	.word	0x40020010
 80032c4:	40020028 	.word	0x40020028
 80032c8:	40020040 	.word	0x40020040
 80032cc:	40020058 	.word	0x40020058
 80032d0:	40020070 	.word	0x40020070
 80032d4:	40020088 	.word	0x40020088
 80032d8:	400200a0 	.word	0x400200a0
 80032dc:	400200b8 	.word	0x400200b8
 80032e0:	40020410 	.word	0x40020410
 80032e4:	40020428 	.word	0x40020428
 80032e8:	40020440 	.word	0x40020440
 80032ec:	40020458 	.word	0x40020458
 80032f0:	40020470 	.word	0x40020470
 80032f4:	40020488 	.word	0x40020488
 80032f8:	400204a0 	.word	0x400204a0
 80032fc:	400204b8 	.word	0x400204b8
 8003300:	aaaaaaab 	.word	0xaaaaaaab
 8003304:	0800ba00 	.word	0x0800ba00
 8003308:	fffffc00 	.word	0xfffffc00

0800330c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800330c:	b480      	push	{r7}
 800330e:	b085      	sub	sp, #20
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003314:	2300      	movs	r3, #0
 8003316:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d120      	bne.n	8003362 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003324:	2b03      	cmp	r3, #3
 8003326:	d858      	bhi.n	80033da <DMA_CheckFifoParam+0xce>
 8003328:	a201      	add	r2, pc, #4	; (adr r2, 8003330 <DMA_CheckFifoParam+0x24>)
 800332a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800332e:	bf00      	nop
 8003330:	08003341 	.word	0x08003341
 8003334:	08003353 	.word	0x08003353
 8003338:	08003341 	.word	0x08003341
 800333c:	080033db 	.word	0x080033db
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003344:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003348:	2b00      	cmp	r3, #0
 800334a:	d048      	beq.n	80033de <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003350:	e045      	b.n	80033de <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003356:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800335a:	d142      	bne.n	80033e2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003360:	e03f      	b.n	80033e2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800336a:	d123      	bne.n	80033b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003370:	2b03      	cmp	r3, #3
 8003372:	d838      	bhi.n	80033e6 <DMA_CheckFifoParam+0xda>
 8003374:	a201      	add	r2, pc, #4	; (adr r2, 800337c <DMA_CheckFifoParam+0x70>)
 8003376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800337a:	bf00      	nop
 800337c:	0800338d 	.word	0x0800338d
 8003380:	08003393 	.word	0x08003393
 8003384:	0800338d 	.word	0x0800338d
 8003388:	080033a5 	.word	0x080033a5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	73fb      	strb	r3, [r7, #15]
        break;
 8003390:	e030      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003396:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d025      	beq.n	80033ea <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80033a2:	e022      	b.n	80033ea <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80033ac:	d11f      	bne.n	80033ee <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80033b2:	e01c      	b.n	80033ee <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d902      	bls.n	80033c2 <DMA_CheckFifoParam+0xb6>
 80033bc:	2b03      	cmp	r3, #3
 80033be:	d003      	beq.n	80033c8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80033c0:	e018      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	73fb      	strb	r3, [r7, #15]
        break;
 80033c6:	e015      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00e      	beq.n	80033f2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	73fb      	strb	r3, [r7, #15]
    break;
 80033d8:	e00b      	b.n	80033f2 <DMA_CheckFifoParam+0xe6>
        break;
 80033da:	bf00      	nop
 80033dc:	e00a      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
        break;
 80033de:	bf00      	nop
 80033e0:	e008      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
        break;
 80033e2:	bf00      	nop
 80033e4:	e006      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
        break;
 80033e6:	bf00      	nop
 80033e8:	e004      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
        break;
 80033ea:	bf00      	nop
 80033ec:	e002      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
        break;
 80033ee:	bf00      	nop
 80033f0:	e000      	b.n	80033f4 <DMA_CheckFifoParam+0xe8>
    break;
 80033f2:	bf00      	nop
    }
  }

  return status;
 80033f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3714      	adds	r7, #20
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop

08003404 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a38      	ldr	r2, [pc, #224]	; (80034f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d022      	beq.n	8003462 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a36      	ldr	r2, [pc, #216]	; (80034fc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d01d      	beq.n	8003462 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a35      	ldr	r2, [pc, #212]	; (8003500 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d018      	beq.n	8003462 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a33      	ldr	r2, [pc, #204]	; (8003504 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d013      	beq.n	8003462 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a32      	ldr	r2, [pc, #200]	; (8003508 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d00e      	beq.n	8003462 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a30      	ldr	r2, [pc, #192]	; (800350c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d009      	beq.n	8003462 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a2f      	ldr	r2, [pc, #188]	; (8003510 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d004      	beq.n	8003462 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a2d      	ldr	r2, [pc, #180]	; (8003514 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d101      	bne.n	8003466 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003462:	2301      	movs	r3, #1
 8003464:	e000      	b.n	8003468 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003466:	2300      	movs	r3, #0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d01a      	beq.n	80034a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	b2db      	uxtb	r3, r3
 8003472:	3b08      	subs	r3, #8
 8003474:	4a28      	ldr	r2, [pc, #160]	; (8003518 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003476:	fba2 2303 	umull	r2, r3, r2, r3
 800347a:	091b      	lsrs	r3, r3, #4
 800347c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	4b26      	ldr	r3, [pc, #152]	; (800351c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003482:	4413      	add	r3, r2
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	461a      	mov	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4a24      	ldr	r2, [pc, #144]	; (8003520 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003490:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f003 031f 	and.w	r3, r3, #31
 8003498:	2201      	movs	r2, #1
 800349a:	409a      	lsls	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80034a0:	e024      	b.n	80034ec <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	3b10      	subs	r3, #16
 80034aa:	4a1e      	ldr	r2, [pc, #120]	; (8003524 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80034ac:	fba2 2303 	umull	r2, r3, r2, r3
 80034b0:	091b      	lsrs	r3, r3, #4
 80034b2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	4a1c      	ldr	r2, [pc, #112]	; (8003528 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d806      	bhi.n	80034ca <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	4a1b      	ldr	r2, [pc, #108]	; (800352c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d902      	bls.n	80034ca <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	3308      	adds	r3, #8
 80034c8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	4b18      	ldr	r3, [pc, #96]	; (8003530 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80034ce:	4413      	add	r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	461a      	mov	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a16      	ldr	r2, [pc, #88]	; (8003534 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80034dc:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f003 031f 	and.w	r3, r3, #31
 80034e4:	2201      	movs	r2, #1
 80034e6:	409a      	lsls	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	669a      	str	r2, [r3, #104]	; 0x68
}
 80034ec:	bf00      	nop
 80034ee:	3714      	adds	r7, #20
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr
 80034f8:	58025408 	.word	0x58025408
 80034fc:	5802541c 	.word	0x5802541c
 8003500:	58025430 	.word	0x58025430
 8003504:	58025444 	.word	0x58025444
 8003508:	58025458 	.word	0x58025458
 800350c:	5802546c 	.word	0x5802546c
 8003510:	58025480 	.word	0x58025480
 8003514:	58025494 	.word	0x58025494
 8003518:	cccccccd 	.word	0xcccccccd
 800351c:	16009600 	.word	0x16009600
 8003520:	58025880 	.word	0x58025880
 8003524:	aaaaaaab 	.word	0xaaaaaaab
 8003528:	400204b8 	.word	0x400204b8
 800352c:	4002040f 	.word	0x4002040f
 8003530:	10008200 	.word	0x10008200
 8003534:	40020880 	.word	0x40020880

08003538 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003538:	b480      	push	{r7}
 800353a:	b085      	sub	sp, #20
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	b2db      	uxtb	r3, r3
 8003546:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d04a      	beq.n	80035e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2b08      	cmp	r3, #8
 8003552:	d847      	bhi.n	80035e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a25      	ldr	r2, [pc, #148]	; (80035f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d022      	beq.n	80035a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a24      	ldr	r2, [pc, #144]	; (80035f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d01d      	beq.n	80035a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a22      	ldr	r2, [pc, #136]	; (80035f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d018      	beq.n	80035a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a21      	ldr	r2, [pc, #132]	; (80035fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d013      	beq.n	80035a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a1f      	ldr	r2, [pc, #124]	; (8003600 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d00e      	beq.n	80035a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a1e      	ldr	r2, [pc, #120]	; (8003604 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d009      	beq.n	80035a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a1c      	ldr	r2, [pc, #112]	; (8003608 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d004      	beq.n	80035a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a1b      	ldr	r2, [pc, #108]	; (800360c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d101      	bne.n	80035a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80035a4:	2301      	movs	r3, #1
 80035a6:	e000      	b.n	80035aa <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80035a8:	2300      	movs	r3, #0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00a      	beq.n	80035c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	4b17      	ldr	r3, [pc, #92]	; (8003610 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80035b2:	4413      	add	r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	461a      	mov	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4a15      	ldr	r2, [pc, #84]	; (8003614 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80035c0:	671a      	str	r2, [r3, #112]	; 0x70
 80035c2:	e009      	b.n	80035d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	4b14      	ldr	r3, [pc, #80]	; (8003618 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80035c8:	4413      	add	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	461a      	mov	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a11      	ldr	r2, [pc, #68]	; (800361c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80035d6:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	3b01      	subs	r3, #1
 80035dc:	2201      	movs	r2, #1
 80035de:	409a      	lsls	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80035e4:	bf00      	nop
 80035e6:	3714      	adds	r7, #20
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr
 80035f0:	58025408 	.word	0x58025408
 80035f4:	5802541c 	.word	0x5802541c
 80035f8:	58025430 	.word	0x58025430
 80035fc:	58025444 	.word	0x58025444
 8003600:	58025458 	.word	0x58025458
 8003604:	5802546c 	.word	0x5802546c
 8003608:	58025480 	.word	0x58025480
 800360c:	58025494 	.word	0x58025494
 8003610:	1600963f 	.word	0x1600963f
 8003614:	58025940 	.word	0x58025940
 8003618:	1000823f 	.word	0x1000823f
 800361c:	40020940 	.word	0x40020940

08003620 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e0c6      	b.n	80037c0 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003636:	2b00      	cmp	r3, #0
 8003638:	d102      	bne.n	8003640 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7fd fd36 	bl	80010ac <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2223      	movs	r2, #35	; 0x23
 8003644:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003646:	4b60      	ldr	r3, [pc, #384]	; (80037c8 <HAL_ETH_Init+0x1a8>)
 8003648:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800364c:	4a5e      	ldr	r2, [pc, #376]	; (80037c8 <HAL_ETH_Init+0x1a8>)
 800364e:	f043 0302 	orr.w	r3, r3, #2
 8003652:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003656:	4b5c      	ldr	r3, [pc, #368]	; (80037c8 <HAL_ETH_Init+0x1a8>)
 8003658:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	60bb      	str	r3, [r7, #8]
 8003662:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	7a1b      	ldrb	r3, [r3, #8]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d103      	bne.n	8003674 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800366c:	2000      	movs	r0, #0
 800366e:	f7fe f8f9 	bl	8001864 <HAL_SYSCFG_ETHInterfaceSelect>
 8003672:	e003      	b.n	800367c <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003674:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003678:	f7fe f8f4 	bl	8001864 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f042 0201 	orr.w	r2, r2, #1
 800368e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003692:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003694:	f7fe f8da 	bl	800184c <HAL_GetTick>
 8003698:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800369a:	e00f      	b.n	80036bc <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 800369c:	f7fe f8d6 	bl	800184c <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80036aa:	d907      	bls.n	80036bc <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2204      	movs	r2, #4
 80036b0:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	22e0      	movs	r2, #224	; 0xe0
 80036b6:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e081      	b.n	80037c0 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1e6      	bne.n	800369c <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 fac0 	bl	8003c54 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80036d4:	f001 fcde 	bl	8005094 <HAL_RCC_GetHCLKFreq>
 80036d8:	4603      	mov	r3, r0
 80036da:	4a3c      	ldr	r2, [pc, #240]	; (80037cc <HAL_ETH_Init+0x1ac>)
 80036dc:	fba2 2303 	umull	r2, r3, r2, r3
 80036e0:	0c9a      	lsrs	r2, r3, #18
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	3a01      	subs	r2, #1
 80036e8:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	f000 fa13 	bl	8003b18 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003708:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 800370c:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	f003 0303 	and.w	r3, r3, #3
 8003716:	2b00      	cmp	r3, #0
 8003718:	d007      	beq.n	800372a <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2201      	movs	r2, #1
 800371e:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	22e0      	movs	r2, #224	; 0xe0
 8003724:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e04a      	b.n	80037c0 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	f241 1308 	movw	r3, #4360	; 0x1108
 8003732:	4413      	add	r3, r2
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	4b26      	ldr	r3, [pc, #152]	; (80037d0 <HAL_ETH_Init+0x1b0>)
 8003738:	4013      	ands	r3, r2
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	6952      	ldr	r2, [r2, #20]
 800373e:	0052      	lsls	r2, r2, #1
 8003740:	6879      	ldr	r1, [r7, #4]
 8003742:	6809      	ldr	r1, [r1, #0]
 8003744:	431a      	orrs	r2, r3
 8003746:	f241 1308 	movw	r3, #4360	; 0x1108
 800374a:	440b      	add	r3, r1
 800374c:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f000 fad8 	bl	8003d04 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 fb1c 	bl	8003d92 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	3305      	adds	r3, #5
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	021a      	lsls	r2, r3, #8
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	3304      	adds	r3, #4
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	4619      	mov	r1, r3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	430a      	orrs	r2, r1
 8003774:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	3303      	adds	r3, #3
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	061a      	lsls	r2, r3, #24
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	3302      	adds	r3, #2
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	041b      	lsls	r3, r3, #16
 800378c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	3301      	adds	r3, #1
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003798:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80037a6:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80037a8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2210      	movs	r2, #16
 80037b6:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2210      	movs	r2, #16
 80037bc:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80037be:	2300      	movs	r3, #0
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	58024400 	.word	0x58024400
 80037cc:	431bde83 	.word	0x431bde83
 80037d0:	ffff8001 	.word	0xffff8001

080037d4 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 80037e6:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	791b      	ldrb	r3, [r3, #4]
 80037ec:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 80037ee:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	7b1b      	ldrb	r3, [r3, #12]
 80037f4:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 80037f6:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	7b5b      	ldrb	r3, [r3, #13]
 80037fc:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80037fe:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	7b9b      	ldrb	r3, [r3, #14]
 8003804:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8003806:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	7bdb      	ldrb	r3, [r3, #15]
 800380c:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800380e:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8003810:	683a      	ldr	r2, [r7, #0]
 8003812:	7c12      	ldrb	r2, [r2, #16]
 8003814:	2a00      	cmp	r2, #0
 8003816:	d102      	bne.n	800381e <ETH_SetMACConfig+0x4a>
 8003818:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800381c:	e000      	b.n	8003820 <ETH_SetMACConfig+0x4c>
 800381e:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8003820:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	7c52      	ldrb	r2, [r2, #17]
 8003826:	2a00      	cmp	r2, #0
 8003828:	d102      	bne.n	8003830 <ETH_SetMACConfig+0x5c>
 800382a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800382e:	e000      	b.n	8003832 <ETH_SetMACConfig+0x5e>
 8003830:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8003832:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	7c9b      	ldrb	r3, [r3, #18]
 8003838:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800383a:	431a      	orrs	r2, r3
                                macconf->Speed |
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8003840:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8003846:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	7f1b      	ldrb	r3, [r3, #28]
 800384c:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 800384e:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	7f5b      	ldrb	r3, [r3, #29]
 8003854:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8003856:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8003858:	683a      	ldr	r2, [r7, #0]
 800385a:	7f92      	ldrb	r2, [r2, #30]
 800385c:	2a00      	cmp	r2, #0
 800385e:	d102      	bne.n	8003866 <ETH_SetMACConfig+0x92>
 8003860:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003864:	e000      	b.n	8003868 <ETH_SetMACConfig+0x94>
 8003866:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8003868:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	7fdb      	ldrb	r3, [r3, #31]
 800386e:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8003870:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003878:	2a00      	cmp	r2, #0
 800387a:	d102      	bne.n	8003882 <ETH_SetMACConfig+0xae>
 800387c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003880:	e000      	b.n	8003884 <ETH_SetMACConfig+0xb0>
 8003882:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8003884:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 800388a:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003892:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8003894:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 800389a:	4313      	orrs	r3, r2
 800389c:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	4b56      	ldr	r3, [pc, #344]	; (8003a00 <ETH_SetMACConfig+0x22c>)
 80038a6:	4013      	ands	r3, r2
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	6812      	ldr	r2, [r2, #0]
 80038ac:	68f9      	ldr	r1, [r7, #12]
 80038ae:	430b      	orrs	r3, r1
 80038b0:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b6:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80038be:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80038c0:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80038c8:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80038ca:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80038d2:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 80038d4:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 80038dc:	2a00      	cmp	r2, #0
 80038de:	d102      	bne.n	80038e6 <ETH_SetMACConfig+0x112>
 80038e0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80038e4:	e000      	b.n	80038e8 <ETH_SetMACConfig+0x114>
 80038e6:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80038e8:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80038ee:	4313      	orrs	r3, r2
 80038f0:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685a      	ldr	r2, [r3, #4]
 80038f8:	4b42      	ldr	r3, [pc, #264]	; (8003a04 <ETH_SetMACConfig+0x230>)
 80038fa:	4013      	ands	r3, r2
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	6812      	ldr	r2, [r2, #0]
 8003900:	68f9      	ldr	r1, [r7, #12]
 8003902:	430b      	orrs	r3, r1
 8003904:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800390c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8003912:	4313      	orrs	r3, r2
 8003914:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68da      	ldr	r2, [r3, #12]
 800391c:	4b3a      	ldr	r3, [pc, #232]	; (8003a08 <ETH_SetMACConfig+0x234>)
 800391e:	4013      	ands	r3, r2
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	6812      	ldr	r2, [r2, #0]
 8003924:	68f9      	ldr	r1, [r7, #12]
 8003926:	430b      	orrs	r3, r1
 8003928:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003930:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003936:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800393e:	2a00      	cmp	r2, #0
 8003940:	d101      	bne.n	8003946 <ETH_SetMACConfig+0x172>
 8003942:	2280      	movs	r2, #128	; 0x80
 8003944:	e000      	b.n	8003948 <ETH_SetMACConfig+0x174>
 8003946:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8003948:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800394e:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003950:	4313      	orrs	r3, r2
 8003952:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800395a:	f64f 730d 	movw	r3, #65293	; 0xff0d
 800395e:	4013      	ands	r3, r2
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	6812      	ldr	r2, [r2, #0]
 8003964:	68f9      	ldr	r1, [r7, #12]
 8003966:	430b      	orrs	r3, r1
 8003968:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8003970:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8003978:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800397a:	4313      	orrs	r3, r2
 800397c:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003986:	f023 0103 	bic.w	r1, r3, #3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	430a      	orrs	r2, r1
 8003992:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 800399e:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	430a      	orrs	r2, r1
 80039ac:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80039b4:	683a      	ldr	r2, [r7, #0]
 80039b6:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80039ba:	2a00      	cmp	r2, #0
 80039bc:	d101      	bne.n	80039c2 <ETH_SetMACConfig+0x1ee>
 80039be:	2240      	movs	r2, #64	; 0x40
 80039c0:	e000      	b.n	80039c4 <ETH_SetMACConfig+0x1f0>
 80039c2:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80039c4:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80039cc:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80039ce:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80039d6:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80039d8:	4313      	orrs	r3, r2
 80039da:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80039e4:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	68fa      	ldr	r2, [r7, #12]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 80039f4:	bf00      	nop
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	00048083 	.word	0x00048083
 8003a04:	c0f88000 	.word	0xc0f88000
 8003a08:	fffffef0 	.word	0xfffffef0

08003a0c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b085      	sub	sp, #20
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	4b38      	ldr	r3, [pc, #224]	; (8003b04 <ETH_SetDMAConfig+0xf8>)
 8003a22:	4013      	ands	r3, r2
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	6812      	ldr	r2, [r2, #0]
 8003a28:	6879      	ldr	r1, [r7, #4]
 8003a2a:	6809      	ldr	r1, [r1, #0]
 8003a2c:	431a      	orrs	r2, r3
 8003a2e:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8003a32:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	791b      	ldrb	r3, [r3, #4]
 8003a38:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003a3e:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	7b1b      	ldrb	r3, [r3, #12]
 8003a44:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003a46:	4313      	orrs	r3, r2
 8003a48:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	f241 0304 	movw	r3, #4100	; 0x1004
 8003a52:	4413      	add	r3, r2
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	4b2c      	ldr	r3, [pc, #176]	; (8003b08 <ETH_SetDMAConfig+0xfc>)
 8003a58:	4013      	ands	r3, r2
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	6811      	ldr	r1, [r2, #0]
 8003a5e:	68fa      	ldr	r2, [r7, #12]
 8003a60:	431a      	orrs	r2, r3
 8003a62:	f241 0304 	movw	r3, #4100	; 0x1004
 8003a66:	440b      	add	r3, r1
 8003a68:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	7b5b      	ldrb	r3, [r3, #13]
 8003a6e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8003a74:	4313      	orrs	r3, r2
 8003a76:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	4b22      	ldr	r3, [pc, #136]	; (8003b0c <ETH_SetDMAConfig+0x100>)
 8003a84:	4013      	ands	r3, r2
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	6811      	ldr	r1, [r2, #0]
 8003a8a:	68fa      	ldr	r2, [r7, #12]
 8003a8c:	431a      	orrs	r2, r3
 8003a8e:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8003a92:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	7d1b      	ldrb	r3, [r3, #20]
 8003a9c:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8003a9e:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	7f5b      	ldrb	r3, [r3, #29]
 8003aa4:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	f241 1304 	movw	r3, #4356	; 0x1104
 8003ab2:	4413      	add	r3, r2
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	4b16      	ldr	r3, [pc, #88]	; (8003b10 <ETH_SetDMAConfig+0x104>)
 8003ab8:	4013      	ands	r3, r2
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	6811      	ldr	r1, [r2, #0]
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	f241 1304 	movw	r3, #4356	; 0x1104
 8003ac6:	440b      	add	r3, r1
 8003ac8:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	7f1b      	ldrb	r3, [r3, #28]
 8003ace:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	f241 1308 	movw	r3, #4360	; 0x1108
 8003ae0:	4413      	add	r3, r2
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	4b0b      	ldr	r3, [pc, #44]	; (8003b14 <ETH_SetDMAConfig+0x108>)
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	6811      	ldr	r1, [r2, #0]
 8003aec:	68fa      	ldr	r2, [r7, #12]
 8003aee:	431a      	orrs	r2, r3
 8003af0:	f241 1308 	movw	r3, #4360	; 0x1108
 8003af4:	440b      	add	r3, r1
 8003af6:	601a      	str	r2, [r3, #0]
}
 8003af8:	bf00      	nop
 8003afa:	3714      	adds	r7, #20
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr
 8003b04:	ffff87fd 	.word	0xffff87fd
 8003b08:	ffff2ffe 	.word	0xffff2ffe
 8003b0c:	fffec000 	.word	0xfffec000
 8003b10:	ffc0efef 	.word	0xffc0efef
 8003b14:	7fc0ffff 	.word	0x7fc0ffff

08003b18 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b0a4      	sub	sp, #144	; 0x90
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8003b20:	2301      	movs	r3, #1
 8003b22:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003b26:	2300      	movs	r3, #0
 8003b28:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003b30:	2300      	movs	r3, #0
 8003b32:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8003b36:	2301      	movs	r3, #1
 8003b38:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003b42:	2301      	movs	r3, #1
 8003b44:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003b54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b58:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8003b60:	2300      	movs	r3, #0
 8003b62:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8003b64:	2300      	movs	r3, #0
 8003b66:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8003b70:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8003b74:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8003b76:	2300      	movs	r3, #0
 8003b78:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8003b80:	2301      	movs	r3, #1
 8003b82:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8003b86:	2300      	movs	r3, #0
 8003b88:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8003b92:	2300      	movs	r3, #0
 8003b94:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8003b96:	2300      	movs	r3, #0
 8003b98:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8003baa:	2301      	movs	r3, #1
 8003bac:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8003bb0:	2320      	movs	r3, #32
 8003bb2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8003bc2:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8003bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003bc8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003bcc:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8003bd4:	2302      	movs	r3, #2
 8003bd6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003be0:	2300      	movs	r3, #0
 8003be2:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8003be6:	2300      	movs	r3, #0
 8003be8:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8003bec:	2301      	movs	r3, #1
 8003bee:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003bfc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c00:	4619      	mov	r1, r3
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7ff fde6 	bl	80037d4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8003c10:	2300      	movs	r3, #0
 8003c12:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8003c14:	2300      	movs	r3, #0
 8003c16:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003c22:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003c26:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003c2c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003c30:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8003c32:	2300      	movs	r3, #0
 8003c34:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8003c38:	f44f 7306 	mov.w	r3, #536	; 0x218
 8003c3c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003c3e:	f107 0308 	add.w	r3, r7, #8
 8003c42:	4619      	mov	r1, r3
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f7ff fee1 	bl	8003a0c <ETH_SetDMAConfig>
}
 8003c4a:	bf00      	nop
 8003c4c:	3790      	adds	r7, #144	; 0x90
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
	...

08003c54 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003c64:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003c6c:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003c6e:	f001 fa11 	bl	8005094 <HAL_RCC_GetHCLKFreq>
 8003c72:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	4a1e      	ldr	r2, [pc, #120]	; (8003cf0 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d908      	bls.n	8003c8e <ETH_MAC_MDIO_ClkConfig+0x3a>
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	4a1d      	ldr	r2, [pc, #116]	; (8003cf4 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d804      	bhi.n	8003c8e <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c8a:	60fb      	str	r3, [r7, #12]
 8003c8c:	e027      	b.n	8003cde <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	4a18      	ldr	r2, [pc, #96]	; (8003cf4 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d908      	bls.n	8003ca8 <ETH_MAC_MDIO_ClkConfig+0x54>
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	4a17      	ldr	r2, [pc, #92]	; (8003cf8 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d204      	bcs.n	8003ca8 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003ca4:	60fb      	str	r3, [r7, #12]
 8003ca6:	e01a      	b.n	8003cde <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	4a13      	ldr	r2, [pc, #76]	; (8003cf8 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d303      	bcc.n	8003cb8 <ETH_MAC_MDIO_ClkConfig+0x64>
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	4a12      	ldr	r2, [pc, #72]	; (8003cfc <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d911      	bls.n	8003cdc <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	4a10      	ldr	r2, [pc, #64]	; (8003cfc <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d908      	bls.n	8003cd2 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	4a0f      	ldr	r2, [pc, #60]	; (8003d00 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d804      	bhi.n	8003cd2 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	e005      	b.n	8003cde <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003cd8:	60fb      	str	r3, [r7, #12]
 8003cda:	e000      	b.n	8003cde <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8003cdc:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8003ce8:	bf00      	nop
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	01312cff 	.word	0x01312cff
 8003cf4:	02160ebf 	.word	0x02160ebf
 8003cf8:	03938700 	.word	0x03938700
 8003cfc:	05f5e0ff 	.word	0x05f5e0ff
 8003d00:	08f0d17f 	.word	0x08f0d17f

08003d04 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	60fb      	str	r3, [r7, #12]
 8003d10:	e01d      	b.n	8003d4e <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	68d9      	ldr	r1, [r3, #12]
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	005b      	lsls	r3, r3, #1
 8003d1c:	4413      	add	r3, r2
 8003d1e:	00db      	lsls	r3, r3, #3
 8003d20:	440b      	add	r3, r1
 8003d22:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	2200      	movs	r2, #0
 8003d28:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	2200      	movs	r2, #0
 8003d34:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003d3c:	68b9      	ldr	r1, [r7, #8]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	3206      	adds	r2, #6
 8003d44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	60fb      	str	r3, [r7, #12]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2b03      	cmp	r3, #3
 8003d52:	d9de      	bls.n	8003d12 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	f241 132c 	movw	r3, #4396	; 0x112c
 8003d62:	4413      	add	r3, r2
 8003d64:	2203      	movs	r2, #3
 8003d66:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68d9      	ldr	r1, [r3, #12]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	f241 1314 	movw	r3, #4372	; 0x1114
 8003d74:	4413      	add	r3, r2
 8003d76:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	68da      	ldr	r2, [r3, #12]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8003d84:	601a      	str	r2, [r3, #0]
}
 8003d86:	bf00      	nop
 8003d88:	3714      	adds	r7, #20
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr

08003d92 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003d92:	b480      	push	{r7}
 8003d94:	b085      	sub	sp, #20
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	60fb      	str	r3, [r7, #12]
 8003d9e:	e024      	b.n	8003dea <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6919      	ldr	r1, [r3, #16]
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	4613      	mov	r3, r2
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	4413      	add	r3, r2
 8003dac:	00db      	lsls	r3, r3, #3
 8003dae:	440b      	add	r3, r1
 8003db0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	2200      	movs	r2, #0
 8003db6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003dd6:	68ba      	ldr	r2, [r7, #8]
 8003dd8:	6879      	ldr	r1, [r7, #4]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	3310      	adds	r3, #16
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	440b      	add	r3, r1
 8003de2:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	3301      	adds	r3, #1
 8003de8:	60fb      	str	r3, [r7, #12]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2b03      	cmp	r3, #3
 8003dee:	d9d7      	bls.n	8003da0 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	f241 1330 	movw	r3, #4400	; 0x1130
 8003e16:	4413      	add	r3, r2
 8003e18:	2203      	movs	r2, #3
 8003e1a:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6919      	ldr	r1, [r3, #16]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	f241 131c 	movw	r3, #4380	; 0x111c
 8003e28:	4413      	add	r3, r2
 8003e2a:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	f241 1328 	movw	r3, #4392	; 0x1128
 8003e3c:	4413      	add	r3, r2
 8003e3e:	6019      	str	r1, [r3, #0]
}
 8003e40:	bf00      	nop
 8003e42:	3714      	adds	r7, #20
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b089      	sub	sp, #36	; 0x24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003e56:	2300      	movs	r3, #0
 8003e58:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003e5a:	4b86      	ldr	r3, [pc, #536]	; (8004074 <HAL_GPIO_Init+0x228>)
 8003e5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003e5e:	e18c      	b.n	800417a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	2101      	movs	r1, #1
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f000 817e 	beq.w	8004174 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d00b      	beq.n	8003e98 <HAL_GPIO_Init+0x4c>
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d007      	beq.n	8003e98 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e8c:	2b11      	cmp	r3, #17
 8003e8e:	d003      	beq.n	8003e98 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	2b12      	cmp	r3, #18
 8003e96:	d130      	bne.n	8003efa <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	005b      	lsls	r3, r3, #1
 8003ea2:	2203      	movs	r2, #3
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	4013      	ands	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	68da      	ldr	r2, [r3, #12]
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	005b      	lsls	r3, r3, #1
 8003eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	69ba      	ldr	r2, [r7, #24]
 8003ec6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ece:	2201      	movs	r2, #1
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed6:	43db      	mvns	r3, r3
 8003ed8:	69ba      	ldr	r2, [r7, #24]
 8003eda:	4013      	ands	r3, r2
 8003edc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	091b      	lsrs	r3, r3, #4
 8003ee4:	f003 0201 	and.w	r2, r3, #1
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	fa02 f303 	lsl.w	r3, r2, r3
 8003eee:	69ba      	ldr	r2, [r7, #24]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	005b      	lsls	r3, r3, #1
 8003f04:	2203      	movs	r2, #3
 8003f06:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0a:	43db      	mvns	r3, r3
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	689a      	ldr	r2, [r3, #8]
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	005b      	lsls	r3, r3, #1
 8003f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1e:	69ba      	ldr	r2, [r7, #24]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	69ba      	ldr	r2, [r7, #24]
 8003f28:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d003      	beq.n	8003f3a <HAL_GPIO_Init+0xee>
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	2b12      	cmp	r3, #18
 8003f38:	d123      	bne.n	8003f82 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	08da      	lsrs	r2, r3, #3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	3208      	adds	r2, #8
 8003f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	f003 0307 	and.w	r3, r3, #7
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	220f      	movs	r2, #15
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	43db      	mvns	r3, r3
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	691a      	ldr	r2, [r3, #16]
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	f003 0307 	and.w	r3, r3, #7
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	08da      	lsrs	r2, r3, #3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3208      	adds	r2, #8
 8003f7c:	69b9      	ldr	r1, [r7, #24]
 8003f7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	005b      	lsls	r3, r3, #1
 8003f8c:	2203      	movs	r2, #3
 8003f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f92:	43db      	mvns	r3, r3
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	4013      	ands	r3, r2
 8003f98:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f003 0203 	and.w	r2, r3, #3
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003faa:	69ba      	ldr	r2, [r7, #24]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	f000 80d8 	beq.w	8004174 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fc4:	4b2c      	ldr	r3, [pc, #176]	; (8004078 <HAL_GPIO_Init+0x22c>)
 8003fc6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003fca:	4a2b      	ldr	r2, [pc, #172]	; (8004078 <HAL_GPIO_Init+0x22c>)
 8003fcc:	f043 0302 	orr.w	r3, r3, #2
 8003fd0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003fd4:	4b28      	ldr	r3, [pc, #160]	; (8004078 <HAL_GPIO_Init+0x22c>)
 8003fd6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	60fb      	str	r3, [r7, #12]
 8003fe0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fe2:	4a26      	ldr	r2, [pc, #152]	; (800407c <HAL_GPIO_Init+0x230>)
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	089b      	lsrs	r3, r3, #2
 8003fe8:	3302      	adds	r3, #2
 8003fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	f003 0303 	and.w	r3, r3, #3
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	220f      	movs	r2, #15
 8003ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffe:	43db      	mvns	r3, r3
 8004000:	69ba      	ldr	r2, [r7, #24]
 8004002:	4013      	ands	r3, r2
 8004004:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a1d      	ldr	r2, [pc, #116]	; (8004080 <HAL_GPIO_Init+0x234>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d04a      	beq.n	80040a4 <HAL_GPIO_Init+0x258>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a1c      	ldr	r2, [pc, #112]	; (8004084 <HAL_GPIO_Init+0x238>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d02b      	beq.n	800406e <HAL_GPIO_Init+0x222>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a1b      	ldr	r2, [pc, #108]	; (8004088 <HAL_GPIO_Init+0x23c>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d025      	beq.n	800406a <HAL_GPIO_Init+0x21e>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a1a      	ldr	r2, [pc, #104]	; (800408c <HAL_GPIO_Init+0x240>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d01f      	beq.n	8004066 <HAL_GPIO_Init+0x21a>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a19      	ldr	r2, [pc, #100]	; (8004090 <HAL_GPIO_Init+0x244>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d019      	beq.n	8004062 <HAL_GPIO_Init+0x216>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a18      	ldr	r2, [pc, #96]	; (8004094 <HAL_GPIO_Init+0x248>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d013      	beq.n	800405e <HAL_GPIO_Init+0x212>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a17      	ldr	r2, [pc, #92]	; (8004098 <HAL_GPIO_Init+0x24c>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d00d      	beq.n	800405a <HAL_GPIO_Init+0x20e>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a16      	ldr	r2, [pc, #88]	; (800409c <HAL_GPIO_Init+0x250>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d007      	beq.n	8004056 <HAL_GPIO_Init+0x20a>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a15      	ldr	r2, [pc, #84]	; (80040a0 <HAL_GPIO_Init+0x254>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d101      	bne.n	8004052 <HAL_GPIO_Init+0x206>
 800404e:	2309      	movs	r3, #9
 8004050:	e029      	b.n	80040a6 <HAL_GPIO_Init+0x25a>
 8004052:	230a      	movs	r3, #10
 8004054:	e027      	b.n	80040a6 <HAL_GPIO_Init+0x25a>
 8004056:	2307      	movs	r3, #7
 8004058:	e025      	b.n	80040a6 <HAL_GPIO_Init+0x25a>
 800405a:	2306      	movs	r3, #6
 800405c:	e023      	b.n	80040a6 <HAL_GPIO_Init+0x25a>
 800405e:	2305      	movs	r3, #5
 8004060:	e021      	b.n	80040a6 <HAL_GPIO_Init+0x25a>
 8004062:	2304      	movs	r3, #4
 8004064:	e01f      	b.n	80040a6 <HAL_GPIO_Init+0x25a>
 8004066:	2303      	movs	r3, #3
 8004068:	e01d      	b.n	80040a6 <HAL_GPIO_Init+0x25a>
 800406a:	2302      	movs	r3, #2
 800406c:	e01b      	b.n	80040a6 <HAL_GPIO_Init+0x25a>
 800406e:	2301      	movs	r3, #1
 8004070:	e019      	b.n	80040a6 <HAL_GPIO_Init+0x25a>
 8004072:	bf00      	nop
 8004074:	58000080 	.word	0x58000080
 8004078:	58024400 	.word	0x58024400
 800407c:	58000400 	.word	0x58000400
 8004080:	58020000 	.word	0x58020000
 8004084:	58020400 	.word	0x58020400
 8004088:	58020800 	.word	0x58020800
 800408c:	58020c00 	.word	0x58020c00
 8004090:	58021000 	.word	0x58021000
 8004094:	58021400 	.word	0x58021400
 8004098:	58021800 	.word	0x58021800
 800409c:	58021c00 	.word	0x58021c00
 80040a0:	58022400 	.word	0x58022400
 80040a4:	2300      	movs	r3, #0
 80040a6:	69fa      	ldr	r2, [r7, #28]
 80040a8:	f002 0203 	and.w	r2, r2, #3
 80040ac:	0092      	lsls	r2, r2, #2
 80040ae:	4093      	lsls	r3, r2
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040b6:	4938      	ldr	r1, [pc, #224]	; (8004198 <HAL_GPIO_Init+0x34c>)
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	089b      	lsrs	r3, r3, #2
 80040bc:	3302      	adds	r3, #2
 80040be:	69ba      	ldr	r2, [r7, #24]
 80040c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	43db      	mvns	r3, r3
 80040ce:	69ba      	ldr	r2, [r7, #24]
 80040d0:	4013      	ands	r3, r2
 80040d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d003      	beq.n	80040e8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80040e0:	69ba      	ldr	r2, [r7, #24]
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	69ba      	ldr	r2, [r7, #24]
 80040ec:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	43db      	mvns	r3, r3
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	4013      	ands	r3, r2
 80040fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	4313      	orrs	r3, r2
 8004110:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	69ba      	ldr	r2, [r7, #24]
 8004116:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004118:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	43db      	mvns	r3, r3
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	4013      	ands	r3, r2
 8004128:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_GPIO_Init+0x2f2>
        {
          temp |= iocurrent;
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	4313      	orrs	r3, r2
 800413c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800413e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004146:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	43db      	mvns	r3, r3
 8004152:	69ba      	ldr	r2, [r7, #24]
 8004154:	4013      	ands	r3, r2
 8004156:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d003      	beq.n	800416c <HAL_GPIO_Init+0x320>
        {
          temp |= iocurrent;
 8004164:	69ba      	ldr	r2, [r7, #24]
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	4313      	orrs	r3, r2
 800416a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800416c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	3301      	adds	r3, #1
 8004178:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	fa22 f303 	lsr.w	r3, r2, r3
 8004184:	2b00      	cmp	r3, #0
 8004186:	f47f ae6b 	bne.w	8003e60 <HAL_GPIO_Init+0x14>
  }
}
 800418a:	bf00      	nop
 800418c:	bf00      	nop
 800418e:	3724      	adds	r7, #36	; 0x24
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr
 8004198:	58000400 	.word	0x58000400

0800419c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	460b      	mov	r3, r1
 80041a6:	807b      	strh	r3, [r7, #2]
 80041a8:	4613      	mov	r3, r2
 80041aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041ac:	787b      	ldrb	r3, [r7, #1]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d003      	beq.n	80041ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041b2:	887a      	ldrh	r2, [r7, #2]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80041b8:	e003      	b.n	80041c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80041ba:	887b      	ldrh	r3, [r7, #2]
 80041bc:	041a      	lsls	r2, r3, #16
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	619a      	str	r2, [r3, #24]
}
 80041c2:	bf00      	nop
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
	...

080041d0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80041d8:	4b19      	ldr	r3, [pc, #100]	; (8004240 <HAL_PWREx_ConfigSupply+0x70>)
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	f003 0304 	and.w	r3, r3, #4
 80041e0:	2b04      	cmp	r3, #4
 80041e2:	d00a      	beq.n	80041fa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80041e4:	4b16      	ldr	r3, [pc, #88]	; (8004240 <HAL_PWREx_ConfigSupply+0x70>)
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	f003 0307 	and.w	r3, r3, #7
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d001      	beq.n	80041f6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e01f      	b.n	8004236 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80041f6:	2300      	movs	r3, #0
 80041f8:	e01d      	b.n	8004236 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80041fa:	4b11      	ldr	r3, [pc, #68]	; (8004240 <HAL_PWREx_ConfigSupply+0x70>)
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	f023 0207 	bic.w	r2, r3, #7
 8004202:	490f      	ldr	r1, [pc, #60]	; (8004240 <HAL_PWREx_ConfigSupply+0x70>)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4313      	orrs	r3, r2
 8004208:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800420a:	f7fd fb1f 	bl	800184c <HAL_GetTick>
 800420e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004210:	e009      	b.n	8004226 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004212:	f7fd fb1b 	bl	800184c <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004220:	d901      	bls.n	8004226 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e007      	b.n	8004236 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004226:	4b06      	ldr	r3, [pc, #24]	; (8004240 <HAL_PWREx_ConfigSupply+0x70>)
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800422e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004232:	d1ee      	bne.n	8004212 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	58024800 	.word	0x58024800

08004244 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b08c      	sub	sp, #48	; 0x30
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d101      	bne.n	8004256 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e37a      	b.n	800494c <HAL_RCC_OscConfig+0x708>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b00      	cmp	r3, #0
 8004260:	f000 8087 	beq.w	8004372 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004264:	4ba0      	ldr	r3, [pc, #640]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004266:	691b      	ldr	r3, [r3, #16]
 8004268:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800426c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800426e:	4b9e      	ldr	r3, [pc, #632]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004272:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004276:	2b10      	cmp	r3, #16
 8004278:	d007      	beq.n	800428a <HAL_RCC_OscConfig+0x46>
 800427a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800427c:	2b18      	cmp	r3, #24
 800427e:	d110      	bne.n	80042a2 <HAL_RCC_OscConfig+0x5e>
 8004280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004282:	f003 0303 	and.w	r3, r3, #3
 8004286:	2b02      	cmp	r3, #2
 8004288:	d10b      	bne.n	80042a2 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800428a:	4b97      	ldr	r3, [pc, #604]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d06c      	beq.n	8004370 <HAL_RCC_OscConfig+0x12c>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d168      	bne.n	8004370 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e354      	b.n	800494c <HAL_RCC_OscConfig+0x708>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042aa:	d106      	bne.n	80042ba <HAL_RCC_OscConfig+0x76>
 80042ac:	4b8e      	ldr	r3, [pc, #568]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a8d      	ldr	r2, [pc, #564]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80042b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042b6:	6013      	str	r3, [r2, #0]
 80042b8:	e02e      	b.n	8004318 <HAL_RCC_OscConfig+0xd4>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d10c      	bne.n	80042dc <HAL_RCC_OscConfig+0x98>
 80042c2:	4b89      	ldr	r3, [pc, #548]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a88      	ldr	r2, [pc, #544]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80042c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042cc:	6013      	str	r3, [r2, #0]
 80042ce:	4b86      	ldr	r3, [pc, #536]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a85      	ldr	r2, [pc, #532]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80042d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042d8:	6013      	str	r3, [r2, #0]
 80042da:	e01d      	b.n	8004318 <HAL_RCC_OscConfig+0xd4>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042e4:	d10c      	bne.n	8004300 <HAL_RCC_OscConfig+0xbc>
 80042e6:	4b80      	ldr	r3, [pc, #512]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a7f      	ldr	r2, [pc, #508]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80042ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042f0:	6013      	str	r3, [r2, #0]
 80042f2:	4b7d      	ldr	r3, [pc, #500]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a7c      	ldr	r2, [pc, #496]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80042f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042fc:	6013      	str	r3, [r2, #0]
 80042fe:	e00b      	b.n	8004318 <HAL_RCC_OscConfig+0xd4>
 8004300:	4b79      	ldr	r3, [pc, #484]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a78      	ldr	r2, [pc, #480]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004306:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800430a:	6013      	str	r3, [r2, #0]
 800430c:	4b76      	ldr	r3, [pc, #472]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a75      	ldr	r2, [pc, #468]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004312:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004316:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d013      	beq.n	8004348 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004320:	f7fd fa94 	bl	800184c <HAL_GetTick>
 8004324:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004326:	e008      	b.n	800433a <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004328:	f7fd fa90 	bl	800184c <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b64      	cmp	r3, #100	; 0x64
 8004334:	d901      	bls.n	800433a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e308      	b.n	800494c <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800433a:	4b6b      	ldr	r3, [pc, #428]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d0f0      	beq.n	8004328 <HAL_RCC_OscConfig+0xe4>
 8004346:	e014      	b.n	8004372 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004348:	f7fd fa80 	bl	800184c <HAL_GetTick>
 800434c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800434e:	e008      	b.n	8004362 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004350:	f7fd fa7c 	bl	800184c <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b64      	cmp	r3, #100	; 0x64
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e2f4      	b.n	800494c <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004362:	4b61      	ldr	r3, [pc, #388]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d1f0      	bne.n	8004350 <HAL_RCC_OscConfig+0x10c>
 800436e:	e000      	b.n	8004372 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004370:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0302 	and.w	r3, r3, #2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d06d      	beq.n	800445a <HAL_RCC_OscConfig+0x216>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800437e:	4b5a      	ldr	r3, [pc, #360]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004386:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004388:	4b57      	ldr	r3, [pc, #348]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 800438a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438c:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800438e:	6a3b      	ldr	r3, [r7, #32]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d007      	beq.n	80043a4 <HAL_RCC_OscConfig+0x160>
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	2b18      	cmp	r3, #24
 8004398:	d11b      	bne.n	80043d2 <HAL_RCC_OscConfig+0x18e>
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	f003 0303 	and.w	r3, r3, #3
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d116      	bne.n	80043d2 <HAL_RCC_OscConfig+0x18e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043a4:	4b50      	ldr	r3, [pc, #320]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0304 	and.w	r3, r3, #4
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d005      	beq.n	80043bc <HAL_RCC_OscConfig+0x178>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d101      	bne.n	80043bc <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e2c7      	b.n	800494c <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043bc:	4b4a      	ldr	r3, [pc, #296]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	691b      	ldr	r3, [r3, #16]
 80043c8:	061b      	lsls	r3, r3, #24
 80043ca:	4947      	ldr	r1, [pc, #284]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043d0:	e043      	b.n	800445a <HAL_RCC_OscConfig+0x216>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d026      	beq.n	8004428 <HAL_RCC_OscConfig+0x1e4>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80043da:	4b43      	ldr	r3, [pc, #268]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f023 0219 	bic.w	r2, r3, #25
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	4940      	ldr	r1, [pc, #256]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ec:	f7fd fa2e 	bl	800184c <HAL_GetTick>
 80043f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80043f2:	e008      	b.n	8004406 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043f4:	f7fd fa2a 	bl	800184c <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d901      	bls.n	8004406 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e2a2      	b.n	800494c <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004406:	4b38      	ldr	r3, [pc, #224]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0304 	and.w	r3, r3, #4
 800440e:	2b00      	cmp	r3, #0
 8004410:	d0f0      	beq.n	80043f4 <HAL_RCC_OscConfig+0x1b0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004412:	4b35      	ldr	r3, [pc, #212]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	061b      	lsls	r3, r3, #24
 8004420:	4931      	ldr	r1, [pc, #196]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004422:	4313      	orrs	r3, r2
 8004424:	604b      	str	r3, [r1, #4]
 8004426:	e018      	b.n	800445a <HAL_RCC_OscConfig+0x216>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004428:	4b2f      	ldr	r3, [pc, #188]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a2e      	ldr	r2, [pc, #184]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 800442e:	f023 0301 	bic.w	r3, r3, #1
 8004432:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004434:	f7fd fa0a 	bl	800184c <HAL_GetTick>
 8004438:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800443a:	e008      	b.n	800444e <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800443c:	f7fd fa06 	bl	800184c <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d901      	bls.n	800444e <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e27e      	b.n	800494c <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800444e:	4b26      	ldr	r3, [pc, #152]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0304 	and.w	r3, r3, #4
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1f0      	bne.n	800443c <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0310 	and.w	r3, r3, #16
 8004462:	2b00      	cmp	r3, #0
 8004464:	d06c      	beq.n	8004540 <HAL_RCC_OscConfig+0x2fc>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004466:	4b20      	ldr	r3, [pc, #128]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800446e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004470:	4b1d      	ldr	r3, [pc, #116]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 8004472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004474:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	2b08      	cmp	r3, #8
 800447a:	d007      	beq.n	800448c <HAL_RCC_OscConfig+0x248>
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	2b18      	cmp	r3, #24
 8004480:	d11b      	bne.n	80044ba <HAL_RCC_OscConfig+0x276>
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f003 0303 	and.w	r3, r3, #3
 8004488:	2b01      	cmp	r3, #1
 800448a:	d116      	bne.n	80044ba <HAL_RCC_OscConfig+0x276>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800448c:	4b16      	ldr	r3, [pc, #88]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004494:	2b00      	cmp	r3, #0
 8004496:	d005      	beq.n	80044a4 <HAL_RCC_OscConfig+0x260>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	69db      	ldr	r3, [r3, #28]
 800449c:	2b80      	cmp	r3, #128	; 0x80
 800449e:	d001      	beq.n	80044a4 <HAL_RCC_OscConfig+0x260>
      {
        return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e253      	b.n	800494c <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80044a4:	4b10      	ldr	r3, [pc, #64]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	061b      	lsls	r3, r3, #24
 80044b2:	490d      	ldr	r1, [pc, #52]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80044b8:	e042      	b.n	8004540 <HAL_RCC_OscConfig+0x2fc>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d025      	beq.n	800450e <HAL_RCC_OscConfig+0x2ca>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80044c2:	4b09      	ldr	r3, [pc, #36]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a08      	ldr	r2, [pc, #32]	; (80044e8 <HAL_RCC_OscConfig+0x2a4>)
 80044c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ce:	f7fd f9bd 	bl	800184c <HAL_GetTick>
 80044d2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80044d4:	e00a      	b.n	80044ec <HAL_RCC_OscConfig+0x2a8>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80044d6:	f7fd f9b9 	bl	800184c <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d903      	bls.n	80044ec <HAL_RCC_OscConfig+0x2a8>
          {
            return HAL_TIMEOUT;
 80044e4:	2303      	movs	r3, #3
 80044e6:	e231      	b.n	800494c <HAL_RCC_OscConfig+0x708>
 80044e8:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80044ec:	4ba3      	ldr	r3, [pc, #652]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d0ee      	beq.n	80044d6 <HAL_RCC_OscConfig+0x292>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80044f8:	4ba0      	ldr	r3, [pc, #640]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	061b      	lsls	r3, r3, #24
 8004506:	499d      	ldr	r1, [pc, #628]	; (800477c <HAL_RCC_OscConfig+0x538>)
 8004508:	4313      	orrs	r3, r2
 800450a:	60cb      	str	r3, [r1, #12]
 800450c:	e018      	b.n	8004540 <HAL_RCC_OscConfig+0x2fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800450e:	4b9b      	ldr	r3, [pc, #620]	; (800477c <HAL_RCC_OscConfig+0x538>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a9a      	ldr	r2, [pc, #616]	; (800477c <HAL_RCC_OscConfig+0x538>)
 8004514:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004518:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800451a:	f7fd f997 	bl	800184c <HAL_GetTick>
 800451e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004520:	e008      	b.n	8004534 <HAL_RCC_OscConfig+0x2f0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004522:	f7fd f993 	bl	800184c <HAL_GetTick>
 8004526:	4602      	mov	r2, r0
 8004528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452a:	1ad3      	subs	r3, r2, r3
 800452c:	2b02      	cmp	r3, #2
 800452e:	d901      	bls.n	8004534 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	e20b      	b.n	800494c <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004534:	4b91      	ldr	r3, [pc, #580]	; (800477c <HAL_RCC_OscConfig+0x538>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800453c:	2b00      	cmp	r3, #0
 800453e:	d1f0      	bne.n	8004522 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0308 	and.w	r3, r3, #8
 8004548:	2b00      	cmp	r3, #0
 800454a:	d036      	beq.n	80045ba <HAL_RCC_OscConfig+0x376>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d019      	beq.n	8004588 <HAL_RCC_OscConfig+0x344>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004554:	4b89      	ldr	r3, [pc, #548]	; (800477c <HAL_RCC_OscConfig+0x538>)
 8004556:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004558:	4a88      	ldr	r2, [pc, #544]	; (800477c <HAL_RCC_OscConfig+0x538>)
 800455a:	f043 0301 	orr.w	r3, r3, #1
 800455e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004560:	f7fd f974 	bl	800184c <HAL_GetTick>
 8004564:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004566:	e008      	b.n	800457a <HAL_RCC_OscConfig+0x336>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004568:	f7fd f970 	bl	800184c <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b02      	cmp	r3, #2
 8004574:	d901      	bls.n	800457a <HAL_RCC_OscConfig+0x336>
        {
          return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e1e8      	b.n	800494c <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800457a:	4b80      	ldr	r3, [pc, #512]	; (800477c <HAL_RCC_OscConfig+0x538>)
 800457c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d0f0      	beq.n	8004568 <HAL_RCC_OscConfig+0x324>
 8004586:	e018      	b.n	80045ba <HAL_RCC_OscConfig+0x376>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004588:	4b7c      	ldr	r3, [pc, #496]	; (800477c <HAL_RCC_OscConfig+0x538>)
 800458a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800458c:	4a7b      	ldr	r2, [pc, #492]	; (800477c <HAL_RCC_OscConfig+0x538>)
 800458e:	f023 0301 	bic.w	r3, r3, #1
 8004592:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004594:	f7fd f95a 	bl	800184c <HAL_GetTick>
 8004598:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800459a:	e008      	b.n	80045ae <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800459c:	f7fd f956 	bl	800184c <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d901      	bls.n	80045ae <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e1ce      	b.n	800494c <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80045ae:	4b73      	ldr	r3, [pc, #460]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80045b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d1f0      	bne.n	800459c <HAL_RCC_OscConfig+0x358>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0320 	and.w	r3, r3, #32
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d036      	beq.n	8004634 <HAL_RCC_OscConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d019      	beq.n	8004602 <HAL_RCC_OscConfig+0x3be>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80045ce:	4b6b      	ldr	r3, [pc, #428]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a6a      	ldr	r2, [pc, #424]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80045d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80045d8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80045da:	f7fd f937 	bl	800184c <HAL_GetTick>
 80045de:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80045e0:	e008      	b.n	80045f4 <HAL_RCC_OscConfig+0x3b0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80045e2:	f7fd f933 	bl	800184c <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d901      	bls.n	80045f4 <HAL_RCC_OscConfig+0x3b0>
        {
          return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e1ab      	b.n	800494c <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80045f4:	4b61      	ldr	r3, [pc, #388]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d0f0      	beq.n	80045e2 <HAL_RCC_OscConfig+0x39e>
 8004600:	e018      	b.n	8004634 <HAL_RCC_OscConfig+0x3f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004602:	4b5e      	ldr	r3, [pc, #376]	; (800477c <HAL_RCC_OscConfig+0x538>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a5d      	ldr	r2, [pc, #372]	; (800477c <HAL_RCC_OscConfig+0x538>)
 8004608:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800460c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800460e:	f7fd f91d 	bl	800184c <HAL_GetTick>
 8004612:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004614:	e008      	b.n	8004628 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004616:	f7fd f919 	bl	800184c <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	2b02      	cmp	r3, #2
 8004622:	d901      	bls.n	8004628 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e191      	b.n	800494c <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004628:	4b54      	ldr	r3, [pc, #336]	; (800477c <HAL_RCC_OscConfig+0x538>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d1f0      	bne.n	8004616 <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0304 	and.w	r3, r3, #4
 800463c:	2b00      	cmp	r3, #0
 800463e:	f000 8081 	beq.w	8004744 <HAL_RCC_OscConfig+0x500>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004642:	4b4f      	ldr	r3, [pc, #316]	; (8004780 <HAL_RCC_OscConfig+0x53c>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a4e      	ldr	r2, [pc, #312]	; (8004780 <HAL_RCC_OscConfig+0x53c>)
 8004648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800464c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800464e:	f7fd f8fd 	bl	800184c <HAL_GetTick>
 8004652:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004654:	e008      	b.n	8004668 <HAL_RCC_OscConfig+0x424>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004656:	f7fd f8f9 	bl	800184c <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b64      	cmp	r3, #100	; 0x64
 8004662:	d901      	bls.n	8004668 <HAL_RCC_OscConfig+0x424>
      {
        return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e171      	b.n	800494c <HAL_RCC_OscConfig+0x708>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004668:	4b45      	ldr	r3, [pc, #276]	; (8004780 <HAL_RCC_OscConfig+0x53c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004670:	2b00      	cmp	r3, #0
 8004672:	d0f0      	beq.n	8004656 <HAL_RCC_OscConfig+0x412>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d106      	bne.n	800468a <HAL_RCC_OscConfig+0x446>
 800467c:	4b3f      	ldr	r3, [pc, #252]	; (800477c <HAL_RCC_OscConfig+0x538>)
 800467e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004680:	4a3e      	ldr	r2, [pc, #248]	; (800477c <HAL_RCC_OscConfig+0x538>)
 8004682:	f043 0301 	orr.w	r3, r3, #1
 8004686:	6713      	str	r3, [r2, #112]	; 0x70
 8004688:	e02d      	b.n	80046e6 <HAL_RCC_OscConfig+0x4a2>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10c      	bne.n	80046ac <HAL_RCC_OscConfig+0x468>
 8004692:	4b3a      	ldr	r3, [pc, #232]	; (800477c <HAL_RCC_OscConfig+0x538>)
 8004694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004696:	4a39      	ldr	r2, [pc, #228]	; (800477c <HAL_RCC_OscConfig+0x538>)
 8004698:	f023 0301 	bic.w	r3, r3, #1
 800469c:	6713      	str	r3, [r2, #112]	; 0x70
 800469e:	4b37      	ldr	r3, [pc, #220]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80046a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046a2:	4a36      	ldr	r2, [pc, #216]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80046a4:	f023 0304 	bic.w	r3, r3, #4
 80046a8:	6713      	str	r3, [r2, #112]	; 0x70
 80046aa:	e01c      	b.n	80046e6 <HAL_RCC_OscConfig+0x4a2>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	2b05      	cmp	r3, #5
 80046b2:	d10c      	bne.n	80046ce <HAL_RCC_OscConfig+0x48a>
 80046b4:	4b31      	ldr	r3, [pc, #196]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80046b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b8:	4a30      	ldr	r2, [pc, #192]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80046ba:	f043 0304 	orr.w	r3, r3, #4
 80046be:	6713      	str	r3, [r2, #112]	; 0x70
 80046c0:	4b2e      	ldr	r3, [pc, #184]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80046c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046c4:	4a2d      	ldr	r2, [pc, #180]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80046c6:	f043 0301 	orr.w	r3, r3, #1
 80046ca:	6713      	str	r3, [r2, #112]	; 0x70
 80046cc:	e00b      	b.n	80046e6 <HAL_RCC_OscConfig+0x4a2>
 80046ce:	4b2b      	ldr	r3, [pc, #172]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80046d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046d2:	4a2a      	ldr	r2, [pc, #168]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80046d4:	f023 0301 	bic.w	r3, r3, #1
 80046d8:	6713      	str	r3, [r2, #112]	; 0x70
 80046da:	4b28      	ldr	r3, [pc, #160]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80046dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046de:	4a27      	ldr	r2, [pc, #156]	; (800477c <HAL_RCC_OscConfig+0x538>)
 80046e0:	f023 0304 	bic.w	r3, r3, #4
 80046e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d015      	beq.n	800471a <HAL_RCC_OscConfig+0x4d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ee:	f7fd f8ad 	bl	800184c <HAL_GetTick>
 80046f2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80046f4:	e00a      	b.n	800470c <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046f6:	f7fd f8a9 	bl	800184c <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	f241 3288 	movw	r2, #5000	; 0x1388
 8004704:	4293      	cmp	r3, r2
 8004706:	d901      	bls.n	800470c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e11f      	b.n	800494c <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800470c:	4b1b      	ldr	r3, [pc, #108]	; (800477c <HAL_RCC_OscConfig+0x538>)
 800470e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d0ee      	beq.n	80046f6 <HAL_RCC_OscConfig+0x4b2>
 8004718:	e014      	b.n	8004744 <HAL_RCC_OscConfig+0x500>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800471a:	f7fd f897 	bl	800184c <HAL_GetTick>
 800471e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004720:	e00a      	b.n	8004738 <HAL_RCC_OscConfig+0x4f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004722:	f7fd f893 	bl	800184c <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004730:	4293      	cmp	r3, r2
 8004732:	d901      	bls.n	8004738 <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e109      	b.n	800494c <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004738:	4b10      	ldr	r3, [pc, #64]	; (800477c <HAL_RCC_OscConfig+0x538>)
 800473a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d1ee      	bne.n	8004722 <HAL_RCC_OscConfig+0x4de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004748:	2b00      	cmp	r3, #0
 800474a:	f000 80fe 	beq.w	800494a <HAL_RCC_OscConfig+0x706>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800474e:	4b0b      	ldr	r3, [pc, #44]	; (800477c <HAL_RCC_OscConfig+0x538>)
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004756:	2b18      	cmp	r3, #24
 8004758:	f000 80b9 	beq.w	80048ce <HAL_RCC_OscConfig+0x68a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004760:	2b02      	cmp	r3, #2
 8004762:	f040 809a 	bne.w	800489a <HAL_RCC_OscConfig+0x656>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004766:	4b05      	ldr	r3, [pc, #20]	; (800477c <HAL_RCC_OscConfig+0x538>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a04      	ldr	r2, [pc, #16]	; (800477c <HAL_RCC_OscConfig+0x538>)
 800476c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004770:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004772:	f7fd f86b 	bl	800184c <HAL_GetTick>
 8004776:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004778:	e00d      	b.n	8004796 <HAL_RCC_OscConfig+0x552>
 800477a:	bf00      	nop
 800477c:	58024400 	.word	0x58024400
 8004780:	58024800 	.word	0x58024800
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004784:	f7fd f862 	bl	800184c <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b02      	cmp	r3, #2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x552>
          {
            return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e0da      	b.n	800494c <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004796:	4b6f      	ldr	r3, [pc, #444]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f0      	bne.n	8004784 <HAL_RCC_OscConfig+0x540>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047a2:	4b6c      	ldr	r3, [pc, #432]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 80047a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047a6:	4b6c      	ldr	r3, [pc, #432]	; (8004958 <HAL_RCC_OscConfig+0x714>)
 80047a8:	4013      	ands	r3, r2
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80047b2:	0112      	lsls	r2, r2, #4
 80047b4:	430a      	orrs	r2, r1
 80047b6:	4967      	ldr	r1, [pc, #412]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	628b      	str	r3, [r1, #40]	; 0x28
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c0:	3b01      	subs	r3, #1
 80047c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ca:	3b01      	subs	r3, #1
 80047cc:	025b      	lsls	r3, r3, #9
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	431a      	orrs	r2, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d6:	3b01      	subs	r3, #1
 80047d8:	041b      	lsls	r3, r3, #16
 80047da:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047e4:	3b01      	subs	r3, #1
 80047e6:	061b      	lsls	r3, r3, #24
 80047e8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80047ec:	4959      	ldr	r1, [pc, #356]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80047f2:	4b58      	ldr	r3, [pc, #352]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 80047f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f6:	4a57      	ldr	r2, [pc, #348]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 80047f8:	f023 0301 	bic.w	r3, r3, #1
 80047fc:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80047fe:	4b55      	ldr	r3, [pc, #340]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004800:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004802:	4b56      	ldr	r3, [pc, #344]	; (800495c <HAL_RCC_OscConfig+0x718>)
 8004804:	4013      	ands	r3, r2
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800480a:	00d2      	lsls	r2, r2, #3
 800480c:	4951      	ldr	r1, [pc, #324]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 800480e:	4313      	orrs	r3, r2
 8004810:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004812:	4b50      	ldr	r3, [pc, #320]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004816:	f023 020c 	bic.w	r2, r3, #12
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	494d      	ldr	r1, [pc, #308]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004820:	4313      	orrs	r3, r2
 8004822:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004824:	4b4b      	ldr	r3, [pc, #300]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004828:	f023 0202 	bic.w	r2, r3, #2
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004830:	4948      	ldr	r1, [pc, #288]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004832:	4313      	orrs	r3, r2
 8004834:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004836:	4b47      	ldr	r3, [pc, #284]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800483a:	4a46      	ldr	r2, [pc, #280]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 800483c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004840:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004842:	4b44      	ldr	r3, [pc, #272]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004846:	4a43      	ldr	r2, [pc, #268]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004848:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800484c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800484e:	4b41      	ldr	r3, [pc, #260]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004852:	4a40      	ldr	r2, [pc, #256]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004854:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004858:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800485a:	4b3e      	ldr	r3, [pc, #248]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 800485c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800485e:	4a3d      	ldr	r2, [pc, #244]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004860:	f043 0301 	orr.w	r3, r3, #1
 8004864:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004866:	4b3b      	ldr	r3, [pc, #236]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a3a      	ldr	r2, [pc, #232]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 800486c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004870:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004872:	f7fc ffeb 	bl	800184c <HAL_GetTick>
 8004876:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004878:	e008      	b.n	800488c <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800487a:	f7fc ffe7 	bl	800184c <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	2b02      	cmp	r3, #2
 8004886:	d901      	bls.n	800488c <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e05f      	b.n	800494c <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800488c:	4b31      	ldr	r3, [pc, #196]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004894:	2b00      	cmp	r3, #0
 8004896:	d0f0      	beq.n	800487a <HAL_RCC_OscConfig+0x636>
 8004898:	e057      	b.n	800494a <HAL_RCC_OscConfig+0x706>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800489a:	4b2e      	ldr	r3, [pc, #184]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a2d      	ldr	r2, [pc, #180]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 80048a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a6:	f7fc ffd1 	bl	800184c <HAL_GetTick>
 80048aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048ac:	e008      	b.n	80048c0 <HAL_RCC_OscConfig+0x67c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048ae:	f7fc ffcd 	bl	800184c <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d901      	bls.n	80048c0 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e045      	b.n	800494c <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048c0:	4b24      	ldr	r3, [pc, #144]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d1f0      	bne.n	80048ae <HAL_RCC_OscConfig+0x66a>
 80048cc:	e03d      	b.n	800494a <HAL_RCC_OscConfig+0x706>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80048ce:	4b21      	ldr	r3, [pc, #132]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 80048d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80048d4:	4b1f      	ldr	r3, [pc, #124]	; (8004954 <HAL_RCC_OscConfig+0x710>)
 80048d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d8:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d031      	beq.n	8004946 <HAL_RCC_OscConfig+0x702>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	f003 0203 	and.w	r2, r3, #3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d12a      	bne.n	8004946 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	091b      	lsrs	r3, r3, #4
 80048f4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d122      	bne.n	8004946 <HAL_RCC_OscConfig+0x702>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490a:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800490c:	429a      	cmp	r2, r3
 800490e:	d11a      	bne.n	8004946 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	0a5b      	lsrs	r3, r3, #9
 8004914:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800491c:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800491e:	429a      	cmp	r2, r3
 8004920:	d111      	bne.n	8004946 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	0c1b      	lsrs	r3, r3, #16
 8004926:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800492e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004930:	429a      	cmp	r2, r3
 8004932:	d108      	bne.n	8004946 <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	0e1b      	lsrs	r3, r3, #24
 8004938:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004940:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004942:	429a      	cmp	r2, r3
 8004944:	d001      	beq.n	800494a <HAL_RCC_OscConfig+0x706>
      {
        return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e000      	b.n	800494c <HAL_RCC_OscConfig+0x708>
      }
    }
  }
  return HAL_OK;
 800494a:	2300      	movs	r3, #0
}
 800494c:	4618      	mov	r0, r3
 800494e:	3730      	adds	r7, #48	; 0x30
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	58024400 	.word	0x58024400
 8004958:	fffffc0c 	.word	0xfffffc0c
 800495c:	ffff0007 	.word	0xffff0007

08004960 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b086      	sub	sp, #24
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d101      	bne.n	8004974 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e19c      	b.n	8004cae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004974:	4b8a      	ldr	r3, [pc, #552]	; (8004ba0 <HAL_RCC_ClockConfig+0x240>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 030f 	and.w	r3, r3, #15
 800497c:	683a      	ldr	r2, [r7, #0]
 800497e:	429a      	cmp	r2, r3
 8004980:	d910      	bls.n	80049a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004982:	4b87      	ldr	r3, [pc, #540]	; (8004ba0 <HAL_RCC_ClockConfig+0x240>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f023 020f 	bic.w	r2, r3, #15
 800498a:	4985      	ldr	r1, [pc, #532]	; (8004ba0 <HAL_RCC_ClockConfig+0x240>)
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	4313      	orrs	r3, r2
 8004990:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004992:	4b83      	ldr	r3, [pc, #524]	; (8004ba0 <HAL_RCC_ClockConfig+0x240>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 030f 	and.w	r3, r3, #15
 800499a:	683a      	ldr	r2, [r7, #0]
 800499c:	429a      	cmp	r2, r3
 800499e:	d001      	beq.n	80049a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e184      	b.n	8004cae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 0304 	and.w	r3, r3, #4
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d010      	beq.n	80049d2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	691a      	ldr	r2, [r3, #16]
 80049b4:	4b7b      	ldr	r3, [pc, #492]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80049bc:	429a      	cmp	r2, r3
 80049be:	d908      	bls.n	80049d2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80049c0:	4b78      	ldr	r3, [pc, #480]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	691b      	ldr	r3, [r3, #16]
 80049cc:	4975      	ldr	r1, [pc, #468]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0308 	and.w	r3, r3, #8
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d010      	beq.n	8004a00 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	695a      	ldr	r2, [r3, #20]
 80049e2:	4b70      	ldr	r3, [pc, #448]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 80049e4:	69db      	ldr	r3, [r3, #28]
 80049e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d908      	bls.n	8004a00 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80049ee:	4b6d      	ldr	r3, [pc, #436]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 80049f0:	69db      	ldr	r3, [r3, #28]
 80049f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	496a      	ldr	r1, [pc, #424]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 80049fc:	4313      	orrs	r3, r2
 80049fe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0310 	and.w	r3, r3, #16
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d010      	beq.n	8004a2e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	699a      	ldr	r2, [r3, #24]
 8004a10:	4b64      	ldr	r3, [pc, #400]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004a12:	69db      	ldr	r3, [r3, #28]
 8004a14:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d908      	bls.n	8004a2e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004a1c:	4b61      	ldr	r3, [pc, #388]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004a1e:	69db      	ldr	r3, [r3, #28]
 8004a20:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	699b      	ldr	r3, [r3, #24]
 8004a28:	495e      	ldr	r1, [pc, #376]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0320 	and.w	r3, r3, #32
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d010      	beq.n	8004a5c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	69da      	ldr	r2, [r3, #28]
 8004a3e:	4b59      	ldr	r3, [pc, #356]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d908      	bls.n	8004a5c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004a4a:	4b56      	ldr	r3, [pc, #344]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	69db      	ldr	r3, [r3, #28]
 8004a56:	4953      	ldr	r1, [pc, #332]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0302 	and.w	r3, r3, #2
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d010      	beq.n	8004a8a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	68da      	ldr	r2, [r3, #12]
 8004a6c:	4b4d      	ldr	r3, [pc, #308]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004a6e:	699b      	ldr	r3, [r3, #24]
 8004a70:	f003 030f 	and.w	r3, r3, #15
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d908      	bls.n	8004a8a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a78:	4b4a      	ldr	r3, [pc, #296]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	f023 020f 	bic.w	r2, r3, #15
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	4947      	ldr	r1, [pc, #284]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d055      	beq.n	8004b42 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004a96:	4b43      	ldr	r3, [pc, #268]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	4940      	ldr	r1, [pc, #256]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d107      	bne.n	8004ac0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004ab0:	4b3c      	ldr	r3, [pc, #240]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d121      	bne.n	8004b00 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e0f6      	b.n	8004cae <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	2b03      	cmp	r3, #3
 8004ac6:	d107      	bne.n	8004ad8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ac8:	4b36      	ldr	r3, [pc, #216]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d115      	bne.n	8004b00 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e0ea      	b.n	8004cae <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d107      	bne.n	8004af0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004ae0:	4b30      	ldr	r3, [pc, #192]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d109      	bne.n	8004b00 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e0de      	b.n	8004cae <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004af0:	4b2c      	ldr	r3, [pc, #176]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0304 	and.w	r3, r3, #4
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d101      	bne.n	8004b00 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e0d6      	b.n	8004cae <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b00:	4b28      	ldr	r3, [pc, #160]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004b02:	691b      	ldr	r3, [r3, #16]
 8004b04:	f023 0207 	bic.w	r2, r3, #7
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	4925      	ldr	r1, [pc, #148]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b12:	f7fc fe9b 	bl	800184c <HAL_GetTick>
 8004b16:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b18:	e00a      	b.n	8004b30 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b1a:	f7fc fe97 	bl	800184c <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d901      	bls.n	8004b30 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e0be      	b.n	8004cae <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b30:	4b1c      	ldr	r3, [pc, #112]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	00db      	lsls	r3, r3, #3
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d1eb      	bne.n	8004b1a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d010      	beq.n	8004b70 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	68da      	ldr	r2, [r3, #12]
 8004b52:	4b14      	ldr	r3, [pc, #80]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004b54:	699b      	ldr	r3, [r3, #24]
 8004b56:	f003 030f 	and.w	r3, r3, #15
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d208      	bcs.n	8004b70 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b5e:	4b11      	ldr	r3, [pc, #68]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	f023 020f 	bic.w	r2, r3, #15
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	490e      	ldr	r1, [pc, #56]	; (8004ba4 <HAL_RCC_ClockConfig+0x244>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b70:	4b0b      	ldr	r3, [pc, #44]	; (8004ba0 <HAL_RCC_ClockConfig+0x240>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 030f 	and.w	r3, r3, #15
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d214      	bcs.n	8004ba8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b7e:	4b08      	ldr	r3, [pc, #32]	; (8004ba0 <HAL_RCC_ClockConfig+0x240>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f023 020f 	bic.w	r2, r3, #15
 8004b86:	4906      	ldr	r1, [pc, #24]	; (8004ba0 <HAL_RCC_ClockConfig+0x240>)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b8e:	4b04      	ldr	r3, [pc, #16]	; (8004ba0 <HAL_RCC_ClockConfig+0x240>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 030f 	and.w	r3, r3, #15
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d005      	beq.n	8004ba8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e086      	b.n	8004cae <HAL_RCC_ClockConfig+0x34e>
 8004ba0:	52002000 	.word	0x52002000
 8004ba4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0304 	and.w	r3, r3, #4
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d010      	beq.n	8004bd6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	691a      	ldr	r2, [r3, #16]
 8004bb8:	4b3f      	ldr	r3, [pc, #252]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004bba:	699b      	ldr	r3, [r3, #24]
 8004bbc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d208      	bcs.n	8004bd6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004bc4:	4b3c      	ldr	r3, [pc, #240]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	691b      	ldr	r3, [r3, #16]
 8004bd0:	4939      	ldr	r1, [pc, #228]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0308 	and.w	r3, r3, #8
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d010      	beq.n	8004c04 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	695a      	ldr	r2, [r3, #20]
 8004be6:	4b34      	ldr	r3, [pc, #208]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004be8:	69db      	ldr	r3, [r3, #28]
 8004bea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d208      	bcs.n	8004c04 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004bf2:	4b31      	ldr	r3, [pc, #196]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	492e      	ldr	r1, [pc, #184]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0310 	and.w	r3, r3, #16
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d010      	beq.n	8004c32 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	699a      	ldr	r2, [r3, #24]
 8004c14:	4b28      	ldr	r3, [pc, #160]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004c16:	69db      	ldr	r3, [r3, #28]
 8004c18:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d208      	bcs.n	8004c32 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004c20:	4b25      	ldr	r3, [pc, #148]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004c22:	69db      	ldr	r3, [r3, #28]
 8004c24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	4922      	ldr	r1, [pc, #136]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0320 	and.w	r3, r3, #32
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d010      	beq.n	8004c60 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	69da      	ldr	r2, [r3, #28]
 8004c42:	4b1d      	ldr	r3, [pc, #116]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d208      	bcs.n	8004c60 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004c4e:	4b1a      	ldr	r3, [pc, #104]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004c50:	6a1b      	ldr	r3, [r3, #32]
 8004c52:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	69db      	ldr	r3, [r3, #28]
 8004c5a:	4917      	ldr	r1, [pc, #92]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c60:	f000 f89e 	bl	8004da0 <HAL_RCC_GetSysClockFreq>
 8004c64:	4602      	mov	r2, r0
 8004c66:	4b14      	ldr	r3, [pc, #80]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	0a1b      	lsrs	r3, r3, #8
 8004c6c:	f003 030f 	and.w	r3, r3, #15
 8004c70:	4912      	ldr	r1, [pc, #72]	; (8004cbc <HAL_RCC_ClockConfig+0x35c>)
 8004c72:	5ccb      	ldrb	r3, [r1, r3]
 8004c74:	f003 031f 	and.w	r3, r3, #31
 8004c78:	fa22 f303 	lsr.w	r3, r2, r3
 8004c7c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c7e:	4b0e      	ldr	r3, [pc, #56]	; (8004cb8 <HAL_RCC_ClockConfig+0x358>)
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	f003 030f 	and.w	r3, r3, #15
 8004c86:	4a0d      	ldr	r2, [pc, #52]	; (8004cbc <HAL_RCC_ClockConfig+0x35c>)
 8004c88:	5cd3      	ldrb	r3, [r2, r3]
 8004c8a:	f003 031f 	and.w	r3, r3, #31
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	fa22 f303 	lsr.w	r3, r2, r3
 8004c94:	4a0a      	ldr	r2, [pc, #40]	; (8004cc0 <HAL_RCC_ClockConfig+0x360>)
 8004c96:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004c98:	4a0a      	ldr	r2, [pc, #40]	; (8004cc4 <HAL_RCC_ClockConfig+0x364>)
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8004c9e:	4b0a      	ldr	r3, [pc, #40]	; (8004cc8 <HAL_RCC_ClockConfig+0x368>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f7fc fc46 	bl	8001534 <HAL_InitTick>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3718      	adds	r7, #24
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	58024400 	.word	0x58024400
 8004cbc:	0800b9f0 	.word	0x0800b9f0
 8004cc0:	24000004 	.word	0x24000004
 8004cc4:	24000000 	.word	0x24000000
 8004cc8:	24000008 	.word	0x24000008

08004ccc <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b08c      	sub	sp, #48	; 0x30
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d12a      	bne.n	8004d34 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8004cde:	4b2d      	ldr	r3, [pc, #180]	; (8004d94 <HAL_RCC_MCOConfig+0xc8>)
 8004ce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004ce4:	4a2b      	ldr	r2, [pc, #172]	; (8004d94 <HAL_RCC_MCOConfig+0xc8>)
 8004ce6:	f043 0301 	orr.w	r3, r3, #1
 8004cea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004cee:	4b29      	ldr	r3, [pc, #164]	; (8004d94 <HAL_RCC_MCOConfig+0xc8>)
 8004cf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	61bb      	str	r3, [r7, #24]
 8004cfa:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8004cfc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d02:	2302      	movs	r3, #2
 8004d04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d06:	2303      	movs	r3, #3
 8004d08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004d12:	f107 031c 	add.w	r3, r7, #28
 8004d16:	4619      	mov	r1, r3
 8004d18:	481f      	ldr	r0, [pc, #124]	; (8004d98 <HAL_RCC_MCOConfig+0xcc>)
 8004d1a:	f7ff f897 	bl	8003e4c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8004d1e:	4b1d      	ldr	r3, [pc, #116]	; (8004d94 <HAL_RCC_MCOConfig+0xc8>)
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 8004d26:	68b9      	ldr	r1, [r7, #8]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	430b      	orrs	r3, r1
 8004d2c:	4919      	ldr	r1, [pc, #100]	; (8004d94 <HAL_RCC_MCOConfig+0xc8>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8004d32:	e02a      	b.n	8004d8a <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8004d34:	4b17      	ldr	r3, [pc, #92]	; (8004d94 <HAL_RCC_MCOConfig+0xc8>)
 8004d36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004d3a:	4a16      	ldr	r2, [pc, #88]	; (8004d94 <HAL_RCC_MCOConfig+0xc8>)
 8004d3c:	f043 0304 	orr.w	r3, r3, #4
 8004d40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004d44:	4b13      	ldr	r3, [pc, #76]	; (8004d94 <HAL_RCC_MCOConfig+0xc8>)
 8004d46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004d4a:	f003 0304 	and.w	r3, r3, #4
 8004d4e:	617b      	str	r3, [r7, #20]
 8004d50:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8004d52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d58:	2302      	movs	r3, #2
 8004d5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d60:	2300      	movs	r3, #0
 8004d62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004d64:	2300      	movs	r3, #0
 8004d66:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8004d68:	f107 031c 	add.w	r3, r7, #28
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	480b      	ldr	r0, [pc, #44]	; (8004d9c <HAL_RCC_MCOConfig+0xd0>)
 8004d70:	f7ff f86c 	bl	8003e4c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8004d74:	4b07      	ldr	r3, [pc, #28]	; (8004d94 <HAL_RCC_MCOConfig+0xc8>)
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	01d9      	lsls	r1, r3, #7
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	430b      	orrs	r3, r1
 8004d84:	4903      	ldr	r1, [pc, #12]	; (8004d94 <HAL_RCC_MCOConfig+0xc8>)
 8004d86:	4313      	orrs	r3, r2
 8004d88:	610b      	str	r3, [r1, #16]
}
 8004d8a:	bf00      	nop
 8004d8c:	3730      	adds	r7, #48	; 0x30
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	58024400 	.word	0x58024400
 8004d98:	58020000 	.word	0x58020000
 8004d9c:	58020800 	.word	0x58020800

08004da0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b089      	sub	sp, #36	; 0x24
 8004da4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004da6:	4bb3      	ldr	r3, [pc, #716]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004dae:	2b18      	cmp	r3, #24
 8004db0:	f200 8155 	bhi.w	800505e <HAL_RCC_GetSysClockFreq+0x2be>
 8004db4:	a201      	add	r2, pc, #4	; (adr r2, 8004dbc <HAL_RCC_GetSysClockFreq+0x1c>)
 8004db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dba:	bf00      	nop
 8004dbc:	08004e21 	.word	0x08004e21
 8004dc0:	0800505f 	.word	0x0800505f
 8004dc4:	0800505f 	.word	0x0800505f
 8004dc8:	0800505f 	.word	0x0800505f
 8004dcc:	0800505f 	.word	0x0800505f
 8004dd0:	0800505f 	.word	0x0800505f
 8004dd4:	0800505f 	.word	0x0800505f
 8004dd8:	0800505f 	.word	0x0800505f
 8004ddc:	08004e47 	.word	0x08004e47
 8004de0:	0800505f 	.word	0x0800505f
 8004de4:	0800505f 	.word	0x0800505f
 8004de8:	0800505f 	.word	0x0800505f
 8004dec:	0800505f 	.word	0x0800505f
 8004df0:	0800505f 	.word	0x0800505f
 8004df4:	0800505f 	.word	0x0800505f
 8004df8:	0800505f 	.word	0x0800505f
 8004dfc:	08004e4d 	.word	0x08004e4d
 8004e00:	0800505f 	.word	0x0800505f
 8004e04:	0800505f 	.word	0x0800505f
 8004e08:	0800505f 	.word	0x0800505f
 8004e0c:	0800505f 	.word	0x0800505f
 8004e10:	0800505f 	.word	0x0800505f
 8004e14:	0800505f 	.word	0x0800505f
 8004e18:	0800505f 	.word	0x0800505f
 8004e1c:	08004e53 	.word	0x08004e53
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e20:	4b94      	ldr	r3, [pc, #592]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0320 	and.w	r3, r3, #32
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d009      	beq.n	8004e40 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004e2c:	4b91      	ldr	r3, [pc, #580]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	08db      	lsrs	r3, r3, #3
 8004e32:	f003 0303 	and.w	r3, r3, #3
 8004e36:	4a90      	ldr	r2, [pc, #576]	; (8005078 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004e38:	fa22 f303 	lsr.w	r3, r2, r3
 8004e3c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004e3e:	e111      	b.n	8005064 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004e40:	4b8d      	ldr	r3, [pc, #564]	; (8005078 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004e42:	61bb      	str	r3, [r7, #24]
    break;
 8004e44:	e10e      	b.n	8005064 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004e46:	4b8d      	ldr	r3, [pc, #564]	; (800507c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004e48:	61bb      	str	r3, [r7, #24]
    break;
 8004e4a:	e10b      	b.n	8005064 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004e4c:	4b8c      	ldr	r3, [pc, #560]	; (8005080 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004e4e:	61bb      	str	r3, [r7, #24]
    break;
 8004e50:	e108      	b.n	8005064 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e52:	4b88      	ldr	r3, [pc, #544]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e56:	f003 0303 	and.w	r3, r3, #3
 8004e5a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004e5c:	4b85      	ldr	r3, [pc, #532]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e60:	091b      	lsrs	r3, r3, #4
 8004e62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e66:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004e68:	4b82      	ldr	r3, [pc, #520]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e6c:	f003 0301 	and.w	r3, r3, #1
 8004e70:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004e72:	4b80      	ldr	r3, [pc, #512]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e76:	08db      	lsrs	r3, r3, #3
 8004e78:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	fb02 f303 	mul.w	r3, r2, r3
 8004e82:	ee07 3a90 	vmov	s15, r3
 8004e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e8a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 80e1 	beq.w	8005058 <HAL_RCC_GetSysClockFreq+0x2b8>
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	f000 8083 	beq.w	8004fa4 <HAL_RCC_GetSysClockFreq+0x204>
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	f200 80a1 	bhi.w	8004fe8 <HAL_RCC_GetSysClockFreq+0x248>
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d003      	beq.n	8004eb4 <HAL_RCC_GetSysClockFreq+0x114>
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d056      	beq.n	8004f60 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004eb2:	e099      	b.n	8004fe8 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004eb4:	4b6f      	ldr	r3, [pc, #444]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0320 	and.w	r3, r3, #32
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d02d      	beq.n	8004f1c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004ec0:	4b6c      	ldr	r3, [pc, #432]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	08db      	lsrs	r3, r3, #3
 8004ec6:	f003 0303 	and.w	r3, r3, #3
 8004eca:	4a6b      	ldr	r2, [pc, #428]	; (8005078 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004ecc:	fa22 f303 	lsr.w	r3, r2, r3
 8004ed0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	ee07 3a90 	vmov	s15, r3
 8004ed8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	ee07 3a90 	vmov	s15, r3
 8004ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ee6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004eea:	4b62      	ldr	r3, [pc, #392]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ef2:	ee07 3a90 	vmov	s15, r3
 8004ef6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004efa:	ed97 6a02 	vldr	s12, [r7, #8]
 8004efe:	eddf 5a61 	vldr	s11, [pc, #388]	; 8005084 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004f02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004f0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f16:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8004f1a:	e087      	b.n	800502c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	ee07 3a90 	vmov	s15, r3
 8004f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f26:	eddf 6a58 	vldr	s13, [pc, #352]	; 8005088 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004f2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f2e:	4b51      	ldr	r3, [pc, #324]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f36:	ee07 3a90 	vmov	s15, r3
 8004f3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f42:	eddf 5a50 	vldr	s11, [pc, #320]	; 8005084 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004f46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004f52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f5e:	e065      	b.n	800502c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	ee07 3a90 	vmov	s15, r3
 8004f66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f6a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800508c <HAL_RCC_GetSysClockFreq+0x2ec>
 8004f6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f72:	4b40      	ldr	r3, [pc, #256]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f7a:	ee07 3a90 	vmov	s15, r3
 8004f7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f82:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f86:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8005084 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004f8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004f96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004fa2:	e043      	b.n	800502c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	ee07 3a90 	vmov	s15, r3
 8004faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fae:	eddf 6a38 	vldr	s13, [pc, #224]	; 8005090 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004fb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fb6:	4b2f      	ldr	r3, [pc, #188]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fbe:	ee07 3a90 	vmov	s15, r3
 8004fc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fc6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004fca:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005084 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004fce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fd6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004fda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fe2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004fe6:	e021      	b.n	800502c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	ee07 3a90 	vmov	s15, r3
 8004fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ff2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800508c <HAL_RCC_GetSysClockFreq+0x2ec>
 8004ff6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ffa:	4b1e      	ldr	r3, [pc, #120]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005002:	ee07 3a90 	vmov	s15, r3
 8005006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800500a:	ed97 6a02 	vldr	s12, [r7, #8]
 800500e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8005084 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800501a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800501e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005026:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800502a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800502c:	4b11      	ldr	r3, [pc, #68]	; (8005074 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800502e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005030:	0a5b      	lsrs	r3, r3, #9
 8005032:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005036:	3301      	adds	r3, #1
 8005038:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	ee07 3a90 	vmov	s15, r3
 8005040:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005044:	edd7 6a07 	vldr	s13, [r7, #28]
 8005048:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800504c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005050:	ee17 3a90 	vmov	r3, s15
 8005054:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8005056:	e005      	b.n	8005064 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8005058:	2300      	movs	r3, #0
 800505a:	61bb      	str	r3, [r7, #24]
    break;
 800505c:	e002      	b.n	8005064 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800505e:	4b07      	ldr	r3, [pc, #28]	; (800507c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005060:	61bb      	str	r3, [r7, #24]
    break;
 8005062:	bf00      	nop
  }

  return sysclockfreq;
 8005064:	69bb      	ldr	r3, [r7, #24]
}
 8005066:	4618      	mov	r0, r3
 8005068:	3724      	adds	r7, #36	; 0x24
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	58024400 	.word	0x58024400
 8005078:	03d09000 	.word	0x03d09000
 800507c:	003d0900 	.word	0x003d0900
 8005080:	007a1200 	.word	0x007a1200
 8005084:	46000000 	.word	0x46000000
 8005088:	4c742400 	.word	0x4c742400
 800508c:	4a742400 	.word	0x4a742400
 8005090:	4af42400 	.word	0x4af42400

08005094 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b082      	sub	sp, #8
 8005098:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800509a:	f7ff fe81 	bl	8004da0 <HAL_RCC_GetSysClockFreq>
 800509e:	4602      	mov	r2, r0
 80050a0:	4b10      	ldr	r3, [pc, #64]	; (80050e4 <HAL_RCC_GetHCLKFreq+0x50>)
 80050a2:	699b      	ldr	r3, [r3, #24]
 80050a4:	0a1b      	lsrs	r3, r3, #8
 80050a6:	f003 030f 	and.w	r3, r3, #15
 80050aa:	490f      	ldr	r1, [pc, #60]	; (80050e8 <HAL_RCC_GetHCLKFreq+0x54>)
 80050ac:	5ccb      	ldrb	r3, [r1, r3]
 80050ae:	f003 031f 	and.w	r3, r3, #31
 80050b2:	fa22 f303 	lsr.w	r3, r2, r3
 80050b6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80050b8:	4b0a      	ldr	r3, [pc, #40]	; (80050e4 <HAL_RCC_GetHCLKFreq+0x50>)
 80050ba:	699b      	ldr	r3, [r3, #24]
 80050bc:	f003 030f 	and.w	r3, r3, #15
 80050c0:	4a09      	ldr	r2, [pc, #36]	; (80050e8 <HAL_RCC_GetHCLKFreq+0x54>)
 80050c2:	5cd3      	ldrb	r3, [r2, r3]
 80050c4:	f003 031f 	and.w	r3, r3, #31
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	fa22 f303 	lsr.w	r3, r2, r3
 80050ce:	4a07      	ldr	r2, [pc, #28]	; (80050ec <HAL_RCC_GetHCLKFreq+0x58>)
 80050d0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80050d2:	4a07      	ldr	r2, [pc, #28]	; (80050f0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80050d8:	4b04      	ldr	r3, [pc, #16]	; (80050ec <HAL_RCC_GetHCLKFreq+0x58>)
 80050da:	681b      	ldr	r3, [r3, #0]
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3708      	adds	r7, #8
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	58024400 	.word	0x58024400
 80050e8:	0800b9f0 	.word	0x0800b9f0
 80050ec:	24000004 	.word	0x24000004
 80050f0:	24000000 	.word	0x24000000

080050f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80050f8:	f7ff ffcc 	bl	8005094 <HAL_RCC_GetHCLKFreq>
 80050fc:	4602      	mov	r2, r0
 80050fe:	4b06      	ldr	r3, [pc, #24]	; (8005118 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005100:	69db      	ldr	r3, [r3, #28]
 8005102:	091b      	lsrs	r3, r3, #4
 8005104:	f003 0307 	and.w	r3, r3, #7
 8005108:	4904      	ldr	r1, [pc, #16]	; (800511c <HAL_RCC_GetPCLK1Freq+0x28>)
 800510a:	5ccb      	ldrb	r3, [r1, r3]
 800510c:	f003 031f 	and.w	r3, r3, #31
 8005110:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005114:	4618      	mov	r0, r3
 8005116:	bd80      	pop	{r7, pc}
 8005118:	58024400 	.word	0x58024400
 800511c:	0800b9f0 	.word	0x0800b9f0

08005120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005124:	f7ff ffb6 	bl	8005094 <HAL_RCC_GetHCLKFreq>
 8005128:	4602      	mov	r2, r0
 800512a:	4b06      	ldr	r3, [pc, #24]	; (8005144 <HAL_RCC_GetPCLK2Freq+0x24>)
 800512c:	69db      	ldr	r3, [r3, #28]
 800512e:	0a1b      	lsrs	r3, r3, #8
 8005130:	f003 0307 	and.w	r3, r3, #7
 8005134:	4904      	ldr	r1, [pc, #16]	; (8005148 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005136:	5ccb      	ldrb	r3, [r1, r3]
 8005138:	f003 031f 	and.w	r3, r3, #31
 800513c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005140:	4618      	mov	r0, r3
 8005142:	bd80      	pop	{r7, pc}
 8005144:	58024400 	.word	0x58024400
 8005148:	0800b9f0 	.word	0x0800b9f0

0800514c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	223f      	movs	r2, #63	; 0x3f
 800515a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800515c:	4b1a      	ldr	r3, [pc, #104]	; (80051c8 <HAL_RCC_GetClockConfig+0x7c>)
 800515e:	691b      	ldr	r3, [r3, #16]
 8005160:	f003 0207 	and.w	r2, r3, #7
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8005168:	4b17      	ldr	r3, [pc, #92]	; (80051c8 <HAL_RCC_GetClockConfig+0x7c>)
 800516a:	699b      	ldr	r3, [r3, #24]
 800516c:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8005174:	4b14      	ldr	r3, [pc, #80]	; (80051c8 <HAL_RCC_GetClockConfig+0x7c>)
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	f003 020f 	and.w	r2, r3, #15
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8005180:	4b11      	ldr	r3, [pc, #68]	; (80051c8 <HAL_RCC_GetClockConfig+0x7c>)
 8005182:	699b      	ldr	r3, [r3, #24]
 8005184:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800518c:	4b0e      	ldr	r3, [pc, #56]	; (80051c8 <HAL_RCC_GetClockConfig+0x7c>)
 800518e:	69db      	ldr	r3, [r3, #28]
 8005190:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8005198:	4b0b      	ldr	r3, [pc, #44]	; (80051c8 <HAL_RCC_GetClockConfig+0x7c>)
 800519a:	69db      	ldr	r3, [r3, #28]
 800519c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80051a4:	4b08      	ldr	r3, [pc, #32]	; (80051c8 <HAL_RCC_GetClockConfig+0x7c>)
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80051b0:	4b06      	ldr	r3, [pc, #24]	; (80051cc <HAL_RCC_GetClockConfig+0x80>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 020f 	and.w	r2, r3, #15
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	601a      	str	r2, [r3, #0]
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr
 80051c8:	58024400 	.word	0x58024400
 80051cc:	52002000 	.word	0x52002000

080051d0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b086      	sub	sp, #24
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80051d8:	2300      	movs	r3, #0
 80051da:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80051dc:	2300      	movs	r3, #0
 80051de:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d03f      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051f0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80051f4:	d02a      	beq.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80051f6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80051fa:	d824      	bhi.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80051fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005200:	d018      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005202:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005206:	d81e      	bhi.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005208:	2b00      	cmp	r3, #0
 800520a:	d003      	beq.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800520c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005210:	d007      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005212:	e018      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005214:	4bab      	ldr	r3, [pc, #684]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005218:	4aaa      	ldr	r2, [pc, #680]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800521a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800521e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005220:	e015      	b.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	3304      	adds	r3, #4
 8005226:	2102      	movs	r1, #2
 8005228:	4618      	mov	r0, r3
 800522a:	f001 f989 	bl	8006540 <RCCEx_PLL2_Config>
 800522e:	4603      	mov	r3, r0
 8005230:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005232:	e00c      	b.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	3324      	adds	r3, #36	; 0x24
 8005238:	2102      	movs	r1, #2
 800523a:	4618      	mov	r0, r3
 800523c:	f001 fa32 	bl	80066a4 <RCCEx_PLL3_Config>
 8005240:	4603      	mov	r3, r0
 8005242:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005244:	e003      	b.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	75fb      	strb	r3, [r7, #23]
      break;
 800524a:	e000      	b.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800524c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800524e:	7dfb      	ldrb	r3, [r7, #23]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d109      	bne.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005254:	4b9b      	ldr	r3, [pc, #620]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005258:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005260:	4998      	ldr	r1, [pc, #608]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005262:	4313      	orrs	r3, r2
 8005264:	650b      	str	r3, [r1, #80]	; 0x50
 8005266:	e001      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005268:	7dfb      	ldrb	r3, [r7, #23]
 800526a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005274:	2b00      	cmp	r3, #0
 8005276:	d03d      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800527c:	2b04      	cmp	r3, #4
 800527e:	d826      	bhi.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005280:	a201      	add	r2, pc, #4	; (adr r2, 8005288 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8005282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005286:	bf00      	nop
 8005288:	0800529d 	.word	0x0800529d
 800528c:	080052ab 	.word	0x080052ab
 8005290:	080052bd 	.word	0x080052bd
 8005294:	080052d5 	.word	0x080052d5
 8005298:	080052d5 	.word	0x080052d5
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800529c:	4b89      	ldr	r3, [pc, #548]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800529e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a0:	4a88      	ldr	r2, [pc, #544]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052a6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80052a8:	e015      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	3304      	adds	r3, #4
 80052ae:	2100      	movs	r1, #0
 80052b0:	4618      	mov	r0, r3
 80052b2:	f001 f945 	bl	8006540 <RCCEx_PLL2_Config>
 80052b6:	4603      	mov	r3, r0
 80052b8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80052ba:	e00c      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	3324      	adds	r3, #36	; 0x24
 80052c0:	2100      	movs	r1, #0
 80052c2:	4618      	mov	r0, r3
 80052c4:	f001 f9ee 	bl	80066a4 <RCCEx_PLL3_Config>
 80052c8:	4603      	mov	r3, r0
 80052ca:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80052cc:	e003      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	75fb      	strb	r3, [r7, #23]
      break;
 80052d2:	e000      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80052d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052d6:	7dfb      	ldrb	r3, [r7, #23]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d109      	bne.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052dc:	4b79      	ldr	r3, [pc, #484]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052e0:	f023 0207 	bic.w	r2, r3, #7
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052e8:	4976      	ldr	r1, [pc, #472]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052ea:	4313      	orrs	r3, r2
 80052ec:	650b      	str	r3, [r1, #80]	; 0x50
 80052ee:	e001      	b.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f0:	7dfb      	ldrb	r3, [r7, #23]
 80052f2:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d051      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005306:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800530a:	d036      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800530c:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8005310:	d830      	bhi.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005312:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005316:	d032      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005318:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800531c:	d82a      	bhi.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800531e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005322:	d02e      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8005324:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005328:	d824      	bhi.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800532a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800532e:	d018      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8005330:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005334:	d81e      	bhi.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005336:	2b00      	cmp	r3, #0
 8005338:	d003      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x172>
 800533a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800533e:	d007      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8005340:	e018      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005342:	4b60      	ldr	r3, [pc, #384]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005346:	4a5f      	ldr	r2, [pc, #380]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005348:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800534c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800534e:	e019      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	3304      	adds	r3, #4
 8005354:	2100      	movs	r1, #0
 8005356:	4618      	mov	r0, r3
 8005358:	f001 f8f2 	bl	8006540 <RCCEx_PLL2_Config>
 800535c:	4603      	mov	r3, r0
 800535e:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005360:	e010      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	3324      	adds	r3, #36	; 0x24
 8005366:	2100      	movs	r1, #0
 8005368:	4618      	mov	r0, r3
 800536a:	f001 f99b 	bl	80066a4 <RCCEx_PLL3_Config>
 800536e:	4603      	mov	r3, r0
 8005370:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005372:	e007      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	75fb      	strb	r3, [r7, #23]
      break;
 8005378:	e004      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800537a:	bf00      	nop
 800537c:	e002      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800537e:	bf00      	nop
 8005380:	e000      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8005382:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005384:	7dfb      	ldrb	r3, [r7, #23]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d10a      	bne.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800538a:	4b4e      	ldr	r3, [pc, #312]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800538c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800538e:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005398:	494a      	ldr	r1, [pc, #296]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800539a:	4313      	orrs	r3, r2
 800539c:	658b      	str	r3, [r1, #88]	; 0x58
 800539e:	e001      	b.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053a0:	7dfb      	ldrb	r3, [r7, #23]
 80053a2:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d051      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80053b6:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80053ba:	d036      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x25a>
 80053bc:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80053c0:	d830      	bhi.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80053c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053c6:	d032      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80053c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053cc:	d82a      	bhi.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80053ce:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80053d2:	d02e      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x262>
 80053d4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80053d8:	d824      	bhi.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80053da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80053de:	d018      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x242>
 80053e0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80053e4:	d81e      	bhi.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d003      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x222>
 80053ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80053ee:	d007      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80053f0:	e018      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053f2:	4b34      	ldr	r3, [pc, #208]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80053f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f6:	4a33      	ldr	r2, [pc, #204]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80053f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053fc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80053fe:	e019      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	3304      	adds	r3, #4
 8005404:	2100      	movs	r1, #0
 8005406:	4618      	mov	r0, r3
 8005408:	f001 f89a 	bl	8006540 <RCCEx_PLL2_Config>
 800540c:	4603      	mov	r3, r0
 800540e:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005410:	e010      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	3324      	adds	r3, #36	; 0x24
 8005416:	2100      	movs	r1, #0
 8005418:	4618      	mov	r0, r3
 800541a:	f001 f943 	bl	80066a4 <RCCEx_PLL3_Config>
 800541e:	4603      	mov	r3, r0
 8005420:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005422:	e007      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	75fb      	strb	r3, [r7, #23]
      break;
 8005428:	e004      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800542a:	bf00      	nop
 800542c:	e002      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800542e:	bf00      	nop
 8005430:	e000      	b.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8005432:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005434:	7dfb      	ldrb	r3, [r7, #23]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d10a      	bne.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800543a:	4b22      	ldr	r3, [pc, #136]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800543c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800543e:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005448:	491e      	ldr	r1, [pc, #120]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800544a:	4313      	orrs	r3, r2
 800544c:	658b      	str	r3, [r1, #88]	; 0x58
 800544e:	e001      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005450:	7dfb      	ldrb	r3, [r7, #23]
 8005452:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800545c:	2b00      	cmp	r3, #0
 800545e:	d035      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005464:	2b30      	cmp	r3, #48	; 0x30
 8005466:	d01c      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005468:	2b30      	cmp	r3, #48	; 0x30
 800546a:	d817      	bhi.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 800546c:	2b20      	cmp	r3, #32
 800546e:	d00c      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8005470:	2b20      	cmp	r3, #32
 8005472:	d813      	bhi.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8005474:	2b00      	cmp	r3, #0
 8005476:	d016      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8005478:	2b10      	cmp	r3, #16
 800547a:	d10f      	bne.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800547c:	4b11      	ldr	r3, [pc, #68]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800547e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005480:	4a10      	ldr	r2, [pc, #64]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005482:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005486:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8005488:	e00e      	b.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	3304      	adds	r3, #4
 800548e:	2102      	movs	r1, #2
 8005490:	4618      	mov	r0, r3
 8005492:	f001 f855 	bl	8006540 <RCCEx_PLL2_Config>
 8005496:	4603      	mov	r3, r0
 8005498:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800549a:	e005      	b.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	75fb      	strb	r3, [r7, #23]
      break;
 80054a0:	e002      	b.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 80054a2:	bf00      	nop
 80054a4:	e000      	b.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 80054a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054a8:	7dfb      	ldrb	r3, [r7, #23]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d10c      	bne.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80054ae:	4b05      	ldr	r3, [pc, #20]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80054b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054b2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054ba:	4902      	ldr	r1, [pc, #8]	; (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80054bc:	4313      	orrs	r3, r2
 80054be:	64cb      	str	r3, [r1, #76]	; 0x4c
 80054c0:	e004      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80054c2:	bf00      	nop
 80054c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054c8:	7dfb      	ldrb	r3, [r7, #23]
 80054ca:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d047      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054e0:	d030      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x374>
 80054e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054e6:	d82a      	bhi.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80054e8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80054ec:	d02c      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x378>
 80054ee:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80054f2:	d824      	bhi.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80054f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054f8:	d018      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80054fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054fe:	d81e      	bhi.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8005500:	2b00      	cmp	r3, #0
 8005502:	d003      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005504:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005508:	d007      	beq.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800550a:	e018      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800550c:	4bac      	ldr	r3, [pc, #688]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800550e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005510:	4aab      	ldr	r2, [pc, #684]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8005512:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005516:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005518:	e017      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	3304      	adds	r3, #4
 800551e:	2100      	movs	r1, #0
 8005520:	4618      	mov	r0, r3
 8005522:	f001 f80d 	bl	8006540 <RCCEx_PLL2_Config>
 8005526:	4603      	mov	r3, r0
 8005528:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800552a:	e00e      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	3324      	adds	r3, #36	; 0x24
 8005530:	2100      	movs	r1, #0
 8005532:	4618      	mov	r0, r3
 8005534:	f001 f8b6 	bl	80066a4 <RCCEx_PLL3_Config>
 8005538:	4603      	mov	r3, r0
 800553a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800553c:	e005      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	75fb      	strb	r3, [r7, #23]
      break;
 8005542:	e002      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8005544:	bf00      	nop
 8005546:	e000      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8005548:	bf00      	nop
    }

    if(ret == HAL_OK)
 800554a:	7dfb      	ldrb	r3, [r7, #23]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d109      	bne.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005550:	4b9b      	ldr	r3, [pc, #620]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8005552:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005554:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800555c:	4998      	ldr	r1, [pc, #608]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800555e:	4313      	orrs	r3, r2
 8005560:	650b      	str	r3, [r1, #80]	; 0x50
 8005562:	e001      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005564:	7dfb      	ldrb	r3, [r7, #23]
 8005566:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005570:	2b00      	cmp	r3, #0
 8005572:	d049      	beq.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005578:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800557c:	d02e      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800557e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005582:	d828      	bhi.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8005584:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005588:	d02a      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800558a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800558e:	d822      	bhi.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8005590:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005594:	d026      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005596:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800559a:	d81c      	bhi.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x406>
 800559c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80055a0:	d010      	beq.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 80055a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80055a6:	d816      	bhi.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d01d      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x418>
 80055ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055b0:	d111      	bne.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	3304      	adds	r3, #4
 80055b6:	2101      	movs	r1, #1
 80055b8:	4618      	mov	r0, r3
 80055ba:	f000 ffc1 	bl	8006540 <RCCEx_PLL2_Config>
 80055be:	4603      	mov	r3, r0
 80055c0:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80055c2:	e012      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	3324      	adds	r3, #36	; 0x24
 80055c8:	2101      	movs	r1, #1
 80055ca:	4618      	mov	r0, r3
 80055cc:	f001 f86a 	bl	80066a4 <RCCEx_PLL3_Config>
 80055d0:	4603      	mov	r3, r0
 80055d2:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80055d4:	e009      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	75fb      	strb	r3, [r7, #23]
      break;
 80055da:	e006      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80055dc:	bf00      	nop
 80055de:	e004      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80055e0:	bf00      	nop
 80055e2:	e002      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80055e4:	bf00      	nop
 80055e6:	e000      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80055e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055ea:	7dfb      	ldrb	r3, [r7, #23]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d109      	bne.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80055f0:	4b73      	ldr	r3, [pc, #460]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80055f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055f4:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055fc:	4970      	ldr	r1, [pc, #448]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	650b      	str	r3, [r1, #80]	; 0x50
 8005602:	e001      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005604:	7dfb      	ldrb	r3, [r7, #23]
 8005606:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005610:	2b00      	cmp	r3, #0
 8005612:	d04b      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800561a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800561e:	d02e      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8005620:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005624:	d828      	bhi.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005626:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800562a:	d02a      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 800562c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005630:	d822      	bhi.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005632:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005636:	d026      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8005638:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800563c:	d81c      	bhi.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800563e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005642:	d010      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x496>
 8005644:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005648:	d816      	bhi.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800564a:	2b00      	cmp	r3, #0
 800564c:	d01d      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 800564e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005652:	d111      	bne.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	3304      	adds	r3, #4
 8005658:	2101      	movs	r1, #1
 800565a:	4618      	mov	r0, r3
 800565c:	f000 ff70 	bl	8006540 <RCCEx_PLL2_Config>
 8005660:	4603      	mov	r3, r0
 8005662:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005664:	e012      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	3324      	adds	r3, #36	; 0x24
 800566a:	2101      	movs	r1, #1
 800566c:	4618      	mov	r0, r3
 800566e:	f001 f819 	bl	80066a4 <RCCEx_PLL3_Config>
 8005672:	4603      	mov	r3, r0
 8005674:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005676:	e009      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	75fb      	strb	r3, [r7, #23]
      break;
 800567c:	e006      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800567e:	bf00      	nop
 8005680:	e004      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8005682:	bf00      	nop
 8005684:	e002      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8005686:	bf00      	nop
 8005688:	e000      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800568a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800568c:	7dfb      	ldrb	r3, [r7, #23]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10a      	bne.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005692:	4b4b      	ldr	r3, [pc, #300]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8005694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005696:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80056a0:	4947      	ldr	r1, [pc, #284]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80056a2:	4313      	orrs	r3, r2
 80056a4:	658b      	str	r3, [r1, #88]	; 0x58
 80056a6:	e001      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056a8:	7dfb      	ldrb	r3, [r7, #23]
 80056aa:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d02f      	beq.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80056c0:	d00e      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x510>
 80056c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80056c6:	d814      	bhi.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x522>
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d015      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80056cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80056d0:	d10f      	bne.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056d2:	4b3b      	ldr	r3, [pc, #236]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80056d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d6:	4a3a      	ldr	r2, [pc, #232]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80056d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056dc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80056de:	e00c      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	3304      	adds	r3, #4
 80056e4:	2101      	movs	r1, #1
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 ff2a 	bl	8006540 <RCCEx_PLL2_Config>
 80056ec:	4603      	mov	r3, r0
 80056ee:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80056f0:	e003      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	75fb      	strb	r3, [r7, #23]
      break;
 80056f6:	e000      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 80056f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056fa:	7dfb      	ldrb	r3, [r7, #23]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d109      	bne.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005700:	4b2f      	ldr	r3, [pc, #188]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8005702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005704:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800570c:	492c      	ldr	r1, [pc, #176]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800570e:	4313      	orrs	r3, r2
 8005710:	650b      	str	r3, [r1, #80]	; 0x50
 8005712:	e001      	b.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005714:	7dfb      	ldrb	r3, [r7, #23]
 8005716:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005720:	2b00      	cmp	r3, #0
 8005722:	d032      	beq.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005728:	2b03      	cmp	r3, #3
 800572a:	d81b      	bhi.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800572c:	a201      	add	r2, pc, #4	; (adr r2, 8005734 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 800572e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005732:	bf00      	nop
 8005734:	0800576b 	.word	0x0800576b
 8005738:	08005745 	.word	0x08005745
 800573c:	08005753 	.word	0x08005753
 8005740:	0800576b 	.word	0x0800576b
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005744:	4b1e      	ldr	r3, [pc, #120]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8005746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005748:	4a1d      	ldr	r2, [pc, #116]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800574a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800574e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005750:	e00c      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	3304      	adds	r3, #4
 8005756:	2102      	movs	r1, #2
 8005758:	4618      	mov	r0, r3
 800575a:	f000 fef1 	bl	8006540 <RCCEx_PLL2_Config>
 800575e:	4603      	mov	r3, r0
 8005760:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005762:	e003      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	75fb      	strb	r3, [r7, #23]
      break;
 8005768:	e000      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800576a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800576c:	7dfb      	ldrb	r3, [r7, #23]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d109      	bne.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005772:	4b13      	ldr	r3, [pc, #76]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8005774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005776:	f023 0203 	bic.w	r2, r3, #3
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800577e:	4910      	ldr	r1, [pc, #64]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8005780:	4313      	orrs	r3, r2
 8005782:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005784:	e001      	b.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005786:	7dfb      	ldrb	r3, [r7, #23]
 8005788:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 808a 	beq.w	80058ac <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005798:	4b0a      	ldr	r3, [pc, #40]	; (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a09      	ldr	r2, [pc, #36]	; (80057c4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800579e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057a4:	f7fc f852 	bl	800184c <HAL_GetTick>
 80057a8:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057aa:	e00d      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057ac:	f7fc f84e 	bl	800184c <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	2b64      	cmp	r3, #100	; 0x64
 80057b8:	d906      	bls.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	75fb      	strb	r3, [r7, #23]
        break;
 80057be:	e009      	b.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80057c0:	58024400 	.word	0x58024400
 80057c4:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057c8:	4bb9      	ldr	r3, [pc, #740]	; (8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d0eb      	beq.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 80057d4:	7dfb      	ldrb	r3, [r7, #23]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d166      	bne.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80057da:	4bb6      	ldr	r3, [pc, #728]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80057dc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80057e4:	4053      	eors	r3, r2
 80057e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d013      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057ee:	4bb1      	ldr	r3, [pc, #708]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80057f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057f6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80057f8:	4bae      	ldr	r3, [pc, #696]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80057fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057fc:	4aad      	ldr	r2, [pc, #692]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80057fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005802:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005804:	4bab      	ldr	r3, [pc, #684]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005808:	4aaa      	ldr	r2, [pc, #680]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800580a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800580e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005810:	4aa8      	ldr	r2, [pc, #672]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800581c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005820:	d115      	bne.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005822:	f7fc f813 	bl	800184c <HAL_GetTick>
 8005826:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005828:	e00b      	b.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800582a:	f7fc f80f 	bl	800184c <HAL_GetTick>
 800582e:	4602      	mov	r2, r0
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	f241 3288 	movw	r2, #5000	; 0x1388
 8005838:	4293      	cmp	r3, r2
 800583a:	d902      	bls.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 800583c:	2303      	movs	r3, #3
 800583e:	75fb      	strb	r3, [r7, #23]
            break;
 8005840:	e005      	b.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005842:	4b9c      	ldr	r3, [pc, #624]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005846:	f003 0302 	and.w	r3, r3, #2
 800584a:	2b00      	cmp	r3, #0
 800584c:	d0ed      	beq.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 800584e:	7dfb      	ldrb	r3, [r7, #23]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d126      	bne.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800585a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800585e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005862:	d10d      	bne.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8005864:	4b93      	ldr	r3, [pc, #588]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005866:	691b      	ldr	r3, [r3, #16]
 8005868:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005872:	0919      	lsrs	r1, r3, #4
 8005874:	4b90      	ldr	r3, [pc, #576]	; (8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005876:	400b      	ands	r3, r1
 8005878:	498e      	ldr	r1, [pc, #568]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800587a:	4313      	orrs	r3, r2
 800587c:	610b      	str	r3, [r1, #16]
 800587e:	e005      	b.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8005880:	4b8c      	ldr	r3, [pc, #560]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005882:	691b      	ldr	r3, [r3, #16]
 8005884:	4a8b      	ldr	r2, [pc, #556]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005886:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800588a:	6113      	str	r3, [r2, #16]
 800588c:	4b89      	ldr	r3, [pc, #548]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800588e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005896:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800589a:	4986      	ldr	r1, [pc, #536]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800589c:	4313      	orrs	r3, r2
 800589e:	670b      	str	r3, [r1, #112]	; 0x70
 80058a0:	e004      	b.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80058a2:	7dfb      	ldrb	r3, [r7, #23]
 80058a4:	75bb      	strb	r3, [r7, #22]
 80058a6:	e001      	b.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058a8:	7dfb      	ldrb	r3, [r7, #23]
 80058aa:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0301 	and.w	r3, r3, #1
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d07e      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058bc:	2b28      	cmp	r3, #40	; 0x28
 80058be:	d867      	bhi.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 80058c0:	a201      	add	r2, pc, #4	; (adr r2, 80058c8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 80058c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c6:	bf00      	nop
 80058c8:	08005997 	.word	0x08005997
 80058cc:	08005991 	.word	0x08005991
 80058d0:	08005991 	.word	0x08005991
 80058d4:	08005991 	.word	0x08005991
 80058d8:	08005991 	.word	0x08005991
 80058dc:	08005991 	.word	0x08005991
 80058e0:	08005991 	.word	0x08005991
 80058e4:	08005991 	.word	0x08005991
 80058e8:	0800596d 	.word	0x0800596d
 80058ec:	08005991 	.word	0x08005991
 80058f0:	08005991 	.word	0x08005991
 80058f4:	08005991 	.word	0x08005991
 80058f8:	08005991 	.word	0x08005991
 80058fc:	08005991 	.word	0x08005991
 8005900:	08005991 	.word	0x08005991
 8005904:	08005991 	.word	0x08005991
 8005908:	0800597f 	.word	0x0800597f
 800590c:	08005991 	.word	0x08005991
 8005910:	08005991 	.word	0x08005991
 8005914:	08005991 	.word	0x08005991
 8005918:	08005991 	.word	0x08005991
 800591c:	08005991 	.word	0x08005991
 8005920:	08005991 	.word	0x08005991
 8005924:	08005991 	.word	0x08005991
 8005928:	08005997 	.word	0x08005997
 800592c:	08005991 	.word	0x08005991
 8005930:	08005991 	.word	0x08005991
 8005934:	08005991 	.word	0x08005991
 8005938:	08005991 	.word	0x08005991
 800593c:	08005991 	.word	0x08005991
 8005940:	08005991 	.word	0x08005991
 8005944:	08005991 	.word	0x08005991
 8005948:	08005997 	.word	0x08005997
 800594c:	08005991 	.word	0x08005991
 8005950:	08005991 	.word	0x08005991
 8005954:	08005991 	.word	0x08005991
 8005958:	08005991 	.word	0x08005991
 800595c:	08005991 	.word	0x08005991
 8005960:	08005991 	.word	0x08005991
 8005964:	08005991 	.word	0x08005991
 8005968:	08005997 	.word	0x08005997
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	3304      	adds	r3, #4
 8005970:	2101      	movs	r1, #1
 8005972:	4618      	mov	r0, r3
 8005974:	f000 fde4 	bl	8006540 <RCCEx_PLL2_Config>
 8005978:	4603      	mov	r3, r0
 800597a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800597c:	e00c      	b.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	3324      	adds	r3, #36	; 0x24
 8005982:	2101      	movs	r1, #1
 8005984:	4618      	mov	r0, r3
 8005986:	f000 fe8d 	bl	80066a4 <RCCEx_PLL3_Config>
 800598a:	4603      	mov	r3, r0
 800598c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800598e:	e003      	b.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	75fb      	strb	r3, [r7, #23]
      break;
 8005994:	e000      	b.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 8005996:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005998:	7dfb      	ldrb	r3, [r7, #23]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d109      	bne.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800599e:	4b45      	ldr	r3, [pc, #276]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80059a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059a2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059aa:	4942      	ldr	r1, [pc, #264]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80059ac:	4313      	orrs	r3, r2
 80059ae:	654b      	str	r3, [r1, #84]	; 0x54
 80059b0:	e001      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059b2:	7dfb      	ldrb	r3, [r7, #23]
 80059b4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d037      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059c6:	2b05      	cmp	r3, #5
 80059c8:	d820      	bhi.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80059ca:	a201      	add	r2, pc, #4	; (adr r2, 80059d0 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 80059cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059d0:	08005a13 	.word	0x08005a13
 80059d4:	080059e9 	.word	0x080059e9
 80059d8:	080059fb 	.word	0x080059fb
 80059dc:	08005a13 	.word	0x08005a13
 80059e0:	08005a13 	.word	0x08005a13
 80059e4:	08005a13 	.word	0x08005a13
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	3304      	adds	r3, #4
 80059ec:	2101      	movs	r1, #1
 80059ee:	4618      	mov	r0, r3
 80059f0:	f000 fda6 	bl	8006540 <RCCEx_PLL2_Config>
 80059f4:	4603      	mov	r3, r0
 80059f6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80059f8:	e00c      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	3324      	adds	r3, #36	; 0x24
 80059fe:	2101      	movs	r1, #1
 8005a00:	4618      	mov	r0, r3
 8005a02:	f000 fe4f 	bl	80066a4 <RCCEx_PLL3_Config>
 8005a06:	4603      	mov	r3, r0
 8005a08:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005a0a:	e003      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	75fb      	strb	r3, [r7, #23]
      break;
 8005a10:	e000      	b.n	8005a14 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8005a12:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a14:	7dfb      	ldrb	r3, [r7, #23]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d109      	bne.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005a1a:	4b26      	ldr	r3, [pc, #152]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a1e:	f023 0207 	bic.w	r2, r3, #7
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a26:	4923      	ldr	r1, [pc, #140]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	654b      	str	r3, [r1, #84]	; 0x54
 8005a2c:	e001      	b.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a2e:	7dfb      	ldrb	r3, [r7, #23]
 8005a30:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f003 0304 	and.w	r3, r3, #4
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d040      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a44:	2b05      	cmp	r3, #5
 8005a46:	d821      	bhi.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8005a48:	a201      	add	r2, pc, #4	; (adr r2, 8005a50 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8005a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a4e:	bf00      	nop
 8005a50:	08005a93 	.word	0x08005a93
 8005a54:	08005a69 	.word	0x08005a69
 8005a58:	08005a7b 	.word	0x08005a7b
 8005a5c:	08005a93 	.word	0x08005a93
 8005a60:	08005a93 	.word	0x08005a93
 8005a64:	08005a93 	.word	0x08005a93
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	3304      	adds	r3, #4
 8005a6c:	2101      	movs	r1, #1
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f000 fd66 	bl	8006540 <RCCEx_PLL2_Config>
 8005a74:	4603      	mov	r3, r0
 8005a76:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005a78:	e00c      	b.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	3324      	adds	r3, #36	; 0x24
 8005a7e:	2101      	movs	r1, #1
 8005a80:	4618      	mov	r0, r3
 8005a82:	f000 fe0f 	bl	80066a4 <RCCEx_PLL3_Config>
 8005a86:	4603      	mov	r3, r0
 8005a88:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005a8a:	e003      	b.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	75fb      	strb	r3, [r7, #23]
      break;
 8005a90:	e000      	b.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8005a92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a94:	7dfb      	ldrb	r3, [r7, #23]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d110      	bne.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a9a:	4b06      	ldr	r3, [pc, #24]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a9e:	f023 0207 	bic.w	r2, r3, #7
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005aa8:	4902      	ldr	r1, [pc, #8]	; (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	658b      	str	r3, [r1, #88]	; 0x58
 8005aae:	e007      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8005ab0:	58024800 	.word	0x58024800
 8005ab4:	58024400 	.word	0x58024400
 8005ab8:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005abc:	7dfb      	ldrb	r3, [r7, #23]
 8005abe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0320 	and.w	r3, r3, #32
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d04b      	beq.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ad2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005ad6:	d02e      	beq.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x966>
 8005ad8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005adc:	d828      	bhi.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8005ade:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ae2:	d02a      	beq.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8005ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ae8:	d822      	bhi.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8005aea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005aee:	d026      	beq.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005af0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005af4:	d81c      	bhi.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8005af6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005afa:	d010      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8005afc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b00:	d816      	bhi.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d01d      	beq.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8005b06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b0a:	d111      	bne.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	3304      	adds	r3, #4
 8005b10:	2100      	movs	r1, #0
 8005b12:	4618      	mov	r0, r3
 8005b14:	f000 fd14 	bl	8006540 <RCCEx_PLL2_Config>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005b1c:	e012      	b.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	3324      	adds	r3, #36	; 0x24
 8005b22:	2102      	movs	r1, #2
 8005b24:	4618      	mov	r0, r3
 8005b26:	f000 fdbd 	bl	80066a4 <RCCEx_PLL3_Config>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005b2e:	e009      	b.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	75fb      	strb	r3, [r7, #23]
      break;
 8005b34:	e006      	b.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8005b36:	bf00      	nop
 8005b38:	e004      	b.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8005b3a:	bf00      	nop
 8005b3c:	e002      	b.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8005b3e:	bf00      	nop
 8005b40:	e000      	b.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8005b42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b44:	7dfb      	ldrb	r3, [r7, #23]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d10a      	bne.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b4a:	4bb2      	ldr	r3, [pc, #712]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b4e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b58:	49ae      	ldr	r1, [pc, #696]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	654b      	str	r3, [r1, #84]	; 0x54
 8005b5e:	e001      	b.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b60:	7dfb      	ldrb	r3, [r7, #23]
 8005b62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d04b      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b76:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005b7a:	d02e      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8005b7c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005b80:	d828      	bhi.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005b82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b86:	d02a      	beq.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8005b88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b8c:	d822      	bhi.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005b8e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005b92:	d026      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8005b94:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005b98:	d81c      	bhi.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005b9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b9e:	d010      	beq.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8005ba0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ba4:	d816      	bhi.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d01d      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8005baa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bae:	d111      	bne.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	3304      	adds	r3, #4
 8005bb4:	2100      	movs	r1, #0
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 fcc2 	bl	8006540 <RCCEx_PLL2_Config>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005bc0:	e012      	b.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	3324      	adds	r3, #36	; 0x24
 8005bc6:	2102      	movs	r1, #2
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f000 fd6b 	bl	80066a4 <RCCEx_PLL3_Config>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005bd2:	e009      	b.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	75fb      	strb	r3, [r7, #23]
      break;
 8005bd8:	e006      	b.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005bda:	bf00      	nop
 8005bdc:	e004      	b.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005bde:	bf00      	nop
 8005be0:	e002      	b.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005be2:	bf00      	nop
 8005be4:	e000      	b.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005be6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005be8:	7dfb      	ldrb	r3, [r7, #23]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d10a      	bne.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005bee:	4b89      	ldr	r3, [pc, #548]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bf2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bfc:	4985      	ldr	r1, [pc, #532]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	658b      	str	r3, [r1, #88]	; 0x58
 8005c02:	e001      	b.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c04:	7dfb      	ldrb	r3, [r7, #23]
 8005c06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d04b      	beq.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c1a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005c1e:	d02e      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8005c20:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005c24:	d828      	bhi.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005c26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c2a:	d02a      	beq.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8005c2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c30:	d822      	bhi.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005c32:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005c36:	d026      	beq.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8005c38:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005c3c:	d81c      	bhi.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005c3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c42:	d010      	beq.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8005c44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c48:	d816      	bhi.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d01d      	beq.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8005c4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c52:	d111      	bne.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	3304      	adds	r3, #4
 8005c58:	2100      	movs	r1, #0
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 fc70 	bl	8006540 <RCCEx_PLL2_Config>
 8005c60:	4603      	mov	r3, r0
 8005c62:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005c64:	e012      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	3324      	adds	r3, #36	; 0x24
 8005c6a:	2102      	movs	r1, #2
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 fd19 	bl	80066a4 <RCCEx_PLL3_Config>
 8005c72:	4603      	mov	r3, r0
 8005c74:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005c76:	e009      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	75fb      	strb	r3, [r7, #23]
      break;
 8005c7c:	e006      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8005c7e:	bf00      	nop
 8005c80:	e004      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8005c82:	bf00      	nop
 8005c84:	e002      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8005c86:	bf00      	nop
 8005c88:	e000      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8005c8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c8c:	7dfb      	ldrb	r3, [r7, #23]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d10a      	bne.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005c92:	4b60      	ldr	r3, [pc, #384]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ca0:	495c      	ldr	r1, [pc, #368]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	658b      	str	r3, [r1, #88]	; 0x58
 8005ca6:	e001      	b.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ca8:	7dfb      	ldrb	r3, [r7, #23]
 8005caa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 0308 	and.w	r3, r3, #8
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d018      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cc0:	d10a      	bne.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	3324      	adds	r3, #36	; 0x24
 8005cc6:	2102      	movs	r1, #2
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f000 fceb 	bl	80066a4 <RCCEx_PLL3_Config>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d001      	beq.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8005cd8:	4b4e      	ldr	r3, [pc, #312]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cdc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ce4:	494b      	ldr	r1, [pc, #300]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0310 	and.w	r3, r3, #16
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d01a      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cfc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d00:	d10a      	bne.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	3324      	adds	r3, #36	; 0x24
 8005d06:	2102      	movs	r1, #2
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f000 fccb 	bl	80066a4 <RCCEx_PLL3_Config>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d001      	beq.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005d18:	4b3e      	ldr	r3, [pc, #248]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d26:	493b      	ldr	r1, [pc, #236]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d034      	beq.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d3e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d42:	d01d      	beq.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8005d44:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d48:	d817      	bhi.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d003      	beq.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8005d4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d52:	d009      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005d54:	e011      	b.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	3304      	adds	r3, #4
 8005d5a:	2100      	movs	r1, #0
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f000 fbef 	bl	8006540 <RCCEx_PLL2_Config>
 8005d62:	4603      	mov	r3, r0
 8005d64:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005d66:	e00c      	b.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	3324      	adds	r3, #36	; 0x24
 8005d6c:	2102      	movs	r1, #2
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f000 fc98 	bl	80066a4 <RCCEx_PLL3_Config>
 8005d74:	4603      	mov	r3, r0
 8005d76:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005d78:	e003      	b.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	75fb      	strb	r3, [r7, #23]
      break;
 8005d7e:	e000      	b.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8005d80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d82:	7dfb      	ldrb	r3, [r7, #23]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d10a      	bne.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005d88:	4b22      	ldr	r3, [pc, #136]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d8c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d96:	491f      	ldr	r1, [pc, #124]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	658b      	str	r3, [r1, #88]	; 0x58
 8005d9c:	e001      	b.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d9e:	7dfb      	ldrb	r3, [r7, #23]
 8005da0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d036      	beq.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005db4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005db8:	d01c      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8005dba:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005dbe:	d816      	bhi.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005dc0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dc4:	d003      	beq.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8005dc6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005dca:	d007      	beq.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 8005dcc:	e00f      	b.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005dce:	4b11      	ldr	r3, [pc, #68]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd2:	4a10      	ldr	r2, [pc, #64]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005dd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005dd8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8005dda:	e00c      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	3324      	adds	r3, #36	; 0x24
 8005de0:	2101      	movs	r1, #1
 8005de2:	4618      	mov	r0, r3
 8005de4:	f000 fc5e 	bl	80066a4 <RCCEx_PLL3_Config>
 8005de8:	4603      	mov	r3, r0
 8005dea:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8005dec:	e003      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	75fb      	strb	r3, [r7, #23]
      break;
 8005df2:	e000      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8005df4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005df6:	7dfb      	ldrb	r3, [r7, #23]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d10d      	bne.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005dfc:	4b05      	ldr	r3, [pc, #20]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005dfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e0a:	4902      	ldr	r1, [pc, #8]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	654b      	str	r3, [r1, #84]	; 0x54
 8005e10:	e004      	b.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 8005e12:	bf00      	nop
 8005e14:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e18:	7dfb      	ldrb	r3, [r7, #23]
 8005e1a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d029      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d003      	beq.n	8005e38 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8005e30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e34:	d007      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8005e36:	e00f      	b.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e38:	4b61      	ldr	r3, [pc, #388]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3c:	4a60      	ldr	r2, [pc, #384]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005e3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e42:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005e44:	e00b      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	3304      	adds	r3, #4
 8005e4a:	2102      	movs	r1, #2
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f000 fb77 	bl	8006540 <RCCEx_PLL2_Config>
 8005e52:	4603      	mov	r3, r0
 8005e54:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005e56:	e002      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	75fb      	strb	r3, [r7, #23]
      break;
 8005e5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e5e:	7dfb      	ldrb	r3, [r7, #23]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d109      	bne.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005e64:	4b56      	ldr	r3, [pc, #344]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005e66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e68:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e70:	4953      	ldr	r1, [pc, #332]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005e76:	e001      	b.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e78:	7dfb      	ldrb	r3, [r7, #23]
 8005e7a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00a      	beq.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	3324      	adds	r3, #36	; 0x24
 8005e8c:	2102      	movs	r1, #2
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f000 fc08 	bl	80066a4 <RCCEx_PLL3_Config>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d001      	beq.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d030      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005eae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005eb2:	d017      	beq.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005eb4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005eb8:	d811      	bhi.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8005eba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ebe:	d013      	beq.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8005ec0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ec4:	d80b      	bhi.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d010      	beq.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8005eca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ece:	d106      	bne.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ed0:	4b3b      	ldr	r3, [pc, #236]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed4:	4a3a      	ldr	r2, [pc, #232]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005ed6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005eda:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8005edc:	e007      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	75fb      	strb	r3, [r7, #23]
      break;
 8005ee2:	e004      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8005ee4:	bf00      	nop
 8005ee6:	e002      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8005ee8:	bf00      	nop
 8005eea:	e000      	b.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8005eec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005eee:	7dfb      	ldrb	r3, [r7, #23]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d109      	bne.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ef4:	4b32      	ldr	r3, [pc, #200]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ef8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f00:	492f      	ldr	r1, [pc, #188]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005f02:	4313      	orrs	r3, r2
 8005f04:	654b      	str	r3, [r1, #84]	; 0x54
 8005f06:	e001      	b.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f08:	7dfb      	ldrb	r3, [r7, #23]
 8005f0a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d008      	beq.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005f18:	4b29      	ldr	r3, [pc, #164]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005f1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f1c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f24:	4926      	ldr	r1, [pc, #152]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005f26:	4313      	orrs	r3, r2
 8005f28:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d008      	beq.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005f36:	4b22      	ldr	r3, [pc, #136]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005f38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f3a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f42:	491f      	ldr	r1, [pc, #124]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005f44:	4313      	orrs	r3, r2
 8005f46:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d00d      	beq.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005f54:	4b1a      	ldr	r3, [pc, #104]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005f56:	691b      	ldr	r3, [r3, #16]
 8005f58:	4a19      	ldr	r2, [pc, #100]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005f5a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005f5e:	6113      	str	r3, [r2, #16]
 8005f60:	4b17      	ldr	r3, [pc, #92]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005f62:	691a      	ldr	r2, [r3, #16]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005f6a:	4915      	ldr	r1, [pc, #84]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	da08      	bge.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005f78:	4b11      	ldr	r3, [pc, #68]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005f7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f7c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f84:	490e      	ldr	r1, [pc, #56]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005f86:	4313      	orrs	r3, r2
 8005f88:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d009      	beq.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005f96:	4b0a      	ldr	r3, [pc, #40]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f9a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fa4:	4906      	ldr	r1, [pc, #24]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8005faa:	7dbb      	ldrb	r3, [r7, #22]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d101      	bne.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	e000      	b.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3718      	adds	r7, #24
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	58024400 	.word	0x58024400

08005fc4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005fc8:	f7ff f864 	bl	8005094 <HAL_RCC_GetHCLKFreq>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	4b06      	ldr	r3, [pc, #24]	; (8005fe8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005fd0:	6a1b      	ldr	r3, [r3, #32]
 8005fd2:	091b      	lsrs	r3, r3, #4
 8005fd4:	f003 0307 	and.w	r3, r3, #7
 8005fd8:	4904      	ldr	r1, [pc, #16]	; (8005fec <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005fda:	5ccb      	ldrb	r3, [r1, r3]
 8005fdc:	f003 031f 	and.w	r3, r3, #31
 8005fe0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	58024400 	.word	0x58024400
 8005fec:	0800b9f0 	.word	0x0800b9f0

08005ff0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b089      	sub	sp, #36	; 0x24
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ff8:	4ba1      	ldr	r3, [pc, #644]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ffc:	f003 0303 	and.w	r3, r3, #3
 8006000:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8006002:	4b9f      	ldr	r3, [pc, #636]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006006:	0b1b      	lsrs	r3, r3, #12
 8006008:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800600c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800600e:	4b9c      	ldr	r3, [pc, #624]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006012:	091b      	lsrs	r3, r3, #4
 8006014:	f003 0301 	and.w	r3, r3, #1
 8006018:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800601a:	4b99      	ldr	r3, [pc, #612]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800601c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800601e:	08db      	lsrs	r3, r3, #3
 8006020:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006024:	693a      	ldr	r2, [r7, #16]
 8006026:	fb02 f303 	mul.w	r3, r2, r3
 800602a:	ee07 3a90 	vmov	s15, r3
 800602e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006032:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	2b00      	cmp	r3, #0
 800603a:	f000 8111 	beq.w	8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	2b02      	cmp	r3, #2
 8006042:	f000 8083 	beq.w	800614c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	2b02      	cmp	r3, #2
 800604a:	f200 80a1 	bhi.w	8006190 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d003      	beq.n	800605c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006054:	69bb      	ldr	r3, [r7, #24]
 8006056:	2b01      	cmp	r3, #1
 8006058:	d056      	beq.n	8006108 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800605a:	e099      	b.n	8006190 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800605c:	4b88      	ldr	r3, [pc, #544]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0320 	and.w	r3, r3, #32
 8006064:	2b00      	cmp	r3, #0
 8006066:	d02d      	beq.n	80060c4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006068:	4b85      	ldr	r3, [pc, #532]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	08db      	lsrs	r3, r3, #3
 800606e:	f003 0303 	and.w	r3, r3, #3
 8006072:	4a84      	ldr	r2, [pc, #528]	; (8006284 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006074:	fa22 f303 	lsr.w	r3, r2, r3
 8006078:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	ee07 3a90 	vmov	s15, r3
 8006080:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	ee07 3a90 	vmov	s15, r3
 800608a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800608e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006092:	4b7b      	ldr	r3, [pc, #492]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006096:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800609a:	ee07 3a90 	vmov	s15, r3
 800609e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80060a6:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006288 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80060aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80060b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060be:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80060c2:	e087      	b.n	80061d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	ee07 3a90 	vmov	s15, r3
 80060ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ce:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800628c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80060d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060d6:	4b6a      	ldr	r3, [pc, #424]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060de:	ee07 3a90 	vmov	s15, r3
 80060e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80060ea:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006288 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80060ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80060fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006102:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006106:	e065      	b.n	80061d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	ee07 3a90 	vmov	s15, r3
 800610e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006112:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006290 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006116:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800611a:	4b59      	ldr	r3, [pc, #356]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800611c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800611e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006122:	ee07 3a90 	vmov	s15, r3
 8006126:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800612a:	ed97 6a03 	vldr	s12, [r7, #12]
 800612e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006288 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006132:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006136:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800613a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800613e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006146:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800614a:	e043      	b.n	80061d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	ee07 3a90 	vmov	s15, r3
 8006152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006156:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006294 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800615a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800615e:	4b48      	ldr	r3, [pc, #288]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006166:	ee07 3a90 	vmov	s15, r3
 800616a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800616e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006172:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006288 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006176:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800617a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800617e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006182:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800618a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800618e:	e021      	b.n	80061d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	ee07 3a90 	vmov	s15, r3
 8006196:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800619a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006290 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800619e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061a2:	4b37      	ldr	r3, [pc, #220]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061aa:	ee07 3a90 	vmov	s15, r3
 80061ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80061b6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006288 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80061ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80061c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80061d2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80061d4:	4b2a      	ldr	r3, [pc, #168]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d8:	0a5b      	lsrs	r3, r3, #9
 80061da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061de:	ee07 3a90 	vmov	s15, r3
 80061e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80061ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80061ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80061f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061fa:	ee17 2a90 	vmov	r2, s15
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8006202:	4b1f      	ldr	r3, [pc, #124]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006206:	0c1b      	lsrs	r3, r3, #16
 8006208:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800620c:	ee07 3a90 	vmov	s15, r3
 8006210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006214:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006218:	ee37 7a87 	vadd.f32	s14, s15, s14
 800621c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006220:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006224:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006228:	ee17 2a90 	vmov	r2, s15
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8006230:	4b13      	ldr	r3, [pc, #76]	; (8006280 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006234:	0e1b      	lsrs	r3, r3, #24
 8006236:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800623a:	ee07 3a90 	vmov	s15, r3
 800623e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006242:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006246:	ee37 7a87 	vadd.f32	s14, s15, s14
 800624a:	edd7 6a07 	vldr	s13, [r7, #28]
 800624e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006252:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006256:	ee17 2a90 	vmov	r2, s15
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800625e:	e008      	b.n	8006272 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	609a      	str	r2, [r3, #8]
}
 8006272:	bf00      	nop
 8006274:	3724      	adds	r7, #36	; 0x24
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	58024400 	.word	0x58024400
 8006284:	03d09000 	.word	0x03d09000
 8006288:	46000000 	.word	0x46000000
 800628c:	4c742400 	.word	0x4c742400
 8006290:	4a742400 	.word	0x4a742400
 8006294:	4af42400 	.word	0x4af42400

08006298 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8006298:	b480      	push	{r7}
 800629a:	b089      	sub	sp, #36	; 0x24
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80062a0:	4ba1      	ldr	r3, [pc, #644]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062a4:	f003 0303 	and.w	r3, r3, #3
 80062a8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80062aa:	4b9f      	ldr	r3, [pc, #636]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ae:	0d1b      	lsrs	r3, r3, #20
 80062b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80062b4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80062b6:	4b9c      	ldr	r3, [pc, #624]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062ba:	0a1b      	lsrs	r3, r3, #8
 80062bc:	f003 0301 	and.w	r3, r3, #1
 80062c0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80062c2:	4b99      	ldr	r3, [pc, #612]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062c6:	08db      	lsrs	r3, r3, #3
 80062c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80062cc:	693a      	ldr	r2, [r7, #16]
 80062ce:	fb02 f303 	mul.w	r3, r2, r3
 80062d2:	ee07 3a90 	vmov	s15, r3
 80062d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062da:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 8111 	beq.w	8006508 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	f000 8083 	beq.w	80063f4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	f200 80a1 	bhi.w	8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d003      	beq.n	8006304 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d056      	beq.n	80063b0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006302:	e099      	b.n	8006438 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006304:	4b88      	ldr	r3, [pc, #544]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0320 	and.w	r3, r3, #32
 800630c:	2b00      	cmp	r3, #0
 800630e:	d02d      	beq.n	800636c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006310:	4b85      	ldr	r3, [pc, #532]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	08db      	lsrs	r3, r3, #3
 8006316:	f003 0303 	and.w	r3, r3, #3
 800631a:	4a84      	ldr	r2, [pc, #528]	; (800652c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800631c:	fa22 f303 	lsr.w	r3, r2, r3
 8006320:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	ee07 3a90 	vmov	s15, r3
 8006328:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	ee07 3a90 	vmov	s15, r3
 8006332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006336:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800633a:	4b7b      	ldr	r3, [pc, #492]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800633c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800633e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006342:	ee07 3a90 	vmov	s15, r3
 8006346:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800634a:	ed97 6a03 	vldr	s12, [r7, #12]
 800634e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006530 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006352:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006356:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800635a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800635e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006366:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800636a:	e087      	b.n	800647c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	ee07 3a90 	vmov	s15, r3
 8006372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006376:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006534 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800637a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800637e:	4b6a      	ldr	r3, [pc, #424]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006386:	ee07 3a90 	vmov	s15, r3
 800638a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800638e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006392:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006530 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006396:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800639a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800639e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80063a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063aa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80063ae:	e065      	b.n	800647c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	ee07 3a90 	vmov	s15, r3
 80063b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ba:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80063be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063c2:	4b59      	ldr	r3, [pc, #356]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063ca:	ee07 3a90 	vmov	s15, r3
 80063ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80063d6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006530 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80063da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80063e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063ee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80063f2:	e043      	b.n	800647c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	ee07 3a90 	vmov	s15, r3
 80063fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063fe:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800653c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006402:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006406:	4b48      	ldr	r3, [pc, #288]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800640e:	ee07 3a90 	vmov	s15, r3
 8006412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006416:	ed97 6a03 	vldr	s12, [r7, #12]
 800641a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006530 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800641e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006422:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006426:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800642a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800642e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006432:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006436:	e021      	b.n	800647c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	ee07 3a90 	vmov	s15, r3
 800643e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006442:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006538 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006446:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800644a:	4b37      	ldr	r3, [pc, #220]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800644c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006452:	ee07 3a90 	vmov	s15, r3
 8006456:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800645a:	ed97 6a03 	vldr	s12, [r7, #12]
 800645e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006530 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006462:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006466:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800646a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800646e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006476:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800647a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800647c:	4b2a      	ldr	r3, [pc, #168]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800647e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006480:	0a5b      	lsrs	r3, r3, #9
 8006482:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006486:	ee07 3a90 	vmov	s15, r3
 800648a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800648e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006492:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006496:	edd7 6a07 	vldr	s13, [r7, #28]
 800649a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800649e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064a2:	ee17 2a90 	vmov	r2, s15
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80064aa:	4b1f      	ldr	r3, [pc, #124]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ae:	0c1b      	lsrs	r3, r3, #16
 80064b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064b4:	ee07 3a90 	vmov	s15, r3
 80064b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064bc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80064c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80064c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064d0:	ee17 2a90 	vmov	r2, s15
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80064d8:	4b13      	ldr	r3, [pc, #76]	; (8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064dc:	0e1b      	lsrs	r3, r3, #24
 80064de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064e2:	ee07 3a90 	vmov	s15, r3
 80064e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80064ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80064f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064fe:	ee17 2a90 	vmov	r2, s15
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006506:	e008      	b.n	800651a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	609a      	str	r2, [r3, #8]
}
 800651a:	bf00      	nop
 800651c:	3724      	adds	r7, #36	; 0x24
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr
 8006526:	bf00      	nop
 8006528:	58024400 	.word	0x58024400
 800652c:	03d09000 	.word	0x03d09000
 8006530:	46000000 	.word	0x46000000
 8006534:	4c742400 	.word	0x4c742400
 8006538:	4a742400 	.word	0x4a742400
 800653c:	4af42400 	.word	0x4af42400

08006540 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800654a:	2300      	movs	r3, #0
 800654c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800654e:	4b53      	ldr	r3, [pc, #332]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006552:	f003 0303 	and.w	r3, r3, #3
 8006556:	2b03      	cmp	r3, #3
 8006558:	d101      	bne.n	800655e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e099      	b.n	8006692 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800655e:	4b4f      	ldr	r3, [pc, #316]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a4e      	ldr	r2, [pc, #312]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006564:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006568:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800656a:	f7fb f96f 	bl	800184c <HAL_GetTick>
 800656e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006570:	e008      	b.n	8006584 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006572:	f7fb f96b 	bl	800184c <HAL_GetTick>
 8006576:	4602      	mov	r2, r0
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	1ad3      	subs	r3, r2, r3
 800657c:	2b02      	cmp	r3, #2
 800657e:	d901      	bls.n	8006584 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006580:	2303      	movs	r3, #3
 8006582:	e086      	b.n	8006692 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006584:	4b45      	ldr	r3, [pc, #276]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1f0      	bne.n	8006572 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006590:	4b42      	ldr	r3, [pc, #264]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006594:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	031b      	lsls	r3, r3, #12
 800659e:	493f      	ldr	r1, [pc, #252]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 80065a0:	4313      	orrs	r3, r2
 80065a2:	628b      	str	r3, [r1, #40]	; 0x28
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	3b01      	subs	r3, #1
 80065aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	3b01      	subs	r3, #1
 80065b4:	025b      	lsls	r3, r3, #9
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	431a      	orrs	r2, r3
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	3b01      	subs	r3, #1
 80065c0:	041b      	lsls	r3, r3, #16
 80065c2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80065c6:	431a      	orrs	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	691b      	ldr	r3, [r3, #16]
 80065cc:	3b01      	subs	r3, #1
 80065ce:	061b      	lsls	r3, r3, #24
 80065d0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80065d4:	4931      	ldr	r1, [pc, #196]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 80065d6:	4313      	orrs	r3, r2
 80065d8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80065da:	4b30      	ldr	r3, [pc, #192]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 80065dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	695b      	ldr	r3, [r3, #20]
 80065e6:	492d      	ldr	r1, [pc, #180]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 80065e8:	4313      	orrs	r3, r2
 80065ea:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80065ec:	4b2b      	ldr	r3, [pc, #172]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 80065ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065f0:	f023 0220 	bic.w	r2, r3, #32
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	699b      	ldr	r3, [r3, #24]
 80065f8:	4928      	ldr	r1, [pc, #160]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 80065fa:	4313      	orrs	r3, r2
 80065fc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80065fe:	4b27      	ldr	r3, [pc, #156]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006602:	4a26      	ldr	r2, [pc, #152]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006604:	f023 0310 	bic.w	r3, r3, #16
 8006608:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800660a:	4b24      	ldr	r3, [pc, #144]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 800660c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800660e:	4b24      	ldr	r3, [pc, #144]	; (80066a0 <RCCEx_PLL2_Config+0x160>)
 8006610:	4013      	ands	r3, r2
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	69d2      	ldr	r2, [r2, #28]
 8006616:	00d2      	lsls	r2, r2, #3
 8006618:	4920      	ldr	r1, [pc, #128]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 800661a:	4313      	orrs	r3, r2
 800661c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800661e:	4b1f      	ldr	r3, [pc, #124]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006622:	4a1e      	ldr	r2, [pc, #120]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006624:	f043 0310 	orr.w	r3, r3, #16
 8006628:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d106      	bne.n	800663e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006630:	4b1a      	ldr	r3, [pc, #104]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006634:	4a19      	ldr	r2, [pc, #100]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006636:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800663a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800663c:	e00f      	b.n	800665e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	2b01      	cmp	r3, #1
 8006642:	d106      	bne.n	8006652 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006644:	4b15      	ldr	r3, [pc, #84]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006648:	4a14      	ldr	r2, [pc, #80]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 800664a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800664e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006650:	e005      	b.n	800665e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006652:	4b12      	ldr	r3, [pc, #72]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006656:	4a11      	ldr	r2, [pc, #68]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006658:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800665c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800665e:	4b0f      	ldr	r3, [pc, #60]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a0e      	ldr	r2, [pc, #56]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006664:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006668:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800666a:	f7fb f8ef 	bl	800184c <HAL_GetTick>
 800666e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006670:	e008      	b.n	8006684 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006672:	f7fb f8eb 	bl	800184c <HAL_GetTick>
 8006676:	4602      	mov	r2, r0
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	1ad3      	subs	r3, r2, r3
 800667c:	2b02      	cmp	r3, #2
 800667e:	d901      	bls.n	8006684 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006680:	2303      	movs	r3, #3
 8006682:	e006      	b.n	8006692 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006684:	4b05      	ldr	r3, [pc, #20]	; (800669c <RCCEx_PLL2_Config+0x15c>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800668c:	2b00      	cmp	r3, #0
 800668e:	d0f0      	beq.n	8006672 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006690:	7bfb      	ldrb	r3, [r7, #15]
}
 8006692:	4618      	mov	r0, r3
 8006694:	3710      	adds	r7, #16
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	58024400 	.word	0x58024400
 80066a0:	ffff0007 	.word	0xffff0007

080066a4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80066ae:	2300      	movs	r3, #0
 80066b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80066b2:	4b53      	ldr	r3, [pc, #332]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 80066b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b6:	f003 0303 	and.w	r3, r3, #3
 80066ba:	2b03      	cmp	r3, #3
 80066bc:	d101      	bne.n	80066c2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	e099      	b.n	80067f6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80066c2:	4b4f      	ldr	r3, [pc, #316]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a4e      	ldr	r2, [pc, #312]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 80066c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066ce:	f7fb f8bd 	bl	800184c <HAL_GetTick>
 80066d2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80066d4:	e008      	b.n	80066e8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80066d6:	f7fb f8b9 	bl	800184c <HAL_GetTick>
 80066da:	4602      	mov	r2, r0
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	1ad3      	subs	r3, r2, r3
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d901      	bls.n	80066e8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80066e4:	2303      	movs	r3, #3
 80066e6:	e086      	b.n	80067f6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80066e8:	4b45      	ldr	r3, [pc, #276]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d1f0      	bne.n	80066d6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80066f4:	4b42      	ldr	r3, [pc, #264]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 80066f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066f8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	051b      	lsls	r3, r3, #20
 8006702:	493f      	ldr	r1, [pc, #252]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 8006704:	4313      	orrs	r3, r2
 8006706:	628b      	str	r3, [r1, #40]	; 0x28
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	3b01      	subs	r3, #1
 800670e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	3b01      	subs	r3, #1
 8006718:	025b      	lsls	r3, r3, #9
 800671a:	b29b      	uxth	r3, r3
 800671c:	431a      	orrs	r2, r3
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	3b01      	subs	r3, #1
 8006724:	041b      	lsls	r3, r3, #16
 8006726:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800672a:	431a      	orrs	r2, r3
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	691b      	ldr	r3, [r3, #16]
 8006730:	3b01      	subs	r3, #1
 8006732:	061b      	lsls	r3, r3, #24
 8006734:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006738:	4931      	ldr	r1, [pc, #196]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 800673a:	4313      	orrs	r3, r2
 800673c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800673e:	4b30      	ldr	r3, [pc, #192]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 8006740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006742:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	695b      	ldr	r3, [r3, #20]
 800674a:	492d      	ldr	r1, [pc, #180]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 800674c:	4313      	orrs	r3, r2
 800674e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006750:	4b2b      	ldr	r3, [pc, #172]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 8006752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006754:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	699b      	ldr	r3, [r3, #24]
 800675c:	4928      	ldr	r1, [pc, #160]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 800675e:	4313      	orrs	r3, r2
 8006760:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006762:	4b27      	ldr	r3, [pc, #156]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 8006764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006766:	4a26      	ldr	r2, [pc, #152]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 8006768:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800676c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800676e:	4b24      	ldr	r3, [pc, #144]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 8006770:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006772:	4b24      	ldr	r3, [pc, #144]	; (8006804 <RCCEx_PLL3_Config+0x160>)
 8006774:	4013      	ands	r3, r2
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	69d2      	ldr	r2, [r2, #28]
 800677a:	00d2      	lsls	r2, r2, #3
 800677c:	4920      	ldr	r1, [pc, #128]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 800677e:	4313      	orrs	r3, r2
 8006780:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006782:	4b1f      	ldr	r3, [pc, #124]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 8006784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006786:	4a1e      	ldr	r2, [pc, #120]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 8006788:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800678c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d106      	bne.n	80067a2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006794:	4b1a      	ldr	r3, [pc, #104]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 8006796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006798:	4a19      	ldr	r2, [pc, #100]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 800679a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800679e:	62d3      	str	r3, [r2, #44]	; 0x2c
 80067a0:	e00f      	b.n	80067c2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d106      	bne.n	80067b6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80067a8:	4b15      	ldr	r3, [pc, #84]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 80067aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ac:	4a14      	ldr	r2, [pc, #80]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 80067ae:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80067b2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80067b4:	e005      	b.n	80067c2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80067b6:	4b12      	ldr	r3, [pc, #72]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 80067b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ba:	4a11      	ldr	r2, [pc, #68]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 80067bc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80067c0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80067c2:	4b0f      	ldr	r3, [pc, #60]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a0e      	ldr	r2, [pc, #56]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 80067c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067ce:	f7fb f83d 	bl	800184c <HAL_GetTick>
 80067d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80067d4:	e008      	b.n	80067e8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80067d6:	f7fb f839 	bl	800184c <HAL_GetTick>
 80067da:	4602      	mov	r2, r0
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	d901      	bls.n	80067e8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	e006      	b.n	80067f6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80067e8:	4b05      	ldr	r3, [pc, #20]	; (8006800 <RCCEx_PLL3_Config+0x15c>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d0f0      	beq.n	80067d6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80067f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop
 8006800:	58024400 	.word	0x58024400
 8006804:	ffff0007 	.word	0xffff0007

08006808 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b082      	sub	sp, #8
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d101      	bne.n	800681a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	e049      	b.n	80068ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006820:	b2db      	uxtb	r3, r3
 8006822:	2b00      	cmp	r3, #0
 8006824:	d106      	bne.n	8006834 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f7fa fd0a 	bl	8001248 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2202      	movs	r2, #2
 8006838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	3304      	adds	r3, #4
 8006844:	4619      	mov	r1, r3
 8006846:	4610      	mov	r0, r2
 8006848:	f000 fc68 	bl	800711c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068ac:	2300      	movs	r3, #0
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3708      	adds	r7, #8
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}
	...

080068b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b085      	sub	sp, #20
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d001      	beq.n	80068d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e05e      	b.n	800698e <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2202      	movs	r2, #2
 80068d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68da      	ldr	r2, [r3, #12]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f042 0201 	orr.w	r2, r2, #1
 80068e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a2b      	ldr	r2, [pc, #172]	; (800699c <HAL_TIM_Base_Start_IT+0xe4>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d02c      	beq.n	800694c <HAL_TIM_Base_Start_IT+0x94>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068fa:	d027      	beq.n	800694c <HAL_TIM_Base_Start_IT+0x94>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a27      	ldr	r2, [pc, #156]	; (80069a0 <HAL_TIM_Base_Start_IT+0xe8>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d022      	beq.n	800694c <HAL_TIM_Base_Start_IT+0x94>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a26      	ldr	r2, [pc, #152]	; (80069a4 <HAL_TIM_Base_Start_IT+0xec>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d01d      	beq.n	800694c <HAL_TIM_Base_Start_IT+0x94>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a24      	ldr	r2, [pc, #144]	; (80069a8 <HAL_TIM_Base_Start_IT+0xf0>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d018      	beq.n	800694c <HAL_TIM_Base_Start_IT+0x94>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a23      	ldr	r2, [pc, #140]	; (80069ac <HAL_TIM_Base_Start_IT+0xf4>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d013      	beq.n	800694c <HAL_TIM_Base_Start_IT+0x94>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a21      	ldr	r2, [pc, #132]	; (80069b0 <HAL_TIM_Base_Start_IT+0xf8>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d00e      	beq.n	800694c <HAL_TIM_Base_Start_IT+0x94>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a20      	ldr	r2, [pc, #128]	; (80069b4 <HAL_TIM_Base_Start_IT+0xfc>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d009      	beq.n	800694c <HAL_TIM_Base_Start_IT+0x94>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a1e      	ldr	r2, [pc, #120]	; (80069b8 <HAL_TIM_Base_Start_IT+0x100>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d004      	beq.n	800694c <HAL_TIM_Base_Start_IT+0x94>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a1d      	ldr	r2, [pc, #116]	; (80069bc <HAL_TIM_Base_Start_IT+0x104>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d115      	bne.n	8006978 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	689a      	ldr	r2, [r3, #8]
 8006952:	4b1b      	ldr	r3, [pc, #108]	; (80069c0 <HAL_TIM_Base_Start_IT+0x108>)
 8006954:	4013      	ands	r3, r2
 8006956:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2b06      	cmp	r3, #6
 800695c:	d015      	beq.n	800698a <HAL_TIM_Base_Start_IT+0xd2>
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006964:	d011      	beq.n	800698a <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f042 0201 	orr.w	r2, r2, #1
 8006974:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006976:	e008      	b.n	800698a <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f042 0201 	orr.w	r2, r2, #1
 8006986:	601a      	str	r2, [r3, #0]
 8006988:	e000      	b.n	800698c <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800698a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800698c:	2300      	movs	r3, #0
}
 800698e:	4618      	mov	r0, r3
 8006990:	3714      	adds	r7, #20
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr
 800699a:	bf00      	nop
 800699c:	40010000 	.word	0x40010000
 80069a0:	40000400 	.word	0x40000400
 80069a4:	40000800 	.word	0x40000800
 80069a8:	40000c00 	.word	0x40000c00
 80069ac:	40010400 	.word	0x40010400
 80069b0:	40001800 	.word	0x40001800
 80069b4:	40014000 	.word	0x40014000
 80069b8:	4000e000 	.word	0x4000e000
 80069bc:	4000e400 	.word	0x4000e400
 80069c0:	00010007 	.word	0x00010007

080069c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b082      	sub	sp, #8
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d101      	bne.n	80069d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	e049      	b.n	8006a6a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d106      	bne.n	80069f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2200      	movs	r2, #0
 80069e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 f841 	bl	8006a72 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2202      	movs	r2, #2
 80069f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	3304      	adds	r3, #4
 8006a00:	4619      	mov	r1, r3
 8006a02:	4610      	mov	r0, r2
 8006a04:	f000 fb8a 	bl	800711c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a68:	2300      	movs	r3, #0
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3708      	adds	r7, #8
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}

08006a72 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006a72:	b480      	push	{r7}
 8006a74:	b083      	sub	sp, #12
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a7a:	bf00      	nop
 8006a7c:	370c      	adds	r7, #12
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr

08006a86 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a86:	b580      	push	{r7, lr}
 8006a88:	b082      	sub	sp, #8
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	f003 0302 	and.w	r3, r3, #2
 8006a98:	2b02      	cmp	r3, #2
 8006a9a:	d122      	bne.n	8006ae2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	f003 0302 	and.w	r3, r3, #2
 8006aa6:	2b02      	cmp	r3, #2
 8006aa8:	d11b      	bne.n	8006ae2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f06f 0202 	mvn.w	r2, #2
 8006ab2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	699b      	ldr	r3, [r3, #24]
 8006ac0:	f003 0303 	and.w	r3, r3, #3
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d003      	beq.n	8006ad0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f000 fb09 	bl	80070e0 <HAL_TIM_IC_CaptureCallback>
 8006ace:	e005      	b.n	8006adc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f000 fafb 	bl	80070cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f000 fb0c 	bl	80070f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	691b      	ldr	r3, [r3, #16]
 8006ae8:	f003 0304 	and.w	r3, r3, #4
 8006aec:	2b04      	cmp	r3, #4
 8006aee:	d122      	bne.n	8006b36 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	f003 0304 	and.w	r3, r3, #4
 8006afa:	2b04      	cmp	r3, #4
 8006afc:	d11b      	bne.n	8006b36 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f06f 0204 	mvn.w	r2, #4
 8006b06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2202      	movs	r2, #2
 8006b0c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	699b      	ldr	r3, [r3, #24]
 8006b14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d003      	beq.n	8006b24 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 fadf 	bl	80070e0 <HAL_TIM_IC_CaptureCallback>
 8006b22:	e005      	b.n	8006b30 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 fad1 	bl	80070cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 fae2 	bl	80070f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	691b      	ldr	r3, [r3, #16]
 8006b3c:	f003 0308 	and.w	r3, r3, #8
 8006b40:	2b08      	cmp	r3, #8
 8006b42:	d122      	bne.n	8006b8a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68db      	ldr	r3, [r3, #12]
 8006b4a:	f003 0308 	and.w	r3, r3, #8
 8006b4e:	2b08      	cmp	r3, #8
 8006b50:	d11b      	bne.n	8006b8a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f06f 0208 	mvn.w	r2, #8
 8006b5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2204      	movs	r2, #4
 8006b60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	69db      	ldr	r3, [r3, #28]
 8006b68:	f003 0303 	and.w	r3, r3, #3
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d003      	beq.n	8006b78 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 fab5 	bl	80070e0 <HAL_TIM_IC_CaptureCallback>
 8006b76:	e005      	b.n	8006b84 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 faa7 	bl	80070cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 fab8 	bl	80070f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	f003 0310 	and.w	r3, r3, #16
 8006b94:	2b10      	cmp	r3, #16
 8006b96:	d122      	bne.n	8006bde <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	f003 0310 	and.w	r3, r3, #16
 8006ba2:	2b10      	cmp	r3, #16
 8006ba4:	d11b      	bne.n	8006bde <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f06f 0210 	mvn.w	r2, #16
 8006bae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2208      	movs	r2, #8
 8006bb4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	69db      	ldr	r3, [r3, #28]
 8006bbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d003      	beq.n	8006bcc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f000 fa8b 	bl	80070e0 <HAL_TIM_IC_CaptureCallback>
 8006bca:	e005      	b.n	8006bd8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f000 fa7d 	bl	80070cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f000 fa8e 	bl	80070f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	691b      	ldr	r3, [r3, #16]
 8006be4:	f003 0301 	and.w	r3, r3, #1
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d10e      	bne.n	8006c0a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d107      	bne.n	8006c0a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f06f 0201 	mvn.w	r2, #1
 8006c02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f7fa f95b 	bl	8000ec0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c14:	2b80      	cmp	r3, #128	; 0x80
 8006c16:	d10e      	bne.n	8006c36 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68db      	ldr	r3, [r3, #12]
 8006c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c22:	2b80      	cmp	r3, #128	; 0x80
 8006c24:	d107      	bne.n	8006c36 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f000 ffa9 	bl	8007b88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	691b      	ldr	r3, [r3, #16]
 8006c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c44:	d10e      	bne.n	8006c64 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c50:	2b80      	cmp	r3, #128	; 0x80
 8006c52:	d107      	bne.n	8006c64 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 ff9c 	bl	8007b9c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c6e:	2b40      	cmp	r3, #64	; 0x40
 8006c70:	d10e      	bne.n	8006c90 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c7c:	2b40      	cmp	r3, #64	; 0x40
 8006c7e:	d107      	bne.n	8006c90 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f000 fa3c 	bl	8007108 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	691b      	ldr	r3, [r3, #16]
 8006c96:	f003 0320 	and.w	r3, r3, #32
 8006c9a:	2b20      	cmp	r3, #32
 8006c9c:	d10e      	bne.n	8006cbc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	68db      	ldr	r3, [r3, #12]
 8006ca4:	f003 0320 	and.w	r3, r3, #32
 8006ca8:	2b20      	cmp	r3, #32
 8006caa:	d107      	bne.n	8006cbc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f06f 0220 	mvn.w	r2, #32
 8006cb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f000 ff5c 	bl	8007b74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006cbc:	bf00      	nop
 8006cbe:	3708      	adds	r7, #8
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}

08006cc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	d101      	bne.n	8006cde <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006cda:	2302      	movs	r3, #2
 8006cdc:	e0fd      	b.n	8006eda <HAL_TIM_PWM_ConfigChannel+0x216>
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b14      	cmp	r3, #20
 8006cea:	f200 80f0 	bhi.w	8006ece <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006cee:	a201      	add	r2, pc, #4	; (adr r2, 8006cf4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf4:	08006d49 	.word	0x08006d49
 8006cf8:	08006ecf 	.word	0x08006ecf
 8006cfc:	08006ecf 	.word	0x08006ecf
 8006d00:	08006ecf 	.word	0x08006ecf
 8006d04:	08006d89 	.word	0x08006d89
 8006d08:	08006ecf 	.word	0x08006ecf
 8006d0c:	08006ecf 	.word	0x08006ecf
 8006d10:	08006ecf 	.word	0x08006ecf
 8006d14:	08006dcb 	.word	0x08006dcb
 8006d18:	08006ecf 	.word	0x08006ecf
 8006d1c:	08006ecf 	.word	0x08006ecf
 8006d20:	08006ecf 	.word	0x08006ecf
 8006d24:	08006e0b 	.word	0x08006e0b
 8006d28:	08006ecf 	.word	0x08006ecf
 8006d2c:	08006ecf 	.word	0x08006ecf
 8006d30:	08006ecf 	.word	0x08006ecf
 8006d34:	08006e4d 	.word	0x08006e4d
 8006d38:	08006ecf 	.word	0x08006ecf
 8006d3c:	08006ecf 	.word	0x08006ecf
 8006d40:	08006ecf 	.word	0x08006ecf
 8006d44:	08006e8d 	.word	0x08006e8d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	68b9      	ldr	r1, [r7, #8]
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f000 fa8a 	bl	8007268 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	699a      	ldr	r2, [r3, #24]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f042 0208 	orr.w	r2, r2, #8
 8006d62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	699a      	ldr	r2, [r3, #24]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f022 0204 	bic.w	r2, r2, #4
 8006d72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	6999      	ldr	r1, [r3, #24]
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	691a      	ldr	r2, [r3, #16]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	430a      	orrs	r2, r1
 8006d84:	619a      	str	r2, [r3, #24]
      break;
 8006d86:	e0a3      	b.n	8006ed0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	68b9      	ldr	r1, [r7, #8]
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f000 fafa 	bl	8007388 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	699a      	ldr	r2, [r3, #24]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006da2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	699a      	ldr	r2, [r3, #24]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006db2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	6999      	ldr	r1, [r3, #24]
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	021a      	lsls	r2, r3, #8
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	619a      	str	r2, [r3, #24]
      break;
 8006dc8:	e082      	b.n	8006ed0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	68b9      	ldr	r1, [r7, #8]
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f000 fb63 	bl	800749c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	69da      	ldr	r2, [r3, #28]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f042 0208 	orr.w	r2, r2, #8
 8006de4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	69da      	ldr	r2, [r3, #28]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f022 0204 	bic.w	r2, r2, #4
 8006df4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	69d9      	ldr	r1, [r3, #28]
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	691a      	ldr	r2, [r3, #16]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	430a      	orrs	r2, r1
 8006e06:	61da      	str	r2, [r3, #28]
      break;
 8006e08:	e062      	b.n	8006ed0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	68b9      	ldr	r1, [r7, #8]
 8006e10:	4618      	mov	r0, r3
 8006e12:	f000 fbc9 	bl	80075a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	69da      	ldr	r2, [r3, #28]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	69da      	ldr	r2, [r3, #28]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	69d9      	ldr	r1, [r3, #28]
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	691b      	ldr	r3, [r3, #16]
 8006e40:	021a      	lsls	r2, r3, #8
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	430a      	orrs	r2, r1
 8006e48:	61da      	str	r2, [r3, #28]
      break;
 8006e4a:	e041      	b.n	8006ed0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68b9      	ldr	r1, [r7, #8]
 8006e52:	4618      	mov	r0, r3
 8006e54:	f000 fc10 	bl	8007678 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f042 0208 	orr.w	r2, r2, #8
 8006e66:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f022 0204 	bic.w	r2, r2, #4
 8006e76:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	691a      	ldr	r2, [r3, #16]
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	430a      	orrs	r2, r1
 8006e88:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006e8a:	e021      	b.n	8006ed0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	68b9      	ldr	r1, [r7, #8]
 8006e92:	4618      	mov	r0, r3
 8006e94:	f000 fc52 	bl	800773c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ea6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006eb6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	021a      	lsls	r2, r3, #8
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	430a      	orrs	r2, r1
 8006eca:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006ecc:	e000      	b.n	8006ed0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006ece:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3710      	adds	r7, #16
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
 8006ee2:	bf00      	nop

08006ee4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d101      	bne.n	8006efc <HAL_TIM_ConfigClockSource+0x18>
 8006ef8:	2302      	movs	r3, #2
 8006efa:	e0db      	b.n	80070b4 <HAL_TIM_ConfigClockSource+0x1d0>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2202      	movs	r2, #2
 8006f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f14:	68fa      	ldr	r2, [r7, #12]
 8006f16:	4b69      	ldr	r3, [pc, #420]	; (80070bc <HAL_TIM_ConfigClockSource+0x1d8>)
 8006f18:	4013      	ands	r3, r2
 8006f1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f22:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	68fa      	ldr	r2, [r7, #12]
 8006f2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a63      	ldr	r2, [pc, #396]	; (80070c0 <HAL_TIM_ConfigClockSource+0x1dc>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	f000 80a9 	beq.w	800708a <HAL_TIM_ConfigClockSource+0x1a6>
 8006f38:	4a61      	ldr	r2, [pc, #388]	; (80070c0 <HAL_TIM_ConfigClockSource+0x1dc>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	f200 80ae 	bhi.w	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006f40:	4a60      	ldr	r2, [pc, #384]	; (80070c4 <HAL_TIM_ConfigClockSource+0x1e0>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	f000 80a1 	beq.w	800708a <HAL_TIM_ConfigClockSource+0x1a6>
 8006f48:	4a5e      	ldr	r2, [pc, #376]	; (80070c4 <HAL_TIM_ConfigClockSource+0x1e0>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	f200 80a6 	bhi.w	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006f50:	4a5d      	ldr	r2, [pc, #372]	; (80070c8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	f000 8099 	beq.w	800708a <HAL_TIM_ConfigClockSource+0x1a6>
 8006f58:	4a5b      	ldr	r2, [pc, #364]	; (80070c8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	f200 809e 	bhi.w	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006f60:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006f64:	f000 8091 	beq.w	800708a <HAL_TIM_ConfigClockSource+0x1a6>
 8006f68:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006f6c:	f200 8096 	bhi.w	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006f70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f74:	f000 8089 	beq.w	800708a <HAL_TIM_ConfigClockSource+0x1a6>
 8006f78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f7c:	f200 808e 	bhi.w	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006f80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f84:	d03e      	beq.n	8007004 <HAL_TIM_ConfigClockSource+0x120>
 8006f86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f8a:	f200 8087 	bhi.w	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006f8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f92:	f000 8085 	beq.w	80070a0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f9a:	d87f      	bhi.n	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006f9c:	2b70      	cmp	r3, #112	; 0x70
 8006f9e:	d01a      	beq.n	8006fd6 <HAL_TIM_ConfigClockSource+0xf2>
 8006fa0:	2b70      	cmp	r3, #112	; 0x70
 8006fa2:	d87b      	bhi.n	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006fa4:	2b60      	cmp	r3, #96	; 0x60
 8006fa6:	d050      	beq.n	800704a <HAL_TIM_ConfigClockSource+0x166>
 8006fa8:	2b60      	cmp	r3, #96	; 0x60
 8006faa:	d877      	bhi.n	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006fac:	2b50      	cmp	r3, #80	; 0x50
 8006fae:	d03c      	beq.n	800702a <HAL_TIM_ConfigClockSource+0x146>
 8006fb0:	2b50      	cmp	r3, #80	; 0x50
 8006fb2:	d873      	bhi.n	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006fb4:	2b40      	cmp	r3, #64	; 0x40
 8006fb6:	d058      	beq.n	800706a <HAL_TIM_ConfigClockSource+0x186>
 8006fb8:	2b40      	cmp	r3, #64	; 0x40
 8006fba:	d86f      	bhi.n	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006fbc:	2b30      	cmp	r3, #48	; 0x30
 8006fbe:	d064      	beq.n	800708a <HAL_TIM_ConfigClockSource+0x1a6>
 8006fc0:	2b30      	cmp	r3, #48	; 0x30
 8006fc2:	d86b      	bhi.n	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006fc4:	2b20      	cmp	r3, #32
 8006fc6:	d060      	beq.n	800708a <HAL_TIM_ConfigClockSource+0x1a6>
 8006fc8:	2b20      	cmp	r3, #32
 8006fca:	d867      	bhi.n	800709c <HAL_TIM_ConfigClockSource+0x1b8>
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d05c      	beq.n	800708a <HAL_TIM_ConfigClockSource+0x1a6>
 8006fd0:	2b10      	cmp	r3, #16
 8006fd2:	d05a      	beq.n	800708a <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006fd4:	e062      	b.n	800709c <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6818      	ldr	r0, [r3, #0]
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	6899      	ldr	r1, [r3, #8]
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	685a      	ldr	r2, [r3, #4]
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	f000 fc8b 	bl	8007900 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006ff8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	609a      	str	r2, [r3, #8]
      break;
 8007002:	e04e      	b.n	80070a2 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6818      	ldr	r0, [r3, #0]
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	6899      	ldr	r1, [r3, #8]
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	685a      	ldr	r2, [r3, #4]
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	f000 fc74 	bl	8007900 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	689a      	ldr	r2, [r3, #8]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007026:	609a      	str	r2, [r3, #8]
      break;
 8007028:	e03b      	b.n	80070a2 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6818      	ldr	r0, [r3, #0]
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	6859      	ldr	r1, [r3, #4]
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	461a      	mov	r2, r3
 8007038:	f000 fbe4 	bl	8007804 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2150      	movs	r1, #80	; 0x50
 8007042:	4618      	mov	r0, r3
 8007044:	f000 fc3e 	bl	80078c4 <TIM_ITRx_SetConfig>
      break;
 8007048:	e02b      	b.n	80070a2 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6818      	ldr	r0, [r3, #0]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	6859      	ldr	r1, [r3, #4]
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	68db      	ldr	r3, [r3, #12]
 8007056:	461a      	mov	r2, r3
 8007058:	f000 fc03 	bl	8007862 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2160      	movs	r1, #96	; 0x60
 8007062:	4618      	mov	r0, r3
 8007064:	f000 fc2e 	bl	80078c4 <TIM_ITRx_SetConfig>
      break;
 8007068:	e01b      	b.n	80070a2 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6818      	ldr	r0, [r3, #0]
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	6859      	ldr	r1, [r3, #4]
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	461a      	mov	r2, r3
 8007078:	f000 fbc4 	bl	8007804 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2140      	movs	r1, #64	; 0x40
 8007082:	4618      	mov	r0, r3
 8007084:	f000 fc1e 	bl	80078c4 <TIM_ITRx_SetConfig>
      break;
 8007088:	e00b      	b.n	80070a2 <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4619      	mov	r1, r3
 8007094:	4610      	mov	r0, r2
 8007096:	f000 fc15 	bl	80078c4 <TIM_ITRx_SetConfig>
        break;
 800709a:	e002      	b.n	80070a2 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800709c:	bf00      	nop
 800709e:	e000      	b.n	80070a2 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 80070a0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2201      	movs	r2, #1
 80070a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2200      	movs	r2, #0
 80070ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070b2:	2300      	movs	r3, #0
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3710      	adds	r7, #16
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	ffceff88 	.word	0xffceff88
 80070c0:	00100040 	.word	0x00100040
 80070c4:	00100030 	.word	0x00100030
 80070c8:	00100020 	.word	0x00100020

080070cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b083      	sub	sp, #12
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80070d4:	bf00      	nop
 80070d6:	370c      	adds	r7, #12
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr

080070e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b083      	sub	sp, #12
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80070e8:	bf00      	nop
 80070ea:	370c      	adds	r7, #12
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr

080070f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007108:	b480      	push	{r7}
 800710a:	b083      	sub	sp, #12
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007110:	bf00      	nop
 8007112:	370c      	adds	r7, #12
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800711c:	b480      	push	{r7}
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	4a44      	ldr	r2, [pc, #272]	; (8007240 <TIM_Base_SetConfig+0x124>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d013      	beq.n	800715c <TIM_Base_SetConfig+0x40>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800713a:	d00f      	beq.n	800715c <TIM_Base_SetConfig+0x40>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	4a41      	ldr	r2, [pc, #260]	; (8007244 <TIM_Base_SetConfig+0x128>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d00b      	beq.n	800715c <TIM_Base_SetConfig+0x40>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	4a40      	ldr	r2, [pc, #256]	; (8007248 <TIM_Base_SetConfig+0x12c>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d007      	beq.n	800715c <TIM_Base_SetConfig+0x40>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a3f      	ldr	r2, [pc, #252]	; (800724c <TIM_Base_SetConfig+0x130>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d003      	beq.n	800715c <TIM_Base_SetConfig+0x40>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	4a3e      	ldr	r2, [pc, #248]	; (8007250 <TIM_Base_SetConfig+0x134>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d108      	bne.n	800716e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007162:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	68fa      	ldr	r2, [r7, #12]
 800716a:	4313      	orrs	r3, r2
 800716c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a33      	ldr	r2, [pc, #204]	; (8007240 <TIM_Base_SetConfig+0x124>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d027      	beq.n	80071c6 <TIM_Base_SetConfig+0xaa>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800717c:	d023      	beq.n	80071c6 <TIM_Base_SetConfig+0xaa>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a30      	ldr	r2, [pc, #192]	; (8007244 <TIM_Base_SetConfig+0x128>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d01f      	beq.n	80071c6 <TIM_Base_SetConfig+0xaa>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a2f      	ldr	r2, [pc, #188]	; (8007248 <TIM_Base_SetConfig+0x12c>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d01b      	beq.n	80071c6 <TIM_Base_SetConfig+0xaa>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	4a2e      	ldr	r2, [pc, #184]	; (800724c <TIM_Base_SetConfig+0x130>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d017      	beq.n	80071c6 <TIM_Base_SetConfig+0xaa>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4a2d      	ldr	r2, [pc, #180]	; (8007250 <TIM_Base_SetConfig+0x134>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d013      	beq.n	80071c6 <TIM_Base_SetConfig+0xaa>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	4a2c      	ldr	r2, [pc, #176]	; (8007254 <TIM_Base_SetConfig+0x138>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d00f      	beq.n	80071c6 <TIM_Base_SetConfig+0xaa>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	4a2b      	ldr	r2, [pc, #172]	; (8007258 <TIM_Base_SetConfig+0x13c>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d00b      	beq.n	80071c6 <TIM_Base_SetConfig+0xaa>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	4a2a      	ldr	r2, [pc, #168]	; (800725c <TIM_Base_SetConfig+0x140>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d007      	beq.n	80071c6 <TIM_Base_SetConfig+0xaa>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	4a29      	ldr	r2, [pc, #164]	; (8007260 <TIM_Base_SetConfig+0x144>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d003      	beq.n	80071c6 <TIM_Base_SetConfig+0xaa>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a28      	ldr	r2, [pc, #160]	; (8007264 <TIM_Base_SetConfig+0x148>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d108      	bne.n	80071d8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	68db      	ldr	r3, [r3, #12]
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	68fa      	ldr	r2, [r7, #12]
 80071ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	689a      	ldr	r2, [r3, #8]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a10      	ldr	r2, [pc, #64]	; (8007240 <TIM_Base_SetConfig+0x124>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d00f      	beq.n	8007224 <TIM_Base_SetConfig+0x108>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4a12      	ldr	r2, [pc, #72]	; (8007250 <TIM_Base_SetConfig+0x134>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d00b      	beq.n	8007224 <TIM_Base_SetConfig+0x108>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	4a11      	ldr	r2, [pc, #68]	; (8007254 <TIM_Base_SetConfig+0x138>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d007      	beq.n	8007224 <TIM_Base_SetConfig+0x108>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	4a10      	ldr	r2, [pc, #64]	; (8007258 <TIM_Base_SetConfig+0x13c>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d003      	beq.n	8007224 <TIM_Base_SetConfig+0x108>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	4a0f      	ldr	r2, [pc, #60]	; (800725c <TIM_Base_SetConfig+0x140>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d103      	bne.n	800722c <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	691a      	ldr	r2, [r3, #16]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	615a      	str	r2, [r3, #20]
}
 8007232:	bf00      	nop
 8007234:	3714      	adds	r7, #20
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop
 8007240:	40010000 	.word	0x40010000
 8007244:	40000400 	.word	0x40000400
 8007248:	40000800 	.word	0x40000800
 800724c:	40000c00 	.word	0x40000c00
 8007250:	40010400 	.word	0x40010400
 8007254:	40014000 	.word	0x40014000
 8007258:	40014400 	.word	0x40014400
 800725c:	40014800 	.word	0x40014800
 8007260:	4000e000 	.word	0x4000e000
 8007264:	4000e400 	.word	0x4000e400

08007268 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007268:	b480      	push	{r7}
 800726a:	b087      	sub	sp, #28
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
 8007270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6a1b      	ldr	r3, [r3, #32]
 8007276:	f023 0201 	bic.w	r2, r3, #1
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6a1b      	ldr	r3, [r3, #32]
 8007282:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	699b      	ldr	r3, [r3, #24]
 800728e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007290:	68fa      	ldr	r2, [r7, #12]
 8007292:	4b37      	ldr	r3, [pc, #220]	; (8007370 <TIM_OC1_SetConfig+0x108>)
 8007294:	4013      	ands	r3, r2
 8007296:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f023 0303 	bic.w	r3, r3, #3
 800729e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	68fa      	ldr	r2, [r7, #12]
 80072a6:	4313      	orrs	r3, r2
 80072a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f023 0302 	bic.w	r3, r3, #2
 80072b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	697a      	ldr	r2, [r7, #20]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	4a2d      	ldr	r2, [pc, #180]	; (8007374 <TIM_OC1_SetConfig+0x10c>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d00f      	beq.n	80072e4 <TIM_OC1_SetConfig+0x7c>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	4a2c      	ldr	r2, [pc, #176]	; (8007378 <TIM_OC1_SetConfig+0x110>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d00b      	beq.n	80072e4 <TIM_OC1_SetConfig+0x7c>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4a2b      	ldr	r2, [pc, #172]	; (800737c <TIM_OC1_SetConfig+0x114>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d007      	beq.n	80072e4 <TIM_OC1_SetConfig+0x7c>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	4a2a      	ldr	r2, [pc, #168]	; (8007380 <TIM_OC1_SetConfig+0x118>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d003      	beq.n	80072e4 <TIM_OC1_SetConfig+0x7c>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	4a29      	ldr	r2, [pc, #164]	; (8007384 <TIM_OC1_SetConfig+0x11c>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d10c      	bne.n	80072fe <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	f023 0308 	bic.w	r3, r3, #8
 80072ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	697a      	ldr	r2, [r7, #20]
 80072f2:	4313      	orrs	r3, r2
 80072f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	f023 0304 	bic.w	r3, r3, #4
 80072fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	4a1c      	ldr	r2, [pc, #112]	; (8007374 <TIM_OC1_SetConfig+0x10c>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d00f      	beq.n	8007326 <TIM_OC1_SetConfig+0xbe>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4a1b      	ldr	r2, [pc, #108]	; (8007378 <TIM_OC1_SetConfig+0x110>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d00b      	beq.n	8007326 <TIM_OC1_SetConfig+0xbe>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a1a      	ldr	r2, [pc, #104]	; (800737c <TIM_OC1_SetConfig+0x114>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d007      	beq.n	8007326 <TIM_OC1_SetConfig+0xbe>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4a19      	ldr	r2, [pc, #100]	; (8007380 <TIM_OC1_SetConfig+0x118>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d003      	beq.n	8007326 <TIM_OC1_SetConfig+0xbe>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	4a18      	ldr	r2, [pc, #96]	; (8007384 <TIM_OC1_SetConfig+0x11c>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d111      	bne.n	800734a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800732c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007334:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	695b      	ldr	r3, [r3, #20]
 800733a:	693a      	ldr	r2, [r7, #16]
 800733c:	4313      	orrs	r3, r2
 800733e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	699b      	ldr	r3, [r3, #24]
 8007344:	693a      	ldr	r2, [r7, #16]
 8007346:	4313      	orrs	r3, r2
 8007348:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	693a      	ldr	r2, [r7, #16]
 800734e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	68fa      	ldr	r2, [r7, #12]
 8007354:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	685a      	ldr	r2, [r3, #4]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	697a      	ldr	r2, [r7, #20]
 8007362:	621a      	str	r2, [r3, #32]
}
 8007364:	bf00      	nop
 8007366:	371c      	adds	r7, #28
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr
 8007370:	fffeff8f 	.word	0xfffeff8f
 8007374:	40010000 	.word	0x40010000
 8007378:	40010400 	.word	0x40010400
 800737c:	40014000 	.word	0x40014000
 8007380:	40014400 	.word	0x40014400
 8007384:	40014800 	.word	0x40014800

08007388 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007388:	b480      	push	{r7}
 800738a:	b087      	sub	sp, #28
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a1b      	ldr	r3, [r3, #32]
 8007396:	f023 0210 	bic.w	r2, r3, #16
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	699b      	ldr	r3, [r3, #24]
 80073ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80073b0:	68fa      	ldr	r2, [r7, #12]
 80073b2:	4b34      	ldr	r3, [pc, #208]	; (8007484 <TIM_OC2_SetConfig+0xfc>)
 80073b4:	4013      	ands	r3, r2
 80073b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	021b      	lsls	r3, r3, #8
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	4313      	orrs	r3, r2
 80073ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	f023 0320 	bic.w	r3, r3, #32
 80073d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	011b      	lsls	r3, r3, #4
 80073da:	697a      	ldr	r2, [r7, #20]
 80073dc:	4313      	orrs	r3, r2
 80073de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	4a29      	ldr	r2, [pc, #164]	; (8007488 <TIM_OC2_SetConfig+0x100>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d003      	beq.n	80073f0 <TIM_OC2_SetConfig+0x68>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4a28      	ldr	r2, [pc, #160]	; (800748c <TIM_OC2_SetConfig+0x104>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d10d      	bne.n	800740c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80073f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	011b      	lsls	r3, r3, #4
 80073fe:	697a      	ldr	r2, [r7, #20]
 8007400:	4313      	orrs	r3, r2
 8007402:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800740a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4a1e      	ldr	r2, [pc, #120]	; (8007488 <TIM_OC2_SetConfig+0x100>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d00f      	beq.n	8007434 <TIM_OC2_SetConfig+0xac>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	4a1d      	ldr	r2, [pc, #116]	; (800748c <TIM_OC2_SetConfig+0x104>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d00b      	beq.n	8007434 <TIM_OC2_SetConfig+0xac>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	4a1c      	ldr	r2, [pc, #112]	; (8007490 <TIM_OC2_SetConfig+0x108>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d007      	beq.n	8007434 <TIM_OC2_SetConfig+0xac>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a1b      	ldr	r2, [pc, #108]	; (8007494 <TIM_OC2_SetConfig+0x10c>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d003      	beq.n	8007434 <TIM_OC2_SetConfig+0xac>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	4a1a      	ldr	r2, [pc, #104]	; (8007498 <TIM_OC2_SetConfig+0x110>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d113      	bne.n	800745c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800743a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007442:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	695b      	ldr	r3, [r3, #20]
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	4313      	orrs	r3, r2
 800744e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	699b      	ldr	r3, [r3, #24]
 8007454:	009b      	lsls	r3, r3, #2
 8007456:	693a      	ldr	r2, [r7, #16]
 8007458:	4313      	orrs	r3, r2
 800745a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	693a      	ldr	r2, [r7, #16]
 8007460:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	68fa      	ldr	r2, [r7, #12]
 8007466:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	685a      	ldr	r2, [r3, #4]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	697a      	ldr	r2, [r7, #20]
 8007474:	621a      	str	r2, [r3, #32]
}
 8007476:	bf00      	nop
 8007478:	371c      	adds	r7, #28
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	feff8fff 	.word	0xfeff8fff
 8007488:	40010000 	.word	0x40010000
 800748c:	40010400 	.word	0x40010400
 8007490:	40014000 	.word	0x40014000
 8007494:	40014400 	.word	0x40014400
 8007498:	40014800 	.word	0x40014800

0800749c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800749c:	b480      	push	{r7}
 800749e:	b087      	sub	sp, #28
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a1b      	ldr	r3, [r3, #32]
 80074aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a1b      	ldr	r3, [r3, #32]
 80074b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	69db      	ldr	r3, [r3, #28]
 80074c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f023 0303 	bic.w	r3, r3, #3
 80074d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	4313      	orrs	r3, r2
 80074dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80074e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	021b      	lsls	r3, r3, #8
 80074ec:	697a      	ldr	r2, [r7, #20]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a27      	ldr	r2, [pc, #156]	; (8007594 <TIM_OC3_SetConfig+0xf8>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d003      	beq.n	8007502 <TIM_OC3_SetConfig+0x66>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a26      	ldr	r2, [pc, #152]	; (8007598 <TIM_OC3_SetConfig+0xfc>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d10d      	bne.n	800751e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007508:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	021b      	lsls	r3, r3, #8
 8007510:	697a      	ldr	r2, [r7, #20]
 8007512:	4313      	orrs	r3, r2
 8007514:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800751c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a1c      	ldr	r2, [pc, #112]	; (8007594 <TIM_OC3_SetConfig+0xf8>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d00f      	beq.n	8007546 <TIM_OC3_SetConfig+0xaa>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a1b      	ldr	r2, [pc, #108]	; (8007598 <TIM_OC3_SetConfig+0xfc>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d00b      	beq.n	8007546 <TIM_OC3_SetConfig+0xaa>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a1a      	ldr	r2, [pc, #104]	; (800759c <TIM_OC3_SetConfig+0x100>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d007      	beq.n	8007546 <TIM_OC3_SetConfig+0xaa>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a19      	ldr	r2, [pc, #100]	; (80075a0 <TIM_OC3_SetConfig+0x104>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d003      	beq.n	8007546 <TIM_OC3_SetConfig+0xaa>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4a18      	ldr	r2, [pc, #96]	; (80075a4 <TIM_OC3_SetConfig+0x108>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d113      	bne.n	800756e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800754c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007554:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	011b      	lsls	r3, r3, #4
 800755c:	693a      	ldr	r2, [r7, #16]
 800755e:	4313      	orrs	r3, r2
 8007560:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	699b      	ldr	r3, [r3, #24]
 8007566:	011b      	lsls	r3, r3, #4
 8007568:	693a      	ldr	r2, [r7, #16]
 800756a:	4313      	orrs	r3, r2
 800756c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	693a      	ldr	r2, [r7, #16]
 8007572:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	685a      	ldr	r2, [r3, #4]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	697a      	ldr	r2, [r7, #20]
 8007586:	621a      	str	r2, [r3, #32]
}
 8007588:	bf00      	nop
 800758a:	371c      	adds	r7, #28
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr
 8007594:	40010000 	.word	0x40010000
 8007598:	40010400 	.word	0x40010400
 800759c:	40014000 	.word	0x40014000
 80075a0:	40014400 	.word	0x40014400
 80075a4:	40014800 	.word	0x40014800

080075a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b087      	sub	sp, #28
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a1b      	ldr	r3, [r3, #32]
 80075b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6a1b      	ldr	r3, [r3, #32]
 80075c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	69db      	ldr	r3, [r3, #28]
 80075ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	021b      	lsls	r3, r3, #8
 80075e6:	68fa      	ldr	r2, [r7, #12]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80075f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	031b      	lsls	r3, r3, #12
 80075fa:	693a      	ldr	r2, [r7, #16]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	4a18      	ldr	r2, [pc, #96]	; (8007664 <TIM_OC4_SetConfig+0xbc>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d00f      	beq.n	8007628 <TIM_OC4_SetConfig+0x80>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	4a17      	ldr	r2, [pc, #92]	; (8007668 <TIM_OC4_SetConfig+0xc0>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d00b      	beq.n	8007628 <TIM_OC4_SetConfig+0x80>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	4a16      	ldr	r2, [pc, #88]	; (800766c <TIM_OC4_SetConfig+0xc4>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d007      	beq.n	8007628 <TIM_OC4_SetConfig+0x80>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	4a15      	ldr	r2, [pc, #84]	; (8007670 <TIM_OC4_SetConfig+0xc8>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d003      	beq.n	8007628 <TIM_OC4_SetConfig+0x80>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	4a14      	ldr	r2, [pc, #80]	; (8007674 <TIM_OC4_SetConfig+0xcc>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d109      	bne.n	800763c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800762e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	695b      	ldr	r3, [r3, #20]
 8007634:	019b      	lsls	r3, r3, #6
 8007636:	697a      	ldr	r2, [r7, #20]
 8007638:	4313      	orrs	r3, r2
 800763a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	697a      	ldr	r2, [r7, #20]
 8007640:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	68fa      	ldr	r2, [r7, #12]
 8007646:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	685a      	ldr	r2, [r3, #4]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	693a      	ldr	r2, [r7, #16]
 8007654:	621a      	str	r2, [r3, #32]
}
 8007656:	bf00      	nop
 8007658:	371c      	adds	r7, #28
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr
 8007662:	bf00      	nop
 8007664:	40010000 	.word	0x40010000
 8007668:	40010400 	.word	0x40010400
 800766c:	40014000 	.word	0x40014000
 8007670:	40014400 	.word	0x40014400
 8007674:	40014800 	.word	0x40014800

08007678 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007678:	b480      	push	{r7}
 800767a:	b087      	sub	sp, #28
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6a1b      	ldr	r3, [r3, #32]
 8007686:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a1b      	ldr	r3, [r3, #32]
 8007692:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800769e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	68fa      	ldr	r2, [r7, #12]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80076b8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	041b      	lsls	r3, r3, #16
 80076c0:	693a      	ldr	r2, [r7, #16]
 80076c2:	4313      	orrs	r3, r2
 80076c4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	4a17      	ldr	r2, [pc, #92]	; (8007728 <TIM_OC5_SetConfig+0xb0>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d00f      	beq.n	80076ee <TIM_OC5_SetConfig+0x76>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a16      	ldr	r2, [pc, #88]	; (800772c <TIM_OC5_SetConfig+0xb4>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d00b      	beq.n	80076ee <TIM_OC5_SetConfig+0x76>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	4a15      	ldr	r2, [pc, #84]	; (8007730 <TIM_OC5_SetConfig+0xb8>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d007      	beq.n	80076ee <TIM_OC5_SetConfig+0x76>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a14      	ldr	r2, [pc, #80]	; (8007734 <TIM_OC5_SetConfig+0xbc>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d003      	beq.n	80076ee <TIM_OC5_SetConfig+0x76>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a13      	ldr	r2, [pc, #76]	; (8007738 <TIM_OC5_SetConfig+0xc0>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d109      	bne.n	8007702 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076f4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	695b      	ldr	r3, [r3, #20]
 80076fa:	021b      	lsls	r3, r3, #8
 80076fc:	697a      	ldr	r2, [r7, #20]
 80076fe:	4313      	orrs	r3, r2
 8007700:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	697a      	ldr	r2, [r7, #20]
 8007706:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	68fa      	ldr	r2, [r7, #12]
 800770c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	685a      	ldr	r2, [r3, #4]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	693a      	ldr	r2, [r7, #16]
 800771a:	621a      	str	r2, [r3, #32]
}
 800771c:	bf00      	nop
 800771e:	371c      	adds	r7, #28
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr
 8007728:	40010000 	.word	0x40010000
 800772c:	40010400 	.word	0x40010400
 8007730:	40014000 	.word	0x40014000
 8007734:	40014400 	.word	0x40014400
 8007738:	40014800 	.word	0x40014800

0800773c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800773c:	b480      	push	{r7}
 800773e:	b087      	sub	sp, #28
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6a1b      	ldr	r3, [r3, #32]
 800774a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6a1b      	ldr	r3, [r3, #32]
 8007756:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800776a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	021b      	lsls	r3, r3, #8
 8007772:	68fa      	ldr	r2, [r7, #12]
 8007774:	4313      	orrs	r3, r2
 8007776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800777e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	051b      	lsls	r3, r3, #20
 8007786:	693a      	ldr	r2, [r7, #16]
 8007788:	4313      	orrs	r3, r2
 800778a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	4a18      	ldr	r2, [pc, #96]	; (80077f0 <TIM_OC6_SetConfig+0xb4>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d00f      	beq.n	80077b4 <TIM_OC6_SetConfig+0x78>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	4a17      	ldr	r2, [pc, #92]	; (80077f4 <TIM_OC6_SetConfig+0xb8>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d00b      	beq.n	80077b4 <TIM_OC6_SetConfig+0x78>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	4a16      	ldr	r2, [pc, #88]	; (80077f8 <TIM_OC6_SetConfig+0xbc>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d007      	beq.n	80077b4 <TIM_OC6_SetConfig+0x78>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	4a15      	ldr	r2, [pc, #84]	; (80077fc <TIM_OC6_SetConfig+0xc0>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d003      	beq.n	80077b4 <TIM_OC6_SetConfig+0x78>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	4a14      	ldr	r2, [pc, #80]	; (8007800 <TIM_OC6_SetConfig+0xc4>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d109      	bne.n	80077c8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80077ba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	695b      	ldr	r3, [r3, #20]
 80077c0:	029b      	lsls	r3, r3, #10
 80077c2:	697a      	ldr	r2, [r7, #20]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	697a      	ldr	r2, [r7, #20]
 80077cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	68fa      	ldr	r2, [r7, #12]
 80077d2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	685a      	ldr	r2, [r3, #4]
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	693a      	ldr	r2, [r7, #16]
 80077e0:	621a      	str	r2, [r3, #32]
}
 80077e2:	bf00      	nop
 80077e4:	371c      	adds	r7, #28
 80077e6:	46bd      	mov	sp, r7
 80077e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ec:	4770      	bx	lr
 80077ee:	bf00      	nop
 80077f0:	40010000 	.word	0x40010000
 80077f4:	40010400 	.word	0x40010400
 80077f8:	40014000 	.word	0x40014000
 80077fc:	40014400 	.word	0x40014400
 8007800:	40014800 	.word	0x40014800

08007804 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007804:	b480      	push	{r7}
 8007806:	b087      	sub	sp, #28
 8007808:	af00      	add	r7, sp, #0
 800780a:	60f8      	str	r0, [r7, #12]
 800780c:	60b9      	str	r1, [r7, #8]
 800780e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	6a1b      	ldr	r3, [r3, #32]
 8007814:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	6a1b      	ldr	r3, [r3, #32]
 800781a:	f023 0201 	bic.w	r2, r3, #1
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	699b      	ldr	r3, [r3, #24]
 8007826:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800782e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	011b      	lsls	r3, r3, #4
 8007834:	693a      	ldr	r2, [r7, #16]
 8007836:	4313      	orrs	r3, r2
 8007838:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	f023 030a 	bic.w	r3, r3, #10
 8007840:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007842:	697a      	ldr	r2, [r7, #20]
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	4313      	orrs	r3, r2
 8007848:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	693a      	ldr	r2, [r7, #16]
 800784e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	697a      	ldr	r2, [r7, #20]
 8007854:	621a      	str	r2, [r3, #32]
}
 8007856:	bf00      	nop
 8007858:	371c      	adds	r7, #28
 800785a:	46bd      	mov	sp, r7
 800785c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007860:	4770      	bx	lr

08007862 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007862:	b480      	push	{r7}
 8007864:	b087      	sub	sp, #28
 8007866:	af00      	add	r7, sp, #0
 8007868:	60f8      	str	r0, [r7, #12]
 800786a:	60b9      	str	r1, [r7, #8]
 800786c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	f023 0210 	bic.w	r2, r3, #16
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	699b      	ldr	r3, [r3, #24]
 800787e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6a1b      	ldr	r3, [r3, #32]
 8007884:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800788c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	031b      	lsls	r3, r3, #12
 8007892:	697a      	ldr	r2, [r7, #20]
 8007894:	4313      	orrs	r3, r2
 8007896:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800789e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	011b      	lsls	r3, r3, #4
 80078a4:	693a      	ldr	r2, [r7, #16]
 80078a6:	4313      	orrs	r3, r2
 80078a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	697a      	ldr	r2, [r7, #20]
 80078ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	693a      	ldr	r2, [r7, #16]
 80078b4:	621a      	str	r2, [r3, #32]
}
 80078b6:	bf00      	nop
 80078b8:	371c      	adds	r7, #28
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
	...

080078c4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b085      	sub	sp, #20
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078d4:	68fa      	ldr	r2, [r7, #12]
 80078d6:	4b09      	ldr	r3, [pc, #36]	; (80078fc <TIM_ITRx_SetConfig+0x38>)
 80078d8:	4013      	ands	r3, r2
 80078da:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078dc:	683a      	ldr	r2, [r7, #0]
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	f043 0307 	orr.w	r3, r3, #7
 80078e6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	68fa      	ldr	r2, [r7, #12]
 80078ec:	609a      	str	r2, [r3, #8]
}
 80078ee:	bf00      	nop
 80078f0:	3714      	adds	r7, #20
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop
 80078fc:	ffcfff8f 	.word	0xffcfff8f

08007900 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007900:	b480      	push	{r7}
 8007902:	b087      	sub	sp, #28
 8007904:	af00      	add	r7, sp, #0
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	60b9      	str	r1, [r7, #8]
 800790a:	607a      	str	r2, [r7, #4]
 800790c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800791a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	021a      	lsls	r2, r3, #8
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	431a      	orrs	r2, r3
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	4313      	orrs	r3, r2
 8007928:	697a      	ldr	r2, [r7, #20]
 800792a:	4313      	orrs	r3, r2
 800792c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	697a      	ldr	r2, [r7, #20]
 8007932:	609a      	str	r2, [r3, #8]
}
 8007934:	bf00      	nop
 8007936:	371c      	adds	r7, #28
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr

08007940 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007940:	b480      	push	{r7}
 8007942:	b085      	sub	sp, #20
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007950:	2b01      	cmp	r3, #1
 8007952:	d101      	bne.n	8007958 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007954:	2302      	movs	r3, #2
 8007956:	e077      	b.n	8007a48 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2201      	movs	r2, #1
 800795c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2202      	movs	r2, #2
 8007964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a35      	ldr	r2, [pc, #212]	; (8007a54 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d004      	beq.n	800798c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a34      	ldr	r2, [pc, #208]	; (8007a58 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d108      	bne.n	800799e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007992:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	68fa      	ldr	r2, [r7, #12]
 800799a:	4313      	orrs	r3, r2
 800799c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079a4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	68fa      	ldr	r2, [r7, #12]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	68fa      	ldr	r2, [r7, #12]
 80079b6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a25      	ldr	r2, [pc, #148]	; (8007a54 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d02c      	beq.n	8007a1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079ca:	d027      	beq.n	8007a1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a22      	ldr	r2, [pc, #136]	; (8007a5c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d022      	beq.n	8007a1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a21      	ldr	r2, [pc, #132]	; (8007a60 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d01d      	beq.n	8007a1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a1f      	ldr	r2, [pc, #124]	; (8007a64 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d018      	beq.n	8007a1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a1a      	ldr	r2, [pc, #104]	; (8007a58 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d013      	beq.n	8007a1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a1b      	ldr	r2, [pc, #108]	; (8007a68 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d00e      	beq.n	8007a1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a1a      	ldr	r2, [pc, #104]	; (8007a6c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d009      	beq.n	8007a1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a18      	ldr	r2, [pc, #96]	; (8007a70 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d004      	beq.n	8007a1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4a17      	ldr	r2, [pc, #92]	; (8007a74 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d10c      	bne.n	8007a36 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	689b      	ldr	r3, [r3, #8]
 8007a28:	68ba      	ldr	r2, [r7, #8]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	68ba      	ldr	r2, [r7, #8]
 8007a34:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2200      	movs	r2, #0
 8007a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a46:	2300      	movs	r3, #0
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3714      	adds	r7, #20
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr
 8007a54:	40010000 	.word	0x40010000
 8007a58:	40010400 	.word	0x40010400
 8007a5c:	40000400 	.word	0x40000400
 8007a60:	40000800 	.word	0x40000800
 8007a64:	40000c00 	.word	0x40000c00
 8007a68:	40001800 	.word	0x40001800
 8007a6c:	40014000 	.word	0x40014000
 8007a70:	4000e000 	.word	0x4000e000
 8007a74:	4000e400 	.word	0x4000e400

08007a78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b085      	sub	sp, #20
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007a82:	2300      	movs	r3, #0
 8007a84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d101      	bne.n	8007a94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007a90:	2302      	movs	r3, #2
 8007a92:	e065      	b.n	8007b60 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2201      	movs	r2, #1
 8007a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	689b      	ldr	r3, [r3, #8]
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	691b      	ldr	r3, [r3, #16]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	695b      	ldr	r3, [r3, #20]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007afa:	4313      	orrs	r3, r2
 8007afc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	699b      	ldr	r3, [r3, #24]
 8007b08:	041b      	lsls	r3, r3, #16
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a16      	ldr	r2, [pc, #88]	; (8007b6c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d004      	beq.n	8007b22 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a14      	ldr	r2, [pc, #80]	; (8007b70 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d115      	bne.n	8007b4e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2c:	051b      	lsls	r3, r3, #20
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	69db      	ldr	r3, [r3, #28]
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	6a1b      	ldr	r3, [r3, #32]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	68fa      	ldr	r2, [r7, #12]
 8007b54:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3714      	adds	r7, #20
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr
 8007b6c:	40010000 	.word	0x40010000
 8007b70:	40010400 	.word	0x40010400

08007b74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b7c:	bf00      	nop
 8007b7e:	370c      	adds	r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b90:	bf00      	nop
 8007b92:	370c      	adds	r7, #12
 8007b94:	46bd      	mov	sp, r7
 8007b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9a:	4770      	bx	lr

08007b9c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b083      	sub	sp, #12
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007ba4:	bf00      	nop
 8007ba6:	370c      	adds	r7, #12
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr

08007bb0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b082      	sub	sp, #8
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d101      	bne.n	8007bc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e042      	b.n	8007c48 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d106      	bne.n	8007bda <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f7f9 fbe5 	bl	80013a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2224      	movs	r2, #36	; 0x24
 8007bde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f022 0201 	bic.w	r2, r2, #1
 8007bf0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f000 f82c 	bl	8007c50 <UART_SetConfig>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d101      	bne.n	8007c02 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	e022      	b.n	8007c48 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d002      	beq.n	8007c10 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 fe7e 	bl	800890c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685a      	ldr	r2, [r3, #4]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007c1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	689a      	ldr	r2, [r3, #8]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f042 0201 	orr.w	r2, r2, #1
 8007c3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 ff05 	bl	8008a50 <UART_CheckIdleState>
 8007c46:	4603      	mov	r3, r0
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3708      	adds	r7, #8
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}

08007c50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c50:	b5b0      	push	{r4, r5, r7, lr}
 8007c52:	b08e      	sub	sp, #56	; 0x38
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	689a      	ldr	r2, [r3, #8]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	431a      	orrs	r2, r3
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	695b      	ldr	r3, [r3, #20]
 8007c6c:	431a      	orrs	r2, r3
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	69db      	ldr	r3, [r3, #28]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	4bbf      	ldr	r3, [pc, #764]	; (8007f7c <UART_SetConfig+0x32c>)
 8007c7e:	4013      	ands	r3, r2
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	6812      	ldr	r2, [r2, #0]
 8007c84:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007c86:	430b      	orrs	r3, r1
 8007c88:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	68da      	ldr	r2, [r3, #12]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	430a      	orrs	r2, r1
 8007c9e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	699b      	ldr	r3, [r3, #24]
 8007ca4:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4ab5      	ldr	r2, [pc, #724]	; (8007f80 <UART_SetConfig+0x330>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d004      	beq.n	8007cba <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6a1b      	ldr	r3, [r3, #32]
 8007cb4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	689a      	ldr	r2, [r3, #8]
 8007cc0:	4bb0      	ldr	r3, [pc, #704]	; (8007f84 <UART_SetConfig+0x334>)
 8007cc2:	4013      	ands	r3, r2
 8007cc4:	687a      	ldr	r2, [r7, #4]
 8007cc6:	6812      	ldr	r2, [r2, #0]
 8007cc8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007cca:	430b      	orrs	r3, r1
 8007ccc:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cd4:	f023 010f 	bic.w	r1, r3, #15
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	430a      	orrs	r2, r1
 8007ce2:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4aa7      	ldr	r2, [pc, #668]	; (8007f88 <UART_SetConfig+0x338>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d176      	bne.n	8007ddc <UART_SetConfig+0x18c>
 8007cee:	4ba7      	ldr	r3, [pc, #668]	; (8007f8c <UART_SetConfig+0x33c>)
 8007cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cf2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007cf6:	2b28      	cmp	r3, #40	; 0x28
 8007cf8:	d86c      	bhi.n	8007dd4 <UART_SetConfig+0x184>
 8007cfa:	a201      	add	r2, pc, #4	; (adr r2, 8007d00 <UART_SetConfig+0xb0>)
 8007cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d00:	08007da5 	.word	0x08007da5
 8007d04:	08007dd5 	.word	0x08007dd5
 8007d08:	08007dd5 	.word	0x08007dd5
 8007d0c:	08007dd5 	.word	0x08007dd5
 8007d10:	08007dd5 	.word	0x08007dd5
 8007d14:	08007dd5 	.word	0x08007dd5
 8007d18:	08007dd5 	.word	0x08007dd5
 8007d1c:	08007dd5 	.word	0x08007dd5
 8007d20:	08007dad 	.word	0x08007dad
 8007d24:	08007dd5 	.word	0x08007dd5
 8007d28:	08007dd5 	.word	0x08007dd5
 8007d2c:	08007dd5 	.word	0x08007dd5
 8007d30:	08007dd5 	.word	0x08007dd5
 8007d34:	08007dd5 	.word	0x08007dd5
 8007d38:	08007dd5 	.word	0x08007dd5
 8007d3c:	08007dd5 	.word	0x08007dd5
 8007d40:	08007db5 	.word	0x08007db5
 8007d44:	08007dd5 	.word	0x08007dd5
 8007d48:	08007dd5 	.word	0x08007dd5
 8007d4c:	08007dd5 	.word	0x08007dd5
 8007d50:	08007dd5 	.word	0x08007dd5
 8007d54:	08007dd5 	.word	0x08007dd5
 8007d58:	08007dd5 	.word	0x08007dd5
 8007d5c:	08007dd5 	.word	0x08007dd5
 8007d60:	08007dbd 	.word	0x08007dbd
 8007d64:	08007dd5 	.word	0x08007dd5
 8007d68:	08007dd5 	.word	0x08007dd5
 8007d6c:	08007dd5 	.word	0x08007dd5
 8007d70:	08007dd5 	.word	0x08007dd5
 8007d74:	08007dd5 	.word	0x08007dd5
 8007d78:	08007dd5 	.word	0x08007dd5
 8007d7c:	08007dd5 	.word	0x08007dd5
 8007d80:	08007dc5 	.word	0x08007dc5
 8007d84:	08007dd5 	.word	0x08007dd5
 8007d88:	08007dd5 	.word	0x08007dd5
 8007d8c:	08007dd5 	.word	0x08007dd5
 8007d90:	08007dd5 	.word	0x08007dd5
 8007d94:	08007dd5 	.word	0x08007dd5
 8007d98:	08007dd5 	.word	0x08007dd5
 8007d9c:	08007dd5 	.word	0x08007dd5
 8007da0:	08007dcd 	.word	0x08007dcd
 8007da4:	2301      	movs	r3, #1
 8007da6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007daa:	e326      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007dac:	2304      	movs	r3, #4
 8007dae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007db2:	e322      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007db4:	2308      	movs	r3, #8
 8007db6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007dba:	e31e      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007dbc:	2310      	movs	r3, #16
 8007dbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007dc2:	e31a      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007dc4:	2320      	movs	r3, #32
 8007dc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007dca:	e316      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007dcc:	2340      	movs	r3, #64	; 0x40
 8007dce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007dd2:	e312      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007dd4:	2380      	movs	r3, #128	; 0x80
 8007dd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007dda:	e30e      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a6b      	ldr	r2, [pc, #428]	; (8007f90 <UART_SetConfig+0x340>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d130      	bne.n	8007e48 <UART_SetConfig+0x1f8>
 8007de6:	4b69      	ldr	r3, [pc, #420]	; (8007f8c <UART_SetConfig+0x33c>)
 8007de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dea:	f003 0307 	and.w	r3, r3, #7
 8007dee:	2b05      	cmp	r3, #5
 8007df0:	d826      	bhi.n	8007e40 <UART_SetConfig+0x1f0>
 8007df2:	a201      	add	r2, pc, #4	; (adr r2, 8007df8 <UART_SetConfig+0x1a8>)
 8007df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007df8:	08007e11 	.word	0x08007e11
 8007dfc:	08007e19 	.word	0x08007e19
 8007e00:	08007e21 	.word	0x08007e21
 8007e04:	08007e29 	.word	0x08007e29
 8007e08:	08007e31 	.word	0x08007e31
 8007e0c:	08007e39 	.word	0x08007e39
 8007e10:	2300      	movs	r3, #0
 8007e12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e16:	e2f0      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007e18:	2304      	movs	r3, #4
 8007e1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e1e:	e2ec      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007e20:	2308      	movs	r3, #8
 8007e22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e26:	e2e8      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007e28:	2310      	movs	r3, #16
 8007e2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e2e:	e2e4      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007e30:	2320      	movs	r3, #32
 8007e32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e36:	e2e0      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007e38:	2340      	movs	r3, #64	; 0x40
 8007e3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e3e:	e2dc      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007e40:	2380      	movs	r3, #128	; 0x80
 8007e42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e46:	e2d8      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a51      	ldr	r2, [pc, #324]	; (8007f94 <UART_SetConfig+0x344>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d130      	bne.n	8007eb4 <UART_SetConfig+0x264>
 8007e52:	4b4e      	ldr	r3, [pc, #312]	; (8007f8c <UART_SetConfig+0x33c>)
 8007e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e56:	f003 0307 	and.w	r3, r3, #7
 8007e5a:	2b05      	cmp	r3, #5
 8007e5c:	d826      	bhi.n	8007eac <UART_SetConfig+0x25c>
 8007e5e:	a201      	add	r2, pc, #4	; (adr r2, 8007e64 <UART_SetConfig+0x214>)
 8007e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e64:	08007e7d 	.word	0x08007e7d
 8007e68:	08007e85 	.word	0x08007e85
 8007e6c:	08007e8d 	.word	0x08007e8d
 8007e70:	08007e95 	.word	0x08007e95
 8007e74:	08007e9d 	.word	0x08007e9d
 8007e78:	08007ea5 	.word	0x08007ea5
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e82:	e2ba      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007e84:	2304      	movs	r3, #4
 8007e86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e8a:	e2b6      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007e8c:	2308      	movs	r3, #8
 8007e8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e92:	e2b2      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007e94:	2310      	movs	r3, #16
 8007e96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007e9a:	e2ae      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007e9c:	2320      	movs	r3, #32
 8007e9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007ea2:	e2aa      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007ea4:	2340      	movs	r3, #64	; 0x40
 8007ea6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007eaa:	e2a6      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007eac:	2380      	movs	r3, #128	; 0x80
 8007eae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007eb2:	e2a2      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a37      	ldr	r2, [pc, #220]	; (8007f98 <UART_SetConfig+0x348>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d130      	bne.n	8007f20 <UART_SetConfig+0x2d0>
 8007ebe:	4b33      	ldr	r3, [pc, #204]	; (8007f8c <UART_SetConfig+0x33c>)
 8007ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ec2:	f003 0307 	and.w	r3, r3, #7
 8007ec6:	2b05      	cmp	r3, #5
 8007ec8:	d826      	bhi.n	8007f18 <UART_SetConfig+0x2c8>
 8007eca:	a201      	add	r2, pc, #4	; (adr r2, 8007ed0 <UART_SetConfig+0x280>)
 8007ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ed0:	08007ee9 	.word	0x08007ee9
 8007ed4:	08007ef1 	.word	0x08007ef1
 8007ed8:	08007ef9 	.word	0x08007ef9
 8007edc:	08007f01 	.word	0x08007f01
 8007ee0:	08007f09 	.word	0x08007f09
 8007ee4:	08007f11 	.word	0x08007f11
 8007ee8:	2300      	movs	r3, #0
 8007eea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007eee:	e284      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007ef0:	2304      	movs	r3, #4
 8007ef2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007ef6:	e280      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007ef8:	2308      	movs	r3, #8
 8007efa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007efe:	e27c      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007f00:	2310      	movs	r3, #16
 8007f02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007f06:	e278      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007f08:	2320      	movs	r3, #32
 8007f0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007f0e:	e274      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007f10:	2340      	movs	r3, #64	; 0x40
 8007f12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007f16:	e270      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007f18:	2380      	movs	r3, #128	; 0x80
 8007f1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007f1e:	e26c      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a1d      	ldr	r2, [pc, #116]	; (8007f9c <UART_SetConfig+0x34c>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d142      	bne.n	8007fb0 <UART_SetConfig+0x360>
 8007f2a:	4b18      	ldr	r3, [pc, #96]	; (8007f8c <UART_SetConfig+0x33c>)
 8007f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f2e:	f003 0307 	and.w	r3, r3, #7
 8007f32:	2b05      	cmp	r3, #5
 8007f34:	d838      	bhi.n	8007fa8 <UART_SetConfig+0x358>
 8007f36:	a201      	add	r2, pc, #4	; (adr r2, 8007f3c <UART_SetConfig+0x2ec>)
 8007f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f3c:	08007f55 	.word	0x08007f55
 8007f40:	08007f5d 	.word	0x08007f5d
 8007f44:	08007f65 	.word	0x08007f65
 8007f48:	08007f6d 	.word	0x08007f6d
 8007f4c:	08007f75 	.word	0x08007f75
 8007f50:	08007fa1 	.word	0x08007fa1
 8007f54:	2300      	movs	r3, #0
 8007f56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007f5a:	e24e      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007f5c:	2304      	movs	r3, #4
 8007f5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007f62:	e24a      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007f64:	2308      	movs	r3, #8
 8007f66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007f6a:	e246      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007f6c:	2310      	movs	r3, #16
 8007f6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007f72:	e242      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007f74:	2320      	movs	r3, #32
 8007f76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007f7a:	e23e      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007f7c:	cfff69f3 	.word	0xcfff69f3
 8007f80:	58000c00 	.word	0x58000c00
 8007f84:	11fff4ff 	.word	0x11fff4ff
 8007f88:	40011000 	.word	0x40011000
 8007f8c:	58024400 	.word	0x58024400
 8007f90:	40004400 	.word	0x40004400
 8007f94:	40004800 	.word	0x40004800
 8007f98:	40004c00 	.word	0x40004c00
 8007f9c:	40005000 	.word	0x40005000
 8007fa0:	2340      	movs	r3, #64	; 0x40
 8007fa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007fa6:	e228      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007fa8:	2380      	movs	r3, #128	; 0x80
 8007faa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007fae:	e224      	b.n	80083fa <UART_SetConfig+0x7aa>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4ab1      	ldr	r2, [pc, #708]	; (800827c <UART_SetConfig+0x62c>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d176      	bne.n	80080a8 <UART_SetConfig+0x458>
 8007fba:	4bb1      	ldr	r3, [pc, #708]	; (8008280 <UART_SetConfig+0x630>)
 8007fbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fbe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007fc2:	2b28      	cmp	r3, #40	; 0x28
 8007fc4:	d86c      	bhi.n	80080a0 <UART_SetConfig+0x450>
 8007fc6:	a201      	add	r2, pc, #4	; (adr r2, 8007fcc <UART_SetConfig+0x37c>)
 8007fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fcc:	08008071 	.word	0x08008071
 8007fd0:	080080a1 	.word	0x080080a1
 8007fd4:	080080a1 	.word	0x080080a1
 8007fd8:	080080a1 	.word	0x080080a1
 8007fdc:	080080a1 	.word	0x080080a1
 8007fe0:	080080a1 	.word	0x080080a1
 8007fe4:	080080a1 	.word	0x080080a1
 8007fe8:	080080a1 	.word	0x080080a1
 8007fec:	08008079 	.word	0x08008079
 8007ff0:	080080a1 	.word	0x080080a1
 8007ff4:	080080a1 	.word	0x080080a1
 8007ff8:	080080a1 	.word	0x080080a1
 8007ffc:	080080a1 	.word	0x080080a1
 8008000:	080080a1 	.word	0x080080a1
 8008004:	080080a1 	.word	0x080080a1
 8008008:	080080a1 	.word	0x080080a1
 800800c:	08008081 	.word	0x08008081
 8008010:	080080a1 	.word	0x080080a1
 8008014:	080080a1 	.word	0x080080a1
 8008018:	080080a1 	.word	0x080080a1
 800801c:	080080a1 	.word	0x080080a1
 8008020:	080080a1 	.word	0x080080a1
 8008024:	080080a1 	.word	0x080080a1
 8008028:	080080a1 	.word	0x080080a1
 800802c:	08008089 	.word	0x08008089
 8008030:	080080a1 	.word	0x080080a1
 8008034:	080080a1 	.word	0x080080a1
 8008038:	080080a1 	.word	0x080080a1
 800803c:	080080a1 	.word	0x080080a1
 8008040:	080080a1 	.word	0x080080a1
 8008044:	080080a1 	.word	0x080080a1
 8008048:	080080a1 	.word	0x080080a1
 800804c:	08008091 	.word	0x08008091
 8008050:	080080a1 	.word	0x080080a1
 8008054:	080080a1 	.word	0x080080a1
 8008058:	080080a1 	.word	0x080080a1
 800805c:	080080a1 	.word	0x080080a1
 8008060:	080080a1 	.word	0x080080a1
 8008064:	080080a1 	.word	0x080080a1
 8008068:	080080a1 	.word	0x080080a1
 800806c:	08008099 	.word	0x08008099
 8008070:	2301      	movs	r3, #1
 8008072:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008076:	e1c0      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008078:	2304      	movs	r3, #4
 800807a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800807e:	e1bc      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008080:	2308      	movs	r3, #8
 8008082:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008086:	e1b8      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008088:	2310      	movs	r3, #16
 800808a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800808e:	e1b4      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008090:	2320      	movs	r3, #32
 8008092:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008096:	e1b0      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008098:	2340      	movs	r3, #64	; 0x40
 800809a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800809e:	e1ac      	b.n	80083fa <UART_SetConfig+0x7aa>
 80080a0:	2380      	movs	r3, #128	; 0x80
 80080a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80080a6:	e1a8      	b.n	80083fa <UART_SetConfig+0x7aa>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a75      	ldr	r2, [pc, #468]	; (8008284 <UART_SetConfig+0x634>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d130      	bne.n	8008114 <UART_SetConfig+0x4c4>
 80080b2:	4b73      	ldr	r3, [pc, #460]	; (8008280 <UART_SetConfig+0x630>)
 80080b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080b6:	f003 0307 	and.w	r3, r3, #7
 80080ba:	2b05      	cmp	r3, #5
 80080bc:	d826      	bhi.n	800810c <UART_SetConfig+0x4bc>
 80080be:	a201      	add	r2, pc, #4	; (adr r2, 80080c4 <UART_SetConfig+0x474>)
 80080c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c4:	080080dd 	.word	0x080080dd
 80080c8:	080080e5 	.word	0x080080e5
 80080cc:	080080ed 	.word	0x080080ed
 80080d0:	080080f5 	.word	0x080080f5
 80080d4:	080080fd 	.word	0x080080fd
 80080d8:	08008105 	.word	0x08008105
 80080dc:	2300      	movs	r3, #0
 80080de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80080e2:	e18a      	b.n	80083fa <UART_SetConfig+0x7aa>
 80080e4:	2304      	movs	r3, #4
 80080e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80080ea:	e186      	b.n	80083fa <UART_SetConfig+0x7aa>
 80080ec:	2308      	movs	r3, #8
 80080ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80080f2:	e182      	b.n	80083fa <UART_SetConfig+0x7aa>
 80080f4:	2310      	movs	r3, #16
 80080f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80080fa:	e17e      	b.n	80083fa <UART_SetConfig+0x7aa>
 80080fc:	2320      	movs	r3, #32
 80080fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008102:	e17a      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008104:	2340      	movs	r3, #64	; 0x40
 8008106:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800810a:	e176      	b.n	80083fa <UART_SetConfig+0x7aa>
 800810c:	2380      	movs	r3, #128	; 0x80
 800810e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008112:	e172      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a5b      	ldr	r2, [pc, #364]	; (8008288 <UART_SetConfig+0x638>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d130      	bne.n	8008180 <UART_SetConfig+0x530>
 800811e:	4b58      	ldr	r3, [pc, #352]	; (8008280 <UART_SetConfig+0x630>)
 8008120:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008122:	f003 0307 	and.w	r3, r3, #7
 8008126:	2b05      	cmp	r3, #5
 8008128:	d826      	bhi.n	8008178 <UART_SetConfig+0x528>
 800812a:	a201      	add	r2, pc, #4	; (adr r2, 8008130 <UART_SetConfig+0x4e0>)
 800812c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008130:	08008149 	.word	0x08008149
 8008134:	08008151 	.word	0x08008151
 8008138:	08008159 	.word	0x08008159
 800813c:	08008161 	.word	0x08008161
 8008140:	08008169 	.word	0x08008169
 8008144:	08008171 	.word	0x08008171
 8008148:	2300      	movs	r3, #0
 800814a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800814e:	e154      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008150:	2304      	movs	r3, #4
 8008152:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008156:	e150      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008158:	2308      	movs	r3, #8
 800815a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800815e:	e14c      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008160:	2310      	movs	r3, #16
 8008162:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008166:	e148      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008168:	2320      	movs	r3, #32
 800816a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800816e:	e144      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008170:	2340      	movs	r3, #64	; 0x40
 8008172:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008176:	e140      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008178:	2380      	movs	r3, #128	; 0x80
 800817a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800817e:	e13c      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a41      	ldr	r2, [pc, #260]	; (800828c <UART_SetConfig+0x63c>)
 8008186:	4293      	cmp	r3, r2
 8008188:	f040 8082 	bne.w	8008290 <UART_SetConfig+0x640>
 800818c:	4b3c      	ldr	r3, [pc, #240]	; (8008280 <UART_SetConfig+0x630>)
 800818e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008190:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008194:	2b28      	cmp	r3, #40	; 0x28
 8008196:	d86d      	bhi.n	8008274 <UART_SetConfig+0x624>
 8008198:	a201      	add	r2, pc, #4	; (adr r2, 80081a0 <UART_SetConfig+0x550>)
 800819a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800819e:	bf00      	nop
 80081a0:	08008245 	.word	0x08008245
 80081a4:	08008275 	.word	0x08008275
 80081a8:	08008275 	.word	0x08008275
 80081ac:	08008275 	.word	0x08008275
 80081b0:	08008275 	.word	0x08008275
 80081b4:	08008275 	.word	0x08008275
 80081b8:	08008275 	.word	0x08008275
 80081bc:	08008275 	.word	0x08008275
 80081c0:	0800824d 	.word	0x0800824d
 80081c4:	08008275 	.word	0x08008275
 80081c8:	08008275 	.word	0x08008275
 80081cc:	08008275 	.word	0x08008275
 80081d0:	08008275 	.word	0x08008275
 80081d4:	08008275 	.word	0x08008275
 80081d8:	08008275 	.word	0x08008275
 80081dc:	08008275 	.word	0x08008275
 80081e0:	08008255 	.word	0x08008255
 80081e4:	08008275 	.word	0x08008275
 80081e8:	08008275 	.word	0x08008275
 80081ec:	08008275 	.word	0x08008275
 80081f0:	08008275 	.word	0x08008275
 80081f4:	08008275 	.word	0x08008275
 80081f8:	08008275 	.word	0x08008275
 80081fc:	08008275 	.word	0x08008275
 8008200:	0800825d 	.word	0x0800825d
 8008204:	08008275 	.word	0x08008275
 8008208:	08008275 	.word	0x08008275
 800820c:	08008275 	.word	0x08008275
 8008210:	08008275 	.word	0x08008275
 8008214:	08008275 	.word	0x08008275
 8008218:	08008275 	.word	0x08008275
 800821c:	08008275 	.word	0x08008275
 8008220:	08008265 	.word	0x08008265
 8008224:	08008275 	.word	0x08008275
 8008228:	08008275 	.word	0x08008275
 800822c:	08008275 	.word	0x08008275
 8008230:	08008275 	.word	0x08008275
 8008234:	08008275 	.word	0x08008275
 8008238:	08008275 	.word	0x08008275
 800823c:	08008275 	.word	0x08008275
 8008240:	0800826d 	.word	0x0800826d
 8008244:	2301      	movs	r3, #1
 8008246:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800824a:	e0d6      	b.n	80083fa <UART_SetConfig+0x7aa>
 800824c:	2304      	movs	r3, #4
 800824e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008252:	e0d2      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008254:	2308      	movs	r3, #8
 8008256:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800825a:	e0ce      	b.n	80083fa <UART_SetConfig+0x7aa>
 800825c:	2310      	movs	r3, #16
 800825e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008262:	e0ca      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008264:	2320      	movs	r3, #32
 8008266:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800826a:	e0c6      	b.n	80083fa <UART_SetConfig+0x7aa>
 800826c:	2340      	movs	r3, #64	; 0x40
 800826e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008272:	e0c2      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008274:	2380      	movs	r3, #128	; 0x80
 8008276:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800827a:	e0be      	b.n	80083fa <UART_SetConfig+0x7aa>
 800827c:	40011400 	.word	0x40011400
 8008280:	58024400 	.word	0x58024400
 8008284:	40007800 	.word	0x40007800
 8008288:	40007c00 	.word	0x40007c00
 800828c:	40011800 	.word	0x40011800
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4aad      	ldr	r2, [pc, #692]	; (800854c <UART_SetConfig+0x8fc>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d176      	bne.n	8008388 <UART_SetConfig+0x738>
 800829a:	4bad      	ldr	r3, [pc, #692]	; (8008550 <UART_SetConfig+0x900>)
 800829c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800829e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80082a2:	2b28      	cmp	r3, #40	; 0x28
 80082a4:	d86c      	bhi.n	8008380 <UART_SetConfig+0x730>
 80082a6:	a201      	add	r2, pc, #4	; (adr r2, 80082ac <UART_SetConfig+0x65c>)
 80082a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ac:	08008351 	.word	0x08008351
 80082b0:	08008381 	.word	0x08008381
 80082b4:	08008381 	.word	0x08008381
 80082b8:	08008381 	.word	0x08008381
 80082bc:	08008381 	.word	0x08008381
 80082c0:	08008381 	.word	0x08008381
 80082c4:	08008381 	.word	0x08008381
 80082c8:	08008381 	.word	0x08008381
 80082cc:	08008359 	.word	0x08008359
 80082d0:	08008381 	.word	0x08008381
 80082d4:	08008381 	.word	0x08008381
 80082d8:	08008381 	.word	0x08008381
 80082dc:	08008381 	.word	0x08008381
 80082e0:	08008381 	.word	0x08008381
 80082e4:	08008381 	.word	0x08008381
 80082e8:	08008381 	.word	0x08008381
 80082ec:	08008361 	.word	0x08008361
 80082f0:	08008381 	.word	0x08008381
 80082f4:	08008381 	.word	0x08008381
 80082f8:	08008381 	.word	0x08008381
 80082fc:	08008381 	.word	0x08008381
 8008300:	08008381 	.word	0x08008381
 8008304:	08008381 	.word	0x08008381
 8008308:	08008381 	.word	0x08008381
 800830c:	08008369 	.word	0x08008369
 8008310:	08008381 	.word	0x08008381
 8008314:	08008381 	.word	0x08008381
 8008318:	08008381 	.word	0x08008381
 800831c:	08008381 	.word	0x08008381
 8008320:	08008381 	.word	0x08008381
 8008324:	08008381 	.word	0x08008381
 8008328:	08008381 	.word	0x08008381
 800832c:	08008371 	.word	0x08008371
 8008330:	08008381 	.word	0x08008381
 8008334:	08008381 	.word	0x08008381
 8008338:	08008381 	.word	0x08008381
 800833c:	08008381 	.word	0x08008381
 8008340:	08008381 	.word	0x08008381
 8008344:	08008381 	.word	0x08008381
 8008348:	08008381 	.word	0x08008381
 800834c:	08008379 	.word	0x08008379
 8008350:	2301      	movs	r3, #1
 8008352:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008356:	e050      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008358:	2304      	movs	r3, #4
 800835a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800835e:	e04c      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008360:	2308      	movs	r3, #8
 8008362:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008366:	e048      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008368:	2310      	movs	r3, #16
 800836a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800836e:	e044      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008370:	2320      	movs	r3, #32
 8008372:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008376:	e040      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008378:	2340      	movs	r3, #64	; 0x40
 800837a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800837e:	e03c      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008380:	2380      	movs	r3, #128	; 0x80
 8008382:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008386:	e038      	b.n	80083fa <UART_SetConfig+0x7aa>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a71      	ldr	r2, [pc, #452]	; (8008554 <UART_SetConfig+0x904>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d130      	bne.n	80083f4 <UART_SetConfig+0x7a4>
 8008392:	4b6f      	ldr	r3, [pc, #444]	; (8008550 <UART_SetConfig+0x900>)
 8008394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008396:	f003 0307 	and.w	r3, r3, #7
 800839a:	2b05      	cmp	r3, #5
 800839c:	d826      	bhi.n	80083ec <UART_SetConfig+0x79c>
 800839e:	a201      	add	r2, pc, #4	; (adr r2, 80083a4 <UART_SetConfig+0x754>)
 80083a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083a4:	080083bd 	.word	0x080083bd
 80083a8:	080083c5 	.word	0x080083c5
 80083ac:	080083cd 	.word	0x080083cd
 80083b0:	080083d5 	.word	0x080083d5
 80083b4:	080083dd 	.word	0x080083dd
 80083b8:	080083e5 	.word	0x080083e5
 80083bc:	2302      	movs	r3, #2
 80083be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80083c2:	e01a      	b.n	80083fa <UART_SetConfig+0x7aa>
 80083c4:	2304      	movs	r3, #4
 80083c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80083ca:	e016      	b.n	80083fa <UART_SetConfig+0x7aa>
 80083cc:	2308      	movs	r3, #8
 80083ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80083d2:	e012      	b.n	80083fa <UART_SetConfig+0x7aa>
 80083d4:	2310      	movs	r3, #16
 80083d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80083da:	e00e      	b.n	80083fa <UART_SetConfig+0x7aa>
 80083dc:	2320      	movs	r3, #32
 80083de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80083e2:	e00a      	b.n	80083fa <UART_SetConfig+0x7aa>
 80083e4:	2340      	movs	r3, #64	; 0x40
 80083e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80083ea:	e006      	b.n	80083fa <UART_SetConfig+0x7aa>
 80083ec:	2380      	movs	r3, #128	; 0x80
 80083ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80083f2:	e002      	b.n	80083fa <UART_SetConfig+0x7aa>
 80083f4:	2380      	movs	r3, #128	; 0x80
 80083f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a55      	ldr	r2, [pc, #340]	; (8008554 <UART_SetConfig+0x904>)
 8008400:	4293      	cmp	r3, r2
 8008402:	f040 80f0 	bne.w	80085e6 <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008406:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800840a:	2b20      	cmp	r3, #32
 800840c:	dc46      	bgt.n	800849c <UART_SetConfig+0x84c>
 800840e:	2b02      	cmp	r3, #2
 8008410:	db75      	blt.n	80084fe <UART_SetConfig+0x8ae>
 8008412:	3b02      	subs	r3, #2
 8008414:	2b1e      	cmp	r3, #30
 8008416:	d872      	bhi.n	80084fe <UART_SetConfig+0x8ae>
 8008418:	a201      	add	r2, pc, #4	; (adr r2, 8008420 <UART_SetConfig+0x7d0>)
 800841a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800841e:	bf00      	nop
 8008420:	080084a3 	.word	0x080084a3
 8008424:	080084ff 	.word	0x080084ff
 8008428:	080084ab 	.word	0x080084ab
 800842c:	080084ff 	.word	0x080084ff
 8008430:	080084ff 	.word	0x080084ff
 8008434:	080084ff 	.word	0x080084ff
 8008438:	080084bb 	.word	0x080084bb
 800843c:	080084ff 	.word	0x080084ff
 8008440:	080084ff 	.word	0x080084ff
 8008444:	080084ff 	.word	0x080084ff
 8008448:	080084ff 	.word	0x080084ff
 800844c:	080084ff 	.word	0x080084ff
 8008450:	080084ff 	.word	0x080084ff
 8008454:	080084ff 	.word	0x080084ff
 8008458:	080084cb 	.word	0x080084cb
 800845c:	080084ff 	.word	0x080084ff
 8008460:	080084ff 	.word	0x080084ff
 8008464:	080084ff 	.word	0x080084ff
 8008468:	080084ff 	.word	0x080084ff
 800846c:	080084ff 	.word	0x080084ff
 8008470:	080084ff 	.word	0x080084ff
 8008474:	080084ff 	.word	0x080084ff
 8008478:	080084ff 	.word	0x080084ff
 800847c:	080084ff 	.word	0x080084ff
 8008480:	080084ff 	.word	0x080084ff
 8008484:	080084ff 	.word	0x080084ff
 8008488:	080084ff 	.word	0x080084ff
 800848c:	080084ff 	.word	0x080084ff
 8008490:	080084ff 	.word	0x080084ff
 8008494:	080084ff 	.word	0x080084ff
 8008498:	080084f1 	.word	0x080084f1
 800849c:	2b40      	cmp	r3, #64	; 0x40
 800849e:	d02a      	beq.n	80084f6 <UART_SetConfig+0x8a6>
 80084a0:	e02d      	b.n	80084fe <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80084a2:	f7fd fd8f 	bl	8005fc4 <HAL_RCCEx_GetD3PCLK1Freq>
 80084a6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80084a8:	e02f      	b.n	800850a <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084aa:	f107 0314 	add.w	r3, r7, #20
 80084ae:	4618      	mov	r0, r3
 80084b0:	f7fd fd9e 	bl	8005ff0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80084b8:	e027      	b.n	800850a <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084ba:	f107 0308 	add.w	r3, r7, #8
 80084be:	4618      	mov	r0, r3
 80084c0:	f7fd feea 	bl	8006298 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80084c8:	e01f      	b.n	800850a <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80084ca:	4b21      	ldr	r3, [pc, #132]	; (8008550 <UART_SetConfig+0x900>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f003 0320 	and.w	r3, r3, #32
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d009      	beq.n	80084ea <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80084d6:	4b1e      	ldr	r3, [pc, #120]	; (8008550 <UART_SetConfig+0x900>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	08db      	lsrs	r3, r3, #3
 80084dc:	f003 0303 	and.w	r3, r3, #3
 80084e0:	4a1d      	ldr	r2, [pc, #116]	; (8008558 <UART_SetConfig+0x908>)
 80084e2:	fa22 f303 	lsr.w	r3, r2, r3
 80084e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80084e8:	e00f      	b.n	800850a <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 80084ea:	4b1b      	ldr	r3, [pc, #108]	; (8008558 <UART_SetConfig+0x908>)
 80084ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80084ee:	e00c      	b.n	800850a <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80084f0:	4b1a      	ldr	r3, [pc, #104]	; (800855c <UART_SetConfig+0x90c>)
 80084f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80084f4:	e009      	b.n	800850a <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80084fc:	e005      	b.n	800850a <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 80084fe:	2300      	movs	r3, #0
 8008500:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008502:	2301      	movs	r3, #1
 8008504:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8008508:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800850a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800850c:	2b00      	cmp	r3, #0
 800850e:	f000 81e6 	beq.w	80088de <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008516:	4a12      	ldr	r2, [pc, #72]	; (8008560 <UART_SetConfig+0x910>)
 8008518:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800851c:	461a      	mov	r2, r3
 800851e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008520:	fbb3 f3f2 	udiv	r3, r3, r2
 8008524:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	685a      	ldr	r2, [r3, #4]
 800852a:	4613      	mov	r3, r2
 800852c:	005b      	lsls	r3, r3, #1
 800852e:	4413      	add	r3, r2
 8008530:	6a3a      	ldr	r2, [r7, #32]
 8008532:	429a      	cmp	r2, r3
 8008534:	d305      	bcc.n	8008542 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800853c:	6a3a      	ldr	r2, [r7, #32]
 800853e:	429a      	cmp	r2, r3
 8008540:	d910      	bls.n	8008564 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8008542:	2301      	movs	r3, #1
 8008544:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8008548:	e1c9      	b.n	80088de <UART_SetConfig+0xc8e>
 800854a:	bf00      	nop
 800854c:	40011c00 	.word	0x40011c00
 8008550:	58024400 	.word	0x58024400
 8008554:	58000c00 	.word	0x58000c00
 8008558:	03d09000 	.word	0x03d09000
 800855c:	003d0900 	.word	0x003d0900
 8008560:	0800ba08 	.word	0x0800ba08
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008566:	4618      	mov	r0, r3
 8008568:	f04f 0100 	mov.w	r1, #0
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008570:	4ac1      	ldr	r2, [pc, #772]	; (8008878 <UART_SetConfig+0xc28>)
 8008572:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008576:	b29a      	uxth	r2, r3
 8008578:	f04f 0300 	mov.w	r3, #0
 800857c:	f7f7 fec8 	bl	8000310 <__aeabi_uldivmod>
 8008580:	4602      	mov	r2, r0
 8008582:	460b      	mov	r3, r1
 8008584:	4610      	mov	r0, r2
 8008586:	4619      	mov	r1, r3
 8008588:	f04f 0200 	mov.w	r2, #0
 800858c:	f04f 0300 	mov.w	r3, #0
 8008590:	020b      	lsls	r3, r1, #8
 8008592:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008596:	0202      	lsls	r2, r0, #8
 8008598:	6879      	ldr	r1, [r7, #4]
 800859a:	6849      	ldr	r1, [r1, #4]
 800859c:	0849      	lsrs	r1, r1, #1
 800859e:	4608      	mov	r0, r1
 80085a0:	f04f 0100 	mov.w	r1, #0
 80085a4:	1814      	adds	r4, r2, r0
 80085a6:	eb43 0501 	adc.w	r5, r3, r1
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	461a      	mov	r2, r3
 80085b0:	f04f 0300 	mov.w	r3, #0
 80085b4:	4620      	mov	r0, r4
 80085b6:	4629      	mov	r1, r5
 80085b8:	f7f7 feaa 	bl	8000310 <__aeabi_uldivmod>
 80085bc:	4602      	mov	r2, r0
 80085be:	460b      	mov	r3, r1
 80085c0:	4613      	mov	r3, r2
 80085c2:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80085c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80085ca:	d308      	bcc.n	80085de <UART_SetConfig+0x98e>
 80085cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80085d2:	d204      	bcs.n	80085de <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085da:	60da      	str	r2, [r3, #12]
 80085dc:	e17f      	b.n	80088de <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 80085de:	2301      	movs	r3, #1
 80085e0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80085e4:	e17b      	b.n	80088de <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	69db      	ldr	r3, [r3, #28]
 80085ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085ee:	f040 80be 	bne.w	800876e <UART_SetConfig+0xb1e>
  {
    switch (clocksource)
 80085f2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80085f6:	2b20      	cmp	r3, #32
 80085f8:	dc48      	bgt.n	800868c <UART_SetConfig+0xa3c>
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	db7b      	blt.n	80086f6 <UART_SetConfig+0xaa6>
 80085fe:	2b20      	cmp	r3, #32
 8008600:	d879      	bhi.n	80086f6 <UART_SetConfig+0xaa6>
 8008602:	a201      	add	r2, pc, #4	; (adr r2, 8008608 <UART_SetConfig+0x9b8>)
 8008604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008608:	08008693 	.word	0x08008693
 800860c:	0800869b 	.word	0x0800869b
 8008610:	080086f7 	.word	0x080086f7
 8008614:	080086f7 	.word	0x080086f7
 8008618:	080086a3 	.word	0x080086a3
 800861c:	080086f7 	.word	0x080086f7
 8008620:	080086f7 	.word	0x080086f7
 8008624:	080086f7 	.word	0x080086f7
 8008628:	080086b3 	.word	0x080086b3
 800862c:	080086f7 	.word	0x080086f7
 8008630:	080086f7 	.word	0x080086f7
 8008634:	080086f7 	.word	0x080086f7
 8008638:	080086f7 	.word	0x080086f7
 800863c:	080086f7 	.word	0x080086f7
 8008640:	080086f7 	.word	0x080086f7
 8008644:	080086f7 	.word	0x080086f7
 8008648:	080086c3 	.word	0x080086c3
 800864c:	080086f7 	.word	0x080086f7
 8008650:	080086f7 	.word	0x080086f7
 8008654:	080086f7 	.word	0x080086f7
 8008658:	080086f7 	.word	0x080086f7
 800865c:	080086f7 	.word	0x080086f7
 8008660:	080086f7 	.word	0x080086f7
 8008664:	080086f7 	.word	0x080086f7
 8008668:	080086f7 	.word	0x080086f7
 800866c:	080086f7 	.word	0x080086f7
 8008670:	080086f7 	.word	0x080086f7
 8008674:	080086f7 	.word	0x080086f7
 8008678:	080086f7 	.word	0x080086f7
 800867c:	080086f7 	.word	0x080086f7
 8008680:	080086f7 	.word	0x080086f7
 8008684:	080086f7 	.word	0x080086f7
 8008688:	080086e9 	.word	0x080086e9
 800868c:	2b40      	cmp	r3, #64	; 0x40
 800868e:	d02e      	beq.n	80086ee <UART_SetConfig+0xa9e>
 8008690:	e031      	b.n	80086f6 <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008692:	f7fc fd2f 	bl	80050f4 <HAL_RCC_GetPCLK1Freq>
 8008696:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008698:	e033      	b.n	8008702 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800869a:	f7fc fd41 	bl	8005120 <HAL_RCC_GetPCLK2Freq>
 800869e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80086a0:	e02f      	b.n	8008702 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086a2:	f107 0314 	add.w	r3, r7, #20
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7fd fca2 	bl	8005ff0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80086ac:	69bb      	ldr	r3, [r7, #24]
 80086ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80086b0:	e027      	b.n	8008702 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086b2:	f107 0308 	add.w	r3, r7, #8
 80086b6:	4618      	mov	r0, r3
 80086b8:	f7fd fdee 	bl	8006298 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80086c0:	e01f      	b.n	8008702 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086c2:	4b6e      	ldr	r3, [pc, #440]	; (800887c <UART_SetConfig+0xc2c>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f003 0320 	and.w	r3, r3, #32
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d009      	beq.n	80086e2 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80086ce:	4b6b      	ldr	r3, [pc, #428]	; (800887c <UART_SetConfig+0xc2c>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	08db      	lsrs	r3, r3, #3
 80086d4:	f003 0303 	and.w	r3, r3, #3
 80086d8:	4a69      	ldr	r2, [pc, #420]	; (8008880 <UART_SetConfig+0xc30>)
 80086da:	fa22 f303 	lsr.w	r3, r2, r3
 80086de:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80086e0:	e00f      	b.n	8008702 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 80086e2:	4b67      	ldr	r3, [pc, #412]	; (8008880 <UART_SetConfig+0xc30>)
 80086e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80086e6:	e00c      	b.n	8008702 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80086e8:	4b66      	ldr	r3, [pc, #408]	; (8008884 <UART_SetConfig+0xc34>)
 80086ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80086ec:	e009      	b.n	8008702 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80086f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80086f4:	e005      	b.n	8008702 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 80086f6:	2300      	movs	r3, #0
 80086f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80086fa:	2301      	movs	r3, #1
 80086fc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8008700:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008704:	2b00      	cmp	r3, #0
 8008706:	f000 80ea 	beq.w	80088de <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800870e:	4a5a      	ldr	r2, [pc, #360]	; (8008878 <UART_SetConfig+0xc28>)
 8008710:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008714:	461a      	mov	r2, r3
 8008716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008718:	fbb3 f3f2 	udiv	r3, r3, r2
 800871c:	005a      	lsls	r2, r3, #1
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	085b      	lsrs	r3, r3, #1
 8008724:	441a      	add	r2, r3
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	fbb2 f3f3 	udiv	r3, r2, r3
 800872e:	b29b      	uxth	r3, r3
 8008730:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008734:	2b0f      	cmp	r3, #15
 8008736:	d916      	bls.n	8008766 <UART_SetConfig+0xb16>
 8008738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800873a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800873e:	d212      	bcs.n	8008766 <UART_SetConfig+0xb16>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008742:	b29b      	uxth	r3, r3
 8008744:	f023 030f 	bic.w	r3, r3, #15
 8008748:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800874a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800874c:	085b      	lsrs	r3, r3, #1
 800874e:	b29b      	uxth	r3, r3
 8008750:	f003 0307 	and.w	r3, r3, #7
 8008754:	b29a      	uxth	r2, r3
 8008756:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008758:	4313      	orrs	r3, r2
 800875a:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008762:	60da      	str	r2, [r3, #12]
 8008764:	e0bb      	b.n	80088de <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800876c:	e0b7      	b.n	80088de <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800876e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008772:	2b20      	cmp	r3, #32
 8008774:	dc4a      	bgt.n	800880c <UART_SetConfig+0xbbc>
 8008776:	2b00      	cmp	r3, #0
 8008778:	f2c0 8086 	blt.w	8008888 <UART_SetConfig+0xc38>
 800877c:	2b20      	cmp	r3, #32
 800877e:	f200 8083 	bhi.w	8008888 <UART_SetConfig+0xc38>
 8008782:	a201      	add	r2, pc, #4	; (adr r2, 8008788 <UART_SetConfig+0xb38>)
 8008784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008788:	08008813 	.word	0x08008813
 800878c:	0800881b 	.word	0x0800881b
 8008790:	08008889 	.word	0x08008889
 8008794:	08008889 	.word	0x08008889
 8008798:	08008823 	.word	0x08008823
 800879c:	08008889 	.word	0x08008889
 80087a0:	08008889 	.word	0x08008889
 80087a4:	08008889 	.word	0x08008889
 80087a8:	08008833 	.word	0x08008833
 80087ac:	08008889 	.word	0x08008889
 80087b0:	08008889 	.word	0x08008889
 80087b4:	08008889 	.word	0x08008889
 80087b8:	08008889 	.word	0x08008889
 80087bc:	08008889 	.word	0x08008889
 80087c0:	08008889 	.word	0x08008889
 80087c4:	08008889 	.word	0x08008889
 80087c8:	08008843 	.word	0x08008843
 80087cc:	08008889 	.word	0x08008889
 80087d0:	08008889 	.word	0x08008889
 80087d4:	08008889 	.word	0x08008889
 80087d8:	08008889 	.word	0x08008889
 80087dc:	08008889 	.word	0x08008889
 80087e0:	08008889 	.word	0x08008889
 80087e4:	08008889 	.word	0x08008889
 80087e8:	08008889 	.word	0x08008889
 80087ec:	08008889 	.word	0x08008889
 80087f0:	08008889 	.word	0x08008889
 80087f4:	08008889 	.word	0x08008889
 80087f8:	08008889 	.word	0x08008889
 80087fc:	08008889 	.word	0x08008889
 8008800:	08008889 	.word	0x08008889
 8008804:	08008889 	.word	0x08008889
 8008808:	08008869 	.word	0x08008869
 800880c:	2b40      	cmp	r3, #64	; 0x40
 800880e:	d02e      	beq.n	800886e <UART_SetConfig+0xc1e>
 8008810:	e03a      	b.n	8008888 <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008812:	f7fc fc6f 	bl	80050f4 <HAL_RCC_GetPCLK1Freq>
 8008816:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008818:	e03c      	b.n	8008894 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800881a:	f7fc fc81 	bl	8005120 <HAL_RCC_GetPCLK2Freq>
 800881e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008820:	e038      	b.n	8008894 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008822:	f107 0314 	add.w	r3, r7, #20
 8008826:	4618      	mov	r0, r3
 8008828:	f7fd fbe2 	bl	8005ff0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800882c:	69bb      	ldr	r3, [r7, #24]
 800882e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008830:	e030      	b.n	8008894 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008832:	f107 0308 	add.w	r3, r7, #8
 8008836:	4618      	mov	r0, r3
 8008838:	f7fd fd2e 	bl	8006298 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008840:	e028      	b.n	8008894 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008842:	4b0e      	ldr	r3, [pc, #56]	; (800887c <UART_SetConfig+0xc2c>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f003 0320 	and.w	r3, r3, #32
 800884a:	2b00      	cmp	r3, #0
 800884c:	d009      	beq.n	8008862 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800884e:	4b0b      	ldr	r3, [pc, #44]	; (800887c <UART_SetConfig+0xc2c>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	08db      	lsrs	r3, r3, #3
 8008854:	f003 0303 	and.w	r3, r3, #3
 8008858:	4a09      	ldr	r2, [pc, #36]	; (8008880 <UART_SetConfig+0xc30>)
 800885a:	fa22 f303 	lsr.w	r3, r2, r3
 800885e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008860:	e018      	b.n	8008894 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 8008862:	4b07      	ldr	r3, [pc, #28]	; (8008880 <UART_SetConfig+0xc30>)
 8008864:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008866:	e015      	b.n	8008894 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008868:	4b06      	ldr	r3, [pc, #24]	; (8008884 <UART_SetConfig+0xc34>)
 800886a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800886c:	e012      	b.n	8008894 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800886e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008872:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008874:	e00e      	b.n	8008894 <UART_SetConfig+0xc44>
 8008876:	bf00      	nop
 8008878:	0800ba08 	.word	0x0800ba08
 800887c:	58024400 	.word	0x58024400
 8008880:	03d09000 	.word	0x03d09000
 8008884:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8008888:	2300      	movs	r3, #0
 800888a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800888c:	2301      	movs	r3, #1
 800888e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8008892:	bf00      	nop
    }

    if (pclk != 0U)
 8008894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008896:	2b00      	cmp	r3, #0
 8008898:	d021      	beq.n	80088de <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800889e:	4a1a      	ldr	r2, [pc, #104]	; (8008908 <UART_SetConfig+0xcb8>)
 80088a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088a4:	461a      	mov	r2, r3
 80088a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088a8:	fbb3 f2f2 	udiv	r2, r3, r2
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	085b      	lsrs	r3, r3, #1
 80088b2:	441a      	add	r2, r3
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80088bc:	b29b      	uxth	r3, r3
 80088be:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80088c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088c2:	2b0f      	cmp	r3, #15
 80088c4:	d908      	bls.n	80088d8 <UART_SetConfig+0xc88>
 80088c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088cc:	d204      	bcs.n	80088d8 <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = usartdiv;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80088d4:	60da      	str	r2, [r3, #12]
 80088d6:	e002      	b.n	80088de <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2201      	movs	r2, #1
 80088e2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2201      	movs	r2, #1
 80088ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2200      	movs	r2, #0
 80088f2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80088fa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3738      	adds	r7, #56	; 0x38
 8008902:	46bd      	mov	sp, r7
 8008904:	bdb0      	pop	{r4, r5, r7, pc}
 8008906:	bf00      	nop
 8008908:	0800ba08 	.word	0x0800ba08

0800890c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800890c:	b480      	push	{r7}
 800890e:	b083      	sub	sp, #12
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008918:	f003 0301 	and.w	r3, r3, #1
 800891c:	2b00      	cmp	r3, #0
 800891e:	d00a      	beq.n	8008936 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	430a      	orrs	r2, r1
 8008934:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800893a:	f003 0302 	and.w	r3, r3, #2
 800893e:	2b00      	cmp	r3, #0
 8008940:	d00a      	beq.n	8008958 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	430a      	orrs	r2, r1
 8008956:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800895c:	f003 0304 	and.w	r3, r3, #4
 8008960:	2b00      	cmp	r3, #0
 8008962:	d00a      	beq.n	800897a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	430a      	orrs	r2, r1
 8008978:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800897e:	f003 0308 	and.w	r3, r3, #8
 8008982:	2b00      	cmp	r3, #0
 8008984:	d00a      	beq.n	800899c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	430a      	orrs	r2, r1
 800899a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089a0:	f003 0310 	and.w	r3, r3, #16
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d00a      	beq.n	80089be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	689b      	ldr	r3, [r3, #8]
 80089ae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	430a      	orrs	r2, r1
 80089bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089c2:	f003 0320 	and.w	r3, r3, #32
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d00a      	beq.n	80089e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	689b      	ldr	r3, [r3, #8]
 80089d0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	430a      	orrs	r2, r1
 80089de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d01a      	beq.n	8008a22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	430a      	orrs	r2, r1
 8008a00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a0a:	d10a      	bne.n	8008a22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	430a      	orrs	r2, r1
 8008a20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d00a      	beq.n	8008a44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	430a      	orrs	r2, r1
 8008a42:	605a      	str	r2, [r3, #4]
  }
}
 8008a44:	bf00      	nop
 8008a46:	370c      	adds	r7, #12
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4e:	4770      	bx	lr

08008a50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b086      	sub	sp, #24
 8008a54:	af02      	add	r7, sp, #8
 8008a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008a60:	f7f8 fef4 	bl	800184c <HAL_GetTick>
 8008a64:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f003 0308 	and.w	r3, r3, #8
 8008a70:	2b08      	cmp	r3, #8
 8008a72:	d10e      	bne.n	8008a92 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a78:	9300      	str	r3, [sp, #0]
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 f82f 	bl	8008ae6 <UART_WaitOnFlagUntilTimeout>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d001      	beq.n	8008a92 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a8e:	2303      	movs	r3, #3
 8008a90:	e025      	b.n	8008ade <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f003 0304 	and.w	r3, r3, #4
 8008a9c:	2b04      	cmp	r3, #4
 8008a9e:	d10e      	bne.n	8008abe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008aa0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008aa4:	9300      	str	r3, [sp, #0]
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 f819 	bl	8008ae6 <UART_WaitOnFlagUntilTimeout>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d001      	beq.n	8008abe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008aba:	2303      	movs	r3, #3
 8008abc:	e00f      	b.n	8008ade <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2220      	movs	r2, #32
 8008ac2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2220      	movs	r2, #32
 8008aca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008adc:	2300      	movs	r3, #0
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3710      	adds	r7, #16
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}

08008ae6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008ae6:	b580      	push	{r7, lr}
 8008ae8:	b084      	sub	sp, #16
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	60f8      	str	r0, [r7, #12]
 8008aee:	60b9      	str	r1, [r7, #8]
 8008af0:	603b      	str	r3, [r7, #0]
 8008af2:	4613      	mov	r3, r2
 8008af4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008af6:	e062      	b.n	8008bbe <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008af8:	69bb      	ldr	r3, [r7, #24]
 8008afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008afe:	d05e      	beq.n	8008bbe <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b00:	f7f8 fea4 	bl	800184c <HAL_GetTick>
 8008b04:	4602      	mov	r2, r0
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	1ad3      	subs	r3, r2, r3
 8008b0a:	69ba      	ldr	r2, [r7, #24]
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	d302      	bcc.n	8008b16 <UART_WaitOnFlagUntilTimeout+0x30>
 8008b10:	69bb      	ldr	r3, [r7, #24]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d11d      	bne.n	8008b52 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	681a      	ldr	r2, [r3, #0]
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008b24:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	689a      	ldr	r2, [r3, #8]
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f022 0201 	bic.w	r2, r2, #1
 8008b34:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2220      	movs	r2, #32
 8008b3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	2220      	movs	r2, #32
 8008b42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008b4e:	2303      	movs	r3, #3
 8008b50:	e045      	b.n	8008bde <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f003 0304 	and.w	r3, r3, #4
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d02e      	beq.n	8008bbe <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	69db      	ldr	r3, [r3, #28]
 8008b66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b6e:	d126      	bne.n	8008bbe <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b78:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	681a      	ldr	r2, [r3, #0]
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008b88:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	689a      	ldr	r2, [r3, #8]
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f022 0201 	bic.w	r2, r2, #1
 8008b98:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2220      	movs	r2, #32
 8008b9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2220      	movs	r2, #32
 8008ba6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2220      	movs	r2, #32
 8008bae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008bba:	2303      	movs	r3, #3
 8008bbc:	e00f      	b.n	8008bde <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	69da      	ldr	r2, [r3, #28]
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	4013      	ands	r3, r2
 8008bc8:	68ba      	ldr	r2, [r7, #8]
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	bf0c      	ite	eq
 8008bce:	2301      	moveq	r3, #1
 8008bd0:	2300      	movne	r3, #0
 8008bd2:	b2db      	uxtb	r3, r3
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	79fb      	ldrb	r3, [r7, #7]
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	d08d      	beq.n	8008af8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3710      	adds	r7, #16
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}

08008be6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008be6:	b480      	push	{r7}
 8008be8:	b085      	sub	sp, #20
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008bf4:	2b01      	cmp	r3, #1
 8008bf6:	d101      	bne.n	8008bfc <HAL_UARTEx_DisableFifoMode+0x16>
 8008bf8:	2302      	movs	r3, #2
 8008bfa:	e027      	b.n	8008c4c <HAL_UARTEx_DisableFifoMode+0x66>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2224      	movs	r2, #36	; 0x24
 8008c08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	681a      	ldr	r2, [r3, #0]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f022 0201 	bic.w	r2, r2, #1
 8008c22:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008c2a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	68fa      	ldr	r2, [r7, #12]
 8008c38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2220      	movs	r2, #32
 8008c3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008c4a:	2300      	movs	r3, #0
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3714      	adds	r7, #20
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr

08008c58 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b084      	sub	sp, #16
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	d101      	bne.n	8008c70 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008c6c:	2302      	movs	r3, #2
 8008c6e:	e02d      	b.n	8008ccc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2201      	movs	r2, #1
 8008c74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2224      	movs	r2, #36	; 0x24
 8008c7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f022 0201 	bic.w	r2, r2, #1
 8008c96:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	689b      	ldr	r3, [r3, #8]
 8008c9e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	683a      	ldr	r2, [r7, #0]
 8008ca8:	430a      	orrs	r2, r1
 8008caa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f84f 	bl	8008d50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2220      	movs	r2, #32
 8008cbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008cca:	2300      	movs	r3, #0
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3710      	adds	r7, #16
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d101      	bne.n	8008cec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008ce8:	2302      	movs	r3, #2
 8008cea:	e02d      	b.n	8008d48 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2224      	movs	r2, #36	; 0x24
 8008cf8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f022 0201 	bic.w	r2, r2, #1
 8008d12:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	683a      	ldr	r2, [r7, #0]
 8008d24:	430a      	orrs	r2, r1
 8008d26:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 f811 	bl	8008d50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	68fa      	ldr	r2, [r7, #12]
 8008d34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2220      	movs	r2, #32
 8008d3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008d46:	2300      	movs	r3, #0
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3710      	adds	r7, #16
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}

08008d50 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b085      	sub	sp, #20
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d108      	bne.n	8008d72 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008d70:	e031      	b.n	8008dd6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008d72:	2310      	movs	r3, #16
 8008d74:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008d76:	2310      	movs	r3, #16
 8008d78:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	689b      	ldr	r3, [r3, #8]
 8008d80:	0e5b      	lsrs	r3, r3, #25
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	f003 0307 	and.w	r3, r3, #7
 8008d88:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	689b      	ldr	r3, [r3, #8]
 8008d90:	0f5b      	lsrs	r3, r3, #29
 8008d92:	b2db      	uxtb	r3, r3
 8008d94:	f003 0307 	and.w	r3, r3, #7
 8008d98:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008d9a:	7bbb      	ldrb	r3, [r7, #14]
 8008d9c:	7b3a      	ldrb	r2, [r7, #12]
 8008d9e:	4911      	ldr	r1, [pc, #68]	; (8008de4 <UARTEx_SetNbDataToProcess+0x94>)
 8008da0:	5c8a      	ldrb	r2, [r1, r2]
 8008da2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008da6:	7b3a      	ldrb	r2, [r7, #12]
 8008da8:	490f      	ldr	r1, [pc, #60]	; (8008de8 <UARTEx_SetNbDataToProcess+0x98>)
 8008daa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008dac:	fb93 f3f2 	sdiv	r3, r3, r2
 8008db0:	b29a      	uxth	r2, r3
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008db8:	7bfb      	ldrb	r3, [r7, #15]
 8008dba:	7b7a      	ldrb	r2, [r7, #13]
 8008dbc:	4909      	ldr	r1, [pc, #36]	; (8008de4 <UARTEx_SetNbDataToProcess+0x94>)
 8008dbe:	5c8a      	ldrb	r2, [r1, r2]
 8008dc0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008dc4:	7b7a      	ldrb	r2, [r7, #13]
 8008dc6:	4908      	ldr	r1, [pc, #32]	; (8008de8 <UARTEx_SetNbDataToProcess+0x98>)
 8008dc8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008dca:	fb93 f3f2 	sdiv	r3, r3, r2
 8008dce:	b29a      	uxth	r2, r3
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008dd6:	bf00      	nop
 8008dd8:	3714      	adds	r7, #20
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr
 8008de2:	bf00      	nop
 8008de4:	0800ba20 	.word	0x0800ba20
 8008de8:	0800ba28 	.word	0x0800ba28

08008dec <__NVIC_SetPriority>:
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	4603      	mov	r3, r0
 8008df4:	6039      	str	r1, [r7, #0]
 8008df6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008df8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	db0a      	blt.n	8008e16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	b2da      	uxtb	r2, r3
 8008e04:	490c      	ldr	r1, [pc, #48]	; (8008e38 <__NVIC_SetPriority+0x4c>)
 8008e06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008e0a:	0112      	lsls	r2, r2, #4
 8008e0c:	b2d2      	uxtb	r2, r2
 8008e0e:	440b      	add	r3, r1
 8008e10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008e14:	e00a      	b.n	8008e2c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	b2da      	uxtb	r2, r3
 8008e1a:	4908      	ldr	r1, [pc, #32]	; (8008e3c <__NVIC_SetPriority+0x50>)
 8008e1c:	88fb      	ldrh	r3, [r7, #6]
 8008e1e:	f003 030f 	and.w	r3, r3, #15
 8008e22:	3b04      	subs	r3, #4
 8008e24:	0112      	lsls	r2, r2, #4
 8008e26:	b2d2      	uxtb	r2, r2
 8008e28:	440b      	add	r3, r1
 8008e2a:	761a      	strb	r2, [r3, #24]
}
 8008e2c:	bf00      	nop
 8008e2e:	370c      	adds	r7, #12
 8008e30:	46bd      	mov	sp, r7
 8008e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e36:	4770      	bx	lr
 8008e38:	e000e100 	.word	0xe000e100
 8008e3c:	e000ed00 	.word	0xe000ed00

08008e40 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008e40:	b580      	push	{r7, lr}
 8008e42:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008e44:	4b05      	ldr	r3, [pc, #20]	; (8008e5c <SysTick_Handler+0x1c>)
 8008e46:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008e48:	f001 fcfe 	bl	800a848 <xTaskGetSchedulerState>
 8008e4c:	4603      	mov	r3, r0
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d001      	beq.n	8008e56 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008e52:	f002 fae9 	bl	800b428 <xPortSysTickHandler>
  }
}
 8008e56:	bf00      	nop
 8008e58:	bd80      	pop	{r7, pc}
 8008e5a:	bf00      	nop
 8008e5c:	e000e010 	.word	0xe000e010

08008e60 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008e60:	b580      	push	{r7, lr}
 8008e62:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008e64:	2100      	movs	r1, #0
 8008e66:	f06f 0004 	mvn.w	r0, #4
 8008e6a:	f7ff ffbf 	bl	8008dec <__NVIC_SetPriority>
#endif
}
 8008e6e:	bf00      	nop
 8008e70:	bd80      	pop	{r7, pc}
	...

08008e74 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e7a:	f3ef 8305 	mrs	r3, IPSR
 8008e7e:	603b      	str	r3, [r7, #0]
  return(result);
 8008e80:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d003      	beq.n	8008e8e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008e86:	f06f 0305 	mvn.w	r3, #5
 8008e8a:	607b      	str	r3, [r7, #4]
 8008e8c:	e00c      	b.n	8008ea8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008e8e:	4b0a      	ldr	r3, [pc, #40]	; (8008eb8 <osKernelInitialize+0x44>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d105      	bne.n	8008ea2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008e96:	4b08      	ldr	r3, [pc, #32]	; (8008eb8 <osKernelInitialize+0x44>)
 8008e98:	2201      	movs	r2, #1
 8008e9a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	607b      	str	r3, [r7, #4]
 8008ea0:	e002      	b.n	8008ea8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ea6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008ea8:	687b      	ldr	r3, [r7, #4]
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	370c      	adds	r7, #12
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
 8008eb6:	bf00      	nop
 8008eb8:	240000f4 	.word	0x240000f4

08008ebc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b082      	sub	sp, #8
 8008ec0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ec2:	f3ef 8305 	mrs	r3, IPSR
 8008ec6:	603b      	str	r3, [r7, #0]
  return(result);
 8008ec8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d003      	beq.n	8008ed6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008ece:	f06f 0305 	mvn.w	r3, #5
 8008ed2:	607b      	str	r3, [r7, #4]
 8008ed4:	e010      	b.n	8008ef8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008ed6:	4b0b      	ldr	r3, [pc, #44]	; (8008f04 <osKernelStart+0x48>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	d109      	bne.n	8008ef2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008ede:	f7ff ffbf 	bl	8008e60 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008ee2:	4b08      	ldr	r3, [pc, #32]	; (8008f04 <osKernelStart+0x48>)
 8008ee4:	2202      	movs	r2, #2
 8008ee6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008ee8:	f001 f866 	bl	8009fb8 <vTaskStartScheduler>
      stat = osOK;
 8008eec:	2300      	movs	r3, #0
 8008eee:	607b      	str	r3, [r7, #4]
 8008ef0:	e002      	b.n	8008ef8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ef6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008ef8:	687b      	ldr	r3, [r7, #4]
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3708      	adds	r7, #8
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}
 8008f02:	bf00      	nop
 8008f04:	240000f4 	.word	0x240000f4

08008f08 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b08e      	sub	sp, #56	; 0x38
 8008f0c:	af04      	add	r7, sp, #16
 8008f0e:	60f8      	str	r0, [r7, #12]
 8008f10:	60b9      	str	r1, [r7, #8]
 8008f12:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008f14:	2300      	movs	r3, #0
 8008f16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f18:	f3ef 8305 	mrs	r3, IPSR
 8008f1c:	617b      	str	r3, [r7, #20]
  return(result);
 8008f1e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d17e      	bne.n	8009022 <osThreadNew+0x11a>
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d07b      	beq.n	8009022 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008f2a:	2380      	movs	r3, #128	; 0x80
 8008f2c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008f2e:	2318      	movs	r3, #24
 8008f30:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008f32:	2300      	movs	r3, #0
 8008f34:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8008f36:	f04f 33ff 	mov.w	r3, #4294967295
 8008f3a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d045      	beq.n	8008fce <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d002      	beq.n	8008f50 <osThreadNew+0x48>
        name = attr->name;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	699b      	ldr	r3, [r3, #24]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d002      	beq.n	8008f5e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	699b      	ldr	r3, [r3, #24]
 8008f5c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008f5e:	69fb      	ldr	r3, [r7, #28]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d008      	beq.n	8008f76 <osThreadNew+0x6e>
 8008f64:	69fb      	ldr	r3, [r7, #28]
 8008f66:	2b38      	cmp	r3, #56	; 0x38
 8008f68:	d805      	bhi.n	8008f76 <osThreadNew+0x6e>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	f003 0301 	and.w	r3, r3, #1
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d001      	beq.n	8008f7a <osThreadNew+0x72>
        return (NULL);
 8008f76:	2300      	movs	r3, #0
 8008f78:	e054      	b.n	8009024 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	695b      	ldr	r3, [r3, #20]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d003      	beq.n	8008f8a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	695b      	ldr	r3, [r3, #20]
 8008f86:	089b      	lsrs	r3, r3, #2
 8008f88:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	689b      	ldr	r3, [r3, #8]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d00e      	beq.n	8008fb0 <osThreadNew+0xa8>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	68db      	ldr	r3, [r3, #12]
 8008f96:	2b5b      	cmp	r3, #91	; 0x5b
 8008f98:	d90a      	bls.n	8008fb0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d006      	beq.n	8008fb0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d002      	beq.n	8008fb0 <osThreadNew+0xa8>
        mem = 1;
 8008faa:	2301      	movs	r3, #1
 8008fac:	61bb      	str	r3, [r7, #24]
 8008fae:	e010      	b.n	8008fd2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	689b      	ldr	r3, [r3, #8]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d10c      	bne.n	8008fd2 <osThreadNew+0xca>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	68db      	ldr	r3, [r3, #12]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d108      	bne.n	8008fd2 <osThreadNew+0xca>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	691b      	ldr	r3, [r3, #16]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d104      	bne.n	8008fd2 <osThreadNew+0xca>
          mem = 0;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	61bb      	str	r3, [r7, #24]
 8008fcc:	e001      	b.n	8008fd2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008fd2:	69bb      	ldr	r3, [r7, #24]
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d110      	bne.n	8008ffa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008fdc:	687a      	ldr	r2, [r7, #4]
 8008fde:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008fe0:	9202      	str	r2, [sp, #8]
 8008fe2:	9301      	str	r3, [sp, #4]
 8008fe4:	69fb      	ldr	r3, [r7, #28]
 8008fe6:	9300      	str	r3, [sp, #0]
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	6a3a      	ldr	r2, [r7, #32]
 8008fec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008fee:	68f8      	ldr	r0, [r7, #12]
 8008ff0:	f000 fe0c 	bl	8009c0c <xTaskCreateStatic>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	613b      	str	r3, [r7, #16]
 8008ff8:	e013      	b.n	8009022 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008ffa:	69bb      	ldr	r3, [r7, #24]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d110      	bne.n	8009022 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009000:	6a3b      	ldr	r3, [r7, #32]
 8009002:	b29a      	uxth	r2, r3
 8009004:	f107 0310 	add.w	r3, r7, #16
 8009008:	9301      	str	r3, [sp, #4]
 800900a:	69fb      	ldr	r3, [r7, #28]
 800900c:	9300      	str	r3, [sp, #0]
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009012:	68f8      	ldr	r0, [r7, #12]
 8009014:	f000 fe57 	bl	8009cc6 <xTaskCreate>
 8009018:	4603      	mov	r3, r0
 800901a:	2b01      	cmp	r3, #1
 800901c:	d001      	beq.n	8009022 <osThreadNew+0x11a>
            hTask = NULL;
 800901e:	2300      	movs	r3, #0
 8009020:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009022:	693b      	ldr	r3, [r7, #16]
}
 8009024:	4618      	mov	r0, r3
 8009026:	3728      	adds	r7, #40	; 0x28
 8009028:	46bd      	mov	sp, r7
 800902a:	bd80      	pop	{r7, pc}

0800902c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009034:	f3ef 8305 	mrs	r3, IPSR
 8009038:	60bb      	str	r3, [r7, #8]
  return(result);
 800903a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800903c:	2b00      	cmp	r3, #0
 800903e:	d003      	beq.n	8009048 <osDelay+0x1c>
    stat = osErrorISR;
 8009040:	f06f 0305 	mvn.w	r3, #5
 8009044:	60fb      	str	r3, [r7, #12]
 8009046:	e007      	b.n	8009058 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009048:	2300      	movs	r3, #0
 800904a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d002      	beq.n	8009058 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f000 ff7c 	bl	8009f50 <vTaskDelay>
    }
  }

  return (stat);
 8009058:	68fb      	ldr	r3, [r7, #12]
}
 800905a:	4618      	mov	r0, r3
 800905c:	3710      	adds	r7, #16
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}
	...

08009064 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009064:	b480      	push	{r7}
 8009066:	b085      	sub	sp, #20
 8009068:	af00      	add	r7, sp, #0
 800906a:	60f8      	str	r0, [r7, #12]
 800906c:	60b9      	str	r1, [r7, #8]
 800906e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	4a07      	ldr	r2, [pc, #28]	; (8009090 <vApplicationGetIdleTaskMemory+0x2c>)
 8009074:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	4a06      	ldr	r2, [pc, #24]	; (8009094 <vApplicationGetIdleTaskMemory+0x30>)
 800907a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2280      	movs	r2, #128	; 0x80
 8009080:	601a      	str	r2, [r3, #0]
}
 8009082:	bf00      	nop
 8009084:	3714      	adds	r7, #20
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr
 800908e:	bf00      	nop
 8009090:	240000f8 	.word	0x240000f8
 8009094:	24000154 	.word	0x24000154

08009098 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009098:	b480      	push	{r7}
 800909a:	b085      	sub	sp, #20
 800909c:	af00      	add	r7, sp, #0
 800909e:	60f8      	str	r0, [r7, #12]
 80090a0:	60b9      	str	r1, [r7, #8]
 80090a2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	4a07      	ldr	r2, [pc, #28]	; (80090c4 <vApplicationGetTimerTaskMemory+0x2c>)
 80090a8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	4a06      	ldr	r2, [pc, #24]	; (80090c8 <vApplicationGetTimerTaskMemory+0x30>)
 80090ae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80090b6:	601a      	str	r2, [r3, #0]
}
 80090b8:	bf00      	nop
 80090ba:	3714      	adds	r7, #20
 80090bc:	46bd      	mov	sp, r7
 80090be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c2:	4770      	bx	lr
 80090c4:	24000354 	.word	0x24000354
 80090c8:	240003b0 	.word	0x240003b0

080090cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80090cc:	b480      	push	{r7}
 80090ce:	b083      	sub	sp, #12
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f103 0208 	add.w	r2, r3, #8
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f04f 32ff 	mov.w	r2, #4294967295
 80090e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f103 0208 	add.w	r2, r3, #8
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f103 0208 	add.w	r2, r3, #8
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2200      	movs	r2, #0
 80090fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009100:	bf00      	nop
 8009102:	370c      	adds	r7, #12
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr

0800910c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800910c:	b480      	push	{r7}
 800910e:	b083      	sub	sp, #12
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2200      	movs	r2, #0
 8009118:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800911a:	bf00      	nop
 800911c:	370c      	adds	r7, #12
 800911e:	46bd      	mov	sp, r7
 8009120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009124:	4770      	bx	lr

08009126 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009126:	b480      	push	{r7}
 8009128:	b085      	sub	sp, #20
 800912a:	af00      	add	r7, sp, #0
 800912c:	6078      	str	r0, [r7, #4]
 800912e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	685b      	ldr	r3, [r3, #4]
 8009134:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	68fa      	ldr	r2, [r7, #12]
 800913a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	689a      	ldr	r2, [r3, #8]
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	683a      	ldr	r2, [r7, #0]
 800914a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	683a      	ldr	r2, [r7, #0]
 8009150:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	687a      	ldr	r2, [r7, #4]
 8009156:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	1c5a      	adds	r2, r3, #1
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	601a      	str	r2, [r3, #0]
}
 8009162:	bf00      	nop
 8009164:	3714      	adds	r7, #20
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr

0800916e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800916e:	b480      	push	{r7}
 8009170:	b085      	sub	sp, #20
 8009172:	af00      	add	r7, sp, #0
 8009174:	6078      	str	r0, [r7, #4]
 8009176:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009184:	d103      	bne.n	800918e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	691b      	ldr	r3, [r3, #16]
 800918a:	60fb      	str	r3, [r7, #12]
 800918c:	e00c      	b.n	80091a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	3308      	adds	r3, #8
 8009192:	60fb      	str	r3, [r7, #12]
 8009194:	e002      	b.n	800919c <vListInsert+0x2e>
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	60fb      	str	r3, [r7, #12]
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	68ba      	ldr	r2, [r7, #8]
 80091a4:	429a      	cmp	r2, r3
 80091a6:	d2f6      	bcs.n	8009196 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	685a      	ldr	r2, [r3, #4]
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	683a      	ldr	r2, [r7, #0]
 80091b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	68fa      	ldr	r2, [r7, #12]
 80091bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	683a      	ldr	r2, [r7, #0]
 80091c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	687a      	ldr	r2, [r7, #4]
 80091c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	1c5a      	adds	r2, r3, #1
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	601a      	str	r2, [r3, #0]
}
 80091d4:	bf00      	nop
 80091d6:	3714      	adds	r7, #20
 80091d8:	46bd      	mov	sp, r7
 80091da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091de:	4770      	bx	lr

080091e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80091e0:	b480      	push	{r7}
 80091e2:	b085      	sub	sp, #20
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	691b      	ldr	r3, [r3, #16]
 80091ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	687a      	ldr	r2, [r7, #4]
 80091f4:	6892      	ldr	r2, [r2, #8]
 80091f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	689b      	ldr	r3, [r3, #8]
 80091fc:	687a      	ldr	r2, [r7, #4]
 80091fe:	6852      	ldr	r2, [r2, #4]
 8009200:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	687a      	ldr	r2, [r7, #4]
 8009208:	429a      	cmp	r2, r3
 800920a:	d103      	bne.n	8009214 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	689a      	ldr	r2, [r3, #8]
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2200      	movs	r2, #0
 8009218:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	1e5a      	subs	r2, r3, #1
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
}
 8009228:	4618      	mov	r0, r3
 800922a:	3714      	adds	r7, #20
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr

08009234 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b084      	sub	sp, #16
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d10a      	bne.n	800925e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800924c:	f383 8811 	msr	BASEPRI, r3
 8009250:	f3bf 8f6f 	isb	sy
 8009254:	f3bf 8f4f 	dsb	sy
 8009258:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800925a:	bf00      	nop
 800925c:	e7fe      	b.n	800925c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800925e:	f002 f851 	bl	800b304 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800926a:	68f9      	ldr	r1, [r7, #12]
 800926c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800926e:	fb01 f303 	mul.w	r3, r1, r3
 8009272:	441a      	add	r2, r3
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	2200      	movs	r2, #0
 800927c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681a      	ldr	r2, [r3, #0]
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681a      	ldr	r2, [r3, #0]
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800928e:	3b01      	subs	r3, #1
 8009290:	68f9      	ldr	r1, [r7, #12]
 8009292:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009294:	fb01 f303 	mul.w	r3, r1, r3
 8009298:	441a      	add	r2, r3
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	22ff      	movs	r2, #255	; 0xff
 80092a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	22ff      	movs	r2, #255	; 0xff
 80092aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d114      	bne.n	80092de <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	691b      	ldr	r3, [r3, #16]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d01a      	beq.n	80092f2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	3310      	adds	r3, #16
 80092c0:	4618      	mov	r0, r3
 80092c2:	f001 f903 	bl	800a4cc <xTaskRemoveFromEventList>
 80092c6:	4603      	mov	r3, r0
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d012      	beq.n	80092f2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80092cc:	4b0c      	ldr	r3, [pc, #48]	; (8009300 <xQueueGenericReset+0xcc>)
 80092ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092d2:	601a      	str	r2, [r3, #0]
 80092d4:	f3bf 8f4f 	dsb	sy
 80092d8:	f3bf 8f6f 	isb	sy
 80092dc:	e009      	b.n	80092f2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	3310      	adds	r3, #16
 80092e2:	4618      	mov	r0, r3
 80092e4:	f7ff fef2 	bl	80090cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	3324      	adds	r3, #36	; 0x24
 80092ec:	4618      	mov	r0, r3
 80092ee:	f7ff feed 	bl	80090cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80092f2:	f002 f837 	bl	800b364 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80092f6:	2301      	movs	r3, #1
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	3710      	adds	r7, #16
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd80      	pop	{r7, pc}
 8009300:	e000ed04 	.word	0xe000ed04

08009304 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009304:	b580      	push	{r7, lr}
 8009306:	b08e      	sub	sp, #56	; 0x38
 8009308:	af02      	add	r7, sp, #8
 800930a:	60f8      	str	r0, [r7, #12]
 800930c:	60b9      	str	r1, [r7, #8]
 800930e:	607a      	str	r2, [r7, #4]
 8009310:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d10a      	bne.n	800932e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800931c:	f383 8811 	msr	BASEPRI, r3
 8009320:	f3bf 8f6f 	isb	sy
 8009324:	f3bf 8f4f 	dsb	sy
 8009328:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800932a:	bf00      	nop
 800932c:	e7fe      	b.n	800932c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d10a      	bne.n	800934a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009338:	f383 8811 	msr	BASEPRI, r3
 800933c:	f3bf 8f6f 	isb	sy
 8009340:	f3bf 8f4f 	dsb	sy
 8009344:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009346:	bf00      	nop
 8009348:	e7fe      	b.n	8009348 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d002      	beq.n	8009356 <xQueueGenericCreateStatic+0x52>
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d001      	beq.n	800935a <xQueueGenericCreateStatic+0x56>
 8009356:	2301      	movs	r3, #1
 8009358:	e000      	b.n	800935c <xQueueGenericCreateStatic+0x58>
 800935a:	2300      	movs	r3, #0
 800935c:	2b00      	cmp	r3, #0
 800935e:	d10a      	bne.n	8009376 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009364:	f383 8811 	msr	BASEPRI, r3
 8009368:	f3bf 8f6f 	isb	sy
 800936c:	f3bf 8f4f 	dsb	sy
 8009370:	623b      	str	r3, [r7, #32]
}
 8009372:	bf00      	nop
 8009374:	e7fe      	b.n	8009374 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d102      	bne.n	8009382 <xQueueGenericCreateStatic+0x7e>
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d101      	bne.n	8009386 <xQueueGenericCreateStatic+0x82>
 8009382:	2301      	movs	r3, #1
 8009384:	e000      	b.n	8009388 <xQueueGenericCreateStatic+0x84>
 8009386:	2300      	movs	r3, #0
 8009388:	2b00      	cmp	r3, #0
 800938a:	d10a      	bne.n	80093a2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800938c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009390:	f383 8811 	msr	BASEPRI, r3
 8009394:	f3bf 8f6f 	isb	sy
 8009398:	f3bf 8f4f 	dsb	sy
 800939c:	61fb      	str	r3, [r7, #28]
}
 800939e:	bf00      	nop
 80093a0:	e7fe      	b.n	80093a0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80093a2:	2350      	movs	r3, #80	; 0x50
 80093a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	2b50      	cmp	r3, #80	; 0x50
 80093aa:	d00a      	beq.n	80093c2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80093ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b0:	f383 8811 	msr	BASEPRI, r3
 80093b4:	f3bf 8f6f 	isb	sy
 80093b8:	f3bf 8f4f 	dsb	sy
 80093bc:	61bb      	str	r3, [r7, #24]
}
 80093be:	bf00      	nop
 80093c0:	e7fe      	b.n	80093c0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80093c2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80093c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d00d      	beq.n	80093ea <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80093ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093d0:	2201      	movs	r2, #1
 80093d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80093d6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80093da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093dc:	9300      	str	r3, [sp, #0]
 80093de:	4613      	mov	r3, r2
 80093e0:	687a      	ldr	r2, [r7, #4]
 80093e2:	68b9      	ldr	r1, [r7, #8]
 80093e4:	68f8      	ldr	r0, [r7, #12]
 80093e6:	f000 f805 	bl	80093f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80093ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80093ec:	4618      	mov	r0, r3
 80093ee:	3730      	adds	r7, #48	; 0x30
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bd80      	pop	{r7, pc}

080093f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	60f8      	str	r0, [r7, #12]
 80093fc:	60b9      	str	r1, [r7, #8]
 80093fe:	607a      	str	r2, [r7, #4]
 8009400:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d103      	bne.n	8009410 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009408:	69bb      	ldr	r3, [r7, #24]
 800940a:	69ba      	ldr	r2, [r7, #24]
 800940c:	601a      	str	r2, [r3, #0]
 800940e:	e002      	b.n	8009416 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009410:	69bb      	ldr	r3, [r7, #24]
 8009412:	687a      	ldr	r2, [r7, #4]
 8009414:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009416:	69bb      	ldr	r3, [r7, #24]
 8009418:	68fa      	ldr	r2, [r7, #12]
 800941a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800941c:	69bb      	ldr	r3, [r7, #24]
 800941e:	68ba      	ldr	r2, [r7, #8]
 8009420:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009422:	2101      	movs	r1, #1
 8009424:	69b8      	ldr	r0, [r7, #24]
 8009426:	f7ff ff05 	bl	8009234 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800942a:	69bb      	ldr	r3, [r7, #24]
 800942c:	78fa      	ldrb	r2, [r7, #3]
 800942e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009432:	bf00      	nop
 8009434:	3710      	adds	r7, #16
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
	...

0800943c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b08e      	sub	sp, #56	; 0x38
 8009440:	af00      	add	r7, sp, #0
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	607a      	str	r2, [r7, #4]
 8009448:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800944a:	2300      	movs	r3, #0
 800944c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009454:	2b00      	cmp	r3, #0
 8009456:	d10a      	bne.n	800946e <xQueueGenericSend+0x32>
	__asm volatile
 8009458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800945c:	f383 8811 	msr	BASEPRI, r3
 8009460:	f3bf 8f6f 	isb	sy
 8009464:	f3bf 8f4f 	dsb	sy
 8009468:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800946a:	bf00      	nop
 800946c:	e7fe      	b.n	800946c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d103      	bne.n	800947c <xQueueGenericSend+0x40>
 8009474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009478:	2b00      	cmp	r3, #0
 800947a:	d101      	bne.n	8009480 <xQueueGenericSend+0x44>
 800947c:	2301      	movs	r3, #1
 800947e:	e000      	b.n	8009482 <xQueueGenericSend+0x46>
 8009480:	2300      	movs	r3, #0
 8009482:	2b00      	cmp	r3, #0
 8009484:	d10a      	bne.n	800949c <xQueueGenericSend+0x60>
	__asm volatile
 8009486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800948a:	f383 8811 	msr	BASEPRI, r3
 800948e:	f3bf 8f6f 	isb	sy
 8009492:	f3bf 8f4f 	dsb	sy
 8009496:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009498:	bf00      	nop
 800949a:	e7fe      	b.n	800949a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	2b02      	cmp	r3, #2
 80094a0:	d103      	bne.n	80094aa <xQueueGenericSend+0x6e>
 80094a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094a6:	2b01      	cmp	r3, #1
 80094a8:	d101      	bne.n	80094ae <xQueueGenericSend+0x72>
 80094aa:	2301      	movs	r3, #1
 80094ac:	e000      	b.n	80094b0 <xQueueGenericSend+0x74>
 80094ae:	2300      	movs	r3, #0
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d10a      	bne.n	80094ca <xQueueGenericSend+0x8e>
	__asm volatile
 80094b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094b8:	f383 8811 	msr	BASEPRI, r3
 80094bc:	f3bf 8f6f 	isb	sy
 80094c0:	f3bf 8f4f 	dsb	sy
 80094c4:	623b      	str	r3, [r7, #32]
}
 80094c6:	bf00      	nop
 80094c8:	e7fe      	b.n	80094c8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80094ca:	f001 f9bd 	bl	800a848 <xTaskGetSchedulerState>
 80094ce:	4603      	mov	r3, r0
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d102      	bne.n	80094da <xQueueGenericSend+0x9e>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d101      	bne.n	80094de <xQueueGenericSend+0xa2>
 80094da:	2301      	movs	r3, #1
 80094dc:	e000      	b.n	80094e0 <xQueueGenericSend+0xa4>
 80094de:	2300      	movs	r3, #0
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d10a      	bne.n	80094fa <xQueueGenericSend+0xbe>
	__asm volatile
 80094e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e8:	f383 8811 	msr	BASEPRI, r3
 80094ec:	f3bf 8f6f 	isb	sy
 80094f0:	f3bf 8f4f 	dsb	sy
 80094f4:	61fb      	str	r3, [r7, #28]
}
 80094f6:	bf00      	nop
 80094f8:	e7fe      	b.n	80094f8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80094fa:	f001 ff03 	bl	800b304 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80094fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009500:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009506:	429a      	cmp	r2, r3
 8009508:	d302      	bcc.n	8009510 <xQueueGenericSend+0xd4>
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	2b02      	cmp	r3, #2
 800950e:	d129      	bne.n	8009564 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009510:	683a      	ldr	r2, [r7, #0]
 8009512:	68b9      	ldr	r1, [r7, #8]
 8009514:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009516:	f000 fa0b 	bl	8009930 <prvCopyDataToQueue>
 800951a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800951c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800951e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009520:	2b00      	cmp	r3, #0
 8009522:	d010      	beq.n	8009546 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009526:	3324      	adds	r3, #36	; 0x24
 8009528:	4618      	mov	r0, r3
 800952a:	f000 ffcf 	bl	800a4cc <xTaskRemoveFromEventList>
 800952e:	4603      	mov	r3, r0
 8009530:	2b00      	cmp	r3, #0
 8009532:	d013      	beq.n	800955c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009534:	4b3f      	ldr	r3, [pc, #252]	; (8009634 <xQueueGenericSend+0x1f8>)
 8009536:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800953a:	601a      	str	r2, [r3, #0]
 800953c:	f3bf 8f4f 	dsb	sy
 8009540:	f3bf 8f6f 	isb	sy
 8009544:	e00a      	b.n	800955c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009548:	2b00      	cmp	r3, #0
 800954a:	d007      	beq.n	800955c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800954c:	4b39      	ldr	r3, [pc, #228]	; (8009634 <xQueueGenericSend+0x1f8>)
 800954e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009552:	601a      	str	r2, [r3, #0]
 8009554:	f3bf 8f4f 	dsb	sy
 8009558:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800955c:	f001 ff02 	bl	800b364 <vPortExitCritical>
				return pdPASS;
 8009560:	2301      	movs	r3, #1
 8009562:	e063      	b.n	800962c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d103      	bne.n	8009572 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800956a:	f001 fefb 	bl	800b364 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800956e:	2300      	movs	r3, #0
 8009570:	e05c      	b.n	800962c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009574:	2b00      	cmp	r3, #0
 8009576:	d106      	bne.n	8009586 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009578:	f107 0314 	add.w	r3, r7, #20
 800957c:	4618      	mov	r0, r3
 800957e:	f001 f809 	bl	800a594 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009582:	2301      	movs	r3, #1
 8009584:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009586:	f001 feed 	bl	800b364 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800958a:	f000 fd7b 	bl	800a084 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800958e:	f001 feb9 	bl	800b304 <vPortEnterCritical>
 8009592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009594:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009598:	b25b      	sxtb	r3, r3
 800959a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800959e:	d103      	bne.n	80095a8 <xQueueGenericSend+0x16c>
 80095a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095a2:	2200      	movs	r2, #0
 80095a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80095a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80095ae:	b25b      	sxtb	r3, r3
 80095b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095b4:	d103      	bne.n	80095be <xQueueGenericSend+0x182>
 80095b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095b8:	2200      	movs	r2, #0
 80095ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80095be:	f001 fed1 	bl	800b364 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80095c2:	1d3a      	adds	r2, r7, #4
 80095c4:	f107 0314 	add.w	r3, r7, #20
 80095c8:	4611      	mov	r1, r2
 80095ca:	4618      	mov	r0, r3
 80095cc:	f000 fff8 	bl	800a5c0 <xTaskCheckForTimeOut>
 80095d0:	4603      	mov	r3, r0
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d124      	bne.n	8009620 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80095d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80095d8:	f000 faa2 	bl	8009b20 <prvIsQueueFull>
 80095dc:	4603      	mov	r3, r0
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d018      	beq.n	8009614 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80095e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095e4:	3310      	adds	r3, #16
 80095e6:	687a      	ldr	r2, [r7, #4]
 80095e8:	4611      	mov	r1, r2
 80095ea:	4618      	mov	r0, r3
 80095ec:	f000 ff1e 	bl	800a42c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80095f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80095f2:	f000 fa2d 	bl	8009a50 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80095f6:	f000 fd53 	bl	800a0a0 <xTaskResumeAll>
 80095fa:	4603      	mov	r3, r0
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	f47f af7c 	bne.w	80094fa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009602:	4b0c      	ldr	r3, [pc, #48]	; (8009634 <xQueueGenericSend+0x1f8>)
 8009604:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009608:	601a      	str	r2, [r3, #0]
 800960a:	f3bf 8f4f 	dsb	sy
 800960e:	f3bf 8f6f 	isb	sy
 8009612:	e772      	b.n	80094fa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009614:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009616:	f000 fa1b 	bl	8009a50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800961a:	f000 fd41 	bl	800a0a0 <xTaskResumeAll>
 800961e:	e76c      	b.n	80094fa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009620:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009622:	f000 fa15 	bl	8009a50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009626:	f000 fd3b 	bl	800a0a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800962a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800962c:	4618      	mov	r0, r3
 800962e:	3738      	adds	r7, #56	; 0x38
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	e000ed04 	.word	0xe000ed04

08009638 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b090      	sub	sp, #64	; 0x40
 800963c:	af00      	add	r7, sp, #0
 800963e:	60f8      	str	r0, [r7, #12]
 8009640:	60b9      	str	r1, [r7, #8]
 8009642:	607a      	str	r2, [r7, #4]
 8009644:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800964a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800964c:	2b00      	cmp	r3, #0
 800964e:	d10a      	bne.n	8009666 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009654:	f383 8811 	msr	BASEPRI, r3
 8009658:	f3bf 8f6f 	isb	sy
 800965c:	f3bf 8f4f 	dsb	sy
 8009660:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009662:	bf00      	nop
 8009664:	e7fe      	b.n	8009664 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d103      	bne.n	8009674 <xQueueGenericSendFromISR+0x3c>
 800966c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800966e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009670:	2b00      	cmp	r3, #0
 8009672:	d101      	bne.n	8009678 <xQueueGenericSendFromISR+0x40>
 8009674:	2301      	movs	r3, #1
 8009676:	e000      	b.n	800967a <xQueueGenericSendFromISR+0x42>
 8009678:	2300      	movs	r3, #0
 800967a:	2b00      	cmp	r3, #0
 800967c:	d10a      	bne.n	8009694 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800967e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009682:	f383 8811 	msr	BASEPRI, r3
 8009686:	f3bf 8f6f 	isb	sy
 800968a:	f3bf 8f4f 	dsb	sy
 800968e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009690:	bf00      	nop
 8009692:	e7fe      	b.n	8009692 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	2b02      	cmp	r3, #2
 8009698:	d103      	bne.n	80096a2 <xQueueGenericSendFromISR+0x6a>
 800969a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800969c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800969e:	2b01      	cmp	r3, #1
 80096a0:	d101      	bne.n	80096a6 <xQueueGenericSendFromISR+0x6e>
 80096a2:	2301      	movs	r3, #1
 80096a4:	e000      	b.n	80096a8 <xQueueGenericSendFromISR+0x70>
 80096a6:	2300      	movs	r3, #0
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d10a      	bne.n	80096c2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80096ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096b0:	f383 8811 	msr	BASEPRI, r3
 80096b4:	f3bf 8f6f 	isb	sy
 80096b8:	f3bf 8f4f 	dsb	sy
 80096bc:	623b      	str	r3, [r7, #32]
}
 80096be:	bf00      	nop
 80096c0:	e7fe      	b.n	80096c0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80096c2:	f001 ff01 	bl	800b4c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80096c6:	f3ef 8211 	mrs	r2, BASEPRI
 80096ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ce:	f383 8811 	msr	BASEPRI, r3
 80096d2:	f3bf 8f6f 	isb	sy
 80096d6:	f3bf 8f4f 	dsb	sy
 80096da:	61fa      	str	r2, [r7, #28]
 80096dc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80096de:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80096e0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80096e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80096e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d302      	bcc.n	80096f4 <xQueueGenericSendFromISR+0xbc>
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	2b02      	cmp	r3, #2
 80096f2:	d12f      	bne.n	8009754 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80096f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80096fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009702:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009704:	683a      	ldr	r2, [r7, #0]
 8009706:	68b9      	ldr	r1, [r7, #8]
 8009708:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800970a:	f000 f911 	bl	8009930 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800970e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009716:	d112      	bne.n	800973e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800971a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800971c:	2b00      	cmp	r3, #0
 800971e:	d016      	beq.n	800974e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009722:	3324      	adds	r3, #36	; 0x24
 8009724:	4618      	mov	r0, r3
 8009726:	f000 fed1 	bl	800a4cc <xTaskRemoveFromEventList>
 800972a:	4603      	mov	r3, r0
 800972c:	2b00      	cmp	r3, #0
 800972e:	d00e      	beq.n	800974e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d00b      	beq.n	800974e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2201      	movs	r2, #1
 800973a:	601a      	str	r2, [r3, #0]
 800973c:	e007      	b.n	800974e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800973e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009742:	3301      	adds	r3, #1
 8009744:	b2db      	uxtb	r3, r3
 8009746:	b25a      	sxtb	r2, r3
 8009748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800974a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800974e:	2301      	movs	r3, #1
 8009750:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009752:	e001      	b.n	8009758 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009754:	2300      	movs	r3, #0
 8009756:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009758:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800975a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800975c:	697b      	ldr	r3, [r7, #20]
 800975e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009762:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009764:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009766:	4618      	mov	r0, r3
 8009768:	3740      	adds	r7, #64	; 0x40
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}
	...

08009770 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b08c      	sub	sp, #48	; 0x30
 8009774:	af00      	add	r7, sp, #0
 8009776:	60f8      	str	r0, [r7, #12]
 8009778:	60b9      	str	r1, [r7, #8]
 800977a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800977c:	2300      	movs	r3, #0
 800977e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009786:	2b00      	cmp	r3, #0
 8009788:	d10a      	bne.n	80097a0 <xQueueReceive+0x30>
	__asm volatile
 800978a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800978e:	f383 8811 	msr	BASEPRI, r3
 8009792:	f3bf 8f6f 	isb	sy
 8009796:	f3bf 8f4f 	dsb	sy
 800979a:	623b      	str	r3, [r7, #32]
}
 800979c:	bf00      	nop
 800979e:	e7fe      	b.n	800979e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d103      	bne.n	80097ae <xQueueReceive+0x3e>
 80097a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d101      	bne.n	80097b2 <xQueueReceive+0x42>
 80097ae:	2301      	movs	r3, #1
 80097b0:	e000      	b.n	80097b4 <xQueueReceive+0x44>
 80097b2:	2300      	movs	r3, #0
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d10a      	bne.n	80097ce <xQueueReceive+0x5e>
	__asm volatile
 80097b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097bc:	f383 8811 	msr	BASEPRI, r3
 80097c0:	f3bf 8f6f 	isb	sy
 80097c4:	f3bf 8f4f 	dsb	sy
 80097c8:	61fb      	str	r3, [r7, #28]
}
 80097ca:	bf00      	nop
 80097cc:	e7fe      	b.n	80097cc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80097ce:	f001 f83b 	bl	800a848 <xTaskGetSchedulerState>
 80097d2:	4603      	mov	r3, r0
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d102      	bne.n	80097de <xQueueReceive+0x6e>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d101      	bne.n	80097e2 <xQueueReceive+0x72>
 80097de:	2301      	movs	r3, #1
 80097e0:	e000      	b.n	80097e4 <xQueueReceive+0x74>
 80097e2:	2300      	movs	r3, #0
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d10a      	bne.n	80097fe <xQueueReceive+0x8e>
	__asm volatile
 80097e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ec:	f383 8811 	msr	BASEPRI, r3
 80097f0:	f3bf 8f6f 	isb	sy
 80097f4:	f3bf 8f4f 	dsb	sy
 80097f8:	61bb      	str	r3, [r7, #24]
}
 80097fa:	bf00      	nop
 80097fc:	e7fe      	b.n	80097fc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80097fe:	f001 fd81 	bl	800b304 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009806:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800980a:	2b00      	cmp	r3, #0
 800980c:	d01f      	beq.n	800984e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800980e:	68b9      	ldr	r1, [r7, #8]
 8009810:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009812:	f000 f8f7 	bl	8009a04 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009818:	1e5a      	subs	r2, r3, #1
 800981a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800981c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800981e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009820:	691b      	ldr	r3, [r3, #16]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d00f      	beq.n	8009846 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009828:	3310      	adds	r3, #16
 800982a:	4618      	mov	r0, r3
 800982c:	f000 fe4e 	bl	800a4cc <xTaskRemoveFromEventList>
 8009830:	4603      	mov	r3, r0
 8009832:	2b00      	cmp	r3, #0
 8009834:	d007      	beq.n	8009846 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009836:	4b3d      	ldr	r3, [pc, #244]	; (800992c <xQueueReceive+0x1bc>)
 8009838:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800983c:	601a      	str	r2, [r3, #0]
 800983e:	f3bf 8f4f 	dsb	sy
 8009842:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009846:	f001 fd8d 	bl	800b364 <vPortExitCritical>
				return pdPASS;
 800984a:	2301      	movs	r3, #1
 800984c:	e069      	b.n	8009922 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d103      	bne.n	800985c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009854:	f001 fd86 	bl	800b364 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009858:	2300      	movs	r3, #0
 800985a:	e062      	b.n	8009922 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800985c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800985e:	2b00      	cmp	r3, #0
 8009860:	d106      	bne.n	8009870 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009862:	f107 0310 	add.w	r3, r7, #16
 8009866:	4618      	mov	r0, r3
 8009868:	f000 fe94 	bl	800a594 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800986c:	2301      	movs	r3, #1
 800986e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009870:	f001 fd78 	bl	800b364 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009874:	f000 fc06 	bl	800a084 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009878:	f001 fd44 	bl	800b304 <vPortEnterCritical>
 800987c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800987e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009882:	b25b      	sxtb	r3, r3
 8009884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009888:	d103      	bne.n	8009892 <xQueueReceive+0x122>
 800988a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800988c:	2200      	movs	r2, #0
 800988e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009894:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009898:	b25b      	sxtb	r3, r3
 800989a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800989e:	d103      	bne.n	80098a8 <xQueueReceive+0x138>
 80098a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098a2:	2200      	movs	r2, #0
 80098a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80098a8:	f001 fd5c 	bl	800b364 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80098ac:	1d3a      	adds	r2, r7, #4
 80098ae:	f107 0310 	add.w	r3, r7, #16
 80098b2:	4611      	mov	r1, r2
 80098b4:	4618      	mov	r0, r3
 80098b6:	f000 fe83 	bl	800a5c0 <xTaskCheckForTimeOut>
 80098ba:	4603      	mov	r3, r0
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d123      	bne.n	8009908 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80098c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098c2:	f000 f917 	bl	8009af4 <prvIsQueueEmpty>
 80098c6:	4603      	mov	r3, r0
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d017      	beq.n	80098fc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80098cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098ce:	3324      	adds	r3, #36	; 0x24
 80098d0:	687a      	ldr	r2, [r7, #4]
 80098d2:	4611      	mov	r1, r2
 80098d4:	4618      	mov	r0, r3
 80098d6:	f000 fda9 	bl	800a42c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80098da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098dc:	f000 f8b8 	bl	8009a50 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80098e0:	f000 fbde 	bl	800a0a0 <xTaskResumeAll>
 80098e4:	4603      	mov	r3, r0
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d189      	bne.n	80097fe <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80098ea:	4b10      	ldr	r3, [pc, #64]	; (800992c <xQueueReceive+0x1bc>)
 80098ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098f0:	601a      	str	r2, [r3, #0]
 80098f2:	f3bf 8f4f 	dsb	sy
 80098f6:	f3bf 8f6f 	isb	sy
 80098fa:	e780      	b.n	80097fe <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80098fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098fe:	f000 f8a7 	bl	8009a50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009902:	f000 fbcd 	bl	800a0a0 <xTaskResumeAll>
 8009906:	e77a      	b.n	80097fe <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009908:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800990a:	f000 f8a1 	bl	8009a50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800990e:	f000 fbc7 	bl	800a0a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009912:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009914:	f000 f8ee 	bl	8009af4 <prvIsQueueEmpty>
 8009918:	4603      	mov	r3, r0
 800991a:	2b00      	cmp	r3, #0
 800991c:	f43f af6f 	beq.w	80097fe <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009920:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009922:	4618      	mov	r0, r3
 8009924:	3730      	adds	r7, #48	; 0x30
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	e000ed04 	.word	0xe000ed04

08009930 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b086      	sub	sp, #24
 8009934:	af00      	add	r7, sp, #0
 8009936:	60f8      	str	r0, [r7, #12]
 8009938:	60b9      	str	r1, [r7, #8]
 800993a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800993c:	2300      	movs	r3, #0
 800993e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009944:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800994a:	2b00      	cmp	r3, #0
 800994c:	d10d      	bne.n	800996a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d14d      	bne.n	80099f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	4618      	mov	r0, r3
 800995c:	f000 ff92 	bl	800a884 <xTaskPriorityDisinherit>
 8009960:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2200      	movs	r2, #0
 8009966:	609a      	str	r2, [r3, #8]
 8009968:	e043      	b.n	80099f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d119      	bne.n	80099a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	6858      	ldr	r0, [r3, #4]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009978:	461a      	mov	r2, r3
 800997a:	68b9      	ldr	r1, [r7, #8]
 800997c:	f001 fff2 	bl	800b964 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	685a      	ldr	r2, [r3, #4]
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009988:	441a      	add	r2, r3
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	685a      	ldr	r2, [r3, #4]
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	689b      	ldr	r3, [r3, #8]
 8009996:	429a      	cmp	r2, r3
 8009998:	d32b      	bcc.n	80099f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	605a      	str	r2, [r3, #4]
 80099a2:	e026      	b.n	80099f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	68d8      	ldr	r0, [r3, #12]
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099ac:	461a      	mov	r2, r3
 80099ae:	68b9      	ldr	r1, [r7, #8]
 80099b0:	f001 ffd8 	bl	800b964 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	68da      	ldr	r2, [r3, #12]
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099bc:	425b      	negs	r3, r3
 80099be:	441a      	add	r2, r3
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	68da      	ldr	r2, [r3, #12]
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	429a      	cmp	r2, r3
 80099ce:	d207      	bcs.n	80099e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	689a      	ldr	r2, [r3, #8]
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099d8:	425b      	negs	r3, r3
 80099da:	441a      	add	r2, r3
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2b02      	cmp	r3, #2
 80099e4:	d105      	bne.n	80099f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d002      	beq.n	80099f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	3b01      	subs	r3, #1
 80099f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	1c5a      	adds	r2, r3, #1
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80099fa:	697b      	ldr	r3, [r7, #20]
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3718      	adds	r7, #24
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}

08009a04 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b082      	sub	sp, #8
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
 8009a0c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d018      	beq.n	8009a48 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	68da      	ldr	r2, [r3, #12]
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a1e:	441a      	add	r2, r3
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	68da      	ldr	r2, [r3, #12]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	689b      	ldr	r3, [r3, #8]
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d303      	bcc.n	8009a38 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681a      	ldr	r2, [r3, #0]
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	68d9      	ldr	r1, [r3, #12]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a40:	461a      	mov	r2, r3
 8009a42:	6838      	ldr	r0, [r7, #0]
 8009a44:	f001 ff8e 	bl	800b964 <memcpy>
	}
}
 8009a48:	bf00      	nop
 8009a4a:	3708      	adds	r7, #8
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bd80      	pop	{r7, pc}

08009a50 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b084      	sub	sp, #16
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009a58:	f001 fc54 	bl	800b304 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009a62:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009a64:	e011      	b.n	8009a8a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d012      	beq.n	8009a94 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	3324      	adds	r3, #36	; 0x24
 8009a72:	4618      	mov	r0, r3
 8009a74:	f000 fd2a 	bl	800a4cc <xTaskRemoveFromEventList>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d001      	beq.n	8009a82 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009a7e:	f000 fe01 	bl	800a684 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009a82:	7bfb      	ldrb	r3, [r7, #15]
 8009a84:	3b01      	subs	r3, #1
 8009a86:	b2db      	uxtb	r3, r3
 8009a88:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	dce9      	bgt.n	8009a66 <prvUnlockQueue+0x16>
 8009a92:	e000      	b.n	8009a96 <prvUnlockQueue+0x46>
					break;
 8009a94:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	22ff      	movs	r2, #255	; 0xff
 8009a9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009a9e:	f001 fc61 	bl	800b364 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009aa2:	f001 fc2f 	bl	800b304 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009aac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009aae:	e011      	b.n	8009ad4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	691b      	ldr	r3, [r3, #16]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d012      	beq.n	8009ade <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	3310      	adds	r3, #16
 8009abc:	4618      	mov	r0, r3
 8009abe:	f000 fd05 	bl	800a4cc <xTaskRemoveFromEventList>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d001      	beq.n	8009acc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009ac8:	f000 fddc 	bl	800a684 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009acc:	7bbb      	ldrb	r3, [r7, #14]
 8009ace:	3b01      	subs	r3, #1
 8009ad0:	b2db      	uxtb	r3, r3
 8009ad2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009ad4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	dce9      	bgt.n	8009ab0 <prvUnlockQueue+0x60>
 8009adc:	e000      	b.n	8009ae0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009ade:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	22ff      	movs	r2, #255	; 0xff
 8009ae4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009ae8:	f001 fc3c 	bl	800b364 <vPortExitCritical>
}
 8009aec:	bf00      	nop
 8009aee:	3710      	adds	r7, #16
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}

08009af4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b084      	sub	sp, #16
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009afc:	f001 fc02 	bl	800b304 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d102      	bne.n	8009b0e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009b08:	2301      	movs	r3, #1
 8009b0a:	60fb      	str	r3, [r7, #12]
 8009b0c:	e001      	b.n	8009b12 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009b12:	f001 fc27 	bl	800b364 <vPortExitCritical>

	return xReturn;
 8009b16:	68fb      	ldr	r3, [r7, #12]
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3710      	adds	r7, #16
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b084      	sub	sp, #16
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009b28:	f001 fbec 	bl	800b304 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d102      	bne.n	8009b3e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	60fb      	str	r3, [r7, #12]
 8009b3c:	e001      	b.n	8009b42 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009b42:	f001 fc0f 	bl	800b364 <vPortExitCritical>

	return xReturn;
 8009b46:	68fb      	ldr	r3, [r7, #12]
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3710      	adds	r7, #16
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009b50:	b480      	push	{r7}
 8009b52:	b085      	sub	sp, #20
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
 8009b58:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	60fb      	str	r3, [r7, #12]
 8009b5e:	e014      	b.n	8009b8a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009b60:	4a0f      	ldr	r2, [pc, #60]	; (8009ba0 <vQueueAddToRegistry+0x50>)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d10b      	bne.n	8009b84 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009b6c:	490c      	ldr	r1, [pc, #48]	; (8009ba0 <vQueueAddToRegistry+0x50>)
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	683a      	ldr	r2, [r7, #0]
 8009b72:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009b76:	4a0a      	ldr	r2, [pc, #40]	; (8009ba0 <vQueueAddToRegistry+0x50>)
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	00db      	lsls	r3, r3, #3
 8009b7c:	4413      	add	r3, r2
 8009b7e:	687a      	ldr	r2, [r7, #4]
 8009b80:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009b82:	e006      	b.n	8009b92 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	3301      	adds	r3, #1
 8009b88:	60fb      	str	r3, [r7, #12]
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	2b07      	cmp	r3, #7
 8009b8e:	d9e7      	bls.n	8009b60 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009b90:	bf00      	nop
 8009b92:	bf00      	nop
 8009b94:	3714      	adds	r7, #20
 8009b96:	46bd      	mov	sp, r7
 8009b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9c:	4770      	bx	lr
 8009b9e:	bf00      	nop
 8009ba0:	2400919c 	.word	0x2400919c

08009ba4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b086      	sub	sp, #24
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	60f8      	str	r0, [r7, #12]
 8009bac:	60b9      	str	r1, [r7, #8]
 8009bae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009bb4:	f001 fba6 	bl	800b304 <vPortEnterCritical>
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009bbe:	b25b      	sxtb	r3, r3
 8009bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bc4:	d103      	bne.n	8009bce <vQueueWaitForMessageRestricted+0x2a>
 8009bc6:	697b      	ldr	r3, [r7, #20]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009bce:	697b      	ldr	r3, [r7, #20]
 8009bd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009bd4:	b25b      	sxtb	r3, r3
 8009bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bda:	d103      	bne.n	8009be4 <vQueueWaitForMessageRestricted+0x40>
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	2200      	movs	r2, #0
 8009be0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009be4:	f001 fbbe 	bl	800b364 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d106      	bne.n	8009bfe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	3324      	adds	r3, #36	; 0x24
 8009bf4:	687a      	ldr	r2, [r7, #4]
 8009bf6:	68b9      	ldr	r1, [r7, #8]
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	f000 fc3b 	bl	800a474 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009bfe:	6978      	ldr	r0, [r7, #20]
 8009c00:	f7ff ff26 	bl	8009a50 <prvUnlockQueue>
	}
 8009c04:	bf00      	nop
 8009c06:	3718      	adds	r7, #24
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}

08009c0c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b08e      	sub	sp, #56	; 0x38
 8009c10:	af04      	add	r7, sp, #16
 8009c12:	60f8      	str	r0, [r7, #12]
 8009c14:	60b9      	str	r1, [r7, #8]
 8009c16:	607a      	str	r2, [r7, #4]
 8009c18:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009c1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d10a      	bne.n	8009c36 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c24:	f383 8811 	msr	BASEPRI, r3
 8009c28:	f3bf 8f6f 	isb	sy
 8009c2c:	f3bf 8f4f 	dsb	sy
 8009c30:	623b      	str	r3, [r7, #32]
}
 8009c32:	bf00      	nop
 8009c34:	e7fe      	b.n	8009c34 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d10a      	bne.n	8009c52 <xTaskCreateStatic+0x46>
	__asm volatile
 8009c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c40:	f383 8811 	msr	BASEPRI, r3
 8009c44:	f3bf 8f6f 	isb	sy
 8009c48:	f3bf 8f4f 	dsb	sy
 8009c4c:	61fb      	str	r3, [r7, #28]
}
 8009c4e:	bf00      	nop
 8009c50:	e7fe      	b.n	8009c50 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009c52:	235c      	movs	r3, #92	; 0x5c
 8009c54:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	2b5c      	cmp	r3, #92	; 0x5c
 8009c5a:	d00a      	beq.n	8009c72 <xTaskCreateStatic+0x66>
	__asm volatile
 8009c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c60:	f383 8811 	msr	BASEPRI, r3
 8009c64:	f3bf 8f6f 	isb	sy
 8009c68:	f3bf 8f4f 	dsb	sy
 8009c6c:	61bb      	str	r3, [r7, #24]
}
 8009c6e:	bf00      	nop
 8009c70:	e7fe      	b.n	8009c70 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009c72:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d01e      	beq.n	8009cb8 <xTaskCreateStatic+0xac>
 8009c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d01b      	beq.n	8009cb8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c82:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c88:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c8c:	2202      	movs	r2, #2
 8009c8e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009c92:	2300      	movs	r3, #0
 8009c94:	9303      	str	r3, [sp, #12]
 8009c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c98:	9302      	str	r3, [sp, #8]
 8009c9a:	f107 0314 	add.w	r3, r7, #20
 8009c9e:	9301      	str	r3, [sp, #4]
 8009ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ca2:	9300      	str	r3, [sp, #0]
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	687a      	ldr	r2, [r7, #4]
 8009ca8:	68b9      	ldr	r1, [r7, #8]
 8009caa:	68f8      	ldr	r0, [r7, #12]
 8009cac:	f000 f850 	bl	8009d50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009cb0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009cb2:	f000 f8dd 	bl	8009e70 <prvAddNewTaskToReadyList>
 8009cb6:	e001      	b.n	8009cbc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009cbc:	697b      	ldr	r3, [r7, #20]
	}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3728      	adds	r7, #40	; 0x28
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}

08009cc6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009cc6:	b580      	push	{r7, lr}
 8009cc8:	b08c      	sub	sp, #48	; 0x30
 8009cca:	af04      	add	r7, sp, #16
 8009ccc:	60f8      	str	r0, [r7, #12]
 8009cce:	60b9      	str	r1, [r7, #8]
 8009cd0:	603b      	str	r3, [r7, #0]
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009cd6:	88fb      	ldrh	r3, [r7, #6]
 8009cd8:	009b      	lsls	r3, r3, #2
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f001 fc34 	bl	800b548 <pvPortMalloc>
 8009ce0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d00e      	beq.n	8009d06 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009ce8:	205c      	movs	r0, #92	; 0x5c
 8009cea:	f001 fc2d 	bl	800b548 <pvPortMalloc>
 8009cee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009cf0:	69fb      	ldr	r3, [r7, #28]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d003      	beq.n	8009cfe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009cf6:	69fb      	ldr	r3, [r7, #28]
 8009cf8:	697a      	ldr	r2, [r7, #20]
 8009cfa:	631a      	str	r2, [r3, #48]	; 0x30
 8009cfc:	e005      	b.n	8009d0a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009cfe:	6978      	ldr	r0, [r7, #20]
 8009d00:	f001 fcee 	bl	800b6e0 <vPortFree>
 8009d04:	e001      	b.n	8009d0a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009d06:	2300      	movs	r3, #0
 8009d08:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009d0a:	69fb      	ldr	r3, [r7, #28]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d017      	beq.n	8009d40 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009d10:	69fb      	ldr	r3, [r7, #28]
 8009d12:	2200      	movs	r2, #0
 8009d14:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009d18:	88fa      	ldrh	r2, [r7, #6]
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	9303      	str	r3, [sp, #12]
 8009d1e:	69fb      	ldr	r3, [r7, #28]
 8009d20:	9302      	str	r3, [sp, #8]
 8009d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d24:	9301      	str	r3, [sp, #4]
 8009d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d28:	9300      	str	r3, [sp, #0]
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	68b9      	ldr	r1, [r7, #8]
 8009d2e:	68f8      	ldr	r0, [r7, #12]
 8009d30:	f000 f80e 	bl	8009d50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009d34:	69f8      	ldr	r0, [r7, #28]
 8009d36:	f000 f89b 	bl	8009e70 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	61bb      	str	r3, [r7, #24]
 8009d3e:	e002      	b.n	8009d46 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009d40:	f04f 33ff 	mov.w	r3, #4294967295
 8009d44:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009d46:	69bb      	ldr	r3, [r7, #24]
	}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3720      	adds	r7, #32
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b088      	sub	sp, #32
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	607a      	str	r2, [r7, #4]
 8009d5c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d60:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	009b      	lsls	r3, r3, #2
 8009d66:	461a      	mov	r2, r3
 8009d68:	21a5      	movs	r1, #165	; 0xa5
 8009d6a:	f001 fe09 	bl	800b980 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d72:	6879      	ldr	r1, [r7, #4]
 8009d74:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8009d78:	440b      	add	r3, r1
 8009d7a:	009b      	lsls	r3, r3, #2
 8009d7c:	4413      	add	r3, r2
 8009d7e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009d80:	69bb      	ldr	r3, [r7, #24]
 8009d82:	f023 0307 	bic.w	r3, r3, #7
 8009d86:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009d88:	69bb      	ldr	r3, [r7, #24]
 8009d8a:	f003 0307 	and.w	r3, r3, #7
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d00a      	beq.n	8009da8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8009d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d96:	f383 8811 	msr	BASEPRI, r3
 8009d9a:	f3bf 8f6f 	isb	sy
 8009d9e:	f3bf 8f4f 	dsb	sy
 8009da2:	617b      	str	r3, [r7, #20]
}
 8009da4:	bf00      	nop
 8009da6:	e7fe      	b.n	8009da6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d01f      	beq.n	8009dee <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009dae:	2300      	movs	r3, #0
 8009db0:	61fb      	str	r3, [r7, #28]
 8009db2:	e012      	b.n	8009dda <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009db4:	68ba      	ldr	r2, [r7, #8]
 8009db6:	69fb      	ldr	r3, [r7, #28]
 8009db8:	4413      	add	r3, r2
 8009dba:	7819      	ldrb	r1, [r3, #0]
 8009dbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009dbe:	69fb      	ldr	r3, [r7, #28]
 8009dc0:	4413      	add	r3, r2
 8009dc2:	3334      	adds	r3, #52	; 0x34
 8009dc4:	460a      	mov	r2, r1
 8009dc6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009dc8:	68ba      	ldr	r2, [r7, #8]
 8009dca:	69fb      	ldr	r3, [r7, #28]
 8009dcc:	4413      	add	r3, r2
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d006      	beq.n	8009de2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009dd4:	69fb      	ldr	r3, [r7, #28]
 8009dd6:	3301      	adds	r3, #1
 8009dd8:	61fb      	str	r3, [r7, #28]
 8009dda:	69fb      	ldr	r3, [r7, #28]
 8009ddc:	2b0f      	cmp	r3, #15
 8009dde:	d9e9      	bls.n	8009db4 <prvInitialiseNewTask+0x64>
 8009de0:	e000      	b.n	8009de4 <prvInitialiseNewTask+0x94>
			{
				break;
 8009de2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009de6:	2200      	movs	r2, #0
 8009de8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009dec:	e003      	b.n	8009df6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009df8:	2b37      	cmp	r3, #55	; 0x37
 8009dfa:	d901      	bls.n	8009e00 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009dfc:	2337      	movs	r3, #55	; 0x37
 8009dfe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e04:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e0a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e0e:	2200      	movs	r2, #0
 8009e10:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e14:	3304      	adds	r3, #4
 8009e16:	4618      	mov	r0, r3
 8009e18:	f7ff f978 	bl	800910c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e1e:	3318      	adds	r3, #24
 8009e20:	4618      	mov	r0, r3
 8009e22:	f7ff f973 	bl	800910c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e2a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e2e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e34:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e3a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e3e:	2200      	movs	r2, #0
 8009e40:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009e42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e44:	2200      	movs	r2, #0
 8009e46:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009e4a:	683a      	ldr	r2, [r7, #0]
 8009e4c:	68f9      	ldr	r1, [r7, #12]
 8009e4e:	69b8      	ldr	r0, [r7, #24]
 8009e50:	f001 f928 	bl	800b0a4 <pxPortInitialiseStack>
 8009e54:	4602      	mov	r2, r0
 8009e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e58:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d002      	beq.n	8009e66 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e66:	bf00      	nop
 8009e68:	3720      	adds	r7, #32
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}
	...

08009e70 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009e78:	f001 fa44 	bl	800b304 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009e7c:	4b2d      	ldr	r3, [pc, #180]	; (8009f34 <prvAddNewTaskToReadyList+0xc4>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	3301      	adds	r3, #1
 8009e82:	4a2c      	ldr	r2, [pc, #176]	; (8009f34 <prvAddNewTaskToReadyList+0xc4>)
 8009e84:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009e86:	4b2c      	ldr	r3, [pc, #176]	; (8009f38 <prvAddNewTaskToReadyList+0xc8>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d109      	bne.n	8009ea2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009e8e:	4a2a      	ldr	r2, [pc, #168]	; (8009f38 <prvAddNewTaskToReadyList+0xc8>)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009e94:	4b27      	ldr	r3, [pc, #156]	; (8009f34 <prvAddNewTaskToReadyList+0xc4>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	2b01      	cmp	r3, #1
 8009e9a:	d110      	bne.n	8009ebe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009e9c:	f000 fc16 	bl	800a6cc <prvInitialiseTaskLists>
 8009ea0:	e00d      	b.n	8009ebe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009ea2:	4b26      	ldr	r3, [pc, #152]	; (8009f3c <prvAddNewTaskToReadyList+0xcc>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d109      	bne.n	8009ebe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009eaa:	4b23      	ldr	r3, [pc, #140]	; (8009f38 <prvAddNewTaskToReadyList+0xc8>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eb4:	429a      	cmp	r2, r3
 8009eb6:	d802      	bhi.n	8009ebe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009eb8:	4a1f      	ldr	r2, [pc, #124]	; (8009f38 <prvAddNewTaskToReadyList+0xc8>)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009ebe:	4b20      	ldr	r3, [pc, #128]	; (8009f40 <prvAddNewTaskToReadyList+0xd0>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	3301      	adds	r3, #1
 8009ec4:	4a1e      	ldr	r2, [pc, #120]	; (8009f40 <prvAddNewTaskToReadyList+0xd0>)
 8009ec6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009ec8:	4b1d      	ldr	r3, [pc, #116]	; (8009f40 <prvAddNewTaskToReadyList+0xd0>)
 8009eca:	681a      	ldr	r2, [r3, #0]
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ed4:	4b1b      	ldr	r3, [pc, #108]	; (8009f44 <prvAddNewTaskToReadyList+0xd4>)
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	d903      	bls.n	8009ee4 <prvAddNewTaskToReadyList+0x74>
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ee0:	4a18      	ldr	r2, [pc, #96]	; (8009f44 <prvAddNewTaskToReadyList+0xd4>)
 8009ee2:	6013      	str	r3, [r2, #0]
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ee8:	4613      	mov	r3, r2
 8009eea:	009b      	lsls	r3, r3, #2
 8009eec:	4413      	add	r3, r2
 8009eee:	009b      	lsls	r3, r3, #2
 8009ef0:	4a15      	ldr	r2, [pc, #84]	; (8009f48 <prvAddNewTaskToReadyList+0xd8>)
 8009ef2:	441a      	add	r2, r3
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	3304      	adds	r3, #4
 8009ef8:	4619      	mov	r1, r3
 8009efa:	4610      	mov	r0, r2
 8009efc:	f7ff f913 	bl	8009126 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009f00:	f001 fa30 	bl	800b364 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009f04:	4b0d      	ldr	r3, [pc, #52]	; (8009f3c <prvAddNewTaskToReadyList+0xcc>)
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d00e      	beq.n	8009f2a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009f0c:	4b0a      	ldr	r3, [pc, #40]	; (8009f38 <prvAddNewTaskToReadyList+0xc8>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f16:	429a      	cmp	r2, r3
 8009f18:	d207      	bcs.n	8009f2a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009f1a:	4b0c      	ldr	r3, [pc, #48]	; (8009f4c <prvAddNewTaskToReadyList+0xdc>)
 8009f1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f20:	601a      	str	r2, [r3, #0]
 8009f22:	f3bf 8f4f 	dsb	sy
 8009f26:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f2a:	bf00      	nop
 8009f2c:	3708      	adds	r7, #8
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}
 8009f32:	bf00      	nop
 8009f34:	24000c84 	.word	0x24000c84
 8009f38:	240007b0 	.word	0x240007b0
 8009f3c:	24000c90 	.word	0x24000c90
 8009f40:	24000ca0 	.word	0x24000ca0
 8009f44:	24000c8c 	.word	0x24000c8c
 8009f48:	240007b4 	.word	0x240007b4
 8009f4c:	e000ed04 	.word	0xe000ed04

08009f50 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b084      	sub	sp, #16
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009f58:	2300      	movs	r3, #0
 8009f5a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d017      	beq.n	8009f92 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009f62:	4b13      	ldr	r3, [pc, #76]	; (8009fb0 <vTaskDelay+0x60>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d00a      	beq.n	8009f80 <vTaskDelay+0x30>
	__asm volatile
 8009f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f6e:	f383 8811 	msr	BASEPRI, r3
 8009f72:	f3bf 8f6f 	isb	sy
 8009f76:	f3bf 8f4f 	dsb	sy
 8009f7a:	60bb      	str	r3, [r7, #8]
}
 8009f7c:	bf00      	nop
 8009f7e:	e7fe      	b.n	8009f7e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009f80:	f000 f880 	bl	800a084 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009f84:	2100      	movs	r1, #0
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f000 fcea 	bl	800a960 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009f8c:	f000 f888 	bl	800a0a0 <xTaskResumeAll>
 8009f90:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d107      	bne.n	8009fa8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009f98:	4b06      	ldr	r3, [pc, #24]	; (8009fb4 <vTaskDelay+0x64>)
 8009f9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f9e:	601a      	str	r2, [r3, #0]
 8009fa0:	f3bf 8f4f 	dsb	sy
 8009fa4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009fa8:	bf00      	nop
 8009faa:	3710      	adds	r7, #16
 8009fac:	46bd      	mov	sp, r7
 8009fae:	bd80      	pop	{r7, pc}
 8009fb0:	24000cac 	.word	0x24000cac
 8009fb4:	e000ed04 	.word	0xe000ed04

08009fb8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b08a      	sub	sp, #40	; 0x28
 8009fbc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009fc6:	463a      	mov	r2, r7
 8009fc8:	1d39      	adds	r1, r7, #4
 8009fca:	f107 0308 	add.w	r3, r7, #8
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f7ff f848 	bl	8009064 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009fd4:	6839      	ldr	r1, [r7, #0]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	68ba      	ldr	r2, [r7, #8]
 8009fda:	9202      	str	r2, [sp, #8]
 8009fdc:	9301      	str	r3, [sp, #4]
 8009fde:	2300      	movs	r3, #0
 8009fe0:	9300      	str	r3, [sp, #0]
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	460a      	mov	r2, r1
 8009fe6:	4921      	ldr	r1, [pc, #132]	; (800a06c <vTaskStartScheduler+0xb4>)
 8009fe8:	4821      	ldr	r0, [pc, #132]	; (800a070 <vTaskStartScheduler+0xb8>)
 8009fea:	f7ff fe0f 	bl	8009c0c <xTaskCreateStatic>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	4a20      	ldr	r2, [pc, #128]	; (800a074 <vTaskStartScheduler+0xbc>)
 8009ff2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009ff4:	4b1f      	ldr	r3, [pc, #124]	; (800a074 <vTaskStartScheduler+0xbc>)
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d002      	beq.n	800a002 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	617b      	str	r3, [r7, #20]
 800a000:	e001      	b.n	800a006 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a002:	2300      	movs	r3, #0
 800a004:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	2b01      	cmp	r3, #1
 800a00a:	d102      	bne.n	800a012 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a00c:	f000 fcfc 	bl	800aa08 <xTimerCreateTimerTask>
 800a010:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	2b01      	cmp	r3, #1
 800a016:	d116      	bne.n	800a046 <vTaskStartScheduler+0x8e>
	__asm volatile
 800a018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a01c:	f383 8811 	msr	BASEPRI, r3
 800a020:	f3bf 8f6f 	isb	sy
 800a024:	f3bf 8f4f 	dsb	sy
 800a028:	613b      	str	r3, [r7, #16]
}
 800a02a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a02c:	4b12      	ldr	r3, [pc, #72]	; (800a078 <vTaskStartScheduler+0xc0>)
 800a02e:	f04f 32ff 	mov.w	r2, #4294967295
 800a032:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a034:	4b11      	ldr	r3, [pc, #68]	; (800a07c <vTaskStartScheduler+0xc4>)
 800a036:	2201      	movs	r2, #1
 800a038:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a03a:	4b11      	ldr	r3, [pc, #68]	; (800a080 <vTaskStartScheduler+0xc8>)
 800a03c:	2200      	movs	r2, #0
 800a03e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a040:	f001 f8be 	bl	800b1c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a044:	e00e      	b.n	800a064 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a04c:	d10a      	bne.n	800a064 <vTaskStartScheduler+0xac>
	__asm volatile
 800a04e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a052:	f383 8811 	msr	BASEPRI, r3
 800a056:	f3bf 8f6f 	isb	sy
 800a05a:	f3bf 8f4f 	dsb	sy
 800a05e:	60fb      	str	r3, [r7, #12]
}
 800a060:	bf00      	nop
 800a062:	e7fe      	b.n	800a062 <vTaskStartScheduler+0xaa>
}
 800a064:	bf00      	nop
 800a066:	3718      	adds	r7, #24
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}
 800a06c:	0800b9b4 	.word	0x0800b9b4
 800a070:	0800a69d 	.word	0x0800a69d
 800a074:	24000ca8 	.word	0x24000ca8
 800a078:	24000ca4 	.word	0x24000ca4
 800a07c:	24000c90 	.word	0x24000c90
 800a080:	24000c88 	.word	0x24000c88

0800a084 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a084:	b480      	push	{r7}
 800a086:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a088:	4b04      	ldr	r3, [pc, #16]	; (800a09c <vTaskSuspendAll+0x18>)
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	3301      	adds	r3, #1
 800a08e:	4a03      	ldr	r2, [pc, #12]	; (800a09c <vTaskSuspendAll+0x18>)
 800a090:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a092:	bf00      	nop
 800a094:	46bd      	mov	sp, r7
 800a096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09a:	4770      	bx	lr
 800a09c:	24000cac 	.word	0x24000cac

0800a0a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b084      	sub	sp, #16
 800a0a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a0ae:	4b42      	ldr	r3, [pc, #264]	; (800a1b8 <xTaskResumeAll+0x118>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d10a      	bne.n	800a0cc <xTaskResumeAll+0x2c>
	__asm volatile
 800a0b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ba:	f383 8811 	msr	BASEPRI, r3
 800a0be:	f3bf 8f6f 	isb	sy
 800a0c2:	f3bf 8f4f 	dsb	sy
 800a0c6:	603b      	str	r3, [r7, #0]
}
 800a0c8:	bf00      	nop
 800a0ca:	e7fe      	b.n	800a0ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a0cc:	f001 f91a 	bl	800b304 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a0d0:	4b39      	ldr	r3, [pc, #228]	; (800a1b8 <xTaskResumeAll+0x118>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	3b01      	subs	r3, #1
 800a0d6:	4a38      	ldr	r2, [pc, #224]	; (800a1b8 <xTaskResumeAll+0x118>)
 800a0d8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0da:	4b37      	ldr	r3, [pc, #220]	; (800a1b8 <xTaskResumeAll+0x118>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d162      	bne.n	800a1a8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a0e2:	4b36      	ldr	r3, [pc, #216]	; (800a1bc <xTaskResumeAll+0x11c>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d05e      	beq.n	800a1a8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a0ea:	e02f      	b.n	800a14c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0ec:	4b34      	ldr	r3, [pc, #208]	; (800a1c0 <xTaskResumeAll+0x120>)
 800a0ee:	68db      	ldr	r3, [r3, #12]
 800a0f0:	68db      	ldr	r3, [r3, #12]
 800a0f2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	3318      	adds	r3, #24
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f7ff f871 	bl	80091e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	3304      	adds	r3, #4
 800a102:	4618      	mov	r0, r3
 800a104:	f7ff f86c 	bl	80091e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a10c:	4b2d      	ldr	r3, [pc, #180]	; (800a1c4 <xTaskResumeAll+0x124>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	429a      	cmp	r2, r3
 800a112:	d903      	bls.n	800a11c <xTaskResumeAll+0x7c>
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a118:	4a2a      	ldr	r2, [pc, #168]	; (800a1c4 <xTaskResumeAll+0x124>)
 800a11a:	6013      	str	r3, [r2, #0]
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a120:	4613      	mov	r3, r2
 800a122:	009b      	lsls	r3, r3, #2
 800a124:	4413      	add	r3, r2
 800a126:	009b      	lsls	r3, r3, #2
 800a128:	4a27      	ldr	r2, [pc, #156]	; (800a1c8 <xTaskResumeAll+0x128>)
 800a12a:	441a      	add	r2, r3
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	3304      	adds	r3, #4
 800a130:	4619      	mov	r1, r3
 800a132:	4610      	mov	r0, r2
 800a134:	f7fe fff7 	bl	8009126 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a13c:	4b23      	ldr	r3, [pc, #140]	; (800a1cc <xTaskResumeAll+0x12c>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a142:	429a      	cmp	r2, r3
 800a144:	d302      	bcc.n	800a14c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a146:	4b22      	ldr	r3, [pc, #136]	; (800a1d0 <xTaskResumeAll+0x130>)
 800a148:	2201      	movs	r2, #1
 800a14a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a14c:	4b1c      	ldr	r3, [pc, #112]	; (800a1c0 <xTaskResumeAll+0x120>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d1cb      	bne.n	800a0ec <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d001      	beq.n	800a15e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a15a:	f000 fb55 	bl	800a808 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a15e:	4b1d      	ldr	r3, [pc, #116]	; (800a1d4 <xTaskResumeAll+0x134>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d010      	beq.n	800a18c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a16a:	f000 f847 	bl	800a1fc <xTaskIncrementTick>
 800a16e:	4603      	mov	r3, r0
 800a170:	2b00      	cmp	r3, #0
 800a172:	d002      	beq.n	800a17a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a174:	4b16      	ldr	r3, [pc, #88]	; (800a1d0 <xTaskResumeAll+0x130>)
 800a176:	2201      	movs	r2, #1
 800a178:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	3b01      	subs	r3, #1
 800a17e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d1f1      	bne.n	800a16a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a186:	4b13      	ldr	r3, [pc, #76]	; (800a1d4 <xTaskResumeAll+0x134>)
 800a188:	2200      	movs	r2, #0
 800a18a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a18c:	4b10      	ldr	r3, [pc, #64]	; (800a1d0 <xTaskResumeAll+0x130>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d009      	beq.n	800a1a8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a194:	2301      	movs	r3, #1
 800a196:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a198:	4b0f      	ldr	r3, [pc, #60]	; (800a1d8 <xTaskResumeAll+0x138>)
 800a19a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a19e:	601a      	str	r2, [r3, #0]
 800a1a0:	f3bf 8f4f 	dsb	sy
 800a1a4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a1a8:	f001 f8dc 	bl	800b364 <vPortExitCritical>

	return xAlreadyYielded;
 800a1ac:	68bb      	ldr	r3, [r7, #8]
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3710      	adds	r7, #16
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}
 800a1b6:	bf00      	nop
 800a1b8:	24000cac 	.word	0x24000cac
 800a1bc:	24000c84 	.word	0x24000c84
 800a1c0:	24000c44 	.word	0x24000c44
 800a1c4:	24000c8c 	.word	0x24000c8c
 800a1c8:	240007b4 	.word	0x240007b4
 800a1cc:	240007b0 	.word	0x240007b0
 800a1d0:	24000c98 	.word	0x24000c98
 800a1d4:	24000c94 	.word	0x24000c94
 800a1d8:	e000ed04 	.word	0xe000ed04

0800a1dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b083      	sub	sp, #12
 800a1e0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a1e2:	4b05      	ldr	r3, [pc, #20]	; (800a1f8 <xTaskGetTickCount+0x1c>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a1e8:	687b      	ldr	r3, [r7, #4]
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	370c      	adds	r7, #12
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f4:	4770      	bx	lr
 800a1f6:	bf00      	nop
 800a1f8:	24000c88 	.word	0x24000c88

0800a1fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b086      	sub	sp, #24
 800a200:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a202:	2300      	movs	r3, #0
 800a204:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a206:	4b4f      	ldr	r3, [pc, #316]	; (800a344 <xTaskIncrementTick+0x148>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	f040 808f 	bne.w	800a32e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a210:	4b4d      	ldr	r3, [pc, #308]	; (800a348 <xTaskIncrementTick+0x14c>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	3301      	adds	r3, #1
 800a216:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a218:	4a4b      	ldr	r2, [pc, #300]	; (800a348 <xTaskIncrementTick+0x14c>)
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d120      	bne.n	800a266 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a224:	4b49      	ldr	r3, [pc, #292]	; (800a34c <xTaskIncrementTick+0x150>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d00a      	beq.n	800a244 <xTaskIncrementTick+0x48>
	__asm volatile
 800a22e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a232:	f383 8811 	msr	BASEPRI, r3
 800a236:	f3bf 8f6f 	isb	sy
 800a23a:	f3bf 8f4f 	dsb	sy
 800a23e:	603b      	str	r3, [r7, #0]
}
 800a240:	bf00      	nop
 800a242:	e7fe      	b.n	800a242 <xTaskIncrementTick+0x46>
 800a244:	4b41      	ldr	r3, [pc, #260]	; (800a34c <xTaskIncrementTick+0x150>)
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	60fb      	str	r3, [r7, #12]
 800a24a:	4b41      	ldr	r3, [pc, #260]	; (800a350 <xTaskIncrementTick+0x154>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	4a3f      	ldr	r2, [pc, #252]	; (800a34c <xTaskIncrementTick+0x150>)
 800a250:	6013      	str	r3, [r2, #0]
 800a252:	4a3f      	ldr	r2, [pc, #252]	; (800a350 <xTaskIncrementTick+0x154>)
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	6013      	str	r3, [r2, #0]
 800a258:	4b3e      	ldr	r3, [pc, #248]	; (800a354 <xTaskIncrementTick+0x158>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	3301      	adds	r3, #1
 800a25e:	4a3d      	ldr	r2, [pc, #244]	; (800a354 <xTaskIncrementTick+0x158>)
 800a260:	6013      	str	r3, [r2, #0]
 800a262:	f000 fad1 	bl	800a808 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a266:	4b3c      	ldr	r3, [pc, #240]	; (800a358 <xTaskIncrementTick+0x15c>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	693a      	ldr	r2, [r7, #16]
 800a26c:	429a      	cmp	r2, r3
 800a26e:	d349      	bcc.n	800a304 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a270:	4b36      	ldr	r3, [pc, #216]	; (800a34c <xTaskIncrementTick+0x150>)
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d104      	bne.n	800a284 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a27a:	4b37      	ldr	r3, [pc, #220]	; (800a358 <xTaskIncrementTick+0x15c>)
 800a27c:	f04f 32ff 	mov.w	r2, #4294967295
 800a280:	601a      	str	r2, [r3, #0]
					break;
 800a282:	e03f      	b.n	800a304 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a284:	4b31      	ldr	r3, [pc, #196]	; (800a34c <xTaskIncrementTick+0x150>)
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	68db      	ldr	r3, [r3, #12]
 800a28a:	68db      	ldr	r3, [r3, #12]
 800a28c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	685b      	ldr	r3, [r3, #4]
 800a292:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a294:	693a      	ldr	r2, [r7, #16]
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	429a      	cmp	r2, r3
 800a29a:	d203      	bcs.n	800a2a4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a29c:	4a2e      	ldr	r2, [pc, #184]	; (800a358 <xTaskIncrementTick+0x15c>)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a2a2:	e02f      	b.n	800a304 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	3304      	adds	r3, #4
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	f7fe ff99 	bl	80091e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d004      	beq.n	800a2c0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	3318      	adds	r3, #24
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f7fe ff90 	bl	80091e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2c4:	4b25      	ldr	r3, [pc, #148]	; (800a35c <xTaskIncrementTick+0x160>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d903      	bls.n	800a2d4 <xTaskIncrementTick+0xd8>
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2d0:	4a22      	ldr	r2, [pc, #136]	; (800a35c <xTaskIncrementTick+0x160>)
 800a2d2:	6013      	str	r3, [r2, #0]
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2d8:	4613      	mov	r3, r2
 800a2da:	009b      	lsls	r3, r3, #2
 800a2dc:	4413      	add	r3, r2
 800a2de:	009b      	lsls	r3, r3, #2
 800a2e0:	4a1f      	ldr	r2, [pc, #124]	; (800a360 <xTaskIncrementTick+0x164>)
 800a2e2:	441a      	add	r2, r3
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	3304      	adds	r3, #4
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	4610      	mov	r0, r2
 800a2ec:	f7fe ff1b 	bl	8009126 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2f4:	4b1b      	ldr	r3, [pc, #108]	; (800a364 <xTaskIncrementTick+0x168>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	d3b8      	bcc.n	800a270 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a2fe:	2301      	movs	r3, #1
 800a300:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a302:	e7b5      	b.n	800a270 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a304:	4b17      	ldr	r3, [pc, #92]	; (800a364 <xTaskIncrementTick+0x168>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a30a:	4915      	ldr	r1, [pc, #84]	; (800a360 <xTaskIncrementTick+0x164>)
 800a30c:	4613      	mov	r3, r2
 800a30e:	009b      	lsls	r3, r3, #2
 800a310:	4413      	add	r3, r2
 800a312:	009b      	lsls	r3, r3, #2
 800a314:	440b      	add	r3, r1
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	2b01      	cmp	r3, #1
 800a31a:	d901      	bls.n	800a320 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a31c:	2301      	movs	r3, #1
 800a31e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a320:	4b11      	ldr	r3, [pc, #68]	; (800a368 <xTaskIncrementTick+0x16c>)
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d007      	beq.n	800a338 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a328:	2301      	movs	r3, #1
 800a32a:	617b      	str	r3, [r7, #20]
 800a32c:	e004      	b.n	800a338 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a32e:	4b0f      	ldr	r3, [pc, #60]	; (800a36c <xTaskIncrementTick+0x170>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	3301      	adds	r3, #1
 800a334:	4a0d      	ldr	r2, [pc, #52]	; (800a36c <xTaskIncrementTick+0x170>)
 800a336:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a338:	697b      	ldr	r3, [r7, #20]
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	3718      	adds	r7, #24
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
 800a342:	bf00      	nop
 800a344:	24000cac 	.word	0x24000cac
 800a348:	24000c88 	.word	0x24000c88
 800a34c:	24000c3c 	.word	0x24000c3c
 800a350:	24000c40 	.word	0x24000c40
 800a354:	24000c9c 	.word	0x24000c9c
 800a358:	24000ca4 	.word	0x24000ca4
 800a35c:	24000c8c 	.word	0x24000c8c
 800a360:	240007b4 	.word	0x240007b4
 800a364:	240007b0 	.word	0x240007b0
 800a368:	24000c98 	.word	0x24000c98
 800a36c:	24000c94 	.word	0x24000c94

0800a370 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a370:	b480      	push	{r7}
 800a372:	b085      	sub	sp, #20
 800a374:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a376:	4b28      	ldr	r3, [pc, #160]	; (800a418 <vTaskSwitchContext+0xa8>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d003      	beq.n	800a386 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a37e:	4b27      	ldr	r3, [pc, #156]	; (800a41c <vTaskSwitchContext+0xac>)
 800a380:	2201      	movs	r2, #1
 800a382:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a384:	e041      	b.n	800a40a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800a386:	4b25      	ldr	r3, [pc, #148]	; (800a41c <vTaskSwitchContext+0xac>)
 800a388:	2200      	movs	r2, #0
 800a38a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a38c:	4b24      	ldr	r3, [pc, #144]	; (800a420 <vTaskSwitchContext+0xb0>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	60fb      	str	r3, [r7, #12]
 800a392:	e010      	b.n	800a3b6 <vTaskSwitchContext+0x46>
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d10a      	bne.n	800a3b0 <vTaskSwitchContext+0x40>
	__asm volatile
 800a39a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a39e:	f383 8811 	msr	BASEPRI, r3
 800a3a2:	f3bf 8f6f 	isb	sy
 800a3a6:	f3bf 8f4f 	dsb	sy
 800a3aa:	607b      	str	r3, [r7, #4]
}
 800a3ac:	bf00      	nop
 800a3ae:	e7fe      	b.n	800a3ae <vTaskSwitchContext+0x3e>
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	3b01      	subs	r3, #1
 800a3b4:	60fb      	str	r3, [r7, #12]
 800a3b6:	491b      	ldr	r1, [pc, #108]	; (800a424 <vTaskSwitchContext+0xb4>)
 800a3b8:	68fa      	ldr	r2, [r7, #12]
 800a3ba:	4613      	mov	r3, r2
 800a3bc:	009b      	lsls	r3, r3, #2
 800a3be:	4413      	add	r3, r2
 800a3c0:	009b      	lsls	r3, r3, #2
 800a3c2:	440b      	add	r3, r1
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d0e4      	beq.n	800a394 <vTaskSwitchContext+0x24>
 800a3ca:	68fa      	ldr	r2, [r7, #12]
 800a3cc:	4613      	mov	r3, r2
 800a3ce:	009b      	lsls	r3, r3, #2
 800a3d0:	4413      	add	r3, r2
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	4a13      	ldr	r2, [pc, #76]	; (800a424 <vTaskSwitchContext+0xb4>)
 800a3d6:	4413      	add	r3, r2
 800a3d8:	60bb      	str	r3, [r7, #8]
 800a3da:	68bb      	ldr	r3, [r7, #8]
 800a3dc:	685b      	ldr	r3, [r3, #4]
 800a3de:	685a      	ldr	r2, [r3, #4]
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	605a      	str	r2, [r3, #4]
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	685a      	ldr	r2, [r3, #4]
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	3308      	adds	r3, #8
 800a3ec:	429a      	cmp	r2, r3
 800a3ee:	d104      	bne.n	800a3fa <vTaskSwitchContext+0x8a>
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	685b      	ldr	r3, [r3, #4]
 800a3f4:	685a      	ldr	r2, [r3, #4]
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	605a      	str	r2, [r3, #4]
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	68db      	ldr	r3, [r3, #12]
 800a400:	4a09      	ldr	r2, [pc, #36]	; (800a428 <vTaskSwitchContext+0xb8>)
 800a402:	6013      	str	r3, [r2, #0]
 800a404:	4a06      	ldr	r2, [pc, #24]	; (800a420 <vTaskSwitchContext+0xb0>)
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	6013      	str	r3, [r2, #0]
}
 800a40a:	bf00      	nop
 800a40c:	3714      	adds	r7, #20
 800a40e:	46bd      	mov	sp, r7
 800a410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a414:	4770      	bx	lr
 800a416:	bf00      	nop
 800a418:	24000cac 	.word	0x24000cac
 800a41c:	24000c98 	.word	0x24000c98
 800a420:	24000c8c 	.word	0x24000c8c
 800a424:	240007b4 	.word	0x240007b4
 800a428:	240007b0 	.word	0x240007b0

0800a42c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b084      	sub	sp, #16
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d10a      	bne.n	800a452 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a43c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a440:	f383 8811 	msr	BASEPRI, r3
 800a444:	f3bf 8f6f 	isb	sy
 800a448:	f3bf 8f4f 	dsb	sy
 800a44c:	60fb      	str	r3, [r7, #12]
}
 800a44e:	bf00      	nop
 800a450:	e7fe      	b.n	800a450 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a452:	4b07      	ldr	r3, [pc, #28]	; (800a470 <vTaskPlaceOnEventList+0x44>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	3318      	adds	r3, #24
 800a458:	4619      	mov	r1, r3
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f7fe fe87 	bl	800916e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a460:	2101      	movs	r1, #1
 800a462:	6838      	ldr	r0, [r7, #0]
 800a464:	f000 fa7c 	bl	800a960 <prvAddCurrentTaskToDelayedList>
}
 800a468:	bf00      	nop
 800a46a:	3710      	adds	r7, #16
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}
 800a470:	240007b0 	.word	0x240007b0

0800a474 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a474:	b580      	push	{r7, lr}
 800a476:	b086      	sub	sp, #24
 800a478:	af00      	add	r7, sp, #0
 800a47a:	60f8      	str	r0, [r7, #12]
 800a47c:	60b9      	str	r1, [r7, #8]
 800a47e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d10a      	bne.n	800a49c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a48a:	f383 8811 	msr	BASEPRI, r3
 800a48e:	f3bf 8f6f 	isb	sy
 800a492:	f3bf 8f4f 	dsb	sy
 800a496:	617b      	str	r3, [r7, #20]
}
 800a498:	bf00      	nop
 800a49a:	e7fe      	b.n	800a49a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a49c:	4b0a      	ldr	r3, [pc, #40]	; (800a4c8 <vTaskPlaceOnEventListRestricted+0x54>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	3318      	adds	r3, #24
 800a4a2:	4619      	mov	r1, r3
 800a4a4:	68f8      	ldr	r0, [r7, #12]
 800a4a6:	f7fe fe3e 	bl	8009126 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d002      	beq.n	800a4b6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a4b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a4b4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a4b6:	6879      	ldr	r1, [r7, #4]
 800a4b8:	68b8      	ldr	r0, [r7, #8]
 800a4ba:	f000 fa51 	bl	800a960 <prvAddCurrentTaskToDelayedList>
	}
 800a4be:	bf00      	nop
 800a4c0:	3718      	adds	r7, #24
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	bd80      	pop	{r7, pc}
 800a4c6:	bf00      	nop
 800a4c8:	240007b0 	.word	0x240007b0

0800a4cc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b086      	sub	sp, #24
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	68db      	ldr	r3, [r3, #12]
 800a4d8:	68db      	ldr	r3, [r3, #12]
 800a4da:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d10a      	bne.n	800a4f8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a4e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e6:	f383 8811 	msr	BASEPRI, r3
 800a4ea:	f3bf 8f6f 	isb	sy
 800a4ee:	f3bf 8f4f 	dsb	sy
 800a4f2:	60fb      	str	r3, [r7, #12]
}
 800a4f4:	bf00      	nop
 800a4f6:	e7fe      	b.n	800a4f6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	3318      	adds	r3, #24
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	f7fe fe6f 	bl	80091e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a502:	4b1e      	ldr	r3, [pc, #120]	; (800a57c <xTaskRemoveFromEventList+0xb0>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d11d      	bne.n	800a546 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	3304      	adds	r3, #4
 800a50e:	4618      	mov	r0, r3
 800a510:	f7fe fe66 	bl	80091e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a518:	4b19      	ldr	r3, [pc, #100]	; (800a580 <xTaskRemoveFromEventList+0xb4>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d903      	bls.n	800a528 <xTaskRemoveFromEventList+0x5c>
 800a520:	693b      	ldr	r3, [r7, #16]
 800a522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a524:	4a16      	ldr	r2, [pc, #88]	; (800a580 <xTaskRemoveFromEventList+0xb4>)
 800a526:	6013      	str	r3, [r2, #0]
 800a528:	693b      	ldr	r3, [r7, #16]
 800a52a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a52c:	4613      	mov	r3, r2
 800a52e:	009b      	lsls	r3, r3, #2
 800a530:	4413      	add	r3, r2
 800a532:	009b      	lsls	r3, r3, #2
 800a534:	4a13      	ldr	r2, [pc, #76]	; (800a584 <xTaskRemoveFromEventList+0xb8>)
 800a536:	441a      	add	r2, r3
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	3304      	adds	r3, #4
 800a53c:	4619      	mov	r1, r3
 800a53e:	4610      	mov	r0, r2
 800a540:	f7fe fdf1 	bl	8009126 <vListInsertEnd>
 800a544:	e005      	b.n	800a552 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a546:	693b      	ldr	r3, [r7, #16]
 800a548:	3318      	adds	r3, #24
 800a54a:	4619      	mov	r1, r3
 800a54c:	480e      	ldr	r0, [pc, #56]	; (800a588 <xTaskRemoveFromEventList+0xbc>)
 800a54e:	f7fe fdea 	bl	8009126 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a556:	4b0d      	ldr	r3, [pc, #52]	; (800a58c <xTaskRemoveFromEventList+0xc0>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d905      	bls.n	800a56c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a560:	2301      	movs	r3, #1
 800a562:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a564:	4b0a      	ldr	r3, [pc, #40]	; (800a590 <xTaskRemoveFromEventList+0xc4>)
 800a566:	2201      	movs	r2, #1
 800a568:	601a      	str	r2, [r3, #0]
 800a56a:	e001      	b.n	800a570 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a56c:	2300      	movs	r3, #0
 800a56e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a570:	697b      	ldr	r3, [r7, #20]
}
 800a572:	4618      	mov	r0, r3
 800a574:	3718      	adds	r7, #24
 800a576:	46bd      	mov	sp, r7
 800a578:	bd80      	pop	{r7, pc}
 800a57a:	bf00      	nop
 800a57c:	24000cac 	.word	0x24000cac
 800a580:	24000c8c 	.word	0x24000c8c
 800a584:	240007b4 	.word	0x240007b4
 800a588:	24000c44 	.word	0x24000c44
 800a58c:	240007b0 	.word	0x240007b0
 800a590:	24000c98 	.word	0x24000c98

0800a594 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a594:	b480      	push	{r7}
 800a596:	b083      	sub	sp, #12
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a59c:	4b06      	ldr	r3, [pc, #24]	; (800a5b8 <vTaskInternalSetTimeOutState+0x24>)
 800a59e:	681a      	ldr	r2, [r3, #0]
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a5a4:	4b05      	ldr	r3, [pc, #20]	; (800a5bc <vTaskInternalSetTimeOutState+0x28>)
 800a5a6:	681a      	ldr	r2, [r3, #0]
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	605a      	str	r2, [r3, #4]
}
 800a5ac:	bf00      	nop
 800a5ae:	370c      	adds	r7, #12
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b6:	4770      	bx	lr
 800a5b8:	24000c9c 	.word	0x24000c9c
 800a5bc:	24000c88 	.word	0x24000c88

0800a5c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b088      	sub	sp, #32
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
 800a5c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d10a      	bne.n	800a5e6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a5d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5d4:	f383 8811 	msr	BASEPRI, r3
 800a5d8:	f3bf 8f6f 	isb	sy
 800a5dc:	f3bf 8f4f 	dsb	sy
 800a5e0:	613b      	str	r3, [r7, #16]
}
 800a5e2:	bf00      	nop
 800a5e4:	e7fe      	b.n	800a5e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d10a      	bne.n	800a602 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a5ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5f0:	f383 8811 	msr	BASEPRI, r3
 800a5f4:	f3bf 8f6f 	isb	sy
 800a5f8:	f3bf 8f4f 	dsb	sy
 800a5fc:	60fb      	str	r3, [r7, #12]
}
 800a5fe:	bf00      	nop
 800a600:	e7fe      	b.n	800a600 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a602:	f000 fe7f 	bl	800b304 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a606:	4b1d      	ldr	r3, [pc, #116]	; (800a67c <xTaskCheckForTimeOut+0xbc>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	685b      	ldr	r3, [r3, #4]
 800a610:	69ba      	ldr	r2, [r7, #24]
 800a612:	1ad3      	subs	r3, r2, r3
 800a614:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a61e:	d102      	bne.n	800a626 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a620:	2300      	movs	r3, #0
 800a622:	61fb      	str	r3, [r7, #28]
 800a624:	e023      	b.n	800a66e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681a      	ldr	r2, [r3, #0]
 800a62a:	4b15      	ldr	r3, [pc, #84]	; (800a680 <xTaskCheckForTimeOut+0xc0>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	429a      	cmp	r2, r3
 800a630:	d007      	beq.n	800a642 <xTaskCheckForTimeOut+0x82>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	685b      	ldr	r3, [r3, #4]
 800a636:	69ba      	ldr	r2, [r7, #24]
 800a638:	429a      	cmp	r2, r3
 800a63a:	d302      	bcc.n	800a642 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a63c:	2301      	movs	r3, #1
 800a63e:	61fb      	str	r3, [r7, #28]
 800a640:	e015      	b.n	800a66e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	697a      	ldr	r2, [r7, #20]
 800a648:	429a      	cmp	r2, r3
 800a64a:	d20b      	bcs.n	800a664 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	681a      	ldr	r2, [r3, #0]
 800a650:	697b      	ldr	r3, [r7, #20]
 800a652:	1ad2      	subs	r2, r2, r3
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f7ff ff9b 	bl	800a594 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a65e:	2300      	movs	r3, #0
 800a660:	61fb      	str	r3, [r7, #28]
 800a662:	e004      	b.n	800a66e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a664:	683b      	ldr	r3, [r7, #0]
 800a666:	2200      	movs	r2, #0
 800a668:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a66a:	2301      	movs	r3, #1
 800a66c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a66e:	f000 fe79 	bl	800b364 <vPortExitCritical>

	return xReturn;
 800a672:	69fb      	ldr	r3, [r7, #28]
}
 800a674:	4618      	mov	r0, r3
 800a676:	3720      	adds	r7, #32
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}
 800a67c:	24000c88 	.word	0x24000c88
 800a680:	24000c9c 	.word	0x24000c9c

0800a684 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a684:	b480      	push	{r7}
 800a686:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a688:	4b03      	ldr	r3, [pc, #12]	; (800a698 <vTaskMissedYield+0x14>)
 800a68a:	2201      	movs	r2, #1
 800a68c:	601a      	str	r2, [r3, #0]
}
 800a68e:	bf00      	nop
 800a690:	46bd      	mov	sp, r7
 800a692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a696:	4770      	bx	lr
 800a698:	24000c98 	.word	0x24000c98

0800a69c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b082      	sub	sp, #8
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a6a4:	f000 f852 	bl	800a74c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a6a8:	4b06      	ldr	r3, [pc, #24]	; (800a6c4 <prvIdleTask+0x28>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	2b01      	cmp	r3, #1
 800a6ae:	d9f9      	bls.n	800a6a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a6b0:	4b05      	ldr	r3, [pc, #20]	; (800a6c8 <prvIdleTask+0x2c>)
 800a6b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6b6:	601a      	str	r2, [r3, #0]
 800a6b8:	f3bf 8f4f 	dsb	sy
 800a6bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a6c0:	e7f0      	b.n	800a6a4 <prvIdleTask+0x8>
 800a6c2:	bf00      	nop
 800a6c4:	240007b4 	.word	0x240007b4
 800a6c8:	e000ed04 	.word	0xe000ed04

0800a6cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b082      	sub	sp, #8
 800a6d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	607b      	str	r3, [r7, #4]
 800a6d6:	e00c      	b.n	800a6f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a6d8:	687a      	ldr	r2, [r7, #4]
 800a6da:	4613      	mov	r3, r2
 800a6dc:	009b      	lsls	r3, r3, #2
 800a6de:	4413      	add	r3, r2
 800a6e0:	009b      	lsls	r3, r3, #2
 800a6e2:	4a12      	ldr	r2, [pc, #72]	; (800a72c <prvInitialiseTaskLists+0x60>)
 800a6e4:	4413      	add	r3, r2
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7fe fcf0 	bl	80090cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	3301      	adds	r3, #1
 800a6f0:	607b      	str	r3, [r7, #4]
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2b37      	cmp	r3, #55	; 0x37
 800a6f6:	d9ef      	bls.n	800a6d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a6f8:	480d      	ldr	r0, [pc, #52]	; (800a730 <prvInitialiseTaskLists+0x64>)
 800a6fa:	f7fe fce7 	bl	80090cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a6fe:	480d      	ldr	r0, [pc, #52]	; (800a734 <prvInitialiseTaskLists+0x68>)
 800a700:	f7fe fce4 	bl	80090cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a704:	480c      	ldr	r0, [pc, #48]	; (800a738 <prvInitialiseTaskLists+0x6c>)
 800a706:	f7fe fce1 	bl	80090cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a70a:	480c      	ldr	r0, [pc, #48]	; (800a73c <prvInitialiseTaskLists+0x70>)
 800a70c:	f7fe fcde 	bl	80090cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a710:	480b      	ldr	r0, [pc, #44]	; (800a740 <prvInitialiseTaskLists+0x74>)
 800a712:	f7fe fcdb 	bl	80090cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a716:	4b0b      	ldr	r3, [pc, #44]	; (800a744 <prvInitialiseTaskLists+0x78>)
 800a718:	4a05      	ldr	r2, [pc, #20]	; (800a730 <prvInitialiseTaskLists+0x64>)
 800a71a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a71c:	4b0a      	ldr	r3, [pc, #40]	; (800a748 <prvInitialiseTaskLists+0x7c>)
 800a71e:	4a05      	ldr	r2, [pc, #20]	; (800a734 <prvInitialiseTaskLists+0x68>)
 800a720:	601a      	str	r2, [r3, #0]
}
 800a722:	bf00      	nop
 800a724:	3708      	adds	r7, #8
 800a726:	46bd      	mov	sp, r7
 800a728:	bd80      	pop	{r7, pc}
 800a72a:	bf00      	nop
 800a72c:	240007b4 	.word	0x240007b4
 800a730:	24000c14 	.word	0x24000c14
 800a734:	24000c28 	.word	0x24000c28
 800a738:	24000c44 	.word	0x24000c44
 800a73c:	24000c58 	.word	0x24000c58
 800a740:	24000c70 	.word	0x24000c70
 800a744:	24000c3c 	.word	0x24000c3c
 800a748:	24000c40 	.word	0x24000c40

0800a74c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b082      	sub	sp, #8
 800a750:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a752:	e019      	b.n	800a788 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a754:	f000 fdd6 	bl	800b304 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a758:	4b10      	ldr	r3, [pc, #64]	; (800a79c <prvCheckTasksWaitingTermination+0x50>)
 800a75a:	68db      	ldr	r3, [r3, #12]
 800a75c:	68db      	ldr	r3, [r3, #12]
 800a75e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	3304      	adds	r3, #4
 800a764:	4618      	mov	r0, r3
 800a766:	f7fe fd3b 	bl	80091e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a76a:	4b0d      	ldr	r3, [pc, #52]	; (800a7a0 <prvCheckTasksWaitingTermination+0x54>)
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	3b01      	subs	r3, #1
 800a770:	4a0b      	ldr	r2, [pc, #44]	; (800a7a0 <prvCheckTasksWaitingTermination+0x54>)
 800a772:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a774:	4b0b      	ldr	r3, [pc, #44]	; (800a7a4 <prvCheckTasksWaitingTermination+0x58>)
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	3b01      	subs	r3, #1
 800a77a:	4a0a      	ldr	r2, [pc, #40]	; (800a7a4 <prvCheckTasksWaitingTermination+0x58>)
 800a77c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a77e:	f000 fdf1 	bl	800b364 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f000 f810 	bl	800a7a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a788:	4b06      	ldr	r3, [pc, #24]	; (800a7a4 <prvCheckTasksWaitingTermination+0x58>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d1e1      	bne.n	800a754 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a790:	bf00      	nop
 800a792:	bf00      	nop
 800a794:	3708      	adds	r7, #8
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}
 800a79a:	bf00      	nop
 800a79c:	24000c58 	.word	0x24000c58
 800a7a0:	24000c84 	.word	0x24000c84
 800a7a4:	24000c6c 	.word	0x24000c6c

0800a7a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b084      	sub	sp, #16
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d108      	bne.n	800a7cc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f000 ff8e 	bl	800b6e0 <vPortFree>
				vPortFree( pxTCB );
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	f000 ff8b 	bl	800b6e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a7ca:	e018      	b.n	800a7fe <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d103      	bne.n	800a7de <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f000 ff82 	bl	800b6e0 <vPortFree>
	}
 800a7dc:	e00f      	b.n	800a7fe <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a7e4:	2b02      	cmp	r3, #2
 800a7e6:	d00a      	beq.n	800a7fe <prvDeleteTCB+0x56>
	__asm volatile
 800a7e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ec:	f383 8811 	msr	BASEPRI, r3
 800a7f0:	f3bf 8f6f 	isb	sy
 800a7f4:	f3bf 8f4f 	dsb	sy
 800a7f8:	60fb      	str	r3, [r7, #12]
}
 800a7fa:	bf00      	nop
 800a7fc:	e7fe      	b.n	800a7fc <prvDeleteTCB+0x54>
	}
 800a7fe:	bf00      	nop
 800a800:	3710      	adds	r7, #16
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}
	...

0800a808 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a808:	b480      	push	{r7}
 800a80a:	b083      	sub	sp, #12
 800a80c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a80e:	4b0c      	ldr	r3, [pc, #48]	; (800a840 <prvResetNextTaskUnblockTime+0x38>)
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d104      	bne.n	800a822 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a818:	4b0a      	ldr	r3, [pc, #40]	; (800a844 <prvResetNextTaskUnblockTime+0x3c>)
 800a81a:	f04f 32ff 	mov.w	r2, #4294967295
 800a81e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a820:	e008      	b.n	800a834 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a822:	4b07      	ldr	r3, [pc, #28]	; (800a840 <prvResetNextTaskUnblockTime+0x38>)
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	68db      	ldr	r3, [r3, #12]
 800a828:	68db      	ldr	r3, [r3, #12]
 800a82a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	685b      	ldr	r3, [r3, #4]
 800a830:	4a04      	ldr	r2, [pc, #16]	; (800a844 <prvResetNextTaskUnblockTime+0x3c>)
 800a832:	6013      	str	r3, [r2, #0]
}
 800a834:	bf00      	nop
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr
 800a840:	24000c3c 	.word	0x24000c3c
 800a844:	24000ca4 	.word	0x24000ca4

0800a848 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a848:	b480      	push	{r7}
 800a84a:	b083      	sub	sp, #12
 800a84c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a84e:	4b0b      	ldr	r3, [pc, #44]	; (800a87c <xTaskGetSchedulerState+0x34>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d102      	bne.n	800a85c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a856:	2301      	movs	r3, #1
 800a858:	607b      	str	r3, [r7, #4]
 800a85a:	e008      	b.n	800a86e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a85c:	4b08      	ldr	r3, [pc, #32]	; (800a880 <xTaskGetSchedulerState+0x38>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d102      	bne.n	800a86a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a864:	2302      	movs	r3, #2
 800a866:	607b      	str	r3, [r7, #4]
 800a868:	e001      	b.n	800a86e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a86a:	2300      	movs	r3, #0
 800a86c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a86e:	687b      	ldr	r3, [r7, #4]
	}
 800a870:	4618      	mov	r0, r3
 800a872:	370c      	adds	r7, #12
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr
 800a87c:	24000c90 	.word	0x24000c90
 800a880:	24000cac 	.word	0x24000cac

0800a884 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a884:	b580      	push	{r7, lr}
 800a886:	b086      	sub	sp, #24
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a890:	2300      	movs	r3, #0
 800a892:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d056      	beq.n	800a948 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a89a:	4b2e      	ldr	r3, [pc, #184]	; (800a954 <xTaskPriorityDisinherit+0xd0>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	693a      	ldr	r2, [r7, #16]
 800a8a0:	429a      	cmp	r2, r3
 800a8a2:	d00a      	beq.n	800a8ba <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a8a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8a8:	f383 8811 	msr	BASEPRI, r3
 800a8ac:	f3bf 8f6f 	isb	sy
 800a8b0:	f3bf 8f4f 	dsb	sy
 800a8b4:	60fb      	str	r3, [r7, #12]
}
 800a8b6:	bf00      	nop
 800a8b8:	e7fe      	b.n	800a8b8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a8ba:	693b      	ldr	r3, [r7, #16]
 800a8bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d10a      	bne.n	800a8d8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a8c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c6:	f383 8811 	msr	BASEPRI, r3
 800a8ca:	f3bf 8f6f 	isb	sy
 800a8ce:	f3bf 8f4f 	dsb	sy
 800a8d2:	60bb      	str	r3, [r7, #8]
}
 800a8d4:	bf00      	nop
 800a8d6:	e7fe      	b.n	800a8d6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8dc:	1e5a      	subs	r2, r3, #1
 800a8de:	693b      	ldr	r3, [r7, #16]
 800a8e0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a8e2:	693b      	ldr	r3, [r7, #16]
 800a8e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8e6:	693b      	ldr	r3, [r7, #16]
 800a8e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8ea:	429a      	cmp	r2, r3
 800a8ec:	d02c      	beq.n	800a948 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d128      	bne.n	800a948 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	3304      	adds	r3, #4
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f7fe fc70 	bl	80091e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a90c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a910:	693b      	ldr	r3, [r7, #16]
 800a912:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a914:	693b      	ldr	r3, [r7, #16]
 800a916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a918:	4b0f      	ldr	r3, [pc, #60]	; (800a958 <xTaskPriorityDisinherit+0xd4>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	429a      	cmp	r2, r3
 800a91e:	d903      	bls.n	800a928 <xTaskPriorityDisinherit+0xa4>
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a924:	4a0c      	ldr	r2, [pc, #48]	; (800a958 <xTaskPriorityDisinherit+0xd4>)
 800a926:	6013      	str	r3, [r2, #0]
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a92c:	4613      	mov	r3, r2
 800a92e:	009b      	lsls	r3, r3, #2
 800a930:	4413      	add	r3, r2
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	4a09      	ldr	r2, [pc, #36]	; (800a95c <xTaskPriorityDisinherit+0xd8>)
 800a936:	441a      	add	r2, r3
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	3304      	adds	r3, #4
 800a93c:	4619      	mov	r1, r3
 800a93e:	4610      	mov	r0, r2
 800a940:	f7fe fbf1 	bl	8009126 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a944:	2301      	movs	r3, #1
 800a946:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a948:	697b      	ldr	r3, [r7, #20]
	}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3718      	adds	r7, #24
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}
 800a952:	bf00      	nop
 800a954:	240007b0 	.word	0x240007b0
 800a958:	24000c8c 	.word	0x24000c8c
 800a95c:	240007b4 	.word	0x240007b4

0800a960 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b084      	sub	sp, #16
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
 800a968:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a96a:	4b21      	ldr	r3, [pc, #132]	; (800a9f0 <prvAddCurrentTaskToDelayedList+0x90>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a970:	4b20      	ldr	r3, [pc, #128]	; (800a9f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	3304      	adds	r3, #4
 800a976:	4618      	mov	r0, r3
 800a978:	f7fe fc32 	bl	80091e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a982:	d10a      	bne.n	800a99a <prvAddCurrentTaskToDelayedList+0x3a>
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d007      	beq.n	800a99a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a98a:	4b1a      	ldr	r3, [pc, #104]	; (800a9f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	3304      	adds	r3, #4
 800a990:	4619      	mov	r1, r3
 800a992:	4819      	ldr	r0, [pc, #100]	; (800a9f8 <prvAddCurrentTaskToDelayedList+0x98>)
 800a994:	f7fe fbc7 	bl	8009126 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a998:	e026      	b.n	800a9e8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a99a:	68fa      	ldr	r2, [r7, #12]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	4413      	add	r3, r2
 800a9a0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a9a2:	4b14      	ldr	r3, [pc, #80]	; (800a9f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	68ba      	ldr	r2, [r7, #8]
 800a9a8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a9aa:	68ba      	ldr	r2, [r7, #8]
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	429a      	cmp	r2, r3
 800a9b0:	d209      	bcs.n	800a9c6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a9b2:	4b12      	ldr	r3, [pc, #72]	; (800a9fc <prvAddCurrentTaskToDelayedList+0x9c>)
 800a9b4:	681a      	ldr	r2, [r3, #0]
 800a9b6:	4b0f      	ldr	r3, [pc, #60]	; (800a9f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	3304      	adds	r3, #4
 800a9bc:	4619      	mov	r1, r3
 800a9be:	4610      	mov	r0, r2
 800a9c0:	f7fe fbd5 	bl	800916e <vListInsert>
}
 800a9c4:	e010      	b.n	800a9e8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a9c6:	4b0e      	ldr	r3, [pc, #56]	; (800aa00 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a9c8:	681a      	ldr	r2, [r3, #0]
 800a9ca:	4b0a      	ldr	r3, [pc, #40]	; (800a9f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	3304      	adds	r3, #4
 800a9d0:	4619      	mov	r1, r3
 800a9d2:	4610      	mov	r0, r2
 800a9d4:	f7fe fbcb 	bl	800916e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a9d8:	4b0a      	ldr	r3, [pc, #40]	; (800aa04 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	68ba      	ldr	r2, [r7, #8]
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d202      	bcs.n	800a9e8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a9e2:	4a08      	ldr	r2, [pc, #32]	; (800aa04 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	6013      	str	r3, [r2, #0]
}
 800a9e8:	bf00      	nop
 800a9ea:	3710      	adds	r7, #16
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}
 800a9f0:	24000c88 	.word	0x24000c88
 800a9f4:	240007b0 	.word	0x240007b0
 800a9f8:	24000c70 	.word	0x24000c70
 800a9fc:	24000c40 	.word	0x24000c40
 800aa00:	24000c3c 	.word	0x24000c3c
 800aa04:	24000ca4 	.word	0x24000ca4

0800aa08 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b08a      	sub	sp, #40	; 0x28
 800aa0c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800aa12:	f000 fb07 	bl	800b024 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800aa16:	4b1c      	ldr	r3, [pc, #112]	; (800aa88 <xTimerCreateTimerTask+0x80>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d021      	beq.n	800aa62 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800aa22:	2300      	movs	r3, #0
 800aa24:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800aa26:	1d3a      	adds	r2, r7, #4
 800aa28:	f107 0108 	add.w	r1, r7, #8
 800aa2c:	f107 030c 	add.w	r3, r7, #12
 800aa30:	4618      	mov	r0, r3
 800aa32:	f7fe fb31 	bl	8009098 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800aa36:	6879      	ldr	r1, [r7, #4]
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	68fa      	ldr	r2, [r7, #12]
 800aa3c:	9202      	str	r2, [sp, #8]
 800aa3e:	9301      	str	r3, [sp, #4]
 800aa40:	2302      	movs	r3, #2
 800aa42:	9300      	str	r3, [sp, #0]
 800aa44:	2300      	movs	r3, #0
 800aa46:	460a      	mov	r2, r1
 800aa48:	4910      	ldr	r1, [pc, #64]	; (800aa8c <xTimerCreateTimerTask+0x84>)
 800aa4a:	4811      	ldr	r0, [pc, #68]	; (800aa90 <xTimerCreateTimerTask+0x88>)
 800aa4c:	f7ff f8de 	bl	8009c0c <xTaskCreateStatic>
 800aa50:	4603      	mov	r3, r0
 800aa52:	4a10      	ldr	r2, [pc, #64]	; (800aa94 <xTimerCreateTimerTask+0x8c>)
 800aa54:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800aa56:	4b0f      	ldr	r3, [pc, #60]	; (800aa94 <xTimerCreateTimerTask+0x8c>)
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d001      	beq.n	800aa62 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800aa5e:	2301      	movs	r3, #1
 800aa60:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d10a      	bne.n	800aa7e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800aa68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa6c:	f383 8811 	msr	BASEPRI, r3
 800aa70:	f3bf 8f6f 	isb	sy
 800aa74:	f3bf 8f4f 	dsb	sy
 800aa78:	613b      	str	r3, [r7, #16]
}
 800aa7a:	bf00      	nop
 800aa7c:	e7fe      	b.n	800aa7c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800aa7e:	697b      	ldr	r3, [r7, #20]
}
 800aa80:	4618      	mov	r0, r3
 800aa82:	3718      	adds	r7, #24
 800aa84:	46bd      	mov	sp, r7
 800aa86:	bd80      	pop	{r7, pc}
 800aa88:	24000ce0 	.word	0x24000ce0
 800aa8c:	0800b9bc 	.word	0x0800b9bc
 800aa90:	0800abcd 	.word	0x0800abcd
 800aa94:	24000ce4 	.word	0x24000ce4

0800aa98 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b08a      	sub	sp, #40	; 0x28
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	60f8      	str	r0, [r7, #12]
 800aaa0:	60b9      	str	r1, [r7, #8]
 800aaa2:	607a      	str	r2, [r7, #4]
 800aaa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d10a      	bne.n	800aac6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800aab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab4:	f383 8811 	msr	BASEPRI, r3
 800aab8:	f3bf 8f6f 	isb	sy
 800aabc:	f3bf 8f4f 	dsb	sy
 800aac0:	623b      	str	r3, [r7, #32]
}
 800aac2:	bf00      	nop
 800aac4:	e7fe      	b.n	800aac4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800aac6:	4b1a      	ldr	r3, [pc, #104]	; (800ab30 <xTimerGenericCommand+0x98>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d02a      	beq.n	800ab24 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	2b05      	cmp	r3, #5
 800aade:	dc18      	bgt.n	800ab12 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800aae0:	f7ff feb2 	bl	800a848 <xTaskGetSchedulerState>
 800aae4:	4603      	mov	r3, r0
 800aae6:	2b02      	cmp	r3, #2
 800aae8:	d109      	bne.n	800aafe <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800aaea:	4b11      	ldr	r3, [pc, #68]	; (800ab30 <xTimerGenericCommand+0x98>)
 800aaec:	6818      	ldr	r0, [r3, #0]
 800aaee:	f107 0110 	add.w	r1, r7, #16
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aaf6:	f7fe fca1 	bl	800943c <xQueueGenericSend>
 800aafa:	6278      	str	r0, [r7, #36]	; 0x24
 800aafc:	e012      	b.n	800ab24 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800aafe:	4b0c      	ldr	r3, [pc, #48]	; (800ab30 <xTimerGenericCommand+0x98>)
 800ab00:	6818      	ldr	r0, [r3, #0]
 800ab02:	f107 0110 	add.w	r1, r7, #16
 800ab06:	2300      	movs	r3, #0
 800ab08:	2200      	movs	r2, #0
 800ab0a:	f7fe fc97 	bl	800943c <xQueueGenericSend>
 800ab0e:	6278      	str	r0, [r7, #36]	; 0x24
 800ab10:	e008      	b.n	800ab24 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ab12:	4b07      	ldr	r3, [pc, #28]	; (800ab30 <xTimerGenericCommand+0x98>)
 800ab14:	6818      	ldr	r0, [r3, #0]
 800ab16:	f107 0110 	add.w	r1, r7, #16
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	683a      	ldr	r2, [r7, #0]
 800ab1e:	f7fe fd8b 	bl	8009638 <xQueueGenericSendFromISR>
 800ab22:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ab24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3728      	adds	r7, #40	; 0x28
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}
 800ab2e:	bf00      	nop
 800ab30:	24000ce0 	.word	0x24000ce0

0800ab34 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b088      	sub	sp, #32
 800ab38:	af02      	add	r7, sp, #8
 800ab3a:	6078      	str	r0, [r7, #4]
 800ab3c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab3e:	4b22      	ldr	r3, [pc, #136]	; (800abc8 <prvProcessExpiredTimer+0x94>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	68db      	ldr	r3, [r3, #12]
 800ab44:	68db      	ldr	r3, [r3, #12]
 800ab46:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab48:	697b      	ldr	r3, [r7, #20]
 800ab4a:	3304      	adds	r3, #4
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	f7fe fb47 	bl	80091e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ab58:	f003 0304 	and.w	r3, r3, #4
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d022      	beq.n	800aba6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ab60:	697b      	ldr	r3, [r7, #20]
 800ab62:	699a      	ldr	r2, [r3, #24]
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	18d1      	adds	r1, r2, r3
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	683a      	ldr	r2, [r7, #0]
 800ab6c:	6978      	ldr	r0, [r7, #20]
 800ab6e:	f000 f8d1 	bl	800ad14 <prvInsertTimerInActiveList>
 800ab72:	4603      	mov	r3, r0
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d01f      	beq.n	800abb8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ab78:	2300      	movs	r3, #0
 800ab7a:	9300      	str	r3, [sp, #0]
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	687a      	ldr	r2, [r7, #4]
 800ab80:	2100      	movs	r1, #0
 800ab82:	6978      	ldr	r0, [r7, #20]
 800ab84:	f7ff ff88 	bl	800aa98 <xTimerGenericCommand>
 800ab88:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ab8a:	693b      	ldr	r3, [r7, #16]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d113      	bne.n	800abb8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ab90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab94:	f383 8811 	msr	BASEPRI, r3
 800ab98:	f3bf 8f6f 	isb	sy
 800ab9c:	f3bf 8f4f 	dsb	sy
 800aba0:	60fb      	str	r3, [r7, #12]
}
 800aba2:	bf00      	nop
 800aba4:	e7fe      	b.n	800aba4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800abac:	f023 0301 	bic.w	r3, r3, #1
 800abb0:	b2da      	uxtb	r2, r3
 800abb2:	697b      	ldr	r3, [r7, #20]
 800abb4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800abb8:	697b      	ldr	r3, [r7, #20]
 800abba:	6a1b      	ldr	r3, [r3, #32]
 800abbc:	6978      	ldr	r0, [r7, #20]
 800abbe:	4798      	blx	r3
}
 800abc0:	bf00      	nop
 800abc2:	3718      	adds	r7, #24
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}
 800abc8:	24000cd8 	.word	0x24000cd8

0800abcc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b084      	sub	sp, #16
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800abd4:	f107 0308 	add.w	r3, r7, #8
 800abd8:	4618      	mov	r0, r3
 800abda:	f000 f857 	bl	800ac8c <prvGetNextExpireTime>
 800abde:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	4619      	mov	r1, r3
 800abe4:	68f8      	ldr	r0, [r7, #12]
 800abe6:	f000 f803 	bl	800abf0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800abea:	f000 f8d5 	bl	800ad98 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800abee:	e7f1      	b.n	800abd4 <prvTimerTask+0x8>

0800abf0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b084      	sub	sp, #16
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
 800abf8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800abfa:	f7ff fa43 	bl	800a084 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800abfe:	f107 0308 	add.w	r3, r7, #8
 800ac02:	4618      	mov	r0, r3
 800ac04:	f000 f866 	bl	800acd4 <prvSampleTimeNow>
 800ac08:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d130      	bne.n	800ac72 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d10a      	bne.n	800ac2c <prvProcessTimerOrBlockTask+0x3c>
 800ac16:	687a      	ldr	r2, [r7, #4]
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	429a      	cmp	r2, r3
 800ac1c:	d806      	bhi.n	800ac2c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ac1e:	f7ff fa3f 	bl	800a0a0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ac22:	68f9      	ldr	r1, [r7, #12]
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f7ff ff85 	bl	800ab34 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ac2a:	e024      	b.n	800ac76 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d008      	beq.n	800ac44 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ac32:	4b13      	ldr	r3, [pc, #76]	; (800ac80 <prvProcessTimerOrBlockTask+0x90>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d101      	bne.n	800ac40 <prvProcessTimerOrBlockTask+0x50>
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	e000      	b.n	800ac42 <prvProcessTimerOrBlockTask+0x52>
 800ac40:	2300      	movs	r3, #0
 800ac42:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ac44:	4b0f      	ldr	r3, [pc, #60]	; (800ac84 <prvProcessTimerOrBlockTask+0x94>)
 800ac46:	6818      	ldr	r0, [r3, #0]
 800ac48:	687a      	ldr	r2, [r7, #4]
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	1ad3      	subs	r3, r2, r3
 800ac4e:	683a      	ldr	r2, [r7, #0]
 800ac50:	4619      	mov	r1, r3
 800ac52:	f7fe ffa7 	bl	8009ba4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ac56:	f7ff fa23 	bl	800a0a0 <xTaskResumeAll>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d10a      	bne.n	800ac76 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ac60:	4b09      	ldr	r3, [pc, #36]	; (800ac88 <prvProcessTimerOrBlockTask+0x98>)
 800ac62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac66:	601a      	str	r2, [r3, #0]
 800ac68:	f3bf 8f4f 	dsb	sy
 800ac6c:	f3bf 8f6f 	isb	sy
}
 800ac70:	e001      	b.n	800ac76 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ac72:	f7ff fa15 	bl	800a0a0 <xTaskResumeAll>
}
 800ac76:	bf00      	nop
 800ac78:	3710      	adds	r7, #16
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bd80      	pop	{r7, pc}
 800ac7e:	bf00      	nop
 800ac80:	24000cdc 	.word	0x24000cdc
 800ac84:	24000ce0 	.word	0x24000ce0
 800ac88:	e000ed04 	.word	0xe000ed04

0800ac8c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b085      	sub	sp, #20
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ac94:	4b0e      	ldr	r3, [pc, #56]	; (800acd0 <prvGetNextExpireTime+0x44>)
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d101      	bne.n	800aca2 <prvGetNextExpireTime+0x16>
 800ac9e:	2201      	movs	r2, #1
 800aca0:	e000      	b.n	800aca4 <prvGetNextExpireTime+0x18>
 800aca2:	2200      	movs	r2, #0
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d105      	bne.n	800acbc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800acb0:	4b07      	ldr	r3, [pc, #28]	; (800acd0 <prvGetNextExpireTime+0x44>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	68db      	ldr	r3, [r3, #12]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	60fb      	str	r3, [r7, #12]
 800acba:	e001      	b.n	800acc0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800acbc:	2300      	movs	r3, #0
 800acbe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800acc0:	68fb      	ldr	r3, [r7, #12]
}
 800acc2:	4618      	mov	r0, r3
 800acc4:	3714      	adds	r7, #20
 800acc6:	46bd      	mov	sp, r7
 800acc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800accc:	4770      	bx	lr
 800acce:	bf00      	nop
 800acd0:	24000cd8 	.word	0x24000cd8

0800acd4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b084      	sub	sp, #16
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800acdc:	f7ff fa7e 	bl	800a1dc <xTaskGetTickCount>
 800ace0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ace2:	4b0b      	ldr	r3, [pc, #44]	; (800ad10 <prvSampleTimeNow+0x3c>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	68fa      	ldr	r2, [r7, #12]
 800ace8:	429a      	cmp	r2, r3
 800acea:	d205      	bcs.n	800acf8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800acec:	f000 f936 	bl	800af5c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2201      	movs	r2, #1
 800acf4:	601a      	str	r2, [r3, #0]
 800acf6:	e002      	b.n	800acfe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2200      	movs	r2, #0
 800acfc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800acfe:	4a04      	ldr	r2, [pc, #16]	; (800ad10 <prvSampleTimeNow+0x3c>)
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ad04:	68fb      	ldr	r3, [r7, #12]
}
 800ad06:	4618      	mov	r0, r3
 800ad08:	3710      	adds	r7, #16
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bd80      	pop	{r7, pc}
 800ad0e:	bf00      	nop
 800ad10:	24000ce8 	.word	0x24000ce8

0800ad14 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b086      	sub	sp, #24
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	60f8      	str	r0, [r7, #12]
 800ad1c:	60b9      	str	r1, [r7, #8]
 800ad1e:	607a      	str	r2, [r7, #4]
 800ad20:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ad22:	2300      	movs	r3, #0
 800ad24:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	68ba      	ldr	r2, [r7, #8]
 800ad2a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	68fa      	ldr	r2, [r7, #12]
 800ad30:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ad32:	68ba      	ldr	r2, [r7, #8]
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	429a      	cmp	r2, r3
 800ad38:	d812      	bhi.n	800ad60 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad3a:	687a      	ldr	r2, [r7, #4]
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	1ad2      	subs	r2, r2, r3
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	699b      	ldr	r3, [r3, #24]
 800ad44:	429a      	cmp	r2, r3
 800ad46:	d302      	bcc.n	800ad4e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ad48:	2301      	movs	r3, #1
 800ad4a:	617b      	str	r3, [r7, #20]
 800ad4c:	e01b      	b.n	800ad86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ad4e:	4b10      	ldr	r3, [pc, #64]	; (800ad90 <prvInsertTimerInActiveList+0x7c>)
 800ad50:	681a      	ldr	r2, [r3, #0]
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	3304      	adds	r3, #4
 800ad56:	4619      	mov	r1, r3
 800ad58:	4610      	mov	r0, r2
 800ad5a:	f7fe fa08 	bl	800916e <vListInsert>
 800ad5e:	e012      	b.n	800ad86 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ad60:	687a      	ldr	r2, [r7, #4]
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d206      	bcs.n	800ad76 <prvInsertTimerInActiveList+0x62>
 800ad68:	68ba      	ldr	r2, [r7, #8]
 800ad6a:	683b      	ldr	r3, [r7, #0]
 800ad6c:	429a      	cmp	r2, r3
 800ad6e:	d302      	bcc.n	800ad76 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ad70:	2301      	movs	r3, #1
 800ad72:	617b      	str	r3, [r7, #20]
 800ad74:	e007      	b.n	800ad86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ad76:	4b07      	ldr	r3, [pc, #28]	; (800ad94 <prvInsertTimerInActiveList+0x80>)
 800ad78:	681a      	ldr	r2, [r3, #0]
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	3304      	adds	r3, #4
 800ad7e:	4619      	mov	r1, r3
 800ad80:	4610      	mov	r0, r2
 800ad82:	f7fe f9f4 	bl	800916e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ad86:	697b      	ldr	r3, [r7, #20]
}
 800ad88:	4618      	mov	r0, r3
 800ad8a:	3718      	adds	r7, #24
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}
 800ad90:	24000cdc 	.word	0x24000cdc
 800ad94:	24000cd8 	.word	0x24000cd8

0800ad98 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b08e      	sub	sp, #56	; 0x38
 800ad9c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ad9e:	e0ca      	b.n	800af36 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	da18      	bge.n	800add8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ada6:	1d3b      	adds	r3, r7, #4
 800ada8:	3304      	adds	r3, #4
 800adaa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800adac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d10a      	bne.n	800adc8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800adb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adb6:	f383 8811 	msr	BASEPRI, r3
 800adba:	f3bf 8f6f 	isb	sy
 800adbe:	f3bf 8f4f 	dsb	sy
 800adc2:	61fb      	str	r3, [r7, #28]
}
 800adc4:	bf00      	nop
 800adc6:	e7fe      	b.n	800adc6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800adc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800adce:	6850      	ldr	r0, [r2, #4]
 800add0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800add2:	6892      	ldr	r2, [r2, #8]
 800add4:	4611      	mov	r1, r2
 800add6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2b00      	cmp	r3, #0
 800addc:	f2c0 80aa 	blt.w	800af34 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ade4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ade6:	695b      	ldr	r3, [r3, #20]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d004      	beq.n	800adf6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800adec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adee:	3304      	adds	r3, #4
 800adf0:	4618      	mov	r0, r3
 800adf2:	f7fe f9f5 	bl	80091e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800adf6:	463b      	mov	r3, r7
 800adf8:	4618      	mov	r0, r3
 800adfa:	f7ff ff6b 	bl	800acd4 <prvSampleTimeNow>
 800adfe:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2b09      	cmp	r3, #9
 800ae04:	f200 8097 	bhi.w	800af36 <prvProcessReceivedCommands+0x19e>
 800ae08:	a201      	add	r2, pc, #4	; (adr r2, 800ae10 <prvProcessReceivedCommands+0x78>)
 800ae0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae0e:	bf00      	nop
 800ae10:	0800ae39 	.word	0x0800ae39
 800ae14:	0800ae39 	.word	0x0800ae39
 800ae18:	0800ae39 	.word	0x0800ae39
 800ae1c:	0800aead 	.word	0x0800aead
 800ae20:	0800aec1 	.word	0x0800aec1
 800ae24:	0800af0b 	.word	0x0800af0b
 800ae28:	0800ae39 	.word	0x0800ae39
 800ae2c:	0800ae39 	.word	0x0800ae39
 800ae30:	0800aead 	.word	0x0800aead
 800ae34:	0800aec1 	.word	0x0800aec1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ae38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae3e:	f043 0301 	orr.w	r3, r3, #1
 800ae42:	b2da      	uxtb	r2, r3
 800ae44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ae4a:	68ba      	ldr	r2, [r7, #8]
 800ae4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae4e:	699b      	ldr	r3, [r3, #24]
 800ae50:	18d1      	adds	r1, r2, r3
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae58:	f7ff ff5c 	bl	800ad14 <prvInsertTimerInActiveList>
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d069      	beq.n	800af36 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae64:	6a1b      	ldr	r3, [r3, #32]
 800ae66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae68:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae70:	f003 0304 	and.w	r3, r3, #4
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d05e      	beq.n	800af36 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ae78:	68ba      	ldr	r2, [r7, #8]
 800ae7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae7c:	699b      	ldr	r3, [r3, #24]
 800ae7e:	441a      	add	r2, r3
 800ae80:	2300      	movs	r3, #0
 800ae82:	9300      	str	r3, [sp, #0]
 800ae84:	2300      	movs	r3, #0
 800ae86:	2100      	movs	r1, #0
 800ae88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae8a:	f7ff fe05 	bl	800aa98 <xTimerGenericCommand>
 800ae8e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ae90:	6a3b      	ldr	r3, [r7, #32]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d14f      	bne.n	800af36 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800ae96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae9a:	f383 8811 	msr	BASEPRI, r3
 800ae9e:	f3bf 8f6f 	isb	sy
 800aea2:	f3bf 8f4f 	dsb	sy
 800aea6:	61bb      	str	r3, [r7, #24]
}
 800aea8:	bf00      	nop
 800aeaa:	e7fe      	b.n	800aeaa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aeac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aeb2:	f023 0301 	bic.w	r3, r3, #1
 800aeb6:	b2da      	uxtb	r2, r3
 800aeb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800aebe:	e03a      	b.n	800af36 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800aec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aec2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aec6:	f043 0301 	orr.w	r3, r3, #1
 800aeca:	b2da      	uxtb	r2, r3
 800aecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aece:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800aed2:	68ba      	ldr	r2, [r7, #8]
 800aed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aed6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800aed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeda:	699b      	ldr	r3, [r3, #24]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d10a      	bne.n	800aef6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800aee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee4:	f383 8811 	msr	BASEPRI, r3
 800aee8:	f3bf 8f6f 	isb	sy
 800aeec:	f3bf 8f4f 	dsb	sy
 800aef0:	617b      	str	r3, [r7, #20]
}
 800aef2:	bf00      	nop
 800aef4:	e7fe      	b.n	800aef4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800aef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aef8:	699a      	ldr	r2, [r3, #24]
 800aefa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aefc:	18d1      	adds	r1, r2, r3
 800aefe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af02:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af04:	f7ff ff06 	bl	800ad14 <prvInsertTimerInActiveList>
					break;
 800af08:	e015      	b.n	800af36 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800af0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af10:	f003 0302 	and.w	r3, r3, #2
 800af14:	2b00      	cmp	r3, #0
 800af16:	d103      	bne.n	800af20 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800af18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af1a:	f000 fbe1 	bl	800b6e0 <vPortFree>
 800af1e:	e00a      	b.n	800af36 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800af20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af22:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af26:	f023 0301 	bic.w	r3, r3, #1
 800af2a:	b2da      	uxtb	r2, r3
 800af2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800af32:	e000      	b.n	800af36 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800af34:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800af36:	4b08      	ldr	r3, [pc, #32]	; (800af58 <prvProcessReceivedCommands+0x1c0>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	1d39      	adds	r1, r7, #4
 800af3c:	2200      	movs	r2, #0
 800af3e:	4618      	mov	r0, r3
 800af40:	f7fe fc16 	bl	8009770 <xQueueReceive>
 800af44:	4603      	mov	r3, r0
 800af46:	2b00      	cmp	r3, #0
 800af48:	f47f af2a 	bne.w	800ada0 <prvProcessReceivedCommands+0x8>
	}
}
 800af4c:	bf00      	nop
 800af4e:	bf00      	nop
 800af50:	3730      	adds	r7, #48	; 0x30
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}
 800af56:	bf00      	nop
 800af58:	24000ce0 	.word	0x24000ce0

0800af5c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b088      	sub	sp, #32
 800af60:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800af62:	e048      	b.n	800aff6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800af64:	4b2d      	ldr	r3, [pc, #180]	; (800b01c <prvSwitchTimerLists+0xc0>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	68db      	ldr	r3, [r3, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af6e:	4b2b      	ldr	r3, [pc, #172]	; (800b01c <prvSwitchTimerLists+0xc0>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	68db      	ldr	r3, [r3, #12]
 800af74:	68db      	ldr	r3, [r3, #12]
 800af76:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	3304      	adds	r3, #4
 800af7c:	4618      	mov	r0, r3
 800af7e:	f7fe f92f 	bl	80091e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	6a1b      	ldr	r3, [r3, #32]
 800af86:	68f8      	ldr	r0, [r7, #12]
 800af88:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af90:	f003 0304 	and.w	r3, r3, #4
 800af94:	2b00      	cmp	r3, #0
 800af96:	d02e      	beq.n	800aff6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	699b      	ldr	r3, [r3, #24]
 800af9c:	693a      	ldr	r2, [r7, #16]
 800af9e:	4413      	add	r3, r2
 800afa0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800afa2:	68ba      	ldr	r2, [r7, #8]
 800afa4:	693b      	ldr	r3, [r7, #16]
 800afa6:	429a      	cmp	r2, r3
 800afa8:	d90e      	bls.n	800afc8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	68ba      	ldr	r2, [r7, #8]
 800afae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	68fa      	ldr	r2, [r7, #12]
 800afb4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800afb6:	4b19      	ldr	r3, [pc, #100]	; (800b01c <prvSwitchTimerLists+0xc0>)
 800afb8:	681a      	ldr	r2, [r3, #0]
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	3304      	adds	r3, #4
 800afbe:	4619      	mov	r1, r3
 800afc0:	4610      	mov	r0, r2
 800afc2:	f7fe f8d4 	bl	800916e <vListInsert>
 800afc6:	e016      	b.n	800aff6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800afc8:	2300      	movs	r3, #0
 800afca:	9300      	str	r3, [sp, #0]
 800afcc:	2300      	movs	r3, #0
 800afce:	693a      	ldr	r2, [r7, #16]
 800afd0:	2100      	movs	r1, #0
 800afd2:	68f8      	ldr	r0, [r7, #12]
 800afd4:	f7ff fd60 	bl	800aa98 <xTimerGenericCommand>
 800afd8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d10a      	bne.n	800aff6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800afe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afe4:	f383 8811 	msr	BASEPRI, r3
 800afe8:	f3bf 8f6f 	isb	sy
 800afec:	f3bf 8f4f 	dsb	sy
 800aff0:	603b      	str	r3, [r7, #0]
}
 800aff2:	bf00      	nop
 800aff4:	e7fe      	b.n	800aff4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aff6:	4b09      	ldr	r3, [pc, #36]	; (800b01c <prvSwitchTimerLists+0xc0>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d1b1      	bne.n	800af64 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b000:	4b06      	ldr	r3, [pc, #24]	; (800b01c <prvSwitchTimerLists+0xc0>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b006:	4b06      	ldr	r3, [pc, #24]	; (800b020 <prvSwitchTimerLists+0xc4>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	4a04      	ldr	r2, [pc, #16]	; (800b01c <prvSwitchTimerLists+0xc0>)
 800b00c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b00e:	4a04      	ldr	r2, [pc, #16]	; (800b020 <prvSwitchTimerLists+0xc4>)
 800b010:	697b      	ldr	r3, [r7, #20]
 800b012:	6013      	str	r3, [r2, #0]
}
 800b014:	bf00      	nop
 800b016:	3718      	adds	r7, #24
 800b018:	46bd      	mov	sp, r7
 800b01a:	bd80      	pop	{r7, pc}
 800b01c:	24000cd8 	.word	0x24000cd8
 800b020:	24000cdc 	.word	0x24000cdc

0800b024 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b082      	sub	sp, #8
 800b028:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b02a:	f000 f96b 	bl	800b304 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b02e:	4b15      	ldr	r3, [pc, #84]	; (800b084 <prvCheckForValidListAndQueue+0x60>)
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d120      	bne.n	800b078 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b036:	4814      	ldr	r0, [pc, #80]	; (800b088 <prvCheckForValidListAndQueue+0x64>)
 800b038:	f7fe f848 	bl	80090cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b03c:	4813      	ldr	r0, [pc, #76]	; (800b08c <prvCheckForValidListAndQueue+0x68>)
 800b03e:	f7fe f845 	bl	80090cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b042:	4b13      	ldr	r3, [pc, #76]	; (800b090 <prvCheckForValidListAndQueue+0x6c>)
 800b044:	4a10      	ldr	r2, [pc, #64]	; (800b088 <prvCheckForValidListAndQueue+0x64>)
 800b046:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b048:	4b12      	ldr	r3, [pc, #72]	; (800b094 <prvCheckForValidListAndQueue+0x70>)
 800b04a:	4a10      	ldr	r2, [pc, #64]	; (800b08c <prvCheckForValidListAndQueue+0x68>)
 800b04c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b04e:	2300      	movs	r3, #0
 800b050:	9300      	str	r3, [sp, #0]
 800b052:	4b11      	ldr	r3, [pc, #68]	; (800b098 <prvCheckForValidListAndQueue+0x74>)
 800b054:	4a11      	ldr	r2, [pc, #68]	; (800b09c <prvCheckForValidListAndQueue+0x78>)
 800b056:	2110      	movs	r1, #16
 800b058:	200a      	movs	r0, #10
 800b05a:	f7fe f953 	bl	8009304 <xQueueGenericCreateStatic>
 800b05e:	4603      	mov	r3, r0
 800b060:	4a08      	ldr	r2, [pc, #32]	; (800b084 <prvCheckForValidListAndQueue+0x60>)
 800b062:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b064:	4b07      	ldr	r3, [pc, #28]	; (800b084 <prvCheckForValidListAndQueue+0x60>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d005      	beq.n	800b078 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b06c:	4b05      	ldr	r3, [pc, #20]	; (800b084 <prvCheckForValidListAndQueue+0x60>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	490b      	ldr	r1, [pc, #44]	; (800b0a0 <prvCheckForValidListAndQueue+0x7c>)
 800b072:	4618      	mov	r0, r3
 800b074:	f7fe fd6c 	bl	8009b50 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b078:	f000 f974 	bl	800b364 <vPortExitCritical>
}
 800b07c:	bf00      	nop
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
 800b082:	bf00      	nop
 800b084:	24000ce0 	.word	0x24000ce0
 800b088:	24000cb0 	.word	0x24000cb0
 800b08c:	24000cc4 	.word	0x24000cc4
 800b090:	24000cd8 	.word	0x24000cd8
 800b094:	24000cdc 	.word	0x24000cdc
 800b098:	24000d8c 	.word	0x24000d8c
 800b09c:	24000cec 	.word	0x24000cec
 800b0a0:	0800b9c4 	.word	0x0800b9c4

0800b0a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b085      	sub	sp, #20
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	60f8      	str	r0, [r7, #12]
 800b0ac:	60b9      	str	r1, [r7, #8]
 800b0ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	3b04      	subs	r3, #4
 800b0b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b0bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	3b04      	subs	r3, #4
 800b0c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	f023 0201 	bic.w	r2, r3, #1
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	3b04      	subs	r3, #4
 800b0d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b0d4:	4a0c      	ldr	r2, [pc, #48]	; (800b108 <pxPortInitialiseStack+0x64>)
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	3b14      	subs	r3, #20
 800b0de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b0e0:	687a      	ldr	r2, [r7, #4]
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	3b04      	subs	r3, #4
 800b0ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	f06f 0202 	mvn.w	r2, #2
 800b0f2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	3b20      	subs	r3, #32
 800b0f8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	3714      	adds	r7, #20
 800b100:	46bd      	mov	sp, r7
 800b102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b106:	4770      	bx	lr
 800b108:	0800b10d 	.word	0x0800b10d

0800b10c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b10c:	b480      	push	{r7}
 800b10e:	b085      	sub	sp, #20
 800b110:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b112:	2300      	movs	r3, #0
 800b114:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b116:	4b12      	ldr	r3, [pc, #72]	; (800b160 <prvTaskExitError+0x54>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b11e:	d00a      	beq.n	800b136 <prvTaskExitError+0x2a>
	__asm volatile
 800b120:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b124:	f383 8811 	msr	BASEPRI, r3
 800b128:	f3bf 8f6f 	isb	sy
 800b12c:	f3bf 8f4f 	dsb	sy
 800b130:	60fb      	str	r3, [r7, #12]
}
 800b132:	bf00      	nop
 800b134:	e7fe      	b.n	800b134 <prvTaskExitError+0x28>
	__asm volatile
 800b136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b13a:	f383 8811 	msr	BASEPRI, r3
 800b13e:	f3bf 8f6f 	isb	sy
 800b142:	f3bf 8f4f 	dsb	sy
 800b146:	60bb      	str	r3, [r7, #8]
}
 800b148:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b14a:	bf00      	nop
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d0fc      	beq.n	800b14c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b152:	bf00      	nop
 800b154:	bf00      	nop
 800b156:	3714      	adds	r7, #20
 800b158:	46bd      	mov	sp, r7
 800b15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15e:	4770      	bx	lr
 800b160:	24000010 	.word	0x24000010
	...

0800b170 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b170:	4b07      	ldr	r3, [pc, #28]	; (800b190 <pxCurrentTCBConst2>)
 800b172:	6819      	ldr	r1, [r3, #0]
 800b174:	6808      	ldr	r0, [r1, #0]
 800b176:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b17a:	f380 8809 	msr	PSP, r0
 800b17e:	f3bf 8f6f 	isb	sy
 800b182:	f04f 0000 	mov.w	r0, #0
 800b186:	f380 8811 	msr	BASEPRI, r0
 800b18a:	4770      	bx	lr
 800b18c:	f3af 8000 	nop.w

0800b190 <pxCurrentTCBConst2>:
 800b190:	240007b0 	.word	0x240007b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b194:	bf00      	nop
 800b196:	bf00      	nop

0800b198 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b198:	4808      	ldr	r0, [pc, #32]	; (800b1bc <prvPortStartFirstTask+0x24>)
 800b19a:	6800      	ldr	r0, [r0, #0]
 800b19c:	6800      	ldr	r0, [r0, #0]
 800b19e:	f380 8808 	msr	MSP, r0
 800b1a2:	f04f 0000 	mov.w	r0, #0
 800b1a6:	f380 8814 	msr	CONTROL, r0
 800b1aa:	b662      	cpsie	i
 800b1ac:	b661      	cpsie	f
 800b1ae:	f3bf 8f4f 	dsb	sy
 800b1b2:	f3bf 8f6f 	isb	sy
 800b1b6:	df00      	svc	0
 800b1b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b1ba:	bf00      	nop
 800b1bc:	e000ed08 	.word	0xe000ed08

0800b1c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b086      	sub	sp, #24
 800b1c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b1c6:	4b46      	ldr	r3, [pc, #280]	; (800b2e0 <xPortStartScheduler+0x120>)
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	4a46      	ldr	r2, [pc, #280]	; (800b2e4 <xPortStartScheduler+0x124>)
 800b1cc:	4293      	cmp	r3, r2
 800b1ce:	d10a      	bne.n	800b1e6 <xPortStartScheduler+0x26>
	__asm volatile
 800b1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1d4:	f383 8811 	msr	BASEPRI, r3
 800b1d8:	f3bf 8f6f 	isb	sy
 800b1dc:	f3bf 8f4f 	dsb	sy
 800b1e0:	613b      	str	r3, [r7, #16]
}
 800b1e2:	bf00      	nop
 800b1e4:	e7fe      	b.n	800b1e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b1e6:	4b3e      	ldr	r3, [pc, #248]	; (800b2e0 <xPortStartScheduler+0x120>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	4a3f      	ldr	r2, [pc, #252]	; (800b2e8 <xPortStartScheduler+0x128>)
 800b1ec:	4293      	cmp	r3, r2
 800b1ee:	d10a      	bne.n	800b206 <xPortStartScheduler+0x46>
	__asm volatile
 800b1f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1f4:	f383 8811 	msr	BASEPRI, r3
 800b1f8:	f3bf 8f6f 	isb	sy
 800b1fc:	f3bf 8f4f 	dsb	sy
 800b200:	60fb      	str	r3, [r7, #12]
}
 800b202:	bf00      	nop
 800b204:	e7fe      	b.n	800b204 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b206:	4b39      	ldr	r3, [pc, #228]	; (800b2ec <xPortStartScheduler+0x12c>)
 800b208:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b20a:	697b      	ldr	r3, [r7, #20]
 800b20c:	781b      	ldrb	r3, [r3, #0]
 800b20e:	b2db      	uxtb	r3, r3
 800b210:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b212:	697b      	ldr	r3, [r7, #20]
 800b214:	22ff      	movs	r2, #255	; 0xff
 800b216:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b218:	697b      	ldr	r3, [r7, #20]
 800b21a:	781b      	ldrb	r3, [r3, #0]
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b220:	78fb      	ldrb	r3, [r7, #3]
 800b222:	b2db      	uxtb	r3, r3
 800b224:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b228:	b2da      	uxtb	r2, r3
 800b22a:	4b31      	ldr	r3, [pc, #196]	; (800b2f0 <xPortStartScheduler+0x130>)
 800b22c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b22e:	4b31      	ldr	r3, [pc, #196]	; (800b2f4 <xPortStartScheduler+0x134>)
 800b230:	2207      	movs	r2, #7
 800b232:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b234:	e009      	b.n	800b24a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b236:	4b2f      	ldr	r3, [pc, #188]	; (800b2f4 <xPortStartScheduler+0x134>)
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	3b01      	subs	r3, #1
 800b23c:	4a2d      	ldr	r2, [pc, #180]	; (800b2f4 <xPortStartScheduler+0x134>)
 800b23e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b240:	78fb      	ldrb	r3, [r7, #3]
 800b242:	b2db      	uxtb	r3, r3
 800b244:	005b      	lsls	r3, r3, #1
 800b246:	b2db      	uxtb	r3, r3
 800b248:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b24a:	78fb      	ldrb	r3, [r7, #3]
 800b24c:	b2db      	uxtb	r3, r3
 800b24e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b252:	2b80      	cmp	r3, #128	; 0x80
 800b254:	d0ef      	beq.n	800b236 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b256:	4b27      	ldr	r3, [pc, #156]	; (800b2f4 <xPortStartScheduler+0x134>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f1c3 0307 	rsb	r3, r3, #7
 800b25e:	2b04      	cmp	r3, #4
 800b260:	d00a      	beq.n	800b278 <xPortStartScheduler+0xb8>
	__asm volatile
 800b262:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b266:	f383 8811 	msr	BASEPRI, r3
 800b26a:	f3bf 8f6f 	isb	sy
 800b26e:	f3bf 8f4f 	dsb	sy
 800b272:	60bb      	str	r3, [r7, #8]
}
 800b274:	bf00      	nop
 800b276:	e7fe      	b.n	800b276 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b278:	4b1e      	ldr	r3, [pc, #120]	; (800b2f4 <xPortStartScheduler+0x134>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	021b      	lsls	r3, r3, #8
 800b27e:	4a1d      	ldr	r2, [pc, #116]	; (800b2f4 <xPortStartScheduler+0x134>)
 800b280:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b282:	4b1c      	ldr	r3, [pc, #112]	; (800b2f4 <xPortStartScheduler+0x134>)
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b28a:	4a1a      	ldr	r2, [pc, #104]	; (800b2f4 <xPortStartScheduler+0x134>)
 800b28c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	b2da      	uxtb	r2, r3
 800b292:	697b      	ldr	r3, [r7, #20]
 800b294:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b296:	4b18      	ldr	r3, [pc, #96]	; (800b2f8 <xPortStartScheduler+0x138>)
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	4a17      	ldr	r2, [pc, #92]	; (800b2f8 <xPortStartScheduler+0x138>)
 800b29c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b2a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b2a2:	4b15      	ldr	r3, [pc, #84]	; (800b2f8 <xPortStartScheduler+0x138>)
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	4a14      	ldr	r2, [pc, #80]	; (800b2f8 <xPortStartScheduler+0x138>)
 800b2a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b2ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b2ae:	f000 f8dd 	bl	800b46c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b2b2:	4b12      	ldr	r3, [pc, #72]	; (800b2fc <xPortStartScheduler+0x13c>)
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b2b8:	f000 f8fc 	bl	800b4b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b2bc:	4b10      	ldr	r3, [pc, #64]	; (800b300 <xPortStartScheduler+0x140>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	4a0f      	ldr	r2, [pc, #60]	; (800b300 <xPortStartScheduler+0x140>)
 800b2c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b2c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b2c8:	f7ff ff66 	bl	800b198 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b2cc:	f7ff f850 	bl	800a370 <vTaskSwitchContext>
	prvTaskExitError();
 800b2d0:	f7ff ff1c 	bl	800b10c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b2d4:	2300      	movs	r3, #0
}
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	3718      	adds	r7, #24
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	bd80      	pop	{r7, pc}
 800b2de:	bf00      	nop
 800b2e0:	e000ed00 	.word	0xe000ed00
 800b2e4:	410fc271 	.word	0x410fc271
 800b2e8:	410fc270 	.word	0x410fc270
 800b2ec:	e000e400 	.word	0xe000e400
 800b2f0:	24000ddc 	.word	0x24000ddc
 800b2f4:	24000de0 	.word	0x24000de0
 800b2f8:	e000ed20 	.word	0xe000ed20
 800b2fc:	24000010 	.word	0x24000010
 800b300:	e000ef34 	.word	0xe000ef34

0800b304 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b304:	b480      	push	{r7}
 800b306:	b083      	sub	sp, #12
 800b308:	af00      	add	r7, sp, #0
	__asm volatile
 800b30a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b30e:	f383 8811 	msr	BASEPRI, r3
 800b312:	f3bf 8f6f 	isb	sy
 800b316:	f3bf 8f4f 	dsb	sy
 800b31a:	607b      	str	r3, [r7, #4]
}
 800b31c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b31e:	4b0f      	ldr	r3, [pc, #60]	; (800b35c <vPortEnterCritical+0x58>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	3301      	adds	r3, #1
 800b324:	4a0d      	ldr	r2, [pc, #52]	; (800b35c <vPortEnterCritical+0x58>)
 800b326:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b328:	4b0c      	ldr	r3, [pc, #48]	; (800b35c <vPortEnterCritical+0x58>)
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	2b01      	cmp	r3, #1
 800b32e:	d10f      	bne.n	800b350 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b330:	4b0b      	ldr	r3, [pc, #44]	; (800b360 <vPortEnterCritical+0x5c>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	b2db      	uxtb	r3, r3
 800b336:	2b00      	cmp	r3, #0
 800b338:	d00a      	beq.n	800b350 <vPortEnterCritical+0x4c>
	__asm volatile
 800b33a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b33e:	f383 8811 	msr	BASEPRI, r3
 800b342:	f3bf 8f6f 	isb	sy
 800b346:	f3bf 8f4f 	dsb	sy
 800b34a:	603b      	str	r3, [r7, #0]
}
 800b34c:	bf00      	nop
 800b34e:	e7fe      	b.n	800b34e <vPortEnterCritical+0x4a>
	}
}
 800b350:	bf00      	nop
 800b352:	370c      	adds	r7, #12
 800b354:	46bd      	mov	sp, r7
 800b356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35a:	4770      	bx	lr
 800b35c:	24000010 	.word	0x24000010
 800b360:	e000ed04 	.word	0xe000ed04

0800b364 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b364:	b480      	push	{r7}
 800b366:	b083      	sub	sp, #12
 800b368:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b36a:	4b12      	ldr	r3, [pc, #72]	; (800b3b4 <vPortExitCritical+0x50>)
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d10a      	bne.n	800b388 <vPortExitCritical+0x24>
	__asm volatile
 800b372:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b376:	f383 8811 	msr	BASEPRI, r3
 800b37a:	f3bf 8f6f 	isb	sy
 800b37e:	f3bf 8f4f 	dsb	sy
 800b382:	607b      	str	r3, [r7, #4]
}
 800b384:	bf00      	nop
 800b386:	e7fe      	b.n	800b386 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b388:	4b0a      	ldr	r3, [pc, #40]	; (800b3b4 <vPortExitCritical+0x50>)
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	3b01      	subs	r3, #1
 800b38e:	4a09      	ldr	r2, [pc, #36]	; (800b3b4 <vPortExitCritical+0x50>)
 800b390:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b392:	4b08      	ldr	r3, [pc, #32]	; (800b3b4 <vPortExitCritical+0x50>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d105      	bne.n	800b3a6 <vPortExitCritical+0x42>
 800b39a:	2300      	movs	r3, #0
 800b39c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	f383 8811 	msr	BASEPRI, r3
}
 800b3a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b3a6:	bf00      	nop
 800b3a8:	370c      	adds	r7, #12
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b0:	4770      	bx	lr
 800b3b2:	bf00      	nop
 800b3b4:	24000010 	.word	0x24000010
	...

0800b3c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b3c0:	f3ef 8009 	mrs	r0, PSP
 800b3c4:	f3bf 8f6f 	isb	sy
 800b3c8:	4b15      	ldr	r3, [pc, #84]	; (800b420 <pxCurrentTCBConst>)
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	f01e 0f10 	tst.w	lr, #16
 800b3d0:	bf08      	it	eq
 800b3d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b3d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3da:	6010      	str	r0, [r2, #0]
 800b3dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b3e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b3e4:	f380 8811 	msr	BASEPRI, r0
 800b3e8:	f3bf 8f4f 	dsb	sy
 800b3ec:	f3bf 8f6f 	isb	sy
 800b3f0:	f7fe ffbe 	bl	800a370 <vTaskSwitchContext>
 800b3f4:	f04f 0000 	mov.w	r0, #0
 800b3f8:	f380 8811 	msr	BASEPRI, r0
 800b3fc:	bc09      	pop	{r0, r3}
 800b3fe:	6819      	ldr	r1, [r3, #0]
 800b400:	6808      	ldr	r0, [r1, #0]
 800b402:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b406:	f01e 0f10 	tst.w	lr, #16
 800b40a:	bf08      	it	eq
 800b40c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b410:	f380 8809 	msr	PSP, r0
 800b414:	f3bf 8f6f 	isb	sy
 800b418:	4770      	bx	lr
 800b41a:	bf00      	nop
 800b41c:	f3af 8000 	nop.w

0800b420 <pxCurrentTCBConst>:
 800b420:	240007b0 	.word	0x240007b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b424:	bf00      	nop
 800b426:	bf00      	nop

0800b428 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b082      	sub	sp, #8
 800b42c:	af00      	add	r7, sp, #0
	__asm volatile
 800b42e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b432:	f383 8811 	msr	BASEPRI, r3
 800b436:	f3bf 8f6f 	isb	sy
 800b43a:	f3bf 8f4f 	dsb	sy
 800b43e:	607b      	str	r3, [r7, #4]
}
 800b440:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b442:	f7fe fedb 	bl	800a1fc <xTaskIncrementTick>
 800b446:	4603      	mov	r3, r0
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d003      	beq.n	800b454 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b44c:	4b06      	ldr	r3, [pc, #24]	; (800b468 <xPortSysTickHandler+0x40>)
 800b44e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b452:	601a      	str	r2, [r3, #0]
 800b454:	2300      	movs	r3, #0
 800b456:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	f383 8811 	msr	BASEPRI, r3
}
 800b45e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b460:	bf00      	nop
 800b462:	3708      	adds	r7, #8
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}
 800b468:	e000ed04 	.word	0xe000ed04

0800b46c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b46c:	b480      	push	{r7}
 800b46e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b470:	4b0b      	ldr	r3, [pc, #44]	; (800b4a0 <vPortSetupTimerInterrupt+0x34>)
 800b472:	2200      	movs	r2, #0
 800b474:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b476:	4b0b      	ldr	r3, [pc, #44]	; (800b4a4 <vPortSetupTimerInterrupt+0x38>)
 800b478:	2200      	movs	r2, #0
 800b47a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b47c:	4b0a      	ldr	r3, [pc, #40]	; (800b4a8 <vPortSetupTimerInterrupt+0x3c>)
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	4a0a      	ldr	r2, [pc, #40]	; (800b4ac <vPortSetupTimerInterrupt+0x40>)
 800b482:	fba2 2303 	umull	r2, r3, r2, r3
 800b486:	099b      	lsrs	r3, r3, #6
 800b488:	4a09      	ldr	r2, [pc, #36]	; (800b4b0 <vPortSetupTimerInterrupt+0x44>)
 800b48a:	3b01      	subs	r3, #1
 800b48c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b48e:	4b04      	ldr	r3, [pc, #16]	; (800b4a0 <vPortSetupTimerInterrupt+0x34>)
 800b490:	2207      	movs	r2, #7
 800b492:	601a      	str	r2, [r3, #0]
}
 800b494:	bf00      	nop
 800b496:	46bd      	mov	sp, r7
 800b498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49c:	4770      	bx	lr
 800b49e:	bf00      	nop
 800b4a0:	e000e010 	.word	0xe000e010
 800b4a4:	e000e018 	.word	0xe000e018
 800b4a8:	24000000 	.word	0x24000000
 800b4ac:	10624dd3 	.word	0x10624dd3
 800b4b0:	e000e014 	.word	0xe000e014

0800b4b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b4b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b4c4 <vPortEnableVFP+0x10>
 800b4b8:	6801      	ldr	r1, [r0, #0]
 800b4ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b4be:	6001      	str	r1, [r0, #0]
 800b4c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b4c2:	bf00      	nop
 800b4c4:	e000ed88 	.word	0xe000ed88

0800b4c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b085      	sub	sp, #20
 800b4cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b4ce:	f3ef 8305 	mrs	r3, IPSR
 800b4d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	2b0f      	cmp	r3, #15
 800b4d8:	d914      	bls.n	800b504 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b4da:	4a17      	ldr	r2, [pc, #92]	; (800b538 <vPortValidateInterruptPriority+0x70>)
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	4413      	add	r3, r2
 800b4e0:	781b      	ldrb	r3, [r3, #0]
 800b4e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b4e4:	4b15      	ldr	r3, [pc, #84]	; (800b53c <vPortValidateInterruptPriority+0x74>)
 800b4e6:	781b      	ldrb	r3, [r3, #0]
 800b4e8:	7afa      	ldrb	r2, [r7, #11]
 800b4ea:	429a      	cmp	r2, r3
 800b4ec:	d20a      	bcs.n	800b504 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b4ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4f2:	f383 8811 	msr	BASEPRI, r3
 800b4f6:	f3bf 8f6f 	isb	sy
 800b4fa:	f3bf 8f4f 	dsb	sy
 800b4fe:	607b      	str	r3, [r7, #4]
}
 800b500:	bf00      	nop
 800b502:	e7fe      	b.n	800b502 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b504:	4b0e      	ldr	r3, [pc, #56]	; (800b540 <vPortValidateInterruptPriority+0x78>)
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b50c:	4b0d      	ldr	r3, [pc, #52]	; (800b544 <vPortValidateInterruptPriority+0x7c>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	429a      	cmp	r2, r3
 800b512:	d90a      	bls.n	800b52a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b514:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b518:	f383 8811 	msr	BASEPRI, r3
 800b51c:	f3bf 8f6f 	isb	sy
 800b520:	f3bf 8f4f 	dsb	sy
 800b524:	603b      	str	r3, [r7, #0]
}
 800b526:	bf00      	nop
 800b528:	e7fe      	b.n	800b528 <vPortValidateInterruptPriority+0x60>
	}
 800b52a:	bf00      	nop
 800b52c:	3714      	adds	r7, #20
 800b52e:	46bd      	mov	sp, r7
 800b530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b534:	4770      	bx	lr
 800b536:	bf00      	nop
 800b538:	e000e3f0 	.word	0xe000e3f0
 800b53c:	24000ddc 	.word	0x24000ddc
 800b540:	e000ed0c 	.word	0xe000ed0c
 800b544:	24000de0 	.word	0x24000de0

0800b548 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b08a      	sub	sp, #40	; 0x28
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b550:	2300      	movs	r3, #0
 800b552:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b554:	f7fe fd96 	bl	800a084 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b558:	4b5b      	ldr	r3, [pc, #364]	; (800b6c8 <pvPortMalloc+0x180>)
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d101      	bne.n	800b564 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b560:	f000 f920 	bl	800b7a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b564:	4b59      	ldr	r3, [pc, #356]	; (800b6cc <pvPortMalloc+0x184>)
 800b566:	681a      	ldr	r2, [r3, #0]
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	4013      	ands	r3, r2
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	f040 8093 	bne.w	800b698 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d01d      	beq.n	800b5b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b578:	2208      	movs	r2, #8
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	4413      	add	r3, r2
 800b57e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	f003 0307 	and.w	r3, r3, #7
 800b586:	2b00      	cmp	r3, #0
 800b588:	d014      	beq.n	800b5b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	f023 0307 	bic.w	r3, r3, #7
 800b590:	3308      	adds	r3, #8
 800b592:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	f003 0307 	and.w	r3, r3, #7
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d00a      	beq.n	800b5b4 <pvPortMalloc+0x6c>
	__asm volatile
 800b59e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5a2:	f383 8811 	msr	BASEPRI, r3
 800b5a6:	f3bf 8f6f 	isb	sy
 800b5aa:	f3bf 8f4f 	dsb	sy
 800b5ae:	617b      	str	r3, [r7, #20]
}
 800b5b0:	bf00      	nop
 800b5b2:	e7fe      	b.n	800b5b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d06e      	beq.n	800b698 <pvPortMalloc+0x150>
 800b5ba:	4b45      	ldr	r3, [pc, #276]	; (800b6d0 <pvPortMalloc+0x188>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	687a      	ldr	r2, [r7, #4]
 800b5c0:	429a      	cmp	r2, r3
 800b5c2:	d869      	bhi.n	800b698 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b5c4:	4b43      	ldr	r3, [pc, #268]	; (800b6d4 <pvPortMalloc+0x18c>)
 800b5c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b5c8:	4b42      	ldr	r3, [pc, #264]	; (800b6d4 <pvPortMalloc+0x18c>)
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b5ce:	e004      	b.n	800b5da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b5d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b5d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b5da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5dc:	685b      	ldr	r3, [r3, #4]
 800b5de:	687a      	ldr	r2, [r7, #4]
 800b5e0:	429a      	cmp	r2, r3
 800b5e2:	d903      	bls.n	800b5ec <pvPortMalloc+0xa4>
 800b5e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d1f1      	bne.n	800b5d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b5ec:	4b36      	ldr	r3, [pc, #216]	; (800b6c8 <pvPortMalloc+0x180>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d050      	beq.n	800b698 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b5f6:	6a3b      	ldr	r3, [r7, #32]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	2208      	movs	r2, #8
 800b5fc:	4413      	add	r3, r2
 800b5fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b602:	681a      	ldr	r2, [r3, #0]
 800b604:	6a3b      	ldr	r3, [r7, #32]
 800b606:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b60a:	685a      	ldr	r2, [r3, #4]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	1ad2      	subs	r2, r2, r3
 800b610:	2308      	movs	r3, #8
 800b612:	005b      	lsls	r3, r3, #1
 800b614:	429a      	cmp	r2, r3
 800b616:	d91f      	bls.n	800b658 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b618:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	4413      	add	r3, r2
 800b61e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b620:	69bb      	ldr	r3, [r7, #24]
 800b622:	f003 0307 	and.w	r3, r3, #7
 800b626:	2b00      	cmp	r3, #0
 800b628:	d00a      	beq.n	800b640 <pvPortMalloc+0xf8>
	__asm volatile
 800b62a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b62e:	f383 8811 	msr	BASEPRI, r3
 800b632:	f3bf 8f6f 	isb	sy
 800b636:	f3bf 8f4f 	dsb	sy
 800b63a:	613b      	str	r3, [r7, #16]
}
 800b63c:	bf00      	nop
 800b63e:	e7fe      	b.n	800b63e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b642:	685a      	ldr	r2, [r3, #4]
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	1ad2      	subs	r2, r2, r3
 800b648:	69bb      	ldr	r3, [r7, #24]
 800b64a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b64c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b64e:	687a      	ldr	r2, [r7, #4]
 800b650:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b652:	69b8      	ldr	r0, [r7, #24]
 800b654:	f000 f908 	bl	800b868 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b658:	4b1d      	ldr	r3, [pc, #116]	; (800b6d0 <pvPortMalloc+0x188>)
 800b65a:	681a      	ldr	r2, [r3, #0]
 800b65c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b65e:	685b      	ldr	r3, [r3, #4]
 800b660:	1ad3      	subs	r3, r2, r3
 800b662:	4a1b      	ldr	r2, [pc, #108]	; (800b6d0 <pvPortMalloc+0x188>)
 800b664:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b666:	4b1a      	ldr	r3, [pc, #104]	; (800b6d0 <pvPortMalloc+0x188>)
 800b668:	681a      	ldr	r2, [r3, #0]
 800b66a:	4b1b      	ldr	r3, [pc, #108]	; (800b6d8 <pvPortMalloc+0x190>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	429a      	cmp	r2, r3
 800b670:	d203      	bcs.n	800b67a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b672:	4b17      	ldr	r3, [pc, #92]	; (800b6d0 <pvPortMalloc+0x188>)
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	4a18      	ldr	r2, [pc, #96]	; (800b6d8 <pvPortMalloc+0x190>)
 800b678:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b67c:	685a      	ldr	r2, [r3, #4]
 800b67e:	4b13      	ldr	r3, [pc, #76]	; (800b6cc <pvPortMalloc+0x184>)
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	431a      	orrs	r2, r3
 800b684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b686:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b68a:	2200      	movs	r2, #0
 800b68c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b68e:	4b13      	ldr	r3, [pc, #76]	; (800b6dc <pvPortMalloc+0x194>)
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	3301      	adds	r3, #1
 800b694:	4a11      	ldr	r2, [pc, #68]	; (800b6dc <pvPortMalloc+0x194>)
 800b696:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b698:	f7fe fd02 	bl	800a0a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b69c:	69fb      	ldr	r3, [r7, #28]
 800b69e:	f003 0307 	and.w	r3, r3, #7
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d00a      	beq.n	800b6bc <pvPortMalloc+0x174>
	__asm volatile
 800b6a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6aa:	f383 8811 	msr	BASEPRI, r3
 800b6ae:	f3bf 8f6f 	isb	sy
 800b6b2:	f3bf 8f4f 	dsb	sy
 800b6b6:	60fb      	str	r3, [r7, #12]
}
 800b6b8:	bf00      	nop
 800b6ba:	e7fe      	b.n	800b6ba <pvPortMalloc+0x172>
	return pvReturn;
 800b6bc:	69fb      	ldr	r3, [r7, #28]
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3728      	adds	r7, #40	; 0x28
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}
 800b6c6:	bf00      	nop
 800b6c8:	24008dec 	.word	0x24008dec
 800b6cc:	24008e00 	.word	0x24008e00
 800b6d0:	24008df0 	.word	0x24008df0
 800b6d4:	24008de4 	.word	0x24008de4
 800b6d8:	24008df4 	.word	0x24008df4
 800b6dc:	24008df8 	.word	0x24008df8

0800b6e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b086      	sub	sp, #24
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d04d      	beq.n	800b78e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b6f2:	2308      	movs	r3, #8
 800b6f4:	425b      	negs	r3, r3
 800b6f6:	697a      	ldr	r2, [r7, #20]
 800b6f8:	4413      	add	r3, r2
 800b6fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b6fc:	697b      	ldr	r3, [r7, #20]
 800b6fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b700:	693b      	ldr	r3, [r7, #16]
 800b702:	685a      	ldr	r2, [r3, #4]
 800b704:	4b24      	ldr	r3, [pc, #144]	; (800b798 <vPortFree+0xb8>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4013      	ands	r3, r2
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d10a      	bne.n	800b724 <vPortFree+0x44>
	__asm volatile
 800b70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b712:	f383 8811 	msr	BASEPRI, r3
 800b716:	f3bf 8f6f 	isb	sy
 800b71a:	f3bf 8f4f 	dsb	sy
 800b71e:	60fb      	str	r3, [r7, #12]
}
 800b720:	bf00      	nop
 800b722:	e7fe      	b.n	800b722 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d00a      	beq.n	800b742 <vPortFree+0x62>
	__asm volatile
 800b72c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b730:	f383 8811 	msr	BASEPRI, r3
 800b734:	f3bf 8f6f 	isb	sy
 800b738:	f3bf 8f4f 	dsb	sy
 800b73c:	60bb      	str	r3, [r7, #8]
}
 800b73e:	bf00      	nop
 800b740:	e7fe      	b.n	800b740 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b742:	693b      	ldr	r3, [r7, #16]
 800b744:	685a      	ldr	r2, [r3, #4]
 800b746:	4b14      	ldr	r3, [pc, #80]	; (800b798 <vPortFree+0xb8>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	4013      	ands	r3, r2
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d01e      	beq.n	800b78e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b750:	693b      	ldr	r3, [r7, #16]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d11a      	bne.n	800b78e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b758:	693b      	ldr	r3, [r7, #16]
 800b75a:	685a      	ldr	r2, [r3, #4]
 800b75c:	4b0e      	ldr	r3, [pc, #56]	; (800b798 <vPortFree+0xb8>)
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	43db      	mvns	r3, r3
 800b762:	401a      	ands	r2, r3
 800b764:	693b      	ldr	r3, [r7, #16]
 800b766:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b768:	f7fe fc8c 	bl	800a084 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b76c:	693b      	ldr	r3, [r7, #16]
 800b76e:	685a      	ldr	r2, [r3, #4]
 800b770:	4b0a      	ldr	r3, [pc, #40]	; (800b79c <vPortFree+0xbc>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	4413      	add	r3, r2
 800b776:	4a09      	ldr	r2, [pc, #36]	; (800b79c <vPortFree+0xbc>)
 800b778:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b77a:	6938      	ldr	r0, [r7, #16]
 800b77c:	f000 f874 	bl	800b868 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b780:	4b07      	ldr	r3, [pc, #28]	; (800b7a0 <vPortFree+0xc0>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	3301      	adds	r3, #1
 800b786:	4a06      	ldr	r2, [pc, #24]	; (800b7a0 <vPortFree+0xc0>)
 800b788:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b78a:	f7fe fc89 	bl	800a0a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b78e:	bf00      	nop
 800b790:	3718      	adds	r7, #24
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}
 800b796:	bf00      	nop
 800b798:	24008e00 	.word	0x24008e00
 800b79c:	24008df0 	.word	0x24008df0
 800b7a0:	24008dfc 	.word	0x24008dfc

0800b7a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b085      	sub	sp, #20
 800b7a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b7aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b7ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b7b0:	4b27      	ldr	r3, [pc, #156]	; (800b850 <prvHeapInit+0xac>)
 800b7b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	f003 0307 	and.w	r3, r3, #7
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d00c      	beq.n	800b7d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	3307      	adds	r3, #7
 800b7c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	f023 0307 	bic.w	r3, r3, #7
 800b7ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b7cc:	68ba      	ldr	r2, [r7, #8]
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	1ad3      	subs	r3, r2, r3
 800b7d2:	4a1f      	ldr	r2, [pc, #124]	; (800b850 <prvHeapInit+0xac>)
 800b7d4:	4413      	add	r3, r2
 800b7d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b7dc:	4a1d      	ldr	r2, [pc, #116]	; (800b854 <prvHeapInit+0xb0>)
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b7e2:	4b1c      	ldr	r3, [pc, #112]	; (800b854 <prvHeapInit+0xb0>)
 800b7e4:	2200      	movs	r2, #0
 800b7e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	68ba      	ldr	r2, [r7, #8]
 800b7ec:	4413      	add	r3, r2
 800b7ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b7f0:	2208      	movs	r2, #8
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	1a9b      	subs	r3, r3, r2
 800b7f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	f023 0307 	bic.w	r3, r3, #7
 800b7fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	4a15      	ldr	r2, [pc, #84]	; (800b858 <prvHeapInit+0xb4>)
 800b804:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b806:	4b14      	ldr	r3, [pc, #80]	; (800b858 <prvHeapInit+0xb4>)
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	2200      	movs	r2, #0
 800b80c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b80e:	4b12      	ldr	r3, [pc, #72]	; (800b858 <prvHeapInit+0xb4>)
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	2200      	movs	r2, #0
 800b814:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	68fa      	ldr	r2, [r7, #12]
 800b81e:	1ad2      	subs	r2, r2, r3
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b824:	4b0c      	ldr	r3, [pc, #48]	; (800b858 <prvHeapInit+0xb4>)
 800b826:	681a      	ldr	r2, [r3, #0]
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b82c:	683b      	ldr	r3, [r7, #0]
 800b82e:	685b      	ldr	r3, [r3, #4]
 800b830:	4a0a      	ldr	r2, [pc, #40]	; (800b85c <prvHeapInit+0xb8>)
 800b832:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	685b      	ldr	r3, [r3, #4]
 800b838:	4a09      	ldr	r2, [pc, #36]	; (800b860 <prvHeapInit+0xbc>)
 800b83a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b83c:	4b09      	ldr	r3, [pc, #36]	; (800b864 <prvHeapInit+0xc0>)
 800b83e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b842:	601a      	str	r2, [r3, #0]
}
 800b844:	bf00      	nop
 800b846:	3714      	adds	r7, #20
 800b848:	46bd      	mov	sp, r7
 800b84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84e:	4770      	bx	lr
 800b850:	24000de4 	.word	0x24000de4
 800b854:	24008de4 	.word	0x24008de4
 800b858:	24008dec 	.word	0x24008dec
 800b85c:	24008df4 	.word	0x24008df4
 800b860:	24008df0 	.word	0x24008df0
 800b864:	24008e00 	.word	0x24008e00

0800b868 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b868:	b480      	push	{r7}
 800b86a:	b085      	sub	sp, #20
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b870:	4b28      	ldr	r3, [pc, #160]	; (800b914 <prvInsertBlockIntoFreeList+0xac>)
 800b872:	60fb      	str	r3, [r7, #12]
 800b874:	e002      	b.n	800b87c <prvInsertBlockIntoFreeList+0x14>
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	60fb      	str	r3, [r7, #12]
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	687a      	ldr	r2, [r7, #4]
 800b882:	429a      	cmp	r2, r3
 800b884:	d8f7      	bhi.n	800b876 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	685b      	ldr	r3, [r3, #4]
 800b88e:	68ba      	ldr	r2, [r7, #8]
 800b890:	4413      	add	r3, r2
 800b892:	687a      	ldr	r2, [r7, #4]
 800b894:	429a      	cmp	r2, r3
 800b896:	d108      	bne.n	800b8aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	685a      	ldr	r2, [r3, #4]
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	685b      	ldr	r3, [r3, #4]
 800b8a0:	441a      	add	r2, r3
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	685b      	ldr	r3, [r3, #4]
 800b8b2:	68ba      	ldr	r2, [r7, #8]
 800b8b4:	441a      	add	r2, r3
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	429a      	cmp	r2, r3
 800b8bc:	d118      	bne.n	800b8f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	681a      	ldr	r2, [r3, #0]
 800b8c2:	4b15      	ldr	r3, [pc, #84]	; (800b918 <prvInsertBlockIntoFreeList+0xb0>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	429a      	cmp	r2, r3
 800b8c8:	d00d      	beq.n	800b8e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	685a      	ldr	r2, [r3, #4]
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	685b      	ldr	r3, [r3, #4]
 800b8d4:	441a      	add	r2, r3
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	681a      	ldr	r2, [r3, #0]
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	601a      	str	r2, [r3, #0]
 800b8e4:	e008      	b.n	800b8f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b8e6:	4b0c      	ldr	r3, [pc, #48]	; (800b918 <prvInsertBlockIntoFreeList+0xb0>)
 800b8e8:	681a      	ldr	r2, [r3, #0]
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	601a      	str	r2, [r3, #0]
 800b8ee:	e003      	b.n	800b8f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	681a      	ldr	r2, [r3, #0]
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b8f8:	68fa      	ldr	r2, [r7, #12]
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	429a      	cmp	r2, r3
 800b8fe:	d002      	beq.n	800b906 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	687a      	ldr	r2, [r7, #4]
 800b904:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b906:	bf00      	nop
 800b908:	3714      	adds	r7, #20
 800b90a:	46bd      	mov	sp, r7
 800b90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b910:	4770      	bx	lr
 800b912:	bf00      	nop
 800b914:	24008de4 	.word	0x24008de4
 800b918:	24008dec 	.word	0x24008dec

0800b91c <__libc_init_array>:
 800b91c:	b570      	push	{r4, r5, r6, lr}
 800b91e:	4d0d      	ldr	r5, [pc, #52]	; (800b954 <__libc_init_array+0x38>)
 800b920:	4c0d      	ldr	r4, [pc, #52]	; (800b958 <__libc_init_array+0x3c>)
 800b922:	1b64      	subs	r4, r4, r5
 800b924:	10a4      	asrs	r4, r4, #2
 800b926:	2600      	movs	r6, #0
 800b928:	42a6      	cmp	r6, r4
 800b92a:	d109      	bne.n	800b940 <__libc_init_array+0x24>
 800b92c:	4d0b      	ldr	r5, [pc, #44]	; (800b95c <__libc_init_array+0x40>)
 800b92e:	4c0c      	ldr	r4, [pc, #48]	; (800b960 <__libc_init_array+0x44>)
 800b930:	f000 f82e 	bl	800b990 <_init>
 800b934:	1b64      	subs	r4, r4, r5
 800b936:	10a4      	asrs	r4, r4, #2
 800b938:	2600      	movs	r6, #0
 800b93a:	42a6      	cmp	r6, r4
 800b93c:	d105      	bne.n	800b94a <__libc_init_array+0x2e>
 800b93e:	bd70      	pop	{r4, r5, r6, pc}
 800b940:	f855 3b04 	ldr.w	r3, [r5], #4
 800b944:	4798      	blx	r3
 800b946:	3601      	adds	r6, #1
 800b948:	e7ee      	b.n	800b928 <__libc_init_array+0xc>
 800b94a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b94e:	4798      	blx	r3
 800b950:	3601      	adds	r6, #1
 800b952:	e7f2      	b.n	800b93a <__libc_init_array+0x1e>
 800b954:	0800ba38 	.word	0x0800ba38
 800b958:	0800ba38 	.word	0x0800ba38
 800b95c:	0800ba38 	.word	0x0800ba38
 800b960:	0800ba3c 	.word	0x0800ba3c

0800b964 <memcpy>:
 800b964:	440a      	add	r2, r1
 800b966:	4291      	cmp	r1, r2
 800b968:	f100 33ff 	add.w	r3, r0, #4294967295
 800b96c:	d100      	bne.n	800b970 <memcpy+0xc>
 800b96e:	4770      	bx	lr
 800b970:	b510      	push	{r4, lr}
 800b972:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b976:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b97a:	4291      	cmp	r1, r2
 800b97c:	d1f9      	bne.n	800b972 <memcpy+0xe>
 800b97e:	bd10      	pop	{r4, pc}

0800b980 <memset>:
 800b980:	4402      	add	r2, r0
 800b982:	4603      	mov	r3, r0
 800b984:	4293      	cmp	r3, r2
 800b986:	d100      	bne.n	800b98a <memset+0xa>
 800b988:	4770      	bx	lr
 800b98a:	f803 1b01 	strb.w	r1, [r3], #1
 800b98e:	e7f9      	b.n	800b984 <memset+0x4>

0800b990 <_init>:
 800b990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b992:	bf00      	nop
 800b994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b996:	bc08      	pop	{r3}
 800b998:	469e      	mov	lr, r3
 800b99a:	4770      	bx	lr

0800b99c <_fini>:
 800b99c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b99e:	bf00      	nop
 800b9a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9a2:	bc08      	pop	{r3}
 800b9a4:	469e      	mov	lr, r3
 800b9a6:	4770      	bx	lr
