strict digraph "" {
	node [label="\N"];
	"1491:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38ecf950>",
		clk_sens=False,
		fillcolor=gold,
		label="1491:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ep_out', 'dma_out_cnt']"];
	"1492:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ecfdd0>",
		fillcolor=firebrick,
		label="1492:NS
dma_req_out_hold <= |dma_out_cnt[11:2] & ep_out;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ecfdd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1491:AL" -> "1492:NS"	 [cond="[]",
		lineno=None];
	"Leaf_1491:AL"	 [def_var="['dma_req_out_hold']",
		label="Leaf_1491:AL"];
	"1492:NS" -> "Leaf_1491:AL"	 [cond="[]",
		lineno=None];
}
